

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 1000 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               200f3ff8827e85c83ff3eefb99f59c8c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting PTX file and ptxas options    1: lbm.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: lbm.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting specific PTX file named lbm.1.sm_70.ptx 
Extracting specific PTX file named lbm.2.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm2PfS_ : hostFun 0x0x405bab, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lbm.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.1.sm_70.ptx
GPGPU-Sim PTX: Parsing lbm.2.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmgPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmiPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm3PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm4PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm5PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm6PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z27performStreamCollide_kernelPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmoPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmwPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmqPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmuPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmbPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmjPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmdPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmlPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm1PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm2PfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lbm.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from lbm.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm2PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm1PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmlPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmdPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmjPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmbPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmuPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmqPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmwPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmoPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z27performStreamCollide_kernelPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm6PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm5PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm4PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm3PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmiPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmgPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm1PfS_ : hostFun 0x0x405a6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmlPfS_ : hostFun 0x0x40592b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmdPfS_ : hostFun 0x0x4057eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmjPfS_ : hostFun 0x0x4056ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmbPfS_ : hostFun 0x0x40556b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmuPfS_ : hostFun 0x0x40542b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmqPfS_ : hostFun 0x0x4052eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmwPfS_ : hostFun 0x0x4051ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmoPfS_ : hostFun 0x0x40506b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z27performStreamCollide_kernelPfS_ : hostFun 0x0x404f2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm6PfS_ : hostFun 0x0x404deb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm5PfS_ : hostFun 0x0x404cab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm4PfS_ : hostFun 0x0x404b6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm3PfS_ : hostFun 0x0x404a2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmiPfS_ : hostFun 0x0x4048eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmgPfS_ : hostFun 0x0x4047ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f380; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460f380; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
LBM_allocateGrid: allocated 185.2 MByte
MAIN_printInfo:
	grid size      : 120 x 120 x 150 = 2.16 * 10^6 Cells
	nTimeSteps     : 3000
	result file    : /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/run/long/reference.dat
	action         : store
	simulation type: lid-driven cavity
	obstacle file  : /home/pli11/Videos/parboil_benchmark/parboil/datasets/lbm/long/input/120_120_150_ldc.of

LBM_allocateGrid: allocated 185.2 MByte
LBM_allocateGrid: allocated 185.2 MByte
LBM_showGridStatistics:
	nObstacleCells:  343321 nAccelCells:   26912 nFluidCells: 1789767
	minRho:   1.0000 maxRho:   1.0000 mass: 2.160000e+06
	minU: 0.000000e+00 maxU: 0.000000e+00

event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77560718..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77560710..

GPGPU-Sim PTX: cudaLaunch for 0x0x404a2b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z32performStreamCollide_kernel_nvm3PfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z32performStreamCollide_kernel_nvm3PfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32performStreamCollide_kernel_nvm3PfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32performStreamCollide_kernel_nvm3PfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32performStreamCollide_kernel_nvm3PfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32performStreamCollide_kernel_nvm3PfS_'...
GPGPU-Sim PTX: reconvergence points for _Z32performStreamCollide_kernel_nvm3PfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1650 (lbm.2.sm_70.ptx:931) @%p2 bra BB2_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (lbm.2.sm_70.ptx:1116) shl.b64 %rd46, %rd1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1658 (lbm.2.sm_70.ptx:932) bra.uni BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b0 (lbm.2.sm_70.ptx:947) add.f32 %f58, %f238, %f236;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x16a8 (lbm.2.sm_70.ptx:944) bra.uni BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (lbm.2.sm_70.ptx:1116) shl.b64 %rd46, %rd1, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e38 (lbm.2.sm_70.ptx:1268) @%p4 bra BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (lbm.2.sm_70.ptx:1291) setp.eq.s32%p1, %r7, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x20b0 (lbm.2.sm_70.ptx:1396) @!%p1 bra BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2128 (lbm.2.sm_70.ptx:1421) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x20b8 (lbm.2.sm_70.ptx:1397) bra.uni BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c0 (lbm.2.sm_70.ptx:1400) mov.u32 %r70, %nctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32performStreamCollide_kernel_nvm3PfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32performStreamCollide_kernel_nvm3PfS_'.
GPGPU-Sim PTX: pushing kernel '_Z32performStreamCollide_kernel_nvm3PfS_' to stream 0, gridDim= (120,150,1) blockDim = (120,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: CTA/core = 9, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z32performStreamCollide_kernel_nvm3PfS_'
kernel_name = _Z32performStreamCollide_kernel_nvm3PfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 82553
gpu_sim_insn = 55826848
gpu_ipc =     676.2546
gpu_tot_sim_cycle = 82553
gpu_tot_sim_insn = 55826848
gpu_tot_ipc =     676.2546
gpu_tot_issued_cta = 1720
gpu_occupancy = 53.6119% 
gpu_tot_occupancy = 53.6119% 
max_total_param_size = 0
gpu_stall_dramfull = 1530103
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      26.4315
partiton_level_parallism_total  =      26.4315
partiton_level_parallism_util =      30.1323
partiton_level_parallism_util_total  =      30.1323
L2_BW  =     952.0177 GB/Sec
L2_BW_total  =     952.0177 GB/Sec
gpu_total_sim_rate=81499
############## bottleneck_stats #############
cycles: core 82553, icnt 82553, l2 82553, dram 61987
gpu_ipc	676.255
gpu_tot_issued_cta = 1720, average cycles = 48
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 486742 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 193246 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.074	80
L1D data util	0.806	80	0.911	12
L1D tag util	0.468	80	0.524	34
L2 data util	0.623	64	0.655	24
L2 tag util	0.412	64	0.428	17
n_l2_access	 2177133
icnt s2m util	0.000	0	0.000	17	flits per packet: -nan
icnt m2s util	0.000	0	0.000	17	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.581	32	0.602	8

latency_l2_hit:	1589861602, num_l2_reqs:	848950
L2 hit latency:	1872
latency_dram:	-926465859, num_dram_reqs:	1319536
DRAM latency:	2552

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.984
smem size	0.000
thread slot	0.562
TB slot    	0.281
L1I tag util	0.150	80	0.170	50

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.083	80	0.095	32
sp pipe util	0.049	80	0.057	50
sfu pipe util	0.003	80	0.003	50
ldst mem cycle	0.136	80	0.159	32

smem port	0.000	0

n_reg_bank	16
reg port	0.043	16	0.054	10
L1D tag util	0.468	80	0.524	34
L1D fill util	0.073	80	0.083	69
n_l1d_mshr	4096
L1D mshr util	0.063	80
n_l1d_missq	16
L1D missq util	0.424	80
L1D hit rate	0.000
L1D miss rate	0.431
L1D rsfail rate	0.569
L2 tag util	0.412	64	0.428	17
L2 fill util	0.092	64	0.098	57
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.462	64	0.530	8
L2 missq util	0.006	64	0.006	61
L2 hit rate	0.390
L2 miss rate	0.610
L2 rsfail rate	0.000

dram activity	0.892	32	0.904	2

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 16036544, load_transaction_bytes 16036544, icnt_m2s_bytes 0
n_gmem_load_insns 133630, n_gmem_load_accesses 501142
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.464

run 0.017, fetch 0.001, sync 0.457, control 0.000, data 0.434, struct 0.091
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16518, Miss = 16518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18828
	L1D_cache_core[1]: Access = 16821, Miss = 16821, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19908
	L1D_cache_core[2]: Access = 16367, Miss = 16367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21579
	L1D_cache_core[3]: Access = 16852, Miss = 16852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23816
	L1D_cache_core[4]: Access = 18637, Miss = 18637, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21872
	L1D_cache_core[5]: Access = 14891, Miss = 14891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23098
	L1D_cache_core[6]: Access = 15849, Miss = 15849, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23156
	L1D_cache_core[7]: Access = 18473, Miss = 18473, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19570
	L1D_cache_core[8]: Access = 16337, Miss = 16337, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23589
	L1D_cache_core[9]: Access = 15514, Miss = 15514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19968
	L1D_cache_core[10]: Access = 14024, Miss = 14024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22656
	L1D_cache_core[11]: Access = 16070, Miss = 16070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18061
	L1D_cache_core[12]: Access = 18793, Miss = 18793, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19531
	L1D_cache_core[13]: Access = 17553, Miss = 17553, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20955
	L1D_cache_core[14]: Access = 16731, Miss = 16731, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22246
	L1D_cache_core[15]: Access = 16010, Miss = 16010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23676
	L1D_cache_core[16]: Access = 16617, Miss = 16617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18754
	L1D_cache_core[17]: Access = 16641, Miss = 16641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23705
	L1D_cache_core[18]: Access = 16878, Miss = 16878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19289
	L1D_cache_core[19]: Access = 18196, Miss = 18196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20008
	L1D_cache_core[20]: Access = 17751, Miss = 17751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20557
	L1D_cache_core[21]: Access = 17538, Miss = 17538, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22358
	L1D_cache_core[22]: Access = 16716, Miss = 16716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25217
	L1D_cache_core[23]: Access = 17158, Miss = 17158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20946
	L1D_cache_core[24]: Access = 15795, Miss = 15795, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25059
	L1D_cache_core[25]: Access = 15851, Miss = 15851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23180
	L1D_cache_core[26]: Access = 15442, Miss = 15442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24720
	L1D_cache_core[27]: Access = 17687, Miss = 17687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20372
	L1D_cache_core[28]: Access = 14229, Miss = 14229, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24158
	L1D_cache_core[29]: Access = 16311, Miss = 16311, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22253
	L1D_cache_core[30]: Access = 16765, Miss = 16765, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23228
	L1D_cache_core[31]: Access = 17562, Miss = 17562, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21493
	L1D_cache_core[32]: Access = 18785, Miss = 18785, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17012
	L1D_cache_core[33]: Access = 14897, Miss = 14897, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20373
	L1D_cache_core[34]: Access = 17789, Miss = 17789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25453
	L1D_cache_core[35]: Access = 16905, Miss = 16905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21078
	L1D_cache_core[36]: Access = 16042, Miss = 16042, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24465
	L1D_cache_core[37]: Access = 15134, Miss = 15134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23043
	L1D_cache_core[38]: Access = 15122, Miss = 15122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24718
	L1D_cache_core[39]: Access = 17225, Miss = 17225, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24414
	L1D_cache_core[40]: Access = 17023, Miss = 17023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22909
	L1D_cache_core[41]: Access = 16015, Miss = 16015, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22720
	L1D_cache_core[42]: Access = 14297, Miss = 14297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27055
	L1D_cache_core[43]: Access = 16360, Miss = 16360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23930
	L1D_cache_core[44]: Access = 16023, Miss = 16023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17932
	L1D_cache_core[45]: Access = 15969, Miss = 15969, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24538
	L1D_cache_core[46]: Access = 17513, Miss = 17513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19350
	L1D_cache_core[47]: Access = 17220, Miss = 17220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20184
	L1D_cache_core[48]: Access = 17521, Miss = 17521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18624
	L1D_cache_core[49]: Access = 17499, Miss = 17499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21580
	L1D_cache_core[50]: Access = 18093, Miss = 18093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20972
	L1D_cache_core[51]: Access = 15900, Miss = 15900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21378
	L1D_cache_core[52]: Access = 16916, Miss = 16916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21644
	L1D_cache_core[53]: Access = 15933, Miss = 15933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24316
	L1D_cache_core[54]: Access = 15199, Miss = 15199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25347
	L1D_cache_core[55]: Access = 17249, Miss = 17249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21722
	L1D_cache_core[56]: Access = 17268, Miss = 17268, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21373
	L1D_cache_core[57]: Access = 16819, Miss = 16819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22784
	L1D_cache_core[58]: Access = 14270, Miss = 14270, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27416
	L1D_cache_core[59]: Access = 16191, Miss = 16191, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23105
	L1D_cache_core[60]: Access = 16641, Miss = 16641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17941
	L1D_cache_core[61]: Access = 16802, Miss = 16802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20004
	L1D_cache_core[62]: Access = 18055, Miss = 18055, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21313
	L1D_cache_core[63]: Access = 16080, Miss = 16080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22558
	L1D_cache_core[64]: Access = 18057, Miss = 18057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21849
	L1D_cache_core[65]: Access = 16569, Miss = 16569, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21979
	L1D_cache_core[66]: Access = 17383, Miss = 17383, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20970
	L1D_cache_core[67]: Access = 17508, Miss = 17508, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20233
	L1D_cache_core[68]: Access = 17188, Miss = 17188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24561
	L1D_cache_core[69]: Access = 18043, Miss = 18043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19921
	L1D_cache_core[70]: Access = 16564, Miss = 16564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25019
	L1D_cache_core[71]: Access = 16697, Miss = 16697, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20773
	L1D_cache_core[72]: Access = 16615, Miss = 16615, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19265
	L1D_cache_core[73]: Access = 17142, Miss = 17142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21308
	L1D_cache_core[74]: Access = 17494, Miss = 17494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21907
	L1D_cache_core[75]: Access = 15924, Miss = 15924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22406
	L1D_cache_core[76]: Access = 16155, Miss = 16155, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20403
	L1D_cache_core[77]: Access = 14236, Miss = 14236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23812
	L1D_cache_core[78]: Access = 17456, Miss = 17456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23437
	L1D_cache_core[79]: Access = 16454, Miss = 16454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19829
	L1D_total_cache_accesses = 1330817
	L1D_total_cache_misses = 1330817
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1756729
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.078
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 500296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 839388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 830521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 917341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 830521

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 839388
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 917341
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
705, 677, 690, 689, 631, 627, 621, 624, 768, 699, 701, 719, 605, 561, 567, 577, 749, 689, 689, 709, 637, 627, 627, 647, 581, 531, 531, 541, 627, 627, 627, 635, 506, 533, 533, 523, 
gpgpu_n_tot_thrd_icount = 62040384
gpgpu_n_tot_w_icount = 1938762
gpgpu_n_stall_shd_mem = 5613934
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500182
gpgpu_n_mem_write_global = 1729586
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4004160
gpgpu_n_store_insn = 11488147
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 411776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2557716
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 708402
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22205616	W0_Idle:401	W0_Scoreboard:666150	W1:58669	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:230882	W24:241891	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:220007	W32:1193024
single_issue_nums: WS0:498033	WS1:478349	WS2:480897	WS3:487194	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4001456 {8:500182,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40397520 {8:899560,40:830026,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19402320 {40:485058,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13467672 {8:1683459,}
maxmflatency = 9362 
max_icnt2mem_latency = 8156 
maxmrqlatency = 1891 
max_icnt2sh_latency = 701 
averagemflatency = 2286 
avg_icnt2mem_latency = 1787 
avg_mrq_latency = 170 
avg_icnt2sh_latency = 34 
mrq_lat_table:35505 	29631 	14790 	20936 	40473 	84994 	136293 	174530 	95858 	42596 	2538 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	1253 	97693 	1075956 	772082 	221241 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	464 	1328 	6032 	15304 	2040 	485135 	1023847 	553505 	94347 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	983665 	286236 	224435 	191594 	169697 	140472 	101112 	69445 	1835 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	34 	106 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        24        24        24        24        35        26        25        31        46        58        27        18        19        16 
dram[1]:        35        22        21        21        21        21        21        21        28        38        42        49        15        16        15        15 
dram[2]:        14        16        36        24        24        24        24        24        43        45        61        59        16        24        16        14 
dram[3]:        19        15        21        21        21        21        21        21        36        35        59        58        16        16        21        14 
dram[4]:        16        17        24        24        24        24        24        31        38        42        59        59        17        17        14        17 
dram[5]:        17         8        21        21        21        21        21        24        33        38        57        59        34        16        16        16 
dram[6]:        20        12        24        24        24        24        37        32        35        39        61        62        17        16        12        12 
dram[7]:        25        21        21        21        21        21        39        32        41        43        59        58        17        19        21        14 
dram[8]:        14        16        24        24        24        24        24        24        39        40        54        61        18        18        13        12 
dram[9]:        15        14        21        21        21        21        21        35        38        23        59        60        16        16        17        15 
dram[10]:        22        16        24        24        24        24        34        31        31        42        60        51        17        20        16        15 
dram[11]:        14        14        21        21        21        21        35        31        37        44        56        52        15        16        17        17 
dram[12]:        13        17        24        24        24        24        24        28        34        44        58        58        24        19        21        16 
dram[13]:        16        11        21        21        21        21        22        35        32        52        57        58        18        22        17        14 
dram[14]:        20        16        24        24        24        24        28        34        44        45        52        61        16        18        12        15 
dram[15]:        21        11        21        21        21        21        23        21        32        29        50        61        14        17        17        16 
dram[16]:        17        16        24        26        24        24        27        28        51        43        57        58        22        19        17        10 
dram[17]:        15        14        21        21        21        21        34        21        38        21        48        59        22        16        18        10 
dram[18]:        16        16        24        24        24        24        32        38        36        29        40        67        16        20        12        16 
dram[19]:        15        18        21        21        21        21        35        26        21        22        55        66        12        16        21        19 
dram[20]:        20        18        24        24        24        24        36        29        24        29        64        60        20        20        12        17 
dram[21]:        15        11        21        21        21        21        24        21        21        23        60        59        15        16        21        11 
dram[22]:        33        16        24        24        24        24        36        26        30        30        60        71        22        16        13        18 
dram[23]:        23        16        21        21        21        21        39        21        38        26        59        68        15        16        21        11 
dram[24]:        18        16        24        34        24        24        36        27        35        26        63        70        17        16        17         9 
dram[25]:        23        14        21        27        21        21        30        24        53        36        59        65        14        23        21        11 
dram[26]:        16        12        24        24        24        24        40        43        36        37        59        72        27        16        17        16 
dram[27]:        14        11        21        21        21        21        35        24        33        22        57        67        16        16        21        15 
dram[28]:        16        16        24        24        24        24        36        26        34        26        60        70        17        16        14        17 
dram[29]:        22        21        21        21        21        21        36        21        31        27        49        67        16        16        17        11 
dram[30]:        20        27        24        24        24        24        35        31        43        34        49        60        16        20        16        16 
dram[31]:        15        22        21        21        21        21        21        21        40        26        60        34        16        16        21        14 
maximum service time to same row:
dram[0]:     20118     14762     13053     13448      9373      9484      6302      6358      6730      6738      8403      8439     13007     13591     16618     16921 
dram[1]:     19113     15119     13250     12077      9865      6701      6120      6131      6444      6500      7946      7975     11848     12819     15087     15091 
dram[2]:     19724     14869     13077     13884     10629     10427      6302      6358      6730      7152      8403      8439     13007     13591     16588     16890 
dram[3]:     21237     14568     12416     13172     10345      6230      6120      6131      6444      6500      7946      7975     11848     12819     15096     15100 
dram[4]:     20667     14904     14053     13888      9505      7145      6302      6358      6730      6738      8403      8518     13007     13591     16626     16951 
dram[5]:     20780     15087     12947     12221     10135      9148      6546      6131      6444      6500      8087      7975     11848     12819     15583     15593 
dram[6]:     20681     14407     13471     14058      9153      9678      6302      6358      6730      6738      8403      8439     13007     13591     16570     16847 
dram[7]:     21068     14853     12028     12277     10406      5814      6120      6131      6444      6668      7946      7975     11848     12819     15562     15565 
dram[8]:     20736     14667     12821     13640      9172     12857      6302      6358      6730      6738      8403      8439     13007     13591     16715     16931 
dram[9]:     20820     14602     14177     12262     10207     10323      8565      6131      6444      6500      8147      7975     11848     12819     15079     15083 
dram[10]:     20665     14351     14043     14134      9340     11607      6302      6358      6730      6738      8403      8439     13007     13591     16818     16854 
dram[11]:     20085     14477     13495     11728      9636      6394      6120      6131      6444      6768      7946      7975     11848     12819     15541     15546 
dram[12]:     20303     14688     12681     13054     11143     12226     11261      6358      6730      6889      8403      8439     13007     13591     16626     16931 
dram[13]:     20863     15100     12768     12067     10049      9308      6120      6131      6444      6500      7946      7975     11848     12819     15071     15075 
dram[14]:     20349     14239     11918     13541     10492      9268      6302      6358      6730      6738      8403      8439     13007     13591     16509     16827 
dram[15]:     21426     14339     12476     12137      9103      6263      6120      6517      6444      6500      7946      8170     11848     12819     15591     15602 
dram[16]:     21104     13435     13314     13865      6858      5968      6302      6358      6730      6753      8403      8439     13007     13591     16650     16917 
dram[17]:     21385     14975     11727     12270      8433      5814      6120      6131      6444      6500      7946      7975     11848     12819     15532     15546 
dram[18]:     21560     14294     11874     13857     14495     10274      6302      6358      6730      6738      8403      8439     13007     13591     16594     16815 
dram[19]:     21133     14915     12139     12150      5787      5814      6120      6131      6444      6500      7946      7975     11848     12819     15562     15574 
dram[20]:     21129     14207     11743     14326      6103      5968      6302      6358      6730      6738      8403      8439     13007     13591     16600     16826 
dram[21]:     21001     14927     12042     12858      6103      5814      6120      6131      6444      6500      7946      7975     11848     12819     15603     15615 
dram[22]:     20154     14109     13639     13757      8013     13298      6302      6358      6730      6738      8403      8439     13007     13591     16572     16807 
dram[23]:     20217     14751     12753     12009      5787      7719      6120      6131      6444      6500      7946      8731     11848     12819     15583     15594 
dram[24]:     19849     14386     11815     13359     10416     11389      6302      6358      6730      6738      8403      9250     13007     13591     16538     16902 
dram[25]:     20534     14658     11994     12050      6018      9105      6120      6131      6444      6500      7946      8470     11848     12819     15681     15701 
dram[26]:     19619     14058     13483     13736      8670      8653      6302      6358      6730      6738      8403      8439     13007     13591     16518     16791 
dram[27]:     20530     15109     12328     12403      5787      5814      6120      6131      6444      6500      7946      8070     11848     12819     15577     15582 
dram[28]:     20154     14382     13125     14070      9970      9233      6302      6358      6730      6738      8403      8439     13007     13591     16573     16879 
dram[29]:     20646     14839     11938     12695     12869      5814      6120      6131      6444      6500      7946      9659     11848     12819     15679     15683 
dram[30]:     19712     14149     11753     14511      9927      9769      6302      6358      6730      6738      8403      8439     13007     13591     16668     16787 
dram[31]:     20542     15204     11833     11910      5787      7644      6120      6131      6444      6500      7946      7975     11848     12819     15575     15581 
average row accesses per activate:
dram[0]:  3.616488  3.738636  3.577586  3.669528  3.291228  3.199336  3.017857  3.100897  3.076125  3.162832  3.051864  3.091514  3.212177  3.311787  3.584158  3.588384 
dram[1]:  3.418605  3.529644  3.436937  3.340425  3.370656  3.187943  2.893518  3.016510  2.835664  2.834495  2.867450  2.853535  2.986768  2.984791  3.320611  3.437995 
dram[2]:  3.441270  3.756863  3.935185  3.537445  3.367273  3.217687  3.011111  3.196305  2.914614  3.051458  3.042414  2.977564  3.275281  3.375734  3.537500  3.625330 
dram[3]:  3.237654  3.421818  3.395833  3.261411  3.182482  3.221429  2.920561  2.868009  2.879219  2.943841  2.837479  2.793103  3.036329  2.981061  3.414322  3.436508 
dram[4]:  3.590476  3.667897  3.690377  3.510288  3.191275  3.193443  2.862869  3.064159  3.005111  3.130282  2.985600  3.076412  3.288136  3.173112  3.639098  3.750000 
dram[5]:  3.315789  3.192440  3.332000  3.308943  2.996644  3.108844  2.950472  2.935484  2.877224  2.912186  2.860738  2.874576  2.823529  2.891544  3.240964  3.360406 
dram[6]:  3.568690  3.665427  3.735683  3.828194  3.351254  3.483754  3.086560  3.201389  3.029060  3.154255  3.079602  3.004815  3.245810  3.297913  3.486683  3.574627 
dram[7]:  3.384615  3.339161  3.330612  3.593074  3.133333  3.377778  2.840909  2.926605  2.836237  2.998155  2.858824  3.007055  2.935185  2.877960  3.458763  3.490765 
dram[8]:  3.544304  3.682143  3.566667  3.677966  3.347670  3.240803  3.004435  3.103139  3.025554  2.899023  3.064250  3.128162  3.372816  3.382239  3.698210  3.635678 
dram[9]:  3.381703  3.216216  3.412956  3.398374  3.106164  3.229965  3.036319  3.042857  2.972628  2.946043  2.770226  2.838333  2.937153  2.949814  3.350617  3.348259 
dram[10]:  3.679739  3.706320  3.609244  3.792035  3.251724  3.332203  3.105505  3.138322  3.164286  3.171429  3.127731  3.266667  3.332054  3.521472  3.600496  3.652174 
dram[11]:  3.323077  3.166667  3.244094  3.307692  3.123288  3.226481  2.869266  2.976690  2.884547  2.938959  2.836667  2.965278  3.011385  2.994308  3.401002  3.356962 
dram[12]:  3.441718  3.831372  3.673640  3.747826  3.233108  3.356401  3.089041  3.226107  3.048276  3.132042  3.201377  3.079734  3.280075  3.277566  3.644110  3.658031 
dram[13]:  3.511864  3.444867  3.568282  3.539474  3.101045  3.160279  2.932084  3.035714  2.877442  2.900356  2.838063  2.944154  2.958879  2.981025  3.362025  3.469496 
dram[14]:  3.557692  3.654275  3.618644  3.768889  3.273356  3.334471  3.065611  3.070953  3.025597  3.127846  3.089256  3.118243  3.376699  3.330116  3.524155  3.635897 
dram[15]:  3.465753  3.405205  3.314894  3.302128  3.057762  3.155477  2.955083  2.908884  2.842105  2.834783  2.760196  2.871838  2.920223  2.967803  3.377892  3.448000 
dram[16]:  3.697987  3.756654  3.703390  4.013762  3.268041  3.434629  3.047191  3.273585  3.022184  3.083045  3.054276  3.203419  3.215867  3.449102  3.647643  3.528822 
dram[17]:  3.368421  3.321033  3.460177  3.452586  3.266667  3.147368  2.985748  2.969838  2.834495  2.836522  2.788177  2.917808  2.949248  2.949152  3.281330  3.232911 
dram[18]:  3.565068  3.610909  3.443089  3.658009  3.424028  3.305085  3.040268  3.149660  3.046392  3.095486  3.124161  3.077303  3.203704  3.323136  3.610000  3.676093 
dram[19]:  3.259386  3.155709  3.269710  3.222222  3.146342  3.000000  2.889401  2.863839  2.816291  2.846690  2.852349  2.916667  2.839060  2.924074  3.281407  3.352185 
dram[20]:  3.648746  3.587591  3.526316  3.683036  3.200000  3.395189  3.131336  3.135440  3.015306  3.066895  3.127731  3.128978  3.275992  3.401980  3.628499  3.730159 
dram[21]:  3.378092  3.293286  3.353909  3.362869  3.142361  3.216028  2.948357  2.970046  2.858907  2.914894  2.938038  2.951473  2.909427  2.945076  3.414508  3.334171 
dram[22]:  3.684588  3.778195  3.652720  3.866667  3.392226  3.320000  3.076749  3.164009  2.964942  3.098446  3.206540  3.225473  3.133333  3.387795  3.693671  3.739691 
dram[23]:  3.405205  3.400722  3.568282  3.352941  3.202847  3.237589  2.953052  2.974537  2.739057  2.865620  2.850671  2.914676  2.967985  3.100394  3.490862  3.332487 
dram[24]:  3.553191  3.619048  3.570248  3.849558  3.392226  3.163399  3.044843  3.168950  3.112084  3.095156  3.249564  3.037217  3.153986  3.307985  3.503597  3.668367 
dram[25]:  3.326241  3.166090  3.385281  3.365957  3.000000  3.132404  2.952941  2.922374  2.859402  2.862129  2.929553  2.874791  2.865210  2.975425  3.256158  3.412073 
dram[26]:  3.628159  3.607914  3.522822  3.756522  3.447654  3.320690  3.077097  3.147392  2.978225  3.075601  3.120805  3.112211  3.320537  3.385519  3.779528  3.606138 
dram[27]:  3.341912  3.224914  3.318367  3.392405  3.132867  3.241993  3.041262  2.904762  2.880995  2.891844  2.949477  2.849587  2.900735  2.986667  3.395833  3.400524 
dram[28]:  3.782772  3.802974  3.668067  3.641975  3.433099  3.456446  3.070136  3.154546  3.051724  3.070326  3.170940  3.175676  3.317491  3.337209  3.720102  3.778947 
dram[29]:  3.412409  3.423913  3.136719  3.330579  3.092783  3.141379  3.000000  2.972158  2.838261  2.983577  2.982425  2.970383  2.892139  3.077973  3.350126  3.301507 
dram[30]:  3.624114  3.650735  3.526316  3.523013  3.408602  3.344948  3.098174  3.232558  3.070812  3.140845  3.068965  3.219723  3.230056  3.401575  3.690537  3.613232 
dram[31]:  3.344086  3.313167  3.385892  3.243902  3.169611  3.223022  2.891705  2.915909  2.783277  2.838821  2.779772  2.918228  2.990548  3.128257  3.458115  3.449468 
average row locality = 678144/213458 = 3.176944
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       816       788       676       684       692       692       896       920      1216      1224      1280      1280      1280      1280      1144      1133 
dram[1]:       735       707       609       616       623       623       784       805      1064      1071      1120      1120      1120      1120      1015      1008 
dram[2]:       788       780       668       660       679       674       896       920      1216      1224      1280      1280      1280      1277      1155      1116 
dram[3]:       754       750       648       642       621       635       784       805      1064      1071      1120      1120      1120      1120      1041      1027 
dram[4]:       840       834       724       691       704       700       896       920      1216      1224      1280      1280      1280      1276      1172      1152 
dram[5]:       763       756       658       650       644       645       784       805      1064      1071      1120      1120      1120      1120      1050      1036 
dram[6]:       812       804       684       680       692       692       896       920      1216      1224      1280      1280      1276      1280      1144      1151 
dram[7]:       758       745       646       643       643       639       784       805      1064      1071      1120      1120      1120      1120      1050      1036 
dram[8]:       809       812       686       688       684       700       896       920      1216      1224      1280      1280      1276      1276      1152      1143 
dram[9]:       777       777       672       660       660       654       784       805      1064      1071      1120      1120      1120      1120      1064      1043 
dram[10]:       821       824       704       692       696       708       896       920      1216      1224      1280      1280      1280      1280      1164      1146 
dram[11]:       784       770       672       655       669       651       784       805      1064      1071      1120      1120      1120      1120      1064      1050 
dram[12]:       836       800       696       696       708       700       896       920      1216      1224      1280      1280      1276      1272      1164      1136 
dram[13]:       749       728       630       637       637       637       784       805      1064      1071      1120      1120      1120      1120      1036      1022 
dram[14]:       820       808       685       680       696       704       896       920      1216      1224      1280      1280      1276      1272      1152      1132 
dram[15]:       737       736       625       610       593       620       784       805      1064      1071      1120      1120      1120      1117      1033      1018 
dram[16]:       844       808       710       692       696       702       896       920      1216      1224      1280      1280      1280      1280      1172      1132 
dram[17]:       728       722       616       623       616       623       784       805      1064      1071      1120      1120      1120      1120      1024      1009 
dram[18]:       828       820       696       692       704       700       896       920      1216      1224      1280      1280      1280      1280      1169      1158 
dram[19]:       749       739       637       630       637       637       784       805      1064      1071      1120      1120      1120      1120      1052      1040 
dram[20]:       849       817       704       672       697       712       896       920      1216      1224      1280      1280      1276      1268      1156      1148 
dram[21]:       779       762       664       653       637       649       784       805      1064      1071      1120      1120      1120      1120      1049      1038 
dram[22]:       844       844       716       708       693       724       896       920      1216      1224      1280      1280      1280      1276      1172      1168 
dram[23]:       754       756       656       638       632       646       784       805      1064      1071      1120      1120      1120      1120      1043      1031 
dram[24]:       832       812       708       688       700       698       896       920      1216      1224      1280      1280      1280      1280      1172      1148 
dram[25]:       740       729       624       611       609       623       784       805      1064      1071      1120      1120      1120      1120      1036      1016 
dram[26]:       812       816       689       689       688       688       896       920      1216      1224      1280      1280      1272      1276      1152      1124 
dram[27]:       742       746       648       626       634       648       791       805      1064      1071      1120      1120      1116      1116      1025      1008 
dram[28]:       852       835       726       708       708       720       896       920      1216      1224      1280      1280      1280      1280      1184      1164 
dram[29]:       767       758       654       641       630       637       784       805      1064      1071      1120      1120      1120      1120      1054      1044 
dram[30]:       834       812       692       680       680       691       896       920      1216      1224      1280      1280      1280      1280      1176      1152 
dram[31]:       745       741       643       636       636       636       784       805      1064      1071      1120      1120      1120      1120      1038      1021 
total dram reads = 486742
bank skew: 1280/593 = 2.16
chip skew: 16273/14140 = 1.15
number of total write accesses:
dram[0]:       635       624       548       609       940      1017      1603      1634      2025      2028      2120      2038      1560      1567       977       957 
dram[1]:       957       589       570       630       983      1063      1674      1702      2030      2014      2016      1968      1503      1461       884       895 
dram[2]:       979       562       626       538       943      1013      1618      1638      2020      2012      2053      2025      1591      1539       906       878 
dram[3]:       947       598       646       587       988      1060      1671      1708      2017      1997      2000      1987      1549      1475       912       887 
dram[4]:       943       565       598       593       943      1015      1620      1638      1976      2006      2064      2013      1590      1528       915       935 
dram[5]:       984       566       648       641       985      1061      1681      1684      1992      1996      2003      1976      1530      1498       917       923 
dram[6]:      1044       628       601       646       943      1014      1620      1650      2005      2009      2014      2076      1572      1560       989       957 
dram[7]:       967       657       627       670       985      1062      1679      1702      2051      2005      1985      1999      1539      1513       949       922 
dram[8]:      1041       675       603       630       943      1013      1617      1640      2018      2002      2030      1999      1565      1604       956      1006 
dram[9]:      1000       636       641       649       987      1056      1688      1705      2052      2048      2031      1996      1557      1542       904       961 
dram[10]:      1023       611       553       579       943      1019      1607      1640      2016      1997      2031      2037      1582      1512       936       941 
dram[11]:       989       598       589       618       986      1065      1676      1699      2032      2053      2001      2004      1552      1521       901       915 
dram[12]:       985       558       626       599       951      1013      1616      1643      1999      1998      2035      2014      1618      1535       942       927 
dram[13]:       978       574       645       620      1002      1065      1681      1704      2019      2041      1998      1914      1550      1509       911       887 
dram[14]:      1017       606       588       587       943      1014      1617      1639      2015      2029      2075      1981      1592      1541      1030       929 
dram[15]:       934       584       610       613      1001      1060      1682      1707      2014      2027      1961      1974      1485      1487       863       850 
dram[16]:       895       583       589       649       958      1022      1614      1646      2003      2018      2034      2057      1573      1498       957       944 
dram[17]:       775       577       607       666      1028      1066      1701      1713      2040      2024      1978      1985      1461      1463       860       874 
dram[18]:       729       596       545       555       983      1022      1633      1659      2012      2014      2048      2062      1519      1555       941       928 
dram[19]:       655       590       583       591      1039      1070      1697      1723      2035      2039      1990      2004      1474      1507       847       859 
dram[20]:       575       594       596       555       993      1023      1631      1652      2009      2028      2030      2056      1579      1529       875       875 
dram[21]:       578       568       626       585      1042      1073      1703      1726      2007      2073      1990      1995      1492      1416       822       871 
dram[22]:       614       548       569       579       987      1022      1638      1655      2026      2061      2054      2077      1571      1493       960       921 
dram[23]:       558       584       604       606      1054      1068      1695      1728      2048      2070      1983      2003      1492      1501       910       870 
dram[24]:       543       585       570       623       989      1022      1629      1654      2019      2046      2030      2092      1566      1563       955       966 
dram[25]:       605       592       599       651      1044      1068      1705      1722      2049      2066      1996      2068      1474      1445       933       900 
dram[26]:       616       626       590       626       990      1022      1620      1654      2029      2049      2037      2122      1558      1555       965       919 
dram[27]:       539       596       620       655      1039      1068      1695      1723      2030      2042      1998      2053      1528      1506       887       875 
dram[28]:       555       605       558       628       990      1025      1628      1649      2008      2054      2011      2104      1584      1521       903       897 
dram[29]:       576       600       588       641      1041      1066      1704      1719      2062      2047      1972      1989      1508      1523       845       879 
dram[30]:       629       578       619       582      1003      1021      1626      1659      2035      2030      2065      2015      1578      1519       946       912 
dram[31]:       616       601       641       618      1051      1063      1701      1720      2054      2055      2012      2026      1516      1438       893       888 
total dram writes = 670560
bank skew: 2122/538 = 3.94
chip skew: 21453/20567 = 1.04
average mf latency per bank:
dram[0]:       5637      6132      3417      3445      2482      2736      3548      3655      3327      3699      4506      5429      5194      6573      5334      6933
dram[1]:       4247      5420      3146      2930      2160      2420      2958      3137      3140      3397      4270      4679      4894      5404      5196      5941
dram[2]:       6082      8047      4783      3384      2677      2814      3581      3539      3530      3581      4986      4955      6245      6355      6252      7260
dram[3]:       4543      5794      3645      2998      2257      2378      3102      3168      3373      3230      4745      4414      6158      5834      6039      5844
dram[4]:       7331      6933      4082      4794      2621      2845      3658      3716      3721      3596      5434      5109      6967      6001      9103      7023
dram[5]:       5577      5259      3065      3930      2234      2536      3136      3234      3321      3352      4743      4553      5824      5144      6457      5656
dram[6]:       4928      5904      3836      3740      2557      2736      3581      3606      3538      3438      5040      4612      5931      5423      6093      5564
dram[7]:       4324      5113      3166      3199      2282      2415      3166      3147      3187      3183      4471      4403      5241      5073      5271      5354
dram[8]:       5539      6444      3757      3912      2524      2722      3538      3580      3549      3508      4826      4991      6287      6143      7439      6609
dram[9]:       3969      4480      3060      2896      2125      2389      3042      3122      3211      3231      4192      4324      4921      5359      5665      5201
dram[10]:       7670      7023      4567      4260      2569      2824      3616      3573      3428      3554      4781      4986      6202      6341      7933      7501
dram[11]:       5333      4994      3423      3540      2362      2468      3028      3111      3266      3228      4521      4712      5585      5611      5927      5844
dram[12]:       5131      5679      3875      3768      2532      2695      3543      3646      3437      3571      4578      4858      5228      5761      6435      6745
dram[13]:       4055      4749      3356      3343      2162      2385      3065      3159      2995      3068      3942      4021      4409      4460      5308      5473
dram[14]:       4562      5191      3508      3241      2420      2611      3459      3496      3383      3374      4263      4394      5505      5093      6494      5535
dram[15]:       4029      4906      3338      2992      2236      2367      3050      3112      3111      3176      4123      4335      4704      5060      5612      5338
dram[16]:       5000      7773      3364      4819      2573      2808      3524      3663      3335      3465      4390      4786      4953      6159      5371      6864
dram[17]:       4987      5783      3057      3557      2399      2448      3011      3101      3126      3392      4402      4847      5039      5661      5856      5776
dram[18]:       4868      5665      2993      3060      2702      2675      3549      3415      3372      3416      4458      4605      5482      5531      5405      6211
dram[19]:       5055      4820      2696      2551      2373      2320      3095      3084      3154      3258      4298      4267      5358      4964      5273      5188
dram[20]:       6166      6167      3528      3358      2664      2671      3465      3538      3483      3546      4725      4961      5609      5874      6372      6550
dram[21]:       5773      5434      3110      2889      2367      2355      3026      3079      3248      3239      4228      4343      5445      5327      5598      6136
dram[22]:       6437      6072      3296      3171      2752      2588      3416      3373      3317      3331      4539      4631      5585      5383      5242      6177
dram[23]:       5333      5387      2840      2610      2317      2223      2930      2936      2978      3051      4021      4201      4650      5046      4860      5816
dram[24]:       5299      6259      3182      4439      2663      2673      3498      3503      3405      3346      4681      4577      5528      5143      6008      5885
dram[25]:       4576      5391      2683      3987      2304      2410      3061      3012      3120      3174      4240      4273      4990      5379      4990      5360
dram[26]:       7036      6765      3286      3864      2675      2742      3533      3540      3497      3595      5046      5096      6418      6409      6715      7000
dram[27]:       4915      5298      2649      3075      2307      2265      3052      3060      3249      3227      4316      4489      5530      5549      5263      5811
dram[28]:       5335      6299      3141      3552      2715      2661      3618      3484      3489      3560      4791      5101      5523      6282      6170      7051
dram[29]:       4580      4337      2652      2729      2336      2379      3223      3135      3406      3257      5088      4313      5629      4926      5501      5187
dram[30]:       5026      5223      3369      3038      2573      2606      3338      3327      3168      3254      4250      4359      5035      4760      5494      5101
dram[31]:       4802      4986      3058      2635      2346      2367      3037      3014      3312      3266      4481      4230      5468      5009      5173      4967
maximum mf latency per bank:
dram[0]:       6680      6952      6028      6089      5933      7131      6780      6120      6963      8100      6934      7489      6744      7471      7009      7002
dram[1]:       6288      6300      5948      5891      5594      5686      4950      4988      5800      6638      6240      6404      6268      6494      6249      6516
dram[2]:       7296      7505      6297      6608      6822      7692      6179      6138      8806      9136      8966      8701      8782      8737      8934      8775
dram[3]:       6559      5959      5283      5437      5624      5490      6223      6030      7152      6948      7151      6430      6673      6656      6896      6727
dram[4]:       7694      7550      6812      6573      7487      5913      6865      6488      7029      7505      8105      8116      7631      7814      7758      7606
dram[5]:       8016      6229      5176      6218      5587      5149      5593      5655      7133      7135      8788      8035      8597      7889      8948      8530
dram[6]:       7064      6797      4789      5035      5952      5913      6175      6128      8190      6559      7498      7014      7903      6667      7756      6837
dram[7]:       6540      5542      4699      5008      4948      5670      5142      4950      8193      7494      8358      7810      8170      7327      8881      7949
dram[8]:       8103      7103      6039      5903      5952      5913      6180      6134      7752      6964      7474      7459      7750      6466      6934      6544
dram[9]:       6880      5620      5340      5255      4857      5868      6154      6640      6339      7241      6575      7516      6512      7204      6882      6833
dram[10]:       7423      6338      7324      7273      7351      7035      6175      7240      6290      6337      6791      6794      7052      6395      7559      6344
dram[11]:       7042      6868      6296      6408      6534      6535      7239      6986      6449      6287      6814      6443      7008      6587      7197      6883
dram[12]:       6179      6553      6614      6498      6366      6447      6180      6626      6673      7429      6583      6959      6529      6807      6519      6624
dram[13]:       5826      5829      5118      5212      4944      7419      5331      4950      6329      6734      6446      6821      6543      6564      6298      6317
dram[14]:       5875      5813      5561      5624      5953      5913      6176      6465      6290      6294      6506      6625      6364      6259      5686      5688
dram[15]:       5717      5138      4779      4471      5406      5055      6635      5780      6621      6306      6370      6214      6391      6926      6746      6703
dram[16]:       6463      7139      6499      7119      5952      5913      6373      6134      8526      9018      8499      9362      8309      8912      7517      7562
dram[17]:       6201      6963      5831      6062      6472      7171      6426      7060      8027      8313      8031      9124      8275      8992      8274      8910
dram[18]:       5656      5813      5326      5339      6241      6181      6666      6921      6759      7198      6727      6626      6364      6645      6309      6314
dram[19]:       7580      7862      7311      7866      5213      4751      6001      4950      5655      5360      6831      7337      7131      7179      7596      8057
dram[20]:       6542      6667      5481      5378      5952      6045      6178      6134      6874      6332      7359      6688      6371      6255      6146      6108
dram[21]:       6589      5530      6315      5365      4882      4961      4950      4950      6223      6184      6706      6374      6134      6119      7071      6130
dram[22]:       6916      6097      5054      6301      5952      6129      6175      7270      6853      6828      7330      6639      7248      6477      6676      6179
dram[23]:       6716      5807      4570      5837      4857      5639      6209      6012      5483      6899      6190      6253      6039      5867      5572      6060
dram[24]:       5644      5815      5107      5097      5954      5913      6177      6134      6899      6285      6761      6593      6370      6392      7212      5500
dram[25]:       5743      5982      4536      4413      6368      6468      6160      6271      6094      6231      6887      6280      6452      6439      6371      6581
dram[26]:       8602      8453      5395      5307      5952      5913      6175      6130      7630      7493      8229      7773      8308      8073      8521      8378
dram[27]:       6526      6526      4936      5415      5328      5322      6539      5968      6893      6746      7174      6993      7829      6474      6633      6649
dram[28]:       5644      5903      5175      6008      6045      5913      6177      6134      7382      6359      7349      7409      7380      6316      5965      6220
dram[29]:       6859      7065      6875      4612      4857      4751      5262      4950      7505      6443      7631      7064      8320      7939      7362      6939
dram[30]:       5823      5910      5074      4996      5953      5913      6175      6128      6995      6593      7208      6679      7041      6459      6101      6099
dram[31]:       5984      6256      4491      4703      4857      5073      5088      7622      7062      7626      6848      7463      6835      6836      6828      6926
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 218): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=20159 n_act=6715 n_pre=6700 n_ref_event=0 n_req=22008 n_rd=15976 n_rd_L2_A=0 n_write=0 n_wr_bk=20839 bw_util=0.5939
n_activity=56487 dram_eff=0.6517
bk0: 804a 45088i bk1: 788a 44939i bk2: 676a 49190i bk3: 684a 49091i bk4: 688a 46071i bk5: 688a 45169i bk6: 896a 36953i bk7: 920a 36046i bk8: 1216a 28002i bk9: 1224a 27126i bk10: 1280a 23365i bk11: 1280a 23273i bk12: 1280a 27899i bk13: 1280a 28217i bk14: 1144a 35670i bk15: 1128a 36320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694334
Row_Buffer_Locality_read = 0.812766
Row_Buffer_Locality_write = 0.378649
Bank_Level_Parallism = 7.751258
Bank_Level_Parallism_Col = 5.306679
Bank_Level_Parallism_Ready = 2.067771
write_to_read_ratio_blp_rw_average = 0.529372
GrpLevelPara = 3.217946 

BW Util details:
bwutil = 0.593915 
total_CMD = 61987 
util_bw = 36815 
Wasted_Col = 17608 
Wasted_Row = 1225 
Idle = 6339 

BW Util Bottlenecks: 
RCDc_limit = 13169 
RCDWRc_limit = 12020 
WTRc_limit = 15691 
RTWc_limit = 41564 
CCDLc_limit = 14166 
rwq = 0 
CCDLc_limit_alone = 9284 
WTRc_limit_alone = 13998 
RTWc_limit_alone = 38375 

Commands details: 
total_CMD = 61987 
n_nop = 20159 
Read = 15976 
Write = 0 
L2_Alloc = 0 
L2_WB = 20839 
n_act = 6715 
n_pre = 6700 
n_ref = 0 
n_req = 22008 
total_req = 36815 

Dual Bus Interface Util: 
issued_total_row = 13415 
issued_total_col = 36815 
Row_Bus_Util =  0.216416 
CoL_Bus_Util = 0.593915 
Either_Row_CoL_Bus_Util = 0.674787 
Issued_on_Two_Bus_Simul_Util = 0.135545 
issued_two_Eff = 0.200870 
queue_avg = 46.844032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.844
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 179): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21695 n_act=6569 n_pre=6555 n_ref_event=0 n_req=20182 n_rd=14140 n_rd_L2_A=0 n_write=0 n_wr_bk=20927 bw_util=0.5657
n_activity=55850 dram_eff=0.6279
bk0: 735a 43602i bk1: 707a 46818i bk2: 609a 49551i bk3: 616a 48998i bk4: 623a 47611i bk5: 623a 45914i bk6: 784a 38629i bk7: 805a 37735i bk8: 1064a 29813i bk9: 1071a 28646i bk10: 1120a 26374i bk11: 1120a 26285i bk12: 1120a 29891i bk13: 1120a 30100i bk14: 1015a 37915i bk15: 1008a 37674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.674413
Row_Buffer_Locality_read = 0.804314
Row_Buffer_Locality_write = 0.370407
Bank_Level_Parallism = 7.354464
Bank_Level_Parallism_Col = 5.040156
Bank_Level_Parallism_Ready = 1.980038
write_to_read_ratio_blp_rw_average = 0.569158
GrpLevelPara = 3.066544 

BW Util details:
bwutil = 0.565715 
total_CMD = 61987 
util_bw = 35067 
Wasted_Col = 18325 
Wasted_Row = 1869 
Idle = 6726 

BW Util Bottlenecks: 
RCDc_limit = 12685 
RCDWRc_limit = 13043 
WTRc_limit = 14947 
RTWc_limit = 38552 
CCDLc_limit = 14352 
rwq = 0 
CCDLc_limit_alone = 9591 
WTRc_limit_alone = 13181 
RTWc_limit_alone = 35557 

Commands details: 
total_CMD = 61987 
n_nop = 21695 
Read = 14140 
Write = 0 
L2_Alloc = 0 
L2_WB = 20927 
n_act = 6569 
n_pre = 6555 
n_ref = 0 
n_req = 20182 
total_req = 35067 

Dual Bus Interface Util: 
issued_total_row = 13124 
issued_total_col = 35067 
Row_Bus_Util =  0.211722 
CoL_Bus_Util = 0.565715 
Either_Row_CoL_Bus_Util = 0.650007 
Issued_on_Two_Bus_Simul_Util = 0.127430 
issued_two_Eff = 0.196044 
queue_avg = 37.976948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.9769
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 171): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=20200 n_act=6714 n_pre=6700 n_ref_event=0 n_req=21910 n_rd=15842 n_rd_L2_A=0 n_write=0 n_wr_bk=20859 bw_util=0.5921
n_activity=56656 dram_eff=0.6478
bk0: 788a 42209i bk1: 780a 46020i bk2: 664a 49153i bk3: 660a 49082i bk4: 675a 45832i bk5: 671a 45221i bk6: 896a 36885i bk7: 920a 36418i bk8: 1216a 27323i bk9: 1224a 27428i bk10: 1280a 23983i bk11: 1280a 23322i bk12: 1280a 26232i bk13: 1272a 27916i bk14: 1132a 35057i bk15: 1104a 37442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692484
Row_Buffer_Locality_read = 0.811853
Row_Buffer_Locality_write = 0.377374
Bank_Level_Parallism = 7.742611
Bank_Level_Parallism_Col = 5.352328
Bank_Level_Parallism_Ready = 2.068663
write_to_read_ratio_blp_rw_average = 0.533878
GrpLevelPara = 3.208002 

BW Util details:
bwutil = 0.592076 
total_CMD = 61987 
util_bw = 36701 
Wasted_Col = 17837 
Wasted_Row = 1529 
Idle = 5920 

BW Util Bottlenecks: 
RCDc_limit = 13519 
RCDWRc_limit = 12222 
WTRc_limit = 14598 
RTWc_limit = 44878 
CCDLc_limit = 13950 
rwq = 0 
CCDLc_limit_alone = 8986 
WTRc_limit_alone = 12967 
RTWc_limit_alone = 41545 

Commands details: 
total_CMD = 61987 
n_nop = 20200 
Read = 15842 
Write = 0 
L2_Alloc = 0 
L2_WB = 20859 
n_act = 6714 
n_pre = 6700 
n_ref = 0 
n_req = 21910 
total_req = 36701 

Dual Bus Interface Util: 
issued_total_row = 13414 
issued_total_col = 36701 
Row_Bus_Util =  0.216400 
CoL_Bus_Util = 0.592076 
Either_Row_CoL_Bus_Util = 0.674125 
Issued_on_Two_Bus_Simul_Util = 0.134351 
issued_two_Eff = 0.199296 
queue_avg = 47.481037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.481
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 170): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21510 n_act=6654 n_pre=6640 n_ref_event=0 n_req=20415 n_rd=14265 n_rd_L2_A=0 n_write=0 n_wr_bk=20982 bw_util=0.5686
n_activity=56048 dram_eff=0.6289
bk0: 754a 41338i bk1: 750a 45674i bk2: 630a 48206i bk3: 634a 48545i bk4: 620a 46800i bk5: 627a 46333i bk6: 784a 37076i bk7: 805a 36823i bk8: 1064a 29696i bk9: 1071a 29409i bk10: 1120a 26312i bk11: 1120a 25521i bk12: 1120a 29467i bk13: 1120a 28376i bk14: 1037a 35773i bk15: 1009a 36062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672940
Row_Buffer_Locality_read = 0.801331
Row_Buffer_Locality_write = 0.371649
Bank_Level_Parallism = 7.603766
Bank_Level_Parallism_Col = 5.257718
Bank_Level_Parallism_Ready = 2.056799
write_to_read_ratio_blp_rw_average = 0.556855
GrpLevelPara = 3.122833 

BW Util details:
bwutil = 0.568619 
total_CMD = 61987 
util_bw = 35247 
Wasted_Col = 18145 
Wasted_Row = 1939 
Idle = 6656 

BW Util Bottlenecks: 
RCDc_limit = 13022 
RCDWRc_limit = 12947 
WTRc_limit = 15205 
RTWc_limit = 41011 
CCDLc_limit = 13748 
rwq = 0 
CCDLc_limit_alone = 8987 
WTRc_limit_alone = 13389 
RTWc_limit_alone = 38066 

Commands details: 
total_CMD = 61987 
n_nop = 21510 
Read = 14265 
Write = 0 
L2_Alloc = 0 
L2_WB = 20982 
n_act = 6654 
n_pre = 6640 
n_ref = 0 
n_req = 20415 
total_req = 35247 

Dual Bus Interface Util: 
issued_total_row = 13294 
issued_total_col = 35247 
Row_Bus_Util =  0.214464 
CoL_Bus_Util = 0.568619 
Either_Row_CoL_Bus_Util = 0.652992 
Issued_on_Two_Bus_Simul_Util = 0.130092 
issued_two_Eff = 0.199224 
queue_avg = 40.370594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.3706
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 171): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=19942 n_act=6834 n_pre=6819 n_ref_event=0 n_req=22212 n_rd=16159 n_rd_L2_A=0 n_write=0 n_wr_bk=20781 bw_util=0.5959
n_activity=56217 dram_eff=0.6571
bk0: 836a 40705i bk1: 823a 45491i bk2: 716a 47516i bk3: 688a 48253i bk4: 700a 45768i bk5: 700a 45202i bk6: 896a 36860i bk7: 920a 35281i bk8: 1216a 28262i bk9: 1224a 27269i bk10: 1280a 23943i bk11: 1280a 23763i bk12: 1280a 27836i bk13: 1276a 27350i bk14: 1172a 34654i bk15: 1152a 35938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691349
Row_Buffer_Locality_read = 0.811212
Row_Buffer_Locality_write = 0.367797
Bank_Level_Parallism = 7.923028
Bank_Level_Parallism_Col = 5.422844
Bank_Level_Parallism_Ready = 2.088576
write_to_read_ratio_blp_rw_average = 0.524224
GrpLevelPara = 3.250941 

BW Util details:
bwutil = 0.595931 
total_CMD = 61987 
util_bw = 36940 
Wasted_Col = 17377 
Wasted_Row = 1197 
Idle = 6473 

BW Util Bottlenecks: 
RCDc_limit = 13109 
RCDWRc_limit = 12577 
WTRc_limit = 15688 
RTWc_limit = 44242 
CCDLc_limit = 14008 
rwq = 0 
CCDLc_limit_alone = 8923 
WTRc_limit_alone = 13852 
RTWc_limit_alone = 40993 

Commands details: 
total_CMD = 61987 
n_nop = 19942 
Read = 16159 
Write = 0 
L2_Alloc = 0 
L2_WB = 20781 
n_act = 6834 
n_pre = 6819 
n_ref = 0 
n_req = 22212 
total_req = 36940 

Dual Bus Interface Util: 
issued_total_row = 13653 
issued_total_col = 36940 
Row_Bus_Util =  0.220256 
CoL_Bus_Util = 0.595931 
Either_Row_CoL_Bus_Util = 0.678287 
Issued_on_Two_Bus_Simul_Util = 0.137900 
issued_two_Eff = 0.203306 
queue_avg = 47.804138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.8041
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 118): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21332 n_act=6778 n_pre=6763 n_ref_event=0 n_req=20512 n_rd=14366 n_rd_L2_A=0 n_write=0 n_wr_bk=20959 bw_util=0.5699
n_activity=56083 dram_eff=0.6299
bk0: 762a 41507i bk1: 751a 45138i bk2: 652a 48307i bk3: 639a 47595i bk4: 642a 45922i bk5: 639a 45196i bk6: 784a 37822i bk7: 805a 36439i bk8: 1064a 29084i bk9: 1071a 29028i bk10: 1120a 25926i bk11: 1120a 24729i bk12: 1120a 27999i bk13: 1120a 28880i bk14: 1050a 35060i bk15: 1027a 35659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668427
Row_Buffer_Locality_read = 0.793626
Row_Buffer_Locality_write = 0.372284
Bank_Level_Parallism = 7.740319
Bank_Level_Parallism_Col = 5.318793
Bank_Level_Parallism_Ready = 2.070715
write_to_read_ratio_blp_rw_average = 0.557851
GrpLevelPara = 3.124355 

BW Util details:
bwutil = 0.569878 
total_CMD = 61987 
util_bw = 35325 
Wasted_Col = 18190 
Wasted_Row = 1772 
Idle = 6700 

BW Util Bottlenecks: 
RCDc_limit = 13669 
RCDWRc_limit = 12763 
WTRc_limit = 14774 
RTWc_limit = 42673 
CCDLc_limit = 14518 
rwq = 0 
CCDLc_limit_alone = 9596 
WTRc_limit_alone = 13100 
RTWc_limit_alone = 39425 

Commands details: 
total_CMD = 61987 
n_nop = 21332 
Read = 14366 
Write = 0 
L2_Alloc = 0 
L2_WB = 20959 
n_act = 6778 
n_pre = 6763 
n_ref = 0 
n_req = 20512 
total_req = 35325 

Dual Bus Interface Util: 
issued_total_row = 13541 
issued_total_col = 35325 
Row_Bus_Util =  0.218449 
CoL_Bus_Util = 0.569878 
Either_Row_CoL_Bus_Util = 0.655863 
Issued_on_Two_Bus_Simul_Util = 0.132463 
issued_two_Eff = 0.201968 
queue_avg = 42.114719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.1147
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 174): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=19814 n_act=6713 n_pre=6698 n_ref_event=0 n_req=22160 n_rd=15976 n_rd_L2_A=0 n_write=0 n_wr_bk=21261 bw_util=0.6007
n_activity=56062 dram_eff=0.6642
bk0: 812a 42207i bk1: 792a 43869i bk2: 676a 49220i bk3: 680a 46983i bk4: 684a 45806i bk5: 692a 45929i bk6: 896a 36621i bk7: 920a 36124i bk8: 1216a 27058i bk9: 1224a 27492i bk10: 1280a 26012i bk11: 1280a 23082i bk12: 1276a 27677i bk13: 1276a 28285i bk14: 1136a 35269i bk15: 1136a 34379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696008
Row_Buffer_Locality_read = 0.810963
Row_Buffer_Locality_write = 0.395585
Bank_Level_Parallism = 7.944895
Bank_Level_Parallism_Col = 5.485736
Bank_Level_Parallism_Ready = 2.133496
write_to_read_ratio_blp_rw_average = 0.524725
GrpLevelPara = 3.248496 

BW Util details:
bwutil = 0.600723 
total_CMD = 61987 
util_bw = 37237 
Wasted_Col = 16734 
Wasted_Row = 1142 
Idle = 6874 

BW Util Bottlenecks: 
RCDc_limit = 12948 
RCDWRc_limit = 11451 
WTRc_limit = 14229 
RTWc_limit = 42171 
CCDLc_limit = 13439 
rwq = 0 
CCDLc_limit_alone = 8760 
WTRc_limit_alone = 12658 
RTWc_limit_alone = 39063 

Commands details: 
total_CMD = 61987 
n_nop = 19814 
Read = 15976 
Write = 0 
L2_Alloc = 0 
L2_WB = 21261 
n_act = 6713 
n_pre = 6698 
n_ref = 0 
n_req = 22160 
total_req = 37237 

Dual Bus Interface Util: 
issued_total_row = 13411 
issued_total_col = 37237 
Row_Bus_Util =  0.216352 
CoL_Bus_Util = 0.600723 
Either_Row_CoL_Bus_Util = 0.680352 
Issued_on_Two_Bus_Simul_Util = 0.136722 
issued_two_Eff = 0.200958 
queue_avg = 47.252567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.2526
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 181): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21471 n_act=6637 n_pre=6622 n_ref_event=0 n_req=20541 n_rd=14328 n_rd_L2_A=0 n_write=0 n_wr_bk=21168 bw_util=0.5726
n_activity=55742 dram_eff=0.6368
bk0: 751a 42320i bk1: 744a 44995i bk2: 646a 48183i bk3: 643a 48494i bk4: 643a 46196i bk5: 636a 46188i bk6: 784a 38054i bk7: 805a 37978i bk8: 1064a 28632i bk9: 1071a 28562i bk10: 1120a 26514i bk11: 1120a 25927i bk12: 1120a 28387i bk13: 1120a 27743i bk14: 1036a 35817i bk15: 1025a 36790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675783
Row_Buffer_Locality_read = 0.802289
Row_Buffer_Locality_write = 0.380937
Bank_Level_Parallism = 7.692065
Bank_Level_Parallism_Col = 5.304393
Bank_Level_Parallism_Ready = 2.080798
write_to_read_ratio_blp_rw_average = 0.548515
GrpLevelPara = 3.143407 

BW Util details:
bwutil = 0.572636 
total_CMD = 61987 
util_bw = 35496 
Wasted_Col = 17490 
Wasted_Row = 1808 
Idle = 7193 

BW Util Bottlenecks: 
RCDc_limit = 12878 
RCDWRc_limit = 12282 
WTRc_limit = 15277 
RTWc_limit = 38186 
CCDLc_limit = 13568 
rwq = 0 
CCDLc_limit_alone = 9021 
WTRc_limit_alone = 13481 
RTWc_limit_alone = 35435 

Commands details: 
total_CMD = 61987 
n_nop = 21471 
Read = 14328 
Write = 0 
L2_Alloc = 0 
L2_WB = 21168 
n_act = 6637 
n_pre = 6622 
n_ref = 0 
n_req = 20541 
total_req = 35496 

Dual Bus Interface Util: 
issued_total_row = 13259 
issued_total_col = 35496 
Row_Bus_Util =  0.213900 
CoL_Bus_Util = 0.572636 
Either_Row_CoL_Bus_Util = 0.653621 
Issued_on_Two_Bus_Simul_Util = 0.132915 
issued_two_Eff = 0.203352 
queue_avg = 40.949329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.9493
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 206): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=19677 n_act=6767 n_pre=6752 n_ref_event=0 n_req=22203 n_rd=16013 n_rd_L2_A=0 n_write=0 n_wr_bk=21306 bw_util=0.602
n_activity=56518 dram_eff=0.6603
bk0: 807a 39825i bk1: 812a 45065i bk2: 680a 48145i bk3: 688a 48043i bk4: 684a 46748i bk5: 696a 45802i bk6: 896a 36408i bk7: 920a 36305i bk8: 1216a 28145i bk9: 1224a 26194i bk10: 1280a 24817i bk11: 1280a 25326i bk12: 1276a 28133i bk13: 1276a 27581i bk14: 1146a 34596i bk15: 1132a 34450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694632
Row_Buffer_Locality_read = 0.810752
Row_Buffer_Locality_write = 0.392428
Bank_Level_Parallism = 7.857714
Bank_Level_Parallism_Col = 5.437129
Bank_Level_Parallism_Ready = 2.105282
write_to_read_ratio_blp_rw_average = 0.517845
GrpLevelPara = 3.230644 

BW Util details:
bwutil = 0.602046 
total_CMD = 61987 
util_bw = 37319 
Wasted_Col = 17023 
Wasted_Row = 1447 
Idle = 6198 

BW Util Bottlenecks: 
RCDc_limit = 13316 
RCDWRc_limit = 11605 
WTRc_limit = 15331 
RTWc_limit = 40127 
CCDLc_limit = 13846 
rwq = 0 
CCDLc_limit_alone = 9075 
WTRc_limit_alone = 13572 
RTWc_limit_alone = 37115 

Commands details: 
total_CMD = 61987 
n_nop = 19677 
Read = 16013 
Write = 0 
L2_Alloc = 0 
L2_WB = 21306 
n_act = 6767 
n_pre = 6752 
n_ref = 0 
n_req = 22203 
total_req = 37319 

Dual Bus Interface Util: 
issued_total_row = 13519 
issued_total_col = 37319 
Row_Bus_Util =  0.218094 
CoL_Bus_Util = 0.602046 
Either_Row_CoL_Bus_Util = 0.682562 
Issued_on_Two_Bus_Simul_Util = 0.137577 
issued_two_Eff = 0.201560 
queue_avg = 46.552147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.5521
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 102): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=20991 n_act=6725 n_pre=6710 n_ref_event=0 n_req=20694 n_rd=14455 n_rd_L2_A=0 n_write=0 n_wr_bk=21390 bw_util=0.5783
n_activity=56031 dram_eff=0.6397
bk0: 769a 40710i bk1: 756a 42833i bk2: 664a 48256i bk3: 657a 47670i bk4: 654a 45650i bk5: 651a 45971i bk6: 784a 38531i bk7: 805a 37011i bk8: 1064a 30265i bk9: 1071a 27808i bk10: 1120a 25130i bk11: 1120a 24828i bk12: 1120a 28282i bk13: 1120a 27538i bk14: 1064a 36618i bk15: 1036a 35466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673970
Row_Buffer_Locality_read = 0.799308
Row_Buffer_Locality_write = 0.380227
Bank_Level_Parallism = 7.767927
Bank_Level_Parallism_Col = 5.361206
Bank_Level_Parallism_Ready = 2.123253
write_to_read_ratio_blp_rw_average = 0.553122
GrpLevelPara = 3.164070 

BW Util details:
bwutil = 0.578266 
total_CMD = 61987 
util_bw = 35845 
Wasted_Col = 17759 
Wasted_Row = 1732 
Idle = 6651 

BW Util Bottlenecks: 
RCDc_limit = 13033 
RCDWRc_limit = 12543 
WTRc_limit = 15328 
RTWc_limit = 41473 
CCDLc_limit = 13957 
rwq = 0 
CCDLc_limit_alone = 9042 
WTRc_limit_alone = 13622 
RTWc_limit_alone = 38264 

Commands details: 
total_CMD = 61987 
n_nop = 20991 
Read = 14455 
Write = 0 
L2_Alloc = 0 
L2_WB = 21390 
n_act = 6725 
n_pre = 6710 
n_ref = 0 
n_req = 20694 
total_req = 35845 

Dual Bus Interface Util: 
issued_total_row = 13435 
issued_total_col = 35845 
Row_Bus_Util =  0.216739 
CoL_Bus_Util = 0.578266 
Either_Row_CoL_Bus_Util = 0.661364 
Issued_on_Two_Bus_Simul_Util = 0.133641 
issued_two_Eff = 0.202068 
queue_avg = 41.485538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.4855
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 183): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=20188 n_act=6587 n_pre=6573 n_ref_event=0 n_req=22175 n_rd=16089 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.5969
n_activity=55878 dram_eff=0.6622
bk0: 817a 41361i bk1: 808a 45227i bk2: 704a 47519i bk3: 692a 48905i bk4: 692a 45405i bk5: 708a 45263i bk6: 896a 36983i bk7: 920a 36310i bk8: 1216a 27292i bk9: 1224a 26794i bk10: 1280a 24853i bk11: 1280a 24744i bk12: 1280a 27505i bk13: 1280a 27896i bk14: 1160a 35442i bk15: 1132a 36545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701958
Row_Buffer_Locality_read = 0.815933
Row_Buffer_Locality_write = 0.397242
Bank_Level_Parallism = 7.907043
Bank_Level_Parallism_Col = 5.498736
Bank_Level_Parallism_Ready = 2.152181
write_to_read_ratio_blp_rw_average = 0.531714
GrpLevelPara = 3.260017 

BW Util details:
bwutil = 0.596932 
total_CMD = 61987 
util_bw = 37002 
Wasted_Col = 16942 
Wasted_Row = 1178 
Idle = 6865 

BW Util Bottlenecks: 
RCDc_limit = 13132 
RCDWRc_limit = 11558 
WTRc_limit = 13837 
RTWc_limit = 46346 
CCDLc_limit = 13643 
rwq = 0 
CCDLc_limit_alone = 8541 
WTRc_limit_alone = 12243 
RTWc_limit_alone = 42838 

Commands details: 
total_CMD = 61987 
n_nop = 20188 
Read = 16089 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 6587 
n_pre = 6573 
n_ref = 0 
n_req = 22175 
total_req = 37002 

Dual Bus Interface Util: 
issued_total_row = 13160 
issued_total_col = 37002 
Row_Bus_Util =  0.212303 
CoL_Bus_Util = 0.596932 
Either_Row_CoL_Bus_Util = 0.674319 
Issued_on_Two_Bus_Simul_Util = 0.134915 
issued_two_Eff = 0.200077 
queue_avg = 47.394730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.3947
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 139): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21260 n_act=6709 n_pre=6696 n_ref_event=0 n_req=20620 n_rd=14473 n_rd_L2_A=0 n_write=0 n_wr_bk=21100 bw_util=0.5739
n_activity=56033 dram_eff=0.6349
bk0: 784a 40049i bk1: 764a 42951i bk2: 665a 47031i bk3: 651a 47601i bk4: 660a 46061i bk5: 651a 46125i bk6: 784a 37624i bk7: 805a 37466i bk8: 1064a 28786i bk9: 1071a 28116i bk10: 1120a 25383i bk11: 1120a 25640i bk12: 1120a 27729i bk13: 1120a 28762i bk14: 1064a 34765i bk15: 1030a 36749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673380
Row_Buffer_Locality_read = 0.799185
Row_Buffer_Locality_write = 0.373849
Bank_Level_Parallism = 7.833473
Bank_Level_Parallism_Col = 5.426271
Bank_Level_Parallism_Ready = 2.069997
write_to_read_ratio_blp_rw_average = 0.535333
GrpLevelPara = 3.192787 

BW Util details:
bwutil = 0.573878 
total_CMD = 61987 
util_bw = 35573 
Wasted_Col = 17705 
Wasted_Row = 1806 
Idle = 6903 

BW Util Bottlenecks: 
RCDc_limit = 13111 
RCDWRc_limit = 12546 
WTRc_limit = 17128 
RTWc_limit = 40479 
CCDLc_limit = 14070 
rwq = 0 
CCDLc_limit_alone = 9137 
WTRc_limit_alone = 15167 
RTWc_limit_alone = 37507 

Commands details: 
total_CMD = 61987 
n_nop = 21260 
Read = 14473 
Write = 0 
L2_Alloc = 0 
L2_WB = 21100 
n_act = 6709 
n_pre = 6696 
n_ref = 0 
n_req = 20620 
total_req = 35573 

Dual Bus Interface Util: 
issued_total_row = 13405 
issued_total_col = 35573 
Row_Bus_Util =  0.216255 
CoL_Bus_Util = 0.573878 
Either_Row_CoL_Bus_Util = 0.657025 
Issued_on_Two_Bus_Simul_Util = 0.133109 
issued_two_Eff = 0.202593 
queue_avg = 42.400600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.4006
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 173): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=19991 n_act=6669 n_pre=6660 n_ref_event=0 n_req=22163 n_rd=16044 n_rd_L2_A=0 n_write=0 n_wr_bk=20987 bw_util=0.5974
n_activity=56446 dram_eff=0.656
bk0: 824a 41463i bk1: 800a 46040i bk2: 692a 48439i bk3: 688a 49160i bk4: 704a 46634i bk5: 696a 46054i bk6: 896a 37145i bk7: 920a 36446i bk8: 1216a 27540i bk9: 1224a 26650i bk10: 1280a 24716i bk11: 1280a 24535i bk12: 1276a 27503i bk13: 1272a 28389i bk14: 1156a 34982i bk15: 1120a 37197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697905
Row_Buffer_Locality_read = 0.814019
Row_Buffer_Locality_write = 0.389816
Bank_Level_Parallism = 7.743505
Bank_Level_Parallism_Col = 5.356895
Bank_Level_Parallism_Ready = 2.093462
write_to_read_ratio_blp_rw_average = 0.539441
GrpLevelPara = 3.199493 

BW Util details:
bwutil = 0.597399 
total_CMD = 61987 
util_bw = 37031 
Wasted_Col = 17164 
Wasted_Row = 1463 
Idle = 6329 

BW Util Bottlenecks: 
RCDc_limit = 13355 
RCDWRc_limit = 11569 
WTRc_limit = 14056 
RTWc_limit = 41789 
CCDLc_limit = 13771 
rwq = 0 
CCDLc_limit_alone = 9070 
WTRc_limit_alone = 12582 
RTWc_limit_alone = 38562 

Commands details: 
total_CMD = 61987 
n_nop = 19991 
Read = 16044 
Write = 0 
L2_Alloc = 0 
L2_WB = 20987 
n_act = 6669 
n_pre = 6660 
n_ref = 0 
n_req = 22163 
total_req = 37031 

Dual Bus Interface Util: 
issued_total_row = 13329 
issued_total_col = 37031 
Row_Bus_Util =  0.215029 
CoL_Bus_Util = 0.597399 
Either_Row_CoL_Bus_Util = 0.677497 
Issued_on_Two_Bus_Simul_Util = 0.134932 
issued_two_Eff = 0.199162 
queue_avg = 45.256943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.2569
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 106): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21704 n_act=6564 n_pre=6549 n_ref_event=0 n_req=20374 n_rd=14262 n_rd_L2_A=0 n_write=0 n_wr_bk=20891 bw_util=0.5671
n_activity=55907 dram_eff=0.6288
bk0: 740a 43434i bk1: 728a 47355i bk2: 630a 48795i bk3: 637a 48246i bk4: 637a 47412i bk5: 631a 46193i bk6: 784a 37272i bk7: 805a 37864i bk8: 1064a 29564i bk9: 1071a 28126i bk10: 1120a 25811i bk11: 1120a 26517i bk12: 1120a 28985i bk13: 1120a 30774i bk14: 1036a 38975i bk15: 1019a 37791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676760
Row_Buffer_Locality_read = 0.804753
Row_Buffer_Locality_write = 0.374793
Bank_Level_Parallism = 7.422414
Bank_Level_Parallism_Col = 5.127934
Bank_Level_Parallism_Ready = 2.062043
write_to_read_ratio_blp_rw_average = 0.571592
GrpLevelPara = 3.080132 

BW Util details:
bwutil = 0.567103 
total_CMD = 61987 
util_bw = 35153 
Wasted_Col = 17937 
Wasted_Row = 2010 
Idle = 6887 

BW Util Bottlenecks: 
RCDc_limit = 12936 
RCDWRc_limit = 12678 
WTRc_limit = 13168 
RTWc_limit = 39861 
CCDLc_limit = 13643 
rwq = 0 
CCDLc_limit_alone = 9131 
WTRc_limit_alone = 11665 
RTWc_limit_alone = 36852 

Commands details: 
total_CMD = 61987 
n_nop = 21704 
Read = 14262 
Write = 0 
L2_Alloc = 0 
L2_WB = 20891 
n_act = 6564 
n_pre = 6549 
n_ref = 0 
n_req = 20374 
total_req = 35153 

Dual Bus Interface Util: 
issued_total_row = 13113 
issued_total_col = 35153 
Row_Bus_Util =  0.211544 
CoL_Bus_Util = 0.567103 
Either_Row_CoL_Bus_Util = 0.649862 
Issued_on_Two_Bus_Simul_Util = 0.128785 
issued_two_Eff = 0.198173 
queue_avg = 38.929096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.9291
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 186): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=19922 n_act=6708 n_pre=6692 n_ref_event=0 n_req=22134 n_rd=15988 n_rd_L2_A=0 n_write=0 n_wr_bk=21147 bw_util=0.5991
n_activity=56239 dram_eff=0.6603
bk0: 804a 42107i bk1: 792a 45703i bk2: 684a 49062i bk3: 680a 48931i bk4: 696a 46829i bk5: 704a 45311i bk6: 896a 36826i bk7: 920a 35695i bk8: 1216a 26406i bk9: 1224a 26571i bk10: 1280a 25479i bk11: 1280a 25003i bk12: 1276a 27096i bk13: 1272a 28462i bk14: 1140a 34540i bk15: 1124a 36588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696099
Row_Buffer_Locality_read = 0.816948
Row_Buffer_Locality_write = 0.378432
Bank_Level_Parallism = 7.800771
Bank_Level_Parallism_Col = 5.372330
Bank_Level_Parallism_Ready = 2.085041
write_to_read_ratio_blp_rw_average = 0.539858
GrpLevelPara = 3.221951 

BW Util details:
bwutil = 0.599077 
total_CMD = 61987 
util_bw = 37135 
Wasted_Col = 17053 
Wasted_Row = 1351 
Idle = 6448 

BW Util Bottlenecks: 
RCDc_limit = 12715 
RCDWRc_limit = 12036 
WTRc_limit = 14839 
RTWc_limit = 41936 
CCDLc_limit = 13965 
rwq = 0 
CCDLc_limit_alone = 9340 
WTRc_limit_alone = 13289 
RTWc_limit_alone = 38861 

Commands details: 
total_CMD = 61987 
n_nop = 19922 
Read = 15988 
Write = 0 
L2_Alloc = 0 
L2_WB = 21147 
n_act = 6708 
n_pre = 6692 
n_ref = 0 
n_req = 22134 
total_req = 37135 

Dual Bus Interface Util: 
issued_total_row = 13400 
issued_total_col = 37135 
Row_Bus_Util =  0.216174 
CoL_Bus_Util = 0.599077 
Either_Row_CoL_Bus_Util = 0.678610 
Issued_on_Two_Bus_Simul_Util = 0.136642 
issued_two_Eff = 0.201355 
queue_avg = 45.746510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.7465
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 196): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21753 n_act=6634 n_pre=6620 n_ref_event=0 n_req=20191 n_rd=14141 n_rd_L2_A=0 n_write=0 n_wr_bk=20759 bw_util=0.563
n_activity=55954 dram_eff=0.6237
bk0: 736a 44461i bk1: 733a 46357i bk2: 610a 48773i bk3: 609a 48929i bk4: 593a 46574i bk5: 620a 46131i bk6: 784a 37754i bk7: 805a 36741i bk8: 1064a 29890i bk9: 1071a 28722i bk10: 1120a 26175i bk11: 1120a 25593i bk12: 1120a 29232i bk13: 1117a 29588i bk14: 1027a 37688i bk15: 1012a 38245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670605
Row_Buffer_Locality_read = 0.804299
Row_Buffer_Locality_write = 0.355393
Bank_Level_Parallism = 7.452744
Bank_Level_Parallism_Col = 5.104801
Bank_Level_Parallism_Ready = 2.028367
write_to_read_ratio_blp_rw_average = 0.561412
GrpLevelPara = 3.073215 

BW Util details:
bwutil = 0.563021 
total_CMD = 61987 
util_bw = 34900 
Wasted_Col = 18306 
Wasted_Row = 1951 
Idle = 6830 

BW Util Bottlenecks: 
RCDc_limit = 12755 
RCDWRc_limit = 13320 
WTRc_limit = 14470 
RTWc_limit = 39109 
CCDLc_limit = 13872 
rwq = 0 
CCDLc_limit_alone = 9224 
WTRc_limit_alone = 12788 
RTWc_limit_alone = 36143 

Commands details: 
total_CMD = 61987 
n_nop = 21753 
Read = 14141 
Write = 0 
L2_Alloc = 0 
L2_WB = 20759 
n_act = 6634 
n_pre = 6620 
n_ref = 0 
n_req = 20191 
total_req = 34900 

Dual Bus Interface Util: 
issued_total_row = 13254 
issued_total_col = 34900 
Row_Bus_Util =  0.213819 
CoL_Bus_Util = 0.563021 
Either_Row_CoL_Bus_Util = 0.649072 
Issued_on_Two_Bus_Simul_Util = 0.127769 
issued_two_Eff = 0.196848 
queue_avg = 38.844452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.8445
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 170): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=19983 n_act=6658 n_pre=6642 n_ref_event=0 n_req=22203 n_rd=16088 n_rd_L2_A=0 n_write=0 n_wr_bk=20934 bw_util=0.5973
n_activity=56492 dram_eff=0.6553
bk0: 836a 43327i bk1: 804a 45588i bk2: 704a 48995i bk3: 684a 48860i bk4: 696a 45289i bk5: 696a 45682i bk6: 896a 37145i bk7: 920a 35040i bk8: 1216a 27258i bk9: 1224a 27458i bk10: 1280a 24128i bk11: 1280a 23792i bk12: 1280a 28127i bk13: 1280a 29832i bk14: 1172a 37198i bk15: 1120a 36748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699173
Row_Buffer_Locality_read = 0.815549
Row_Buffer_Locality_write = 0.389550
Bank_Level_Parallism = 7.699896
Bank_Level_Parallism_Col = 5.315372
Bank_Level_Parallism_Ready = 2.102237
write_to_read_ratio_blp_rw_average = 0.546891
GrpLevelPara = 3.198611 

BW Util details:
bwutil = 0.597254 
total_CMD = 61987 
util_bw = 37022 
Wasted_Col = 17416 
Wasted_Row = 1336 
Idle = 6213 

BW Util Bottlenecks: 
RCDc_limit = 13361 
RCDWRc_limit = 11752 
WTRc_limit = 13128 
RTWc_limit = 44008 
CCDLc_limit = 13997 
rwq = 0 
CCDLc_limit_alone = 9196 
WTRc_limit_alone = 11721 
RTWc_limit_alone = 40614 

Commands details: 
total_CMD = 61987 
n_nop = 19983 
Read = 16088 
Write = 0 
L2_Alloc = 0 
L2_WB = 20934 
n_act = 6658 
n_pre = 6642 
n_ref = 0 
n_req = 22203 
total_req = 37022 

Dual Bus Interface Util: 
issued_total_row = 13300 
issued_total_col = 37022 
Row_Bus_Util =  0.214561 
CoL_Bus_Util = 0.597254 
Either_Row_CoL_Bus_Util = 0.677626 
Issued_on_Two_Bus_Simul_Util = 0.134189 
issued_two_Eff = 0.198029 
queue_avg = 45.944958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.945
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 169): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=22001 n_act=6612 n_pre=6597 n_ref_event=0 n_req=20178 n_rd=14141 n_rd_L2_A=0 n_write=0 n_wr_bk=20663 bw_util=0.5615
n_activity=55715 dram_eff=0.6247
bk0: 728a 44148i bk1: 718a 45217i bk2: 616a 49007i bk3: 616a 48629i bk4: 616a 46743i bk5: 623a 46089i bk6: 784a 38450i bk7: 805a 36738i bk8: 1064a 29831i bk9: 1071a 27852i bk10: 1120a 26280i bk11: 1120a 26553i bk12: 1120a 30047i bk13: 1120a 29639i bk14: 1022a 37619i bk15: 998a 37017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671274
Row_Buffer_Locality_read = 0.800127
Row_Buffer_Locality_write = 0.365997
Bank_Level_Parallism = 7.536426
Bank_Level_Parallism_Col = 5.169265
Bank_Level_Parallism_Ready = 2.011838
write_to_read_ratio_blp_rw_average = 0.559768
GrpLevelPara = 3.094125 

BW Util details:
bwutil = 0.561473 
total_CMD = 61987 
util_bw = 34804 
Wasted_Col = 17895 
Wasted_Row = 1974 
Idle = 7314 

BW Util Bottlenecks: 
RCDc_limit = 12520 
RCDWRc_limit = 13082 
WTRc_limit = 14405 
RTWc_limit = 39128 
CCDLc_limit = 13706 
rwq = 0 
CCDLc_limit_alone = 9193 
WTRc_limit_alone = 12834 
RTWc_limit_alone = 36186 

Commands details: 
total_CMD = 61987 
n_nop = 22001 
Read = 14141 
Write = 0 
L2_Alloc = 0 
L2_WB = 20663 
n_act = 6612 
n_pre = 6597 
n_ref = 0 
n_req = 20178 
total_req = 34804 

Dual Bus Interface Util: 
issued_total_row = 13209 
issued_total_col = 34804 
Row_Bus_Util =  0.213093 
CoL_Bus_Util = 0.561473 
Either_Row_CoL_Bus_Util = 0.645071 
Issued_on_Two_Bus_Simul_Util = 0.129495 
issued_two_Eff = 0.200745 
queue_avg = 40.570217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.5702
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 168): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=20207 n_act=6723 n_pre=6708 n_ref_event=0 n_req=22113 n_rd=16084 n_rd_L2_A=0 n_write=0 n_wr_bk=20765 bw_util=0.5945
n_activity=56040 dram_eff=0.6575
bk0: 820a 44950i bk1: 808a 45193i bk2: 696a 48290i bk3: 692a 48532i bk4: 704a 45833i bk5: 700a 45801i bk6: 896a 36768i bk7: 920a 36145i bk8: 1216a 28048i bk9: 1224a 26890i bk10: 1280a 24510i bk11: 1280a 24417i bk12: 1280a 27957i bk13: 1280a 28301i bk14: 1152a 35667i bk15: 1136a 35919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695043
Row_Buffer_Locality_read = 0.812830
Row_Buffer_Locality_write = 0.377222
Bank_Level_Parallism = 7.790411
Bank_Level_Parallism_Col = 5.333741
Bank_Level_Parallism_Ready = 2.075823
write_to_read_ratio_blp_rw_average = 0.532956
GrpLevelPara = 3.207812 

BW Util details:
bwutil = 0.594463 
total_CMD = 61987 
util_bw = 36849 
Wasted_Col = 17270 
Wasted_Row = 1156 
Idle = 6712 

BW Util Bottlenecks: 
RCDc_limit = 13132 
RCDWRc_limit = 11900 
WTRc_limit = 14566 
RTWc_limit = 41621 
CCDLc_limit = 13644 
rwq = 0 
CCDLc_limit_alone = 8923 
WTRc_limit_alone = 12861 
RTWc_limit_alone = 38605 

Commands details: 
total_CMD = 61987 
n_nop = 20207 
Read = 16084 
Write = 0 
L2_Alloc = 0 
L2_WB = 20765 
n_act = 6723 
n_pre = 6708 
n_ref = 0 
n_req = 22113 
total_req = 36849 

Dual Bus Interface Util: 
issued_total_row = 13431 
issued_total_col = 36849 
Row_Bus_Util =  0.216674 
CoL_Bus_Util = 0.594463 
Either_Row_CoL_Bus_Util = 0.674012 
Issued_on_Two_Bus_Simul_Util = 0.137126 
issued_two_Eff = 0.203447 
queue_avg = 46.229580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.2296
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 181): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21774 n_act=6752 n_pre=6738 n_ref_event=0 n_req=20290 n_rd=14274 n_rd_L2_A=0 n_write=0 n_wr_bk=20632 bw_util=0.5631
n_activity=55832 dram_eff=0.6252
bk0: 749a 43975i bk1: 732a 44680i bk2: 637a 47992i bk3: 630a 47911i bk4: 634a 46509i bk5: 637a 45753i bk6: 784a 37627i bk7: 805a 36702i bk8: 1064a 28813i bk9: 1071a 28205i bk10: 1120a 25664i bk11: 1120a 25303i bk12: 1120a 28280i bk13: 1120a 28656i bk14: 1029a 35464i bk15: 1022a 36601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666024
Row_Buffer_Locality_read = 0.795755
Row_Buffer_Locality_write = 0.354681
Bank_Level_Parallism = 7.737911
Bank_Level_Parallism_Col = 5.310005
Bank_Level_Parallism_Ready = 2.030969
write_to_read_ratio_blp_rw_average = 0.544794
GrpLevelPara = 3.143332 

BW Util details:
bwutil = 0.563118 
total_CMD = 61987 
util_bw = 34906 
Wasted_Col = 17962 
Wasted_Row = 1911 
Idle = 7208 

BW Util Bottlenecks: 
RCDc_limit = 13337 
RCDWRc_limit = 12955 
WTRc_limit = 16345 
RTWc_limit = 39473 
CCDLc_limit = 14482 
rwq = 0 
CCDLc_limit_alone = 9446 
WTRc_limit_alone = 14303 
RTWc_limit_alone = 36479 

Commands details: 
total_CMD = 61987 
n_nop = 21774 
Read = 14274 
Write = 0 
L2_Alloc = 0 
L2_WB = 20632 
n_act = 6752 
n_pre = 6738 
n_ref = 0 
n_req = 20290 
total_req = 34906 

Dual Bus Interface Util: 
issued_total_row = 13490 
issued_total_col = 34906 
Row_Bus_Util =  0.217626 
CoL_Bus_Util = 0.563118 
Either_Row_CoL_Bus_Util = 0.648733 
Issued_on_Two_Bus_Simul_Util = 0.132012 
issued_two_Eff = 0.203491 
queue_avg = 40.734589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.7346
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 183): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=20307 n_act=6660 n_pre=6644 n_ref_event=0 n_req=22034 n_rd=16060 n_rd_L2_A=0 n_write=0 n_wr_bk=20538 bw_util=0.5904
n_activity=56277 dram_eff=0.6503
bk0: 836a 44181i bk1: 800a 44228i bk2: 700a 47978i bk3: 672a 49182i bk4: 692a 45754i bk5: 712a 44906i bk6: 896a 37991i bk7: 920a 36995i bk8: 1216a 28427i bk9: 1224a 27366i bk10: 1280a 26538i bk11: 1280a 25747i bk12: 1276a 29618i bk13: 1268a 27892i bk14: 1156a 36294i bk15: 1132a 36950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696859
Row_Buffer_Locality_read = 0.814045
Row_Buffer_Locality_write = 0.378195
Bank_Level_Parallism = 7.645638
Bank_Level_Parallism_Col = 5.239180
Bank_Level_Parallism_Ready = 2.021039
write_to_read_ratio_blp_rw_average = 0.523774
GrpLevelPara = 3.186652 

BW Util details:
bwutil = 0.590414 
total_CMD = 61987 
util_bw = 36598 
Wasted_Col = 17528 
Wasted_Row = 1292 
Idle = 6569 

BW Util Bottlenecks: 
RCDc_limit = 13207 
RCDWRc_limit = 12156 
WTRc_limit = 15401 
RTWc_limit = 40753 
CCDLc_limit = 13900 
rwq = 0 
CCDLc_limit_alone = 9161 
WTRc_limit_alone = 13678 
RTWc_limit_alone = 37737 

Commands details: 
total_CMD = 61987 
n_nop = 20307 
Read = 16060 
Write = 0 
L2_Alloc = 0 
L2_WB = 20538 
n_act = 6660 
n_pre = 6644 
n_ref = 0 
n_req = 22034 
total_req = 36598 

Dual Bus Interface Util: 
issued_total_row = 13304 
issued_total_col = 36598 
Row_Bus_Util =  0.214626 
CoL_Bus_Util = 0.590414 
Either_Row_CoL_Bus_Util = 0.672399 
Issued_on_Two_Bus_Simul_Util = 0.132641 
issued_two_Eff = 0.197265 
queue_avg = 45.971218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.9712
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 197): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21963 n_act=6620 n_pre=6607 n_ref_event=0 n_req=20370 n_rd=14387 n_rd_L2_A=0 n_write=0 n_wr_bk=20524 bw_util=0.5632
n_activity=55964 dram_eff=0.6238
bk0: 773a 43500i bk1: 759a 44784i bk2: 644a 47251i bk3: 643a 48345i bk4: 633a 45699i bk5: 644a 45254i bk6: 784a 36837i bk7: 805a 35815i bk8: 1064a 28191i bk9: 1071a 26367i bk10: 1120a 25361i bk11: 1120a 24950i bk12: 1120a 28146i bk13: 1120a 29196i bk14: 1049a 35640i bk15: 1038a 36866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.674097
Row_Buffer_Locality_read = 0.798513
Row_Buffer_Locality_write = 0.372069
Bank_Level_Parallism = 7.834472
Bank_Level_Parallism_Col = 5.483162
Bank_Level_Parallism_Ready = 2.106098
write_to_read_ratio_blp_rw_average = 0.555414
GrpLevelPara = 3.165209 

BW Util details:
bwutil = 0.563199 
total_CMD = 61987 
util_bw = 34911 
Wasted_Col = 18019 
Wasted_Row = 1943 
Idle = 7114 

BW Util Bottlenecks: 
RCDc_limit = 13934 
RCDWRc_limit = 12472 
WTRc_limit = 14693 
RTWc_limit = 44518 
CCDLc_limit = 14645 
rwq = 0 
CCDLc_limit_alone = 9357 
WTRc_limit_alone = 12958 
RTWc_limit_alone = 40965 

Commands details: 
total_CMD = 61987 
n_nop = 21963 
Read = 14387 
Write = 0 
L2_Alloc = 0 
L2_WB = 20524 
n_act = 6620 
n_pre = 6607 
n_ref = 0 
n_req = 20370 
total_req = 34911 

Dual Bus Interface Util: 
issued_total_row = 13227 
issued_total_col = 34911 
Row_Bus_Util =  0.213383 
CoL_Bus_Util = 0.563199 
Either_Row_CoL_Bus_Util = 0.645684 
Issued_on_Two_Bus_Simul_Util = 0.130898 
issued_two_Eff = 0.202728 
queue_avg = 42.493847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.4938
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 186): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=20231 n_act=6654 n_pre=6642 n_ref_event=0 n_req=22213 n_rd=16192 n_rd_L2_A=0 n_write=0 n_wr_bk=20731 bw_util=0.5957
n_activity=56301 dram_eff=0.6558
bk0: 836a 43598i bk1: 836a 44476i bk2: 708a 48722i bk3: 708a 48232i bk4: 692a 46386i bk5: 720a 44917i bk6: 896a 35950i bk7: 920a 35716i bk8: 1216a 27729i bk9: 1224a 25435i bk10: 1280a 25273i bk11: 1280a 23774i bk12: 1280a 27587i bk13: 1276a 28285i bk14: 1164a 36011i bk15: 1156a 35078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699472
Row_Buffer_Locality_read = 0.813658
Row_Buffer_Locality_write = 0.389438
Bank_Level_Parallism = 7.895730
Bank_Level_Parallism_Col = 5.494591
Bank_Level_Parallism_Ready = 2.081277
write_to_read_ratio_blp_rw_average = 0.522676
GrpLevelPara = 3.259991 

BW Util details:
bwutil = 0.595657 
total_CMD = 61987 
util_bw = 36923 
Wasted_Col = 17017 
Wasted_Row = 1378 
Idle = 6669 

BW Util Bottlenecks: 
RCDc_limit = 13135 
RCDWRc_limit = 11427 
WTRc_limit = 16174 
RTWc_limit = 41928 
CCDLc_limit = 14547 
rwq = 0 
CCDLc_limit_alone = 9303 
WTRc_limit_alone = 14268 
RTWc_limit_alone = 38590 

Commands details: 
total_CMD = 61987 
n_nop = 20231 
Read = 16192 
Write = 0 
L2_Alloc = 0 
L2_WB = 20731 
n_act = 6654 
n_pre = 6642 
n_ref = 0 
n_req = 22213 
total_req = 36923 

Dual Bus Interface Util: 
issued_total_row = 13296 
issued_total_col = 36923 
Row_Bus_Util =  0.214497 
CoL_Bus_Util = 0.595657 
Either_Row_CoL_Bus_Util = 0.673625 
Issued_on_Two_Bus_Simul_Util = 0.136529 
issued_two_Eff = 0.202677 
queue_avg = 46.454174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.4542
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 173): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21769 n_act=6596 n_pre=6582 n_ref_event=0 n_req=20363 n_rd=14300 n_rd_L2_A=0 n_write=0 n_wr_bk=20721 bw_util=0.565
n_activity=55979 dram_eff=0.6256
bk0: 741a 45728i bk1: 754a 45156i bk2: 645a 48324i bk3: 636a 47787i bk4: 624a 45520i bk5: 636a 45175i bk6: 784a 37658i bk7: 805a 36628i bk8: 1064a 29456i bk9: 1071a 27760i bk10: 1120a 26792i bk11: 1120a 26725i bk12: 1120a 30691i bk13: 1120a 30779i bk14: 1037a 37349i bk15: 1023a 37741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675009
Row_Buffer_Locality_read = 0.803216
Row_Buffer_Locality_write = 0.369036
Bank_Level_Parallism = 7.509359
Bank_Level_Parallism_Col = 5.178652
Bank_Level_Parallism_Ready = 2.000314
write_to_read_ratio_blp_rw_average = 0.568552
GrpLevelPara = 3.083769 

BW Util details:
bwutil = 0.564973 
total_CMD = 61987 
util_bw = 35021 
Wasted_Col = 17855 
Wasted_Row = 2097 
Idle = 7014 

BW Util Bottlenecks: 
RCDc_limit = 12905 
RCDWRc_limit = 12652 
WTRc_limit = 13094 
RTWc_limit = 38914 
CCDLc_limit = 13977 
rwq = 0 
CCDLc_limit_alone = 9374 
WTRc_limit_alone = 11641 
RTWc_limit_alone = 35764 

Commands details: 
total_CMD = 61987 
n_nop = 21769 
Read = 14300 
Write = 0 
L2_Alloc = 0 
L2_WB = 20721 
n_act = 6596 
n_pre = 6582 
n_ref = 0 
n_req = 20363 
total_req = 35021 

Dual Bus Interface Util: 
issued_total_row = 13178 
issued_total_col = 35021 
Row_Bus_Util =  0.212593 
CoL_Bus_Util = 0.564973 
Either_Row_CoL_Bus_Util = 0.648813 
Issued_on_Two_Bus_Simul_Util = 0.128753 
issued_two_Eff = 0.198443 
queue_avg = 38.316566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.3166
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 177): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=20113 n_act=6717 n_pre=6706 n_ref_event=0 n_req=22141 n_rd=16092 n_rd_L2_A=0 n_write=0 n_wr_bk=20746 bw_util=0.5943
n_activity=56215 dram_eff=0.6553
bk0: 832a 44923i bk1: 804a 44144i bk2: 704a 48000i bk3: 688a 48517i bk4: 692a 45899i bk5: 692a 45360i bk6: 896a 36324i bk7: 920a 36284i bk8: 1216a 27464i bk9: 1224a 27122i bk10: 1280a 25202i bk11: 1280a 23036i bk12: 1280a 27413i bk13: 1280a 28121i bk14: 1168a 35744i bk15: 1136a 35867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695558
Row_Buffer_Locality_read = 0.811630
Row_Buffer_Locality_write = 0.383498
Bank_Level_Parallism = 7.834455
Bank_Level_Parallism_Col = 5.404747
Bank_Level_Parallism_Ready = 2.069656
write_to_read_ratio_blp_rw_average = 0.529680
GrpLevelPara = 3.256133 

BW Util details:
bwutil = 0.594286 
total_CMD = 61987 
util_bw = 36838 
Wasted_Col = 17387 
Wasted_Row = 1228 
Idle = 6534 

BW Util Bottlenecks: 
RCDc_limit = 13538 
RCDWRc_limit = 11754 
WTRc_limit = 15756 
RTWc_limit = 43979 
CCDLc_limit = 14201 
rwq = 0 
CCDLc_limit_alone = 8996 
WTRc_limit_alone = 13820 
RTWc_limit_alone = 40710 

Commands details: 
total_CMD = 61987 
n_nop = 20113 
Read = 16092 
Write = 0 
L2_Alloc = 0 
L2_WB = 20746 
n_act = 6717 
n_pre = 6706 
n_ref = 0 
n_req = 22141 
total_req = 36838 

Dual Bus Interface Util: 
issued_total_row = 13423 
issued_total_col = 36838 
Row_Bus_Util =  0.216545 
CoL_Bus_Util = 0.594286 
Either_Row_CoL_Bus_Util = 0.675529 
Issued_on_Two_Bus_Simul_Util = 0.135303 
issued_two_Eff = 0.200291 
queue_avg = 46.499039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.499
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 208): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21676 n_act=6667 n_pre=6651 n_ref_event=0 n_req=20242 n_rd=14156 n_rd_L2_A=0 n_write=0 n_wr_bk=20879 bw_util=0.5652
n_activity=56155 dram_eff=0.6239
bk0: 740a 44529i bk1: 721a 45302i bk2: 623a 48962i bk3: 609a 49095i bk4: 609a 45781i bk5: 623a 46251i bk6: 784a 37912i bk7: 805a 37373i bk8: 1064a 29633i bk9: 1071a 27717i bk10: 1120a 26693i bk11: 1120a 25916i bk12: 1120a 29705i bk13: 1120a 28671i bk14: 1022a 37553i bk15: 1005a 36322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669934
Row_Buffer_Locality_read = 0.796681
Row_Buffer_Locality_write = 0.372890
Bank_Level_Parallism = 7.511705
Bank_Level_Parallism_Col = 5.144352
Bank_Level_Parallism_Ready = 2.007707
write_to_read_ratio_blp_rw_average = 0.558259
GrpLevelPara = 3.091319 

BW Util details:
bwutil = 0.565199 
total_CMD = 61987 
util_bw = 35035 
Wasted_Col = 18209 
Wasted_Row = 1946 
Idle = 6797 

BW Util Bottlenecks: 
RCDc_limit = 13269 
RCDWRc_limit = 12830 
WTRc_limit = 14576 
RTWc_limit = 39068 
CCDLc_limit = 14209 
rwq = 0 
CCDLc_limit_alone = 9494 
WTRc_limit_alone = 12880 
RTWc_limit_alone = 36049 

Commands details: 
total_CMD = 61987 
n_nop = 21676 
Read = 14156 
Write = 0 
L2_Alloc = 0 
L2_WB = 20879 
n_act = 6667 
n_pre = 6651 
n_ref = 0 
n_req = 20242 
total_req = 35035 

Dual Bus Interface Util: 
issued_total_row = 13318 
issued_total_col = 35035 
Row_Bus_Util =  0.214851 
CoL_Bus_Util = 0.565199 
Either_Row_CoL_Bus_Util = 0.650314 
Issued_on_Two_Bus_Simul_Util = 0.129737 
issued_two_Eff = 0.199499 
queue_avg = 39.597721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.5977
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 173): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=20268 n_act=6657 n_pre=6642 n_ref_event=0 n_req=22072 n_rd=15976 n_rd_L2_A=0 n_write=0 n_wr_bk=20892 bw_util=0.5948
n_activity=56088 dram_eff=0.6573
bk0: 800a 44789i bk1: 804a 44640i bk2: 684a 47896i bk3: 684a 48852i bk4: 688a 46654i bk5: 688a 45957i bk6: 896a 37715i bk7: 920a 35526i bk8: 1216a 27801i bk9: 1224a 26101i bk10: 1280a 24199i bk11: 1280a 24188i bk12: 1272a 28589i bk13: 1276a 28980i bk14: 1144a 35282i bk15: 1120a 36647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697383
Row_Buffer_Locality_read = 0.814330
Row_Buffer_Locality_write = 0.387359
Bank_Level_Parallism = 7.772383
Bank_Level_Parallism_Col = 5.364945
Bank_Level_Parallism_Ready = 2.064094
write_to_read_ratio_blp_rw_average = 0.532658
GrpLevelPara = 3.228908 

BW Util details:
bwutil = 0.594770 
total_CMD = 61987 
util_bw = 36868 
Wasted_Col = 17160 
Wasted_Row = 1293 
Idle = 6666 

BW Util Bottlenecks: 
RCDc_limit = 13019 
RCDWRc_limit = 11825 
WTRc_limit = 15032 
RTWc_limit = 42060 
CCDLc_limit = 13911 
rwq = 0 
CCDLc_limit_alone = 9121 
WTRc_limit_alone = 13408 
RTWc_limit_alone = 38894 

Commands details: 
total_CMD = 61987 
n_nop = 20268 
Read = 15976 
Write = 0 
L2_Alloc = 0 
L2_WB = 20892 
n_act = 6657 
n_pre = 6642 
n_ref = 0 
n_req = 22072 
total_req = 36868 

Dual Bus Interface Util: 
issued_total_row = 13299 
issued_total_col = 36868 
Row_Bus_Util =  0.214545 
CoL_Bus_Util = 0.594770 
Either_Row_CoL_Bus_Util = 0.673028 
Issued_on_Two_Bus_Simul_Util = 0.136287 
issued_two_Eff = 0.202498 
queue_avg = 46.895752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.8958
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 26): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21842 n_act=6604 n_pre=6589 n_ref_event=0 n_req=20281 n_rd=14245 n_rd_L2_A=0 n_write=0 n_wr_bk=20706 bw_util=0.5638
n_activity=56127 dram_eff=0.6227
bk0: 742a 46346i bk1: 746a 44576i bk2: 648a 48304i bk3: 626a 47901i bk4: 627a 46798i bk5: 634a 45756i bk6: 784a 38342i bk7: 805a 36318i bk8: 1064a 29209i bk9: 1071a 28909i bk10: 1120a 27216i bk11: 1120a 24323i bk12: 1116a 28467i bk13: 1116a 27663i bk14: 1018a 36406i bk15: 1008a 37108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673360
Row_Buffer_Locality_read = 0.799410
Row_Buffer_Locality_write = 0.372529
Bank_Level_Parallism = 7.591667
Bank_Level_Parallism_Col = 5.264493
Bank_Level_Parallism_Ready = 2.032932
write_to_read_ratio_blp_rw_average = 0.558154
GrpLevelPara = 3.120610 

BW Util details:
bwutil = 0.563844 
total_CMD = 61987 
util_bw = 34951 
Wasted_Col = 18033 
Wasted_Row = 2123 
Idle = 6880 

BW Util Bottlenecks: 
RCDc_limit = 13249 
RCDWRc_limit = 12688 
WTRc_limit = 15277 
RTWc_limit = 40408 
CCDLc_limit = 14424 
rwq = 0 
CCDLc_limit_alone = 9411 
WTRc_limit_alone = 13323 
RTWc_limit_alone = 37349 

Commands details: 
total_CMD = 61987 
n_nop = 21842 
Read = 14245 
Write = 0 
L2_Alloc = 0 
L2_WB = 20706 
n_act = 6604 
n_pre = 6589 
n_ref = 0 
n_req = 20281 
total_req = 34951 

Dual Bus Interface Util: 
issued_total_row = 13193 
issued_total_col = 34951 
Row_Bus_Util =  0.212835 
CoL_Bus_Util = 0.563844 
Either_Row_CoL_Bus_Util = 0.647636 
Issued_on_Two_Bus_Simul_Util = 0.129043 
issued_two_Eff = 0.199253 
queue_avg = 40.820187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.8202
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 180): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=20202 n_act=6620 n_pre=6606 n_ref_event=0 n_req=22227 n_rd=16228 n_rd_L2_A=0 n_write=0 n_wr_bk=20613 bw_util=0.5943
n_activity=56173 dram_eff=0.6558
bk0: 840a 46788i bk1: 832a 45054i bk2: 716a 48904i bk3: 708a 47830i bk4: 708a 46622i bk5: 716a 45303i bk6: 896a 36664i bk7: 920a 35565i bk8: 1216a 28505i bk9: 1224a 26134i bk10: 1280a 24518i bk11: 1280a 22584i bk12: 1280a 28616i bk13: 1280a 27733i bk14: 1176a 36448i bk15: 1156a 36985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701078
Row_Buffer_Locality_read = 0.814872
Row_Buffer_Locality_write = 0.389648
Bank_Level_Parallism = 7.759499
Bank_Level_Parallism_Col = 5.354165
Bank_Level_Parallism_Ready = 2.064059
write_to_read_ratio_blp_rw_average = 0.536136
GrpLevelPara = 3.225972 

BW Util details:
bwutil = 0.594334 
total_CMD = 61987 
util_bw = 36841 
Wasted_Col = 17311 
Wasted_Row = 1224 
Idle = 6611 

BW Util Bottlenecks: 
RCDc_limit = 13358 
RCDWRc_limit = 11566 
WTRc_limit = 13528 
RTWc_limit = 43753 
CCDLc_limit = 13756 
rwq = 0 
CCDLc_limit_alone = 8896 
WTRc_limit_alone = 12057 
RTWc_limit_alone = 40364 

Commands details: 
total_CMD = 61987 
n_nop = 20202 
Read = 16228 
Write = 0 
L2_Alloc = 0 
L2_WB = 20613 
n_act = 6620 
n_pre = 6606 
n_ref = 0 
n_req = 22227 
total_req = 36841 

Dual Bus Interface Util: 
issued_total_row = 13226 
issued_total_col = 36841 
Row_Bus_Util =  0.213367 
CoL_Bus_Util = 0.594334 
Either_Row_CoL_Bus_Util = 0.674093 
Issued_on_Two_Bus_Simul_Util = 0.133609 
issued_two_Eff = 0.198205 
queue_avg = 47.423332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.4233
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 175): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21751 n_act=6598 n_pre=6583 n_ref_event=0 n_req=20373 n_rd=14336 n_rd_L2_A=0 n_write=0 n_wr_bk=20684 bw_util=0.565
n_activity=55690 dram_eff=0.6288
bk0: 750a 45311i bk1: 756a 45331i bk2: 645a 47522i bk3: 630a 48067i bk4: 630a 46189i bk5: 637a 46172i bk6: 784a 37936i bk7: 805a 37478i bk8: 1064a 28657i bk9: 1071a 29146i bk10: 1120a 28497i bk11: 1120a 26255i bk12: 1120a 28537i bk13: 1120a 30138i bk14: 1054a 36398i bk15: 1030a 38006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675070
Row_Buffer_Locality_read = 0.805552
Row_Buffer_Locality_write = 0.361748
Bank_Level_Parallism = 7.537913
Bank_Level_Parallism_Col = 5.182993
Bank_Level_Parallism_Ready = 2.031096
write_to_read_ratio_blp_rw_average = 0.561383
GrpLevelPara = 3.090764 

BW Util details:
bwutil = 0.564957 
total_CMD = 61987 
util_bw = 35020 
Wasted_Col = 17777 
Wasted_Row = 1920 
Idle = 7270 

BW Util Bottlenecks: 
RCDc_limit = 12076 
RCDWRc_limit = 13174 
WTRc_limit = 13961 
RTWc_limit = 37974 
CCDLc_limit = 13767 
rwq = 0 
CCDLc_limit_alone = 9184 
WTRc_limit_alone = 12279 
RTWc_limit_alone = 35073 

Commands details: 
total_CMD = 61987 
n_nop = 21751 
Read = 14336 
Write = 0 
L2_Alloc = 0 
L2_WB = 20684 
n_act = 6598 
n_pre = 6583 
n_ref = 0 
n_req = 20373 
total_req = 35020 

Dual Bus Interface Util: 
issued_total_row = 13181 
issued_total_col = 35020 
Row_Bus_Util =  0.212641 
CoL_Bus_Util = 0.564957 
Either_Row_CoL_Bus_Util = 0.649104 
Issued_on_Two_Bus_Simul_Util = 0.128495 
issued_two_Eff = 0.197957 
queue_avg = 39.567814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.5678
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 175): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=20190 n_act=6637 n_pre=6622 n_ref_event=0 n_req=22074 n_rd=16036 n_rd_L2_A=0 n_write=0 n_wr_bk=20768 bw_util=0.5937
n_activity=56311 dram_eff=0.6536
bk0: 824a 45192i bk1: 812a 45296i bk2: 692a 48951i bk3: 680a 49165i bk4: 680a 46746i bk5: 684a 46022i bk6: 896a 37089i bk7: 920a 37258i bk8: 1216a 28267i bk9: 1224a 27264i bk10: 1280a 24911i bk11: 1280a 25851i bk12: 1280a 28676i bk13: 1280a 29050i bk14: 1148a 37264i bk15: 1140a 36002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698364
Row_Buffer_Locality_read = 0.813704
Row_Buffer_Locality_write = 0.388545
Bank_Level_Parallism = 7.567929
Bank_Level_Parallism_Col = 5.208697
Bank_Level_Parallism_Ready = 2.059749
write_to_read_ratio_blp_rw_average = 0.536573
GrpLevelPara = 3.191418 

BW Util details:
bwutil = 0.593737 
total_CMD = 61987 
util_bw = 36804 
Wasted_Col = 17246 
Wasted_Row = 1552 
Idle = 6385 

BW Util Bottlenecks: 
RCDc_limit = 12826 
RCDWRc_limit = 11777 
WTRc_limit = 13882 
RTWc_limit = 40682 
CCDLc_limit = 13206 
rwq = 0 
CCDLc_limit_alone = 8704 
WTRc_limit_alone = 12369 
RTWc_limit_alone = 37693 

Commands details: 
total_CMD = 61987 
n_nop = 20190 
Read = 16036 
Write = 0 
L2_Alloc = 0 
L2_WB = 20768 
n_act = 6637 
n_pre = 6622 
n_ref = 0 
n_req = 22074 
total_req = 36804 

Dual Bus Interface Util: 
issued_total_row = 13259 
issued_total_col = 36804 
Row_Bus_Util =  0.213900 
CoL_Bus_Util = 0.593737 
Either_Row_CoL_Bus_Util = 0.674287 
Issued_on_Two_Bus_Simul_Util = 0.133351 
issued_two_Eff = 0.197765 
queue_avg = 45.672657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.6727
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 123): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61987 n_nop=21621 n_act=6628 n_pre=6614 n_ref_event=0 n_req=20320 n_rd=14248 n_rd_L2_A=0 n_write=0 n_wr_bk=20799 bw_util=0.5654
n_activity=56340 dram_eff=0.6221
bk0: 737a 43667i bk1: 741a 44627i bk2: 639a 48156i bk3: 636a 48027i bk4: 624a 46668i bk5: 620a 45459i bk6: 784a 37122i bk7: 805a 36545i bk8: 1064a 29314i bk9: 1071a 28506i bk10: 1120a 25937i bk11: 1120a 25442i bk12: 1120a 29112i bk13: 1120a 30679i bk14: 1030a 37377i bk15: 1017a 36919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672640
Row_Buffer_Locality_read = 0.800393
Row_Buffer_Locality_write = 0.369315
Bank_Level_Parallism = 7.526872
Bank_Level_Parallism_Col = 5.228174
Bank_Level_Parallism_Ready = 2.057380
write_to_read_ratio_blp_rw_average = 0.557954
GrpLevelPara = 3.104419 

BW Util details:
bwutil = 0.565393 
total_CMD = 61987 
util_bw = 35047 
Wasted_Col = 18314 
Wasted_Row = 2237 
Idle = 6389 

BW Util Bottlenecks: 
RCDc_limit = 12976 
RCDWRc_limit = 13154 
WTRc_limit = 14688 
RTWc_limit = 40593 
CCDLc_limit = 13960 
rwq = 0 
CCDLc_limit_alone = 9160 
WTRc_limit_alone = 12941 
RTWc_limit_alone = 37540 

Commands details: 
total_CMD = 61987 
n_nop = 21621 
Read = 14248 
Write = 0 
L2_Alloc = 0 
L2_WB = 20799 
n_act = 6628 
n_pre = 6614 
n_ref = 0 
n_req = 20320 
total_req = 35047 

Dual Bus Interface Util: 
issued_total_row = 13242 
issued_total_col = 35047 
Row_Bus_Util =  0.213625 
CoL_Bus_Util = 0.565393 
Either_Row_CoL_Bus_Util = 0.651201 
Issued_on_Two_Bus_Simul_Util = 0.127817 
issued_two_Eff = 0.196279 
queue_avg = 40.763660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.7637

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34415, Miss = 21220, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 34758, Miss = 21286, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 33430, Miss = 20124, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33313, Miss = 20056, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 34446, Miss = 21134, Miss_rate = 0.614, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 33346, Miss = 20884, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 33790, Miss = 20216, Miss_rate = 0.598, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 33266, Miss = 20087, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 34579, Miss = 21401, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 34165, Miss = 21118, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[10]: Access = 33777, Miss = 20202, Miss_rate = 0.598, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 33521, Miss = 20123, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 34525, Miss = 21284, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 34779, Miss = 21310, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33781, Miss = 20329, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 34266, Miss = 20327, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[16]: Access = 34904, Miss = 21428, Miss_rate = 0.614, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 35308, Miss = 21522, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 10
L2_cache_bank[18]: Access = 34043, Miss = 20381, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[19]: Access = 33884, Miss = 20346, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 34270, Miss = 21182, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 34538, Miss = 21325, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[22]: Access = 33657, Miss = 20444, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 33777, Miss = 20312, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 35274, Miss = 21601, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 30
L2_cache_bank[25]: Access = 34554, Miss = 21177, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 8
L2_cache_bank[26]: Access = 34223, Miss = 20362, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 87
L2_cache_bank[27]: Access = 33665, Miss = 20101, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 35015, Miss = 21484, Miss_rate = 0.614, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 34121, Miss = 21111, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 33109, Miss = 20101, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 33204, Miss = 19915, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 34431, Miss = 21365, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 35142, Miss = 21331, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 33484, Miss = 20145, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 33928, Miss = 20180, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 33574, Miss = 21028, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 33925, Miss = 21234, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32595, Miss = 19965, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 43
L2_cache_bank[39]: Access = 32860, Miss = 20049, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 34092, Miss = 21298, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 33916, Miss = 21082, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32905, Miss = 20091, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 33020, Miss = 20160, Miss_rate = 0.611, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 34430, Miss = 21313, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 34328, Miss = 21360, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 33351, Miss = 20170, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 33731, Miss = 20242, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 34082, Miss = 21258, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 35317, Miss = 21457, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 33653, Miss = 20143, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 34045, Miss = 20376, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 34721, Miss = 21337, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 35216, Miss = 21421, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 33145, Miss = 19992, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 33775, Miss = 20235, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 33939, Miss = 21187, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 34660, Miss = 21308, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 12
L2_cache_bank[58]: Access = 33030, Miss = 20138, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 33465, Miss = 20246, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 248
L2_cache_bank[60]: Access = 34800, Miss = 21332, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 34145, Miss = 21211, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[62]: Access = 33734, Miss = 20290, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 33503, Miss = 20168, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2176645
L2_total_cache_misses = 1327005
L2_total_cache_miss_rate = 0.6097
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 488
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 360918
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 849640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 199649
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 635125
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 492231
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1684414
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 488
L2_cache_data_port_util = 0.242
L2_cache_fill_port_util = 0.092

icnt_total_pkts_mem_to_simt=2168517
icnt_total_pkts_simt_to_mem=2229768
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2229768
Req_Network_cycles = 82553
Req_Network_injected_packets_per_cycle =      27.0101 
Req_Network_conflicts_per_cycle =      46.9147
Req_Network_conflicts_per_cycle_util =      50.0452
Req_Bank_Level_Parallism =      28.2842
Req_Network_in_buffer_full_per_cycle =      59.6387
Req_Network_in_buffer_avg_util =     474.1197
Req_Network_out_buffer_full_per_cycle =       3.5459
Req_Network_out_buffer_avg_util =     133.0428

Reply_Network_injected_packets_num = 2169609
Reply_Network_cycles = 82553
Reply_Network_injected_packets_per_cycle =       26.2814
Reply_Network_conflicts_per_cycle =       11.9072
Reply_Network_conflicts_per_cycle_util =      13.1184
Reply_Bank_Level_Parallism =      28.9405
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      13.2458
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3284
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 25 sec (685 sec)
gpgpu_simulation_rate = 81499 (inst/sec)
gpgpu_simulation_rate = 120 (cycle/sec)
gpgpu_silicon_slowdown = 9433333x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
