Test miscellaneous vector instructions


Throughput unaligned read movdqu xmm,[m]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5020       5547      10211      10145      10111          0          0 
      4555       5036      10211      10161      10115          0          0 
      4546       5028      10211      10158      10115          0          0 
      4534       5014      10211      10125      10115          0          0 
      4536       5013      10211      10125      10115          0          0 
      4540       5017      10211      10133      10115          0          0 
      4542       5013      10211      10129      10115          0          0 
      4544       5014      10211      10129      10115          0          0 
      4546       5014      10211      10125      10115          0          0 
      4552       5014      10211      10125      10115          0          0 


Throughput unaligned write movdqu [m],xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8975      10215      10211      10159      20111          0          0 
      8778      10001      10211      10152      20115          0          0 
      8771      10003      10211      10151      20115          0          0 
      8761      10001      10211      10155      20115          0          0 
      8751       9999      10211      10119      20115          0          0 
      8755       9999      10211      10119      20115          0          0 
      8765       9999      10211      10119      20115          0          0 
      8775      10000      10211      10119      20115          0          0 
      8786       9999      10211      10119      20115          0          0 
      8788       9999      10211      10119      20115          0          0 


Latency unaligned write+read movdqu [m],xmm / movdqu xmm,[m]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     57891      61835      20211      20134      30117         20          0 
     57217      61097      20211      20138      30113         14          0 
     57422      61245      20211      20145      30121          7          0 
     57379      61347      20211      20218      30152         -3          0 
     60539      64591      20211      21175      30396         40          0 
     61845      65936      20211      20461      30223         27          0 
     63415      67753      20211      20761      30321         31          0 
     59225      63181      20211      20622      30293         37          0 
     60037      64047      20211      20916      30373         35          0 
     57565      61329      20211      20394      30229         18          0 


Throughput unaligned read movups xmm,[m]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5897       7155      10211      10131      10111          3          0 
      5731       6839      10211      10117      10111        -14          0 
      5722       6820      10211      10116      10111         -8          0 
      5684       6775      10211      10115      10111          2          0 
      5557       6850      10211      10116      10111        -15          0 
      5023       5977      10211      10124      10111          3          0 
      5258       6242      10211      10120      10111          6          0 
      5125       6076      10211      10122      10111        -16          0 
      5725       6827      10211      10117      10111         -6          0 
      5806       6913      10211      10117      10111        -15          0 


Throughput unaligned write movups [m],xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9023      10279      10211      10160      20111          0          0 
      8792      10004      10211      10142      20111          0          0 
      8788      10007      10211      10143      20111          0          0 
      8777      10004      10211      10146      20111          0          0 
      8765       9998      10211      10115      20111          0          0 
      8759      10002      10211      10115      20111          0          0 
      8751       9999      10211      10115      20111          0          0 
      8761      10001      10211      10115      20111          0          0 
      8771      10000      10211      10115      20111          0          0 
      8782      10002      10211      10115      20111          0          0 


Latency unaligned write+read movups [m],xmm / movups xmm,[m]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44092      50264      20211      20213      30113          0          0 
     43824      50000      20211      20139      30111          0          0 
     43885      50011      20211      20147      30111          0          0 
     43816      50005      20211      20142      30111          0          0 
     43888      50006      20211      20142      30111          0          0 
     43816      50016      20211      20111      30111          0          0 
     43900      50013      20211      20119      30111          0          0 
     43811      50013      20211      20119      30111          0          0 
     43888      49997      20211      20119      30111          0          0 
     43806      50012      20211      20119      30111          0          0 


Throughput unaligned read movupd xmm,[m]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4827       5491      10211      10135      10111          0          0 
      4421       5031      10211      10161      10115          0          0 
      4417       5028      10211      10158      10115          0          0 
      4413       5031      10211      10162      10115          0          0 
      4399       5015      10211      10133      10115          0          0 
      4391       5012      10211      10129      10115          0          0 
      4397       5017      10211      10129      10115          0          0 
      4393       5017      10211      10133      10115          0          0 
      4386       5015      10211      10125      10115          0          0 
      4387       5013      10211      10125      10115          0          0 


Throughput unaligned write movupd [m],xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8967      10237      10211      10159      20111          0          0 
      8752      10001      10211      10152      20115          0          0 
      8760      10002      10211      10155      20115          0          0 
      8768      10001      10211      10155      20115          0          0 
      8776       9999      10211      10119      20115          0          0 
      8788       9999      10211      10119      20115          0          0 
      8787      10000      10211      10119      20115          0          0 
      8776       9999      10211      10119      20115          0          0 
      8768       9999      10211      10119      20115          0          0 
      8754       9999      10211      10119      20115          0          0 


Latency unaligned write+read movupd [m],xmm / movupd xmm,[m]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42807      50435      20211      20128      30111          0          0 
     42599      50110      20211      20142      30111          0          0 
     42451      50020      20211      20111      30111          0          0 
     42514      50005      20211      20115      30111          0          0 
     65643      57929      20212      20641      30411         68          0 
     42843      50412      20211      20184      30153          3          0 
     42463      50029      20211      20111      30111          0          0 
     42512      50005      20211      20111      30111          0          0 
     42442      50006      20211      20111      30111          0          0 
     42510      50005      20211      20111      30111          0          0 


Throughput unaligned read vmovdqu xmm,[m]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5629       6669      10211      10130      10111          0          0 
      4569       5039      10211      10152      10111          0          0 
      4568       5040      10211      10153      10111          0          0 
      4562       5037      10211      10153      10111          0          0 
      4546       5019      10211      10126      10111          0          0 
      4546       5025      10211      10126      10111          0          0 
      4542       5021      10211      10126      10111          0          0 
      4540       5019      10211      10126      10111          0          0 
      4548       5024      10211      10126      10111          0          0 
      4549       5020      10211      10126      10111          0          0 


Throughput unaligned write vmovdqu [m],xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9086      10358      10211      10143      20111          0          0 
      8762      10000      10211      10144      20111          0          0 
      8754      10003      10211      10145      20111          0          0 
      8760      10002      10211      10145      20111          0          0 
      8768       9999      10211      10117      20111          0          0 
      8773       9999      10211      10117      20111          0          0 
      8783       9999      10211      10117      20111          0          0 
      8790       9999      10211      10117      20111          0          0 
      8778       9999      10211      10117      20111          0          0 
      8769       9998      10211      10117      20111          0          0 


Latency unaligned write+read vmovdqu [m],xmm / vmovdqu xmm,[m]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4744       5417      10211      10139      10111          0          0 
      4413       5034      10211      10153      10111          0          0 
      4417       5040      10211      10153      10111          0          0 
      4405       5018      10211      10126      10111          0          0 
      4411       5022      10211      10126      10111          0          0 
      4409       5019      10211      10126      10111          0          0 
      4412       5020      10211      10126      10111          0          0 
      4407       5022      10211      10126      10111          0          0 
      4405       5018      10211      10126      10111          0          0 
      4403       5021      10211      10126      10111          0          0 


Throughput unaligned read vmovups xmm,[m]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4793       5455      10211      10136      10111          0          0 
      4425       5037      10211      10152      10111          0          0 
      4429       5037      10211      10152      10111          0          0 
      4427       5040      10211      10153      10111          0          0 
      4425       5038      10211      10153      10111          0          0 
      4407       5020      10211      10126      10111          0          0 
      4403       5022      10211      10126      10111          0          0 
      4399       5020      10211      10126      10111          0          0 
      4395       5019      10211      10126      10111          0          0 
      4395       5019      10211      10126      10111          0          0 


Throughput unaligned write vmovups [m],xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9127      10394      10211      10141      20111          0          0 
      8776      10005      10211      10144      20111          0          0 
      8766      10002      10211      10144      20111          0          0 
      8756      10003      10211      10145      20111          0          0 
      8750       9999      10211      10117      20111          0          0 
      8758      10001      10211      10117      20111          0          0 
      8768      10000      10211      10117      20111          0          0 
      8773       9999      10211      10117      20111          0          0 
      8782       9999      10211      10117      20111          0          0 
      8780      10000      10211      10117      20111          0          0 


Latency unaligned write+read vmovups [m],xmm / vmovups xmm,[m]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4865       5556      10211      10135      10111          0          0 
      4409       5040      10211      10153      10111          0          0 
      4391       5018      10211      10126      10111          0          0 
      4394       5021      10211      10126      10111          0          0 
      4395       5021      10211      10126      10111          0          0 
      4399       5019      10211      10126      10111          0          0 
      4401       5020      10211      10126      10111          0          0 
      4403       5022      10211      10126      10111          0          0 
      4405       5020      10211      10126      10111          0          0 
      4408       5021      10211      10126      10111          0          0 


Throughput unaligned read vmovupd xmm,[m]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4724       5384      10211      10132      10111          0          0 
      4421       5042      10211      10148      10111          0          0 
      4419       5040      10211      10149      10111          0          0 
      4413       5038      10211      10153      10111          0          0 
      4393       5020      10211      10126      10111          0          0 
      4398       5022      10211      10122      10111          0          0 
      4401       5020      10211      10126      10111          0          0 
      4405       5019      10211      10126      10111          0          0 
      4403       5021      10211      10122      10111          0          0 
      4405       5021      10211      10122      10111          0          0 


Throughput unaligned write vmovupd [m],xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9123      10391      10211      10131      20111          0          0 
      8790      10005      10211      10144      20111          0          0 
      8783      10003      10211      10145      20111          0          0 
      8772      10003      10211      10145      20111          0          0 
      8762       9999      10211      10117      20111          0          0 
      8750       9999      10211      10117      20111          0          0 
      8752      10000      10211      10117      20111          0          0 
      8762      10000      10211      10117      20111          0          0 
      8772      10001      10211      10117      20111          0          0 
      8781      10000      10211      10117      20111          0          0 


Latency unaligned write+read vmovupd [m],xmm / vmovupd xmm,[m]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4756       5427      10211      10139      10111          0          0 
      4411       5038      10211      10152      10111          0          0 
      4407       5035      10211      10153      10111          0          0 
      4413       5042      10211      10153      10111          0          0 
      4395       5020      10211      10126      10111          0          0 
      4403       5023      10211      10126      10111          0          0 
      4403       5019      10211      10126      10111          0          0 
      4407       5022      10211      10126      10111          0          0 
      4411       5023      10211      10126      10111          0          0 
      4411       5019      10211      10126      10111          0          0 


Throughput ptest xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8957      10223      10211      20111      10000          0          0 
      8769       9995      10211      20115      10000          0          0 
      8782       9997      10211      20115      10000          0          0 
      8780       9997      10211      20115      10000          0          0 
      8770       9997      10211      20115      10000          0          0 
      8757       9997      10211      20115      10000          0          0 
      8749       9997      10211      20115      10000          0          0 
      8743       9997      10211      20115      10000          0          0 
      8751       9997      10211      20115      10000          0          0 
      8763       9998      10211      20115      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9545      10879      10211      20111          0          0      10001 
      8757       9996      10211      20115          0          0      10001 
      8751       9998      10211      20115          0          0      10001 
      8745       9998      10211      20115          0          0      10001 
      8763      10003      10211      20115          0          0      10001 
      8770      10003      10211      20115          0          0      10001 
      8780      10002      10211      20115          0          0      10001 
      8790      10001      10211      20115          0          0      10001 
      8777      10000      10211      20115          0          0      10001 
      8770      10001      10211      20115          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8992      10250      10211      20111        102          0      20129 
      8787       9999      10211      20115        109          0      20161 
      8792       9999      10211      20115        109          0      20164 
      8784       9997      10211      20115        105          0      20150 
      8773      10000      10211      20115        107          0      20161 
      8765      10000      10211      20115        100          0      20134 
      8757      10001      10211      20115        100          0      20134 
      8759      10001      10211      20115        100          0      20134 
      8765      10001      10211      20115        100          0      20134 
      8776      10001      10211      20115        100          0      20134 


Latency ptest xmm,xmm / sbb / movd 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     84528      62543      30211      40659      40478      10825          0 
     50941      59987      30211      40115      40111      10777          0 
     50989      59987      30211      40130      40111      10767          0 
     50902      59987      30211      40140      40111      10772          0 
     50996      59987      30211      40134      40111      10773          0 
     50927      59988      30211      40115      40111      10777          0 
     50941      59987      30211      40115      40111      10777          0 
     50987      59987      30211      40115      40111      10777          0 
     50898      59987      30211      40115      40111      10777          0 
     50994      59987      30211      40115      40111      10777          0 


Throughput emms (64 bit mode)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    527219     601259     102011    1001011     500000          0          0 
    527042     601063     102011    1001011     500000          0          0 
    527050     601065     102011    1001011     500000          0          0 
    545225     603424     102011    1001378     500072         60          1 
    510540     601028     102011    1001011     500000          0          0 
    510548     601028     102011    1001011     500000          0          0 
    510558     601028     102011    1001011     500000          0          0 
    510568     601028     102011    1001011     500000          0          0 
    532977     603860     102011    1001378     500074         64          1 
    495118     601029     102011    1001011     500000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    527236     601272     102011    1001011          0          0     400001 
    527056     601063     102011    1001011          0          0     400001 
    527063     601064     102011    1001011          0          0     400001 
    527069     601064     102011    1001011          0          0     400001 
    527038     601027     102011    1001011          0          0     400001 
    527032     601025     102011    1001011          0          0     400001 
    527028     601025     102011    1001011          0          0     400001 
    527022     601025     102011    1001011          0          0     400001 
    553834     602181     102012    1001212          3          3     400047 
    527026     601025     102011    1001011          0          0     400001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    510775     601305     102011    1001011     101004          0    1001027 
    510582     601066     102011    1001011     101003          0    1001025 
    510585     601064     102011    1001011     101003          0    1001025 
    510595     601065     102011    1001011     101003          0    1001025 
    510607     601063     102011    1001011     101003          0    1001025 
    510573     601026     102011    1001011     101001          0    1001021 
    510565     601025     102011    1001011     101001          0    1001021 
    530665     603455     102011    1001378     101140          2    1001490 
    495088     601029     102011    1001011     101001          0    1001021 
    495036     601028     102011    1001011     101001          0    1001021 


Throughput vzeroupper (64 bit mode)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88136     100509     102011     401011          0          0          0 
     87965     100314     102011     401011          0          0          0 
     87965     100314     102011     401011          0          0          0 
     87936     100277     102011     401011          0          0          0 
     87930     100275     102011     401011          0          0          0 
     87932     100275     102011     401011          0          0          0 
     87930     100275     102011     401011          0          0          0 
     87930     100277     102011     401011          0          0          0 
     87926     100274     102011     401011          0          0          0 
     87933     100278     102011     401011          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88132     100503     102011     401011          0          0          1 
     87969     100315     102011     401011          0          0          1 
     87933     100275     102011     401011          0          0          1 
     87930     100275     102011     401011          0          0          1 
     87930     100275     102011     401011          0          0          1 
    138025     115842     102012     401446          3          4         92 
     87934     100274     102011     401011          0          0          1 
     87932     100275     102011     401011          0          0          1 
     87932     100275     102011     401011          0          0          1 
     87933     100277     102011     401011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85388     100515     102011     401011       1002          0     401042 
     85219     100315     102011     401011       1003          0     401043 
     85219     100316     102011     401011       1006          0     401045 
     85183     100276     102011     401011       1000          0     401036 
     85183     100276     102011     401011       1000          0     401036 
     85185     100277     102011     401011       1000          0     401036 
     85181     100276     102011     401011       1000          0     401036 
     85184     100277     102011     401011       1000          0     401036 
     85182     100276     102011     401011       1000          0     401036 
     85184     100276     102011     401011       1000          0     401036 


Throughput vzeroall (64 bit mode)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
   1053350    1201276     102011    3401011     100301     199702          0 
   1053176    1201065     102011    3401011     100201     199802          0 
   1084260    1203903     102011    3401379     100334     199818          2 
   1020210    1201027     102011    3401011     100001     200002          0 
   1020246    1201063     102011    3401011     100201     199802          0 
   1051396    1207244     102012    3401646     101042     199944          4 
   1003357    1218065     102011    3401253     106645     199482          0 
    989285    1201024     102011    3401011     100001     200002          0 
   1005647    1201983     102012    3401233     100143     199992          3 
    989284    1201023     102011    3401011     100001     200002          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
   1086234    1208840     102012    3401387          4          3     298715 
   1053178    1201061     102011    3401011          0          0     299801 
   1053164    1201063     102011    3401011          0          0     299801 
   1053168    1201064     102011    3401011          0          0     299801 
   1053186    1201063     102011    3401011          0          0     299801 
   1053168    1201026     102011    3401011          0          0     300001 
   1053174    1201026     102011    3401011          0          0     300001 
   1053160    1201025     102011    3401011          0          0     300001 
   1053140    1201027     102011    3401011          0          0     300001 
   1053127    1201026     102011    3401011          0          0     300001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
   1088511    1201277     102011    3401011     401304          0    3401033 
   1088261    1201066     102011    3401011     401203          0    3401031 
   1229900    1324578     102012    3403356     389353          2    3405133 
   1093213    1206481     102011    3401105     400630         -2    3401220 
   1088251    1201024     102011    3401011     401001          0    3401027 
   1088250    1201026     102011    3401011     401001          0    3401027 
   1088285    1201026     102011    3401011     401001          0    3401027 
   1088220    1201026     102011    3401011     401001          0    3401027 
   1088307    1201028     102011    3401011     401001          0    3401027 
   1088210    1201026     102011    3401011     401001          0    3401027 


Throughput extractps xmm,

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8627      10180      10211      20111      10000          0          0 
      8480      10002      10211      20111      10000          0          0 
      8491      10003      10211      20111      10000          0          0 
      8507      10010      10211      20111      10000          0          0 
      8513      10008      10211      20111      10000          0          0 
      8520      10005      10211      20111      10000          0          0 
      8509      10007      10211      20111      10000          0          0 
      8501      10008      10211      20111      10000          0          0 
      8497      10010      10211      20111      10000          0          0 
      8483      10009      10211      20111      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8977      10231      10211      20111          0          0      10001 
      8770      10005      10211      20111          0          0      10001 
      8758      10003      10211      20111          0          0      10001 
      8749      10002      10211      20111          0          0      10001 
      8761      10002      10211      20111          0          0      10001 
      8767      10002      10211      20111          0          0      10001 
      8781      10006      10211      20111          0          0      10001 
      8786      10004      10211      20111          0          0      10001 
      8782      10002      10211      20111          0          0      10001 
      8773      10002      10211      20111          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8988      10228      10211      20111        102          0      20126 
      8787      10005      10211      20111        110          0      20152 
      8782      10009      10211      20111        110          0      20149 
      8764      10005      10211      20111        110          0      20153 
      8758      10006      10211      20111        100          0      20130 
      8760      10005      10211      20111        100          0      20130 
      8766      10005      10211      20111        100          0      20130 
      8782      10011      10211      20111        100          0      20130 
      8789      10009      10211      20111        100          0      20130 
      8794      10005      10211      20111        100          0      20130 


With memory operand: extractps m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8695      10226      10211      30111          0          0       3292 
      8500      10006      10211      30111          0          0       3220 
      8487      10006      10211      30111          0          0       3212 
      8483      10006      10211      30111          0          0       3229 
      8489      10006      10211      30111          0          0       3216 
      8503      10012      10211      30111          0          0       3216 
      8512      10009      10211      30111          0          0       3226 
      8517      10006      10211      30111          0          0       3216 
      8517      10006      10211      30111          0          0       3224 
      8505      10006      10211      30111          0          0       3216 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8937      10217      10211      30111       3766      10000      10001 
      8763      10005      10211      30111       3728      10000      10001 
      8773      10006      10211      30111       3710      10000      10001 
      8782      10005      10211      30111       3713      10000      10001 
      8788      10004      10211      30111       3708      10000      10001 
      8781      10002      10211      30111       3708      10000      10001 
      8771      10002      10211      30111       3708      10000      10001 
      8760      10002      10211      30111       3708      10000      10001 
      8752      10002      10211      30111       3708      10000      10001 
      8756      10006      10211      30111       3708      10000      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8966      10215      10211      30111        101       3061      20125 
      8774      10004      10211      30111        110       3021      20148 
      8768      10005      10211      30111        110       3066      20153 
      8754      10002      10211      30111        100       3084      20126 
      8758      10008      10211      30111        100       3084      20126 
      8764      10004      10211      30111        100       3084      20126 
      8775      10002      10211      30111        100       3084      20126 
      8781      10002      10211      30111        100       3084      20126 
      8788      10002      10211      30111        100       3084      20126 
      8781      10004      10211      30111        100       3084      20126 


Latency with memory operand extractps  / movss

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     65864      75153      20211      30116      40111          1          0 
     65774      75038      20211      30118      40111          1          0 
     56657      64574      20211      30133      40111          1          0 
     65165      74308      20211      30133      40111          1          0 
     65738      75015      20211      30114      40111          1          0 
     65759      75016      20211      30114      40111          1          0 
     65804      75017      20211      30114      40111          1          0 
     65798      75016      20211      30114      40111          1          0 
     65754      75014      20211      30114      40111          1          0 
     65740      75016      20211      30114      40111          1          0 


Latency insertps xmm,xmm,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9268      10212      10211      10135      10111          0          0 
      9070       9989      10211      10135      10111          0          0 
      9058       9988      10211      10144      10111          0          0 
      9048       9991      10211      10144      10111          0          0 
      9032       9989      10211      10119      10111          0          0 
      9032       9990      10211      10115      10111          0          0 
      9040       9989      10211      10119      10111          0          0 
      9050       9989      10211      10115      10111          0          0 
      9060       9989      10211      10119      10111          0          0 
      9072       9989      10211      10115      10111          0          0 


Throughput insertps xmm,

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9570      10935      10211      10111          0          0          0 
      8753       9989      10211      10111          0          0          0 
      8767       9992      10211      10111          0          0          0 
      8774       9991      10211      10111          0          0          0 
      8774       9990      10211      10111          0          0          0 
      8766       9992      10211      10111          0          0          0 
      8753       9991      10211      10111          0          0          0 
      8743       9989      10211      10111          0          0          0 
      8739       9990      10211      10111          0          0          0 
      8748       9991      10211      10111          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9223      10179      10211      10111          0          0      10001 
      9058       9990      10211      10111          0          0      10001 
      9070       9991      10211      10111          0          0      10001 
      9062       9989      10211      10111          0          0      10001 
      9052       9990      10211      10111          0          0      10001 
      9042       9989      10211      10111          0          0      10001 
      9032       9989      10211      10111          0          0      10001 
      9034       9990      10211      10111          0          0      10001 
      9042       9989      10211      10111          0          0      10001 
      9055       9989      10211      10111          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8660      10189      10211      10111        101          0      10126 
      8501       9990      10211      10111        100          0      10120 
      8499       9987      10211      10111        109          0      10137 
      8491       9988      10211      10111        110          0      10145 
      8481       9989      10211      10111        110          0      10146 
      8471       9989      10211      10111        100          0      10120 
      8467       9989      10211      10111        100          0      10120 
      8473       9990      10211      10111        101          0      10121 
      8481       9989      10211      10111        100          0      10120 
      8489       9989      10211      10111        100          0      10120 


With memory operand: insertps m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8687      10229      10211      20111          0          0       5003 
      8477       9993      10211      20111          0          0       5004 
      8467       9992      10211      20111          0          0       5004 
      8473       9993      10211      20111          0          0       5004 
      8485       9993      10211      20111          0          0       5004 
      8493       9994      10211      20111          0          0       5004 
      8499       9992      10211      20111          0          0       5004 
      8503       9995      10211      20111          0          0       5004 
      8496       9993      10211      20111          0          0       5004 
      8483       9992      10211      20111          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9264      10243      10211      20111       5003          0      10004 
      9036       9997      10211      20111       5003          0      10001 
      9046       9993      10211      20111       5004          0      10001 
      9056       9995      10211      20111       5004          0      10001 
      9068       9994      10211      20111       5004          0      10001 
      9070       9994      10211      20111       5004          0      10001 
      9066       9994      10211      20111       5004          0      10001 
      9054       9995      10211      20111       5004          0      10001 
      9044       9994      10211      20111       5004          0      10001 
      9032       9995      10211      20111       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9790      10893      10211      20122        115          0      20144 
      9712      10760      10211      20117         99          3      20145 
      9700      10791      10211      20113         90          1      20117 
      9432      10485      10211      20115         97          4      20139 
      9396      10427      10211      20115         91          2      20130 
      9282      10300      10211      20111         90          0      20138 
      9257      10265      10211      20111         93          2      20126 
      9316      10372      10211      20111         94          1      20133 
      9537      10614      10211      20113         98          2      20133 
      9314      10359      10211      20115         95          1      20127 


Latency with memory operand insertps  / movss

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     61506      74653      20211      30119      40111          0          0 
     61502      74716      20211      30118      40111          0          0 
     61780      74992      20211      30128      40111          0          0 
     61589      74715      20211      30136      40111          0          0 
     61761      74994      20211      30111      40111          0          0 
     61512      74715      20211      30111      40111          0          0 
     61805      74992      20211      30111      40111          0          0 
     61569      74715      20211      30111      40111          0          0 
     61738      74993      20211      30111      40111          0          0 
     61535      74715      20211      30111      40111          0          0 


Latency vinsertps xmm,xmm,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8644      10190      10211      10123      10111          0          0 
      8481       9990      10211      10115      10111          0          0 
      8491       9991      10211      10144      10111          0          0 
      8501       9990      10211      10119      10111          0          0 
      8500       9989      10211      10119      10111          0          0 
      8493       9990      10211      10119      10111          0          0 
      8483       9989      10211      10119      10111          0          0 
      8473       9991      10211      10119      10111          0          0 
      8463       9989      10211      10119      10111          0          0 
      8473       9992      10211      10119      10111          0          0 


Throughput vinsertps xmm,

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9335      10995      10211      10111          0          0          0 
      8478       9992      10211      10111          0          0          0 
      8466       9988      10211      10111          0          0          0 
      8474       9992      10211      10111          0          0          0 
      8480       9989      10211      10111          0          0          0 
      8494       9989      10211      10111          0          0          0 
      8500       9989      10211      10111          0          0          0 
      8506       9989      10211      10111          0          0          0 
      8492       9989      10211      10111          0          0          0 
      8484       9989      10211      10111          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8949      10205      10211      10111          0          0      10001 
      8752       9990      10211      10111          0          0      10001 
      8745       9990      10211      10111          0          0      10001 
      8741       9989      10211      10111          0          0      10001 
      8753       9989      10211      10111          0          0      10001 
      8761       9989      10211      10111          0          0      10001 
      8772       9989      10211      10111          0          0      10001 
      8778       9989      10211      10111          0          0      10001 
      8770       9989      10211      10111          0          0      10001 
      8759       9989      10211      10111          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8941      10184      10211      10111        105          0      10132 
      8776       9989      10211      10111        100          0      10115 
      8768       9989      10211      10111        100          0      10115 
      8759       9990      10211      10111        109          0      10135 
      8749       9991      10211      10111        110          0      10140 
      8741       9992      10211      10111        110          0      10140 
      8743       9989      10211      10111        100          0      10115 
      8754       9990      10211      10111        100          0      10115 
      8757       9989      10211      10111        100          0      10115 
      8767       9989      10211      10111        100          0      10115 


With memory operand: vinsertps m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8956      10222      10211      20111          0          0       5003 
      8762       9992      10211      20111          0          0       5001 
      8769       9993      10211      20111          0          0       5003 
      8777       9994      10211      20111          0          0       5003 
      8772       9995      10211      20111          0          0       5003 
      8762       9996      10211      20111          0          0       5004 
      8750       9995      10211      20111          0          0       5003 
      8742       9994      10211      20111          0          0       5003 
      8744       9995      10211      20111          0          0       5003 
      8756       9994      10211      20111          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8689      10231      10211      20111       5003          0      10014 
      8474       9993      10211      20111       5003          0      10001 
      8468       9994      10211      20111       5004          0      10001 
     41574      12395      10211      20478       5060          8      10108 
      8237       9994      10211      20111       5004          0      10001 
      8229       9994      10211      20111       5004          0      10001 
      8218       9994      10211      20111       5004          0      10001 
      8214       9994      10211      20111       5004          0      10001 
      8205       9994      10211      20111       5004          0      10001 
      8217       9994      10211      20111       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8443      10264      10211      20111        101          0      20133 
      8230       9995      10211      20111        110          0      20150 
      8238       9994      10211      20111        110          0      20151 
      8246       9994      10211      20111        100          0      20126 
      8246       9994      10211      20111        100          0      20126 
      8240       9994      10211      20111        100          0      20126 
      8231       9996      10211      20111        100          0      20126 
      8223       9995      10211      20111        100          0      20126 
      8214       9994      10211      20111        100          0      20126 
      8217       9994      10211      20111        100          0      20126 


Latency with memory operand vinsertps  / movss

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     61970      75181      20211      30119      40111          0          0 
     61768      75005      20211      30130      40111          0          0 
     50237      61019      20211      30128      40111          0          0 
     49548      60093      20211      30119      40111          0          0 
     49474      60123      20211      30115      40111          0          0 
     61805      75005      20211      30115      40111          0          0 
     49518      60089      20211      30119      40111          0          0 
     49460      60091      20211      30119      40111          0          0 
     49574      60123      20211      30115      40111          0          0 
     61752      75005      20211      30115      40111          0          0 


Latency vinsertf128 ymm,

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25756      30346      10211      10120      10111          0          0 
     25518      29989      10211      10111      10111          0          0 
     25463      29990      10211      10126      10111          0          0 
     25437      29989      10211      10126      10111          0          0 
     25508      29989      10211      10111      10111          0          0 
     25485      29989      10211      10111      10111          0          0 
     25429      29989      10211      10111      10111          0          0 
     25488      29989      10211      10111      10111          0          0 
     25504      29991      10211      10111      10111          0          0 
     25435      29989      10211      10111      10111          0          0 


Throughput vinsertf128 ymm,

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9600      11322      10211      10111          0          0          0 
      8474       9992      10211      10111          0          0          0 
      8482       9992      10211      10111          0          0          0 
      8492       9992      10211      10111          0          0          0 
      8498       9992      10211      10111          0          0          0 
      8504       9992      10211      10111          0          0          0 
      8498       9992      10211      10111          0          0          0 
      8492       9993      10211      10111          0          0          0 
      8482       9993      10211      10111          0          0          0 
      8474       9991      10211      10111          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8544      10412      10211      10115          1          1      10002 
      8260      10127      10211      10111          1          0      10022 
      8239      10090      10211      10113          1          0      10005 
      8236      10029      10211      10115          1          0      10001 
      8268      10084      10211      10119          1          0      10002 
      8272      10049      10211      10119          1          0      10004 
      8266      10074      10211      10121          1          0      10006 
      8258      10006      10211      10118          1          0      10004 
      8280      10054      10211      10117          1          0      10004 
      8244      10036      10211      10118          2          0      10008 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8780      10353      10211      10111        105          0      10133 
      8472       9992      10211      10111        110          0      10143 
      8483       9992      10211      10111        110          0      10146 
      8492       9992      10211      10111        100          0      10120 
      8498       9992      10211      10111        100          0      10120 
      8508       9992      10211      10111        100          0      10120 
      8506       9992      10211      10111        100          0      10120 
      8494       9992      10211      10111        100          0      10120 
      8486       9993      10211      10111        100          0      10120 
      8474       9993      10211      10111        100          0      10120 


Throughput with memory operand: vinsertf128 m256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5006       5896      10211      20111       3439       3460       5006 
      4362       5135      10211      20111       3421       3444       5006 
      4368       5138      10211      20111       3411       3405       5006 
      4339       5103      10211      20111       3408       3399       5006 
      4344       5102      10211      20111       3408       3399       5006 
      4344       5102      10211      20111       3408       3399       5006 
      4342       5102      10211      20111       3408       3399       5006 
      4339       5107      10211      20111       3408       3399       5006 
      4336       5104      10211      20111       3408       3399       5006 
      4334       5102      10211      20111       3408       3399       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5050       5769      10211      20111       5005          0       3132 
      4488       5134      10211      20111       5006          0       3124 
      4491       5137      10211      20111       5006          0       3136 
      4494       5136      10211      20111       5006          0       3185 
      4470       5102      10211      20111       5006          0       3194 
      4472       5102      10211      20111       5006          0       3194 
      4474       5102      10211      20111       5006          0       3194 
      4477       5105      10211      20111       5006          0       3194 
      4481       5105      10211      20111       5006          0       3194 
      4484       5102      10211      20111       5006          0       3194 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4824       5853      10211      20111        108          0      20159 
      4229       5135      10211      20111        103          0      20145 
      4229       5135      10211      20111        103          0      20145 
      4197       5102      10211      20111        100          0      20138 
      4197       5107      10211      20111        100          0      20138 
      4195       5106      10211      20111        100          0      20138 
      4199       5103      10211      20111        100          0      20138 
      4197       5103      10211      20111        100          0      20138 
      4203       5102      10211      20111        100          0      20138 
      4207       5104      10211      20111        100          0      20138 


latency with memory operand: vinsertf128 ..,0 / vmovaps

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     67029      78917      20211      30119      40111      27895          0 
     67158      79025      20211      30124      40111      27640          0 
     67223      79115      20211      30113      40111      27630          0 
     67187      79115      20211      30113      40111      27699          0 
     67160      79103      20211      30113      40111      27679          0 
     67210      79116      20211      30113      40111      27630          0 
     67241      79117      20211      30113      40111      27630          0 
     67209      79115      20211      30113      40111      27699          0 
     67162      79103      20211      30113      40111      27679          0 
     67186      79117      20211      30113      40111      27630          0 


latency with memory operand: vinsertf128 ..,1 / vmovaps

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     67053      78895      20211      30119      40111      27237          0 
     63028      74209      20211      30126      40111      25403          0 
     67090      79026      20211      30124      40111      27644          0 
     67199      79114      20211      30113      40111      27699          0 
     67229      79102      20211      30113      40111      27679          0 
     67223      79115      20211      30113      40111      27630          0 
     67168      79102      20211      30113      40111      27679          0 
     67177      79116      20211      30113      40111      27630          0 
     67211      79114      20211      30113      40111      27691          0 
     67237      79114      20211      30113      40111      27699          0 


Latency vextractf128 ymm,

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25963      30521      10211      10114      10111          0          0 
     25484      29990      10211      10126      10111          0          0 
     25433      29992      10211      10126      10111          0          0 
     25490      29989      10211      10111      10111          0          0 
     25508      29989      10211      10111      10111          0          0 
     25436      29990      10211      10111      10111          0          0 
     25472      29989      10211      10111      10111          0          0 
     25516      29989      10211      10111      10111          0          0 
     25452      29990      10211      10111      10111          0          0 
     25450      29989      10211      10111      10111          0          0 


Throughput vextractf128 ymm,

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8792      10346      10211      10111          0          0          0 
      8502       9991      10211      10111          0          0          0 
      8506       9991      10211      10111          0          0          0 
      8500       9991      10211      10111          0          0          0 
      8490       9992      10211      10111          0          0          0 
      8482       9991      10211      10111          0          0          0 
      8476       9991      10211      10111          0          0          0 
      8470       9991      10211      10111          0          0          0 
      8482       9991      10211      10111          0          0          0 
      8490       9991      10211      10111          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8515      10326      10211      10111          0          0      10001 
      8234       9993      10211      10111          0          0      10001 
      8222       9992      10211      10111          0          0      10001 
      8219       9992      10211      10111          0          0      10001 
      8214       9993      10211      10111          0          0      10001 
      8220       9992      10211      10111          0          0      10001 
      8227       9991      10211      10111          0          0      10001 
      8237       9992      10211      10111          0          0      10001 
      8245       9992      10211      10111          0          0      10001 
      8243       9992      10211      10111          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8776      10351      10211      10111        105          0      10133 
      8481       9992      10211      10111        100          0      10120 
      8487       9992      10211      10111        110          0      10146 
      8495       9990      10211      10111        100          0      10120 
      8507       9991      10211      10111        100          0      10120 
      8503       9991      10211      10111        100          0      10120 
      8497       9991      10211      10111        100          0      10120 
      8487       9991      10211      10111        100          0      10120 
      8479       9991      10211      10111        100          0      10120 
      8471       9991      10211      10111        100          0      10120 


Throughput with memory operand: vextractf128 m256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8944      10181      10211      20111          0          0       5096 
      8792      10007      10211      20111          0          0       5030 
      8781      10003      10211      20111          0          0       5032 
      8777      10005      10211      20111          0          0       5032 
      8763      10001      10211      20111          0          0       5026 
      8755      10001      10211      20111          0          0       5026 
      8759      10001      10211      20111          0          0       5026 
      8771      10001      10211      20111          0          0       5026 
      8776      10003      10211      20111          0          0       5026 
      8791      10003      10211      20111          0          0       5026 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10989      12745      10211      20149       4968      10006         29 
     11112      11432      10211      20185       4887      10031         25 
     12779      13196      10211      20151       4783      10013         17 
     13233      13703      10211      20117       4656      10004        -11 
     10423      10799      10211      20111       4829      10004         -2 
     10818      11164      10211      20111       4785      10001          8 
     11187      11553      10211      20147       4667      10016          9 
     13348      13772      10211      20185       4588      10020         34 
     15188      15670      10211      20297       4613      10057         59 
     13883      14397      10211      20111       4864      10000         -8 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10094      10379      10211      20111        102          0      20127 
      9738      10029      10211      20111        100          0      20126 
      9740      10040      10211      20111        110          0      20152 
      9738      10049      10211      20111        110          0      20150 
      9747      10059      10211      20111        110          0      20153 
      9749      10048      10211      20111        100          0      20126 
      9760      10052      10211      20111        100          0      20126 
      9752      10032      10211      20111        100          0      20126 
      9756      10032      10211      20111        100          0      20126 
      9756      10045      10211      20111        100          0      20126 


latency with memory operand: vextractf128 ..,0 / vmovaps

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     64015      75398      20211      30141      30111          0          0 
     51233      60266      20211      30140      30111          0          0 
     51013      60078      20211      30146      30111          0          0 
     63715      75035      20211      30145      30111          0          0 
     51013      59998      20211      30116      30111          0          0 
     51143      60248      20211      30122      30111          0          0 
     50971      59997      20211      30116      30111          0          0 
     51209      60250      20211      30122      30111          0          0 
     63700      75036      20211      30118      30111          0          0 
     51199      60248      20211      30122      30111          0          0 


latency with memory operand: vextractf128 ..,1 / vmovaps

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     51365      60477      20211      30128      30111          0          0 
     54920      64690      20211      30141      30111          0          0 
     51812      60937      20211      30146      30111          0          0 
     50937      60012      20211      30118      30111          0          0 
     50988      60003      20211      30112      30111          0          0 
     63764      75038      20211      30118      30111          0          0 
     63709      75037      20211      30118      30111          0          0 
     51063      60125      20211      30118      30111          0          0 
     51005      60001      20211      30112      30111          0          0 
     63700      75037      20211      30118      30111          0          0 


Throughput: vbroadcastss r128,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5383       6342      10211      10111          0          0       5000 
      4266       5032      10211      10115          0          0       5000 
      4264       5029      10211      10115          0          0       5000 
      4268       5036      10211      10115          0          0       5000 
      4248       5014      10211      10115          0          0       5000 
      4256       5014      10211      10115          0          0       5000 
      4251       5014      10211      10115          0          0       5000 
      4255       5013      10211      10115          0          0       5000 
      4263       5014      10211      10115          0          0       5000 
      4259       5013      10211      10115          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4583       5235      10211      10111       5000          0          1 
      4403       5031      10211      10115       5000          0          1 
      4395       5028      10211      10115       5000          0          1 
      4397       5031      10211      10115       5000          0          1 
      4385       5013      10211      10115       5000          0          1 
      4385       5013      10211      10115       5000          0          1 
      4390       5013      10211      10115       5000          0          1 
      4395       5014      10211      10115       5000          0          1 
      4400       5018      10211      10115       5001          0          1 
      4399       5014      10211      10115       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4938       5263      10211      10111        115          0      10163 
      4726       5033      10211      10115        109          0      10160 
      4718       5031      10211      10115        109          0      10162 
      4708       5029      10211      10115        109          0      10160 
      4694       5015      10211      10115        100          0      10128 
      4689       5013      10211      10115        100          0      10125 
      4689       5015      10211      10115        100          0      10125 
      4690       5014      10211      10115        100          0      10129 
      4698       5013      10211      10115        100          0      10125 
      4699       5014      10211      10115        100          0      10125 


Latency: vbroadcastss r128,[m] + mov

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42767      50304      20211      20127      30111          0          0 
     42459      50022      20211      20142      30111          0          0 
     42512      50007      20211      20113      30111          0          0 
     42450      50015      20211      20113      30111          0          0 
     42504      50004      20211      20112      30111          0          0 
     42451      50012      20211      20112      30111          0          0 
     42510      50008      20211      20113      30111          0          0 
     42450      50010      20211      20113      30111          0          0 
     42504      50006      20211      20112      30111          0          0 
     42452      50013      20211      20112      30111          0          0 


Throughput: vbroadcastss r256,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5371       6126      10211      10111          0          0       5000 
      4417       5035      10211      10115          0          0       5000 
      4413       5028      10211      10115          0          0       5000 
      4421       5032      10211      10115          0          0       5000 
      4403       5014      10211      10115          0          0       5000 
      4401       5013      10211      10115          0          0       5000 
      4403       5016      10211      10115          0          0       5000 
      4399       5014      10211      10115          0          0       5000 
      4395       5016      10211      10115          0          0       5000 
      4394       5013      10211      10115          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4756       5422      10211      10111       5000          0          1 
      4409       5028      10211      10115       5000          0          1 
      4411       5030      10211      10115       5000          0          1 
      4395       5014      10211      10115       5000          0          1 
      4387       5015      10211      10115       5000          0          1 
      4387       5013      10211      10115       5000          0          1 
      4386       5013      10211      10115       5000          0          1 
      4391       5014      10211      10115       5000          0          1 
      4395       5014      10211      10115       5000          0          1 
      4395       5015      10211      10115       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4605       5429      10211      10111        110          0      10147 
      4270       5032      10211      10115        110          0      10162 
      4260       5014      10211      10115        100          0      10128 
      4262       5015      10211      10115        100          0      10125 
      4264       5013      10211      10115        100          0      10125 
      4268       5014      10211      10115        100          0      10129 
      4270       5016      10211      10115        100          0      10129 
      4266       5013      10211      10115        100          0      10125 
      4266       5014      10211      10115        100          0      10128 
      4260       5014      10211      10115        100          0      10125 


Latency: vbroadcastss r256,[m] + mov

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     51329      60411      20211      20127      30111          0          0 
     62763      73853      20211      20140      30111          0          0 
     83590      62877      20211      20613      30476         61          0 
     49387      60027      20211      20174      30111          0          0 
     49494      60042      20211      20113      30111          0          0 
     49399      60011      20211      20113      30111          0          0 
     84432      66299      20212      20685      30408         70          0 
     49462      60057      20211      20113      30111          0          0 
     49440      60001      20211      20113      30111          0          0 
     49383      60014      20211      20112      30111          0          0 


Throughput: vbroadcastsd r256,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4732       5391      10211      10111          0          0       5000 
      4419       5036      10211      10115          0          0       5000 
      4423       5035      10211      10115          0          0       5000 
      4419       5028      10211      10115          0          0       5000 
      4425       5034      10211      10115          0          0       5000 
      4401       5014      10211      10115          0          0       5000 
      4401       5014      10211      10115          0          0       5000 
      4399       5015      10211      10115          0          0       5000 
      4391       5014      10211      10115          0          0       5000 
      4393       5017      10211      10115          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5661       6671      10211      10111       5000          0          1 
      4278       5036      10211      10115       5000          0          1 
      4278       5034      10211      10115       5000          0          1 
      4277       5028      10211      10115       5000          0          1 
      4265       5015      10211      10115       5000          0          1 
      4269       5013      10211      10115       5000          0          1 
      4271       5014      10211      10115       5000          0          1 
      4267       5013      10211      10115       5000          0          1 
      4267       5016      10211      10115       5001          0          1 
      4265       5015      10211      10115       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4770       5436      10211      10111        115          0      10163 
      4407       5028      10211      10115        108          0      10157 
      4391       5014      10211      10115        100          0      10125 
      4393       5017      10211      10115        100          0      10133 
      4385       5015      10211      10115        100          0      10129 
      4386       5016      10211      10115        100          0      10129 
      4387       5014      10211      10115        100          0      10128 
      4391       5013      10211      10115        100          0      10125 
      4393       5015      10211      10115        100          0      10128 
      4395       5013      10211      10115        100          0      10125 


Latency: vbroadcastsd r256,[m] + mov

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     63901      75241      20211      20127      30111          0          0 
     50956      60028      20211      20140      30111          0          0 
     62156      73126      20211      20139      30111          0          0 
     50981      60045      20211      20141      30111          0          0 
     51634      60803      20211      20146      30111          0          0 
     51027      60027      20211      20113      30111          0          0 
     50928      60014      20211      20113      30111          0          0 
     51009      60004      20211      20113      30111          0          0 
     50959      60013      20211      20113      30111          0          0 
     50954      60003      20211      20113      30111          0          0 


Throughput: vbroadcastf128 r256,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4916       5423      10211      10111          0          0       5000 
      4564       5035      10211      10115          0          0       5000 
      4562       5027      10211      10115          0          0       5000 
      4552       5013      10211      10115          0          0       5000 
      4549       5012      10211      10115          0          0       5000 
      4550       5013      10211      10115          0          0       5000 
      4546       5013      10211      10115          0          0       5000 
      4544       5015      10211      10115          0          0       5000 
      4540       5012      10211      10115          0          0       5000 
      4538       5016      10211      10115          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4741       5419      10211      10111       5000          0          1 
      4404       5035      10211      10115       5000          0          1 
      4407       5033      10211      10115       5000          0          1 
      4390       5015      10211      10115       5000          0          1 
      4395       5013      10211      10115       5000          0          1 
      4397       5014      10211      10115       5000          0          1 
      4403       5016      10211      10115       5000          0          1 
      4402       5015      10211      10115       5000          0          1 
      4407       5016      10211      10115       5000          0          1 
      4405       5014      10211      10115       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4615       5436      10211      10111        115          0      10161 
      4277       5034      10211      10115        109          0      10162 
      4271       5027      10211      10115        108          0      10158 
      4278       5030      10211      10115        108          0      10160 
      4264       5012      10211      10115        100          0      10125 
      4266       5013      10211      10115        100          0      10125 
      4270       5014      10211      10115        100          0      10133 
      4266       5013      10211      10115        100          0      10129 
      4268       5014      10211      10115        100          0      10129 
      4264       5013      10211      10115        100          0      10125 


Latency: vbroadcastf128 r256,[m] + mov

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     63942      75310      20211      20140      30111          0          0 
     63468      74744      20211      20139      30111          0          0 
     62953      74073      20211      20141      30111          0          0 
     63413      74631      20211      20141      30111          0          0 
     63292      74548      20211      20112      30111          0          0 
     60849      71645      20211      20113      30111          0          0 
     62729      73797      20211      20113      30111          0          0 
     61629      72548      20211      20121      30111          0          0 
     62878      74071      20211      20113      30111          0          0 
     63491      74739      20211      20112      30111          0          0 


Latency: blendps r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9092      10371      10227      10148      10127       3293          0 
      8772       9997      10227      10136      10127       3297          0 
      8784       9998      10227      10158      10127       3294          0 
      8781       9996      10227      10161      10127       3294          0 
      8767       9996      10227      10136      10127       3297          0 
     42222      12350      10227      10668      10494       3366          0 
      8491       9998      10227      10132      10127       3295          0 
      8494       9995      10227      10132      10127       3295          0 
      8503       9997      10227      10132      10127       3292          0 
      8495       9995      10227      10132      10127       3295          0 


Throughput: blendps r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3204       3764      10227      10127       3325       3329          0 
      2864       3365      10227      10127       3326       3333          0 
      2869       3369      10227      10127       3326       3332          0 
      2859       3365      10227      10127       3327       3333          0 
      2863       3368      10227      10127       3327       3333          0 
      2855       3357      10227      10127       3330       3332          0 
      2853       3355      10227      10127       3330       3332          0 
      2849       3355      10227      10127       3330       3332          0 
      2847       3355      10227      10127       3330       3332          0 
      2847       3356      10227      10127       3330       3332          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3324       3785      10227      10127          0          0       3347 
      2956       3372      10227      10127          0          0       3341 
      2957       3374      10227      10127          0          0       3343 
      2952       3370      10227      10127          0          0       3341 
      2940       3359      10227      10127          0          0       3340 
      2940       3359      10227      10127          0          0       3340 
      2940       3358      10227      10127          0          0       3340 
      2940       3361      10227      10127          0          0       3340 
      2936       3360      10227      10127          0          0       3340 
      2942       3359      10227      10127          0          0       3340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3227       3800      10227      10127        101          0      10152 
      2866       3368      10227      10127        109          0      10165 
      2852       3356      10227      10127        100          0      10150 
      2856       3356      10227      10127        100          0      10150 
      2858       3357      10227      10127        100          0      10150 
      2858       3360      10227      10127        100          0      10150 
      2857       3357      10227      10127        100          0      10150 
      2854       3356      10227      10127        100          0      10150 
      2853       3356      10227      10127        100          0      10150 
      2852       3356      10227      10127        100          0      10150 


Throughput: blendps r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5091       5795      10227      20127       3339       3566       5006 
      4512       5140      10227      20127       3263       3483       5005 
      4514       5143      10227      20127       3284       3513       5006 
      4480       5108      10227      20127       3290       3505       5006 
      4481       5111      10227      20127       3290       3505       5006 
      4473       5108      10227      20127       3290       3505       5006 
      4475       5108      10227      20127       3290       3505       5006 
      4470       5109      10227      20127       3290       3505       5006 
      4468       5108      10227      20127       3290       3505       5006 
      4468       5108      10227      20127       3290       3505       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5757       6577      10227      20127       5006          0       3158 
      4500       5140      10227      20127       5006          0       3253 
      4504       5141      10227      20127       5006          0       3205 
      4477       5108      10227      20127       5006          0       3206 
      4481       5108      10227      20127       5006          0       3206 
      4486       5109      10227      20127       5006          0       3206 
      4488       5110      10227      20127       5006          0       3206 
      4491       5108      10227      20127       5006          0       3206 
      4486       5109      10227      20127       5006          0       3206 
      4482       5109      10227      20127       5006          0       3206 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5037       5923      10227      20127        103          0      20156 
      4378       5145      10227      20127        105          0      20160 
      4376       5149      10227      20127        105          0      20160 
      4372       5146      10227      20127        104          0      20161 
      4368       5145      10227      20127        104          0      20161 
      4338       5114      10227      20127        101          0      20154 
      4337       5116      10227      20127        101          0      20154 
      4334       5114      10227      20127        101          0      20154 
      4334       5116      10227      20127        101          0      20154 
      4330       5114      10227      20127        101          0      20154 


Latency: blendpd r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8862      10428      10227      10146      10127       3304          0 
      8501       9996      10227      10152      10127       3297          0 
      8507       9998      10227      10132      10127       3296          0 
      8498       9997      10227      10132      10127       3296          0 
      8489       9997      10227      10132      10127       3296          0 
      8479       9995      10227      10132      10127       3296          0 
      8472       9998      10227      10132      10127       3296          0 
      8477       9998      10227      10132      10127       3296          0 
      8487       9997      10227      10132      10127       3296          0 
      8495       9997      10227      10132      10127       3296          0 


Throughput: blendpd r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3313       3786      10227      10127       3323       3329          0 
      2952       3373      10227      10127       3326       3332          0 
      2948       3372      10227      10127       3327       3333          0 
      2942       3356      10227      10127       3330       3332          0 
      2943       3356      10227      10127       3330       3332          0 
      2944       3356      10227      10127       3330       3332          0 
      2946       3357      10227      10127       3330       3332          0 
      2948       3358      10227      10127       3330       3332          0 
      2946       3356      10227      10127       3330       3332          0 
      2948       3356      10227      10127       3330       3332          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4056       4785      10227      10127          0          0       3345 
      2852       3366      10227      10127          0          0       3341 
      2855       3360      10227      10127          0          0       3339 
      2852       3357      10227      10127          0          0       3339 
      2851       3356      10227      10127          0          0       3339 
      2854       3356      10227      10127          0          0       3339 
      2853       3356      10227      10127          0          0       3339 
      2856       3359      10227      10127          0          0       3339 
      2855       3358      10227      10127          0          0       3339 
      2858       3356      10227      10127          0          0       3339 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3213       3790      10227      10127        101          0      10148 
      2855       3371      10227      10127        109          0      10167 
      2855       3366      10227      10127        109          0      10165 
      2845       3357      10227      10127        100          0      10150 
      2853       3359      10227      10127        100          0      10150 
      2848       3357      10227      10127        100          0      10150 
      2851       3356      10227      10127        100          0      10150 
      2856       3356      10227      10127        100          0      10150 
      2857       3356      10227      10127        100          0      10150 
      2856       3360      10227      10127        100          0      10150 


Throughput: blendpd r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5079       5785      10227      20127       3268       3520       5005 
      4514       5141      10227      20127       3284       3513       5006 
      4487       5108      10227      20127       3290       3505       5006 
      4485       5108      10227      20127       3290       3505       5006 
      4482       5109      10227      20127       3290       3505       5006 
      4476       5108      10227      20127       3290       3505       5006 
      4476       5108      10227      20127       3290       3505       5006 
      4475       5108      10227      20127       3290       3505       5006 
      4469       5108      10227      20127       3290       3505       5006 
      4469       5108      10227      20127       3290       3505       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5349       6501      10227      20127       5006          0       3151 
      4235       5146      10227      20127       5005          0       3255 
      4237       5146      10227      20127       5006          0       3253 
      4241       5146      10227      20127       5006          0       3205 
      4219       5113      10227      20127       5006          0       3206 
      4220       5116      10227      20127       5006          0       3261 
      4221       5114      10227      20127       5006          0       3285 
      4219       5114      10227      20127       5006          0       3250 
      4216       5114      10227      20127       5006          0       3242 
      4215       5114      10227      20127       5006          0       3247 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4687       5896      10227      20127        101          0      20155 
      4230       5139      10227      20127        103          0      20161 
      4225       5140      10227      20127        103          0      20161 
      4199       5108      10227      20127        100          0      20154 
      4197       5108      10227      20127        100          0      20154 
      4205       5109      10227      20127        100          0      20154 
      4207       5110      10227      20127        100          0      20154 
      4205       5108      10227      20127        100          0      20154 
      4209       5109      10227      20127        100          0      20154 
      4209       5109      10227      20127        100          0      20154 


Latency: vblendps r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8848      10397      10227      10147      10127       3304          0 
      8499       9996      10227      10133      10127       3295          0 
      8491       9996      10227      10149      10127       3297          0 
      8483       9997      10227      10132      10127       3295          0 
      8473       9997      10227      10133      10127       3295          0 
      8473       9996      10227      10133      10127       3295          0 
      8480       9996      10227      10133      10127       3295          0 
      8491       9996      10227      10133      10127       3295          0 
      8499       9996      10227      10132      10127       3295          0 
      8509       9997      10227      10132      10127       3295          0 


Throughput: vblendps r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3196       3756      10227      10127       3323       3332          0 
      2877       3380      10227      10127       3328       3333          0 
      2855       3357      10227      10127       3328       3333          0 
      2852       3358      10227      10127       3328       3333          0 
      2857       3361      10227      10127       3328       3333          0 
      2849       3358      10227      10127       3328       3333          0 
      2849       3357      10227      10127       3328       3333          0 
      2849       3357      10227      10127       3328       3333          0 
      2845       3357      10227      10127       3328       3333          0 
      2849       3360      10227      10127       3328       3333          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3329       3803      10227      10127          0          0       3347 
      2962       3384      10227      10127          0          0       3340 
      2944       3361      10227      10127          0          0       3340 
      2950       3365      10227      10127          0          0       3340 
      2948       3362      10227      10127          0          0       3340 
      2946       3357      10227      10127          0          0       3340 
      2946       3361      10227      10127          0          0       3340 
      2950       3359      10227      10127          0          0       3340 
      2954       3361      10227      10127          0          0       3340 
      2949       3361      10227      10127          0          0       3340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3453       3809      10227      10127        101          0      10156 
      3061       3379      10227      10127        104          0      10152 
      3065       3381      10227      10127        104          0      10152 
      3047       3356      10227      10127        100          0      10142 
      3051       3359      10227      10127        100          0      10142 
      3047       3358      10227      10127        100          0      10142 
      3044       3358      10227      10127        100          0      10142 
      3039       3356      10227      10127        100          0      10142 
      3039       3356      10227      10127        100          0      10142 
      3039       3357      10227      10127        100          0      10142 


Throughput: vblendps r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5783       6788      10227      20127       3335       3548       5006 
      4380       5143      10227      20127       3264       3483       5006 
      4380       5145      10227      20127       3250       3485       5005 
      4372       5142      10227      20127       3285       3513       5006 
      4346       5113      10227      20127       3291       3505       5006 
      4345       5113      10227      20127       3291       3505       5006 
      4342       5111      10227      20127       3291       3505       5006 
      4340       5113      10227      20127       3291       3505       5006 
      4334       5113      10227      20127       3291       3505       5006 
      4334       5112      10227      20127       3291       3505       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     20508      13213      10228      20421       5025          2       2681 
      4859       5348      10227      20127       5006          0       3182 
      4669       5144      10227      20127       5006          0       3205 
      4637       5112      10227      20127       5006          0       3206 
      4637       5112      10227      20127       5006          0       3206 
      4633       5110      10227      20127       5006          0       3206 
      4631       5112      10227      20127       5006          0       3206 
      4627       5111      10227      20127       5006          0       3206 
      4619       5111      10227      20127       5006          0       3206 
      4623       5113      10227      20127       5006          0       3206 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5276       6029      10227      20127        102          0      20155 
      4706       5375      10227      20127        103          0      20159 
      4505       5142      10227      20127        103          0      20159 
      4482       5112      10227      20127        101          0      20154 
      4486       5113      10227      20127        101          0      20154 
      4486       5111      10227      20127        101          0      20154 
      4489       5112      10227      20127        101          0      20154 
      4494       5112      10227      20127        101          0      20154 
      4492       5111      10227      20127        101          0      20154 
      4495       5113      10227      20127        101          0      20154 


Latency: vblendps r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     10035      11443      10227      10147      10127       3287          0 
      8754       9995      10227      10158      10127       3294          0 
      8740       9995      10227      10147      10127       3296          0 
      8752       9996      10227      10136      10127       3294          0 
      8758       9996      10227      10136      10127       3295          0 
      8768       9998      10227      10136      10127       3294          0 
      8775       9995      10227      10136      10127       3295          0 
      8782       9997      10227      10136      10127       3294          0 
      8770       9995      10227      10137      10127       3295          0 
      8762       9998      10227      10136      10127       3294          0 


Throughput: vblendps r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6828       7754      10227      10316       3325       3319         -1 
      6607       7537      10227      10316       3328       3316          0 
      6364       7238      10227      10316       3355       3344          1 
      6567       7206      10227      10295       3337       3338          1 
      6621       7293      10227      10295       3351       3321          1 
      6155       7319      10227      10295       3334       3336         -1 
      5916       6771      10227      10274       3293       3331          0 
      5873       6970      10227      10295       3341       3311          0 
      5896       6768      10227      10295       3316       3335          1 
      5937       6782      10227      10274       3309       3316         -1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3737       4275      10227      10127          0          0       3346 
      2964       3391      10227      10127          0          0       3341 
      2960       3385      10227      10127          0          0       3340 
      2941       3360      10227      10127          0          0       3340 
      2940       3359      10227      10127          0          0       3340 
      2940       3356      10227      10127          0          0       3340 
      2946       3360      10227      10127          0          0       3340 
      2942       3359      10227      10127          0          0       3340 
      2948       3363      10227      10127          0          0       3340 
      2946       3358      10227      10127          0          0       3340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3492       3989      10227      10127        102          0      10151 
      2959       3382      10227      10127        104          0      10156 
      2936       3359      10227      10127        100          0      10146 
      2936       3358      10227      10127        100          0      10146 
      2940       3358      10227      10127        100          0      10146 
      2940       3357      10227      10127        100          0      10146 
      2942       3362      10227      10127        100          0      10146 
      2940       3359      10227      10127        100          0      10146 
      2944       3358      10227      10127        100          0      10146 
      2946       3356      10227      10127        100          0      10146 


Throughput: vblendps r256,[m256],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4931       5800      10227      20127       3451       3464       5006 
      4367       5134      10227      20127       3412       3425       5006 
      4336       5105      10227      20127       3408       3418       5006 
      4334       5105      10227      20127       3408       3418       5006 
      4328       5105      10227      20127       3408       3418       5006 
      4330       5105      10227      20127       3408       3418       5006 
      4329       5104      10227      20127       3408       3418       5006 
      4334       5107      10227      20127       3408       3418       5006 
      4333       5104      10227      20127       3408       3418       5006 
      4334       5104      10227      20127       3408       3418       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5071       5770      10227      20127       5005          0       3100 
      4514       5143      10227      20127       5006          0       3118 
      4512       5141      10227      20127       5006          0       3164 
      4480       5110      10227      20127       5006          0       3175 
      4477       5110      10227      20127       5006          0       3175 
      4473       5113      10227      20127       5006          0       3175 
      4476       5110      10227      20127       5006          0       3175 
      4472       5110      10227      20127       5006          0       3175 
      4474       5114      10227      20127       5006          0       3175 
      4476       5110      10227      20127       5006          0       3175 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4992       5707      10227      20127        101          0      20156 
      4492       5137      10227      20127        102          0      20159 
      4470       5107      10227      20127        100          0      20154 
      4472       5104      10227      20127        100          0      20154 
      4473       5105      10227      20127        100          0      20154 
      4477       5106      10227      20127        100          0      20154 
      4478       5105      10227      20127        100          0      20154 
      4482       5105      10227      20127        100          0      20154 
      4484       5105      10227      20127        100          0      20154 
      4479       5105      10227      20127        100          0      20154 


Latency: vblendpd r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9115      10402      10227      10144      10127       3297          0 
      8746       9994      10227      10136      10127       3295          0 
      8746       9996      10227      10152      10127       3297          0 
      8756       9994      10227      10137      10127       3295          0 
      8768       9998      10227      10136      10127       3294          0 
      8776       9995      10227      10136      10127       3295          0 
      8783       9996      10227      10136      10127       3294          0 
      8778       9994      10227      10136      10127       3295          0 
      8768       9996      10227      10136      10127       3294          0 
      8758       9994      10227      10136      10127       3295          0 


Throughput: vblendpd r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3234       3802      10227      10127       3323       3332          0 
      2869       3373      10227      10127       3327       3333          0 
      2871       3382      10227      10127       3328       3333          0 
      2849       3357      10227      10127       3328       3333          0 
      2851       3360      10227      10127       3328       3333          0 
      2847       3358      10227      10127       3328       3333          0 
      2849       3358      10227      10127       3328       3333          0 
      2851       3361      10227      10127       3328       3333          0 
      2849       3360      10227      10127       3328       3333          0 
      2845       3360      10227      10127       3328       3333          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3822       4641      10227      10127          0          0       3346 
      2783       3382      10227      10127          0          0       3340 
      2762       3360      10227      10127          0          0       3340 
      2760       3357      10227      10127          0          0       3340 
      2760       3357      10227      10127          0          0       3340 
      2760       3357      10227      10127          0          0       3340 
      2765       3356      10227      10127          0          0       3340 
      2764       3359      10227      10127          0          0       3340 
      2764       3357      10227      10127          0          0       3340 
      2764       3357      10227      10127          0          0       3340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3187       3755      10227      10127        101          0      10150 
      2868       3381      10227      10127        103          0      10155 
      2846       3358      10227      10127        100          0      10150 
      2844       3357      10227      10127        100          0      10150 
      2844       3357      10227      10127        100          0      10150 
      2844       3357      10227      10127        100          0      10150 
      2847       3360      10227      10127        100          0      10150 
      2848       3358      10227      10127        100          0      10150 
      2846       3357      10227      10127        100          0      10150 
      2846       3357      10227      10127        100          0      10150 


Throughput: vblendpd r128,[m128],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4799       5637      10227      20127       3324       3456       5005 
      4371       5138      10227      20127       3263       3483       5005 
      4367       5137      10227      20127       3284       3513       5006 
      4337       5104      10227      20127       3290       3505       5006 
      4336       5108      10227      20127       3290       3505       5006 
      4332       5105      10227      20127       3290       3505       5006 
      4330       5104      10227      20127       3290       3505       5006 
      4328       5107      10227      20127       3290       3505       5006 
      4325       5104      10227      20127       3290       3505       5006 
      4330       5104      10227      20127       3290       3505       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4720       5567      10227      20127       5006          0       3209 
      4360       5139      10227      20127       5006          0       3267 
      4362       5138      10227      20127       5006          0       3205 
      4335       5105      10227      20127       5006          0       3206 
      4341       5106      10227      20127       5006          0       3206 
      4342       5106      10227      20127       5006          0       3206 
      4345       5106      10227      20127       5006          0       3206 
      4351       5107      10227      20127       5006          0       3206 
      4345       5105      10227      20127       5006          0       3206 
      4344       5105      10227      20127       5006          0       3206 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4849       5527      10227      20127        101          0      20153 
      4502       5135      10227      20127        102          0      20159 
      4496       5135      10227      20127        102          0      20159 
      4470       5104      10227      20127        100          0      20154 
      4467       5107      10227      20127        100          0      20154 
      4469       5104      10227      20127        100          0      20154 
      4475       5104      10227      20127        100          0      20154 
      4479       5108      10227      20127        100          0      20154 
      4478       5104      10227      20127        100          0      20154 
      4482       5104      10227      20127        100          0      20154 


Latency: vblendpd r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9268      10556      10227      10158      10127       3296          0 
      8766       9995      10227      10145      10127       3297          0 
      8761       9998      10227      10132      10127       3295          0 
      8747       9996      10227      10133      10127       3295          0 
      8743       9996      10227      10133      10127       3295          0 
      8753       9996      10227      10133      10127       3295          0 
      8761       9996      10227      10132      10127       3295          0 
      8771       9998      10227      10132      10127       3295          0 
      8780       9997      10227      10133      10127       3295          0 
      8774       9996      10227      10133      10127       3295          0 


Throughput: vblendpd r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3440       3936      10227      10127       3308       3328          0 
      2944       3367      10227      10127       3327       3333          0 
      2958       3381      10227      10127       3328       3333          0 
      2957       3379      10227      10127       3328       3333          0 
      2938       3357      10227      10127       3328       3333          0 
      2942       3360      10227      10127       3328       3333          0 
      2938       3356      10227      10127       3328       3333          0 
      2940       3356      10227      10127       3328       3333          0 
      2944       3356      10227      10127       3328       3333          0 
      2946       3358      10227      10127       3328       3333          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3301       3784      10227      10127          0          0       3367 
      2948       3370      10227      10127          0          0       3341 
      2962       3380      10227      10127          0          0       3340 
      2942       3358      10227      10127          0          0       3340 
      2945       3362      10227      10127          0          0       3340 
      2948       3357      10227      10127          0          0       3340 
      2944       3359      10227      10127          0          0       3340 
      2946       3357      10227      10127          0          0       3340 
      2950       3357      10227      10127          0          0       3340 
      2952       3361      10227      10127          0          0       3340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3322       3793      10227      10127        102          0      10147 
      2940       3358      10227      10127        100          0      10154 
      2960       3379      10227      10127        104          0      10152 
      2938       3358      10227      10127        100          0      10150 
      2942       3362      10227      10127        100          0      10150 
      2938       3358      10227      10127        100          0      10154 
      2940       3358      10227      10127        100          0      10150 
      2938       3359      10227      10127        100          0      10150 
      2942       3358      10227      10127        100          0      10150 
      2952       3363      10227      10127        100          0      10150 


Throughput: vblendpd r256,[m256],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4792       5641      10227      20127       3439       3448       5006 
      4365       5135      10227      20127       3423       3470       5005 
      4366       5137      10227      20127       3423       3473       5006 
      4366       5138      10227      20127       3412       3425       5006 
      4344       5104      10227      20127       3408       3418       5006 
      4347       5105      10227      20127       3408       3418       5006 
      4348       5105      10227      20127       3408       3418       5006 
      4344       5105      10227      20127       3408       3418       5006 
      4342       5105      10227      20127       3408       3418       5006 
      4344       5104      10227      20127       3408       3418       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4809       5658      10227      20127       5006          0       3144 
      4365       5141      10227      20127       5006          0       3105 
      4355       5134      10227      20127       5006          0       3118 
      4361       5139      10227      20127       5006          0       3164 
      4330       5106      10227      20127       5006          0       3175 
      4329       5105      10227      20127       5006          0       3175 
      4332       5106      10227      20127       5006          0       3175 
      4334       5105      10227      20127       5006          0       3175 
      4340       5105      10227      20127       5006          0       3175 
      4338       5104      10227      20127       5006          0       3175 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5130       5863      10227      20127        101          0      20156 
      4493       5137      10227      20127        102          0      20158 
      4494       5137      10227      20127        102          0      20159 
      4496       5135      10227      20127        102          0      20159 
      4475       5105      10227      20127        100          0      20154 
      4477       5104      10227      20127        100          0      20154 
      4484       5107      10227      20127        100          0      20154 
      4482       5105      10227      20127        100          0      20154 
      4483       5104      10227      20127        100          0      20154 
      4490       5108      10227      20127        100          0      20154 


Latency: blendvps r128,r128,xmm0

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8665      10192      10211      10157      10111       3298          0 
      8483       9991      10211      10140      10115       3300          0 
      8473       9991      10211      10145      10115       3299          0 
      8469       9991      10211      10149      10115       3304          0 
      8475       9992      10211      10124      10115       3305          0 
      8483       9991      10211      10123      10115       3305          0 
      8493       9991      10211      10124      10115       3305          0 
      8502       9991      10211      10124      10115       3305          0 
      8503       9991      10211      10124      10115       3305          0 
      8495       9992      10211      10124      10115       3305          0 


Throughput: blendvps r128,r128,xmm0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      7678       8750      10211      10111       3288       3332          0 
      7503       8560      10211      10115       3298       3315          0 
      7482       8536      10211      10115       3296       3333          0 
      7478       8544      10211      10115       3290       3336          0 
      7474       8543      10211      10115       3290       3336          0 
      7483       8545      10211      10115       3290       3336          0 
      7490       8544      10211      10115       3290       3336          0 
      7494       8544      10211      10115       3290       3336          0 
      7504       8544      10211      10115       3290       3336          0 
      7508       8544      10211      10115       3290       3336          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7680       8776      10211      10111          0          0       3384 
      7533       8609      10211      10115          0          0       3378 
      7471       8529      10211      10115          0          0       3374 
      7490       8544      10211      10115          0          0       3375 
      7500       8544      10211      10115          0          0       3375 
      7506       8544      10211      10115          0          0       3375 
      7506       8545      10211      10115          0          0       3375 
      7498       8543      10211      10115          0          0       3375 
      7490       8545      10211      10115          0          0       3375 
      7482       8544      10211      10115          0          0       3375 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      7464       8787      10211      10111        109          0      10142 
      7290       8572      10211      10115        107          0      10152 
      7274       8545      10211      10115        107          0      10152 
      7266       8536      10211      10115        109          0      10156 
      7264       8544      10211      10115         99          0      10122 
      7256       8544      10211      10115         99          0      10122 
      7250       8544      10211      10115         99          0      10122 
      7242       8545      10211      10115         99          0      10122 
      7244       8543      10211      10115        100          0      10122 
      7248       8544      10211      10115         99          0      10122 


Throughput: blendvps r128,[m128],xmm0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      7541       9155      10211      20111       3338       3344       5003 
      7297       8866      10211      20115       3354       3300       5003 
      7261       8830      10211      20115       3344       3323       5004 
      7245       8817      10211      20115       3345       3305       5003 
      7257       8826      10211      20115       3347       3304       5003 
      7326       8899      10211      20115       3341       3326       5003 
      7285       8840      10211      20115       3345       3314       5004 
      7279       8825      10211      20115       3347       3304       5003 
      7283       8824      10211      20115       3347       3304       5003 
      7340       8898      10211      20115       3341       3326       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8263       9122      10211      20111       5003          0       3293 
      8031       8879      10211      20115       5004          0       3339 
      7972       8818      10211      20115       5003          0       3351 
      8051       8899      10211      20115       5003          0       3334 
      7997       8824      10211      20115       5003          0       3350 
      8003       8825      10211      20115       5003          0       3350 
      8012       8825      10211      20115       5003          0       3350 
      8082       8898      10211      20115       5003          0       3334 
      8002       8824      10211      20115       5003          0       3350 
      7995       8825      10211      20115       5003          0       3350 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      7731       9089      10211      20111        103          0      20138 
      7482       8789      10211      20115        109          0      20162 
      7557       8888      10211      20115        107          0      20161 
      7486       8811      10211      20115        103          0      20152 
      7500       8840      10211      20115         99          0      20138 
      7499       8840      10211      20115         99          0      20134 
      7492       8839      10211      20115         99          0      20134 
      7496       8839      10211      20115         99          0      20134 
      7502       8839      10211      20115         99          0      20134 
      7512       8839      10211      20115         99          0      20134 


Latency: pblendvb r128,r128,xmm0

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     15665      17887      10211      10119      10111       3301          0 
     14577      16650      10211      10139      10115       3300          0 
     14599      16649      10211      10141      10115       3297          0 
     14623      16648      10211      10119      10115       3298          0 
     14615      16647      10211      10119      10115       3297          0 
     14589      16650      10211      10119      10115       3297          0 
     14569      16648      10211      10119      10115       3298          0 
     14585      16649      10211      10119      10115       3297          0 
     14609      16649      10211      10119      10115       3298          0 
     14621      16649      10211      10119      10115       3297          0 


Throughput: pblendvb r128,r128,xmm0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      7657       8731      10211      10111       3291       3332          0 
      7513       8556      10211      10115       3290       3324          0 
      7505       8536      10211      10115       3296       3337          0 
      7503       8544      10211      10115       3290       3336          0 
      7499       8544      10211      10115       3290       3336          0 
      7494       8544      10211      10115       3290       3336          0 
      7484       8545      10211      10115       3290       3336          0 
      7478       8543      10211      10115       3290       3336          0 
      7481       8544      10211      10115       3290       3336          0 
      7488       8543      10211      10115       3290       3336          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7450       8757      10211      10111          0          0       3382 
      7276       8561      10211      10115          0          0       3374 
      7248       8536      10211      10115          0          0       3372 
      7246       8544      10211      10115          0          0       3375 
      7244       8543      10211      10115          0          0       3375 
      7243       8543      10211      10115          0          0       3375 
      7252       8543      10211      10115          0          0       3375 
      7256       8543      10211      10115          0          0       3375 
      7262       8544      10211      10115          0          0       3375 
      7273       8542      10211      10115          0          0       3375 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      7633       8718      10211      10111        110          0      10135 
      7496       8558      10211      10115        106          0      10158 
      7518       8572      10211      10115        107          0      10152 
      7508       8551      10211      10115        106          0      10148 
      7496       8531      10211      10115        109          0      10155 
      7506       8545      10211      10115         99          0      10122 
      7500       8543      10211      10115        100          0      10122 
      7491       8545      10211      10115         99          0      10122 
      7483       8544      10211      10115        100          0      10122 
      7477       8544      10211      10115         99          0      10122 


Throughput: pblendvb r128,[m128],xmm0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8544       9118      10211      20111       3355       3364       5003 
      8166       8711      10211      20115       3347       3280       5003 
      8290       8832      10211      20115       3349       3317       5003 
      8293       8825      10211      20115       3347       3304       5003 
      8282       8824      10211      20115       3347       3304       5003 
      8338       8898      10211      20115       3341       3326       5003 
      8279       8841      10211      20115       3345       3314       5004 
      8259       8826      10211      20115       3347       3304       5003 
      8259       8825      10211      20115       3347       3304       5003 
      8336       8898      10211      20115       3341       3326       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8076       9206      10211      20111       5003          0       3298 
      7782       8863      10211      20115       5004          0       3355 
      7790       8863      10211      20115       5004          0       3354 
      7742       8816      10211      20115       5003          0       3344 
      7798       8887      10211      20115       5003          0       3348 
      7735       8824      10211      20115       5003          0       3350 
      7727       8824      10211      20115       5003          0       3350 
      7723       8824      10211      20115       5003          0       3350 
      7785       8886      10211      20115       5003          0       3348 
      7739       8824      10211      20115       5003          0       3350 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      7580       9196      10211      20111        102          0      20134 
      7309       8879      10211      20115        106          0      20151 
      7271       8839      10211      20115        102          0      20146 
      7249       8817      10211      20115        108          0      20160 
      7259       8824      10211      20115         99          0      20130 
      7329       8904      10211      20115        100          0      20131 
      7273       8825      10211      20115        100          0      20130 
      7281       8824      10211      20115        100          0      20130 
      7286       8824      10211      20115        100          0      20130 
      7350       8905      10211      20115        101          0      20131 


Latency: vblendvps r128,r128,r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17252      20347      10227      20151      20127       6570          0 
     16978      19996      10227      20159      20127       6566          0 
     17010      19997      10227      20138      20127       6572          0 
     17011      19997      10227      20138      20127       6572          0 
     16978      19996      10227      20135      20127       6569          0 
     16956      19998      10227      20138      20127       6572          0 
     16984      19996      10227      20135      20127       6569          0 
     17016      19997      10227      20138      20127       6572          0 
     17003      19997      10227      20135      20127       6569          0 
     16970      19997      10227      20138      20127       6572          0 


Throughput: vblendvps r128,r128,r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8871      10457      10227      20127       6212       6452          0 
      8546      10061      10227      20127       6212       6451          0 
      8532      10034      10227      20127       6213       6452          0 
      8541      10034      10227      20127       6213       6452          0 
      8539      10033      10227      20127       6213       6452          0 
      8531      10035      10227      20127       6213       6452          0 
      8520      10033      10227      20127       6213       6452          0 
      8513      10032      10227      20127       6213       6452          0 
      8507      10034      10227      20127       6213       6452          0 
      8511      10033      10227      20127       6213       6452          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9138      10426      10227      20127          0          0       7340 
      8832      10063      10227      20127          0          0       7341 
      8812      10034      10227      20127          0          0       7340 
      8814      10033      10227      20127          0          0       7340 
      8808      10034      10227      20127          0          0       7340 
      8796      10034      10227      20127          0          0       7340 
      8784      10033      10227      20127          0          0       7340 
      8781      10035      10227      20127          0          0       7340 
      8783      10033      10227      20127          0          0       7340 
      8798      10033      10227      20127          0          0       7340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9891      11282      10227      20127        102          0      20145 
      8838      10064      10227      20127        110          0      20165 
      8841      10067      10227      20127        106          0      20155 
      8804      10032      10227      20127        100          0      20139 
      8793      10034      10227      20127        100          0      20139 
      8784      10033      10227      20127        100          0      20139 
      8778      10034      10227      20127        100          0      20139 
      8785      10033      10227      20127        100          0      20139 
      8792      10033      10227      20127        100          0      20139 
      8804      10035      10227      20127        100          0      20139 


Throughput: vblendvps r128,r128,[m128],r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8983      10244      10227      30127       6398       6311       5003 
      8810      10062      10227      30127       6383       6299       5003 
      8804      10064      10227      30127       6383       6299       5003 
      8810      10062      10227      30127       6382       6299       5003 
      8792      10030      10227      30127       6387       6298       5003 
      8804      10033      10227      30127       6387       6298       5003 
      8810      10031      10227      30127       6387       6298       5003 
      8806      10031      10227      30127       6387       6298       5003 
      8796      10031      10227      30127       6387       6298       5003 
      8794      10032      10227      30127       6387       6298       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8478      10271      10227      30127       5003          0       7331 
      8301      10063      10227      30127       5003          0       7325 
      8296      10064      10227      30127       5003          0       7323 
      8284      10063      10227      30127       5003          0       7323 
      8248      10032      10227      30127       5003          0       7320 
      8248      10034      10227      30127       5003          0       7320 
      8250      10031      10227      30127       5003          0       7320 
      8262      10031      10227      30127       5003          0       7320 
      8270      10031      10227      30127       5003          0       7320 
      8276      10031      10227      30127       5003          0       7320 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9189      10499      10227      30127        101          0      30149 
      8819      10067      10227      30127        110          0      30164 
      8828      10064      10227      30127        110          0      30164 
      8808      10031      10227      30127        100          0      30146 
      8820      10031      10227      30127        100          0      30146 
      8812      10031      10227      30127        100          0      30146 
      8800      10030      10227      30127        100          0      30146 
      8793      10033      10227      30127        100          0      30146 
      8784      10031      10227      30127        100          0      30146 
      8782      10031      10227      30127        100          0      30146 


Latency: vblendvps r256,r256,r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     16911      20571      10227      20150      20127       6547          0 
     16457      19997      10227      20185      20127       6550          0 
     16487      19999      10227      20135      20127       6547          0 
     16499      19999      10227      20135      20127       6547          0 
     16467      19997      10227      20135      20127       6547          0 
     16440      19999      10227      20135      20127       6547          0 
     16457      20000      10227      20135      20127       6547          0 
     16490      19999      10227      20135      20127       6547          0 
     16500      19999      10227      20135      20127       6547          0 
     16464      20000      10227      20135      20127       6547          0 


Throughput: vblendvps r256,r256,r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9016      10618      10227      20127       6212       6452          0 
      8557      10068      10227      20127       6212       6451          0 
      8537      10033      10227      20127       6213       6452          0 
      8542      10033      10227      20127       6213       6452          0 
      8536      10035      10227      20127       6213       6452          0 
      8521      10033      10227      20127       6213       6452          0 
      8513      10033      10227      20127       6213       6452          0 
      8505      10034      10227      20127       6213       6452          0 
      8509      10033      10227      20127       6213       6452          0 
      8520      10033      10227      20127       6213       6452          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9020      10599      10227      20127          0          0       7340 
      8556      10065      10227      20127          0          0       7340 
      8550      10066      10227      20127          0          0       7341 
      8513      10035      10227      20127          0          0       7340 
      8505      10033      10227      20127          0          0       7340 
      8507      10033      10227      20127          0          0       7340 
      8523      10036      10227      20127          0          0       7340 
      8528      10034      10227      20127          0          0       7340 
      8537      10033      10227      20127          0          0       7340 
      8543      10035      10227      20127          0          0       7340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8747      10625      10227      20127        105          0      20150 
      8273      10061      10227      20127        106          0      20155 
      8267      10064      10227      20127        106          0      20155 
      8253      10035      10227      20127        100          0      20139 
      8265      10033      10227      20127        100          0      20139 
      8269      10033      10227      20127        100          0      20139 
      8279      10034      10227      20127        100          0      20139 
      8273      10033      10227      20127        100          0      20139 
      8267      10034      10227      20127        100          0      20139 
      8259      10035      10227      20127        100          0      20139 


Throughput: vblendvps r256,r256,[m256],r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8820      10391      10227      30127       6096       6644       5003 
      8551      10064      10227      30127       6077       6637       5003 
      8563      10068      10227      30127       6078       6634       5003 
      8563      10063      10227      30127       6079       6638       5003 
      8561      10063      10227      30127       6077       6637       5003 
      8523      10032      10227      30127       6078       6640       5003 
      8510      10029      10227      30127       6078       6640       5003 
      8505      10035      10227      30127       6078       6640       5003 
      8503      10032      10227      30127       6078       6640       5003 
      8513      10031      10227      30127       6078       6640       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8824      10410      10227      30127       5003          0       7289 
      8538      10064      10227      30127       5003          0       7290 
      8515      10031      10227      30127       5003          0       7286 
      8529      10031      10227      30127       5003          0       7286 
      8536      10031      10227      30127       5003          0       7286 
      8538      10032      10227      30127       5003          0       7286 
      8527      10034      10227      30127       5003          0       7286 
      8517      10031      10227      30127       5003          0       7286 
      8506      10031      10227      30127       5003          0       7286 
      8501      10031      10227      30127       5003          0       7286 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8866      10419      10227      30127        105          0      30155 
      8556      10067      10227      30127        110          0      30164 
      8550      10068      10227      30127        110          0      30164 
      8535      10063      10227      30127        110          0      30164 
      8501      10031      10227      30127        100          0      30146 
      8509      10031      10227      30127        100          0      30146 
      8517      10031      10227      30127        100          0      30146 
      8526      10032      10227      30127        100          0      30146 
      8536      10032      10227      30127        100          0      30146 
      8539      10031      10227      30127        100          0      30146 


Latency: vblendvpd r128,r128,r128,r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17283      20383      10227      20148      20127       6550          0 
     16972      19997      10227      20161      20127       6550          0 
     17014      19998      10227      20135      20127       6547          0 
     17012      19998      10227      20135      20127       6547          0 
     16979      19998      10227      20135      20127       6547          0 
     16958      19998      10227      20135      20127       6547          0 
     16984      19996      10227      20135      20127       6547          0 
     17018      19999      10227      20135      20127       6547          0 
     17006      19999      10227      20135      20127       6547          0 
     16976      19998      10227      20135      20127       6547          0 


Throughput: vblendvpd r128,r128,r128,r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9157      10462      10227      20127       6212       6452          0 
      8806      10064      10227      20127       6212       6451          0 
      8789      10033      10227      20127       6213       6452          0 
      8798      10032      10227      20127       6213       6452          0 
      8809      10034      10227      20127       6213       6452          0 
      8814      10033      10227      20127       6213       6452          0 
      8806      10034      10227      20127       6213       6452          0 
      8796      10033      10227      20127       6213       6452          0 
      8785      10033      10227      20127       6213       6452          0 
      8780      10035      10227      20127       6213       6452          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8866      10455      10227      20127          0          0       7340 
      8548      10067      10227      20127          0          0       7340 
      8556      10066      10227      20127          0          0       7341 
      8562      10064      10227      20127          0          0       7341 
      8544      10034      10227      20127          0          0       7340 
      8536      10033      10227      20127          0          0       7340 
      8529      10034      10227      20127          0          0       7340 
      8519      10034      10227      20127          0          0       7340 
      8507      10034      10227      20127          0          0       7340 
      8509      10034      10227      20127          0          0       7340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9176      10456      10227      20127        101          0      20142 
      8840      10065      10227      20127        110          0      20162 
      8844      10066      10227      20127        106          0      20155 
      8808      10034      10227      20127        100          0      20139 
      8794      10033      10227      20127        100          0      20139 
      8786      10033      10227      20127        100          0      20139 
      8781      10035      10227      20127        100          0      20139 
      8788      10033      10227      20127        100          0      20139 
      8794      10033      10227      20127        100          0      20139 
      8805      10034      10227      20127        100          0      20139 


Throughput: vblendvpd r128,r128,[m128],r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8705      10266      10227      30127       6402       6309       5003 
      8543      10066      10227      30127       6382       6297       5003 
      8549      10064      10227      30127       6383       6299       5003 
      8562      10065      10227      30127       6382       6299       5003 
      8546      10034      10227      30127       6387       6298       5003 
      8538      10031      10227      30127       6387       6298       5003 
      8525      10031      10227      30127       6387       6298       5003 
      8521      10031      10227      30127       6387       6298       5003 
      8510      10032      10227      30127       6387       6298       5003 
      8509      10033      10227      30127       6387       6298       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8996      10255      10227      30127       5003          0       7332 
      8818      10066      10227      30127       5003          0       7323 
      8776      10031      10227      30127       5003          0       7320 
      8783      10031      10227      30127       5003          0       7320 
      8790      10031      10227      30127       5003          0       7320 
      8800      10032      10227      30127       5003          0       7320 
      8814      10033      10227      30127       5003          0       7320 
      8814      10033      10227      30127       5003          0       7320 
      8804      10031      10227      30127       5003          0       7320 
      8790      10031      10227      30127       5003          0       7320 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9007      10269      10227      30127        106          0      30158 
      8817      10065      10227      30127        110          0      30164 
      8807      10063      10227      30127        110          0      30164 
      8813      10065      10227      30127        110          0      30164 
      8791      10031      10227      30127        100          0      30146 
      8801      10030      10227      30127        100          0      30146 
      8811      10033      10227      30127        100          0      30146 
      8811      10031      10227      30127        100          0      30146 
      8803      10031      10227      30127        100          0      30146 
      8795      10031      10227      30127        100          0      30146 


Latency: vblendvpd r256,r256,r256,r256,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18019      20513      10227      20161      20127       6549          0 
     17537      19997      10227      20135      20127       6547          0 
     17501      19999      10227      20157      20127       6548          0 
     17525      20000      10227      20135      20127       6547          0 
     17561      19998      10227      20135      20127       6547          0 
     17561      19998      10227      20135      20127       6547          0 
     17523      19999      10227      20135      20127       6547          0 
     17502      19998      10227      20135      20127       6547          0 
     17539      20000      10227      20135      20127       6547          0 
     17567      19997      10227      20135      20127       6547          0 


Throughput: vblendvpd r256,r256,r256,r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9270      10599      10227      20127       6212       6452          0 
      8810      10064      10227      20127       6212       6451          0 
      8793      10034      10227      20127       6213       6452          0 
      8804      10033      10227      20127       6213       6452          0 
      8809      10033      10227      20127       6213       6452          0 
      8814      10035      10227      20127       6213       6452          0 
      8802      10033      10227      20127       6213       6452          0 
      8792      10033      10227      20127       6213       6452          0 
      8785      10034      10227      20127       6213       6452          0 
      8775      10033      10227      20127       6213       6452          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9129      10408      10227      20128          0          0       7340 
      8814      10063      10227      20127          0          0       7340 
      8807      10065      10227      20127          0          0       7341 
      8782      10035      10227      20127          0          0       7340 
      8792      10032      10227      20127          0          0       7340 
      8801      10034      10227      20127          0          0       7340 
      8808      10034      10227      20127          0          0       7340 
      8818      10034      10227      20127          0          0       7340 
      8810      10033      10227      20127          0          0       7340 
      8796      10033      10227      20127          0          0       7340 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9010      10602      10227      20127        105          0      20150 
      8559      10063      10227      20127        106          0      20155 
      8539      10033      10227      20127        100          0      20139 
      8530      10032      10227      20127        100          0      20139 
      8521      10035      10227      20127        100          0      20139 
      8509      10033      10227      20127        100          0      20139 
      8502      10034      10227      20127        100          0      20139 
      8507      10033      10227      20127        100          0      20139 
      8515      10033      10227      20127        100          0      20139 
      8530      10035      10227      20127        100          0      20139 


Throughput: vblendvpd r256,r256,[m256],r256,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9603      11317      10227      30127       6080       6643       5003 
      8533      10064      10227      30127       6077       6637       5003 
      8540      10068      10227      30127       6078       6634       5003 
      8548      10062      10227      30127       6077       6637       5003 
      8528      10031      10227      30127       6078       6640       5003 
      8535      10031      10227      30127       6078       6640       5003 
      8535      10032      10227      30127       6078       6640       5003 
      8530      10034      10227      30127       6078       6640       5003 
      8516      10031      10227      30127       6078       6640       5003 
      8510      10031      10227      30127       6078       6640       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8871      10421      10227      30127       5003          0       7296 
      8562      10066      10227      30127       5003          0       7291 
      8552      10064      10227      30127       5003          0       7286 
      8544      10065      10227      30127       5003          0       7290 
      8513      10035      10227      30127       5003          0       7286 
      8505      10031      10227      30127       5003          0       7286 
      8517      10031      10227      30127       5003          0       7286 
      8521      10031      10227      30127       5003          0       7286 
      8533      10032      10227      30127       5003          0       7286 
      8542      10033      10227      30127       5003          0       7286 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8864      10433      10227      30127        103          0      30156 
      8545      10067      10227      30127        110          0      30164 
      8535      10066      10227      30127        110          0      30164 
      8533      10066      10227      30127        110          0      30164 
      8540      10064      10227      30127        110          0      30164 
      8519      10031      10227      30127        100          0      30146 
      8531      10030      10227      30127        100          0      30146 
      8539      10032      10227      30127        100          0      30146 
      8534      10031      10227      30127        100          0      30146 
      8522      10031      10227      30127        100          0      30146 


Throughput: maskmovq r,r (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17279      20326      10209      40162      40109      20000          0 
     17153      20149      10209      40143      40109      20000          0 
     17119      20149      10209      40150      40109      20000          0 
     17089      20148      10209      40121      40109      20001          0 
     17105      20150      10209      40121      40109      20001          0 
     17135      20148      10209      40121      40109      20001          0 
     17148      20152      10209      40121      40109      20001          0 
     17114      20150      10209      40121      40109      20001          0 
     17087      20148      10209      40121      40109      20001          0 
     17111      20150      10209      40121      40109      20001          0 


Throughput: maskmovq r,r (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18028      20531      10205      40145      40105      20000          0 
     17753      20261      10205      40141      40105      20000          0 
     17729      20259      10205      40146      40105      20000          0 
     17767      20264      10205      40148      40105      20000          0 
     17789      20251      10205      40117      40105      20000          0 
     17767      20250      10205      40117      40105      20000          0 
     17729      20253      10205      40117      40105      20000          0 
     17733      20250      10205      40117      40105      20000          0 
     17768      20251      10205      40117      40105      20000          0 
     47131      22436      10206      40698      40374      20122          0 


Throughput: maskmovq r,r (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17957      20499      10206      40148      40106      20002          0 
     17737      20255      10206      40146      40106      20002          0 
     17781      20268      10206      40147      40106      20002          0 
     17795      20254      10206      40118      40106      20002          0 
     17763      20253      10206      40118      40106      20002          0 
     17735      20259      10206      40118      40106      20002          0 
     17753      20254      10206      40118      40106      20002          0 
     17787      20255      10206      40118      40106      20002          0 
     17790      20259      10206      40118      40106      20002          0 
     17749      20259      10206      40118      40106      20002          0 


Throughput: maskmovq r,r (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18045      20563      10206      40146      40106      20002          0 
     17806      20271      10206      40148      40106      20002          0 
     17767      20265      10206      40155      40106      20002          0 
     17739      20269      10206      40151      40106      20002          0 
     17763      20268      10206      40118      40106      20003          0 
     17802      20272      10206      40118      40106      20003          0 
     17790      20268      10206      40118      40106      20003          0 
     17755      20269      10206      40118      40106      20003          0 
     17739      20267      10206      40118      40106      20003          0 
     17777      20268      10206      40118      40106      20003          0 


Throughput: maskmovq r,r (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17478      20542      10209      40166      40109      20001          0 
     17212      20274      10209      40146      40109      20002          0 
     17182      20264      10209      40121      40109      20001          0 
     17212      20264      10209      40121      40109      20001          0 
     17243      20263      10209      40121      40109      20001          0 
     17235      20267      10209      40121      40109      20001          0 
     17198      20259      10209      40121      40109      20001          0 
     17188      20264      10209      40121      40109      20001          0 
     17218      20263      10209      40121      40109      20001          0 
     17247      20267      10209      40121      40109      20001          0 


Throughput: maskmovq r,r (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18300      20830      10206      40170      20062         14       5866 
     17765      20264      10206      40106      20002          0       5766 
     17745      20273      10206      40106      20002          0       5865 
     18288      20865      10206      40170      20057         14       5829 
     17801      20269      10206      40106      20003          0       5818 
     17791      20269      10206      40106      20003          0       5818 
     17920      20459      10206      40138      20037          7       5847 
     17751      20278      10206      40106      20003          0       5818 
     17781      20268      10206      40106      20003          0       5818 
     17804      20265      10206      40106      20003          0       5818 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17821      20351      10206      40106       4145      10000          1 
     17781      20265      10206      40106       4162      10000          1 
     17808      20272      10206      40106       4184      10000          1 
     17773      20269      10206      40106       4184      10000          1 
     17739      20264      10206      40106       4184      10000          1 
     17761      20265      10206      40106       4184      10000          1 
     17796      20265      10206      40106       4184      10000          1 
     17798      20269      10206      40106       4184      10000          1 
     17755      20266      10206      40106       4184      10000          1 
     17739      20263      10206      40106       4184      10000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18066      20571      10206      40106        110          0      40142 
     17789      20264      10206      40106        110          0      40145 
     17751      20266      10206      40106        100          0      40118 
     17740      20265      10206      40106        100          0      40118 
     17775      20264      10206      40106        100          0      40118 
     17808      20270      10206      40106        100          0      40118 
     17773      20263      10206      40106        100          0      40118 
     17739      20265      10206      40106        100          0      40118 
     17753      20265      10206      40106        100          0      40118 
     17788      20263      10206      40106        100          0      40118 


Latency: maskmovq r,r (pattern 0x00) + movq/dqa (x)mm,[mem]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    161565     190212      20209      50111      50109      27763          0 
    161364     189990      20209      50113      50109      27767          0 
    161370     189987      20209      50114      50109      27856          0 
    161384     189985      20209      50114      50109      27764          0 
    161400     189987      20209      50114      50109      27808          0 
    161410     189985      20209      50114      50109      27764          0 
    161400     189987      20209      50114      50109      27808          0 
    161427     190033      20209      50114      50109      27761          0 
    191755     192959      20209      50794      50485      27927          0 
    156499     189990      20209      50114      50109      27756          0 


Latency: maskmovq r,r (pattern 0x02) + movq/dqa (x)mm,[mem]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3333691    3801747      20205      51794      50403      88434          0 
   3348307    3831902      20207      53173      51432      88245          0 
   3193035    3793414      20205      50781      50472      87534          0 
   3188440    3753390      20205      50109      50105      87385          0 
   3186077    3750644      20205      50108      50105      87387          0 
   3245491    3796488      20206      50481      50306      87453          0 
   3188851    3753881      20205      50109      50105      87428          0 
   3188069    3753017      20205      50109      50105      87401          0 
   3305180    3803181      20206      55287      51191      90540          0 
   3213875    3783373      20205      50109      50105      87314          0 


Latency: maskmovq r,r (pattern 0x55) + movq/dqa (x)mm,[mem]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3493607    3880835      20208      65561      53605      97517          0 
   3287158    3811298      20207      51574      50762      87843          0 
   3229512    3801817      20206      50110      50106      87333          0 
   3250322    3805319      20207      50477      50307      87440          0 
   3235874    3809291      20206      50108      50106      87356          0 
   3229871    3802239      20206      50110      50106      87287          0 
   3244006    3803240      20207      51103      50436      87810          0 
   3229425    3801670      20206      50111      50106      87341          0 
   3315961    3804578      20206      50778      50473      87506          0 
   3284637    3795944      20206      50773      50473      87618          0 


Latency: maskmovq r,r (pattern 0x33) + movq/dqa (x)mm,[mem]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3664939    4037099      20207      51147      50674      87671          0 
   3514411    4007911      20206      50118      50106      87393          0 
   3717595    4068984      20206      50778      50473      87520          0 
   3716297    4086897      20207      51019      50414      87899          0 
   3685655    4067635      20206      50110      50106      87585          0 
   3701521    4085041      20206      50305      50138      87640          0 
   3810736    4159003      20208      51658      50636      87906          0 
   3701771    4085383      20206      50111      50106      87369          0 
   3690223    4072633      20206      50106      50106      87434          0 
   3724634    4094335      20207      56897      51484      91401          0 


Latency: maskmovq r,r (pattern 0xff) + movq/dqa (x)mm,[mem]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3420542    3958686      20210      51694      50784      87865          0 
   3508882    3972882      20212      54044      51265      89519          0 
   3497962    3969329      20213      52616      51108      88836          0 
   3346796    3939875      20209      50966      50279      88202          0 
   3372747    3948811      20210      51376      50480      88158          0 
   3430900    3963880      20209      50804      50485      87659          0 
   3506890    3999273      20209      50108      50109      87547          0 
   3595692    4025367      20210      56259      51363      90642          0 
   3562985    4063280      20209      50116      50109      87368          0 
   3521065    4015434      20209      50114      50109      87360          0 


Throughput: maskmovdqu r,r (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     52972      60367      10208     100124     100108      10000          0 
     52757      60161      10208     100122     100108      10000          0 
     52721      60163      10208     100122     100108      10000          0 
     52767      60123      10208     100118     100108      10000          0 
     52684      60124      10208     100118     100108      10000          0 
     55141      62882      10208     100298     100202      10018          0 
     52761      60127      10208     100118     100108      10000          0 
     52672      60123      10208     100118     100108      10000          0 
     52759      60123      10208     100118     100108      10000          0 
     52718      60125      10208     100118     100108      10000          0 


Throughput: maskmovdqu r,r (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     52916      60548      10204     100118     100104      10000          0 
     52888      60274      10204     100118     100104      10000          0 
     52799      60272      10204     100118     100104      10000          0 
     52894      60275      10204     100118     100104      10000          0 
     52811      60237      10204     100114     100104      10000          0 
     52793      60237      10204     100114     100104      10000          0 
     52864      60233      10204     100114     100104      10000          0 
     52773      60231      10204     100114     100104      10000          0 
     52833      60238      10204     100114     100104      10000          0 
     52839      60231      10204     100114     100104      10000          0 


Throughput: maskmovdqu r,r (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     51236      61511      10204     100120     100104      10001          0 
     51237      60277      10204     100118     100104      10001          0 
     51168      60236      10204     100114     100104      10001          0 
     51136      60235      10204     100114     100104      10001          0 
     51218      60238      10204     100114     100104      10001          0 
     51126      60240      10204     100114     100104      10001          0 
     51203      60238      10204     100114     100104      10001          0 
     51177      60245      10204     100114     100104      10001          0 
     51141      60240      10204     100114     100104      10001          0 
     51219      60237      10204     100114     100104      10001          0 


Throughput: maskmovdqu r,r (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     52957      60754      10204     100118     100104      10001          0 
     52801      60272      10204     100118     100104      10001          0 
     52844      60233      10204     100114     100104      10001          0 
     52825      60232      10204     100114     100104      10001          0 
     52781      60236      10204     100114     100104      10001          0 
     53021      60413      10204     100183     100136      10007          0 
     52785      60231      10204     100114     100104      10001          0 
     52811      60233      10204     100114     100104      10001          0 
     52853      60231      10204     100114     100104      10001          0 
     52771      60236      10204     100114     100104      10001          0 


Throughput: maskmovdqu r,r (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     51975      61155      10208     100122     100108      10000          0 
     51168      60281      10208     100122     100108      10000          0 
     51255      60275      10208     100122     100108      10000          0 
     51165      60277      10208     100122     100108      10000          0 
     51187      60245      10208     100118     100108      10000          0 
     51199      60238      10208     100118     100108      10000          0 
     51134      60243      10208     100118     100108      10000          0 
     51225      60240      10208     100118     100108      10000          0 
     51139      60238      10208     100118     100108      10000          0 
     51179      60238      10208     100118     100108      10000          0 


Throughput: maskmovdqu r,r (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     52965      60575      10204     100104      10001          1      25002 
     52805      60275      10204     100104      10001          1      25002 
     52892      60272      10204     100104      10001          1      25002 
     52813      60232      10204     100104      10001          1      25002 
     52788      60231      10204     100104      10001          1      25002 
     52874      60239      10204     100104      10001          1      25002 
     52775      60231      10204     100104      10001          1      25002 
     52832      60233      10204     100104      10001          1      25002 
     52844      60232      10204     100104      10001          1      25002 
     52773      60231      10204     100104      10001          1      25002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     52977      60573      10204     100104      15001      20000      20002 
     52844      60275      10204     100104      15001      20000      20002 
     52826      60273      10204     100104      15001      20000      20002 
     52905      60276      10204     100104      15001      20000      20002 
     52771      60231      10204     100104      15001      20000      20002 
     52833      60232      10204     100104      15001      20000      20002 
     52843      60236      10204     100104      15001      20000      20002 
     52773      60230      10204     100104      15001      20000      20002 
     52868      60237      10204     100104      15001      20000      20002 
     52795      60231      10204     100104      15001      20000      20002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     52920      60608      10204     100104      10104          0     100120 
     52902      60276      10204     100104      10103          0     100118 
     52807      60272      10204     100104      10103          0     100118 
     52844      60232      10204     100104      10101          0     100114 
     52832      60231      10204     100104      10101          0     100114 
     52777      60233      10204     100104      10101          0     100114 
     52866      60232      10204     100104      10101          0     100114 
     52789      60234      10204     100104      10101          0     100114 
     52815      60232      10204     100104      10101          0     100114 
     52857      60233      10204     100104      10101          0     100114 


Latency: maskmovdqu r,r (pattern 0x00) + movq/dqa (x)mm,[mem]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    152379     173757      20208     110130     110108      10000          0 
    152191     173522      20208     110125     110108      10001          0 
    152171     173544      20208     110109     110108      10001          0 
    152241     173661      20208     110117     110108      10001          0 
    152496     173909      20208     110109     110108      10001          0 
    152244     173576      20208     110117     110108      10001          0 
    152609     174030      20208     110114     110108      10001          0 
    152248     173665      20208     110117     110108      10001          0 
    152377     173791      20208     110117     110108      10001          0 
    152240     173583      20208     110123     110108      10001          0 


Latency: maskmovdqu r,r (pattern 0x02) + movq/dqa (x)mm,[mem]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3272357    3689364      20205     111046     110414      10112          0 
   3303749    3818832      20206     114515     111390      10523          0 
   3443502    4054408      20204     170092     120619      16127          0 
   3290887    3874802      20204     129570     113566      11969          0 
   3338203    3749665      20206     113473     111296      10398          0 
   3531967    4028695      20204     140868     116302      13126          0 
   3772636    4301768      20205     147743     119972      13957          0 
   3840380    4289944      20208     134666     116548      12695          0 
   4008318    4328693      20208     149653     120966      14049          0 
   3833462    4290296      20207     127043     114668      11768          0 


Latency: maskmovdqu r,r (pattern 0x55) + movq/dqa (x)mm,[mem]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3871153    4164094      20205     159634     119628      14935          0 
   3888879    4292266      20204     166810     122613      15570          0 
   3917766    4184095      20204     156097     119560      14544          0 
   3963382    4194520      20205     130112     115411      11999          0 
   3908373    4170832      20204     131814     114874      12155          0 
   3780389    4034412      20204     140807     115837      13049          0 
   3762998    3966533      20205     113270     110989      10371          0 
   3672110    3917922      20204     113177     110898      10322          0 
   3694323    3941450      20204     116515     111798      10648          0 
   3687821    3905617      20205     112043     110719      10233          0 


Latency: maskmovdqu r,r (pattern 0x33) + movq/dqa (x)mm,[mem]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3405242    4008882      20204     110116     110104      10002          0 
   3413508    4018319      20204     110120     110104      10002          0 
   3429656    4018766      20205     111211     110431      10145          0 
   3405909    4009420      20204     110126     110104      10002          0 
   3441667    4051516      20204     110115     110104      10002          0 
   3535167    4001817      20205     112627     110905      10296          0 
   3509771    4002627      20204     110102     110104      10002          0 
   3523578    4018267      20204     110102     110104      10002          0 
   3546505    4008020      20205     111175     110415      10134          0 
   3513231    4006575      20204     110113     110104      10003          0 


Latency: maskmovdqu r,r (pattern 0xff) + movq/dqa (x)mm,[mem]

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
   3472030    4015714      20209     111567     110741      10187          0 
   3418754    4017538      20209     110919     110395      10106          0 
   3513577    4013652      20209     111696     110773      10207          0 
   3508202    4000754      20208     110118     110108      10001          0 
   3510532    4003494      20208     110106     110108      10001          0 
   3702504    4198459      20209     126335     112977      11617          0 
   3514045    4007471      20208     112315     110490      10222          0 
   3507268    4058667      20208     113301     111132      10351          0 
   3376261    4039601      20209     111317     110697      10171          0 
   3301614    4149725      20208     110827     110475      10090          0 


Throughput: vmaskmovps r128,r128,[m128] (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      6828       7798      10218      20147      20118       3338          0 
      4498       5143      10218      20153      20118       3263          0 
      4494       5140      10218      20154      20118       3284          0 
      4469       5107      10218      20145      20118       3290          0 
      4469       5105      10218      20145      20118       3290          0 
      4473       5105      10218      20145      20118       3290          0 
      4475       5108      10218      20145      20118       3290          0 
      4480       5107      10218      20145      20118       3292          0 
      4482       5107      10218      20145      20118       3290          0 
      4485       5107      10218      20145      20118       3290          0 


Throughput: vmaskmovps r128,r128,[m128] (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4750       5775      10210      20136      20110       3349          0 
      4229       5135      10210      20146      20110       3249          0 
      4229       5135      10210      20146      20110       3268          0 
      4209       5106      10210      20137      20110       3272          0 
      4207       5104      10210      20137      20110       3264          0 
      4211       5104      10210      20137      20110       3272          0 
      4211       5104      10210      20137      20110       3272          0 
      4211       5107      10210      20137      20110       3272          0 
      4209       5106      10210      20137      20110       3272          0 
      4207       5104      10210      20137      20110       3272          0 


Throughput: vmaskmovps r128,r128,[m128] (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5119       6016      10221      20150      20121       3335          0 
      4370       5135      10221      20156      20121       3225          0 
      4370       5134      10221      20156      20121       3214          0 
      4340       5103      10221      20148      20121       3206          0 
      4336       5103      10221      20148      20121       3206          0 
      4332       5104      10221      20148      20121       3206          0 
      4332       5103      10221      20148      20121       3206          0 
      4332       5105      10221      20148      20121       3206          0 
      4328       5103      10221      20148      20121       3206          0 
      4326       5104      10221      20148      20121       3206          0 


Throughput: vmaskmovps r128,r128,[m128] (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4824       5666      10221      20150      20121       3327          0 
      4371       5136      10221      20154      20121       3228          0 
      4367       5136      10221      20154      20121       3215          0 
      4367       5137      10221      20156      20121       3225          0 
      4362       5134      10221      20156      20121       3214          0 
      4334       5105      10221      20148      20121       3206          0 
      4333       5104      10221      20148      20121       3206          0 
      4326       5104      10221      20148      20121       3206          0 
      4327       5104      10221      20148      20121       3206          0 
      4330       5105      10221      20148      20121       3206          0 


Throughput: vmaskmovps r128,r128,[m128] (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5271       6412      10213      20141      20113       3312          0 
      4227       5141      10213      20147      20113       3271          0 
      4227       5139      10213      20149      20113       3259          0 
      4230       5138      10213      20149      20113       3255          0 
      4203       5105      10213      20140      20113       3252          0 
      4209       5109      10213      20140      20113       3252          0 
      4209       5105      10213      20140      20113       3252          0 
      4210       5106      10213      20140      20113       3252          0 
      4215       5105      10213      20140      20113       3252          0 
      4213       5105      10213      20140      20113       3252          0 


Throughput: vmaskmovps r128,r128,[m128] (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5198       6126      10221      20121       3286       3496       5005 
      4355       5136      10221      20121       3215       3478       5005 
      4353       5135      10221      20121       3214       3485       5006 
      4328       5105      10221      20121       3206       3480       5006 
      4327       5104      10221      20121       3206       3480       5006 
      4330       5104      10221      20121       3206       3480       5006 
      4334       5104      10221      20121       3206       3480       5006 
      4334       5105      10221      20121       3206       3480       5006 
      4340       5104      10221      20121       3206       3480       5006 
      4343       5106      10221      20121       3206       3480       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5296       5859      10221      20121       5006          0       3144 
      4784       5294      10221      20153       5004          0       3317 
      4797       5304      10221      20153       5013          0       3313 
      4989       5513      10221      20185       5042          0       3271 
      4623       5106      10221      20121       5006          0       3320 
      4826       5324      10221      20153       5030          0       3241 
      4795       5288      10221      20153       5024          0       3252 
      5074       5590      10221      20155       5057          0       3292 
      4989       5494      10221      20185       5047          0       3297 
      5038       5554      10221      20185       5004          0       3339 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4925       5801      10221      20121        102          0      20149 
      4356       5135      10221      20121        105          0      20154 
      4354       5136      10221      20121        105          0      20156 
      4356       5137      10221      20121        105          0      20156 
      4332       5103      10221      20121        101          0      20148 
      4332       5104      10221      20121        101          0      20148 
      4335       5105      10221      20121        101          0      20148 
      4340       5106      10221      20121        101          0      20148 
      4338       5103      10221      20121        101          0      20148 
      4343       5104      10221      20121        101          0      20148 


Throughput: vmaskmovps r256,r256,[m256] (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5289       5846      10218      20146      20118       3435          0 
      4659       5143      10218      20153      20118       3424          0 
      4665       5145      10218      20154      20118       3413          0 
      4635       5112      10218      20145      20118       3409          0 
      4637       5112      10218      20145      20118       3409          0 
      4635       5112      10218      20145      20118       3409          0 
      4633       5112      10218      20145      20118       3409          0 
      4629       5112      10218      20145      20118       3409          0 
      4627       5112      10218      20145      20118       3409          0 
      4625       5112      10218      20145      20118       3409          0 


Throughput: vmaskmovps r256,r256,[m256] (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5196       6116      10210      20138      20110       3437          0 
      4367       5144      10210      20144      20110       3406          0 
      4357       5136      10210      20146      20110       3408          0 
      4352       5136      10210      20146      20110       3394          0 
      4324       5104      10210      20137      20110       3387          0 
      4324       5107      10210      20137      20110       3387          0 
      4326       5106      10210      20137      20110       3387          0 
      4329       5104      10210      20137      20110       3387          0 
      4332       5104      10210      20137      20110       3387          0 
      4336       5104      10210      20137      20110       3387          0 


Throughput: vmaskmovps r256,r256,[m256] (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5008       5887      10221      20150      20121       3422          0 
      4363       5135      10221      20154      20121       3410          0 
      4363       5136      10221      20156      20121       3404          0 
      4361       5136      10221      20156      20121       3392          0 
      4330       5104      10221      20148      20121       3385          0 
      4328       5104      10221      20148      20121       3385          0 
      4324       5106      10221      20148      20121       3385          0 
      4326       5105      10221      20148      20121       3385          0 
      4324       5104      10221      20148      20121       3385          0 
      4330       5104      10221      20148      20121       3385          0 


Throughput: vmaskmovps r256,r256,[m256] (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5129       6036      10221      20149      20121       3450          0 
      4363       5135      10221      20154      20121       3410          0 
      4361       5135      10221      20156      20121       3392          0 
      4328       5103      10221      20148      20121       3385          0 
      4328       5105      10221      20148      20121       3385          0 
     38160       7950      10221      20706      20488       3500          0 
      4231       5137      10221      20154      20121       3409          0 
      4203       5104      10221      20148      20121       3385          0 
      4205       5104      10221      20148      20121       3385          0 
      4203       5104      10221      20148      20121       3385          0 


Throughput: vmaskmovps r256,r256,[m256] (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5228       5968      10213      20141      20113       3442          0 
      4500       5137      10213      20149      20113       3412          0 
      4473       5105      10213      20140      20113       3409          0 
      4479       5105      10213      20140      20113       3409          0 
      4484       5105      10213      20140      20113       3409          0 
      4486       5105      10213      20140      20113       3409          0 
      4483       5105      10213      20140      20113       3409          0 
      4483       5105      10213      20140      20113       3409          0 
      4482       5107      10213      20140      20113       3409          0 
      4472       5106      10213      20140      20113       3409          0 


Throughput: vmaskmovps r256,r256,[m256] (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5844       6649      10221      20121       3440       3452       5006 
      4508       5136      10221      20121       3404       3463       5006 
      4511       5137      10221      20121       3392       3421       5006 
      4478       5104      10221      20121       3385       3413       5006 
      4472       5105      10221      20121       3385       3413       5006 
      4468       5104      10221      20121       3385       3413       5006 
      4468       5106      10221      20121       3385       3413       5006 
      4465       5104      10221      20121       3385       3413       5006 
      4467       5105      10221      20121       3385       3413       5006 
      4465       5104      10221      20121       3385       3413       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     19576      23045      10221      20121       5000          0       3251 
     19154      22508      10221      20121       5000          0       3258 
      4514       5311      10221      20121       5005          0       3146 
      4363       5137      10221      20121       5006          0       3138 
      4358       5135      10221      20121       5006          0       3192 
      4328       5104      10221      20121       5006          0       3207 
      4329       5105      10221      20121       5006          0       3207 
      4326       5104      10221      20121       5006          0       3207 
      4323       5104      10221      20121       5006          0       3207 
      4328       5104      10221      20121       5006          0       3207 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5169       6089      10221      20121        102          0      20147 
      4358       5135      10221      20121        105          0      20156 
      4331       5105      10221      20121        101          0      20148 
      4325       5104      10221      20121        101          0      20148 
      4325       5104      10221      20121        101          0      20148 
      4327       5104      10221      20121        101          0      20148 
      4329       5104      10221      20121        101          0      20148 
      4335       5106      10221      20121        101          0      20148 
      4338       5105      10221      20121        101          0      20148 
      4339       5104      10221      20121        101          0      20148 


Latency: vmaskmovps r128,r128,[m128] + vmovaps (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     51441      60768      20221      30133      40121      23983          0 
     62816      73980      20221      30137      40121      27385          0 
     51260      60289      20221      30139      40121      24012          0 
     51819      61033      20221      30136      40121      22256          0 
     51086      60146      20221      30126      40121      23966          0 
     51119      60137      20221      30126      40121      21887          0 
     51044      60147      20221      30126      40121      23966          0 
     51130      60138      20221      30126      40121      21882          0 
     51062      60145      20221      30126      40121      23965          0 
     51078      60137      20221      30126      40121      21882          0 


Latency: vmaskmovps r256,r256,[m256] + vmovaps (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     66783      76279      20221      30130      40121      26794          0 
     66519      75846      20221      30134      40121      26103          0 
     67102      76559      20221      30134      40121      26244          0 
     67192      76658      20221      30123      40121      26236          0 
    105209      79249      20222      30556      40368      25379          0 
     70713      80702      20221      30501      40227      26325          0 
     68740      78389      20221      30121      40121      27417          0 
     68767      78389      20221      30121      40121      27428          0 
     68751      78390      20221      30121      40121      27417          0 
     68722      78389      20221      30121      40121      27428          0 


Throughput: vmaskmovps [m128],r128,r128 (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9663      11370      10218      30147      30118      10000          0 
      8499      10015      10218      30150      30118      10000          0 
      8493      10014      10218      30154      30118      10000          0 
      8489      10011      10218      30144      30118      10000          0 
      8501      10014      10218      30155      30118      10000          0 
      8503      10011      10218      30145      30118      10000          0 
      8513      10009      10218      30145      30118      10000          0 
      8522      10010      10218      30145      30118      10000          0 
      8515      10009      10218      30145      30118      10000          0 
      8507      10008      10218      30145      30118      10000          0 


Throughput: vmaskmovps [m128],r128,r128 (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9118      10386      10210      30140      30110      10000          0 
      8775      10013      10210      30145      30110      10000          0 
      8764      10008      10210      30137      30110      10000          0 
      8754      10010      10210      30137      30110      10000          0 
      8760      10007      10210      30137      30110      10000          0 
      8770      10009      10210      30137      30110      10000          0 
      8778      10008      10210      30137      30110      10000          0 
      8789      10010      10210      30137      30110      10000          0 
      8790      10008      10210      30137      30110      10000          0 
      8780      10008      10210      30137      30110      10000          0 


Throughput: vmaskmovps [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9016      10605      10221      30141      30121      10002          0 
      8546      10066      10221      30143      30121      10002          0 
      8541      10065      10221      30143      30121      10002          0 
      8529      10065      10221      30143      30121      10002          0 
      8508      10029      10221      30139      30121      10002          0 
      8515      10027      10221      30139      30121      10002          0 
      8527      10029      10221      30139      30121      10002          0 
      8534      10027      10221      30139      30121      10002          0 
      8532      10027      10221      30139      30121      10002          0 
      8523      10027      10221      30139      30121      10002          0 


Throughput: vmaskmovps [m128],r128,r128 (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     16589      20405      10221      30678      30311      10104          0 
     15687      19214      10221      30682      30332      10088          0 
     15826      19142      10221      30280      30177      10011          0 
     14665      17801      10221      30236      30164      10010          0 
     16436      19969      10221      30757      30328      10111          0 
     16756      20925      10221      30816      30370      10122          0 
     15996      19347      10221      30145      30133       9995          0 
     16046      19418      10221      30227      30160      10012          0 
     15793      19150      10221      30677      30313      10092          0 
     17022      20656      10221      30761      30332      10116          0 


Throughput: vmaskmovps [m128],r128,r128 (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9080      10369      10213      30137      30113      10001          0 
      8781      10016      10213      30138      30113      10001          0 
      8792      10017      10213      30139      30113      10001          0 
      8794      10009      10213      30135      30113      10001          0 
      8793      10008      10213      30135      30113      10001          0 
      8784      10008      10213      30135      30113      10001          0 
      8776      10010      10213      30135      30113      10001          0 
      8767      10010      10213      30135      30113      10001          0 
      8757      10008      10213      30135      30113      10001          0 
      8763      10009      10213      30135      30113      10001          0 


Throughput: vmaskmovps [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9310      10606      10221      30121      10002          2       4289 
      8843      10066      10221      30121      10002          2       4288 
      8838      10065      10221      30121      10002          2       4288 
      8792      10026      10221      30121      10002          2       4288 
      8782      10028      10221      30121      10002          2       4288 
      8773      10026      10221      30121      10002          2       4288 
      8781      10029      10221      30121      10002          2       4288 
      8784      10026      10221      30121      10002          2       4288 
      8794      10026      10221      30121      10002          2       4288 
      8806      10027      10221      30121      10002          2       4288 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9303      10597      10221      30121       5716      10000          3 
      8827      10064      10221      30121       5717      10000          3 
      8817      10067      10221      30121       5717      10000          3 
      8806      10065      10221      30121       5717      10000          3 
      8777      10027      10221      30121       5717      10000          3 
      8785      10030      10221      30121       5717      10000          3 
      8794      10027      10221      30121       5717      10000          3 
      8803      10027      10221      30121       5717      10000          3 
      8809      10027      10221      30121       5717      10000          3 
      8801      10027      10221      30121       5717      10000          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9280      10595      10221      30121        102          0      30141 
      8806      10064      10221      30121        103          0      30143 
      8814      10068      10221      30121        103          0      30143 
      8788      10026      10221      30121        101          0      30139 
      8798      10025      10221      30121        101          0      30139 
      8808      10027      10221      30121        101          0      30139 
      8808      10026      10221      30121        101          0      30139 
      8798      10028      10221      30121        101          0      30139 
      8788      10026      10221      30121        101          0      30139 
      8781      10026      10221      30121        101          0      30139 


Latency: vmaskmovps [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    127764     150597      20221      40136      40121      10001          0 
    127403     149996      20221      40161      40121      10003          0 
    127436     149999      20221      40152      40121      10001          0 
    127393     149998      20221      40160      40121      10003          0 
    127442     149995      20221      40133      40121      10002          0 
    127381     149996      20221      40121      40121      10000          0 
    127451     149996      20221      40125      40121      10001          0 
    127371     149995      20221      40133      40121      10002          0 
    127460     149995      20221      40121      40121      10000          0 
    127367     149995      20221      40133      40121      10002          0 


Throughput: vmaskmovps [m256],r256,r256 (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9247      10529      10218      30147      30118      10000          0 
      8791      10013      10218      30151      30118      10000          0 
      8778      10011      10218      30149      30118      10000          0 
      8772      10016      10218      30155      30118      10000          0 
      8758      10010      10218      30145      30118      10000          0 
      8758      10012      10218      30145      30118      10000          0 
      8768      10010      10218      30145      30118      10000          0 
      8773      10011      10218      30145      30118      10000          0 
      8786      10010      10218      30145      30118      10000          0 
      8794      10009      10218      30145      30118      10000          0 


Throughput: vmaskmovps [m256],r256,r256 (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9091      10374      10210      30139      30110      10000          0 
      8784      10011      10210      30144      30110      10000          0 
      8791      10011      10210      30141      30110      10000          0 
      8800      10013      10210      30141      30110      10000          0 
      8782      10008      10210      30137      30110      10000          0 
      8773      10008      10210      30137      30110      10000          0 
      8763      10009      10210      30137      30110      10000          0 
      8757      10008      10210      30137      30110      10000          0 
      8761      10009      10210      30137      30110      10000          0 
      8772      10009      10210      30137      30110      10000          0 


Throughput: vmaskmovps [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9288      10592      10221      30141      30121      10002          0 
      8818      10069      10221      30143      30121      10002          0 
      8808      10065      10221      30143      30121      10002          0 
      8781      10030      10221      30139      30121      10002          0 
      8786      10029      10221      30139      30121      10002          0 
      8798      10028      10221      30139      30121      10002          0 
      8808      10029      10221      30139      30121      10002          0 
      8812      10028      10221      30139      30121      10002          0 
      8803      10028      10221      30139      30121      10002          0 
      8796      10031      10221      30139      30121      10002          0 


Throughput: vmaskmovps [m256],r256,r256 (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9407      10714      10221      30142      30121      10002          0 
      8869      10107      10221      30147      30121      10003          0 
      8893      10149      10221      30152      30121      10002          0 
      8888      10150      10221      30140      30121      10003          0 
      8844      10104      10221      30143      30121      10003          0 
      8836      10086      10221      30140      30121      10003          0 
      8814      10053      10221      30138      30121      10001          0 
      8858      10083      10221      30143      30121      10002          0 
      8828      10043      10221      30137      30121      10002          0 
      8806      10028      10221      30139      30121      10002          0 


Throughput: vmaskmovps [m256],r256,r256 (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9230      10541      10213      30142      30113      10001          0 
      8759      10012      10213      30138      30113      10001          0 
      8767      10012      10213      30139      30113      10001          0 
      8779      10014      10213      30150      30113      10001          0 
      8784      10010      10213      30140      30113      10001          0 
      8792      10008      10213      30140      30113      10001          0 
      8787      10010      10213      30140      30113      10001          0 
      8780      10010      10213      30140      30113      10001          0 
      8768      10009      10213      30140      30113      10001          0 
      8760      10009      10213      30140      30113      10001          0 


Throughput: vmaskmovps [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9286      10592      10221      30121      10002          2       4289 
      8838      10066      10221      30121      10002          2       4288 
      8846      10065      10221      30121      10002          2       4288 
      8804      10027      10221      30121      10002          2       4288 
      8796      10029      10221      30121      10002          2       4288 
      8787      10027      10221      30121      10002          2       4288 
      8778      10029      10221      30121      10002          2       4288 
      8778      10027      10221      30121      10002          2       4288 
      8786      10027      10221      30121      10002          2       4288 
      8795      10027      10221      30121      10002          2       4288 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9324      10617      10221      30121       5716      10000          3 
      8844      10065      10221      30121       5717      10000          3 
      8834      10064      10221      30121       5717      10000          3 
      8824      10065      10221      30121       5717      10000          3 
      8784      10030      10221      30121       5717      10000          3 
      8776      10027      10221      30121       5717      10000          3 
      8779      10028      10221      30121       5717      10000          3 
      8787      10028      10221      30121       5717      10000          3 
      8796      10027      10221      30121       5717      10000          3 
      8807      10028      10221      30121       5717      10000          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9111      10385      10221      30121        103          0      30143 
      8826      10069      10221      30121        103          0      30143 
      8812      10066      10221      30121        103          0      30143 
      8806      10066      10221      30121        103          0      30143 
      8779      10029      10221      30121        101          0      30139 
      8788      10029      10221      30121        101          0      30139 
      8800      10031      10221      30121        101          0      30139 
      8810      10029      10221      30121        101          0      30139 
      8802      10029      10221      30121        101          0      30139 
      8798      10032      10221      30121        101          0      30139 


Latency: vmaskmovps [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    140486     160190      20221      40152      40121      10003          0 
    140249     159996      20221      40161      40121      10003          0 
    140364     160026      20221      40161      40121      10003          0 
    170884     162930      20221      40795      40494      10127          0 
    135879     159999      20221      40156      40121      10002          0 
    135905     159994      20221      40125      40121      10001          0 
    135927     159994      20221      40125      40121      10001          0 
    135857     159994      20221      40125      40121      10001          0 
    135953     159995      20221      40125      40121      10001          0 
    135859     159998      20221      40125      40121      10001          0 


Throughput: vmaskmovpd r128,r128,[m128] (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4875       5738      10218      20148      20118       3342          0 
      4375       5147      10218      20152      20118       3257          0 
      4371       5138      10218      20154      20118       3265          0 
      4371       5138      10218      20154      20118       3297          0 
      4345       5106      10218      20145      20118       3290          0 
      4342       5106      10218      20145      20118       3290          0 
      4338       5106      10218      20145      20118       3285          0 
      4339       5106      10218      20145      20118       3248          0 
      4336       5106      10218      20145      20118       3290          0 
      4332       5106      10218      20145      20118       3290          0 


Throughput: vmaskmovpd r128,r128,[m128] (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4724       5594      10207      20137      20107       3288          0 
      4508       5140      10207      20142      20107       3232          0 
      4502       5135      10207      20143      20107       3229          0 
      4469       5102      10207      20134      20107       3226          0 
      4469       5103      10207      20134      20107       3226          0 
      4465       5102      10207      20134      20107       3226          0 
      4463       5102      10207      20134      20107       3226          0 
      4467       5105      10207      20134      20107       3226          0 
      4471       5103      10207      20134      20107       3226          0 
      4474       5102      10207      20134      20107       3226          0 


Throughput: vmaskmovpd r128,r128,[m128] (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5065       5784      10218      20147      20118       3357          0 
      4492       5135      10218      20153      20118       3239          0 
      4491       5136      10218      20153      20118       3225          0 
      4469       5105      10218      20145      20118       3225          0 
      4467       5103      10218      20145      20118       3225          0 
      4469       5103      10218      20145      20118       3225          0 
      4476       5104      10218      20145      20118       3225          0 
      4476       5104      10218      20145      20118       3225          0 
      4480       5104      10218      20145      20118       3225          0 
      4481       5104      10218      20145      20118       3225          0 


Throughput: vmaskmovpd r128,r128,[m128] (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5018       5727      10218      20147      20118       3301          0 
      4505       5138      10218      20154      20118       3266          0 
      4504       5137      10218      20154      20118       3285          0 
      4480       5106      10218      20145      20118       3291          0 
      4485       5106      10218      20145      20118       3291          0 
      4489       5106      10218      20145      20118       3291          0 
      4490       5106      10218      20145      20118       3291          0 
      4486       5106      10218      20145      20118       3291          0 
      4487       5106      10218      20145      20118       3291          0 
      4483       5106      10218      20145      20118       3291          0 


Throughput: vmaskmovpd r128,r128,[m128] (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     19410      22866      10213      20136      20113       3371          0 
     19149      22512      10213      20154      20113       3373          0 
     12474      14665      10213      20137      20113       3337          0 
      4336       5105      10213      20140      20113       3252          0 
      4336       5105      10213      20140      20113       3252          0 
      4332       5105      10213      20140      20113       3252          0 
      4330       5105      10213      20140      20113       3252          0 
      4326       5104      10213      20140      20113       3252          0 
      4329       5108      10213      20140      20113       3252          0 
      4326       5106      10213      20140      20113       3252          0 


Throughput: vmaskmovpd r128,r128,[m128] (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5093       5808      10218      20118       3231       3564       5005 
      4504       5142      10218      20118       3226       3500       5006 
      4474       5110      10218      20118       3290       3485       5006 
      4467       5109      10218      20118       3226       3482       5006 
      4471       5110      10218      20118       3226       3482       5006 
      4473       5110      10218      20118       3226       3482       5006 
      4475       5112      10218      20118       3238       3471       5006 
      4482       5111      10218      20118       3249       3467       5006 
      4482       5108      10218      20118       3226       3482       5006 
      4483       5108      10218      20118       3226       3482       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5430       5808      10218      20118       5006          0       3237 
      4804       5134      10218      20118       5006          0       3276 
      4809       5134      10218      20118       5006          0       3281 
      4784       5103      10218      20118       5006          0       3299 
      4784       5103      10218      20118       5006          0       3299 
      4787       5103      10218      20118       5006          0       3299 
      4792       5103      10218      20118       5006          0       3299 
      4795       5103      10218      20118       5006          0       3299 
      4791       5103      10218      20118       5006          0       3299 
      4786       5103      10218      20118       5006          0       3299 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5018       5913      10218      20118        103          0      20149 
      4356       5138      10218      20118        105          0      20151 
      4354       5135      10218      20118        105          0      20153 
      4357       5136      10218      20118        105          0      20153 
      4332       5102      10218      20118        101          0      20145 
      4334       5102      10218      20118        101          0      20145 
      4332       5103      10218      20118        101          0      20145 
      4336       5103      10218      20118        101          0      20145 
      4340       5102      10218      20118        101          0      20145 
      4342       5102      10218      20118        101          0      20145 


Throughput: vmaskmovpd r256,r256,[m256] (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5010       6071      10218      20146      20118       3438          0 
      4241       5142      10218      20154      20118       3422          0 
      4239       5139      10218      20154      20118       3412          0 
      4207       5106      10218      20145      20118       3408          0 
      4207       5106      10218      20145      20118       3408          0 
      4203       5106      10218      20145      20118       3408          0 
      4201       5106      10218      20145      20118       3408          0 
      4199       5106      10218      20145      20118       3408          0 
      4197       5106      10218      20145      20118       3408          0 
      4193       5106      10218      20145      20118       3408          0 


Throughput: vmaskmovpd r256,r256,[m256] (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4633       5666      10207      20135      20107       3433          0 
      4358       5134      10207      20142      20107       3404          0 
      4352       5139      10207      20143      20107       3405          0 
      4353       5136      10207      20143      20107       3399          0 
      4328       5102      10207      20134      20107       3391          0 
      4332       5106      10207      20134      20107       3391          0 
      4332       5102      10207      20134      20107       3391          0 
      4336       5102      10207      20134      20107       3391          0 
      4341       5106      10207      20134      20107       3391          0 
      4342       5102      10207      20134      20107       3391          0 


Throughput: vmaskmovpd r256,r256,[m256] (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5378       6129      10218      20149      20118       3424          0 
      4504       5134      10218      20151      20118       3409          0 
      4502       5137      10218      20153      20118       3408          0 
      4500       5136      10218      20153      20118       3394          0 
      4468       5104      10218      20145      20118       3387          0 
      4466       5104      10218      20145      20118       3387          0 
      4466       5104      10218      20145      20118       3387          0 
      4472       5104      10218      20145      20118       3387          0 
      4472       5105      10218      20145      20118       3387          0 
      4475       5105      10218      20145      20118       3387          0 


Throughput: vmaskmovpd r256,r256,[m256] (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5297       6234      10218      20144      20118       3447          0 
      4363       5141      10218      20154      20118       3417          0 
      4334       5108      10218      20145      20118       3409          0 
      4330       5107      10218      20145      20118       3409          0 
      4324       5107      10218      20145      20118       3409          0 
      4324       5107      10218      20145      20118       3409          0 
      4326       5106      10218      20145      20118       3409          0 
      4330       5106      10218      20145      20118       3409          0 
      4335       5106      10218      20145      20118       3409          0 
      4336       5106      10218      20145      20118       3409          0 


Throughput: vmaskmovpd r256,r256,[m256] (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5066       5976      10213      20142      20113       3444          0 
      4359       5146      10213      20149      20113       3425          0 
      4352       5136      10213      20149      20113       3412          0 
      4329       5106      10213      20140      20113       3409          0 
      4331       5107      10213      20140      20113       3409          0 
      4336       5106      10213      20140      20113       3409          0 
      4333       5105      10213      20140      20113       3409          0 
      4339       5105      10213      20140      20113       3409          0 
      4342       5105      10213      20140      20113       3409          0 
      4345       5105      10213      20140      20113       3409          0 


Throughput: vmaskmovpd r256,r256,[m256] (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4880       5934      10218      20118       3443       3447       5006 
      4220       5135      10218      20118       3394       3414       5006 
      4194       5103      10218      20118       3387       3406       5006 
      4194       5103      10218      20118       3387       3406       5006 
      4196       5103      10218      20118       3387       3406       5006 
      4198       5103      10218      20118       3387       3406       5006 
      4202       5103      10218      20118       3387       3406       5006 
      4202       5103      10218      20118       3387       3406       5006 
      4206       5103      10218      20118       3387       3406       5006 
      4208       5103      10218      20118       3387       3406       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5190       5920      10218      20118       5006          0       3165 
      4508       5135      10218      20118       5006          0       3121 
      4508       5134      10218      20118       5005          0       3120 
      4514       5135      10218      20118       5006          0       3137 
      4510       5134      10218      20118       5006          0       3197 
      4480       5102      10218      20118       5006          0       3212 
      4475       5102      10218      20118       5006          0       3212 
      4475       5102      10218      20118       5006          0       3212 
      4475       5102      10218      20118       5006          0       3212 
      4471       5102      10218      20118       5006          0       3212 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5061       5951      10218      20118        103          0      20149 
      4364       5135      10218      20118        105          0      20151 
      4362       5137      10218      20118        105          0      20153 
      4334       5103      10218      20118        101          0      20145 
      4329       5103      10218      20118        101          0      20145 
      4326       5103      10218      20118        101          0      20145 
      4324       5103      10218      20118        101          0      20145 
      4328       5103      10218      20118        101          0      20145 
      4328       5103      10218      20118        101          0      20145 
      4332       5103      10218      20118        101          0      20145 


Latency: vmaskmovpd r128,r128,[m128] + vmovaps (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     49700      60601      20218      30132      40118      25006          0 
     61847      75045      20218      30136      40118      27867          0 
     50356      61127      20218      30137      40118      23820          0 
     61774      75046      20218      30119      40118      27849          0 
     49619      60191      20218      30123      40118      23582          0 
     61813      75046      20218      30119      40118      27849          0 
     49538      60191      20218      30123      40118      23582          0 
     61853      75046      20218      30119      40118      27849          0 
     49558      60191      20218      30123      40118      23582          0 
     61793      75046      20218      30119      40118      27849          0 


Latency: vmaskmovpd r256,r256,[m256] + vmovaps (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     64158      78113      20218      30125      40118      27811          0 
     63924      77651      20218      30131      40118      26802          0 
     63980      77656      20218      30131      40118      26845          0 
     63988      77644      20218      30131      40118      27500          0 
     63946      77651      20218      30120      40118      27582          0 
     63926      77651      20218      30120      40118      27617          0 
     63976      77651      20218      30120      40118      27579          0 
     63996      77652      20218      30120      40118      27617          0 
     63940      77651      20218      30120      40118      27579          0 
     63926      77652      20218      30120      40118      27616          0 


Throughput: vmaskmovpd [m128],r128,r128 (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     10064      11875      10218      30224      30147      10016          0 
     11428      13452      10218      30286      30172      10019          0 
      9705      11454      10218      30158      30128      10003          0 
     10280      12159      10218      30132      30126      10000          0 
     13017      15359      10218      30369      30195      10055          0 
     13518      15918      10218      30222      30153      10022          0 
     12734      14973      10218      30409      30210      10058          0 
      8595      10100      10218      30149      30118      10006          0 
      8653      10181      10218      30149      30118      10006          0 
      8546      10065      10218      30149      30118      10006          0 


Throughput: vmaskmovpd [m128],r128,r128 (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8983      10268      10207      30123      30107      10000          0 
      8788      10007      10207      30131      30107      10000          0 
      8783      10009      10207      30141      30107      10000          0 
      8773      10007      10207      30138      30107      10000          0 
      8768      10012      10207      30142      30107      10000          0 
      8752      10005      10207      30134      30107      10000          0 
      8764      10007      10207      30134      30107      10000          0 
      8770      10006      10207      30134      30107      10000          0 
      8780      10006      10207      30134      30107      10000          0 
      8789      10007      10207      30134      30107      10000          0 


Throughput: vmaskmovpd [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9599      11311      10218      30138      30118      10002          0 
      8529      10065      10218      30140      30118      10002          0 
      8535      10064      10218      30140      30118      10002          0 
      8543      10066      10218      30140      30118      10002          0 
      8516      10025      10218      30136      30118      10002          0 
      8527      10028      10218      30136      30118      10002          0 
      8535      10025      10218      30136      30118      10002          0 
      8523      10026      10218      30136      30118      10002          0 
      8518      10025      10218      30136      30118      10002          0 
      8511      10025      10218      30136      30118      10002          0 


Throughput: vmaskmovpd [m128],r128,r128 (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9125      10417      10218      30147      30118      10001          0 
      8780      10014      10218      30151      30118      10001          0 
      8794      10015      10218      30155      30118      10001          0 
      8792      10009      10218      30145      30118      10001          0 
      8788      10010      10218      30145      30118      10001          0 
      8774      10009      10218      30145      30118      10001          0 
      8767      10011      10218      30145      30118      10001          0 
      8755      10010      10218      30145      30118      10001          0 
      8759      10011      10218      30145      30118      10001          0 
      8772      10010      10218      30145      30118      10001          0 


Throughput: vmaskmovpd [m128],r128,r128 (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9276      10573      10213      30142      30113      10001          0 
      8798      10015      10213      30150      30113      10001          0 
      8794      10010      10213      30140      30113      10001          0 
      8782      10009      10213      30140      30113      10001          0 
      8776      10010      10213      30140      30113      10001          0 
      8763      10008      10213      30140      30113      10001          0 
      8759      10010      10213      30140      30113      10001          0 
      8767      10010      10213      30140      30113      10001          0 
      8775      10009      10213      30140      30113      10001          0 
      8784      10009      10213      30140      30113      10001          0 


Throughput: vmaskmovpd [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9028      10615      10218      30118      10002          2       4289 
      8552      10066      10218      30118      10002          2       4288 
      8540      10063      10218      30118      10002          2       4288 
      8531      10064      10218      30118      10002          2       4288 
      8503      10025      10218      30118      10002          2       4288 
      8513      10027      10218      30118      10002          2       4288 
      8521      10025      10218      30118      10002          2       4288 
      8530      10027      10218      30118      10002          2       4288 
      8536      10025      10218      30118      10002          2       4288 
      8531      10028      10218      30118      10002          2       4288 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16825      19802      10218      30118       5529      10000          3 
     16852      19809      10218      30118       5544      10000         10 
     15617      18398      10218      30122       5502      10001         14 
     16655      19670      10218      30118       5536      10000         16 
     16846      19862      10218      30118       5555      10001         14 
     16886      19858      10218      30118       5543      10000         15 
     15681      18430      10218      30122       5501      10000         13 
     16547      19498      10218      30120       5513      10000          5 
     16571      19554      10218      30118       5508      10000         14 
     16392      19321      10218      30122       5507      10000          6 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8690      10564      10218      30118        102          0      30138 
      8277      10064      10218      30118        103          0      30140 
      8287      10063      10218      30118        103          0      30140 
      8296      10064      10218      30118        103          0      30140 
      8269      10025      10218      30118        101          0      30136 
      8279      10026      10218      30118        101          0      30136 
      8273      10025      10218      30118        101          0      30136 
      8265      10027      10218      30118        101          0      30136 
      8253      10025      10218      30118        101          0      30136 
      8245      10027      10218      30118        101          0      30136 


Latency: vmaskmovpd [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    131802     150535      20218      40149      40118      10003          0 
    162597     152874      20218      40815      40485      10132          0 
    127468     150001      20218      40146      40118      10001          0 
    127369     149999      20218      40153      40118      10002          0 
    127462     149996      20218      40118      40118      10000          0 
    127361     149998      20218      40118      40118      10000          0 
    127464     149997      20218      40122      40118      10001          0 
    127365     149996      20218      40118      40118      10000          0 
    127462     149998      20218      40118      40118      10000          0 
    127369     149997      20218      40122      40118      10001          0 


Throughput: vmaskmovpd [m256],r256,r256 (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9259      10544      10218      30147      30118      10000          0 
      8784      10018      10218      30155      30118      10000          0 
      8771      10010      10218      30145      30118      10000          0 
      8761      10009      10218      30145      30118      10000          0 
      8761      10010      10218      30145      30118      10000          0 
      8766      10009      10218      30145      30118      10000          0 
      8778      10011      10218      30145      30118      10000          0 
      8790      10010      10218      30145      30118      10000          0 
      8798      10011      10218      30145      30118      10000          0 
      8788      10010      10218      30145      30118      10000          0 


Throughput: vmaskmovpd [m256],r256,r256 (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8636      10389      10207      30136      30107      10000          0 
      8503      10009      10207      30131      30107      10000          0 
      8513      10011      10207      30141      30107      10000          0 
      8519      10010      10207      30133      30107      10000          0 
      8517      10012      10207      30142      30107      10000          0 
      8504      10008      10207      30134      30107      10000          0 
      8491      10007      10207      30134      30107      10000          0 
      8485      10007      10207      30134      30107      10000          0 
      8483      10008      10207      30134      30107      10000          0 
      8491      10006      10207      30134      30107      10000          0 


Throughput: vmaskmovpd [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9044      10625      10218      30140      30118      10002          0 
      8560      10066      10218      30140      30118      10002          0 
      8552      10063      10218      30140      30118      10002          0 
      8511      10026      10218      30136      30118      10002          0 
      8499      10027      10218      30136      30118      10002          0 
      8499      10026      10218      30136      30118      10002          0 
      8507      10026      10218      30136      30118      10002          0 
      8513      10025      10218      30136      30118      10002          0 
      8525      10026      10218      30136      30118      10002          0 
      8532      10026      10218      30136      30118      10002          0 


Throughput: vmaskmovpd [m256],r256,r256 (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9315      10604      10218      30141      30118      10001          0 
      8801      10024      10218      30143      30118      10001          0 
      8791      10025      10218      30149      30118      10001          0 
      8767      10012      10218      30140      30118      10001          0 
      8767      10023      10218      30140      30118      10001          0 
      8759      10010      10218      30140      30118      10001          0 
      8769      10010      10218      30140      30118      10001          0 
      8798      10030      10218      30140      30118      10001          0 
      8791      10013      10218      30140      30118      10001          0 
      8801      10020      10218      30140      30118      10001          0 


Throughput: vmaskmovpd [m256],r256,r256 (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9593      10568      10213      30137      30113      10001          0 
      9078      10012      10213      30143      30113      10001          0 
      9064      10011      10213      30139      30113      10001          0 
      9058      10013      10213      30139      30113      10001          0 
      9050      10012      10213      30139      30113      10001          0 
      9060      10009      10213      30139      30113      10001          0 
      9068      10010      10213      30139      30113      10001          0 
      9078      10011      10213      30135      30113      10001          0 
      9089      10011      10213      30135      30113      10001          0 
      9080      10009      10213      30139      30113      10001          0 


Throughput: vmaskmovpd [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9018      10611      10218      30118      10002          2       4289 
      8542      10063      10218      30118      10002          2       4288 
      8537      10066      10218      30118      10002          2       4288 
      8503      10025      10218      30118      10002          2       4288 
      8513      10027      10218      30118      10002          2       4288 
      8521      10026      10218      30118      10002          2       4288 
      8528      10026      10218      30118      10002          2       4288 
      8537      10026      10218      30118      10002          2       4288 
      8527      10025      10218      30118      10002          2       4288 
      8519      10026      10218      30118      10002          2       4288 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9012      10615      10218      30118       5716      10000          3 
      8541      10066      10218      30118       5717      10000          3 
      8533      10064      10218      30118       5717      10000          3 
      8540      10065      10218      30118       5717      10000          3 
      8511      10026      10218      30118       5717      10000          3 
      8523      10026      10218      30118       5717      10000          3 
      8530      10026      10218      30118       5717      10000          3 
      8537      10027      10218      30118       5717      10000          3 
      8525      10026      10218      30118       5717      10000          3 
      8517      10027      10218      30118       5717      10000          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9299      10960      10218      30118        102          0      30138 
      8527      10065      10218      30118        103          0      30140 
      8536      10063      10218      30118        103          0      30140 
      8542      10064      10218      30118        103          0      30140 
      8523      10026      10218      30118        101          0      30136 
      8533      10027      10218      30118        101          0      30136 
      8530      10025      10218      30118        101          0      30136 
      8524      10027      10218      30118        101          0      30136 
      8513      10026      10218      30118        101          0      30136 
      8507      10028      10218      30118        101          0      30136 


Latency: vmaskmovpd [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    136128     165523      20218      40133      40118      10001          0 
    131837     159996      20218      40146      40118      10001          0 
    131756     159995      20218      40161      40118      10003          0 
    131832     159998      20218      40118      40118      10000          0 
    131764     159995      20218      40122      40118      10001          0 
    131811     159995      20218      40118      40118      10000          0 
    131790     159996      20218      40118      40118      10000          0 
    131786     159995      20218      40122      40118      10001          0 
    131815     159995      20218      40118      40118      10000          0 
    131772     159998      20218      40118      40118      10000          0 


Throughput: vpmaskmovd r128,r128,[m128] (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4861       5721      10218      20146      20118       3300          0 
      4425       5212      10218      20153      20118       3275          0 
      4357       5138      10218      20154      20118       3284          0 
      4332       5107      10218      20145      20118       3290          0 
      4324       5107      10218      20145      20118       3290          0 
      4322       5106      10218      20145      20118       3290          0 
      4326       5106      10218      20145      20118       3290          0 
      4329       5106      10218      20145      20118       3290          0 
      4332       5106      10218      20145      20118       3290          0 
      4334       5106      10218      20145      20118       3290          0 


Throughput: vpmaskmovd r128,r128,[m128] (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4790       5643      10210      20139      20110       3328          0 
      4361       5138      10210      20145      20110       3236          0 
      4367       5139      10210      20146      20110       3268          0 
      4336       5104      10210      20137      20110       3264          0 
      4342       5104      10210      20137      20110       3264          0 
      4343       5104      10210      20137      20110       3264          0 
      4340       5106      10210      20137      20110       3264          0 
      4336       5104      10210      20137      20110       3264          0 
      4331       5104      10210      20137      20110       3264          0 
      4328       5104      10210      20137      20110       3264          0 


Throughput: vpmaskmovd r128,r128,[m128] (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4881       5936      10221      20150      20121       3349          0 
      4225       5136      10221      20154      20121       3228          0 
      4229       5135      10221      20156      20121       3214          0 
      4203       5104      10221      20148      20121       3206          0 
      4207       5104      10221      20148      20121       3206          0 
      4211       5104      10221      20148      20121       3206          0 
      4211       5106      10221      20148      20121       3206          0 
      4219       5105      10221      20148      20121       3206          0 
      4217       5104      10221      20148      20121       3206          0 
      4215       5105      10221      20148      20121       3206          0 


Throughput: vpmaskmovd r128,r128,[m128] (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5071       5979      10221      20147      20121       3336          0 
      4350       5135      10221      20154      20121       3228          0 
      4356       5135      10221      20156      20121       3214          0 
      4332       5103      10221      20148      20121       3206          0 
      4334       5103      10221      20148      20121       3206          0 
      4336       5103      10221      20148      20121       3206          0 
      4337       5105      10221      20148      20121       3206          0 
      4344       5106      10221      20148      20121       3206          0 
      4344       5104      10221      20148      20121       3206          0 
      4347       5104      10221      20148      20121       3206          0 


Throughput: vpmaskmovd r128,r128,[m128] (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5194       5926      10213      20143      20113       3336          0 
      4506       5139      10213      20147      20113       3272          0 
      4508       5137      10213      20148      20113       3258          0 
      4497       5121      10213      20143      20113       3250          0 
      4492       5109      10213      20140      20113       3252          0 
      4490       5108      10213      20140      20113       3252          0 
      4483       5106      10213      20140      20113       3252          0 
      4485       5106      10213      20140      20113       3252          0 
      4480       5106      10213      20140      20113       3252          0 
      4478       5106      10213      20140      20113       3252          0 


Throughput: vpmaskmovd r128,r128,[m128] (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5242       5961      10221      20121       3345       3548       5005 
      4515       5141      10221      20121       3226       3489       5006 
      4512       5142      10221      20121       3215       3485       5006 
      4481       5109      10221      20121       3207       3480       5006 
      4475       5109      10221      20121       3207       3480       5006 
      4475       5111      10221      20121       3207       3480       5006 
      4478       5112      10221      20121       3207       3480       5006 
      4470       5111      10221      20121       3207       3480       5006 
      4474       5111      10221      20121       3207       3480       5006 
      4476       5109      10221      20121       3207       3480       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5155       5885      10221      20121       5005          0       3146 
      4499       5143      10221      20121       5006          0       3312 
      4501       5143      10221      20121       5006          0       3292 
      4503       5142      10221      20121       5006          0       3307 
      4480       5111      10221      20121       5006          0       3320 
      4482       5109      10221      20121       5006          0       3320 
      4486       5109      10221      20121       5006          0       3320 
      4485       5109      10221      20121       5006          0       3320 
     45223       9925      10222      20370       5042          2       3031 
      5056       5787      10221      20163       5024          0       3192 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4990       5881      10221      20121        102          0      20150 
      4355       5135      10221      20121        105          0      20154 
      4355       5137      10221      20121        105          0      20156 
      4350       5139      10221      20121        105          0      20156 
      4326       5106      10221      20121        101          0      20148 
      4327       5105      10221      20121        101          0      20148 
      4330       5105      10221      20121        101          0      20148 
      4336       5106      10221      20121        101          0      20148 
      4336       5105      10221      20121        101          0      20148 
      4342       5105      10221      20121        101          0      20148 


Throughput: vpmaskmovd r256,r256,[m256] (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5627       6619      10218      20147      20118       3427          0 
      4366       5137      10218      20153      20118       3423          0 
      4361       5140      10218      20153      20118       3423          0 
      4361       5138      10218      20154      20118       3412          0 
      4329       5106      10218      20145      20118       3408          0 
      4327       5106      10218      20145      20118       3408          0 
      4327       5106      10218      20145      20118       3408          0 
      4327       5106      10218      20145      20118       3408          0 
      4331       5106      10218      20145      20118       3408          0 
      4336       5106      10218      20145      20118       3408          0 


Throughput: vpmaskmovd r256,r256,[m256] (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26557      31212      10210      20166      20110       3175          0 
     26026      30676      10210      20117      20110       3209          0 
      7479       8831      10210      20139      20110       3032          0 
      7084       8309      10210      20138      20110       3294          0 
      8079       9505      10210      20205      20146       3121          0 
      7850       9231      10210      20118      20110       3100          0 
      6558       7679      10210      20139      20112       3055          0 
      7188       8395      10210      20163      20114       3088          0 
      6318       7407      10210      20146      20112       3237          0 
      6708       7858      10210      20138      20112       3154          0 


Throughput: vpmaskmovd r256,r256,[m256] (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     10076      10383      10221      20163      20121       2676          0 
     10028      10334      10221      20142      20121       2885          0 
      9756      10059      10221      20158      20121       3055          0 
      9778      10102      10221      20147      20121       2860          0 
      9637       9961      10221      20141      20121       2616          0 
      9510       9814      10221      20140      20121       2578          0 
      9681       9987      10221      20137      20121       2688          0 
      9542       9814      10221      20144      20121       3061          0 
      9788      10076      10221      20147      20121       2824          0 
      9699       9998      10221      20136      20121       2800          0 


Throughput: vpmaskmovd r256,r256,[m256] (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5377       5945      10221      20151      20121       3439          0 
      4651       5135      10221      20154      20121       3410          0 
      4651       5137      10221      20154      20121       3409          0 
      4657       5135      10221      20156      20121       3404          0 
      4659       5136      10221      20156      20121       3392          0 
      4631       5103      10221      20148      20121       3385          0 
      4637       5103      10221      20148      20121       3385          0 
     39322       7936      10221      20704      20488       3508          0 
      4462       5105      10221      20148      20121       3385          0 
      4462       5105      10221      20148      20121       3385          0 


Throughput: vpmaskmovd r256,r256,[m256] (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5187       5911      10213      20144      20113       3446          0 
      4508       5143      10213      20149      20113       3413          0 
      4476       5111      10213      20140      20113       3410          0 
      4472       5111      10213      20140      20113       3410          0 
      4474       5111      10213      20140      20113       3410          0 
      4471       5111      10213      20140      20113       3410          0 
      4475       5113      10213      20140      20113       3410          0 
      4475       5112      10213      20140      20113       3410          0 
      4478       5111      10213      20140      20113       3410          0 
      4480       5111      10213      20140      20113       3410          0 


Throughput: vpmaskmovd r256,r256,[m256] (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5172       5909      10221      20121       3431       3453       5005 
      4500       5134      10221      20121       3410       3475       5006 
      4502       5137      10221      20121       3409       3473       5005 
      4506       5136      10221      20121       3404       3463       5006 
      4508       5139      10221      20121       3392       3421       5006 
      4483       5105      10221      20121       3385       3413       5006 
      4486       5104      10221      20121       3385       3413       5006 
      4482       5104      10221      20121       3385       3413       5006 
      4479       5105      10221      20121       3385       3413       5006 
      4479       5104      10221      20121       3385       3413       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5095       5824      10221      20121       5006          0       3175 
      4487       5134      10221      20121       5006          0       3120 
      4492       5135      10221      20121       5006          0       3192 
      4466       5103      10221      20121       5006          0       3207 
      4472       5103      10221      20121       5006          0       3207 
      4476       5103      10221      20121       5006          0       3207 
      4474       5103      10221      20121       5006          0       3207 
      4479       5105      10221      20121       5006          0       3207 
      4479       5106      10221      20121       5006          0       3207 
      4486       5104      10221      20121       5006          0       3207 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5587       6372      10221      20121        102          0      20148 
      4506       5137      10221      20121        105          0      20154 
      4512       5139      10221      20121        105          0      20154 
      4514       5137      10221      20121        105          0      20156 
      4512       5135      10221      20121        105          0      20156 
      4482       5104      10221      20121        101          0      20148 
      4478       5103      10221      20121        101          0      20148 
      4477       5103      10221      20121        101          0      20148 
      4475       5103      10221      20121        101          0      20148 
      4469       5103      10221      20121        101          0      20148 


Latency: vpmaskmovd r128,r128,[m128] + vmovaps (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     66048      75583      20221      30129      40121      26631          0 
     65397      74571      20221      30135      40121      26410          0 
     65642      74820      20221      30134      40121      26445          0 
     64680      73767      20221      30121      40121      26188          0 
     65344      74566      20221      30121      40121      26442          0 
     64682      73766      20221      30121      40121      26188          0 
    111196      75102      20222      30452      40342      26079          0 
     66157      75492      20221      30494      40233      25401          0 
     65106      74214      20221      30135      40121      26397          0 
     65604      74794      20221      30121      40121      26449          0 


Latency: vpmaskmovd r256,r256,[m256] + vmovaps (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     64123      73330      20221      30125      40121      23932          0 
     67217      76686      20221      30130      40121      26561          0 
    115673      83993      20222      30797      40422      25856          0 
     68359      77955      20221      30121      40121      27192          0 
     68334      77967      20221      30138      40121      27064          0 
     68351      77965      20221      30121      40121      27045          0 
     68377      77962      20221      30121      40121      27095          0 
     68397      77964      20221      30121      40121      27045          0 
     68363      77962      20221      30121      40121      27095          0 
     68333      77964      20221      30121      40121      27045          0 


Throughput: vpmaskmovd [m128],r128,r128 (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9187      10454      10218      30142      30118      10000          0 
      8795      10020      10218      30151      30118      10000          0 
      8778      10015      10218      30148      30118      10000          0 
      8766      10011      10218      30140      30118      10000          0 
      8757      10009      10218      30140      30118      10000          0 
      8761      10012      10218      30140      30118      10000          0 
      8769      10010      10218      30140      30118      10000          0 
      8779      10012      10218      30140      30118      10000          0 
      8788      10010      10218      30140      30118      10000          0 
      8792      10010      10218      30140      30118      10000          0 


Throughput: vpmaskmovd [m128],r128,r128 (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17822      19649      10210      30124      30112      10010          0 
     17789      20297      10210      30125      30110      10008          0 
     17995      19893      10210      30123      30110      10014          0 
     18091      19937      10210      30123      30110      10008          0 
     17830      19629      10210      30125      30110      10028          0 
     17231      19025      10210      30125      30110      10018          0 
     14608      16157      10210      30133      30112      10021          0 
     17832      19679      10210      30125      30114      10019          0 
     17955      19791      10210      30131      30110      10009          0 
     65982      21712      10211      30366      30312      10090          0 


Throughput: vpmaskmovd [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9302      10591      10221      30141      30121      10002          0 
      8830      10066      10221      30143      30121      10002          0 
      8820      10064      10221      30143      30121      10002          0 
      8776      10026      10221      30139      30121      10002          0 
      8776      10026      10221      30139      30121      10002          0 
      8785      10026      10221      30139      30121      10002          0 
      8796      10026      10221      30139      30121      10002          0 
      8808      10028      10221      30139      30121      10002          0 
      8812      10026      10221      30139      30121      10002          0 
      8806      10028      10221      30139      30121      10002          0 


Throughput: vpmaskmovd [m128],r128,r128 (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9563      11256      10221      30143      30121      10002          0 
      8542      10066      10221      30143      30121      10002          0 
      8535      10065      10221      30143      30121      10002          0 
      8503      10026      10221      30139      30121      10002          0 
      8513      10028      10221      30139      30121      10002          0 
      8519      10026      10221      30139      30121      10002          0 
      8532      10029      10221      30139      30121      10002          0 
      8533      10026      10221      30139      30121      10002          0 
      8531      10026      10221      30139      30121      10002          0 
      8521      10027      10221      30139      30121      10002          0 


Throughput: vpmaskmovd [m128],r128,r128 (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9003      10597      10213      30134      30113      10001          0 
      8519      10016      10213      30149      30113      10001          0 
      8524      10014      10213      30142      30113      10001          0 
      8517      10011      10213      30139      30113      10001          0 
      8507      10010      10213      30139      30113      10001          0 
      8495      10009      10213      30139      30113      10001          0 
      8484      10007      10213      30139      30113      10001          0 
      8485      10010      10213      30139      30113      10001          0 
      8493      10008      10213      30135      30113      10001          0 
      8503      10010      10213      30139      30113      10001          0 


Throughput: vpmaskmovd [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9346      10642      10221      30121      10002          2       4289 
      8848      10066      10221      30121      10002          2       4288 
      8834      10065      10221      30121      10002          2       4288 
      8826      10065      10221      30121      10002          2       4288 
      8816      10069      10221      30121      10002          2       4288 
      8773      10027      10221      30121      10002          2       4288 
      8777      10026      10221      30121      10002          2       4288 
      8790      10028      10221      30121      10002          2       4288 
      8800      10027      10221      30121      10002          2       4288 
      8812      10029      10221      30121      10002          2       4288 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9648      11016      10221      30121       5716      10000          3 
      8813      10068      10221      30121       5717      10000          3 
      8825      10067      10221      30121       5717      10000          3 
      8833      10068      10221      30121       5717      10000          3 
      8845      10066      10221      30121       5717      10000          3 
      8815      10027      10221      30121       5717      10000          3 
      8803      10029      10221      30121       5717      10000          3 
      8798      10027      10221      30121       5717      10000          3 
      8785      10028      10221      30121       5717      10000          3 
      8777      10030      10221      30121       5717      10000          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9022      10616      10221      30121        102          0      30141 
      8564      10067      10221      30121        103          0      30143 
      8568      10065      10221      30121        103          0      30143 
      8529      10029      10221      30121        101          0      30139 
      8519      10026      10221      30121        101          0      30139 
      8510      10026      10221      30121        101          0      30139 
      8501      10027      10221      30121        101          0      30139 
      8503      10026      10221      30121        101          0      30139 
      8511      10026      10221      30121        101          0      30139 
      8522      10028      10221      30121        101          0      30139 


Latency: vpmaskmovd [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    132155     150861      20221      40151      40121      10002          0 
    131485     150002      20221      40161      40121      10004          0 
    161781     152440      20221      40786      40489      10126          0 
    127434     150002      20221      40179      40121      10002          0 
    140112     152731      20222      40904      40414      10186          0 
    127468     150012      20221      40121      40121      10001          0 
    127375     150001      20221      40133      40121      10003          0 
    127454     150001      20221      40121      40121      10001          0 
    127383     150002      20221      40125      40121      10002          0 
    127442     150001      20221      40133      40121      10003          0 


Throughput: vpmaskmovd [m256],r256,r256 (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9029      10607      10218      30144      30118      10000          0 
      8508      10012      10218      30149      30118      10000          0 
      8503      10014      10218      30155      30118      10000          0 
      8491      10010      10218      30145      30118      10000          0 
      8481      10009      10218      30145      30118      10000          0 
      8489      10011      10218      30145      30118      10000          0 
      8495      10009      10218      30145      30118      10000          0 
      8505      10010      10218      30145      30118      10000          0 
      8515      10009      10218      30145      30118      10000          0 
      8520      10011      10218      30145      30118      10000          0 


Throughput: vpmaskmovd [m256],r256,r256 (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8768      10346      10210      30133      30110      10000          0 
      8491      10014      10210      30137      30110      10001          0 
      8499      10013      10210      30145      30110      10000          0 
      8506      10008      10210      30137      30110      10000          0 
      8513      10010      10210      30137      30110      10000          0 
      8521      10007      10210      30137      30110      10000          0 
      8513      10009      10210      30137      30110      10000          0 
      8501      10008      10210      30137      30110      10000          0 
      8497      10010      10210      30137      30110      10000          0 
      8485      10008      10210      30137      30110      10000          0 


Throughput: vpmaskmovd [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9609      10588      10221      30141      30121      10002          0 
      9120      10065      10221      30143      30121      10002          0 
      9109      10066      10221      30143      30121      10002          0 
      9100      10064      10221      30143      30121      10002          0 
      9072      10028      10221      30139      30121      10002          0 
      9079      10027      10221      30139      30121      10002          0 
      9089      10027      10221      30139      30121      10002          0 
      9098      10029      10221      30139      30121      10002          0 
      9103      10027      10221      30139      30121      10002          0 
      9090      10027      10221      30139      30121      10002          0 


Throughput: vpmaskmovd [m256],r256,r256 (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9285      10602      10221      30141      30121      10002          0 
      8829      10066      10221      30143      30121      10002          0 
      8836      10065      10221      30143      30121      10002          0 
      8813      10027      10221      30139      30121      10002          0 
      8809      10028      10221      30139      30121      10002          0 
      8795      10027      10221      30139      30121      10002          0 
      8790      10028      10221      30139      30121      10002          0 
      8782      10027      10221      30139      30121      10002          0 
      8777      10027      10221      30139      30121      10002          0 
      8785      10029      10221      30139      30121      10002          0 


Throughput: vpmaskmovd [m256],r256,r256 (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9279      10567      10213      30142      30113      10001          0 
      8796      10012      10213      30146      30113      10001          0 
      8784      10011      10213      30139      30113      10001          0 
      8783      10014      10213      30150      30113      10001          0 
      8768      10009      10213      30140      30113      10001          0 
      8758      10010      10213      30140      30113      10001          0 
      8762      10009      10213      30140      30113      10001          0 
      8772      10010      10213      30140      30113      10001          0 
      8776      10009      10213      30140      30113      10001          0 
      8789      10010      10213      30140      30113      10001          0 


Throughput: vpmaskmovd [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9006      10615      10221      30121      10002          2       4289 
      8531      10065      10221      30121      10002          2       4288 
      8541      10065      10221      30121      10002          2       4288 
      8519      10027      10221      30121      10002          2       4288 
      8529      10028      10221      30121      10002          2       4288 
      8535      10027      10221      30121      10002          2       4288 
      8531      10027      10221      30121      10002          2       4288 
      8526      10030      10221      30121      10002          2       4288 
      8517      10027      10221      30121      10002          2       4288 
      8503      10027      10221      30121      10002          2       4288 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9375      10682      10221      30121       5716      10000          3 
      8839      10064      10221      30121       5717      10000          3 
      8842      10066      10221      30121       5717      10000          3 
      8830      10064      10221      30121       5717      10000          3 
      8787      10027      10221      30121       5717      10000          3 
      8782      10030      10221      30121       5717      10000          3 
      8770      10027      10221      30121       5717      10000          3 
      8782      10028      10221      30121       5717      10000          3 
      8789      10028      10221      30121       5717      10000          3 
      8800      10027      10221      30121       5717      10000          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9308      10620      10221      30121        103          0      30143 
      8810      10065      10221      30121        103          0      30143 
      8774      10028      10221      30121        101          0      30139 
      8783      10027      10221      30121        101          0      30139 
      8794      10028      10221      30121        101          0      30139 
      8804      10027      10221      30121        101          0      30139 
      8808      10027      10221      30121        101          0      30139 
      8806      10029      10221      30121        101          0      30139 
      8797      10027      10221      30121        101          0      30139 
      8784      10027      10221      30121        101          0      30139 


Latency: vpmaskmovd [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    140558     160539      20221      40151      40121      10001          0 
    140330     159995      20221      40149      40121      10001          0 
    143331     163449      20221      40168      40121      10003          0 
    140251     159993      20221      40160      40121      10003          0 
    140342     159995      20221      40133      40121      10002          0 
    140272     159993      20221      40121      40121      10000          0 
    140276     159996      20221      40125      40121      10001          0 
    140342     159996      20221      40133      40121      10002          0 
    140251     159993      20221      40121      40121      10000          0 
    140307     159993      20221      40125      40121      10001          0 


Throughput: vpmaskmovq r128,r128,[m128] (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5214       5947      10218      20144      20118       3355          0 
      4504       5137      10218      20153      20118       3263          0 
      4513       5138      10218      20154      20118       3284          0 
      4486       5106      10218      20145      20118       3290          0 
      4490       5106      10218      20145      20118       3290          0 
      4483       5106      10218      20145      20118       3290          0 
      4483       5106      10218      20145      20118       3290          0 
      4478       5106      10218      20145      20118       3290          0 
      4474       5106      10218      20145      20118       3290          0 
      4472       5106      10218      20145      20118       3290          0 


Throughput: vpmaskmovq r128,r128,[m128] (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4659       5513      10207      20135      20107       3300          0 
      4514       5139      10207      20142      20107       3232          0 
      4508       5137      10207      20143      20107       3229          0 
      4472       5102      10207      20134      20107       3226          0 
      4475       5105      10207      20134      20107       3226          0 
      4467       5102      10207      20134      20107       3226          0 
      4467       5102      10207      20134      20107       3226          0 
      4467       5106      10207      20134      20107       3226          0 
      4459       5102      10207      20134      20107       3226          0 
      4459       5102      10207      20134      20107       3226          0 


Throughput: vpmaskmovq r128,r128,[m128] (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5297       5854      10218      20147      20118       3339          0 
      4650       5135      10218      20153      20118       3239          0 
      4652       5135      10218      20153      20118       3225          0 
      4631       5105      10218      20145      20118       3225          0 
      4633       5105      10218      20145      20118       3225          0 
      4635       5103      10218      20145      20118       3225          0 
      4631       5103      10218      20145      20118       3225          0 
      4627       5104      10218      20145      20118       3225          0 
      4625       5103      10218      20145      20118       3225          0 
      4623       5103      10218      20145      20118       3225          0 


Throughput: vpmaskmovq r128,r128,[m128] (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4845       5717      10218      20146      20118       3308          0 
      4351       5136      10218      20153      20118       3264          0 
      4358       5137      10218      20154      20118       3285          0 
      4332       5106      10218      20145      20118       3291          0 
      4337       5106      10218      20145      20118       3291          0 
      4338       5106      10218      20145      20118       3291          0 
      4340       5106      10218      20145      20118       3291          0 
      4346       5106      10218      20145      20118       3291          0 
      4342       5106      10218      20145      20118       3291          0 
      4346       5106      10218      20145      20118       3291          0 


Throughput: vpmaskmovq r128,r128,[m128] (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5297       6248      10213      20144      20113       3373          0 
      4352       5136      10213      20149      20113       3255          0 
      4326       5104      10213      20140      20113       3252          0 
      4333       5109      10213      20140      20113       3252          0 
      4332       5107      10213      20140      20113       3252          0 
      4332       5106      10213      20140      20113       3252          0 
      4336       5105      10213      20140      20113       3252          0 
      4338       5106      10213      20140      20113       3252          0 
      4341       5105      10213      20140      20113       3252          0 
      4346       5106      10213      20140      20113       3252          0 


Throughput: vpmaskmovq r128,r128,[m128] (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5107       5823      10218      20118       3296       3520       5006 
      4508       5146      10218      20118       3237       3491       5005 
      4498       5136      10218      20118       3239       3491       5006 
      4485       5122      10218      20118       3220       3495       5005 
      4465       5105      10218      20118       3225       3482       5006 
      4465       5104      10218      20118       3225       3482       5006 
      4467       5104      10218      20118       3225       3482       5006 
      4468       5105      10218      20118       3225       3482       5006 
      4472       5105      10218      20118       3225       3482       5006 
      4476       5106      10218      20118       3225       3482       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5242       6176      10218      20118       5005          0       3148 
      4354       5136      10218      20118       5006          0       3281 
      4327       5103      10218      20118       5006          0       3299 
      4324       5103      10218      20118       5006          0       3299 
      4325       5103      10218      20118       5006          0       3299 
      4326       5103      10218      20118       5006          0       3299 
      4329       5103      10218      20118       5006          0       3299 
      4332       5103      10218      20118       5006          0       3299 
      4334       5104      10218      20118       5006          0       3299 
      4337       5104      10218      20118       5006          0       3299 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5153       5882      10218      20118        104          0      20146 
      4510       5141      10218      20118        106          0      20151 
      4512       5143      10218      20118        106          0      20153 
      4516       5144      10218      20118        106          0      20153 
      4490       5113      10218      20118        102          0      20145 
      4493       5111      10218      20118        102          0      20145 
      4489       5111      10218      20118        102          0      20145 
      4486       5112      10218      20118        102          0      20145 
      4486       5111      10218      20118        102          0      20145 
      4487       5112      10218      20118        102          0      20145 


Throughput: vpmaskmovq r256,r256,[m256] (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5033       5934      10218      20144      20118       3441          0 
      4358       5138      10218      20154      20118       3412          0 
      4336       5106      10218      20145      20118       3408          0 
      4340       5106      10218      20145      20118       3408          0 
      4342       5106      10218      20145      20118       3408          0 
      4344       5106      10218      20145      20118       3408          0 
      4345       5106      10218      20145      20118       3408          0 
      4346       5106      10218      20145      20118       3408          0 
      4344       5106      10218      20145      20118       3408          0 
      4341       5106      10218      20145      20118       3408          0 


Throughput: vpmaskmovq r256,r256,[m256] (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4724       5787      10207      20136      20107       3441          0 
      4352       5131      10207      20142      20107       3406          0 
      4356       5134      10207      20143      20107       3405          0 
      4362       5136      10207      20143      20107       3399          0 
      4336       5101      10207      20134      20107       3391          0 
      4341       5102      10207      20134      20107       3391          0 
      4344       5103      10207      20134      20107       3391          0 
      4338       5101      10207      20134      20107       3391          0 
      4339       5101      10207      20134      20107       3391          0 
      4336       5105      10207      20134      20107       3391          0 


Throughput: vpmaskmovq r256,r256,[m256] (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      6159       7032      10218      20148      20118       3456          0 
      4492       5135      10218      20151      20118       3408          0 
      4489       5134      10218      20153      20118       3408          0 
      4490       5134      10218      20153      20118       3394          0 
      4470       5104      10218      20145      20118       3387          0 
      4470       5103      10218      20145      20118       3387          0 
      4472       5103      10218      20145      20118       3387          0 
      4476       5103      10218      20145      20118       3387          0 
      4477       5103      10218      20145      20118       3387          0 
      4479       5103      10218      20145      20118       3387          0 


Throughput: vpmaskmovq r256,r256,[m256] (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5247       5994      10218      20144      20118       3446          0 
      4505       5142      10218      20153      20118       3424          0 
      4507       5140      10218      20154      20118       3421          0 
      4503       5137      10218      20154      20118       3413          0 
      4482       5107      10218      20145      20118       3409          0 
      4487       5107      10218      20145      20118       3409          0 
      4491       5109      10218      20145      20118       3409          0 
      4489       5109      10218      20145      20118       3409          0 
      4484       5107      10218      20145      20118       3409          0 
      4481       5107      10218      20145      20118       3409          0 


Throughput: vpmaskmovq r256,r256,[m256] (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5329       6077      10213      20144      20113       3430          0 
      4512       5137      10213      20148      20113       3419          0 
      4509       5138      10213      20149      20113       3422          0 
      4514       5137      10213      20149      20113       3412          0 
      4485       5105      10213      20140      20113       3409          0 
      4483       5104      10213      20140      20113       3409          0 
      4480       5108      10213      20140      20113       3409          0 
      4478       5106      10213      20140      20113       3409          0 
      4476       5105      10213      20140      20113       3409          0 
      4474       5105      10213      20140      20113       3409          0 


Throughput: vpmaskmovq r256,r256,[m256] (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5108       6004      10218      20118       3443       3456       5005 
      4382       5145      10218      20118       3396       3427       5006 
      4346       5104      10218      20118       3387       3406       5006 
      4343       5104      10218      20118       3387       3406       5006 
      4339       5102      10218      20118       3387       3406       5006 
      4337       5102      10218      20118       3387       3406       5006 
      4337       5103      10218      20118       3387       3406       5006 
      4332       5103      10218      20118       3387       3406       5006 
      4333       5103      10218      20118       3387       3406       5006 
      4327       5103      10218      20118       3387       3406       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5151       5869      10218      20118       5006          0       3158 
      4513       5144      10218      20118       5005          0       3120 
      4500       5136      10218      20118       5006          0       3197 
      4468       5103      10218      20118       5006          0       3212 
      4465       5102      10218      20118       5006          0       3212 
      4465       5103      10218      20118       5006          0       3212 
      4467       5102      10218      20118       5006          0       3212 
      4471       5103      10218      20118       5006          0       3212 
      4473       5102      10218      20118       5006          0       3212 
      4479       5104      10218      20118       5006          0       3212 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5194       5913      10218      20118        103          0      20149 
      4508       5133      10218      20118        105          0      20151 
      4503       5135      10218      20118        105          0      20153 
      4500       5133      10218      20118        105          0      20153 
      4470       5103      10218      20118        101          0      20145 
      4470       5103      10218      20118        101          0      20145 
      4464       5103      10218      20118        101          0      20145 
      4468       5103      10218      20118        101          0      20145 
      4470       5103      10218      20118        101          0      20145 
      4477       5103      10218      20118        101          0      20145 


Latency: vpmaskmovq r128,r128,[m128] + vmovaps (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     49833      60633      20218      30132      40118      24919          0 
     61784      75047      20218      30136      40118      27898          0 
     58267      70760      20218      30139      40118      26525          0 
     61857      75045      20218      30137      40118      27835          0 
     49556      60191      20218      30123      40118      23583          0 
     61799      75046      20218      30119      40118      27848          0 
     49627      60191      20218      30123      40118      23581          0 
     61791      75046      20218      30119      40118      27850          0 
     49564      60189      20218      30123      40118      23606          0 
     61856      75046      20218      30119      40118      27849          0 


Latency: vpmaskmovq r256,r256,[m256] + vmovaps (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     68256      78031      20218      30133      40118      27807          0 
     68054      77651      20218      30131      40118      26826          0 
     68072      77656      20218      30131      40118      26846          0 
     68104      77651      20218      30131      40118      27309          0 
     68111      77642      20218      30131      40118      27530          0 
     68087      77651      20218      30120      40118      27581          0 
     68057      77650      20218      30120      40118      27612          0 
     68072      77652      20218      30120      40118      27614          0 
     68105      77651      20218      30120      40118      27582          0 
     68117      77652      20218      30120      40118      27617          0 


Throughput: vpmaskmovq [m128],r128,r128 (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8883      10432      10218      30138      30118      10000          0 
      8521      10017      10218      30148      30118      10000          0 
      8502      10009      10218      30140      30118      10000          0 
      8498      10010      10218      30140      30118      10000          0 
      8486      10009      10218      30140      30118      10000          0 
      8486      10011      10218      30140      30118      10000          0 
      8496      10009      10218      30140      30118      10000          0 
      8504      10010      10218      30140      30118      10000          0 
      8512      10009      10218      30140      30118      10000          0 
      8524      10008      10218      30140      30118      10000          0 


Throughput: vpmaskmovq [m128],r128,r128 (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8772      10228      10207      30131      30107      10000          0 
      8763      10018      10207      30136      30107      10000          0 
      8773      10010      10207      30137      30107      10000          0 
      8778      10005      10207      30121      30107      10000          0 
      8784      10006      10207      30121      30107      10000          0 
      8791      10007      10207      30121      30107      10000          0 
      8784      10007      10207      30121      30107      10000          0 
      8774      10007      10207      30121      30107      10000          0 
      8762      10007      10207      30121      30107      10000          0 
      8755      10006      10207      30121      30107      10000          0 


Throughput: vpmaskmovq [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9318      10616      10218      30138      30118      10002          0 
      8844      10066      10218      30140      30118      10002          0 
      8804      10026      10218      30136      30118      10002          0 
      8796      10028      10218      30136      30118      10002          0 
      8785      10026      10218      30136      30118      10002          0 
      8777      10027      10218      30136      30118      10002          0 
      8776      10026      10218      30136      30118      10002          0 
      8786      10028      10218      30136      30118      10002          0 
      8791      10026      10218      30136      30118      10002          0 
      8806      10026      10218      30136      30118      10002          0 


Throughput: vpmaskmovq [m128],r128,r128 (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8840      10424      10218      30141      30118      10001          0 
      8493      10020      10218      30155      30118      10001          0 
      8497      10014      10218      30148      30118      10001          0 
      8505      10010      10218      30140      30118      10001          0 
      8510      10009      10218      30140      30118      10001          0 
      8519      10008      10218      30140      30118      10001          0 
      8515      10010      10218      30140      30118      10001          0 
      8507      10010      10218      30140      30118      10001          0 
      8497      10010      10218      30140      30118      10001          0 
      8487      10009      10218      30140      30118      10001          0 


Throughput: vpmaskmovq [m128],r128,r128 (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9014      10596      10213      30142      30113      10001          0 
      8527      10013      10213      30146      30113      10001          0 
      8513      10011      10213      30144      30113      10001          0 
      8511      10014      10213      30150      30113      10001          0 
      8495      10009      10213      30140      30113      10001          0 
      8491      10011      10213      30140      30113      10001          0 
      8483      10009      10213      30140      30113      10001          0 
      8495      10009      10213      30140      30113      10001          0 
      8503      10008      10213      30140      30113      10001          0 
      8511      10010      10213      30140      30113      10001          0 


Throughput: vpmaskmovq [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8925      10195      10218      30118      10002          2       4289 
      8804      10063      10218      30118      10002          2       4288 
      8776      10025      10218      30118      10002          2       4288 
      8787      10026      10218      30118      10002          2       4288 
      8796      10025      10218      30118      10002          2       4288 
      8808      10026      10218      30118      10002          2       4288 
      8806      10025      10218      30118      10002          2       4288 
      8796      10026      10218      30118      10002          2       4288 
      8783      10025      10218      30118      10002          2       4288 
      8776      10027      10218      30118      10002          2       4288 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9002      10600      10218      30118       5716      10000          3 
      8557      10066      10218      30118       5717      10000          3 
      8566      10064      10218      30118       5717      10000          3 
      8535      10028      10218      30118       5717      10000          3 
      8523      10025      10218      30118       5717      10000          3 
      8514      10026      10218      30118       5717      10000          3 
      8507      10025      10218      30118       5717      10000          3 
      8499      10025      10218      30118       5717      10000          3 
      8507      10026      10218      30118       5717      10000          3 
      8514      10025      10218      30118       5717      10000          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9080      10694      10218      30118        103          0      30140 
      8538      10064      10218      30118        103          0      30140 
      8530      10065      10218      30118        103          0      30140 
      8541      10064      10218      30118        103          0      30140 
      8519      10028      10218      30118        101          0      30136 
      8526      10025      10218      30118        101          0      30136 
      8536      10028      10218      30118        101          0      30136 
      8529      10025      10218      30118        101          0      30136 
      8521      10027      10218      30118        101          0      30136 
      8512      10025      10218      30118        101          0      30136 


Latency: vpmaskmovq [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    132029     150744      20218      40141      40118      10003          0 
    131550     149999      20218      40158      40118      10003          0 
    131495     149997      20218      40165      40118      10003          0 
    131564     149997      20218      40122      40118      10001          0 
    131483     149997      20218      40118      40118      10000          0 
    131576     149997      20218      40118      40118      10000          0 
    131479     149997      20218      40122      40118      10001          0 
    131578     149997      20218      40118      40118      10000          0 
    131479     149997      20218      40118      40118      10000          0 
    131580     149997      20218      40122      40118      10001          0 


Throughput: vpmaskmovq [m256],r256,r256 (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9286      10601      10218      30144      30118      10000          0 
      8780      10013      10218      30143      30118      10000          0 
      8789      10014      10218      30151      30118      10000          0 
      8802      10015      10218      30155      30118      10000          0 
      8790      10012      10218      30145      30118      10000          0 
      8777      10010      10218      30145      30118      10000          0 
      8771      10011      10218      30145      30118      10000          0 
      8758      10010      10218      30145      30118      10000          0 
      8760      10012      10218      30145      30118      10000          0 
      8770      10010      10218      30145      30118      10000          0 


Throughput: vpmaskmovq [m256],r256,r256 (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8648      10778      10207      30124      30107      10000          0 
      8491      10009      10207      30131      30107      10000          0 
      8485      10013      10207      30142      30107      10000          0 
      8481      10009      10207      30134      30107      10000          0 
      8491      10007      10207      30134      30107      10000          0 
      8499      10008      10207      30134      30107      10000          0 
      8505      10007      10207      30134      30107      10000          0 
      8516      10007      10207      30134      30107      10000          0 
      8511      10008      10207      30134      30107      10000          0 
      8499      10006      10207      30134      30107      10000          0 


Throughput: vpmaskmovq [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9914      10573      10218      30138      30118      10002          0 
      9427      10064      10218      30140      30118      10002          0 
      9414      10063      10218      30140      30118      10002          0 
      9417      10064      10218      30140      30118      10002          0 
      9427      10063      10218      30140      30118      10002          0 
      9403      10026      10218      30136      30118      10002          0 
      9417      10025      10218      30136      30118      10002          0 
      9415      10027      10218      30136      30118      10002          0 
      9405      10025      10218      30136      30118      10002          0 
      9391      10027      10218      30136      30118      10002          0 


Throughput: vpmaskmovq [m256],r256,r256 (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9011      10613      10218      30134      30118      10001          0 
      8512      10012      10218      30143      30118      10001          0 
      8523      10016      10218      30155      30118      10001          0 
      8513      10010      10218      30145      30118      10001          0 
      8501      10011      10218      30145      30118      10001          0 
      8495      10010      10218      30145      30118      10001          0 
      8487      10012      10218      30145      30118      10001          0 
      8483      10010      10218      30145      30118      10001          0 
      8495      10011      10218      30145      30118      10001          0 
      8501      10010      10218      30145      30118      10001          0 


Throughput: vpmaskmovq [m256],r256,r256 (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9377      11407      10213      30139      30113      10001          0 
      8229      10011      10213      30146      30113      10001          0 
      8237      10014      10213      30150      30113      10001          0 
      8247      10010      10213      30140      30113      10001          0 
      8255      10010      10213      30140      30113      10001          0 
      8261      10009      10213      30140      30113      10001          0 
      8253      10009      10213      30140      30113      10001          0 
      8247      10010      10213      30140      30113      10001          0 
      8237      10009      10213      30140      30113      10001          0 
      8229      10010      10213      30140      30113      10001          0 


Throughput: vpmaskmovq [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16942      20544      10218      30120      10007          3       4510 
     16932      20593      10218      30118      10005          8       4499 
     16970      20632      10218      30118      10008          8       4463 
     16901      20526      10218      30118       9999          7       4466 
     16952      20539      10218      30118      10006          3       4473 
     16964      20564      10218      30118       9999         19       4474 
     17008      20673      10218      30120      10008         -1       4485 
     16946      20616      10218      30118      10009          4       4508 
     17017      20643      10218      30120      10012         -2       4547 
     16944      20551      10218      30118      10001         16       4487 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9208      10834      10218      30118       5716      10000          3 
      8545      10064      10218      30118       5717      10000          3 
      8535      10063      10218      30118       5717      10000          3 
      8498      10026      10218      30118       5717      10000          3 
      8505      10025      10218      30118       5717      10000          3 
      8516      10027      10218      30118       5717      10000          3 
      8521      10025      10218      30118       5717      10000          3 
      8531      10026      10218      30118       5717      10000          3 
      8533      10025      10218      30118       5717      10000          3 
      8524      10027      10218      30118       5717      10000          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9306      10623      10218      30118        102          0      30138 
      8830      10064      10218      30118        103          0      30140 
      8840      10066      10218      30118        103          0      30140 
      8846      10064      10218      30118        103          0      30140 
      8834      10063      10218      30118        103          0      30140 
      8790      10025      10218      30118        101          0      30136 
      8785      10025      10218      30118        101          0      30136 
      8776      10026      10218      30118        101          0      30136 
      8774      10025      10218      30118        101          0      30136 
      8786      10026      10218      30118        101          0      30136 


Latency: vpmaskmovq [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    136271     160581      20218      40145      40118      10003          0 
    135909     159999      20218      40146      40118      10001          0 
    135937     160047      20218      40161      40118      10003          0 
    135954     159998      20218      40165      40118      10003          0 
    135863     159995      20218      40122      40118      10001          0 
    135962     159997      20218      40118      40118      10000          0 
    135875     159996      20218      40118      40118      10000          0 
    135930     159997      20218      40122      40118      10001          0 
    135922     159996      20218      40118      40118      10000          0 
    135883     159997      20218      40118      40118      10000          0 


Throughput: vpmaskmovd r128,r128,[m128] (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4907       5793      10218      20146      20118       3342          0 
      4355       5137      10218      20153      20118       3263          0 
      4359       5141      10218      20153      20118       3249          0 
      4362       5138      10218      20154      20118       3265          0 
      4360       5137      10218      20154      20118       3284          0 
      4338       5106      10218      20145      20118       3290          0 
      4343       5106      10218      20145      20118       3290          0 
      4340       5106      10218      20145      20118       3290          0 
      4344       5106      10218      20145      20118       3290          0 
      4344       5107      10218      20145      20118       3290          0 


Throughput: vpmaskmovd r128,r128,[m128] (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4825       5685      10210      20140      20110       3335          0 
      4364       5141      10210      20145      20110       3238          0 
      4365       5135      10210      20146      20110       3247          0 
      4369       5136      10210      20146      20110       3268          0 
      4341       5104      10210      20137      20110       3264          0 
      4348       5106      10210      20137      20110       3264          0 
      4345       5105      10210      20137      20110       3264          0 
      4345       5104      10210      20137      20110       3264          0 
      4339       5104      10210      20137      20110       3264          0 
      4337       5105      10210      20137      20110       3264          0 


Throughput: vpmaskmovd r128,r128,[m128] (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5002       6059      10221      20152      20121       3327          0 
      4235       5135      10221      20156      20121       3214          0 
      4207       5102      10221      20148      20121       3206          0 
      4205       5103      10221      20148      20121       3206          0 
      4203       5102      10221      20148      20121       3206          0 
      4201       5103      10221      20148      20121       3206          0 
      4201       5104      10221      20148      20121       3206          0 
      4199       5105      10221      20148      20121       3206          0 
      4195       5104      10221      20148      20121       3206          0 
      4189       5103      10221      20148      20121       3206          0 


Throughput: vpmaskmovd r128,r128,[m128] (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5959       6799      10221      20151      20121       3348          0 
      4506       5138      10221      20154      20121       3228          0 
      4500       5135      10221      20154      20121       3215          0 
      4496       5135      10221      20156      20121       3225          0 
      4496       5138      10221      20156      20121       3214          0 
      4468       5103      10221      20148      20121       3206          0 
      4472       5104      10221      20148      20121       3206          0 
      4473       5103      10221      20148      20121       3206          0 
      4473       5105      10221      20148      20121       3206          0 
      4483       5106      10221      20148      20121       3206          0 


Throughput: vpmaskmovd r128,r128,[m128] (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5101       6023      10213      20141      20113       3311          0 
      4358       5141      10213      20149      20113       3259          0 
      4356       5136      10213      20149      20113       3255          0 
      4331       5105      10213      20140      20113       3252          0 
      4336       5105      10213      20140      20113       3252          0 
      4336       5105      10213      20140      20113       3252          0 
      4341       5105      10213      20140      20113       3252          0 
      4340       5105      10213      20140      20113       3252          0 
      4346       5105      10213      20140      20113       3252          0 
      4349       5107      10213      20140      20113       3252          0 


Throughput: vpmaskmovd r128,r128,[m128] (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5366       5733      10221      20121       3313       3555       5006 
      4819       5146      10221      20121       3223       3491       5005 
      4813       5136      10221      20121       3225       3489       5006 
      4817       5135      10221      20121       3214       3485       5006 
      4792       5103      10221      20121       3206       3480       5006 
      4795       5103      10221      20121       3206       3480       5006 
      4796       5104      10221      20121       3206       3480       5006 
      4792       5105      10221      20121       3206       3480       5006 
      4791       5106      10221      20121       3206       3480       5006 
      4788       5105      10221      20121       3206       3480       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5325       6082      10221      20121       5006          0       3079 
      4500       5136      10221      20121       5006          0       3303 
      4502       5135      10221      20121       5006          0       3292 
      4508       5136      10221      20121       5006          0       3307 
      4480       5104      10221      20121       5006          0       3320 
      4484       5104      10221      20121       5006          0       3320 
      4485       5106      10221      20121       5006          0       3320 
      4488       5105      10221      20121       5006          0       3320 
      4484       5104      10221      20121       5006          0       3320 
      4480       5105      10221      20121       5006          0       3320 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5371       6127      10221      20121        103          0      20150 
      4500       5137      10221      20121        105          0      20156 
      4495       5137      10221      20121        105          0      20156 
      4467       5104      10221      20121        101          0      20148 
      4465       5104      10221      20121        101          0      20148 
      4471       5105      10221      20121        101          0      20148 
      4474       5106      10221      20121        101          0      20148 
      4476       5107      10221      20121        101          0      20148 
      4482       5106      10221      20121        101          0      20148 
      4481       5107      10221      20121        101          0      20148 


Throughput: vpmaskmovd r256,r256,[m256] (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4902       5939      10218      20144      20118       3441          0 
      4236       5135      10218      20153      20118       3423          0 
      4233       5137      10218      20154      20118       3420          0 
      4232       5137      10218      20154      20118       3412          0 
      4203       5105      10218      20145      20118       3408          0 
      4199       5105      10218      20145      20118       3408          0 
      4197       5105      10218      20145      20118       3408          0 
      4195       5105      10218      20145      20118       3408          0 
      4193       5105      10218      20145      20118       3408          0 
      4195       5105      10218      20145      20118       3408          0 


Throughput: vpmaskmovd r256,r256,[m256] (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4837       5880      10210      20138      20110       3463          0 
      4358       5136      10210      20146      20110       3408          0 
      4356       5137      10210      20146      20110       3394          0 
      4327       5104      10210      20137      20110       3387          0 
      4328       5106      10210      20137      20110       3387          0 
      4321       5105      10210      20137      20110       3387          0 
      4324       5104      10210      20137      20110       3387          0 
      4330       5104      10210      20137      20110       3387          0 
      4332       5105      10210      20137      20110       3387          0 
      4336       5105      10210      20137      20110       3387          0 


Throughput: vpmaskmovd r256,r256,[m256] (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5144       5873      10221      20147      20121       3437          0 
      4500       5135      10221      20154      20121       3410          0 
      4506       5136      10221      20154      20121       3409          0 
      4507       5136      10221      20156      20121       3392          0 
      4482       5105      10221      20148      20121       3385          0 
      4486       5105      10221      20148      20121       3385          0 
      4488       5106      10221      20148      20121       3385          0 
      4491       5104      10221      20148      20121       3385          0 
      4488       5106      10221      20148      20121       3385          0 
      4486       5103      10221      20148      20121       3385          0 


Throughput: vpmaskmovd r256,r256,[m256] (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9411      10759      10221      20146      20121       3566          0 
      8948      10237      10221      20150      20121       3596          0 
      8623       9852      10221      20157      20121       3400          0 
      8917      10207      10221      20150      20121       3545          0 
      8813      10039      10221      20162      20121       3517          0 
      8656       9863      10221      20136      20121       3417          0 
      8854      10096      10221      20138      20121       3530          0 
      8784      10032      10221      20144      20121       3547          0 
      8628       9850      10221      20136      20121       3482          0 
      8796      10061      10221      20146      20121       3476          0 


Throughput: vpmaskmovd r256,r256,[m256] (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      6088       7882      10213      20132      20113       3335          0 
      6467       8333      10213      20124      20113       3340          0 
      7476       9623      10213      20128      20113       3201          0 
      7026       9018      10213      20127      20113       3347          0 
     10105      13027      10213      20244      20165       3433          0 
      7920      10244      10213      20133      20117       3318          0 
      7974      10328      10213      20114      20113       3365          0 
      8124      10526      10213      20130      20117       3270          0 
      7702       9969      10213      20120      20113       3348          0 
      7710       9973      10213      20134      20113       3345          0 


Throughput: vpmaskmovd r256,r256,[m256] (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5192       5910      10221      20121       3439       3462       5005 
      4498       5121      10221      20121       3406       3473       5005 
      4486       5105      10221      20121       3385       3413       5006 
      4479       5104      10221      20121       3385       3413       5006 
      4479       5105      10221      20121       3385       3413       5006 
      4475       5104      10221      20121       3385       3413       5006 
      4474       5104      10221      20121       3385       3413       5006 
      4470       5104      10221      20121       3385       3413       5006 
      4464       5104      10221      20121       3385       3413       5006 
      4466       5106      10221      20121       3385       3413       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5730       7170      10221      20121       5005          0       3047 
      4106       5136      10221      20121       5006          0       3123 
      4112       5135      10221      20121       5006          0       3138 
      4110       5137      10221      20121       5006          0       3192 
      4088       5105      10221      20121       5006          0       3207 
      4092       5106      10221      20121       5006          0       3207 
      4088       5104      10221      20121       5006          0       3207 
      4088       5104      10221      20121       5006          0       3207 
      4082       5104      10221      20121       5006          0       3207 
      4080       5103      10221      20121       5006          0       3207 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5291       6034      10221      20121        103          0      20149 
      4502       5134      10221      20121        105          0      20156 
      4506       5134      10221      20121        105          0      20156 
      4484       5106      10221      20121        101          0      20148 
      4490       5103      10221      20121        101          0      20148 
      4483       5104      10221      20121        101          0      20148 
      4483       5103      10221      20121        101          0      20148 
      4478       5105      10221      20121        101          0      20148 
      4478       5106      10221      20121        101          0      20148 
      4478       5104      10221      20121        101          0      20148 


Latency: vpmaskmovd r128,r128,[m128] + vmovaps (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     68254      75465      20221      30129      40121      26708          0 
     67338      74322      20221      30138      40121      26446          0 
     67957      75038      20221      30125      40121      26612          0 
     67330      74320      20221      30125      40121      26461          0 
     67408      74362      20221      30125      40121      26407          0 
     67076      74005      20221      30125      40121      26406          0 
     66450      73354      20221      30125      40121      26191          0 
     67372      74388      20221      30125      40121      26493          0 
     67530      74527      20221      30125      40121      26472          0 
     67723      74702      20221      30125      40121      26538          0 


Latency: vpmaskmovd r256,r256,[m256] + vmovaps (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     70459      77908      20221      30127      40121      27310          0 
     70340      77656      20221      30128      40121      27474          0 
     70629      77974      20221      30138      40121      27307          0 
     71037      78402      20221      30138      40121      27267          0 
     71067      78403      20221      30121      40121      27274          0 
     71065      78402      20221      30121      40121      27250          0 
     71043      78403      20221      30121      40121      27271          0 
     71014      78400      20221      30121      40121      27250          0 
     71022      78404      20221      30121      40121      27274          0 
     71043      78400      20221      30121      40121      27250          0 


Throughput: vpmaskmovd [m128],r128,r128 (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9444      10434      10218      30144      30118      10002          0 
      9109      10053      10218      30151      30118      10002          0 
      9114      10044      10218      30148      30118      10000          0 
      9133      10056      10218      30149      30118      10000          0 
      9111      10040      10218      30140      30118      10002          0 
      9116      10060      10218      30140      30118      10003          0 
      9095      10043      10218      30140      30118      10002          0 
      9073      10032      10218      30140      30118      10000          0 
      9098      10059      10218      30140      30118      10002          0 
      9084      10032      10218      30140      30118      10000          0 


Throughput: vpmaskmovd [m128],r128,r128 (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9102      10374      10210      30134      30110      10000          0 
      8780      10013      10210      30139      30110      10000          0 
      8767      10014      10210      30143      30110      10000          0 
      8765      10016      10210      30141      30110      10000          0 
      8763      10007      10210      30132      30110      10000          0 
      8773      10008      10210      30132      30110      10000          0 
      8782      10007      10210      30132      30110      10000          0 
      8792      10009      10210      30132      30110      10000          0 
      8787      10007      10210      30132      30110      10000          0 
      8780      10007      10210      30132      30110      10000          0 


Throughput: vpmaskmovd [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17430      19901      10221      30145      30131      10004          0 
     17439      19862      10221      30147      30131      10021          0 
     17818      20331      10221      30141      30127      10019          0 
     17456      19952      10221      30154      30127      10049          0 
     17354      19813      10221      30140      30133      10011          0 
     17437      19867      10221      30134      30129      10023          0 
     17761      20224      10221      30140      30127      10013          0 
     17606      20080      10221      30135      30127      10020          0 
     17360      19855      10221      30140      30129      10002          0 
     17414      19872      10221      30142      30131      10006          0 


Throughput: vpmaskmovd [m128],r128,r128 (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9298      10584      10221      30143      30121      10002          0 
      8834      10067      10221      30143      30121      10002          0 
      8824      10064      10221      30143      30121      10002          0 
      8812      10064      10221      30143      30121      10002          0 
      8808      10065      10221      30143      30121      10002          0 
      8778      10026      10221      30139      30121      10002          0 
      8791      10027      10221      30139      30121      10002          0 
      8800      10029      10221      30139      30121      10002          0 
      8806      10027      10221      30139      30121      10002          0 
      8808      10028      10221      30139      30121      10002          0 


Throughput: vpmaskmovd [m128],r128,r128 (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9712      10589      10213      30130      30113      10001          0 
      9399      10014      10213      30150      30113      10001          0 
      9406      10008      10213      30140      30113      10001          0 
      9395      10009      10213      30140      30113      10001          0 
      9387      10011      10213      30140      30113      10001          0 
      9377      10009      10213      30140      30113      10001          0 
      9364      10010      10213      30140      30113      10001          0 
      9373      10011      10213      30140      30113      10001          0 
      9381      10009      10213      30140      30113      10001          0 
      9391      10009      10213      30140      30113      10001          0 


Throughput: vpmaskmovd [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9325      10613      10221      30121      10002          2       4289 
      8840      10067      10221      30121      10002          2       4288 
      8824      10066      10221      30121      10002          2       4288 
      8818      10067      10221      30121      10002          2       4288 
      8778      10029      10221      30121      10002          2       4288 
      8775      10028      10221      30121      10002          2       4288 
      8787      10030      10221      30121      10002          2       4288 
      8794      10028      10221      30121      10002          2       4288 
      8806      10028      10221      30121      10002          2       4288 
      8812      10030      10221      30121      10002          2       4288 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9312      10597      10221      30121       5716      10000          3 
      8840      10068      10221      30121       5717      10000          3 
      8795      10026      10221      30121       5717      10000          3 
      8786      10027      10221      30121       5717      10000          3 
      8774      10026      10221      30121       5717      10000          3 
      8776      10026      10221      30121       5717      10000          3 
      8789      10028      10221      30121       5717      10000          3 
      8796      10026      10221      30121       5717      10000          3 
      8806      10026      10221      30121       5717      10000          3 
      8814      10029      10221      30121       5717      10000          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9977      11380      10221      30121        103          0      30143 
      8812      10063      10221      30121        103          0      30143 
      8813      10066      10221      30121        103          0      30143 
      8784      10026      10221      30121        101          0      30139 
      8794      10026      10221      30121        101          0      30139 
      8808      10030      10221      30121        101          0      30139 
      8810      10026      10221      30121        101          0      30139 
      8806      10025      10221      30121        101          0      30139 
      8798      10027      10221      30121        101          0      30139 
      8787      10026      10221      30121        101          0      30139 


Latency: vpmaskmovd [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    169926     155626      20222      40904      40438      10180          0 
    131520     149997      20221      40149      40121      10001          0 
    131530     150001      20221      40156      40121      10002          0 
    131542     149999      20221      40160      40121      10003          0 
    131506     149997      20221      40125      40121      10001          0 
    131559     149997      20221      40125      40121      10001          0 
    131492     149998      20221      40125      40121      10001          0 
    131567     149997      20221      40125      40121      10001          0 
    131480     149997      20221      40125      40121      10001          0 
    163713     152891      20221      40799      40488      10133          0 


Throughput: vpmaskmovd [m256],r256,r256 (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9243      10562      10218      30142      30118      10000          0 
      8777      10020      10218      30155      30118      10000          0 
      8783      10014      10218      30148      30118      10000          0 
      8792      10010      10218      30140      30118      10000          0 
      8794      10009      10218      30140      30118      10000          0 
      8783      10008      10218      30140      30118      10000          0 
      8776      10010      10218      30140      30118      10000          0 
      8766      10010      10218      30140      30118      10000          0 
      8754      10010      10218      30140      30118      10000          0 
      8762      10009      10218      30140      30118      10000          0 


Throughput: vpmaskmovd [m256],r256,r256 (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9664      10319      10210      30139      30110      10000          0 
      9394      10015      10210      30144      30110      10001          0 
      9399      10013      10210      30145      30110      10000          0 
      9395      10008      10210      30137      30110      10000          0 
      9383      10010      10210      30137      30110      10000          0 
      9375      10007      10210      30137      30110      10000          0 
      9367      10009      10210      30137      30110      10000          0 
      9359      10008      10210      30137      30110      10000          0 
      9371      10010      10210      30137      30110      10000          0 
      9381      10008      10210      30137      30110      10000          0 


Throughput: vpmaskmovd [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9577      10573      10221      30141      30121      10002          0 
      9106      10067      10221      30143      30121      10002          0 
      9101      10065      10221      30143      30121      10002          0 
      9082      10029      10221      30139      30121      10002          0 
      9088      10026      10221      30139      30121      10002          0 
      9101      10026      10221      30139      30121      10002          0 
      9104      10027      10221      30139      30121      10002          0 
      9092      10026      10221      30139      30121      10002          0 
      9085      10026      10221      30139      30121      10002          0 
      9074      10028      10221      30139      30121      10002          0 


Throughput: vpmaskmovd [m256],r256,r256 (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9307      10627      10221      30141      30121      10002          0 
      8828      10066      10221      30143      30121      10002          0 
      8834      10064      10221      30143      30121      10002          0 
      8846      10065      10221      30143      30121      10002          0 
      8804      10027      10221      30139      30121      10002          0 
      8794      10026      10221      30139      30121      10002          0 
      8784      10028      10221      30139      30121      10002          0 
      8774      10026      10221      30139      30121      10002          0 
      8777      10026      10221      30139      30121      10002          0 
      8782      10028      10221      30139      30121      10002          0 


Throughput: vpmaskmovd [m256],r256,r256 (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9024      10611      10213      30142      30113      10001          0 
      8507      10012      10213      30145      30113      10001          0 
      8498      10011      10213      30145      30113      10001          0 
      8483      10010      10213      30144      30113      10001          0 
      8487      10016      10213      30150      30113      10001          0 
      8493      10008      10213      30140      30113      10001          0 
      8501      10009      10213      30140      30113      10001          0 
      8511      10007      10213      30140      30113      10001          0 
      8517      10009      10213      30140      30113      10001          0 
      8513      10009      10213      30140      30113      10001          0 


Throughput: vpmaskmovd [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9573      10578      10221      30121      10002          2       4289 
      9117      10064      10221      30121      10002          2       4288 
      9131      10067      10221      30121      10002          2       4288 
      9106      10027      10221      30121      10002          2       4288 
      9097      10027      10221      30121      10002          2       4288 
      9088      10028      10221      30121      10002          2       4288 
      9080      10027      10221      30121      10002          2       4288 
      9072      10028      10221      30121      10002          2       4288 
      9070      10027      10221      30121      10002          2       4288 
      9079      10027      10221      30121      10002          2       4288 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9361      10657      10221      30121       5716      10000          3 
      8840      10068      10221      30121       5717      10000          3 
      8828      10064      10221      30121       5717      10000          3 
      8788      10029      10221      30121       5717      10000          3 
      8778      10027      10221      30121       5717      10000          3 
      8770      10027      10221      30121       5717      10000          3 
      8781      10027      10221      30121       5717      10000          3 
      8790      10027      10221      30121       5717      10000          3 
      8802      10027      10221      30121       5717      10000          3 
      8809      10029      10221      30121       5717      10000          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     11885      13995      10221      30137        130          0      30155 
     10007      11790      10221      30125        127         -1      30159 
     10675      12566      10221      30127        142          0      30163 
     12062      14224      10221      30141        138          0      30173 
     13013      15350      10221      30143        110          1      30150 
     10860      12778      10221      30133        118         -4      30157 
     11123      13089      10221      30131        120          1      30157 
     13076      15412      10221      30135        119         -1      30150 
     11498      13566      10221      30133        118          0      30149 
     12468      14766      10221      30133        126          0      30153 


Latency: vpmaskmovd [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    145330     160569      20221      40144      40121      10003          0 
    144930     159998      20221      40149      40121      10001          0 
    144997     159997      20221      40149      40121      10001          0 
    144995     160000      20221      40152      40121      10001          0 
    144925     159995      20221      40125      40121      10001          0 
    144988     159996      20221      40125      40121      10001          0 
    145002     159994      20221      40125      40121      10001          0 
    144931     159996      20221      40125      40121      10001          0 
    144971     159994      20221      40125      40121      10001          0 
    145007     159994      20221      40125      40121      10001          0 


Throughput: vpmaskmovq r128,r128,[m128] (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4984       5696      10218      20147      20118       3321          0 
      4473       5109      10218      20145      20118       3290          0 
      4475       5109      10218      20145      20118       3290          0 
      4476       5107      10218      20145      20118       3290          0 
      4484       5107      10218      20145      20118       3290          0 
      4484       5107      10218      20145      20118       3290          0 
      4487       5107      10218      20145      20118       3290          0 
      4488       5107      10218      20145      20118       3290          0 
      4486       5107      10218      20145      20118       3290          0 
      4484       5107      10218      20145      20118       3290          0 


Throughput: vpmaskmovq r128,r128,[m128] (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4746       5632      10207      20134      20107       3336          0 
      4494       5134      10207      20143      20107       3229          0 
      4470       5105      10207      20134      20107       3226          0 
      4472       5103      10207      20134      20107       3226          0 
      4474       5103      10207      20134      20107       3226          0 
      4481       5105      10207      20134      20107       3226          0 
      4485       5104      10207      20134      20107       3226          0 
      4484       5103      10207      20134      20107       3226          0 
      4480       5104      10207      20134      20107       3226          0 
      4475       5103      10207      20134      20107       3226          0 


Throughput: vpmaskmovq r128,r128,[m128] (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5210       6127      10218      20147      20118       3325          0 
      4369       5142      10218      20151      20118       3237          0 
      4369       5143      10218      20153      20118       3226          0 
      4339       5113      10218      20145      20118       3226          0 
      4338       5113      10218      20145      20118       3226          0 
      4334       5113      10218      20145      20118       3226          0 
      4328       5111      10218      20145      20118       3226          0 
      4330       5111      10218      20145      20118       3226          0 
      4330       5112      10218      20145      20118       3226          0 
      4332       5111      10218      20145      20118       3226          0 


Throughput: vpmaskmovq r128,r128,[m128] (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4891       5585      10218      20149      20118       3357          0 
      4502       5145      10218      20152      20118       3273          0 
      4501       5139      10218      20153      20118       3250          0 
      4500       5138      10218      20154      20118       3285          0 
      4480       5107      10218      20145      20118       3291          0 
      4483       5107      10218      20145      20118       3291          0 
      4485       5107      10218      20145      20118       3291          0 
      4488       5107      10218      20145      20118       3291          0 
      4490       5107      10218      20145      20118       3291          0 
      4488       5106      10218      20145      20118       3291          0 


Throughput: vpmaskmovq r128,r128,[m128] (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5618       5986      10213      20138      20113       3336          0 
      4837       5153      10213      20147      20113       3275          0 
      4827       5143      10213      20149      20113       3256          0 
      4794       5110      10213      20140      20113       3253          0 
      4794       5110      10213      20140      20113       3253          0 
      4793       5110      10213      20140      20113       3253          0 
      4788       5111      10213      20140      20113       3253          0 
      4787       5115      10213      20140      20113       3253          0 
      4782       5112      10213      20140      20113       3253          0 
      4779       5110      10213      20140      20113       3253          0 


Throughput: vpmaskmovq r128,r128,[m128] (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5323       6071      10218      20118       3361       3605       5006 
      4503       5135      10218      20118       3236       3477       5005 
      4506       5137      10218      20118       3225       3500       5006 
      4480       5104      10218      20118       3225       3482       5006 
      4483       5104      10218      20118       3225       3482       5006 
      4485       5104      10218      20118       3225       3482       5006 
      4484       5104      10218      20118       3225       3482       5006 
      4482       5104      10218      20118       3225       3482       5006 
      4476       5104      10218      20118       3225       3482       5006 
      4475       5104      10218      20118       3225       3482       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5180       5911      10218      20118       5005          0       3144 
      4500       5132      10218      20118       5006          0       3270 
      4506       5133      10218      20118       5006          0       3276 
      4506       5133      10218      20118       5006          0       3281 
      4482       5102      10218      20118       5006          0       3299 
      4484       5102      10218      20118       5006          0       3299 
      4479       5102      10218      20118       5006          0       3299 
      4479       5102      10218      20118       5006          0       3299 
      4474       5102      10218      20118       5006          0       3299 
      4474       5102      10218      20118       5006          0       3299 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5341       5887      10218      20118        103          0      20148 
      4655       5134      10218      20118        105          0      20151 
      4651       5135      10218      20118        105          0      20153 
      4649       5135      10218      20118        105          0      20153 
      4617       5104      10218      20118        101          0      20145 
      4613       5103      10218      20118        101          0      20145 
      4614       5104      10218      20118        101          0      20145 
      4617       5104      10218      20118        101          0      20145 
      4625       5105      10218      20118        101          0      20145 
      4627       5105      10218      20118        101          0      20145 


Throughput: vpmaskmovq r256,r256,[m256] (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5305       6063      10218      20149      20118       3427          0 
      4557       5213      10218      20153      20118       3428          0 
      4498       5140      10218      20153      20118       3423          0 
      4501       5137      10218      20154      20118       3412          0 
      4476       5107      10218      20145      20118       3408          0 
      4478       5107      10218      20145      20118       3408          0 
      4486       5110      10218      20145      20118       3408          0 
      4485       5110      10218      20145      20118       3408          0 
      4489       5108      10218      20145      20118       3408          0 
      4484       5108      10218      20145      20118       3408          0 


Throughput: vpmaskmovq r256,r256,[m256] (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4805       5659      10207      20136      20107       3433          0 
      4506       5136      10207      20142      20107       3404          0 
      4502       5136      10207      20142      20107       3406          0 
      4501       5136      10207      20143      20107       3399          0 
      4469       5104      10207      20134      20107       3391          0 
      4464       5104      10207      20134      20107       3391          0 
      4464       5103      10207      20134      20107       3391          0 
      4470       5106      10207      20134      20107       3391          0 
      4474       5104      10207      20134      20107       3391          0 
      4474       5103      10207      20134      20107       3391          0 


Throughput: vpmaskmovq r256,r256,[m256] (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5443       5807      10218      20148      20118       3441          0 
      4875       5200      10218      20153      20118       3413          0 
      4825       5140      10218      20153      20118       3395          0 
      4796       5108      10218      20145      20118       3388          0 
      4796       5108      10218      20145      20118       3388          0 
      4789       5108      10218      20145      20118       3388          0 
      4792       5109      10218      20145      20118       3388          0 
      4786       5109      10218      20145      20118       3388          0 
      4785       5110      10218      20145      20118       3388          0 
      4780       5110      10218      20145      20118       3388          0 


Throughput: vpmaskmovq r256,r256,[m256] (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5207       5943      10218      20147      20118       3428          0 
      4509       5140      10218      20154      20118       3413          0 
      4478       5109      10218      20145      20118       3409          0 
      4485       5109      10218      20145      20118       3409          0 
      4485       5107      10218      20145      20118       3409          0 
      4491       5107      10218      20145      20118       3409          0 
      4486       5108      10218      20145      20118       3409          0 
      4485       5108      10218      20145      20118       3409          0 
      4483       5111      10218      20145      20118       3409          0 
      4483       5111      10218      20145      20118       3409          0 


Throughput: vpmaskmovq r256,r256,[m256] (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      5175       5890      10213      20143      20113       3441          0 
      4519       5143      10213      20148      20113       3420          0 
      4514       5145      10213      20148      20113       3421          0 
      4511       5144      10213      20149      20113       3413          0 
      4482       5111      10213      20140      20113       3410          0 
      4476       5111      10213      20140      20113       3410          0 
      4478       5113      10213      20140      20113       3410          0 
      4471       5112      10213      20140      20113       3410          0 
      4469       5111      10213      20140      20113       3410          0 
      4473       5111      10213      20140      20113       3410          0 


Throughput: vpmaskmovq r256,r256,[m256] (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5155       5882      10218      20118       3443       3455       5005 
      4500       5140      10218      20118       3395       3414       5006 
      4470       5108      10218      20118       3388       3406       5006 
      4472       5108      10218      20118       3388       3406       5006 
      4470       5108      10218      20118       3388       3406       5006 
      4477       5108      10218      20118       3388       3406       5006 
      4477       5108      10218      20118       3388       3406       5006 
      4481       5109      10218      20118       3388       3406       5006 
      4482       5109      10218      20118       3388       3406       5006 
      4486       5110      10218      20118       3388       3406       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5119       5822      10218      20118       5005          0       3163 
      4516       5135      10218      20118       5006          0       3197 
      4483       5105      10218      20118       5006          0       3212 
      4477       5103      10218      20118       5006          0       3212 
      4474       5103      10218      20118       5006          0       3212 
      4476       5104      10218      20118       5006          0       3212 
      4470       5104      10218      20118       5006          0       3212 
      4466       5104      10218      20118       5006          0       3212 
      4470       5104      10218      20118       5006          0       3212 
      4468       5103      10218      20118       5006          0       3212 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4884       5568      10218      20118        103          0      20146 
      4634       5276      10218      20118        104          0      20150 
      4511       5137      10218      20118        105          0      20151 
      4517       5137      10218      20118        105          0      20153 
      4485       5103      10218      20118        101          0      20145 
      4480       5104      10218      20118        101          0      20145 
      4480       5103      10218      20118        101          0      20145 
      4477       5104      10218      20118        101          0      20145 
      4473       5103      10218      20118        101          0      20145 
      4473       5104      10218      20118        101          0      20145 


Latency: vpmaskmovq r128,r128,[m128] + vmovaps (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     68331      75569      20218      30134      40118      26668          0 
     67959      74996      20218      30139      40118      26445          0 
     67514      74546      20218      30139      40118      26319          0 
     66924      73888      20218      30118      40118      26313          0 
     67689      74690      20218      30118      40118      26402          0 
     66979      73887      20218      30118      40118      26313          0 
     67677      74690      20218      30118      40118      26402          0 
     66912      73887      20218      30118      40118      26313          0 
     67663      74690      20218      30118      40118      26402          0 
     66971      73887      20218      30118      40118      26313          0 


Latency: vpmaskmovq r256,r256,[m256] + vmovaps (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     67302      76908      20218      30128      40118      26039          0 
     68403      78005      20218      30129      40118      27257          0 
     69285      79044      20218      30137      40118      27081          0 
     69388      79152      20218      30122      40118      27088          0 
     68884      78540      20218      30118      40118      27175          0 
     69441      79151      20218      30122      40118      27105          0 
     68882      78539      20218      30118      40118      27184          0 
     69387      79151      20218      30122      40118      27083          0 
     68841      78540      20218      30118      40118      27177          0 
     69408      79153      20218      30122      40118      27105          0 


Throughput: vpmaskmovq [m128],r128,r128 (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9127      10731      10218      30141      30118      10000          0 
      8510      10017      10218      30151      30118      10000          0 
      8497      10015      10218      30143      30118      10000          0 
      8489      10015      10218      30148      30118      10000          0 
      8485      10010      10218      30140      30118      10000          0 
      8491      10009      10218      30140      30118      10000          0 
      8503      10011      10218      30140      30118      10000          0 
      8511      10009      10218      30140      30118      10000          0 
      8523      10010      10218      30140      30118      10000          0 
      8514      10009      10218      30140      30118      10000          0 


Throughput: vpmaskmovq [m128],r128,r128 (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8527      11308      10207      30132      30107      10000          0 
      8489      10010      10207      30137      30107      10000          0 
      8483      10006      10207      30125      30107      10000          0 
      8493      10007      10207      30129      30107      10000          0 
      8503      10006      10207      30129      30107      10000          0 
      8511      10007      10207      30125      30107      10000          0 
      8519      10006      10207      30129      30107      10000          0 
      8513      10007      10207      30129      30107      10000          0 
      8505      10007      10207      30125      30107      10000          0 
      8499      10008      10207      30129      30107      10000          0 


Throughput: vpmaskmovq [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9033      10619      10218      30138      30118      10002          0 
      8551      10063      10218      30140      30118      10002          0 
      8543      10063      10218      30140      30118      10002          0 
      8501      10027      10218      30136      30118      10002          0 
      8495      10026      10218      30136      30118      10002          0 
      8507      10027      10218      30136      30118      10002          0 
      8515      10026      10218      30136      30118      10002          0 
      8523      10025      10218      30136      30118      10002          0 
      8536      10027      10218      30136      30118      10002          0 
      8528      10025      10218      30136      30118      10002          0 


Throughput: vpmaskmovq [m128],r128,r128 (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8973      10238      10218      30139      30118      10001          0 
      8792      10017      10218      30153      30118      10001          0 
      8803      10017      10218      30144      30118      10001          0 
      8788      10011      10218      30140      30118      10001          0 
      8780      10010      10218      30140      30118      10001          0 
      8773      10011      10218      30140      30118      10001          0 
      8759      10009      10218      30140      30118      10001          0 
      8755      10009      10218      30140      30118      10001          0 
      8763      10010      10218      30140      30118      10001          0 
      8776      10011      10218      30140      30118      10001          0 


Throughput: vpmaskmovq [m128],r128,r128 (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9535      10522      10213      30135      30113      10001          0 
      9084      10014      10213      30141      30113      10001          0 
      9093      10015      10213      30146      30113      10001          0 
      9088      10016      10213      30145      30113      10001          0 
      9076      10014      10213      30143      30113      10001          0 
      9062      10010      10213      30135      30113      10001          0 
      9056      10011      10213      30135      30113      10001          0 
      9054      10010      10213      30135      30113      10001          0 
      9062      10009      10213      30135      30113      10001          0 
      9072      10009      10213      30135      30113      10001          0 


Throughput: vpmaskmovq [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8982      10583      10218      30118      10002          2       4289 
      8530      10064      10218      30118      10002          2       4288 
      8534      10063      10218      30118      10002          2       4288 
      8542      10064      10218      30118      10002          2       4288 
      8551      10064      10218      30118      10002          2       4288 
      8531      10026      10218      30118      10002          2       4288 
      8536      10026      10218      30118      10002          2       4288 
      8528      10027      10218      30118      10002          2       4288 
      8516      10026      10218      30118      10002          2       4288 
      8506      10025      10218      30118      10002          2       4288 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9304      10610      10218      30118       5716      10000          3 
      8838      10066      10218      30118       5717      10000          3 
      8841      10064      10218      30118       5717      10000          3 
      8804      10025      10218      30118       5717      10000          3 
      8797      10027      10218      30118       5717      10000          3 
      8786      10025      10218      30118       5717      10000          3 
      8778      10027      10218      30118       5717      10000          3 
      8775      10025      10218      30118       5717      10000          3 
      8781      10026      10218      30118       5717      10000          3 
      8792      10025      10218      30118       5717      10000          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9276      10581      10218      30118        102          0      30138 
      8810      10064      10218      30118        103          0      30140 
      8802      10063      10218      30118        103          0      30140 
      8818      10064      10218      30118        103          0      30140 
      8822      10063      10218      30118        103          0      30140 
      8801      10027      10218      30118        101          0      30136 
      8806      10024      10218      30118        101          0      30136 
      8807      10027      10218      30118        101          0      30136 
      8796      10024      10218      30118        101          0      30136 
      8784      10025      10218      30118        101          0      30136 


Latency: vpmaskmovq [m128],r128,r128 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    131819     150581      20218      40148      40118      10002          0 
    131579     150004      20218      40146      40118      10002          0 
    131495     150006      20218      40149      40118      10002          0 
    131574     150009      20218      40149      40118      10002          0 
    131505     150005      20218      40118      40118      10001          0 
    161229     152898      20218      40776      40486      10130          0 
    127465     150005      20218      40118      40118      10001          0 
    139088     152660      20219      40899      40412      10180          0 
    161759     152875      20218      40760      40485      10128          0 
    131584     150003      20218      40118      40118      10001          0 


Throughput: vpmaskmovq [m256],r256,r256 (pattern 0x00)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9846      11602      10218      30143      30118      10000          0 
      8512      10019      10218      30155      30118      10000          0 
      8523      10020      10218      30151      30118      10000          0 
      8525      10017      10218      30148      30118      10000          0 
      8513      10009      10218      30140      30118      10000          0 
      8507      10011      10218      30140      30118      10000          0 
      8493      10009      10218      30140      30118      10000          0 
      8491      10012      10218      30140      30118      10000          0 
      8483      10012      10218      30140      30118      10000          0 
      8496      10012      10218      30140      30118      10000          0 


Throughput: vpmaskmovq [m256],r256,r256 (pattern 0x02)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8921      10397      10207      30132      30107      10000          0 
      8772      10016      10207      30141      30107      10000          0 
      8776      10009      10207      30136      30107      10000          0 
      8783      10011      10207      30136      30107      10000          0 
      8792      10007      10207      30133      30107      10000          0 
      8788      10005      10207      30133      30107      10000          0 
      8783      10007      10207      30133      30107      10000          0 
      8769      10006      10207      30133      30107      10000          0 
      8762      10006      10207      30133      30107      10000          0 
     21843      14610      10208      30724      30398      10112          0 


Throughput: vpmaskmovq [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9019      10610      10218      30138      30118      10002          0 
      8565      10064      10218      30140      30118      10002          0 
      8530      10026      10218      30136      30118      10002          0 
      8524      10027      10218      30136      30118      10002          0 
      8515      10025      10218      30136      30118      10002          0 
      8506      10027      10218      30136      30118      10002          0 
      8499      10026      10218      30136      30118      10002          0 
      8504      10028      10218      30136      30118      10002          0 
      8513      10025      10218      30136      30118      10002          0 
      8528      10028      10218      30136      30118      10002          0 


Throughput: vpmaskmovq [m256],r256,r256 (pattern 0x33)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9359      10694      10218      30147      30118      10001          0 
      8762      10015      10218      30150      30118      10001          0 
      8770      10013      10218      30151      30118      10001          0 
      8785      10018      10218      30155      30118      10001          0 
      8788      10010      10218      30145      30118      10001          0 
      8790      10009      10218      30145      30118      10001          0 
      8787      10010      10218      30145      30118      10001          0 
      8774      10009      10218      30145      30118      10001          0 
      8768      10011      10218      30145      30118      10001          0 
      8758      10010      10218      30145      30118      10001          0 


Throughput: vpmaskmovq [m256],r256,r256 (pattern 0xff)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8965      10571      10213      30142      30113      10001          0 
      8495      10012      10213      30138      30113      10001          0 
      8509      10014      10213      30146      30113      10001          0 
      8515      10014      10213      30150      30113      10001          0 
      8521      10009      10213      30140      30113      10001          0 
      8518      10010      10213      30140      30113      10001          0 
      8509      10009      10213      30140      30113      10001          0 
      8499      10010      10213      30140      30113      10001          0 
      8489      10008      10213      30140      30113      10001          0 
      8487      10010      10213      30140      30113      10001          0 


Throughput: vpmaskmovq [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9014      10600      10218      30118      10002          2       4289 
      8563      10063      10218      30118      10002          2       4288 
      8565      10062      10218      30118      10002          2       4288 
      8525      10024      10218      30118      10002          2       4288 
      8520      10025      10218      30118      10002          2       4288 
      8506      10024      10218      30118      10002          2       4288 
      8502      10025      10218      30118      10002          2       4288 
      8506      10024      10218      30118      10002          2       4288 
      8510      10025      10218      30118      10002          2       4288 
      8522      10024      10218      30118      10002          2       4288 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9294      10596      10218      30118       5716      10000          3 
      8820      10064      10218      30118       5717      10000          3 
      8808      10065      10218      30118       5717      10000          3 
      8808      10064      10218      30118       5717      10000          3 
      8782      10026      10218      30118       5717      10000          3 
      8790      10025      10218      30118       5717      10000          3 
      8803      10026      10218      30118       5717      10000          3 
      8812      10026      10218      30118       5717      10000          3 
      8803      10027      10218      30118       5717      10000          3 
      8790      10025      10218      30118       5717      10000          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9298      10592      10218      30118        102          0      30138 
      8824      10065      10218      30118        103          0      30140 
      8814      10064      10218      30118        103          0      30140 
      8777      10028      10218      30118        101          0      30136 
      8783      10026      10218      30118        101          0      30136 
      8794      10028      10218      30118        101          0      30136 
      8802      10026      10218      30118        101          0      30136 
      8812      10026      10218      30118        101          0      30136 
      8802      10026      10218      30118        101          0      30136 
      8798      10026      10218      30118        101          0      30136 


Latency: vpmaskmovq [m256],r256,r256 (pattern 0x55)

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    132159     160597      20218      40145      40118      10003          0 
    131746     159995      20218      40158      40118      10003          0 
    131839     159994      20218      40161      40118      10003          0 
    133679     162348      20218      40438      40180      10070          0 
    142770     173304      20218      42343      40567      10500          0 
    131770     159996      20218      40146      40118      10001          0 
    131804     159996      20218      40118      40118      10000          0 
    131791     159997      20218      40118      40118      10000          0 
    131784     159995      20218      40122      40118      10001          0 
    131812     159998      20218      40118      40118      10000          0 


Throughput: ldmxcsr m

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44536      50768      10217      40248      10027         17       5009 
     25562      29187      10217      40121      10006         -1       5002 
     25665      29220      10217      40121      10006         -1       5003 
     25577      29157      10217      40121      10004         -1       5002 
     25530      29157      10217      40121      10004         -1       5002 
     25590      29156      10217      40121      10004         -1       5002 
     25594      29156      10217      40121      10004         -1       5002 
     25526      29156      10217      40121      10004         -1       5002 
     25571      29156      10217      40121      10004         -1       5002 
     25603      29156      10217      40121      10004         -1       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     25729      29389      10217      40121       5003          3      10002 
     25623      29206      10217      40121       5002          3      10002 
     25673      29238      10217      40121       5003          3      10002 
     25544      29171      10217      40121       5002          3      10002 
     25574      29172      10217      40121       5002          3      10002 
     25624      29171      10217      40121       5002          3      10002 
     25564      29172      10217      40121       5002          3      10002 
     25550      29171      10217      40121       5002          3      10002 
     25623      29172      10217      40121       5002          3      10002 
     25582      29171      10217      40121       5002          3      10002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     25003      29430      10217      40121      10105          1      40157 
     24761      29196      10217      40121      10108          1      40157 
     24861      29235      10217      40121      10109          1      40158 
     24803      29165      10217      40121      10104          1      40131 
     24738      29166      10217      40121      10104          1      40131 
     24775      29166      10217      40121      10104          1      40131 
     24818      29166      10217      40121      10104          1      40131 
     24759      29167      10217      40121      10104          1      40131 
     24751      29166      10217      40121      10104          1      40131 
     24817      29166      10217      40121      10104          1      40131 


Throughput: stmxcsr m

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9414      10369      10209      40112      10027          1       2667 
      9220      10161      10209      40112      10025          1       2634 
      9209      10164      10209      40112      10026          1       2629 
      9201      10162      10209      40112      10010          1       2662 
      9155      10125      10209      40112      10025          1       2689 
      9161      10126      10209      40112      10025          1       2689 
      9169      10123      10209      40112      10025          1       2689 
      9181      10126      10209      40112      10025          1       2689 
      9191      10125      10209      40112      10025          1       2689 
      9188      10123      10209      40112      10025          1       2689 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9712      10345      10209      40112       3585      10004          0 
      9539      10160      10209      40112       3602      10004          0 
      9530      10161      10209      40112       3622      10003          0 
      9518      10163      10209      40112       3590      10004          0 
      9470      10123      10209      40112       3572      10003          0 
      9472      10126      10209      40112       3572      10003          0 
      9486      10126      10209      40112       3572      10003          0 
      9492      10123      10209      40112       3572      10003          0 
      9509      10125      10209      40112       3572      10003          0 
      9512      10125      10209      40112       3572      10003          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8790      10360      10209      40112      10108       3772      30196 
      8616      10163      10209      40112      10111       3771      30202 
      8620      10161      10209      40112      10111       3769      30206 
      8632      10164      10209      40112      10112       3757      30224 
      8637      10162      10209      40112      10112       3758      30175 
      8616      10122      10209      40112      10105       3764      30188 
      8616      10124      10209      40112      10105       3764      30188 
      8608      10123      10209      40112      10105       3764      30188 
      8598      10123      10209      40112      10105       3764      30188 
      8586      10123      10209      40112      10105       3764      30188 


Latency: ldmxcsr + stmccsr

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     79308      90465      20209      70192      80128      20015          0 
     78910      90003      20209      70143      80112      20002          0 
     78914      90004      20209      70143      80112      20002          0 
     78920      90002      20209      70148      80112      20003          0 
     78924      90003      20209      70148      80112      20003          0 
     78932      90002      20209      70116      80112      20001          0 
     78936      90002      20209      70116      80112      20001          0 
     78930      90002      20209      70116      80112      20001          0 
     78928      90002      20209      70116      80112      20001          0 
     78924      90003      20209      70116      80112      20001          0 


Throughput: vstmxcsr m

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     11737      10362      10208      40111      10023          1       2665 
     11525      10163      10208      40111      10025          1       2653 
     11530      10162      10208      40111      10009          1       2629 
     11470      10124      10208      40111      10024          1       2640 
     11456      10125      10208      40111      10024          1       2640 
     11445      10124      10208      40111      10024          1       2640 
     11458      10126      10208      40111      10024          1       2640 
     11470      10124      10208      40111      10024          1       2640 
     11488      10124      10208      40111      10024          1       2640 
     11482      10125      10208      40111      10024          1       2640 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9050      10343      10208      40111       3622      10004          0 
      8902      10162      10208      40111       3643      10003          0 
      8909      10164      10208      40111       3656      10005          0 
      8921      10164      10208      40111       3563      10004          0 
      8895      10125      10208      40111       3559      10004          0 
      8893      10124      10208      40111       3559      10004          0 
      8887      10127      10208      40111       3559      10004          0 
      8874      10124      10208      40111       3559      10004          0 
      8868      10125      10208      40111       3559      10004          0 
      8858      10124      10208      40111       3559      10004          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9085      10349      10208      40111      10108       3772      30195 
      8927      10163      10208      40111      10112       3762      30208 
      8925      10164      10208      40111      10112       3758      30174 
      8881      10125      10208      40111      10105       3764      30187 
      8872      10124      10208      40111      10105       3764      30187 
      8864      10126      10208      40111      10105       3764      30187 
      8862      10123      10208      40111      10105       3764      30187 
      8873      10125      10208      40111      10105       3764      30187 
      8880      10124      10208      40111      10105       3764      30187 
      8890      10126      10208      40111      10105       3764      30187 


Throughput: xgetbv

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     63783      70351      10210     150129     150110      34947          0 
     63577      70165      10210     150126     150110      34951          0 
     63536      70163      10210     150129     150110      34951          0 
     63548      70127      10210     150125     150110      34949          0 
     63581      70126      10210     150125     150110      34949          0 
     63538      70126      10210     150125     150110      34949          0 
     63502      70126      10210     150125     150110      34949          0 
    102924      77363      10211     150656     150409      34688          0 
     63543      70162      10210     150126     150110      34948          0 
     63563      70126      10210     150125     150110      34949          0 


