Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Apr 17 20:54:13 2024
| Host         : LAPTOP-S0NU6TDL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           12 |
| No           | No                    | Yes                    |              33 |           13 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |              25 |            8 |
| Yes          | No                    | Yes                    |              48 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-------------------------------------------------+----------------------------+------------------+----------------+--------------+
|             Clock Signal             |                  Enable Signal                  |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+-------------------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_BUFG                            | uart_tx_u0/tx_i_1_n_0                           | led_OBUF[0]                |                1 |              1 |         1.00 |
|  uart_tx_u0/byte_cntr_reg[2]_i_2_n_0 |                                                 |                            |                1 |              3 |         3.00 |
| ~FSM_onehot_state_reg[10]_i_2_n_0    |                                                 | btnR_IBUF                  |                2 |              3 |         1.50 |
|  sysclk_IBUF_BUFG                    |                                                 | btnR_IBUF                  |                2 |              3 |         1.50 |
|  sysclk_IBUF_BUFG                    | mag/data_in[5]_i_1_n_0                          |                            |                1 |              4 |         4.00 |
|  clk_BUFG                            | uart_tx_u0/E[0]                                 | led_OBUF[0]                |                1 |              4 |         4.00 |
|  FSM_onehot_state_reg[10]_i_2_n_0    | mag/nolabel_line13/saved_addr[0]_i_1_n_0        |                            |                3 |              5 |         1.67 |
|  clk_BUFG                            |                                                 | led_OBUF[0]                |                2 |              5 |         2.50 |
|  sysclk_IBUF_BUFG                    |                                                 |                            |                3 |              6 |         2.00 |
|  FSM_onehot_state_reg[10]_i_2_n_0    | mag/nolabel_line13/counter[7]_i_1_n_0           | btnR_IBUF                  |                4 |              8 |         2.00 |
|  sysclk_IBUF_BUFG                    |                                                 | mag/nolabel_line13/i2c_clk |                2 |              8 |         4.00 |
|  sysclk_IBUF_BUFG                    | mag/nolabel_line13/E[0]                         |                            |                1 |              8 |         8.00 |
|  sysclk_IBUF_BUFG                    | mag/nolabel_line13/E[1]                         |                            |                3 |              8 |         2.67 |
|  FSM_onehot_state_reg[10]_i_2_n_0    |                                                 | btnR_IBUF                  |                4 |             11 |         2.75 |
|  FSM_onehot_state_reg[10]_i_2_n_0    | mag/nolabel_line13/FSM_onehot_state[10]_i_1_n_0 | btnR_IBUF                  |                3 |             11 |         3.67 |
|  sysclk_IBUF_BUFG                    |                                                 | led_OBUF[0]                |                3 |             11 |         3.67 |
|  sysclk_IBUF_BUFG                    | mag/ctr_0                                       | btnR_IBUF                  |                6 |             24 |         4.00 |
|  clk_BUFG                            |                                                 |                            |                8 |             35 |         4.38 |
+--------------------------------------+-------------------------------------------------+----------------------------+------------------+----------------+--------------+


