INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/testproject/Project/Project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz_1_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/testproject/Project/Project.srcs/sources_1/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/testproject/Project/Project.srcs/sim_1/new/vga_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sim
