// baud_gen.v — baud-rate tick generator
// Emits a 1-cycle baud_tick once per BAUD_DIV clocks.
`include "params.vh"

module baud_gen (
    input  wire clk,
    input  wire rst_n,
    output reg  baud_tick
);

    reg [8:0] cnt;   // counts to BAUD_DIV(434) - 9 bits, not 32

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cnt        <= 32'd0;
            baud_tick  <= 1'b0;
        end else begin
            if (cnt == `BAUD_DIV - 1) begin
                cnt       <= 32'd0;
                baud_tick <= 1'b1;
            end else begin
                cnt       <= cnt + 32'd1;
                baud_tick <= 1'b0;
            end
        end
    end

endmodule