// Seed: 2155820248
module module_0;
  wire  [  -1  ==  1  :  1  ]  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
  assign module_1.id_6 = 0;
endmodule
module module_0 (
    output wire  id_0,
    input  wire  id_1,
    inout  uwire id_2,
    output logic id_3,
    input  wire  id_4,
    output logic id_5,
    input  wand  id_6,
    input  wor   module_1,
    output tri   id_8,
    input  tri1  id_9,
    output tri   id_10
);
  always @(id_4) begin : LABEL_0
    id_3 <= -1;
    id_5 <= id_4 & $signed(86);
    ;
  end
  module_0 modCall_1 ();
endmodule
