// Seed: 4104483552
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    output id_5,
    input id_6
);
  always @* begin
    id_1 <= 1;
  end
  always @(posedge 1) id_5 <= #id_3 1'b0;
endmodule
