{
	"General":
	{
		"Frequency" : "core.global_frequency",
		"Cores" : "total_cores",
		"Threads" : "core.threads",
		"DataCachePerfect" : "memory.l1_dcache-0.perfect",
		"InstructionCachePerfect" : "memory.l1_icache-0.perfect"
	},
	"Mem-config":
	{
		"CacheGeometry geo-#":
		{
			"BlockSize" : "#.cache_block_size",
			"Assoc" : "#.associativity",
			"Policy" : "#.replacement_policy",
			"Latency" : ["#.data_access_time","#.tags_access_time"],
			"Sets" : ["#.cache_size", "#.cache_block_size", "#.associativity"]
		},
		"Module #":
		{
			"Type" : "Cache",
			"Geometry" : "geo-#"
		},
		"CacheGeometry geo-L1_dcache-#":
		{
			"BlockSize" : "l1_dcache-#.cache_block_size",
			"Assoc" : "l1_dcache-#.associativity",
			"Policy" : "l1_dcache-#.replacement_policy",
			"Latency" : ["l1_dcache-#.data_access_time","l1_dcache-#.tags_access_time"],
			"Sets" : ["l1_dcache-#.cache_size", "l1_dcache-#.cache_block_size", "l1_dcache-#.associativity"]
		},
		"CacheGeometry geo-L1_icache-#":
		{
			"BlockSize" : "l1_icache-#.cache_block_size",
			"Assoc" : "l1_icache-#.associativity",
			"Policy" : "l1_icache-#.replacement_policy",
			"Latency" : ["l1_icache-#.data_access_time","l1_icache-#.tags_access_time"],
			"Sets" : ["l1_icache-#.cache_size", "l1_icache-#.cache_block_size", "l1_icache-#.associativity"]
		},
		"CacheGeometry geo-L$_cache-#":
		{
			"BlockSize" : "l$_cache-#.cache_block_size",
			"Assoc" : "l$_cache-#.associativity",
			"Policy" : "l$_cache-#.replacement_policy",
			"Latency" : ["l$_cache-#.data_access_time","l$_cache-#.tags_access_time"],
			"Sets" : ["l$_cache-#.cache_size", "l$_cache-#.cache_block_size", "l$_cache-#.associativity"]
		},
		"Module L1_dcache-#":
		{
			"Type" : "Cache",
			"Geometry" : "L1_dcache-#"
		},
		"Module L1_icache-#":
		{
			"Type" : "Cache",
			"Geometry" : "L1_icache-#"
		},
		"Module L$_cache-#":
		{
			"Type" : "Cache",
			"Geometry" : "geo-L$_cache-#"
		},
		"Module mm-$":
		{
			"Type": "MainMemory",
			"BlockSize" : "dram.block_size",
			"Latency":"dram.latency",
			"AddressRange": ["dram.block_size", "dram.controllers_interleaving"]
		},
		"Entry":
		{
			"Arch": "x86",
			"Core": "#",
			"Thread": "0",
			"DataModule":"L1_dcache-#",
			"InstModule":"L1_icache-#"
		}
	}
}