
---------- Begin Simulation Statistics ----------
host_inst_rate                                 265493                       # Simulator instruction rate (inst/s)
host_mem_usage                                 397160                       # Number of bytes of host memory used
host_seconds                                    75.33                       # Real time elapsed on the host
host_tick_rate                              261551239                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000006                       # Number of instructions simulated
sim_seconds                                  0.019703                       # Number of seconds simulated
sim_ticks                                 19703162000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2922980                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 21516.527648                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11084.549529                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2777436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     3131601500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.049793                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               145544                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             93332                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    578746500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           52212                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1252170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 50434.126893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 46549.673528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1068567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    9259857000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.146628                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              183603                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           105342                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   3643024000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          78261                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 42352.055144                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  51.130461                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           35253                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1493037000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4175150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 37647.186515                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 32357.426441                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3846003                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     12391458500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.078835                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                329147                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             198674                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   4221770500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.031250                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           130473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.990428                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1014.198015                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4175150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 37647.186515                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 32357.426441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3846003                       # number of overall hits
system.cpu.dcache.overall_miss_latency    12391458500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.078835                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               329147                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            198674                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   4221770500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.031250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          130473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  77275                       # number of replacements
system.cpu.dcache.sampled_refs                  78299                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1014.198015                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  4003464                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500385154000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    77243                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12569480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        66220                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 63844.444444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12569430                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3311000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   50                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      2873000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              45                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               273248.478261                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12569480                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        66220                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 63844.444444                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12569430                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3311000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    50                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      2873000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               45                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.078834                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             40.362765                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12569480                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        66220                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 63844.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12569430                       # number of overall hits
system.cpu.icache.overall_miss_latency        3311000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   50                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      2873000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 40.362765                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12569430                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 32989.979795                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2589515474                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 78494                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    26088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            75500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        26086                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               151000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.000077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          2                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency           40000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.000038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     1                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      52257                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       101777.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  97232.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          52221                       # number of ReadReq hits
system.l2.ReadReq_miss_latency                3664000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.000689                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                           36                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency           2722500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.000536                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                      28                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   52173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    63299.589826                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 47819.830180                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3302529500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     52173                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2494904000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                52173                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    77243                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        77243                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.031676                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       78345                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        100394.736842                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   95258.620690                       # average overall mshr miss latency
system.l2.demand_hits                           78307                       # number of demand (read+write) hits
system.l2.demand_miss_latency                 3815000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.000485                       # miss rate for demand accesses
system.l2.demand_misses                            38                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency            2762500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.000370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                       29                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.002374                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.451918                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                     38.895789                       # Average occupied blocks per context
system.l2.occ_blocks::1                   7404.224270                       # Average occupied blocks per context
system.l2.overall_accesses                      78345                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       100394.736842                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  33012.976758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          78307                       # number of overall hits
system.l2.overall_miss_latency                3815000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.000485                       # miss rate for overall accesses
system.l2.overall_misses                           38                       # number of overall misses
system.l2.overall_mshr_hits                         8                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2592277974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.002272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   78523                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.664930                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         52193                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        59223                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       152782                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            93550                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            8                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          69297                       # number of replacements
system.l2.sampled_refs                          77504                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7443.120059                       # Cycle average of tags in use
system.l2.total_refs                             2455                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            69051                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2101668                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2101344                       # DTB hits
system.switch_cpus.dtb.data_misses                324                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1481486                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1481268                       # DTB read hits
system.switch_cpus.dtb.read_misses                218                       # DTB read misses
system.switch_cpus.dtb.write_accesses          620182                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              620076                       # DTB write hits
system.switch_cpus.dtb.write_misses               106                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000330                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000326                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 28496964                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2170562                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1233139                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2380928                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       163087                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2065254                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2781617                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         246130                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1390146                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       519991                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     10055248                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.013715                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.101384                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      7035835     69.97%     69.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       956945      9.52%     79.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       721818      7.18%     86.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       276173      2.75%     89.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       226261      2.25%     91.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        91522      0.91%     92.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       145448      1.45%     94.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        81255      0.81%     94.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       519991      5.17%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     10055248                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10193155                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1580244                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2212346                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       163076                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10193155                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      4358911                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.090955                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.090955                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1298762                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           11                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       463879                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     19319823                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5303183                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3435268                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       819804                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           46                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        18034                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        2877033                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            2875428                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1605                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2222199                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2221012                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1187                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        654834                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            654416                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             418                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2781617                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2569152                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6120672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        49355                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             19774918                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        456764                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.254971                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2569152                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1479269                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.812624                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     10875052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.818375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.937452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        7323540     67.34%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         198142      1.82%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         183403      1.69%     70.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         532051      4.89%     75.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         438739      4.03%     79.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         247143      2.27%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         421515      3.88%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         150096      1.38%     87.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1380423     12.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     10875052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 34500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1795471                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              266505                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.113033                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            2948001                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           654834                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9260729                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11570563                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.681623                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6312327                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.060590                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11584271                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       183287                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        577490                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2442895                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1469384                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       750759                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     14558515                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2293167                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       374522                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12142689                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       137468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       819804                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       141429                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       544902                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       251917                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       862628                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       118653                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        41817                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       141470                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.916628                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.916628                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4905605     39.19%     39.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        35126      0.28%     39.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     39.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2271239     18.14%     57.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       258734      2.07%     59.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       106571      0.85%     60.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1504748     12.02%     72.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       352969      2.82%     75.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt        35119      0.28%     75.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2390332     19.10%     94.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       656771      5.25%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12517214                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       483384                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.038618                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        16020      3.31%      3.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      3.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      3.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         4506      0.93%      4.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp           47      0.01%      4.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      4.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       267709     55.38%     59.64% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       115537     23.90%     83.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     83.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        78782     16.30%     99.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          783      0.16%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     10875052                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.151003                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.600211                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      5764170     53.00%     53.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1740672     16.01%     69.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1374049     12.63%     81.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       861797      7.92%     89.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       589719      5.42%     94.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       285481      2.63%     97.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       175432      1.61%     99.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        65676      0.60%     99.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        18056      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     10875052                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.147363                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         14292010                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12517214                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      4291810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        67196                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3834705                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2569160                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2569152                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               8                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       562334                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       131724                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2442895                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       750759                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               10909552                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       989669                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012869                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       143530                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      5472511                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       106837                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          167                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     28259386                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     18754414                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15095609                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3305409                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       819804                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       287658                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7082639                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       749491                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 10951                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
