// Seed: 661052986
module module_0 (
    output uwire id_0,
    input  wire  id_1
);
  assign id_0 = 1'b0;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output wor   id_0,
    output uwire id_1,
    input  uwire id_2,
    output wire  id_3,
    input  tri   id_4,
    input  wand  id_5,
    output tri0  id_6,
    input  wand  id_7,
    output tri0  id_8,
    output tri   id_9
);
  wor id_11, id_12, id_13, id_14;
  always_latch @(posedge id_14 or 1) id_3 = id_2 - id_11;
  module_0(
      id_8, id_4
  );
endmodule
