INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sevin/Desktop/Projects/VHDL/UART/UART.srcs/sim_1/new/top_UART_Simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_UART_Simulation'
