// Seed: 1599349939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3 + id_3;
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    input  tri0  id_2,
    input  wor   id_3,
    output uwire id_4,
    input  wire  id_5,
    output tri   id_6,
    input  wor   id_7
);
  assign id_1 = id_2;
  assign id_6 = 1;
  supply1 id_9;
  assign id_9 = 1;
  always_latch begin
    if (1) @(posedge id_9) id_9 = 0;
  end
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_9
  );
endmodule
