Active-HDL 13.0.375.8320 2023-06-02 13:54:24

Elaboration top modules:
Architecture                  behavior(SortTb)


-------------------------------------------------------------------------------------------
Entity   | Architecture | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
SortTb   | behavior     | q1      |      | 13.0.375.8320 (Windows64) | -dbg
Sort     | mySort       | q1      |      | 13.0.375.8320 (Windows64) | -dbg
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
VHDL Package            | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
standard                | std     |      |                           | <unavailable>
TEXTIO                  | std     |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164          | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
std_logic_arith         | ieee    |      | 13.0.375.8320 (Windows64) | <unavailable>
Sorting                 | q1      |      | 13.0.375.8320 (Windows64) | -dbg
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------
ieee                    | Standard IEEE packages library
q1                      | None
std                     | Standard VHDL library
-------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+SortTb SortTb behavior

