
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    selina.ece.northwestern.edu
Date:        Mon Mar  4 15:47:14 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR_CMPLX.prjlog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:47:29 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:47:29 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:47:29 2024
compiler exited with errors
Job failed on: FIR_CMPLX|rev_4

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synlog/FIR_CMPLX_compiler.srr"
# Mon Mar  4 15:47:29 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on FIR_CMPLX|rev_4
Complete: Compile on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
2Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/backup/FIR_CMPLX.srr
log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:49:41 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:49:41 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:49:41 2024
compiler exited with errors
Job failed on: FIR_CMPLX|rev_4

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synlog/FIR_CMPLX_compiler.srr"
# Mon Mar  4 15:49:42 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on FIR_CMPLX|rev_4
Complete: Compile on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:49:53 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:49:53 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:49:53 2024
compiler exited with errors
Job failed on: FIR_CMPLX|rev_4

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synlog/FIR_CMPLX_compiler.srr"
# Mon Mar  4 15:49:53 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on FIR_CMPLX|rev_4
Complete: Compile on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:50:31 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:50:31 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:50:31 2024
compiler exited with errors
Job failed on: FIR_CMPLX|rev_4

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synlog/FIR_CMPLX_compiler.srr"
# Mon Mar  4 15:50:31 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on FIR_CMPLX|rev_4
Complete: Compile on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:51:57 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:51:57 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:51:57 2024
compiler exited with errors
Job failed on: FIR_CMPLX|rev_4

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synlog/FIR_CMPLX_compiler.srr"
# Mon Mar  4 15:51:57 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on FIR_CMPLX|rev_4
Complete: Compile on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:52:54 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:52:54 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:52:54 2024
compiler exited with errors
Job failed on: FIR_CMPLX|rev_4

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synlog/FIR_CMPLX_compiler.srr"
# Mon Mar  4 15:52:55 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on FIR_CMPLX|rev_4
Complete: Compile on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:04 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:04 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:04 2024
compiler exited with errors
Job failed on: FIR_CMPLX|rev_4

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synlog/FIR_CMPLX_compiler.srr"
# Mon Mar  4 15:53:04 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on FIR_CMPLX|rev_4
Complete: Compile on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:14 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:14 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:14 2024
compiler exited with errors
Job failed on: FIR_CMPLX|rev_4

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synlog/FIR_CMPLX_compiler.srr"
# Mon Mar  4 15:53:14 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on FIR_CMPLX|rev_4
Complete: Compile on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:22 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:22 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:22 2024
compiler exited with errors
Job failed on: FIR_CMPLX|rev_4

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synlog/FIR_CMPLX_compiler.srr"
# Mon Mar  4 15:53:22 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on FIR_CMPLX|rev_4
Complete: Compile on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:31 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:31 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:31 2024
compiler exited with errors
Job failed on: FIR_CMPLX|rev_4

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synlog/FIR_CMPLX_compiler.srr"
# Mon Mar  4 15:53:31 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on FIR_CMPLX|rev_4
Complete: Compile on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:43 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:43 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:53:43 2024
compiler exited with errors
Job failed on: FIR_CMPLX|rev_4

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synlog/FIR_CMPLX_compiler.srr"
# Mon Mar  4 15:53:43 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on FIR_CMPLX|rev_4
Complete: Compile on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:55:41 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:55:41 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:55:41 2024
compiler exited with errors
Job failed on: FIR_CMPLX|rev_4

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synlog/FIR_CMPLX_compiler.srr"
# Mon Mar  4 15:55:41 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on FIR_CMPLX|rev_4
Complete: Compile on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:57:43 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:57:43 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:57:43 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/FIR_CMPLX_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srs

compiler completed
# Mon Mar  4 15:57:47 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on FIR_CMPLX|rev_4
# Mon Mar  4 15:57:47 2024

multi_srs_gen completed
# Mon Mar  4 15:57:47 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/FIR_CMPLX_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srs
Complete: Compile Process on FIR_CMPLX|rev_4

Running: premap (Premap) on FIR_CMPLX|rev_4
# Mon Mar  4 15:57:47 2024

premap completed with warnings
# Mon Mar  4 15:57:48 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on FIR_CMPLX|rev_4

Running Flow: map (Map) on FIR_CMPLX|rev_4
# Mon Mar  4 15:57:48 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on FIR_CMPLX|rev_4
# Mon Mar  4 15:57:48 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/FIR_CMPLX_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srm

fpga_mapper completed with warnings
# Mon Mar  4 15:57:55 2024

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
01WARNING:  No database file, or it is out of date.
INFO:  Resetting Correlation database
WARNING:  No database file, or it is out of date.
INFO:  Target Implementation: /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR_CMPLX.prj|rev_4
INFO:  **** *_synplify.sdc verification mode  *****
log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: timing in foreground

running timing analysis on /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srd

Running: timing (Timing Analysis) on FIR_CMPLX|rev_4
# Mon Mar  4 15:58:00 2024

timing completed with warnings
# Mon Mar  4 15:58:00 2024

Return Code: 1
Run Time:00h:00m:00s
INFO:  Running with: effort = high, paths per endpoint = 1, sorted by = slack, QOR mode = 1 
 
INFO:  Exiting after *.itd file creation, correlation check not run. 
 
0
/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/sdc_verif_slack.xml /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/sdc_verif_slack_match.xmllog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 15:59:41 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 15:59:41 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 15:59:41 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/FIR_CMPLX_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srs

compiler completed
# Mon Mar  4 15:59:45 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on FIR_CMPLX|rev_4
# Mon Mar  4 15:59:45 2024

multi_srs_gen completed
# Mon Mar  4 15:59:45 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/FIR_CMPLX_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srs
Complete: Compile Process on FIR_CMPLX|rev_4

Running: premap (Premap) on FIR_CMPLX|rev_4
# Mon Mar  4 15:59:45 2024

premap completed with warnings
# Mon Mar  4 15:59:46 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on FIR_CMPLX|rev_4

Running Flow: map (Map) on FIR_CMPLX|rev_4
# Mon Mar  4 15:59:46 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on FIR_CMPLX|rev_4
# Mon Mar  4 15:59:46 2024
0
/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/sdc_verif_slack.xml /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/sdc_verif_slack_match.xmlCopied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/FIR_CMPLX_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srm

fpga_mapper completed with warnings
# Mon Mar  4 15:59:56 2024

Return Code: 1
Run Time:00h:00m:10s
Complete: Map on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srr"
Running: rev_4 in foreground

Running FIR_CMPLX|rev_4

Running Flow: compile (Compile) on FIR_CMPLX|rev_4
# Mon Mar  4 16:01:20 2024

Running Flow: compile_flow (Compile Process) on FIR_CMPLX|rev_4
# Mon Mar  4 16:01:20 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on FIR_CMPLX|rev_4
# Mon Mar  4 16:01:20 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/FIR_CMPLX_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srs

compiler completed
# Mon Mar  4 16:01:23 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on FIR_CMPLX|rev_4
# Mon Mar  4 16:01:23 2024

multi_srs_gen completed
# Mon Mar  4 16:01:23 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/FIR_CMPLX_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srs
Complete: Compile Process on FIR_CMPLX|rev_4

Running: premap (Premap) on FIR_CMPLX|rev_4
# Mon Mar  4 16:01:24 2024

premap completed with warnings
# Mon Mar  4 16:01:24 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on FIR_CMPLX|rev_4

Running Flow: map (Map) on FIR_CMPLX|rev_4
# Mon Mar  4 16:01:24 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on FIR_CMPLX|rev_4
# Mon Mar  4 16:01:24 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/FIR_CMPLX_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/FIR_CMPLX.srm

fpga_mapper completed with warnings
# Mon Mar  4 16:01:31 2024

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on FIR_CMPLX|rev_4
Complete: Logic Synthesis on FIR_CMPLX|rev_4
00WARNING:  No database file, or it is out of date.
INFO:  Resetting Correlation database
WARNING:  No database file, or it is out of date.
INFO:  Target Implementation: /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/FIR_CMPLX.prj|rev_4
INFO:  **** *_synplify.sdc verification mode  *****
INFO:  Running with: effort = high, paths per endpoint = 1, sorted by = slack, QOR mode = 1 
 
INFO:  Exiting after *.itd file creation, correlation check not run. 
 
0
/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/sdc_verif_slack.xml /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/sdc_verif_slack_match.xmlexit status=0
License checkin: synplifypremierdp
