{
    "code": "module TopModule (\n    input logic clk,      // Clock signal\n    input logic reset,    // Active high synchronous reset signal\n    output logic [9:0] q  // 10-bit counter output\n);\n\nalways_ff @(posedge clk) begin\n    if (reset) begin\n        q <= 10'd0; // Reset counter to 0\n    end else if (q == 10'd999) begin\n        q <= 10'd0; // Wrap around to 0\n    end else begin\n        q <= q + 10'd1; // Increment counter\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}