{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 21:00:04 2024 " "Info: Processing started: Wed Oct 23 21:00:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off model8 -c model8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off model8 -c model8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R2\[7\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R2\[7\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R0\[7\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R0\[7\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R1\[7\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R1\[7\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|ALU181:inst\|F9\[7\] " "Warning: Node \"ALU:inst1\|ALU181:inst\|F9\[7\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R1\[6\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R1\[6\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R0\[6\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R0\[6\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R2\[6\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R2\[6\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R1\[5\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R1\[5\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R2\[5\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R2\[5\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R2\[3\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R2\[3\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R1\[3\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R1\[3\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R2\[1\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R2\[1\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R1\[1\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R1\[1\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R0\[1\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R0\[1\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R2\[2\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R2\[2\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R1\[2\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R1\[2\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R0\[2\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R0\[2\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R2\[0\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R2\[0\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R1\[0\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R1\[0\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R1\[4\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R1\[4\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R2\[4\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R2\[4\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|ALU181:inst\|F9\[6\] " "Warning: Node \"ALU:inst1\|ALU181:inst\|F9\[6\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R0\[5\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R0\[5\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R0\[3\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R0\[3\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R0\[0\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R0\[0\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "REG1:inst\|IN_SEL:inst3\|D_R0\[4\] " "Warning: Node \"REG1:inst\|IN_SEL:inst3\|D_R0\[4\]\" is a latch" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|ALU181:inst\|F9\[5\] " "Warning: Node \"ALU:inst1\|ALU181:inst\|F9\[5\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|ALU181:inst\|F9\[3\] " "Warning: Node \"ALU:inst1\|ALU181:inst\|F9\[3\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|ALU181:inst\|F9\[1\] " "Warning: Node \"ALU:inst1\|ALU181:inst\|F9\[1\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|ALU181:inst\|F9\[2\] " "Warning: Node \"ALU:inst1\|ALU181:inst\|F9\[2\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|ALU181:inst\|F9\[0\] " "Warning: Node \"ALU:inst1\|ALU181:inst\|F9\[0\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|ALU181:inst\|F9\[4\] " "Warning: Node \"ALU:inst1\|ALU181:inst\|F9\[4\]\" is a latch" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU181.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 208 -248 -80 224 "CLK" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "29 " "Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst1\|inst4 " "Info: Detected gated clock \"ALU:inst1\|inst4\" as buffer" {  } { { "ALU/ALU.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU.bdf" { { 176 112 176 224 "inst4" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst1\|inst3 " "Info: Detected gated clock \"ALU:inst1\|inst3\" as buffer" {  } { { "ALU/ALU.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU.bdf" { { 80 112 176 128 "inst3" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst2\|inst2 " "Info: Detected gated clock \"RAM:inst2\|inst2\" as buffer" {  } { { "RAM/RAM.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.bdf" { { 224 416 480 272 "inst2" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM:inst2\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REG1:inst\|IN_SEL:inst3\|D_R1\[7\]~14 " "Info: Detected gated clock \"REG1:inst\|IN_SEL:inst3\|D_R1\[7\]~14\" as buffer" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REG1:inst\|IN_SEL:inst3\|D_R1\[7\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REG1:inst\|IN_SEL:inst3\|D_R0\[7\]~10 " "Info: Detected gated clock \"REG1:inst\|IN_SEL:inst3\|D_R0\[7\]~10\" as buffer" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REG1:inst\|IN_SEL:inst3\|D_R0\[7\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REG1:inst\|IN_SEL:inst3\|D_R2\[7\]~10 " "Info: Detected gated clock \"REG1:inst\|IN_SEL:inst3\|D_R2\[7\]~10\" as buffer" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REG1:inst\|IN_SEL:inst3\|D_R2\[7\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTL:inst5\|SM:inst\|state.s4 " "Info: Detected ripple clock \"CTL:inst5\|SM:inst\|state.s4\" as buffer" {  } { { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 16 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTL:inst5\|SM:inst\|state.s4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTL:inst5\|SM:inst\|state.s5 " "Info: Detected ripple clock \"CTL:inst5\|SM:inst\|state.s5\" as buffer" {  } { { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 16 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTL:inst5\|SM:inst\|state.s5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REG1:inst\|IN_SEL:inst3\|Equal2~0 " "Info: Detected gated clock \"REG1:inst\|IN_SEL:inst3\|Equal2~0\" as buffer" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 67 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REG1:inst\|IN_SEL:inst3\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CTL:inst5\|SM:inst\|CTL~0 " "Info: Detected gated clock \"CTL:inst5\|SM:inst\|CTL~0\" as buffer" {  } { { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 10 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTL:inst5\|SM:inst\|CTL~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REG1:inst\|IN_SEL:inst3\|Equal3~0 " "Info: Detected gated clock \"REG1:inst\|IN_SEL:inst3\|Equal3~0\" as buffer" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 67 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REG1:inst\|IN_SEL:inst3\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REG1:inst\|IN_SEL:inst3\|Equal1~0 " "Info: Detected gated clock \"REG1:inst\|IN_SEL:inst3\|Equal1~0\" as buffer" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 62 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REG1:inst\|IN_SEL:inst3\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REG1:inst\|IN_SEL:inst3\|Equal0~0 " "Info: Detected gated clock \"REG1:inst\|IN_SEL:inst3\|Equal0~0\" as buffer" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 62 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REG1:inst\|IN_SEL:inst3\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "step:inst6\|inst1 " "Info: Detected ripple clock \"step:inst6\|inst1\" as buffer" {  } { { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/STEP/step.bdf" { { 160 368 432 240 "inst1" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "step:inst6\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REG1:inst\|IN_SEL:inst3\|Equal5~0 " "Info: Detected gated clock \"REG1:inst\|IN_SEL:inst3\|Equal5~0\" as buffer" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 72 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REG1:inst\|IN_SEL:inst3\|Equal5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CTL:inst5\|inst3 " "Info: Detected gated clock \"CTL:inst5\|inst3\" as buffer" {  } { { "CTL/CTL.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/CTL.bdf" { { 104 104 168 152 "inst3" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTL:inst5\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REG1:inst\|inst5 " "Info: Detected gated clock \"REG1:inst\|inst5\" as buffer" {  } { { "REG/REG1.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/REG1.bdf" { { 152 704 768 200 "inst5" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REG1:inst\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REG1:inst\|inst4 " "Info: Detected gated clock \"REG1:inst\|inst4\" as buffer" {  } { { "REG/REG1.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/REG1.bdf" { { 56 704 768 104 "inst4" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REG1:inst\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REG1:inst\|inst6 " "Info: Detected gated clock \"REG1:inst\|inst6\" as buffer" {  } { { "REG/REG1.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/REG1.bdf" { { 248 704 768 296 "inst6" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REG1:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTL:inst5\|DFF_8:inst1\|Q1\[2\] " "Info: Detected ripple clock \"CTL:inst5\|DFF_8:inst1\|Q1\[2\]\" as buffer" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTL:inst5\|DFF_8:inst1\|Q1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTL:inst5\|DFF_8:inst1\|Q1\[3\] " "Info: Detected ripple clock \"CTL:inst5\|DFF_8:inst1\|Q1\[3\]\" as buffer" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTL:inst5\|DFF_8:inst1\|Q1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTL:inst5\|SM:inst\|state.s3 " "Info: Detected ripple clock \"CTL:inst5\|SM:inst\|state.s3\" as buffer" {  } { { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 16 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTL:inst5\|SM:inst\|state.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTL:inst5\|SM:inst\|state.s1 " "Info: Detected ripple clock \"CTL:inst5\|SM:inst\|state.s1\" as buffer" {  } { { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 16 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTL:inst5\|SM:inst\|state.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTL:inst5\|SM:inst\|state.s2 " "Info: Detected ripple clock \"CTL:inst5\|SM:inst\|state.s2\" as buffer" {  } { { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 16 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTL:inst5\|SM:inst\|state.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTL:inst5\|SM:inst\|state.s0 " "Info: Detected ripple clock \"CTL:inst5\|SM:inst\|state.s0\" as buffer" {  } { { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 16 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTL:inst5\|SM:inst\|state.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "step:inst6\|inst3 " "Info: Detected ripple clock \"step:inst6\|inst3\" as buffer" {  } { { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/STEP/step.bdf" { { 160 632 696 240 "inst3" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "step:inst6\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "step:inst6\|inst " "Info: Detected ripple clock \"step:inst6\|inst\" as buffer" {  } { { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/STEP/step.bdf" { { 160 248 312 240 "inst" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "step:inst6\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PC:inst3\|inst1 " "Info: Detected gated clock \"PC:inst3\|inst1\" as buffer" {  } { { "PC/PC.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/PC/PC.bdf" { { 96 304 368 144 "inst1" "" } } } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC:inst3\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTL:inst5\|SM:inst\|state.s6 " "Info: Detected ripple clock \"CTL:inst5\|SM:inst\|state.s6\" as buffer" {  } { { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 16 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTL:inst5\|SM:inst\|state.s6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register REG1:inst\|DFF_8:inst\|Q1\[5\] memory RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg5 71.59 MHz 13.968 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 71.59 MHz between source register \"REG1:inst\|DFF_8:inst\|Q1\[5\]\" and destination memory \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg5\" (period= 13.968 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.559 ns + Longest register memory " "Info: + Longest register to memory delay is 2.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG1:inst\|DFF_8:inst\|Q1\[5\] 1 REG LCFF_X9_Y12_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N23; Fanout = 3; REG Node = 'REG1:inst\|DFF_8:inst\|Q1\[5\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG1:inst|DFF_8:inst|Q1[5] } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.150 ns) 0.667 ns REG1:inst\|lpm_bustri0:inst10\|lpm_bustri:lpm_bustri_component\|dout\[5\]~2 2 COMB LCCOMB_X8_Y12_N16 2 " "Info: 2: + IC(0.517 ns) + CELL(0.150 ns) = 0.667 ns; Loc. = LCCOMB_X8_Y12_N16; Fanout = 2; COMB Node = 'REG1:inst\|lpm_bustri0:inst10\|lpm_bustri:lpm_bustri_component\|dout\[5\]~2'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.667 ns" { REG1:inst|DFF_8:inst|Q1[5] REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 1.378 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[5\]~34 3 COMB LCCOMB_X8_Y12_N4 8 " "Info: 3: + IC(0.273 ns) + CELL(0.438 ns) = 1.378 ns; Loc. = LCCOMB_X8_Y12_N4; Fanout = 8; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[5\]~34'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.711 ns" { REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~2 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.106 ns) 2.559 ns RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg5 4 MEM M4K_X11_Y11 1 " "Info: 4: + IC(1.075 ns) + CELL(0.106 ns) = 2.559 ns; Loc. = M4K_X11_Y11; Fanout = 1; MEM Node = 'RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.181 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34 RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_q1d1.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/altsyncram_q1d1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.694 ns ( 27.12 % ) " "Info: Total cell delay = 0.694 ns ( 27.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.865 ns ( 72.88 % ) " "Info: Total interconnect delay = 1.865 ns ( 72.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.559 ns" { REG1:inst|DFF_8:inst|Q1[5] REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~2 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34 RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.559 ns" { REG1:inst|DFF_8:inst|Q1[5] {} REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~2 {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34 {} RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.517ns 0.273ns 1.075ns } { 0.000ns 0.150ns 0.438ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.140 ns - Smallest " "Info: - Smallest clock skew is -4.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.077 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 5.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_A6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 208 -248 -80 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.787 ns) 2.586 ns step:inst6\|inst 2 REG LCFF_X8_Y10_N15 33 " "Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N15; Fanout = 33; REG Node = 'step:inst6\|inst'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.756 ns" { CLK step:inst6|inst } "NODE_NAME" } } { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/STEP/step.bdf" { { 160 248 312 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(0.660 ns) 5.077 ns RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg5 3 MEM M4K_X11_Y11 1 " "Info: 3: + IC(1.831 ns) + CELL(0.660 ns) = 5.077 ns; Loc. = M4K_X11_Y11; Fanout = 1; MEM Node = 'RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.491 ns" { step:inst6|inst RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_q1d1.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/altsyncram_q1d1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.277 ns ( 44.85 % ) " "Info: Total cell delay = 2.277 ns ( 44.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 55.15 % ) " "Info: Total interconnect delay = 2.800 ns ( 55.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.077 ns" { CLK step:inst6|inst RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.077 ns" { CLK {} CLK~combout {} step:inst6|inst {} RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.969ns 1.831ns } { 0.000ns 0.830ns 0.787ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.217 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 9.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_A6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 208 -248 -80 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.787 ns) 2.586 ns step:inst6\|inst 2 REG LCFF_X8_Y10_N15 33 " "Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N15; Fanout = 33; REG Node = 'step:inst6\|inst'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.756 ns" { CLK step:inst6|inst } "NODE_NAME" } } { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/STEP/step.bdf" { { 160 248 312 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.787 ns) 3.689 ns CTL:inst5\|SM:inst\|state.s1 3 REG LCFF_X8_Y10_N9 15 " "Info: 3: + IC(0.316 ns) + CELL(0.787 ns) = 3.689 ns; Loc. = LCFF_X8_Y10_N9; Fanout = 15; REG Node = 'CTL:inst5\|SM:inst\|state.s1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.103 ns" { step:inst6|inst CTL:inst5|SM:inst|state.s1 } "NODE_NAME" } } { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.150 ns) 4.651 ns CTL:inst5\|inst3 4 COMB LCCOMB_X9_Y13_N2 8 " "Info: 4: + IC(0.812 ns) + CELL(0.150 ns) = 4.651 ns; Loc. = LCCOMB_X9_Y13_N2; Fanout = 8; COMB Node = 'CTL:inst5\|inst3'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.962 ns" { CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 } "NODE_NAME" } } { "CTL/CTL.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/CTL.bdf" { { 104 104 168 152 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.787 ns) 5.876 ns CTL:inst5\|DFF_8:inst1\|Q1\[2\] 5 REG LCFF_X10_Y13_N19 11 " "Info: 5: + IC(0.438 ns) + CELL(0.787 ns) = 5.876 ns; Loc. = LCFF_X10_Y13_N19; Fanout = 11; REG Node = 'CTL:inst5\|DFF_8:inst1\|Q1\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.225 ns" { CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.242 ns) 7.147 ns REG1:inst\|IN_SEL:inst3\|Equal1~0 6 COMB LCCOMB_X8_Y12_N20 9 " "Info: 6: + IC(1.029 ns) + CELL(0.242 ns) = 7.147 ns; Loc. = LCCOMB_X8_Y12_N20; Fanout = 9; COMB Node = 'REG1:inst\|IN_SEL:inst3\|Equal1~0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.271 ns" { CTL:inst5|DFF_8:inst1|Q1[2] REG1:inst|IN_SEL:inst3|Equal1~0 } "NODE_NAME" } } { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.389 ns) 8.249 ns REG1:inst\|inst4 7 COMB LCCOMB_X9_Y13_N16 8 " "Info: 7: + IC(0.713 ns) + CELL(0.389 ns) = 8.249 ns; Loc. = LCCOMB_X9_Y13_N16; Fanout = 8; COMB Node = 'REG1:inst\|inst4'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.102 ns" { REG1:inst|IN_SEL:inst3|Equal1~0 REG1:inst|inst4 } "NODE_NAME" } } { "REG/REG1.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/REG1.bdf" { { 56 704 768 104 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.537 ns) 9.217 ns REG1:inst\|DFF_8:inst\|Q1\[5\] 8 REG LCFF_X9_Y12_N23 3 " "Info: 8: + IC(0.431 ns) + CELL(0.537 ns) = 9.217 ns; Loc. = LCFF_X9_Y12_N23; Fanout = 3; REG Node = 'REG1:inst\|DFF_8:inst\|Q1\[5\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.968 ns" { REG1:inst|inst4 REG1:inst|DFF_8:inst|Q1[5] } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.509 ns ( 48.92 % ) " "Info: Total cell delay = 4.509 ns ( 48.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.708 ns ( 51.08 % ) " "Info: Total interconnect delay = 4.708 ns ( 51.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.217 ns" { CLK step:inst6|inst CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] REG1:inst|IN_SEL:inst3|Equal1~0 REG1:inst|inst4 REG1:inst|DFF_8:inst|Q1[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.217 ns" { CLK {} CLK~combout {} step:inst6|inst {} CTL:inst5|SM:inst|state.s1 {} CTL:inst5|inst3 {} CTL:inst5|DFF_8:inst1|Q1[2] {} REG1:inst|IN_SEL:inst3|Equal1~0 {} REG1:inst|inst4 {} REG1:inst|DFF_8:inst|Q1[5] {} } { 0.000ns 0.000ns 0.969ns 0.316ns 0.812ns 0.438ns 1.029ns 0.713ns 0.431ns } { 0.000ns 0.830ns 0.787ns 0.787ns 0.150ns 0.787ns 0.242ns 0.389ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.077 ns" { CLK step:inst6|inst RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.077 ns" { CLK {} CLK~combout {} step:inst6|inst {} RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.969ns 1.831ns } { 0.000ns 0.830ns 0.787ns 0.660ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.217 ns" { CLK step:inst6|inst CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] REG1:inst|IN_SEL:inst3|Equal1~0 REG1:inst|inst4 REG1:inst|DFF_8:inst|Q1[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.217 ns" { CLK {} CLK~combout {} step:inst6|inst {} CTL:inst5|SM:inst|state.s1 {} CTL:inst5|inst3 {} CTL:inst5|DFF_8:inst1|Q1[2] {} REG1:inst|IN_SEL:inst3|Equal1~0 {} REG1:inst|inst4 {} REG1:inst|DFF_8:inst|Q1[5] {} } { 0.000ns 0.000ns 0.969ns 0.316ns 0.812ns 0.438ns 1.029ns 0.713ns 0.431ns } { 0.000ns 0.830ns 0.787ns 0.787ns 0.150ns 0.787ns 0.242ns 0.389ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_q1d1.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/altsyncram_q1d1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } } { "db/altsyncram_q1d1.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/altsyncram_q1d1.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.559 ns" { REG1:inst|DFF_8:inst|Q1[5] REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~2 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34 RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.559 ns" { REG1:inst|DFF_8:inst|Q1[5] {} REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~2 {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34 {} RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.517ns 0.273ns 1.075ns } { 0.000ns 0.150ns 0.438ns 0.106ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.077 ns" { CLK step:inst6|inst RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.077 ns" { CLK {} CLK~combout {} step:inst6|inst {} RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.969ns 1.831ns } { 0.000ns 0.830ns 0.787ns 0.660ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.217 ns" { CLK step:inst6|inst CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] REG1:inst|IN_SEL:inst3|Equal1~0 REG1:inst|inst4 REG1:inst|DFF_8:inst|Q1[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.217 ns" { CLK {} CLK~combout {} step:inst6|inst {} CTL:inst5|SM:inst|state.s1 {} CTL:inst5|inst3 {} CTL:inst5|DFF_8:inst1|Q1[2] {} REG1:inst|IN_SEL:inst3|Equal1~0 {} REG1:inst|inst4 {} REG1:inst|DFF_8:inst|Q1[5] {} } { 0.000ns 0.000ns 0.969ns 0.316ns 0.812ns 0.438ns 1.029ns 0.713ns 0.431ns } { 0.000ns 0.830ns 0.787ns 0.787ns 0.150ns 0.787ns 0.242ns 0.389ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "REG1:inst\|DFF_8:inst\|Q1\[5\] ALU:inst1\|DFF_8:inst1\|Q1\[5\] CLK 4.762 ns " "Info: Found hold time violation between source  pin or register \"REG1:inst\|DFF_8:inst\|Q1\[5\]\" and destination pin or register \"ALU:inst1\|DFF_8:inst1\|Q1\[5\]\" for clock \"CLK\" (Hold time is 4.762 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.568 ns + Largest " "Info: + Largest clock skew is 5.568 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.253 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_A6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 208 -248 -80 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.787 ns) 2.586 ns step:inst6\|inst 2 REG LCFF_X8_Y10_N15 33 " "Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N15; Fanout = 33; REG Node = 'step:inst6\|inst'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.756 ns" { CLK step:inst6|inst } "NODE_NAME" } } { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/STEP/step.bdf" { { 160 248 312 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.787 ns) 3.689 ns CTL:inst5\|SM:inst\|state.s1 3 REG LCFF_X8_Y10_N9 15 " "Info: 3: + IC(0.316 ns) + CELL(0.787 ns) = 3.689 ns; Loc. = LCFF_X8_Y10_N9; Fanout = 15; REG Node = 'CTL:inst5\|SM:inst\|state.s1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.103 ns" { step:inst6|inst CTL:inst5|SM:inst|state.s1 } "NODE_NAME" } } { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.150 ns) 4.651 ns CTL:inst5\|inst3 4 COMB LCCOMB_X9_Y13_N2 8 " "Info: 4: + IC(0.812 ns) + CELL(0.150 ns) = 4.651 ns; Loc. = LCCOMB_X9_Y13_N2; Fanout = 8; COMB Node = 'CTL:inst5\|inst3'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.962 ns" { CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 } "NODE_NAME" } } { "CTL/CTL.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/CTL.bdf" { { 104 104 168 152 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.787 ns) 5.876 ns CTL:inst5\|DFF_8:inst1\|Q1\[2\] 5 REG LCFF_X10_Y13_N19 11 " "Info: 5: + IC(0.438 ns) + CELL(0.787 ns) = 5.876 ns; Loc. = LCFF_X10_Y13_N19; Fanout = 11; REG Node = 'CTL:inst5\|DFF_8:inst1\|Q1\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.225 ns" { CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.275 ns) 7.200 ns ALU:inst1\|inst3 6 COMB LCCOMB_X9_Y10_N2 1 " "Info: 6: + IC(1.049 ns) + CELL(0.275 ns) = 7.200 ns; Loc. = LCCOMB_X9_Y10_N2; Fanout = 1; COMB Node = 'ALU:inst1\|inst3'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.324 ns" { CTL:inst5|DFF_8:inst1|Q1[2] ALU:inst1|inst3 } "NODE_NAME" } } { "ALU/ALU.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU.bdf" { { 80 112 176 128 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.789 ns) + CELL(0.000 ns) 8.989 ns ALU:inst1\|inst3~clkctrl 7 COMB CLKCTRL_G6 8 " "Info: 7: + IC(1.789 ns) + CELL(0.000 ns) = 8.989 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'ALU:inst1\|inst3~clkctrl'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.789 ns" { ALU:inst1|inst3 ALU:inst1|inst3~clkctrl } "NODE_NAME" } } { "ALU/ALU.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU.bdf" { { 80 112 176 128 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.537 ns) 10.253 ns ALU:inst1\|DFF_8:inst1\|Q1\[5\] 8 REG LCFF_X9_Y12_N29 2 " "Info: 8: + IC(0.727 ns) + CELL(0.537 ns) = 10.253 ns; Loc. = LCFF_X9_Y12_N29; Fanout = 2; REG Node = 'ALU:inst1\|DFF_8:inst1\|Q1\[5\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.264 ns" { ALU:inst1|inst3~clkctrl ALU:inst1|DFF_8:inst1|Q1[5] } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.153 ns ( 40.51 % ) " "Info: Total cell delay = 4.153 ns ( 40.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 59.49 % ) " "Info: Total interconnect delay = 6.100 ns ( 59.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.253 ns" { CLK step:inst6|inst CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] ALU:inst1|inst3 ALU:inst1|inst3~clkctrl ALU:inst1|DFF_8:inst1|Q1[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.253 ns" { CLK {} CLK~combout {} step:inst6|inst {} CTL:inst5|SM:inst|state.s1 {} CTL:inst5|inst3 {} CTL:inst5|DFF_8:inst1|Q1[2] {} ALU:inst1|inst3 {} ALU:inst1|inst3~clkctrl {} ALU:inst1|DFF_8:inst1|Q1[5] {} } { 0.000ns 0.000ns 0.969ns 0.316ns 0.812ns 0.438ns 1.049ns 1.789ns 0.727ns } { 0.000ns 0.830ns 0.787ns 0.787ns 0.150ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.685 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 4.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_A6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 208 -248 -80 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.787 ns) 2.586 ns step:inst6\|inst1 2 REG LCFF_X8_Y10_N29 9 " "Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N29; Fanout = 9; REG Node = 'step:inst6\|inst1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.756 ns" { CLK step:inst6|inst1 } "NODE_NAME" } } { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/STEP/step.bdf" { { 160 368 432 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.275 ns) 3.717 ns REG1:inst\|inst4 3 COMB LCCOMB_X9_Y13_N16 8 " "Info: 3: + IC(0.856 ns) + CELL(0.275 ns) = 3.717 ns; Loc. = LCCOMB_X9_Y13_N16; Fanout = 8; COMB Node = 'REG1:inst\|inst4'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.131 ns" { step:inst6|inst1 REG1:inst|inst4 } "NODE_NAME" } } { "REG/REG1.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/REG1.bdf" { { 56 704 768 104 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.537 ns) 4.685 ns REG1:inst\|DFF_8:inst\|Q1\[5\] 4 REG LCFF_X9_Y12_N23 3 " "Info: 4: + IC(0.431 ns) + CELL(0.537 ns) = 4.685 ns; Loc. = LCFF_X9_Y12_N23; Fanout = 3; REG Node = 'REG1:inst\|DFF_8:inst\|Q1\[5\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.968 ns" { REG1:inst|inst4 REG1:inst|DFF_8:inst|Q1[5] } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.429 ns ( 51.85 % ) " "Info: Total cell delay = 2.429 ns ( 51.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.256 ns ( 48.15 % ) " "Info: Total interconnect delay = 2.256 ns ( 48.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.685 ns" { CLK step:inst6|inst1 REG1:inst|inst4 REG1:inst|DFF_8:inst|Q1[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.685 ns" { CLK {} CLK~combout {} step:inst6|inst1 {} REG1:inst|inst4 {} REG1:inst|DFF_8:inst|Q1[5] {} } { 0.000ns 0.000ns 0.969ns 0.856ns 0.431ns } { 0.000ns 0.830ns 0.787ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.253 ns" { CLK step:inst6|inst CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] ALU:inst1|inst3 ALU:inst1|inst3~clkctrl ALU:inst1|DFF_8:inst1|Q1[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.253 ns" { CLK {} CLK~combout {} step:inst6|inst {} CTL:inst5|SM:inst|state.s1 {} CTL:inst5|inst3 {} CTL:inst5|DFF_8:inst1|Q1[2] {} ALU:inst1|inst3 {} ALU:inst1|inst3~clkctrl {} ALU:inst1|DFF_8:inst1|Q1[5] {} } { 0.000ns 0.000ns 0.969ns 0.316ns 0.812ns 0.438ns 1.049ns 1.789ns 0.727ns } { 0.000ns 0.830ns 0.787ns 0.787ns 0.150ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.685 ns" { CLK step:inst6|inst1 REG1:inst|inst4 REG1:inst|DFF_8:inst|Q1[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.685 ns" { CLK {} CLK~combout {} step:inst6|inst1 {} REG1:inst|inst4 {} REG1:inst|DFF_8:inst|Q1[5] {} } { 0.000ns 0.000ns 0.969ns 0.856ns 0.431ns } { 0.000ns 0.830ns 0.787ns 0.275ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.822 ns - Shortest register register " "Info: - Shortest register to register delay is 0.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG1:inst\|DFF_8:inst\|Q1\[5\] 1 REG LCFF_X9_Y12_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N23; Fanout = 3; REG Node = 'REG1:inst\|DFF_8:inst\|Q1\[5\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG1:inst|DFF_8:inst|Q1[5] } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 0.738 ns ALU:inst1\|DFF_8:inst1\|Q1\[5\]~2 2 COMB LCCOMB_X9_Y12_N28 1 " "Info: 2: + IC(0.318 ns) + CELL(0.420 ns) = 0.738 ns; Loc. = LCCOMB_X9_Y12_N28; Fanout = 1; COMB Node = 'ALU:inst1\|DFF_8:inst1\|Q1\[5\]~2'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.738 ns" { REG1:inst|DFF_8:inst|Q1[5] ALU:inst1|DFF_8:inst1|Q1[5]~2 } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.822 ns ALU:inst1\|DFF_8:inst1\|Q1\[5\] 3 REG LCFF_X9_Y12_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.822 ns; Loc. = LCFF_X9_Y12_N29; Fanout = 2; REG Node = 'ALU:inst1\|DFF_8:inst1\|Q1\[5\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { ALU:inst1|DFF_8:inst1|Q1[5]~2 ALU:inst1|DFF_8:inst1|Q1[5] } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.504 ns ( 61.31 % ) " "Info: Total cell delay = 0.504 ns ( 61.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.318 ns ( 38.69 % ) " "Info: Total interconnect delay = 0.318 ns ( 38.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.822 ns" { REG1:inst|DFF_8:inst|Q1[5] ALU:inst1|DFF_8:inst1|Q1[5]~2 ALU:inst1|DFF_8:inst1|Q1[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.822 ns" { REG1:inst|DFF_8:inst|Q1[5] {} ALU:inst1|DFF_8:inst1|Q1[5]~2 {} ALU:inst1|DFF_8:inst1|Q1[5] {} } { 0.000ns 0.318ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.253 ns" { CLK step:inst6|inst CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] ALU:inst1|inst3 ALU:inst1|inst3~clkctrl ALU:inst1|DFF_8:inst1|Q1[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.253 ns" { CLK {} CLK~combout {} step:inst6|inst {} CTL:inst5|SM:inst|state.s1 {} CTL:inst5|inst3 {} CTL:inst5|DFF_8:inst1|Q1[2] {} ALU:inst1|inst3 {} ALU:inst1|inst3~clkctrl {} ALU:inst1|DFF_8:inst1|Q1[5] {} } { 0.000ns 0.000ns 0.969ns 0.316ns 0.812ns 0.438ns 1.049ns 1.789ns 0.727ns } { 0.000ns 0.830ns 0.787ns 0.787ns 0.150ns 0.787ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.685 ns" { CLK step:inst6|inst1 REG1:inst|inst4 REG1:inst|DFF_8:inst|Q1[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.685 ns" { CLK {} CLK~combout {} step:inst6|inst1 {} REG1:inst|inst4 {} REG1:inst|DFF_8:inst|Q1[5] {} } { 0.000ns 0.000ns 0.969ns 0.856ns 0.431ns } { 0.000ns 0.830ns 0.787ns 0.275ns 0.537ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.822 ns" { REG1:inst|DFF_8:inst|Q1[5] ALU:inst1|DFF_8:inst1|Q1[5]~2 ALU:inst1|DFF_8:inst1|Q1[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.822 ns" { REG1:inst|DFF_8:inst|Q1[5] {} ALU:inst1|DFF_8:inst1|Q1[5]~2 {} ALU:inst1|DFF_8:inst1|Q1[5] {} } { 0.000ns 0.318ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg0 INPUT\[0\] CLK 3.350 ns memory " "Info: tsu for memory \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg0\" (data pin = \"INPUT\[0\]\", clock pin = \"CLK\") is 3.350 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.392 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns INPUT\[0\] 1 PIN PIN_E14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_E14; Fanout = 1; PIN Node = 'INPUT\[0\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT[0] } "NODE_NAME" } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 104 -248 -80 120 "INPUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.447 ns) + CELL(0.393 ns) 6.662 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~48 2 COMB LCCOMB_X9_Y13_N20 2 " "Info: 2: + IC(5.447 ns) + CELL(0.393 ns) = 6.662 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 2; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~48'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.840 ns" { INPUT[0] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 7.198 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~49 3 COMB LCCOMB_X9_Y13_N24 8 " "Info: 3: + IC(0.265 ns) + CELL(0.271 ns) = 7.198 ns; Loc. = LCCOMB_X9_Y13_N24; Fanout = 8; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~49'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.536 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~49 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.106 ns) 8.392 ns RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X11_Y11 1 " "Info: 4: + IC(1.088 ns) + CELL(0.106 ns) = 8.392 ns; Loc. = M4K_X11_Y11; Fanout = 1; MEM Node = 'RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.194 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~49 RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_q1d1.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/altsyncram_q1d1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.592 ns ( 18.97 % ) " "Info: Total cell delay = 1.592 ns ( 18.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 81.03 % ) " "Info: Total interconnect delay = 6.800 ns ( 81.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.392 ns" { INPUT[0] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~49 RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.392 ns" { INPUT[0] {} INPUT[0]~combout {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48 {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~49 {} RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.447ns 0.265ns 1.088ns } { 0.000ns 0.822ns 0.393ns 0.271ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_q1d1.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/altsyncram_q1d1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.077 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 5.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_A6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 208 -248 -80 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.787 ns) 2.586 ns step:inst6\|inst 2 REG LCFF_X8_Y10_N15 33 " "Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N15; Fanout = 33; REG Node = 'step:inst6\|inst'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.756 ns" { CLK step:inst6|inst } "NODE_NAME" } } { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/STEP/step.bdf" { { 160 248 312 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(0.660 ns) 5.077 ns RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X11_Y11 1 " "Info: 3: + IC(1.831 ns) + CELL(0.660 ns) = 5.077 ns; Loc. = M4K_X11_Y11; Fanout = 1; MEM Node = 'RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.491 ns" { step:inst6|inst RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_q1d1.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/altsyncram_q1d1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.277 ns ( 44.85 % ) " "Info: Total cell delay = 2.277 ns ( 44.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 55.15 % ) " "Info: Total interconnect delay = 2.800 ns ( 55.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.077 ns" { CLK step:inst6|inst RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.077 ns" { CLK {} CLK~combout {} step:inst6|inst {} RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.969ns 1.831ns } { 0.000ns 0.830ns 0.787ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.392 ns" { INPUT[0] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~49 RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.392 ns" { INPUT[0] {} INPUT[0]~combout {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48 {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~49 {} RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.447ns 0.265ns 1.088ns } { 0.000ns 0.822ns 0.393ns 0.271ns 0.106ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.077 ns" { CLK step:inst6|inst RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.077 ns" { CLK {} CLK~combout {} step:inst6|inst {} RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.969ns 1.831ns } { 0.000ns 0.830ns 0.787ns 0.660ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK BUS\[2\] REG1:inst\|DFF_8:inst\|Q1\[2\] 16.499 ns register " "Info: tco from clock \"CLK\" to destination pin \"BUS\[2\]\" through register \"REG1:inst\|DFF_8:inst\|Q1\[2\]\" is 16.499 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.514 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_A6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 208 -248 -80 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.787 ns) 2.586 ns step:inst6\|inst 2 REG LCFF_X8_Y10_N15 33 " "Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N15; Fanout = 33; REG Node = 'step:inst6\|inst'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.756 ns" { CLK step:inst6|inst } "NODE_NAME" } } { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/STEP/step.bdf" { { 160 248 312 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.787 ns) 3.689 ns CTL:inst5\|SM:inst\|state.s1 3 REG LCFF_X8_Y10_N9 15 " "Info: 3: + IC(0.316 ns) + CELL(0.787 ns) = 3.689 ns; Loc. = LCFF_X8_Y10_N9; Fanout = 15; REG Node = 'CTL:inst5\|SM:inst\|state.s1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.103 ns" { step:inst6|inst CTL:inst5|SM:inst|state.s1 } "NODE_NAME" } } { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.150 ns) 4.651 ns CTL:inst5\|inst3 4 COMB LCCOMB_X9_Y13_N2 8 " "Info: 4: + IC(0.812 ns) + CELL(0.150 ns) = 4.651 ns; Loc. = LCCOMB_X9_Y13_N2; Fanout = 8; COMB Node = 'CTL:inst5\|inst3'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.962 ns" { CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 } "NODE_NAME" } } { "CTL/CTL.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/CTL.bdf" { { 104 104 168 152 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.787 ns) 5.876 ns CTL:inst5\|DFF_8:inst1\|Q1\[2\] 5 REG LCFF_X10_Y13_N19 11 " "Info: 5: + IC(0.438 ns) + CELL(0.787 ns) = 5.876 ns; Loc. = LCFF_X10_Y13_N19; Fanout = 11; REG Node = 'CTL:inst5\|DFF_8:inst1\|Q1\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.225 ns" { CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.242 ns) 7.147 ns REG1:inst\|IN_SEL:inst3\|Equal1~0 6 COMB LCCOMB_X8_Y12_N20 9 " "Info: 6: + IC(1.029 ns) + CELL(0.242 ns) = 7.147 ns; Loc. = LCCOMB_X8_Y12_N20; Fanout = 9; COMB Node = 'REG1:inst\|IN_SEL:inst3\|Equal1~0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.271 ns" { CTL:inst5|DFF_8:inst1|Q1[2] REG1:inst|IN_SEL:inst3|Equal1~0 } "NODE_NAME" } } { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.389 ns) 8.249 ns REG1:inst\|inst4 7 COMB LCCOMB_X9_Y13_N16 8 " "Info: 7: + IC(0.713 ns) + CELL(0.389 ns) = 8.249 ns; Loc. = LCCOMB_X9_Y13_N16; Fanout = 8; COMB Node = 'REG1:inst\|inst4'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.102 ns" { REG1:inst|IN_SEL:inst3|Equal1~0 REG1:inst|inst4 } "NODE_NAME" } } { "REG/REG1.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/REG1.bdf" { { 56 704 768 104 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.537 ns) 9.514 ns REG1:inst\|DFF_8:inst\|Q1\[2\] 8 REG LCFF_X9_Y11_N13 3 " "Info: 8: + IC(0.728 ns) + CELL(0.537 ns) = 9.514 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 3; REG Node = 'REG1:inst\|DFF_8:inst\|Q1\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.265 ns" { REG1:inst|inst4 REG1:inst|DFF_8:inst|Q1[2] } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.509 ns ( 47.39 % ) " "Info: Total cell delay = 4.509 ns ( 47.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.005 ns ( 52.61 % ) " "Info: Total interconnect delay = 5.005 ns ( 52.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.514 ns" { CLK step:inst6|inst CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] REG1:inst|IN_SEL:inst3|Equal1~0 REG1:inst|inst4 REG1:inst|DFF_8:inst|Q1[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.514 ns" { CLK {} CLK~combout {} step:inst6|inst {} CTL:inst5|SM:inst|state.s1 {} CTL:inst5|inst3 {} CTL:inst5|DFF_8:inst1|Q1[2] {} REG1:inst|IN_SEL:inst3|Equal1~0 {} REG1:inst|inst4 {} REG1:inst|DFF_8:inst|Q1[2] {} } { 0.000ns 0.000ns 0.969ns 0.316ns 0.812ns 0.438ns 1.029ns 0.713ns 0.728ns } { 0.000ns 0.830ns 0.787ns 0.787ns 0.150ns 0.787ns 0.242ns 0.389ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.735 ns + Longest register pin " "Info: + Longest register to pin delay is 6.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG1:inst\|DFF_8:inst\|Q1\[2\] 1 REG LCFF_X9_Y11_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 3; REG Node = 'REG1:inst\|DFF_8:inst\|Q1\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG1:inst|DFF_8:inst|Q1[2] } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.150 ns) 0.923 ns REG1:inst\|lpm_bustri0:inst10\|lpm_bustri:lpm_bustri_component\|dout\[2\]~5 2 COMB LCCOMB_X10_Y13_N10 2 " "Info: 2: + IC(0.773 ns) + CELL(0.150 ns) = 0.923 ns; Loc. = LCCOMB_X10_Y13_N10; Fanout = 2; COMB Node = 'REG1:inst\|lpm_bustri0:inst10\|lpm_bustri:lpm_bustri_component\|dout\[2\]~5'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.923 ns" { REG1:inst|DFF_8:inst|Q1[2] REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~5 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.437 ns) 2.919 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[2\]~55 3 COMB LCCOMB_X9_Y11_N8 1 " "Info: 3: + IC(1.559 ns) + CELL(0.437 ns) = 2.919 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 1; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[2\]~55'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.996 ns" { REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~5 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~55 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(2.748 ns) 6.735 ns BUS\[2\] 4 PIN PIN_E6 0 " "Info: 4: + IC(1.068 ns) + CELL(2.748 ns) = 6.735 ns; Loc. = PIN_E6; Fanout = 0; PIN Node = 'BUS\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.816 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~55 BUS[2] } "NODE_NAME" } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 368 -248 -72 384 "BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.335 ns ( 49.52 % ) " "Info: Total cell delay = 3.335 ns ( 49.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 50.48 % ) " "Info: Total interconnect delay = 3.400 ns ( 50.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.735 ns" { REG1:inst|DFF_8:inst|Q1[2] REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~5 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~55 BUS[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.735 ns" { REG1:inst|DFF_8:inst|Q1[2] {} REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~5 {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~55 {} BUS[2] {} } { 0.000ns 0.773ns 1.559ns 1.068ns } { 0.000ns 0.150ns 0.437ns 2.748ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.514 ns" { CLK step:inst6|inst CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] REG1:inst|IN_SEL:inst3|Equal1~0 REG1:inst|inst4 REG1:inst|DFF_8:inst|Q1[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.514 ns" { CLK {} CLK~combout {} step:inst6|inst {} CTL:inst5|SM:inst|state.s1 {} CTL:inst5|inst3 {} CTL:inst5|DFF_8:inst1|Q1[2] {} REG1:inst|IN_SEL:inst3|Equal1~0 {} REG1:inst|inst4 {} REG1:inst|DFF_8:inst|Q1[2] {} } { 0.000ns 0.000ns 0.969ns 0.316ns 0.812ns 0.438ns 1.029ns 0.713ns 0.728ns } { 0.000ns 0.830ns 0.787ns 0.787ns 0.150ns 0.787ns 0.242ns 0.389ns 0.537ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.735 ns" { REG1:inst|DFF_8:inst|Q1[2] REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~5 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~55 BUS[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.735 ns" { REG1:inst|DFF_8:inst|Q1[2] {} REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~5 {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~55 {} BUS[2] {} } { 0.000ns 0.773ns 1.559ns 1.068ns } { 0.000ns 0.150ns 0.437ns 2.748ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "INPUT\[0\] BUS\[0\] 11.985 ns Longest " "Info: Longest tpd from source pin \"INPUT\[0\]\" to destination pin \"BUS\[0\]\" is 11.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns INPUT\[0\] 1 PIN PIN_E14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_E14; Fanout = 1; PIN Node = 'INPUT\[0\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT[0] } "NODE_NAME" } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 104 -248 -80 120 "INPUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.447 ns) + CELL(0.393 ns) 6.662 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~48 2 COMB LCCOMB_X9_Y13_N20 2 " "Info: 2: + IC(5.447 ns) + CELL(0.393 ns) = 6.662 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 2; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~48'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.840 ns" { INPUT[0] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.419 ns) 8.283 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~57 3 COMB LCCOMB_X9_Y13_N10 1 " "Info: 3: + IC(1.202 ns) + CELL(0.419 ns) = 8.283 ns; Loc. = LCCOMB_X9_Y13_N10; Fanout = 1; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~57'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.621 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~57 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(2.632 ns) 11.985 ns BUS\[0\] 4 PIN PIN_C2 0 " "Info: 4: + IC(1.070 ns) + CELL(2.632 ns) = 11.985 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'BUS\[0\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.702 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~57 BUS[0] } "NODE_NAME" } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 368 -248 -72 384 "BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.266 ns ( 35.59 % ) " "Info: Total cell delay = 4.266 ns ( 35.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.719 ns ( 64.41 % ) " "Info: Total interconnect delay = 7.719 ns ( 64.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.985 ns" { INPUT[0] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~57 BUS[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.985 ns" { INPUT[0] {} INPUT[0]~combout {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48 {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~57 {} BUS[0] {} } { 0.000ns 0.000ns 5.447ns 1.202ns 1.070ns } { 0.000ns 0.822ns 0.393ns 0.419ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG1:inst\|IN_SEL:inst3\|D_R0\[5\] INPUT\[5\] CLK 5.983 ns register " "Info: th for register \"REG1:inst\|IN_SEL:inst3\|D_R0\[5\]\" (data pin = \"INPUT\[5\]\", clock pin = \"CLK\") is 5.983 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.830 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns CLK 1 CLK PIN_A6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 208 -248 -80 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.787 ns) 2.586 ns step:inst6\|inst 2 REG LCFF_X8_Y10_N15 33 " "Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N15; Fanout = 33; REG Node = 'step:inst6\|inst'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.756 ns" { CLK step:inst6|inst } "NODE_NAME" } } { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/STEP/step.bdf" { { 160 248 312 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.787 ns) 3.689 ns CTL:inst5\|SM:inst\|state.s1 3 REG LCFF_X8_Y10_N9 15 " "Info: 3: + IC(0.316 ns) + CELL(0.787 ns) = 3.689 ns; Loc. = LCFF_X8_Y10_N9; Fanout = 15; REG Node = 'CTL:inst5\|SM:inst\|state.s1'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.103 ns" { step:inst6|inst CTL:inst5|SM:inst|state.s1 } "NODE_NAME" } } { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.150 ns) 4.651 ns CTL:inst5\|inst3 4 COMB LCCOMB_X9_Y13_N2 8 " "Info: 4: + IC(0.812 ns) + CELL(0.150 ns) = 4.651 ns; Loc. = LCCOMB_X9_Y13_N2; Fanout = 8; COMB Node = 'CTL:inst5\|inst3'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.962 ns" { CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 } "NODE_NAME" } } { "CTL/CTL.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/CTL.bdf" { { 104 104 168 152 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.787 ns) 5.876 ns CTL:inst5\|DFF_8:inst1\|Q1\[2\] 5 REG LCFF_X10_Y13_N19 11 " "Info: 5: + IC(0.438 ns) + CELL(0.787 ns) = 5.876 ns; Loc. = LCFF_X10_Y13_N19; Fanout = 11; REG Node = 'CTL:inst5\|DFF_8:inst1\|Q1\[2\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.225 ns" { CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.275 ns) 6.901 ns REG1:inst\|IN_SEL:inst3\|Equal0~0 6 COMB LCCOMB_X8_Y13_N22 4 " "Info: 6: + IC(0.750 ns) + CELL(0.275 ns) = 6.901 ns; Loc. = LCCOMB_X8_Y13_N22; Fanout = 4; COMB Node = 'REG1:inst\|IN_SEL:inst3\|Equal0~0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.025 ns" { CTL:inst5|DFF_8:inst1|Q1[2] REG1:inst|IN_SEL:inst3|Equal0~0 } "NODE_NAME" } } { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.416 ns) 7.775 ns REG1:inst\|IN_SEL:inst3\|D_R0\[7\]~10 7 COMB LCCOMB_X9_Y13_N0 1 " "Info: 7: + IC(0.458 ns) + CELL(0.416 ns) = 7.775 ns; Loc. = LCCOMB_X9_Y13_N0; Fanout = 1; COMB Node = 'REG1:inst\|IN_SEL:inst3\|D_R0\[7\]~10'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.874 ns" { REG1:inst|IN_SEL:inst3|Equal0~0 REG1:inst|IN_SEL:inst3|D_R0[7]~10 } "NODE_NAME" } } { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.000 ns) 9.593 ns REG1:inst\|IN_SEL:inst3\|D_R0\[7\]~10clkctrl 8 COMB CLKCTRL_G4 8 " "Info: 8: + IC(1.818 ns) + CELL(0.000 ns) = 9.593 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'REG1:inst\|IN_SEL:inst3\|D_R0\[7\]~10clkctrl'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.818 ns" { REG1:inst|IN_SEL:inst3|D_R0[7]~10 REG1:inst|IN_SEL:inst3|D_R0[7]~10clkctrl } "NODE_NAME" } } { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.150 ns) 10.830 ns REG1:inst\|IN_SEL:inst3\|D_R0\[5\] 9 REG LCCOMB_X9_Y12_N6 1 " "Info: 9: + IC(1.087 ns) + CELL(0.150 ns) = 10.830 ns; Loc. = LCCOMB_X9_Y12_N6; Fanout = 1; REG Node = 'REG1:inst\|IN_SEL:inst3\|D_R0\[5\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.237 ns" { REG1:inst|IN_SEL:inst3|D_R0[7]~10clkctrl REG1:inst|IN_SEL:inst3|D_R0[5] } "NODE_NAME" } } { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.182 ns ( 38.61 % ) " "Info: Total cell delay = 4.182 ns ( 38.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.648 ns ( 61.39 % ) " "Info: Total interconnect delay = 6.648 ns ( 61.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.830 ns" { CLK step:inst6|inst CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] REG1:inst|IN_SEL:inst3|Equal0~0 REG1:inst|IN_SEL:inst3|D_R0[7]~10 REG1:inst|IN_SEL:inst3|D_R0[7]~10clkctrl REG1:inst|IN_SEL:inst3|D_R0[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.830 ns" { CLK {} CLK~combout {} step:inst6|inst {} CTL:inst5|SM:inst|state.s1 {} CTL:inst5|inst3 {} CTL:inst5|DFF_8:inst1|Q1[2] {} REG1:inst|IN_SEL:inst3|Equal0~0 {} REG1:inst|IN_SEL:inst3|D_R0[7]~10 {} REG1:inst|IN_SEL:inst3|D_R0[7]~10clkctrl {} REG1:inst|IN_SEL:inst3|D_R0[5] {} } { 0.000ns 0.000ns 0.969ns 0.316ns 0.812ns 0.438ns 0.750ns 0.458ns 1.818ns 1.087ns } { 0.000ns 0.830ns 0.787ns 0.787ns 0.150ns 0.787ns 0.275ns 0.416ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.847 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns INPUT\[5\] 1 PIN PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; PIN Node = 'INPUT\[5\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT[5] } "NODE_NAME" } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 104 -248 -80 120 "INPUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.413 ns) 3.033 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[5\]~33 2 COMB LCCOMB_X8_Y12_N12 2 " "Info: 2: + IC(1.641 ns) + CELL(0.413 ns) = 3.033 ns; Loc. = LCCOMB_X8_Y12_N12; Fanout = 2; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[5\]~33'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.054 ns" { INPUT[5] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~33 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 3.437 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[5\]~34 3 COMB LCCOMB_X8_Y12_N4 8 " "Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 3.437 ns; Loc. = LCCOMB_X8_Y12_N4; Fanout = 8; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[5\]~34'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~33 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.271 ns) 3.987 ns REG1:inst\|IN_SEL:inst3\|D_R0\[5\]~4 4 COMB LCCOMB_X8_Y12_N24 1 " "Info: 4: + IC(0.279 ns) + CELL(0.271 ns) = 3.987 ns; Loc. = LCCOMB_X8_Y12_N24; Fanout = 1; COMB Node = 'REG1:inst\|IN_SEL:inst3\|D_R0\[5\]~4'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.550 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34 REG1:inst|IN_SEL:inst3|D_R0[5]~4 } "NODE_NAME" } } { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.420 ns) 4.847 ns REG1:inst\|IN_SEL:inst3\|D_R0\[5\] 5 REG LCCOMB_X9_Y12_N6 1 " "Info: 5: + IC(0.440 ns) + CELL(0.420 ns) = 4.847 ns; Loc. = LCCOMB_X9_Y12_N6; Fanout = 1; REG Node = 'REG1:inst\|IN_SEL:inst3\|D_R0\[5\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.860 ns" { REG1:inst|IN_SEL:inst3|D_R0[5]~4 REG1:inst|IN_SEL:inst3|D_R0[5] } "NODE_NAME" } } { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.233 ns ( 46.07 % ) " "Info: Total cell delay = 2.233 ns ( 46.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.614 ns ( 53.93 % ) " "Info: Total interconnect delay = 2.614 ns ( 53.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.847 ns" { INPUT[5] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~33 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34 REG1:inst|IN_SEL:inst3|D_R0[5]~4 REG1:inst|IN_SEL:inst3|D_R0[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.847 ns" { INPUT[5] {} INPUT[5]~combout {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~33 {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34 {} REG1:inst|IN_SEL:inst3|D_R0[5]~4 {} REG1:inst|IN_SEL:inst3|D_R0[5] {} } { 0.000ns 0.000ns 1.641ns 0.254ns 0.279ns 0.440ns } { 0.000ns 0.979ns 0.413ns 0.150ns 0.271ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.830 ns" { CLK step:inst6|inst CTL:inst5|SM:inst|state.s1 CTL:inst5|inst3 CTL:inst5|DFF_8:inst1|Q1[2] REG1:inst|IN_SEL:inst3|Equal0~0 REG1:inst|IN_SEL:inst3|D_R0[7]~10 REG1:inst|IN_SEL:inst3|D_R0[7]~10clkctrl REG1:inst|IN_SEL:inst3|D_R0[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.830 ns" { CLK {} CLK~combout {} step:inst6|inst {} CTL:inst5|SM:inst|state.s1 {} CTL:inst5|inst3 {} CTL:inst5|DFF_8:inst1|Q1[2] {} REG1:inst|IN_SEL:inst3|Equal0~0 {} REG1:inst|IN_SEL:inst3|D_R0[7]~10 {} REG1:inst|IN_SEL:inst3|D_R0[7]~10clkctrl {} REG1:inst|IN_SEL:inst3|D_R0[5] {} } { 0.000ns 0.000ns 0.969ns 0.316ns 0.812ns 0.438ns 0.750ns 0.458ns 1.818ns 1.087ns } { 0.000ns 0.830ns 0.787ns 0.787ns 0.150ns 0.787ns 0.275ns 0.416ns 0.000ns 0.150ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.847 ns" { INPUT[5] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~33 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34 REG1:inst|IN_SEL:inst3|D_R0[5]~4 REG1:inst|IN_SEL:inst3|D_R0[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.847 ns" { INPUT[5] {} INPUT[5]~combout {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~33 {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34 {} REG1:inst|IN_SEL:inst3|D_R0[5]~4 {} REG1:inst|IN_SEL:inst3|D_R0[5] {} } { 0.000ns 0.000ns 1.641ns 0.254ns 0.279ns 0.440ns } { 0.000ns 0.979ns 0.413ns 0.150ns 0.271ns 0.420ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4364 " "Info: Peak virtual memory: 4364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 21:00:04 2024 " "Info: Processing ended: Wed Oct 23 21:00:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
