Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b86893a84ba04d889d0b1a52944f5094 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot D_latch_demo_behavior_tb_behav xil_defaultlib.D_latch_demo_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_latch_demo_behavior
Compiling module xil_defaultlib.D_latch_demo_behavior_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot D_latch_demo_behavior_tb_behav
