ISim log file
Running: C:\Users\aites\Documents\Github\16-Bit-RISC-Core-Procesor\16b_RISC_SCP\CPU_main\CPU_main\CPU_core_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/CPU_main/CPU_main/CPU_core_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
WARNING: File "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/CPU_main/CPU_main/cpu_main.v" Line 28.  For instance uut/pc/, width 6 of formal port target is not equal to width 1 of actual signal clk.
WARNING: File "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/CPU_main/CPU_main/cpu_main.v" Line 34.  For instance uut/pc/, width 1 of formal port rst is not equal to width 6 of actual signal pc_target.
WARNING: File "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/CPU_main/CPU_main/cpu_main.v" Line 75.  For instance uut/alu/, width 32 of formal port d_out is not equal to width 16 of actual signal alu_Out.
WARNING: File "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/CPU_main/CPU_main/cpu_main.v" Line 75.  For instance uut/dm/, width 6 of formal port mem_address is not equal to width 16 of actual signal alu_Out.
WARNING: File "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/CPU_main/CPU_main/cpu_main.v" Line 35.  For instance uut/mxpc/, width 16 of formal port ch1 is not equal to width 6 of actual signal pc_out.
WARNING: File "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/CPU_main/CPU_main/cpu_main.v" Line 34.  For instance uut/mxpc/, width 16 of formal port out is not equal to width 6 of actual signal pc_target.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 578705400 ns : File "C:/Users/aites/Documents/Github/16-Bit-RISC-Core-Procesor/16b_RISC_SCP/CPU_main/CPU_main/CPU_core_tb.v" Line 38
