

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Feb 21 03:47:15 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.273 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      226|      226| 1.130 us | 1.130 us |  222|  222| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                    |                                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                              Instance                              |                               Module                              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0        |gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s        |      221|      221| 1.105 us | 1.105 us |  221|  221|   none   |
        |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0   |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s   |        1|        1| 5.000 ns | 5.000 ns |    1|    1|   none   |
        |relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0        |relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s        |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0  |sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0   |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s   |        1|        1| 5.000 ns | 5.000 ns |    1|    1|   none   |
        +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       74|     -|
|FIFO                 |        0|      -|       80|      475|     -|
|Instance             |        9|    179|     2855|    20540|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      135|     -|
|Register             |        -|      -|       15|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        9|    179|     2950|    21224|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      5|    ~0   |        4|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      1|    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+
    |                              Instance                              |                               Module                              | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+
    |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0   |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s   |        0|     24|   245|    549|    0|
    |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0   |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s   |        0|      5|    39|    125|    0|
    |gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0        |gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s        |        8|    150|  2481|  19470|    0|
    |relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0        |relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s        |        0|      0|    87|    241|    0|
    |sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0  |sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s  |        1|      0|     3|    155|    0|
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                               |                                                                   |        9|    179|  2855|  20540|    0|
    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+---+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+---+----+-----+------+-----+---------+
    |layer2_out_0_V_U  |        0|  5|   0|    -|     2|   18|       36|
    |layer2_out_1_V_U  |        0|  5|   0|    -|     2|   18|       36|
    |layer2_out_2_V_U  |        0|  5|   0|    -|     2|   18|       36|
    |layer2_out_3_V_U  |        0|  5|   0|    -|     2|   18|       36|
    |layer2_out_4_V_U  |        0|  5|   0|    -|     2|   18|       36|
    |layer3_out_0_V_U  |        0|  5|   0|    -|     2|   18|       36|
    |layer3_out_1_V_U  |        0|  5|   0|    -|     2|   18|       36|
    |layer3_out_2_V_U  |        0|  5|   0|    -|     2|   18|       36|
    |layer3_out_3_V_U  |        0|  5|   0|    -|     2|   18|       36|
    |layer3_out_4_V_U  |        0|  5|   0|    -|     2|   18|       36|
    |layer4_out_0_V_U  |        0|  5|   0|    -|     2|   17|       34|
    |layer4_out_1_V_U  |        0|  5|   0|    -|     2|   17|       34|
    |layer4_out_2_V_U  |        0|  5|   0|    -|     2|   17|       34|
    |layer4_out_3_V_U  |        0|  5|   0|    -|     2|   17|       34|
    |layer4_out_4_V_U  |        0|  5|   0|    -|     2|   17|       34|
    |layer5_out_0_V_U  |        0|  5|   0|    -|     2|   18|       36|
    +------------------+---------+---+----+-----+------+-----+---------+
    |Total             |        0| 80|   0|    0|    32|  283|      566|
    +------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                                 Variable Name                                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_layer2_out_0_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_1_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_2_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_3_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_4_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer3_out_0_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer3_out_1_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer3_out_2_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer3_out_3_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer3_out_4_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_0_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_1_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_2_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_3_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_4_V                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                                        |    and   |      0|  0|   2|           1|           1|
    |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_start     |    and   |      0|  0|   2|           1|           1|
    |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_start     |    and   |      0|  0|   2|           1|           1|
    |gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_0_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_1_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_2_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_3_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_4_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer3_out_0_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer3_out_1_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer3_out_2_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer3_out_3_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer3_out_4_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_0_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_1_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_2_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_3_V                                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_4_V                                           |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                          |          |      0|  0|  74|          37|          37|
    +-------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_layer2_out_0_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_1_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_2_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_3_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_4_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer3_out_0_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer3_out_1_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer3_out_2_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer3_out_3_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer3_out_4_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_0_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_1_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_2_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_3_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_4_V  |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 135|         30|   15|         30|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_layer2_out_0_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_1_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_2_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_3_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_4_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer3_out_0_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer3_out_1_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer3_out_2_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer3_out_3_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer3_out_4_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_0_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_1_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_2_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_3_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_4_V  |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     | 15|   0|   15|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+------+------------+----------------+--------------+
|layer1_input_V         |  in |  2160|   ap_vld   | layer1_input_V |    pointer   |
|layer1_input_V_ap_vld  |  in |     1|   ap_vld   | layer1_input_V |    pointer   |
|layer6_out_0_V         | out |    18|   ap_vld   | layer6_out_0_V |    pointer   |
|layer6_out_0_V_ap_vld  | out |     1|   ap_vld   | layer6_out_0_V |    pointer   |
|ap_clk                 |  in |     1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |     1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |     1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |     1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |     1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |     1| ap_ctrl_hs |    myproject   | return value |
+-----------------------+-----+------+------------+----------------+--------------+

