/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [14:0] _02_;
  wire [25:0] _03_;
  wire [6:0] _04_;
  reg [10:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [23:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [24:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_52z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_84z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[3] | ~(in_data[43]);
  assign celloutsig_0_34z = celloutsig_0_32z[3] | ~(1'h1);
  assign celloutsig_0_40z = _00_ | ~(celloutsig_0_25z[3]);
  assign celloutsig_0_41z = celloutsig_0_5z[2] | ~(celloutsig_0_7z);
  assign celloutsig_0_52z = celloutsig_0_46z | ~(celloutsig_0_32z[2]);
  assign celloutsig_0_65z = celloutsig_0_52z | ~(celloutsig_0_47z);
  assign celloutsig_0_7z = celloutsig_0_5z[1] | ~(celloutsig_0_6z[1]);
  assign celloutsig_1_0z = in_data[151] | ~(in_data[189]);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_5z = celloutsig_1_3z[0] | ~(celloutsig_1_3z[0]);
  assign celloutsig_1_8z = celloutsig_1_7z[13] | ~(celloutsig_1_2z);
  assign celloutsig_1_18z = celloutsig_1_17z[2] | ~(celloutsig_1_2z);
  assign celloutsig_1_19z = celloutsig_1_18z | ~(celloutsig_1_1z[5]);
  assign celloutsig_0_14z = celloutsig_0_0z | ~(celloutsig_0_6z[3]);
  assign celloutsig_0_19z = celloutsig_0_15z[0] | ~(celloutsig_0_3z);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_0z);
  assign celloutsig_0_22z = celloutsig_0_19z | ~(celloutsig_0_10z);
  assign celloutsig_0_24z = celloutsig_0_23z | ~(in_data[7]);
  assign celloutsig_0_30z = celloutsig_0_25z[3] | ~(1'h1);
  assign celloutsig_0_3z = ~(in_data[50] ^ in_data[23]);
  assign celloutsig_0_33z = ~(celloutsig_0_1z ^ celloutsig_0_19z);
  assign celloutsig_0_35z = ~(celloutsig_0_33z ^ celloutsig_0_17z[6]);
  assign celloutsig_0_38z = ~(celloutsig_0_27z[3] ^ celloutsig_0_36z[2]);
  assign celloutsig_0_46z = ~(celloutsig_0_34z ^ celloutsig_0_16z);
  assign celloutsig_0_47z = ~(celloutsig_0_29z ^ celloutsig_0_41z);
  assign celloutsig_0_49z = ~(celloutsig_0_35z ^ celloutsig_0_40z);
  assign celloutsig_0_78z = ~(celloutsig_0_0z ^ celloutsig_0_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_4z[0] ^ celloutsig_1_1z[5]);
  assign celloutsig_0_10z = ~(in_data[94] ^ in_data[41]);
  assign celloutsig_0_1z = ~(in_data[14] ^ celloutsig_0_0z);
  assign celloutsig_0_12z = ~(celloutsig_0_1z ^ in_data[15]);
  assign celloutsig_0_16z = ~(celloutsig_0_12z ^ celloutsig_0_3z);
  assign celloutsig_0_18z = ~(in_data[73] ^ celloutsig_0_17z[5]);
  assign celloutsig_0_23z = ~(celloutsig_0_15z[8] ^ celloutsig_0_17z[0]);
  assign celloutsig_0_29z = ~(celloutsig_0_12z ^ celloutsig_0_0z);
  reg [3:0] _41_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _41_ <= 4'h0;
    else _41_ <= { celloutsig_0_38z, celloutsig_0_78z, celloutsig_0_65z, 1'h1 };
  assign out_data[35:32] = _41_;
  reg [6:0] _42_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _42_ <= 7'h00;
    else _42_ <= { in_data[29:24], celloutsig_0_7z };
  assign { _01_, _04_[5:0] } = _42_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 11'h000;
    else _05_ <= { celloutsig_0_5z[0], celloutsig_0_6z, celloutsig_0_1z };
  reg [7:0] _44_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _44_ <= 8'h00;
    else _44_ <= in_data[74:67];
  assign { _03_[7], _02_[14:11], _03_[2], _00_, _03_[0] } = _44_;
  assign celloutsig_0_32z = { _04_[5:4], celloutsig_0_12z, celloutsig_0_30z, 1'h1, celloutsig_0_5z } >>> { celloutsig_0_27z[5:3], celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_29z };
  assign celloutsig_0_36z = { celloutsig_0_18z, celloutsig_0_13z } >>> { celloutsig_0_13z[20:2], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_33z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } >>> { celloutsig_0_1z, 1'h1, celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_5z[0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z } >>> { in_data[58:52], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_84z = { celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_49z, celloutsig_0_16z } >>> { celloutsig_0_32z[4:3], celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[140:136], celloutsig_1_0z } >>> { in_data[190:186], celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_1z[5:2] >>> { in_data[99:98], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_3z[1:0], celloutsig_1_3z, celloutsig_1_0z } >>> { celloutsig_1_1z[3:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_1z[5], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z } >>> { in_data[131:124], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_7z[9], celloutsig_1_2z, celloutsig_1_6z } >>> { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_17z = { celloutsig_1_2z, celloutsig_1_0z, 1'h1, celloutsig_1_2z } >>> { celloutsig_1_11z[1:0], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_13z = { _05_[9:2], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_12z } >>> { in_data[28:21], celloutsig_0_12z, celloutsig_0_3z, _05_, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_15z = { _05_[1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_12z, in_data[94], celloutsig_0_12z, 1'h1, celloutsig_0_7z } >>> { in_data[26:22], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_17z = { in_data[28], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_10z, in_data[94], celloutsig_0_10z } >>> { in_data[35:31], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_25z = { in_data[75:72], celloutsig_0_0z, celloutsig_0_24z, in_data[94] } >>> { celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_25z[0], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z } >>> { celloutsig_0_5z[1:0], celloutsig_0_25z, 1'h1 };
  assign { _02_[10], _02_[8:0] } = { 1'h1, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_33z, in_data[94], celloutsig_0_1z, celloutsig_0_33z, celloutsig_0_40z, celloutsig_0_23z };
  assign { _03_[25:24], _03_[21:12], _03_[6:3], _03_[1] } = { celloutsig_0_38z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_1z, _02_[14:11], _00_ };
  assign _04_[6] = _01_;
  assign { out_data[128], out_data[96], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z };
endmodule
