#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: LAPTOP-HH0DB6L7
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Oct 14 21:22:26 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable SystemVerilog features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v(line number: 18)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number: 23)] Analyzing module full_handshake_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 20)] Analyzing module ifu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v(line number: 20)] Analyzing module exu_mem (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v(line number: 23)] Analyzing module exu_alu_datapath (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v(line number: 20)] Analyzing module exu_commit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 20)] Analyzing module ifu_idu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 20)] Analyzing module idu_exu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v(line number: 20)] Analyzing module gen_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 20)] Analyzing module gpr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Analyzing module vld_rdy (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 20)] Analyzing module jtag_top (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 55)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 22)] Analyzing module jtag_dm (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 60)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 61)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 62)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v(line number: 21)] Analyzing module idu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 20)] Analyzing module tinyriscv_core (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number: 23)] Analyzing module full_handshake_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 18)] Analyzing module gen_ticks_sync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v(line number: 22)] Analyzing module divider (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v(line number: 20)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 20)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v(line number: 20)] Analyzing module rst_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v(line number: 21)] Analyzing module pipe_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 18)] Analyzing module gen_pipe_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Analyzing module gen_rst_0_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 72)] Analyzing module gen_rst_1_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 98)] Analyzing module gen_rst_def_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Analyzing module gen_en_dff (library work)
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Analyzing module gen_en_dffnr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v(line number: 20)] Analyzing module exu_dispatch (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 20)] Analyzing module exu_muldiv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 21)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 18)] Analyzing module jtag_driver (library work)
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 42)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 43)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 44)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 46)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 47)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 49)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 50)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 51)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 67)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 68)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 69)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 75)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 78)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 79)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 80)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 88)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v
I: Found Verilog include file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v
W: Public-4030: File 'D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 21)] Analyzing module exu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram1 (library work)
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v(line number: 18)] Analyzing module ram1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram2 (library work)
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v(line number: 18)] Analyzing module ram2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v
I: Verilog-0002: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main} D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.689s wall, 0.016s user + 0.031s system = 0.047s CPU (2.8%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 48)] Elaborating instance pll1
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 243)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 118)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 121)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 122)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 123)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 124)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 125)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 126)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 127)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 128)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 129)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 130)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 134)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 135)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 136)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 137)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 138)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 139)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 140)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 141)] Net dyn_phase0[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 142)] Net dyn_phase1[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 143)] Net dyn_phase2[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 144)] Net dyn_phase3[12] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[0] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[1] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[2] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[3] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[4] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[5] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[6] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[7] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[8] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[9] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[10] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[11] in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/pll/pll.v(line number: 145)] Net dyn_phase4[12] in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 179)] Elaborating instance u_rst_ctrl
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v(line number: 20)] Elaborating module rst_ctrl
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/rst_ctrl.v(line number: 37)] Elaborating instance ext_rst_sync
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 18)] Elaborating module gen_ticks_sync
I: Module instance {tinyriscv_soc_top.u_rst_ctrl.ext_rst_sync} parameter value:
    DP = 32'b00000000000000000000000000000010
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 37)] Elaborating instance rst_0_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_rst_ctrl.ext_rst_sync.rst_0_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_buf.v(line number: 39)] Elaborating instance rst_0_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_rst_ctrl.ext_rst_sync.rst_0_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 192)] Elaborating instance u_tinyriscv_core
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 20)] Elaborating module tinyriscv_core
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 139)] Elaborating instance u_ifu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 20)] Elaborating module ifu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 83)] Elaborating instance pc_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_ifu.pc_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu.v(line number: 20)] Give an initial value for the no drive output pin inst_valid_o in graph of sdm module ifu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 160)] Elaborating instance u_pipe_ctrl
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/pipe_ctrl.v(line number: 21)] Elaborating module pipe_ctrl
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 174)] Elaborating instance u_gpr_reg
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 20)] Elaborating module gpr_reg
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/gpr_reg.v(line number: 50)] Elaborating instance rf_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_gpr_reg.rf_dff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 186)] Elaborating instance u_csr_reg
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 202)] Elaborating instance u_ifu_idu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 20)] Elaborating module ifu_idu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 40)] Elaborating instance inst_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_ifu_idu.inst_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/ifu_idu.v(line number: 45)] Elaborating instance inst_addr_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_ifu_idu.inst_addr_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 214)] Elaborating instance u_idu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v(line number: 21)] Elaborating module idu
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu.v(line number: 268)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 234)] Elaborating instance u_idu_exu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 20)] Elaborating module idu_exu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 52)] Elaborating instance info_bus_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.info_bus_ff} parameter value:
    DW = 32'b00000000000000000000000000010011
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 57)] Elaborating instance imm_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.imm_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 62)] Elaborating instance pc_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.pc_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 67)] Elaborating instance rs1_rdata_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rs1_rdata_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 72)] Elaborating instance rs2_rdata_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rs2_rdata_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 77)] Elaborating instance rd_waddr_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rd_waddr_ff} parameter value:
    DW = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 82)] Elaborating instance rd_we_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.rd_we_ff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/idu_exu.v(line number: 87)] Elaborating instance inst_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_idu_exu.inst_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 257)] Elaborating instance u_exu
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 21)] Elaborating module exu
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 143)] Elaborating instance u_exu_dispatch
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_dispatch.v(line number: 20)] Elaborating module exu_dispatch
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 231)] Elaborating instance u_exu_alu_datapath
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_alu_datapath.v(line number: 23)] Elaborating module exu_alu_datapath
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 283)] Elaborating instance u_exu_mem
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_mem.v(line number: 20)] Elaborating module exu_mem
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 315)] Elaborating instance u_exu_muldiv
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 20)] Elaborating module exu_muldiv
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 49)] Elaborating instance u_divider
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/divider.v(line number: 22)] Elaborating module divider
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 63)] Elaborating instance mul_op1_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_exu.u_exu_muldiv.mul_op1_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 65)] Elaborating instance mul_op2_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_exu.u_exu_muldiv.mul_op2_ff} parameter value:
    DW = 32'b00000000000000000000000000100000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_muldiv.v(line number: 69)] Elaborating instance mul_ready_ff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_exu.u_exu_muldiv.mul_ready_ff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu.v(line number: 335)] Elaborating instance u_exu_commit
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/exu_commit.v(line number: 20)] Elaborating module exu_commit
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/tinyriscv_core.v(line number: 297)] Elaborating instance u_clint
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 21)] Elaborating module clint
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 78)] Elaborating instance pc_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.pc_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 81)] Elaborating instance if_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.if_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 84)] Elaborating instance id_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.id_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/core/clint.v(line number: 87)] Elaborating instance ex_state_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Module instance {tinyriscv_soc_top.u_tinyriscv_core.u_clint.ex_state_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 225)] Elaborating instance u_rom
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Module instance {tinyriscv_soc_top.u_rom} parameter value:
    DP = 32'b00000000000000000000010000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 53)] Elaborating instance rom111
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v(line number: 18)] Elaborating module ram1
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/ram1.v(line number: 130)] Elaborating instance U_ipml_spram_ram1
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram1
I: Module instance {tinyriscv_soc_top.u_rom.rom111.U_ipml_spram_ram1} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001110
    c_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 278)] Case condition never applies
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 503)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[8] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[17] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[26] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 427)] Net DA_bus[35] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[8] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[17] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[26] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram1/rtl/ipml_spram_v1_5_ram1.v(line number: 428)] Net DB_bus[35] in ipml_spram_v1_5_ram1(original module ipml_spram_v1_5_ram1) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/rom.v(line number: 65)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.u_rom.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 45)] Elaborating instance vld_dff
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Module instance {tinyriscv_soc_top.u_rom.u_vld_rdy.vld_dff} parameter value:
    DW = 32'b00000000000000000000000000000001
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 242)] Elaborating instance u_ram
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Module instance {tinyriscv_soc_top.u_ram} parameter value:
    DP = 32'b00000000000000000001000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 54)] Elaborating instance ram222
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v(line number: 18)] Elaborating module ram2
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/ram2.v(line number: 130)] Elaborating instance U_ipml_spram_ram2
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram2
I: Module instance {tinyriscv_soc_top.u_ram.ram222.U_ipml_spram_ram2} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000001
    c_BE_WIDTH = 32'b00000000000000000000000000000100
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = TRANSPARENT_WRITE
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 278)] Case condition never applies
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 503)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[8] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[17] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[26] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 427)] Net DA_bus[35] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[8] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[17] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[26] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/ipcore/ram2/rtl/ipml_spram_v1_5_ram2.v(line number: 428)] Net DB_bus[35] in ipml_spram_v1_5_ram2(original module ipml_spram_v1_5_ram2) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/ram.v(line number: 65)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.u_ram.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 257)] Elaborating instance timer_0
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v(line number: 20)] Elaborating module timer
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/timer.v(line number: 159)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.timer_0.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 273)] Elaborating instance uart_0
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 20)] Elaborating module uart
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 459)] Elaborating instance spi1
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v(line number: 19)] Elaborating module spi
I: Module instance {tinyriscv_soc_top.uart_0.spi1} parameter value:
    SPI_CTRL = 8'b00100000
    SPI_DATA = 8'b00100100
    SPI_STATUS = 8'b00101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 487)] Elaborating instance spi2
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/spi.v(line number: 19)] Elaborating module spi
I: Module instance {tinyriscv_soc_top.uart_0.spi2} parameter value:
    SPI_CTRL = 8'b00110000
    SPI_DATA = 8'b00110100
    SPI_STATUS = 8'b00111000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/uart.v(line number: 713)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.uart_0.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 323)] Elaborating instance gpio_0
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v(line number: 18)] Elaborating module gpio
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/perips/gpio.v(line number: 145)] Elaborating instance u_vld_rdy
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Module instance {tinyriscv_soc_top.gpio_0.u_vld_rdy} parameter value:
    CUT_READY = 32'b00000000000000000000000000000000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 345)] Elaborating instance u_jtag_top
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 20)] Elaborating module jtag_top
I: Module instance {tinyriscv_soc_top.u_jtag_top} parameter value:
    DMI_ADDR_BITS = 32'b00000000000000000000000000000110
    DMI_DATA_BITS = 32'b00000000000000000000000000100000
    DMI_OP_BITS = 32'b00000000000000000000000000000010
    DM_RESP_BITS = 32'b00000000000000000000000000101000
    DTM_REQ_BITS = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 73)] Elaborating instance u_jtag_driver
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 18)] Elaborating module jtag_driver
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_driver} parameter value:
    DMI_ADDR_BITS = 32'b00000000000000000000000000000110
    DMI_DATA_BITS = 32'b00000000000000000000000000100000
    DMI_OP_BITS = 32'b00000000000000000000000000000010
    IDCODE_VERSION = 4'b0001
    IDCODE_PART_NUMBER = 16'b1110001000000000
    IDCODE_MANUFLD = 11'b10100110111
    DTM_VERSION = 4'b0001
    IR_BITS = 32'b00000000000000000000000000000101
    DM_RESP_BITS = 32'b00000000000000000000000000101000
    DTM_REQ_BITS = 32'b00000000000000000000000000101000
    SHIFT_REG_BITS = 32'b00000000000000000000000000101000
    TEST_LOGIC_RESET = 4'b0000
    RUN_TEST_IDLE = 4'b0001
    SELECT_DR = 4'b0010
    CAPTURE_DR = 4'b0011
    SHIFT_DR = 4'b0100
    EXIT1_DR = 4'b0101
    PAUSE_DR = 4'b0110
    EXIT2_DR = 4'b0111
    UPDATE_DR = 4'b1000
    SELECT_IR = 4'b1001
    CAPTURE_IR = 4'b1010
    SHIFT_IR = 4'b1011
    EXIT1_IR = 4'b1100
    PAUSE_IR = 4'b1101
    EXIT2_IR = 4'b1110
    UPDATE_IR = 4'b1111
    REG_BYPASS = 5'b11111
    REG_IDCODE = 5'b00001
    REG_DMI = 5'b10001
    REG_DTMCS = 5'b10000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 267)] Elaborating instance tx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_driver.tx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_driver.v(line number: 280)] Elaborating instance rx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_driver.rx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_top.v(line number: 91)] Elaborating instance u_jtag_dm
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 22)] Elaborating module jtag_dm
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_dm} parameter value:
    DMI_ADDR_BITS = 32'b00000000000000000000000000000110
    DMI_DATA_BITS = 32'b00000000000000000000000000100000
    DMI_OP_BITS = 32'b00000000000000000000000000000010
    DM_RESP_BITS = 32'b00000000000000000000000000101000
    DTM_REQ_BITS = 32'b00000000000000000000000000101000
    SHIFT_REG_BITS = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 358)] Elaborating instance tx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_dm.tx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 371)] Elaborating instance rx
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Module instance {tinyriscv_soc_top.u_jtag_top.u_jtag_dm.rx} parameter value:
    DW = 32'b00000000000000000000000000101000
I: Verilog-0004: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Elaborating instance u_rib
I: Verilog-0003: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Elaborating module rib
I: Module instance {tinyriscv_soc_top.u_rib} parameter value:
    MASTER_NUM = 32'b00000000000000000000000000000011
    SLAVE_NUM = 32'b00000000000000000000000000000101
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_req_rdy_o in graph of sdm module rib
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_rsp_vld_o in graph of sdm module rib
W: Verilog-2024: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_data_o in graph of sdm module rib
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 345)] Net jtag_reg_data_i connected to input port of module instance tinyriscv_soc_top.u_jtag_top has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_addr_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_data_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_sel_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_req_vld_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_rsp_rdy_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/top/tinyriscv_soc_top.v(line number: 374)] Net m3_we_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.211s wall, 0.172s user + 0.031s system = 0.203s CPU (96.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.115s wall, 0.109s user + 0.000s system = 0.109s CPU (95.3%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/source/debug/jtag_dm.v(line number: 135)] Feedback mux created for signal 'rx_data_r'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 1.431s wall, 0.781s user + 0.656s system = 1.438s CPU (100.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (81.0%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.110s wall, 0.109s user + 0.000s system = 0.109s CPU (99.6%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
I: FSM csr_state_fsm[4:0] inferred.
I: FSM jtag_state_fsm[3:0] inferred.
I: FSM state_fsm[2:0] inferred.
I: FSM state_fsm[2:0] inferred.
I: FSM state_fsm[1:0] inferred.
I: FSM state_fsm[3:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.139s wall, 0.047s user + 0.094s system = 0.141s CPU (101.5%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N135 (bmsWIDEMUX).
I: Constant propagation done on N41 (bmsWIDEMUX).
I: Constant propagation done on N81 (bmsWIDEMUX).
I: Constant propagation done on N121 (bmsWIDEMUX).
I: Constant propagation done on N161 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N30 (bmsWIDEMUX).
I: Constant propagation done on N40 (bmsWIDEMUX).
I: Constant propagation done on N31 (bmsWIDEMUX).
I: Constant propagation done on N43 (bmsWIDEMUX).
I: Constant propagation done on N45 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.358s wall, 0.344s user + 0.000s system = 0.344s CPU (96.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:7s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Sat Oct 14 21:22:32 2023
Action compile: Peak memory pool usage is 176 MB
