18:05:12 DEBUG : Logs will be stored at 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/IDE.log'.
18:05:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\temp_xsdb_launch_script.tcl
18:05:17 INFO  : Platform repository initialization has completed.
18:05:17 INFO  : Registering command handlers for Vitis TCF services
18:05:20 INFO  : XSCT server has started successfully.
18:05:20 INFO  : Successfully done setting XSCT server connection channel  
18:05:20 INFO  : plnx-install-location is set to ''
18:05:20 INFO  : Successfully done setting workspace for the tool. 
18:05:20 INFO  : Successfully done query RDI_DATADIR 
18:06:07 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:06:07 INFO  : Result from executing command 'getPlatforms': 
18:06:07 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:06:08 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:06:16 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:07:20 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:07:20 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
18:07:20 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:07:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:33 INFO  : 'jtag frequency' command is executed.
18:07:33 INFO  : Context for 'APU' is selected.
18:07:33 INFO  : System reset is completed.
18:07:36 INFO  : 'after 3000' command is executed.
18:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:07:39 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:07:39 INFO  : Context for 'APU' is selected.
18:07:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:07:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:39 INFO  : Context for 'APU' is selected.
18:07:39 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:07:39 INFO  : 'ps7_init' command is executed.
18:07:39 INFO  : 'ps7_post_config' command is executed.
18:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:40 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:40 INFO  : 'con' command is executed.
18:07:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:07:40 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:08:37 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:08:48 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:08:56 INFO  : Disconnected from the channel tcfchan#2.
18:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:08:57 INFO  : 'jtag frequency' command is executed.
18:08:57 INFO  : Context for 'APU' is selected.
18:08:58 INFO  : System reset is completed.
18:09:01 INFO  : 'after 3000' command is executed.
18:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:09:03 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:09:03 INFO  : Context for 'APU' is selected.
18:09:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:03 INFO  : Context for 'APU' is selected.
18:09:03 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:09:03 INFO  : 'ps7_init' command is executed.
18:09:03 INFO  : 'ps7_post_config' command is executed.
18:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:04 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:04 INFO  : 'con' command is executed.
18:09:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:04 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:25:39 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:27:22 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:27:43 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:27:54 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:28:08 INFO  : Disconnected from the channel tcfchan#3.
18:28:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:28:09 INFO  : 'jtag frequency' command is executed.
18:28:09 INFO  : Context for 'APU' is selected.
18:28:09 INFO  : System reset is completed.
18:28:12 INFO  : 'after 3000' command is executed.
18:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:28:14 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:28:14 INFO  : Context for 'APU' is selected.
18:28:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:28:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:14 INFO  : Context for 'APU' is selected.
18:28:14 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:28:15 INFO  : 'ps7_init' command is executed.
18:28:15 INFO  : 'ps7_post_config' command is executed.
18:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:15 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:15 INFO  : 'con' command is executed.
18:28:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:15 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:42:52 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:44:25 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:44:32 INFO  : Disconnected from the channel tcfchan#4.
18:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:44:33 INFO  : 'jtag frequency' command is executed.
18:44:33 INFO  : Context for 'APU' is selected.
18:44:33 INFO  : System reset is completed.
18:44:36 INFO  : 'after 3000' command is executed.
18:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:44:39 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:44:39 INFO  : Context for 'APU' is selected.
18:44:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:44:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:39 INFO  : Context for 'APU' is selected.
18:44:39 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:44:39 INFO  : 'ps7_init' command is executed.
18:44:39 INFO  : 'ps7_post_config' command is executed.
18:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:39 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:39 INFO  : 'con' command is executed.
18:44:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:44:39 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:46:48 INFO  : Disconnected from the channel tcfchan#5.
18:46:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:46:49 INFO  : 'jtag frequency' command is executed.
18:46:49 INFO  : Context for 'APU' is selected.
18:46:49 INFO  : System reset is completed.
18:46:52 INFO  : 'after 3000' command is executed.
18:46:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:46:55 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:46:55 INFO  : Context for 'APU' is selected.
18:46:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:46:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:55 INFO  : Context for 'APU' is selected.
18:46:55 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:46:55 INFO  : 'ps7_init' command is executed.
18:46:55 INFO  : 'ps7_post_config' command is executed.
18:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:56 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:56 INFO  : 'con' command is executed.
18:46:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:56 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:50:30 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:50:54 INFO  : Disconnected from the channel tcfchan#6.
18:50:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:51:04 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:51:09 INFO  : 'jtag frequency' command is executed.
18:51:09 INFO  : Context for 'APU' is selected.
18:51:09 INFO  : System reset is completed.
18:51:12 INFO  : 'after 3000' command is executed.
18:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:51:14 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:51:14 INFO  : Context for 'APU' is selected.
18:51:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:14 INFO  : Context for 'APU' is selected.
18:51:14 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:51:15 INFO  : 'ps7_init' command is executed.
18:51:15 INFO  : 'ps7_post_config' command is executed.
18:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:15 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:15 INFO  : 'con' command is executed.
18:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:51:15 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:53:59 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:54:29 INFO  : Disconnected from the channel tcfchan#7.
18:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:54:40 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:54:44 INFO  : 'jtag frequency' command is executed.
18:54:44 INFO  : Context for 'APU' is selected.
18:54:44 INFO  : System reset is completed.
18:54:48 INFO  : 'after 3000' command is executed.
18:54:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:54:50 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:54:50 INFO  : Context for 'APU' is selected.
18:54:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:54:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:50 INFO  : Context for 'APU' is selected.
18:54:50 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:54:50 INFO  : 'ps7_init' command is executed.
18:54:50 INFO  : 'ps7_post_config' command is executed.
18:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:51 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:51 INFO  : 'con' command is executed.
18:54:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:51 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:56:34 INFO  : Disconnected from the channel tcfchan#8.
18:56:38 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:57 INFO  : 'jtag frequency' command is executed.
18:56:57 INFO  : Context for 'APU' is selected.
18:56:57 INFO  : System reset is completed.
18:57:00 INFO  : 'after 3000' command is executed.
18:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:57:02 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:57:02 INFO  : Context for 'APU' is selected.
18:57:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:57:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:02 INFO  : Context for 'APU' is selected.
18:57:02 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:57:03 INFO  : 'ps7_init' command is executed.
18:57:03 INFO  : 'ps7_post_config' command is executed.
18:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:03 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:03 INFO  : 'con' command is executed.
18:57:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:57:03 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:01:15 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:01:25 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:01:31 INFO  : Disconnected from the channel tcfchan#9.
19:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:01:32 INFO  : 'jtag frequency' command is executed.
19:01:32 INFO  : Context for 'APU' is selected.
19:01:32 INFO  : System reset is completed.
19:01:35 INFO  : 'after 3000' command is executed.
19:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:01:38 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:01:38 INFO  : Context for 'APU' is selected.
19:01:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:01:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:38 INFO  : Context for 'APU' is selected.
19:01:38 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:01:38 INFO  : 'ps7_init' command is executed.
19:01:38 INFO  : 'ps7_post_config' command is executed.
19:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:38 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:39 INFO  : 'con' command is executed.
19:01:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:01:39 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:01:58 INFO  : Disconnected from the channel tcfchan#10.
19:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:02:02 INFO  : 'jtag frequency' command is executed.
19:02:02 INFO  : Context for 'APU' is selected.
19:02:02 INFO  : System reset is completed.
19:02:05 INFO  : 'after 3000' command is executed.
19:02:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:02:07 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:02:07 INFO  : Context for 'APU' is selected.
19:02:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:02:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:07 INFO  : Context for 'APU' is selected.
19:02:07 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:02:07 INFO  : 'ps7_init' command is executed.
19:02:07 INFO  : 'ps7_post_config' command is executed.
19:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:08 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:08 INFO  : 'con' command is executed.
19:02:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:02:08 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:02:33 INFO  : Disconnected from the channel tcfchan#11.
19:05:00 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:05:16 INFO  : 'jtag frequency' command is executed.
19:05:16 INFO  : Context for 'APU' is selected.
19:05:16 INFO  : System reset is completed.
19:05:20 INFO  : 'after 3000' command is executed.
19:05:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:05:22 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:05:22 INFO  : Context for 'APU' is selected.
19:05:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:05:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:22 INFO  : Context for 'APU' is selected.
19:05:22 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:05:22 INFO  : 'ps7_init' command is executed.
19:05:22 INFO  : 'ps7_post_config' command is executed.
19:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:23 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:23 INFO  : 'con' command is executed.
19:05:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:23 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:06:02 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:06:17 INFO  : Disconnected from the channel tcfchan#12.
19:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:06:20 INFO  : 'jtag frequency' command is executed.
19:06:20 INFO  : Context for 'APU' is selected.
19:06:20 INFO  : System reset is completed.
19:06:23 INFO  : 'after 3000' command is executed.
19:06:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:06:25 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:06:25 INFO  : Context for 'APU' is selected.
19:06:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:06:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:25 INFO  : Context for 'APU' is selected.
19:06:25 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:06:25 INFO  : 'ps7_init' command is executed.
19:06:25 INFO  : 'ps7_post_config' command is executed.
19:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:26 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:26 INFO  : 'con' command is executed.
19:06:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:26 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:07:49 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:07:53 INFO  : Disconnected from the channel tcfchan#13.
19:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:56 INFO  : 'jtag frequency' command is executed.
19:07:56 INFO  : Context for 'APU' is selected.
19:07:56 INFO  : System reset is completed.
19:07:59 INFO  : 'after 3000' command is executed.
19:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:08:02 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:08:02 INFO  : Context for 'APU' is selected.
19:08:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:08:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:02 INFO  : Context for 'APU' is selected.
19:08:02 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:08:02 INFO  : 'ps7_init' command is executed.
19:08:02 INFO  : 'ps7_post_config' command is executed.
19:08:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:03 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:03 INFO  : 'con' command is executed.
19:08:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:08:03 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:08:46 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:08:52 INFO  : Disconnected from the channel tcfchan#14.
19:08:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:55 INFO  : 'jtag frequency' command is executed.
19:08:55 INFO  : Context for 'APU' is selected.
19:08:55 INFO  : System reset is completed.
19:08:58 INFO  : 'after 3000' command is executed.
19:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:09:01 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:09:01 INFO  : Context for 'APU' is selected.
19:09:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:09:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:01 INFO  : Context for 'APU' is selected.
19:09:01 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:09:01 INFO  : 'ps7_init' command is executed.
19:09:01 INFO  : 'ps7_post_config' command is executed.
19:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:02 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:02 INFO  : 'con' command is executed.
19:09:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:02 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:10:55 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:11:10 INFO  : Disconnected from the channel tcfchan#15.
19:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:11:12 INFO  : 'jtag frequency' command is executed.
19:11:12 INFO  : Context for 'APU' is selected.
19:11:12 INFO  : System reset is completed.
19:11:15 INFO  : 'after 3000' command is executed.
19:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:11:18 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:11:18 INFO  : Context for 'APU' is selected.
19:11:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:11:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:18 INFO  : Context for 'APU' is selected.
19:11:18 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:11:18 INFO  : 'ps7_init' command is executed.
19:11:18 INFO  : 'ps7_post_config' command is executed.
19:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:18 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:19 INFO  : 'con' command is executed.
19:11:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:11:19 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:43:16 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:45:50 INFO  : Disconnected from the channel tcfchan#16.
19:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:46:04 INFO  : 'jtag frequency' command is executed.
19:46:04 INFO  : Context for 'APU' is selected.
19:46:04 INFO  : System reset is completed.
19:46:07 INFO  : 'after 3000' command is executed.
19:46:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:46:10 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:46:10 INFO  : Context for 'APU' is selected.
19:46:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:46:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:10 INFO  : Context for 'APU' is selected.
19:46:10 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:46:10 INFO  : 'ps7_init' command is executed.
19:46:10 INFO  : 'ps7_post_config' command is executed.
19:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:11 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:11 INFO  : 'con' command is executed.
19:46:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:46:11 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:47:29 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:47:35 INFO  : Disconnected from the channel tcfchan#17.
19:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:47:36 INFO  : 'jtag frequency' command is executed.
19:47:36 INFO  : Context for 'APU' is selected.
19:47:36 INFO  : System reset is completed.
19:47:39 INFO  : 'after 3000' command is executed.
19:47:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:47:41 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:47:41 INFO  : Context for 'APU' is selected.
19:47:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:47:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:41 INFO  : Context for 'APU' is selected.
19:47:41 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:47:42 INFO  : 'ps7_init' command is executed.
19:47:42 INFO  : 'ps7_post_config' command is executed.
19:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:42 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:42 INFO  : 'con' command is executed.
19:47:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:47:42 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:47:52 INFO  : Disconnected from the channel tcfchan#18.
19:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:47:57 INFO  : 'jtag frequency' command is executed.
19:47:57 INFO  : Context for 'APU' is selected.
19:47:57 INFO  : System reset is completed.
19:48:00 INFO  : 'after 3000' command is executed.
19:48:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:48:02 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:48:02 INFO  : Context for 'APU' is selected.
19:48:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:02 INFO  : Context for 'APU' is selected.
19:48:02 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:48:02 INFO  : 'ps7_init' command is executed.
19:48:02 INFO  : 'ps7_post_config' command is executed.
19:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:03 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:03 INFO  : 'con' command is executed.
19:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:03 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:49:15 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:49:21 INFO  : Disconnected from the channel tcfchan#19.
19:49:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:49:30 INFO  : 'jtag frequency' command is executed.
19:49:30 INFO  : Context for 'APU' is selected.
19:49:30 INFO  : System reset is completed.
19:49:33 INFO  : 'after 3000' command is executed.
19:49:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:49:36 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:49:36 INFO  : Context for 'APU' is selected.
19:49:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:49:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:36 INFO  : Context for 'APU' is selected.
19:49:36 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:49:36 INFO  : 'ps7_init' command is executed.
19:49:36 INFO  : 'ps7_post_config' command is executed.
19:49:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:37 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:37 INFO  : 'con' command is executed.
19:49:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:37 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
20:11:33 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
20:11:43 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
20:11:51 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
20:12:01 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
20:14:52 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
20:15:03 INFO  : Disconnected from the channel tcfchan#20.
10:29:49 DEBUG : Logs will be stored at 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/IDE.log'.
10:29:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\temp_xsdb_launch_script.tcl
10:29:55 INFO  : XSCT server has started successfully.
10:29:55 INFO  : Successfully done setting XSCT server connection channel  
10:29:55 INFO  : plnx-install-location is set to ''
10:29:55 INFO  : Successfully done setting workspace for the tool. 
10:29:57 INFO  : Registering command handlers for Vitis TCF services
10:29:57 INFO  : Platform repository initialization has completed.
10:30:00 INFO  : Successfully done query RDI_DATADIR 
11:07:54 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:08:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:09:13 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:09:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:09:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:10:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:10:32 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:13:31 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:13:35 INFO  : 'jtag frequency' command is executed.
11:13:35 INFO  : Context for 'APU' is selected.
11:13:35 INFO  : System reset is completed.
11:13:38 INFO  : 'after 3000' command is executed.
11:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:13:40 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:13:40 INFO  : Context for 'APU' is selected.
11:13:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:40 INFO  : Context for 'APU' is selected.
11:13:40 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:13:41 INFO  : 'ps7_init' command is executed.
11:13:41 INFO  : 'ps7_post_config' command is executed.
11:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:41 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:41 INFO  : 'con' command is executed.
11:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:13:41 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:14:14 INFO  : Disconnected from the channel tcfchan#1.
11:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:28 INFO  : 'jtag frequency' command is executed.
11:14:28 INFO  : Context for 'APU' is selected.
11:14:28 INFO  : System reset is completed.
11:14:31 INFO  : 'after 3000' command is executed.
11:14:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:14:34 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:14:34 INFO  : Context for 'APU' is selected.
11:14:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:14:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:36 INFO  : Context for 'APU' is selected.
11:14:36 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:14:36 INFO  : 'ps7_init' command is executed.
11:14:36 INFO  : 'ps7_post_config' command is executed.
11:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:37 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:37 INFO  : 'con' command is executed.
11:14:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:14:37 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:22:33 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:25:27 INFO  : Disconnected from the channel tcfchan#2.
11:25:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:25:38 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:25:48 INFO  : 'jtag frequency' command is executed.
11:25:48 INFO  : Context for 'APU' is selected.
11:25:48 INFO  : System reset is completed.
11:25:51 INFO  : 'after 3000' command is executed.
11:25:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:25:53 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:25:53 INFO  : Context for 'APU' is selected.
11:25:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:25:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:56 INFO  : Context for 'APU' is selected.
11:25:56 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:25:56 INFO  : 'ps7_init' command is executed.
11:25:56 INFO  : 'ps7_post_config' command is executed.
11:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:57 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:57 INFO  : 'con' command is executed.
11:25:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:25:57 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:27:21 INFO  : Disconnected from the channel tcfchan#3.
11:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:27:24 INFO  : 'jtag frequency' command is executed.
11:27:24 INFO  : Context for 'APU' is selected.
11:27:24 INFO  : System reset is completed.
11:27:27 INFO  : 'after 3000' command is executed.
11:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:27:29 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:27:29 INFO  : Context for 'APU' is selected.
11:27:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:27:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:32 INFO  : Context for 'APU' is selected.
11:27:32 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:27:32 INFO  : 'ps7_init' command is executed.
11:27:32 INFO  : 'ps7_post_config' command is executed.
11:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:33 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:33 INFO  : 'con' command is executed.
11:27:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:27:33 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:29:07 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:29:31 INFO  : Disconnected from the channel tcfchan#4.
11:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:29:34 INFO  : 'jtag frequency' command is executed.
11:29:34 INFO  : Context for 'APU' is selected.
11:29:34 INFO  : System reset is completed.
11:29:37 INFO  : 'after 3000' command is executed.
11:29:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:29:40 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:29:40 INFO  : Context for 'APU' is selected.
11:29:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:29:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:42 INFO  : Context for 'APU' is selected.
11:29:42 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:29:42 INFO  : 'ps7_init' command is executed.
11:29:42 INFO  : 'ps7_post_config' command is executed.
11:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:43 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:43 INFO  : 'con' command is executed.
11:29:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:43 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:30:29 INFO  : Disconnected from the channel tcfchan#5.
11:31:25 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:31:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:49 INFO  : 'jtag frequency' command is executed.
11:31:49 INFO  : Context for 'APU' is selected.
11:31:49 INFO  : System reset is completed.
11:31:52 INFO  : 'after 3000' command is executed.
11:31:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:31:54 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:31:54 INFO  : Context for 'APU' is selected.
11:31:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:31:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:54 INFO  : Context for 'APU' is selected.
11:31:54 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:31:55 INFO  : 'ps7_init' command is executed.
11:31:55 INFO  : 'ps7_post_config' command is executed.
11:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:55 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:55 INFO  : 'con' command is executed.
11:31:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:31:55 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:32:11 INFO  : Disconnected from the channel tcfchan#6.
11:32:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:32:15 INFO  : 'jtag frequency' command is executed.
11:32:15 INFO  : Context for 'APU' is selected.
11:32:15 INFO  : System reset is completed.
11:32:18 INFO  : 'after 3000' command is executed.
11:32:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:32:21 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:32:21 INFO  : Context for 'APU' is selected.
11:32:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:32:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:23 INFO  : Context for 'APU' is selected.
11:32:23 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:32:23 INFO  : 'ps7_init' command is executed.
11:32:23 INFO  : 'ps7_post_config' command is executed.
11:32:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:23 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:24 INFO  : 'con' command is executed.
11:32:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:32:24 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:32:39 INFO  : Disconnected from the channel tcfchan#7.
11:32:48 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:33:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:33:31 INFO  : 'jtag frequency' command is executed.
11:33:31 INFO  : Context for 'APU' is selected.
11:33:31 INFO  : System reset is completed.
11:33:34 INFO  : 'after 3000' command is executed.
11:33:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:33:36 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:33:36 INFO  : Context for 'APU' is selected.
11:33:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:33:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:37 INFO  : Context for 'APU' is selected.
11:33:37 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:33:37 INFO  : 'ps7_init' command is executed.
11:33:37 INFO  : 'ps7_post_config' command is executed.
11:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:37 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:37 INFO  : 'con' command is executed.
11:33:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:37 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:34:09 INFO  : Disconnected from the channel tcfchan#8.
11:34:40 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:35:06 INFO  : 'jtag frequency' command is executed.
11:35:06 INFO  : Context for 'APU' is selected.
11:35:06 INFO  : System reset is completed.
11:35:09 INFO  : 'after 3000' command is executed.
11:35:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:35:12 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:35:12 INFO  : Context for 'APU' is selected.
11:35:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:35:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:12 INFO  : Context for 'APU' is selected.
11:35:12 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:35:12 INFO  : 'ps7_init' command is executed.
11:35:12 INFO  : 'ps7_post_config' command is executed.
11:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:13 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:13 INFO  : 'con' command is executed.
11:35:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:35:13 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:35:37 INFO  : Disconnected from the channel tcfchan#9.
11:36:45 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:37:12 INFO  : 'jtag frequency' command is executed.
11:37:12 INFO  : Context for 'APU' is selected.
11:37:12 INFO  : System reset is completed.
11:37:15 INFO  : 'after 3000' command is executed.
11:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:37:17 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:37:17 INFO  : Context for 'APU' is selected.
11:37:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:37:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:17 INFO  : Context for 'APU' is selected.
11:37:17 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:37:18 INFO  : 'ps7_init' command is executed.
11:37:18 INFO  : 'ps7_post_config' command is executed.
11:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:18 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:18 INFO  : 'con' command is executed.
11:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:18 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:39:50 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:40:52 INFO  : Disconnected from the channel tcfchan#10.
11:40:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:40:53 INFO  : 'jtag frequency' command is executed.
11:40:53 INFO  : Context for 'APU' is selected.
11:40:53 INFO  : System reset is completed.
11:40:56 INFO  : 'after 3000' command is executed.
11:40:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:40:59 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:40:59 INFO  : Context for 'APU' is selected.
11:41:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:41:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:01 INFO  : Context for 'APU' is selected.
11:41:01 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:41:01 INFO  : 'ps7_init' command is executed.
11:41:01 INFO  : 'ps7_post_config' command is executed.
11:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:02 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:02 INFO  : 'con' command is executed.
11:41:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:02 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:41:13 INFO  : Disconnected from the channel tcfchan#11.
11:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:41:17 INFO  : 'jtag frequency' command is executed.
11:41:17 INFO  : Context for 'APU' is selected.
11:41:17 INFO  : System reset is completed.
11:41:20 INFO  : 'after 3000' command is executed.
11:41:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:41:22 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:41:22 INFO  : Context for 'APU' is selected.
11:41:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:41:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:25 INFO  : Context for 'APU' is selected.
11:41:25 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:41:25 INFO  : 'ps7_init' command is executed.
11:41:25 INFO  : 'ps7_post_config' command is executed.
11:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:25 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:25 INFO  : 'con' command is executed.
11:41:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:25 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:49:24 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:49:36 INFO  : Disconnected from the channel tcfchan#12.
11:49:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:49:39 INFO  : 'jtag frequency' command is executed.
11:49:39 INFO  : Context for 'APU' is selected.
11:49:39 INFO  : System reset is completed.
11:49:42 INFO  : 'after 3000' command is executed.
11:49:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:49:44 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:49:44 INFO  : Context for 'APU' is selected.
11:49:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:49:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:47 INFO  : Context for 'APU' is selected.
11:49:47 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:49:47 INFO  : 'ps7_init' command is executed.
11:49:47 INFO  : 'ps7_post_config' command is executed.
11:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:48 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:48 INFO  : 'con' command is executed.
11:49:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:48 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:50:49 INFO  : Disconnected from the channel tcfchan#13.
11:54:49 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:56:47 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:57:55 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:59:05 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:59:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:59:18 INFO  : 'jtag frequency' command is executed.
11:59:18 INFO  : Context for 'APU' is selected.
11:59:18 INFO  : System reset is completed.
11:59:21 INFO  : 'after 3000' command is executed.
11:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:59:23 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:59:23 INFO  : Context for 'APU' is selected.
11:59:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:59:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:23 INFO  : Context for 'APU' is selected.
11:59:23 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:59:24 INFO  : 'ps7_init' command is executed.
11:59:24 INFO  : 'ps7_post_config' command is executed.
11:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:24 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:24 INFO  : 'con' command is executed.
11:59:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:59:24 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:02:25 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:04:27 INFO  : Disconnected from the channel tcfchan#14.
12:04:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:04:30 INFO  : 'jtag frequency' command is executed.
12:04:30 INFO  : Context for 'APU' is selected.
12:04:30 INFO  : System reset is completed.
12:04:33 INFO  : 'after 3000' command is executed.
12:04:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:04:35 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:04:35 INFO  : Context for 'APU' is selected.
12:04:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:04:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:38 INFO  : Context for 'APU' is selected.
12:04:38 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:04:38 INFO  : 'ps7_init' command is executed.
12:04:38 INFO  : 'ps7_post_config' command is executed.
12:04:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:39 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:39 INFO  : 'con' command is executed.
12:04:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:04:39 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:09:54 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:11:41 INFO  : Disconnected from the channel tcfchan#15.
12:11:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:43 INFO  : 'jtag frequency' command is executed.
12:11:43 INFO  : Context for 'APU' is selected.
12:11:43 INFO  : System reset is completed.
12:11:46 INFO  : 'after 3000' command is executed.
12:11:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:11:49 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:11:49 INFO  : Context for 'APU' is selected.
12:11:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:11:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:51 INFO  : Context for 'APU' is selected.
12:11:51 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:11:51 INFO  : 'ps7_init' command is executed.
12:11:51 INFO  : 'ps7_post_config' command is executed.
12:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:51 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:52 INFO  : 'con' command is executed.
12:11:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:11:52 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:20:01 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:20:05 INFO  : Disconnected from the channel tcfchan#16.
12:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:20:08 INFO  : 'jtag frequency' command is executed.
12:20:08 INFO  : Context for 'APU' is selected.
12:20:08 INFO  : System reset is completed.
12:20:11 INFO  : 'after 3000' command is executed.
12:20:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:20:13 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:20:13 INFO  : Context for 'APU' is selected.
12:20:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:20:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:15 INFO  : Context for 'APU' is selected.
12:20:15 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:20:15 INFO  : 'ps7_init' command is executed.
12:20:15 INFO  : 'ps7_post_config' command is executed.
12:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:16 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:16 INFO  : 'con' command is executed.
12:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:20:16 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:21:10 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:21:21 INFO  : Disconnected from the channel tcfchan#17.
12:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:21:24 INFO  : 'jtag frequency' command is executed.
12:21:24 INFO  : Context for 'APU' is selected.
12:21:24 INFO  : System reset is completed.
12:21:27 INFO  : 'after 3000' command is executed.
12:21:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:21:29 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:21:29 INFO  : Context for 'APU' is selected.
12:21:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:21:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:32 INFO  : Context for 'APU' is selected.
12:21:32 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:21:32 INFO  : 'ps7_init' command is executed.
12:21:32 INFO  : 'ps7_post_config' command is executed.
12:21:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:32 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:32 INFO  : 'con' command is executed.
12:21:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:21:32 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:26:07 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:33:33 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:33:44 INFO  : Disconnected from the channel tcfchan#18.
12:33:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:34:03 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:34:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:34:35 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:35:28 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:35:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:36:05 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:36:32 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:37:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:38:23 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:39:50 INFO  : 'jtag frequency' command is executed.
12:39:50 INFO  : Context for 'APU' is selected.
12:39:50 INFO  : System reset is completed.
12:39:53 INFO  : 'after 3000' command is executed.
12:39:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:39:55 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:39:55 INFO  : Context for 'APU' is selected.
12:39:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:39:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:55 INFO  : Context for 'APU' is selected.
12:39:55 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:39:55 INFO  : 'ps7_init' command is executed.
12:39:55 INFO  : 'ps7_post_config' command is executed.
12:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:56 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:56 INFO  : 'con' command is executed.
12:39:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:39:56 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:40:18 INFO  : Disconnected from the channel tcfchan#19.
12:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:24 INFO  : 'jtag frequency' command is executed.
12:40:24 INFO  : Context for 'APU' is selected.
12:40:24 INFO  : System reset is completed.
12:40:27 INFO  : 'after 3000' command is executed.
12:40:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:40:29 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:40:29 INFO  : Context for 'APU' is selected.
12:40:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:40:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:31 INFO  : Context for 'APU' is selected.
12:40:31 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:40:31 INFO  : 'ps7_init' command is executed.
12:40:31 INFO  : 'ps7_post_config' command is executed.
12:40:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:32 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:32 INFO  : 'con' command is executed.
12:40:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:32 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:43:31 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:44:16 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:44:21 INFO  : Disconnected from the channel tcfchan#20.
12:44:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:26 INFO  : 'jtag frequency' command is executed.
12:44:26 INFO  : Context for 'APU' is selected.
12:44:26 INFO  : System reset is completed.
12:44:29 INFO  : 'after 3000' command is executed.
12:44:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:44:31 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:44:31 INFO  : Context for 'APU' is selected.
12:44:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:44:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:33 INFO  : Context for 'APU' is selected.
12:44:33 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:44:33 INFO  : 'ps7_init' command is executed.
12:44:33 INFO  : 'ps7_post_config' command is executed.
12:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:34 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:34 INFO  : 'con' command is executed.
12:44:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:44:34 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:44:43 INFO  : Disconnected from the channel tcfchan#21.
12:44:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:47 INFO  : 'jtag frequency' command is executed.
12:44:47 INFO  : Context for 'APU' is selected.
12:44:47 INFO  : System reset is completed.
12:44:50 INFO  : 'after 3000' command is executed.
12:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:44:52 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:44:52 INFO  : Context for 'APU' is selected.
12:44:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:44:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:54 INFO  : Context for 'APU' is selected.
12:44:54 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:44:55 INFO  : 'ps7_init' command is executed.
12:44:55 INFO  : 'ps7_post_config' command is executed.
12:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:55 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:55 INFO  : 'con' command is executed.
12:44:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:44:55 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:49:31 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:49:35 INFO  : Disconnected from the channel tcfchan#22.
12:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:49:40 INFO  : 'jtag frequency' command is executed.
12:49:40 INFO  : Context for 'APU' is selected.
12:49:40 INFO  : System reset is completed.
12:49:43 INFO  : 'after 3000' command is executed.
12:49:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:49:45 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:49:45 INFO  : Context for 'APU' is selected.
12:49:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:49:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:47 INFO  : Context for 'APU' is selected.
12:49:47 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:49:47 INFO  : 'ps7_init' command is executed.
12:49:47 INFO  : 'ps7_post_config' command is executed.
12:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:48 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:48 INFO  : 'con' command is executed.
12:49:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:49:48 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:53:38 INFO  : Disconnected from the channel tcfchan#23.
12:53:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:53:42 INFO  : 'jtag frequency' command is executed.
12:53:42 INFO  : Context for 'APU' is selected.
12:53:42 INFO  : System reset is completed.
12:53:45 INFO  : 'after 3000' command is executed.
12:53:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:53:47 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:53:48 INFO  : Context for 'APU' is selected.
12:53:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:53:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:50 INFO  : Context for 'APU' is selected.
12:53:50 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:53:50 INFO  : 'ps7_init' command is executed.
12:53:50 INFO  : 'ps7_post_config' command is executed.
12:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:50 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:50 INFO  : 'con' command is executed.
12:53:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:53:50 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:00:42 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:00:54 INFO  : Disconnected from the channel tcfchan#24.
13:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:00:58 INFO  : 'jtag frequency' command is executed.
13:00:58 INFO  : Context for 'APU' is selected.
13:00:58 INFO  : System reset is completed.
13:01:01 INFO  : 'after 3000' command is executed.
13:01:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:01:03 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:01:03 INFO  : Context for 'APU' is selected.
13:01:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:01:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:05 INFO  : Context for 'APU' is selected.
13:01:05 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:01:06 INFO  : 'ps7_init' command is executed.
13:01:06 INFO  : 'ps7_post_config' command is executed.
13:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:06 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:06 INFO  : 'con' command is executed.
13:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:01:06 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:02:46 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:02:49 INFO  : Disconnected from the channel tcfchan#25.
13:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:02:53 INFO  : 'jtag frequency' command is executed.
13:02:53 INFO  : Context for 'APU' is selected.
13:02:53 INFO  : System reset is completed.
13:02:56 INFO  : 'after 3000' command is executed.
13:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:02:58 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:02:58 INFO  : Context for 'APU' is selected.
13:03:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:03:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:01 INFO  : Context for 'APU' is selected.
13:03:01 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:03:01 INFO  : 'ps7_init' command is executed.
13:03:01 INFO  : 'ps7_post_config' command is executed.
13:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:02 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:02 INFO  : 'con' command is executed.
13:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:03:02 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:08:12 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:08:19 INFO  : Disconnected from the channel tcfchan#26.
13:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:08:35 INFO  : 'jtag frequency' command is executed.
13:08:35 INFO  : Context for 'APU' is selected.
13:08:35 INFO  : System reset is completed.
13:08:38 INFO  : 'after 3000' command is executed.
13:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:08:41 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:08:41 INFO  : Context for 'APU' is selected.
13:08:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:08:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:43 INFO  : Context for 'APU' is selected.
13:08:43 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:08:43 INFO  : 'ps7_init' command is executed.
13:08:43 INFO  : 'ps7_post_config' command is executed.
13:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:43 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:44 INFO  : 'con' command is executed.
13:08:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:08:44 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:12:32 INFO  : Disconnected from the channel tcfchan#27.
13:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:12:37 INFO  : 'jtag frequency' command is executed.
13:12:37 INFO  : Context for 'APU' is selected.
13:12:37 INFO  : System reset is completed.
13:12:40 INFO  : 'after 3000' command is executed.
13:12:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:12:43 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:12:43 INFO  : Context for 'APU' is selected.
13:12:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:45 INFO  : Context for 'APU' is selected.
13:12:45 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:12:45 INFO  : 'ps7_init' command is executed.
13:12:45 INFO  : 'ps7_post_config' command is executed.
13:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:46 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:46 INFO  : 'con' command is executed.
13:12:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:12:46 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:13:09 INFO  : Disconnected from the channel tcfchan#28.
13:13:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:13:12 INFO  : 'jtag frequency' command is executed.
13:13:12 INFO  : Context for 'APU' is selected.
13:13:12 INFO  : System reset is completed.
13:13:15 INFO  : 'after 3000' command is executed.
13:13:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:13:17 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:13:17 INFO  : Context for 'APU' is selected.
13:13:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:13:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:19 INFO  : Context for 'APU' is selected.
13:13:19 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:13:20 INFO  : 'ps7_init' command is executed.
13:13:20 INFO  : 'ps7_post_config' command is executed.
13:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:20 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:20 INFO  : 'con' command is executed.
13:13:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:13:20 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:13:37 INFO  : Disconnected from the channel tcfchan#29.
13:13:39 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:13:56 INFO  : 'jtag frequency' command is executed.
13:13:56 INFO  : Context for 'APU' is selected.
13:13:56 INFO  : System reset is completed.
13:13:59 INFO  : 'after 3000' command is executed.
13:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:14:01 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:14:01 INFO  : Context for 'APU' is selected.
13:14:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:14:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:01 INFO  : Context for 'APU' is selected.
13:14:01 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:14:02 INFO  : 'ps7_init' command is executed.
13:14:02 INFO  : 'ps7_post_config' command is executed.
13:14:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:02 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:02 INFO  : 'con' command is executed.
13:14:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:14:02 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:28:33 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:28:38 INFO  : Disconnected from the channel tcfchan#30.
13:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:28:42 INFO  : 'jtag frequency' command is executed.
13:28:42 INFO  : Context for 'APU' is selected.
13:28:42 INFO  : System reset is completed.
13:28:45 INFO  : 'after 3000' command is executed.
13:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:28:47 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:28:48 INFO  : Context for 'APU' is selected.
13:28:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:28:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:50 INFO  : Context for 'APU' is selected.
13:28:50 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:28:50 INFO  : 'ps7_init' command is executed.
13:28:50 INFO  : 'ps7_post_config' command is executed.
13:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:50 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:50 INFO  : 'con' command is executed.
13:28:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:50 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:30:15 INFO  : Disconnected from the channel tcfchan#31.
13:30:17 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:30:33 INFO  : 'jtag frequency' command is executed.
13:30:33 INFO  : Context for 'APU' is selected.
13:30:33 INFO  : System reset is completed.
13:30:36 INFO  : 'after 3000' command is executed.
13:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:30:38 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:30:39 INFO  : Context for 'APU' is selected.
13:30:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:30:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:39 INFO  : Context for 'APU' is selected.
13:30:39 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:30:39 INFO  : 'ps7_init' command is executed.
13:30:39 INFO  : 'ps7_post_config' command is executed.
13:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:39 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:40 INFO  : 'con' command is executed.
13:30:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:30:40 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:41:43 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:42:02 INFO  : Disconnected from the channel tcfchan#32.
13:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:42:05 INFO  : 'jtag frequency' command is executed.
13:42:05 INFO  : Context for 'APU' is selected.
13:42:05 INFO  : System reset is completed.
13:42:08 INFO  : 'after 3000' command is executed.
13:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:42:11 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:42:11 INFO  : Context for 'APU' is selected.
13:42:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:42:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:13 INFO  : Context for 'APU' is selected.
13:42:13 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:42:13 INFO  : 'ps7_init' command is executed.
13:42:13 INFO  : 'ps7_post_config' command is executed.
13:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:13 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:13 INFO  : 'con' command is executed.
13:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:13 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:42:24 INFO  : Disconnected from the channel tcfchan#33.
13:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:42:29 INFO  : 'jtag frequency' command is executed.
13:42:29 INFO  : Context for 'APU' is selected.
13:42:29 INFO  : System reset is completed.
13:42:32 INFO  : 'after 3000' command is executed.
13:42:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:42:34 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:42:34 INFO  : Context for 'APU' is selected.
13:42:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:36 INFO  : Context for 'APU' is selected.
13:42:36 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:42:37 INFO  : 'ps7_init' command is executed.
13:42:37 INFO  : 'ps7_post_config' command is executed.
13:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:37 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:37 INFO  : 'con' command is executed.
13:42:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:37 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:44:48 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:45:05 INFO  : Disconnected from the channel tcfchan#34.
13:45:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:45:06 INFO  : 'jtag frequency' command is executed.
13:45:06 INFO  : Context for 'APU' is selected.
13:45:06 INFO  : System reset is completed.
13:45:09 INFO  : 'after 3000' command is executed.
13:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:45:12 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:45:12 INFO  : Context for 'APU' is selected.
13:45:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:45:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:14 INFO  : Context for 'APU' is selected.
13:45:14 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:45:14 INFO  : 'ps7_init' command is executed.
13:45:14 INFO  : 'ps7_post_config' command is executed.
13:45:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:15 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:15 INFO  : 'con' command is executed.
13:45:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:45:15 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:47:07 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:47:22 INFO  : Disconnected from the channel tcfchan#35.
13:47:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:47:23 ERROR : port closed
13:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:47:23 ERROR : port closed
13:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:47:30 INFO  : 'jtag frequency' command is executed.
13:47:30 INFO  : Context for 'APU' is selected.
13:47:30 INFO  : System reset is completed.
13:47:33 INFO  : 'after 3000' command is executed.
13:47:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:47:35 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:47:35 INFO  : Context for 'APU' is selected.
13:47:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:37 INFO  : Context for 'APU' is selected.
13:47:37 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:47:38 INFO  : 'ps7_init' command is executed.
13:47:38 INFO  : 'ps7_post_config' command is executed.
13:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:38 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:38 INFO  : 'con' command is executed.
13:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:47:38 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:48:02 INFO  : Disconnected from the channel tcfchan#36.
13:48:06 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:48:19 INFO  : 'jtag frequency' command is executed.
13:48:20 INFO  : Context for 'APU' is selected.
13:48:20 INFO  : System reset is completed.
13:48:23 INFO  : 'after 3000' command is executed.
13:48:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:48:25 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:48:25 INFO  : Context for 'APU' is selected.
13:48:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:48:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:25 INFO  : Context for 'APU' is selected.
13:48:25 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:48:25 INFO  : 'ps7_init' command is executed.
13:48:25 INFO  : 'ps7_post_config' command is executed.
13:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:26 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:26 INFO  : 'con' command is executed.
13:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:48:26 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:28:42 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:28:46 INFO  : Disconnected from the channel tcfchan#37.
14:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:28:50 INFO  : 'jtag frequency' command is executed.
14:28:50 INFO  : Context for 'APU' is selected.
14:28:50 INFO  : System reset is completed.
14:28:53 INFO  : 'after 3000' command is executed.
14:28:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:28:56 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:28:56 INFO  : Context for 'APU' is selected.
14:28:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:28:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:58 INFO  : Context for 'APU' is selected.
14:28:58 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:28:58 INFO  : 'ps7_init' command is executed.
14:28:58 INFO  : 'ps7_post_config' command is executed.
14:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:59 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:59 INFO  : 'con' command is executed.
14:28:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:28:59 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:29:22 INFO  : Disconnected from the channel tcfchan#38.
14:30:37 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:30:47 INFO  : 'jtag frequency' command is executed.
14:30:47 INFO  : Context for 'APU' is selected.
14:30:47 INFO  : System reset is completed.
14:30:50 INFO  : 'after 3000' command is executed.
14:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:30:52 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:30:52 INFO  : Context for 'APU' is selected.
14:30:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:52 INFO  : Context for 'APU' is selected.
14:30:52 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:30:53 INFO  : 'ps7_init' command is executed.
14:30:53 INFO  : 'ps7_post_config' command is executed.
14:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:53 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:53 INFO  : 'con' command is executed.
14:30:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:30:53 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:31:25 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:33:04 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:33:08 INFO  : Disconnected from the channel tcfchan#39.
14:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:33:11 INFO  : 'jtag frequency' command is executed.
14:33:11 INFO  : Context for 'APU' is selected.
14:33:11 INFO  : System reset is completed.
14:33:14 INFO  : 'after 3000' command is executed.
14:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:33:16 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:33:16 INFO  : Context for 'APU' is selected.
14:33:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:19 INFO  : Context for 'APU' is selected.
14:33:19 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:33:19 INFO  : 'ps7_init' command is executed.
14:33:19 INFO  : 'ps7_post_config' command is executed.
14:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:19 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:19 INFO  : 'con' command is executed.
14:33:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:33:19 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:36:10 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:36:57 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:37:07 INFO  : Disconnected from the channel tcfchan#40.
14:37:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:13 INFO  : 'jtag frequency' command is executed.
14:37:13 INFO  : Context for 'APU' is selected.
14:37:13 INFO  : System reset is completed.
14:37:16 INFO  : 'after 3000' command is executed.
14:37:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:37:19 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:37:19 INFO  : Context for 'APU' is selected.
14:37:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:37:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:21 INFO  : Context for 'APU' is selected.
14:37:21 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:37:21 INFO  : 'ps7_init' command is executed.
14:37:21 INFO  : 'ps7_post_config' command is executed.
14:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:22 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:22 INFO  : 'con' command is executed.
14:37:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:37:22 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:38:44 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:38:49 INFO  : Disconnected from the channel tcfchan#41.
14:38:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:38:50 INFO  : 'jtag frequency' command is executed.
14:38:50 INFO  : Context for 'APU' is selected.
14:38:50 INFO  : System reset is completed.
14:38:53 INFO  : 'after 3000' command is executed.
14:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:38:56 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:38:56 INFO  : Context for 'APU' is selected.
14:38:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:38:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:58 INFO  : Context for 'APU' is selected.
14:38:58 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:38:58 INFO  : 'ps7_init' command is executed.
14:38:58 INFO  : 'ps7_post_config' command is executed.
14:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:58 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:58 INFO  : 'con' command is executed.
14:38:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:38:58 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:39:21 INFO  : Disconnected from the channel tcfchan#42.
14:39:47 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:39:56 INFO  : 'jtag frequency' command is executed.
14:39:56 INFO  : Context for 'APU' is selected.
14:39:56 INFO  : System reset is completed.
14:39:59 INFO  : 'after 3000' command is executed.
14:39:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:40:01 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:40:01 INFO  : Context for 'APU' is selected.
14:40:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:40:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:01 INFO  : Context for 'APU' is selected.
14:40:01 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:40:01 INFO  : 'ps7_init' command is executed.
14:40:01 INFO  : 'ps7_post_config' command is executed.
14:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:02 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:02 INFO  : 'con' command is executed.
14:40:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:02 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:40:29 INFO  : Disconnected from the channel tcfchan#43.
14:44:17 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:44:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:44:27 INFO  : 'jtag frequency' command is executed.
14:44:27 INFO  : Context for 'APU' is selected.
14:44:27 INFO  : System reset is completed.
14:44:30 INFO  : 'after 3000' command is executed.
14:44:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:44:32 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:44:32 INFO  : Context for 'APU' is selected.
14:44:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:44:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:32 INFO  : Context for 'APU' is selected.
14:44:32 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:44:32 INFO  : 'ps7_init' command is executed.
14:44:32 INFO  : 'ps7_post_config' command is executed.
14:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:33 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:33 INFO  : 'con' command is executed.
14:44:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:44:33 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:47:41 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:47:46 INFO  : Disconnected from the channel tcfchan#44.
14:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:47 INFO  : 'jtag frequency' command is executed.
14:47:47 INFO  : Context for 'APU' is selected.
14:47:47 INFO  : System reset is completed.
14:47:50 INFO  : 'after 3000' command is executed.
14:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:47:52 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:47:53 INFO  : Context for 'APU' is selected.
14:47:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:47:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:55 INFO  : Context for 'APU' is selected.
14:47:55 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:47:55 INFO  : 'ps7_init' command is executed.
14:47:55 INFO  : 'ps7_post_config' command is executed.
14:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:55 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:55 INFO  : 'con' command is executed.
14:47:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:55 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:48:48 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:48:56 INFO  : Disconnected from the channel tcfchan#45.
14:48:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:48:57 INFO  : 'jtag frequency' command is executed.
14:48:57 INFO  : Context for 'APU' is selected.
14:48:57 INFO  : System reset is completed.
14:49:00 INFO  : 'after 3000' command is executed.
14:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:49:03 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:49:03 INFO  : Context for 'APU' is selected.
14:49:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:49:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:05 INFO  : Context for 'APU' is selected.
14:49:05 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:49:05 INFO  : 'ps7_init' command is executed.
14:49:05 INFO  : 'ps7_post_config' command is executed.
14:49:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:06 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:06 INFO  : 'con' command is executed.
14:49:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:06 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:02:08 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:02:13 INFO  : Disconnected from the channel tcfchan#46.
15:02:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:02:14 ERROR : port closed
15:02:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:02:14 ERROR : port closed
15:02:50 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:06:39 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:06:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:06:57 INFO  : 'jtag frequency' command is executed.
15:06:57 INFO  : Context for 'APU' is selected.
15:06:57 INFO  : System reset is completed.
15:07:00 INFO  : 'after 3000' command is executed.
15:07:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:07:02 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:07:02 INFO  : Context for 'APU' is selected.
15:07:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:07:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:02 INFO  : Context for 'APU' is selected.
15:07:02 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:07:03 INFO  : 'ps7_init' command is executed.
15:07:03 INFO  : 'ps7_post_config' command is executed.
15:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:03 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:03 INFO  : 'con' command is executed.
15:07:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:07:03 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:07:33 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:07:36 INFO  : Disconnected from the channel tcfchan#47.
15:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:07:38 ERROR : port closed
15:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:07:38 ERROR : port closed
15:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:07:42 INFO  : 'jtag frequency' command is executed.
15:07:42 INFO  : Context for 'APU' is selected.
15:07:42 INFO  : System reset is completed.
15:07:45 INFO  : 'after 3000' command is executed.
15:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:07:47 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:07:47 INFO  : Context for 'APU' is selected.
15:07:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:07:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:49 INFO  : Context for 'APU' is selected.
15:07:49 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:07:50 INFO  : 'ps7_init' command is executed.
15:07:50 INFO  : 'ps7_post_config' command is executed.
15:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:50 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:50 INFO  : 'con' command is executed.
15:07:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:07:50 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:07:58 INFO  : Disconnected from the channel tcfchan#48.
15:08:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:08:01 INFO  : 'jtag frequency' command is executed.
15:08:01 INFO  : Context for 'APU' is selected.
15:08:01 INFO  : System reset is completed.
15:08:04 INFO  : 'after 3000' command is executed.
15:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:08:07 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:08:07 INFO  : Context for 'APU' is selected.
15:08:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:08:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:09 INFO  : Context for 'APU' is selected.
15:08:09 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:08:09 INFO  : 'ps7_init' command is executed.
15:08:09 INFO  : 'ps7_post_config' command is executed.
15:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:10 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:10 INFO  : 'con' command is executed.
15:08:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:08:10 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:08:18 INFO  : Disconnected from the channel tcfchan#49.
15:08:56 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:10:00 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:15:19 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:15:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:15:26 INFO  : 'jtag frequency' command is executed.
15:15:26 INFO  : Context for 'APU' is selected.
15:15:26 INFO  : System reset is completed.
15:15:29 INFO  : 'after 3000' command is executed.
15:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:15:32 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:15:32 INFO  : Context for 'APU' is selected.
15:15:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:32 INFO  : Context for 'APU' is selected.
15:15:32 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:15:32 INFO  : 'ps7_init' command is executed.
15:15:32 INFO  : 'ps7_post_config' command is executed.
15:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:33 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:33 INFO  : 'con' command is executed.
15:15:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:33 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:16:04 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:16:09 INFO  : Disconnected from the channel tcfchan#50.
15:16:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:16:12 INFO  : 'jtag frequency' command is executed.
15:16:12 INFO  : Context for 'APU' is selected.
15:16:12 INFO  : System reset is completed.
15:16:15 INFO  : 'after 3000' command is executed.
15:16:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:16:18 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:16:18 INFO  : Context for 'APU' is selected.
15:16:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:16:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:20 INFO  : Context for 'APU' is selected.
15:16:20 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:16:20 INFO  : 'ps7_init' command is executed.
15:16:20 INFO  : 'ps7_post_config' command is executed.
15:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:20 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:21 INFO  : 'con' command is executed.
15:16:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:16:21 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:31:45 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:31:55 INFO  : Disconnected from the channel tcfchan#51.
15:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:58 INFO  : 'jtag frequency' command is executed.
15:31:58 INFO  : Context for 'APU' is selected.
15:31:58 INFO  : System reset is completed.
15:32:01 INFO  : 'after 3000' command is executed.
15:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:32:04 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:32:04 INFO  : Context for 'APU' is selected.
15:32:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:32:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:06 INFO  : Context for 'APU' is selected.
15:32:06 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:32:06 INFO  : 'ps7_init' command is executed.
15:32:06 INFO  : 'ps7_post_config' command is executed.
15:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:06 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:07 INFO  : 'con' command is executed.
15:32:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:32:07 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:32:30 INFO  : Disconnected from the channel tcfchan#52.
15:42:22 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:31 INFO  : 'jtag frequency' command is executed.
15:42:31 INFO  : Context for 'APU' is selected.
15:42:31 INFO  : System reset is completed.
15:42:34 INFO  : 'after 3000' command is executed.
15:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:42:36 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:42:36 INFO  : Context for 'APU' is selected.
15:42:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:36 INFO  : Context for 'APU' is selected.
15:42:36 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:42:36 INFO  : 'ps7_init' command is executed.
15:42:36 INFO  : 'ps7_post_config' command is executed.
15:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:37 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:37 INFO  : 'con' command is executed.
15:42:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:42:37 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:42:58 INFO  : Disconnected from the channel tcfchan#53.
15:43:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:43:01 INFO  : 'jtag frequency' command is executed.
15:43:01 INFO  : Context for 'APU' is selected.
15:43:01 INFO  : System reset is completed.
15:43:04 INFO  : 'after 3000' command is executed.
15:43:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:43:06 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:43:06 INFO  : Context for 'APU' is selected.
15:43:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:09 INFO  : Context for 'APU' is selected.
15:43:09 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:43:09 INFO  : 'ps7_init' command is executed.
15:43:09 INFO  : 'ps7_post_config' command is executed.
15:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:09 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:09 INFO  : 'con' command is executed.
15:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:43:09 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:43:23 INFO  : Disconnected from the channel tcfchan#54.
15:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:43:29 INFO  : 'jtag frequency' command is executed.
15:43:29 INFO  : Context for 'APU' is selected.
15:43:29 INFO  : System reset is completed.
15:43:32 INFO  : 'after 3000' command is executed.
15:43:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:43:35 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:43:35 INFO  : Context for 'APU' is selected.
15:43:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:43:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:37 INFO  : Context for 'APU' is selected.
15:43:37 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:43:37 INFO  : 'ps7_init' command is executed.
15:43:37 INFO  : 'ps7_post_config' command is executed.
15:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:38 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:38 INFO  : 'con' command is executed.
15:43:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:43:38 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:44:34 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:44:41 INFO  : Disconnected from the channel tcfchan#55.
15:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:44:51 INFO  : 'jtag frequency' command is executed.
15:44:51 INFO  : Context for 'APU' is selected.
15:44:51 INFO  : System reset is completed.
15:44:54 INFO  : 'after 3000' command is executed.
15:44:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:44:57 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:44:57 INFO  : Context for 'APU' is selected.
15:44:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:44:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:59 INFO  : Context for 'APU' is selected.
15:44:59 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:45:00 INFO  : 'ps7_init' command is executed.
15:45:00 INFO  : 'ps7_post_config' command is executed.
15:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:00 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:00 INFO  : 'con' command is executed.
15:45:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:00 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:45:40 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:45:44 INFO  : Disconnected from the channel tcfchan#56.
15:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:45:47 INFO  : 'jtag frequency' command is executed.
15:45:47 INFO  : Context for 'APU' is selected.
15:45:47 INFO  : System reset is completed.
15:45:50 INFO  : 'after 3000' command is executed.
15:45:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:45:53 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:45:53 INFO  : Context for 'APU' is selected.
15:45:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:45:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:55 INFO  : Context for 'APU' is selected.
15:45:55 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:45:55 INFO  : 'ps7_init' command is executed.
15:45:55 INFO  : 'ps7_post_config' command is executed.
15:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:56 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:56 INFO  : 'con' command is executed.
15:45:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:56 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:57:53 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:58:03 INFO  : Disconnected from the channel tcfchan#57.
15:58:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:05 INFO  : 'jtag frequency' command is executed.
15:58:05 INFO  : Context for 'APU' is selected.
15:58:05 INFO  : System reset is completed.
15:58:08 INFO  : 'after 3000' command is executed.
15:58:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:58:11 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:58:11 INFO  : Context for 'APU' is selected.
15:58:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:13 INFO  : Context for 'APU' is selected.
15:58:13 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:58:13 INFO  : 'ps7_init' command is executed.
15:58:13 INFO  : 'ps7_post_config' command is executed.
15:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:14 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:14 INFO  : 'con' command is executed.
15:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:14 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:59:12 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:59:15 INFO  : Disconnected from the channel tcfchan#58.
15:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:20 INFO  : 'jtag frequency' command is executed.
15:59:20 INFO  : Context for 'APU' is selected.
15:59:20 INFO  : System reset is completed.
15:59:23 INFO  : 'after 3000' command is executed.
15:59:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:59:26 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:59:26 INFO  : Context for 'APU' is selected.
15:59:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:59:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:28 INFO  : Context for 'APU' is selected.
15:59:28 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:59:28 INFO  : 'ps7_init' command is executed.
15:59:28 INFO  : 'ps7_post_config' command is executed.
15:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:29 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:29 INFO  : 'con' command is executed.
15:59:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:59:29 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
16:03:59 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:04:07 INFO  : Disconnected from the channel tcfchan#59.
16:04:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:04:10 INFO  : 'jtag frequency' command is executed.
16:04:10 INFO  : Context for 'APU' is selected.
16:04:10 INFO  : System reset is completed.
16:04:13 INFO  : 'after 3000' command is executed.
16:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:04:16 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
16:04:16 INFO  : Context for 'APU' is selected.
16:04:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:04:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:18 INFO  : Context for 'APU' is selected.
16:04:18 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
16:04:18 INFO  : 'ps7_init' command is executed.
16:04:18 INFO  : 'ps7_post_config' command is executed.
16:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:19 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:19 INFO  : 'con' command is executed.
16:04:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:19 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
16:06:18 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:06:37 INFO  : Disconnected from the channel tcfchan#60.
16:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:42 INFO  : 'jtag frequency' command is executed.
16:06:42 INFO  : Context for 'APU' is selected.
16:06:42 INFO  : System reset is completed.
16:06:45 INFO  : 'after 3000' command is executed.
16:06:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:06:48 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
16:06:48 INFO  : Context for 'APU' is selected.
16:06:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:06:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:50 INFO  : Context for 'APU' is selected.
16:06:50 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
16:06:51 INFO  : 'ps7_init' command is executed.
16:06:51 INFO  : 'ps7_post_config' command is executed.
16:06:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:51 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:51 INFO  : 'con' command is executed.
16:06:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:06:51 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
16:08:44 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:08:51 INFO  : Disconnected from the channel tcfchan#61.
16:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:08:55 INFO  : 'jtag frequency' command is executed.
16:08:55 INFO  : Context for 'APU' is selected.
16:08:55 INFO  : System reset is completed.
16:08:58 INFO  : 'after 3000' command is executed.
16:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:09:00 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
16:09:00 INFO  : Context for 'APU' is selected.
16:09:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:09:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:02 INFO  : Context for 'APU' is selected.
16:09:02 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
16:09:03 INFO  : 'ps7_init' command is executed.
16:09:03 INFO  : 'ps7_post_config' command is executed.
16:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:03 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:03 INFO  : 'con' command is executed.
16:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:03 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
16:11:26 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:11:28 INFO  : Disconnected from the channel tcfchan#62.
16:11:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:11:31 INFO  : 'jtag frequency' command is executed.
16:11:31 INFO  : Context for 'APU' is selected.
16:11:31 INFO  : System reset is completed.
16:11:34 INFO  : 'after 3000' command is executed.
16:11:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:11:36 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
16:11:36 INFO  : Context for 'APU' is selected.
16:11:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:11:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:39 INFO  : Context for 'APU' is selected.
16:11:39 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
16:11:39 INFO  : 'ps7_init' command is executed.
16:11:39 INFO  : 'ps7_post_config' command is executed.
16:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:40 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:40 INFO  : 'con' command is executed.
16:11:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:40 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
16:13:21 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:13:30 INFO  : Disconnected from the channel tcfchan#63.
16:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:13:33 INFO  : 'jtag frequency' command is executed.
16:13:33 INFO  : Context for 'APU' is selected.
16:13:33 INFO  : System reset is completed.
16:13:36 INFO  : 'after 3000' command is executed.
16:13:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:13:38 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
16:13:38 INFO  : Context for 'APU' is selected.
16:13:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:41 INFO  : Context for 'APU' is selected.
16:13:41 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
16:13:41 INFO  : 'ps7_init' command is executed.
16:13:41 INFO  : 'ps7_post_config' command is executed.
16:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:41 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:41 INFO  : 'con' command is executed.
16:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:41 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
16:16:36 INFO  : Disconnected from the channel tcfchan#64.
16:16:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:16:39 INFO  : 'jtag frequency' command is executed.
16:16:39 INFO  : Context for 'APU' is selected.
16:16:39 INFO  : System reset is completed.
16:16:42 INFO  : 'after 3000' command is executed.
16:16:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:16:45 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
16:16:45 INFO  : Context for 'APU' is selected.
16:16:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:16:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:47 INFO  : Context for 'APU' is selected.
16:16:47 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
16:16:48 INFO  : 'ps7_init' command is executed.
16:16:48 INFO  : 'ps7_post_config' command is executed.
16:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:48 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:48 INFO  : 'con' command is executed.
16:16:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:48 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
16:17:16 INFO  : Disconnected from the channel tcfchan#65.
16:17:20 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:17:30 INFO  : 'jtag frequency' command is executed.
16:17:30 INFO  : Context for 'APU' is selected.
16:17:30 INFO  : System reset is completed.
16:17:33 INFO  : 'after 3000' command is executed.
16:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:17:36 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
16:17:36 INFO  : Context for 'APU' is selected.
16:17:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:17:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:36 INFO  : Context for 'APU' is selected.
16:17:36 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
16:17:36 INFO  : 'ps7_init' command is executed.
16:17:36 INFO  : 'ps7_post_config' command is executed.
16:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:37 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:37 INFO  : 'con' command is executed.
16:17:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:37 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
16:19:12 INFO  : Disconnected from the channel tcfchan#66.
16:19:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:19:26 INFO  : 'jtag frequency' command is executed.
16:19:26 INFO  : Context for 'APU' is selected.
16:19:26 INFO  : System reset is completed.
16:19:29 INFO  : 'after 3000' command is executed.
16:19:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:19:31 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
16:19:31 INFO  : Context for 'APU' is selected.
16:19:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:19:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:34 INFO  : Context for 'APU' is selected.
16:19:34 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
16:19:34 INFO  : 'ps7_init' command is executed.
16:19:34 INFO  : 'ps7_post_config' command is executed.
16:19:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:34 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:35 INFO  : 'con' command is executed.
16:19:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:35 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
16:35:06 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:35:20 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:36:24 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:36:41 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:43:49 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:44:00 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:45:46 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:46:05 INFO  : Disconnected from the channel tcfchan#67.
16:46:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:46:09 INFO  : 'jtag frequency' command is executed.
16:46:09 INFO  : Context for 'APU' is selected.
16:46:09 INFO  : System reset is completed.
16:46:12 INFO  : 'after 3000' command is executed.
16:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:46:14 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
16:46:14 INFO  : Context for 'APU' is selected.
16:46:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:46:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:17 INFO  : Context for 'APU' is selected.
16:46:17 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
16:46:17 INFO  : 'ps7_init' command is executed.
16:46:17 INFO  : 'ps7_post_config' command is executed.
16:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:18 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:18 INFO  : 'con' command is executed.
16:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:18 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
16:57:09 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:57:38 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:57:44 INFO  : Disconnected from the channel tcfchan#68.
16:57:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:57:54 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:58:04 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
16:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:58:32 INFO  : 'jtag frequency' command is executed.
16:58:32 INFO  : Context for 'APU' is selected.
16:58:32 INFO  : System reset is completed.
16:58:35 INFO  : 'after 3000' command is executed.
16:58:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:58:38 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
16:58:38 INFO  : Context for 'APU' is selected.
16:58:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:58:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:38 INFO  : Context for 'APU' is selected.
16:58:38 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
16:58:38 INFO  : 'ps7_init' command is executed.
16:58:38 INFO  : 'ps7_post_config' command is executed.
16:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:39 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:39 INFO  : 'con' command is executed.
16:58:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:39 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
17:06:25 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
17:06:29 INFO  : Disconnected from the channel tcfchan#69.
17:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:06:33 INFO  : 'jtag frequency' command is executed.
17:06:33 INFO  : Context for 'APU' is selected.
17:06:33 INFO  : System reset is completed.
17:06:36 INFO  : 'after 3000' command is executed.
17:06:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:06:38 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
17:06:38 INFO  : Context for 'APU' is selected.
17:06:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:06:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:41 INFO  : Context for 'APU' is selected.
17:06:41 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
17:06:41 INFO  : 'ps7_init' command is executed.
17:06:41 INFO  : 'ps7_post_config' command is executed.
17:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:42 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:42 INFO  : 'con' command is executed.
17:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:06:42 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
17:06:56 INFO  : Disconnected from the channel tcfchan#70.
17:06:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:00 INFO  : 'jtag frequency' command is executed.
17:07:00 INFO  : Context for 'APU' is selected.
17:07:00 INFO  : System reset is completed.
17:07:03 INFO  : 'after 3000' command is executed.
17:07:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:07:05 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
17:07:05 INFO  : Context for 'APU' is selected.
17:07:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:07:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:08 INFO  : Context for 'APU' is selected.
17:07:08 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
17:07:08 INFO  : 'ps7_init' command is executed.
17:07:08 INFO  : 'ps7_post_config' command is executed.
17:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:08 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:08 INFO  : 'con' command is executed.
17:07:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:08 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
17:09:12 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
17:09:29 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
17:09:41 INFO  : Disconnected from the channel tcfchan#71.
17:09:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:09:51 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:55 INFO  : 'jtag frequency' command is executed.
17:09:55 INFO  : Context for 'APU' is selected.
17:09:55 INFO  : System reset is completed.
17:09:58 INFO  : 'after 3000' command is executed.
17:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:10:01 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
17:10:01 INFO  : Context for 'APU' is selected.
17:10:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:03 INFO  : Context for 'APU' is selected.
17:10:03 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
17:10:04 INFO  : 'ps7_init' command is executed.
17:10:04 INFO  : 'ps7_post_config' command is executed.
17:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:04 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:04 INFO  : 'con' command is executed.
17:10:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:04 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
17:10:23 INFO  : Disconnected from the channel tcfchan#72.
17:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:10:26 INFO  : 'jtag frequency' command is executed.
17:10:26 INFO  : Context for 'APU' is selected.
17:10:26 INFO  : System reset is completed.
17:10:29 INFO  : 'after 3000' command is executed.
17:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:10:31 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
17:10:31 INFO  : Context for 'APU' is selected.
17:10:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:10:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:34 INFO  : Context for 'APU' is selected.
17:10:34 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
17:10:34 INFO  : 'ps7_init' command is executed.
17:10:34 INFO  : 'ps7_post_config' command is executed.
17:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:35 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:35 INFO  : 'con' command is executed.
17:10:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:35 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
17:10:53 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
17:10:57 INFO  : Disconnected from the channel tcfchan#73.
17:11:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:01 INFO  : 'jtag frequency' command is executed.
17:11:01 INFO  : Context for 'APU' is selected.
17:11:01 INFO  : System reset is completed.
17:11:04 INFO  : 'after 3000' command is executed.
17:11:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:11:06 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
17:11:06 INFO  : Context for 'APU' is selected.
17:11:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:09 INFO  : Context for 'APU' is selected.
17:11:09 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
17:11:09 INFO  : 'ps7_init' command is executed.
17:11:09 INFO  : 'ps7_post_config' command is executed.
17:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:09 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:10 INFO  : 'con' command is executed.
17:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:10 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
17:13:27 INFO  : Disconnected from the channel tcfchan#74.
17:13:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:13:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:45 INFO  : 'jtag frequency' command is executed.
17:13:45 INFO  : Context for 'APU' is selected.
17:13:45 INFO  : System reset is completed.
17:13:48 INFO  : 'after 3000' command is executed.
17:13:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:13:50 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
17:13:50 INFO  : Context for 'APU' is selected.
17:13:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:53 INFO  : Context for 'APU' is selected.
17:13:53 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
17:13:53 INFO  : 'ps7_init' command is executed.
17:13:53 INFO  : 'ps7_post_config' command is executed.
17:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:54 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:54 INFO  : 'con' command is executed.
17:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:13:54 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
17:14:11 INFO  : Disconnected from the channel tcfchan#75.
17:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:14 INFO  : 'jtag frequency' command is executed.
17:14:14 INFO  : Context for 'APU' is selected.
17:14:14 INFO  : System reset is completed.
17:14:17 INFO  : 'after 3000' command is executed.
17:14:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:14:20 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
17:14:20 INFO  : Context for 'APU' is selected.
17:14:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:14:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:23 INFO  : Context for 'APU' is selected.
17:14:23 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
17:14:23 INFO  : 'ps7_init' command is executed.
17:14:23 INFO  : 'ps7_post_config' command is executed.
17:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:23 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:24 INFO  : 'con' command is executed.
17:14:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:14:24 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
17:18:51 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
17:19:50 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
17:22:05 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
08:51:48 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
08:52:18 INFO  : Disconnected from the channel tcfchan#76.
08:52:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:52:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:52:22 INFO  : 'jtag frequency' command is executed.
08:52:22 INFO  : Context for 'APU' is selected.
08:52:22 INFO  : System reset is completed.
08:52:25 INFO  : 'after 3000' command is executed.
08:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:52:27 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
08:52:27 INFO  : Context for 'APU' is selected.
08:52:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:52:30 INFO  : 'configparams force-mem-access 1' command is executed.
08:52:30 INFO  : Context for 'APU' is selected.
08:52:30 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
08:52:31 INFO  : 'ps7_init' command is executed.
08:52:31 INFO  : 'ps7_post_config' command is executed.
08:52:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:31 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:52:31 INFO  : 'configparams force-mem-access 0' command is executed.
08:52:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:52:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:31 INFO  : 'con' command is executed.
08:52:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:52:31 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
08:55:12 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
08:55:23 INFO  : Disconnected from the channel tcfchan#77.
08:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:55:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:55:28 INFO  : 'jtag frequency' command is executed.
08:55:28 INFO  : Context for 'APU' is selected.
08:55:28 INFO  : System reset is completed.
08:55:31 INFO  : 'after 3000' command is executed.
08:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:55:33 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
08:55:33 INFO  : Context for 'APU' is selected.
08:55:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:55:36 INFO  : 'configparams force-mem-access 1' command is executed.
08:55:36 INFO  : Context for 'APU' is selected.
08:55:36 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
08:55:36 INFO  : 'ps7_init' command is executed.
08:55:36 INFO  : 'ps7_post_config' command is executed.
08:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:36 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:55:36 INFO  : 'configparams force-mem-access 0' command is executed.
08:55:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:37 INFO  : 'con' command is executed.
08:55:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:55:37 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
08:56:31 INFO  : Disconnected from the channel tcfchan#78.
08:56:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:56:36 INFO  : 'jtag frequency' command is executed.
08:56:36 INFO  : Context for 'APU' is selected.
08:56:36 INFO  : System reset is completed.
08:56:39 INFO  : 'after 3000' command is executed.
08:56:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:56:41 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
08:56:41 INFO  : Context for 'APU' is selected.
08:56:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
08:56:44 INFO  : Context for 'APU' is selected.
08:56:44 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
08:56:44 INFO  : 'ps7_init' command is executed.
08:56:44 INFO  : 'ps7_post_config' command is executed.
08:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:44 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:56:44 INFO  : 'configparams force-mem-access 0' command is executed.
08:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

08:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:44 INFO  : 'con' command is executed.
08:56:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:56:44 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
09:00:45 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:00:51 INFO  : Disconnected from the channel tcfchan#79.
09:00:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:00:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:00:54 INFO  : 'jtag frequency' command is executed.
09:00:54 INFO  : Context for 'APU' is selected.
09:00:54 INFO  : System reset is completed.
09:00:57 INFO  : 'after 3000' command is executed.
09:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:01:00 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
09:01:00 INFO  : Context for 'APU' is selected.
09:01:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:01:02 INFO  : 'configparams force-mem-access 1' command is executed.
09:01:02 INFO  : Context for 'APU' is selected.
09:01:02 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
09:01:02 INFO  : 'ps7_init' command is executed.
09:01:02 INFO  : 'ps7_post_config' command is executed.
09:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:01:03 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:01:03 INFO  : 'configparams force-mem-access 0' command is executed.
09:01:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:01:03 INFO  : 'con' command is executed.
09:01:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:01:03 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
09:03:42 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:03:46 INFO  : Disconnected from the channel tcfchan#80.
09:03:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:03:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:03:49 INFO  : 'jtag frequency' command is executed.
09:03:49 INFO  : Context for 'APU' is selected.
09:03:49 INFO  : System reset is completed.
09:03:52 INFO  : 'after 3000' command is executed.
09:03:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:03:55 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
09:03:55 INFO  : Context for 'APU' is selected.
09:03:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:03:57 INFO  : 'configparams force-mem-access 1' command is executed.
09:03:57 INFO  : Context for 'APU' is selected.
09:03:57 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
09:03:57 INFO  : 'ps7_init' command is executed.
09:03:57 INFO  : 'ps7_post_config' command is executed.
09:03:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:03:58 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:03:58 INFO  : 'configparams force-mem-access 0' command is executed.
09:03:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:03:58 INFO  : 'con' command is executed.
09:03:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:03:58 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
09:14:32 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:24:59 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:25:02 INFO  : Disconnected from the channel tcfchan#81.
09:25:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:25:03 ERROR : port closed
09:25:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:25:03 ERROR : port closed
09:25:10 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:25:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:25:19 INFO  : 'jtag frequency' command is executed.
09:25:19 INFO  : Context for 'APU' is selected.
09:25:19 INFO  : System reset is completed.
09:25:22 INFO  : 'after 3000' command is executed.
09:25:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:25:24 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
09:25:24 INFO  : Context for 'APU' is selected.
09:25:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:25:24 INFO  : 'configparams force-mem-access 1' command is executed.
09:25:24 INFO  : Context for 'APU' is selected.
09:25:24 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
09:25:25 INFO  : 'ps7_init' command is executed.
09:25:25 INFO  : 'ps7_post_config' command is executed.
09:25:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:25 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:25:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:25:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:25:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:25 INFO  : 'con' command is executed.
09:25:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:25:25 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
09:26:15 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:26:43 INFO  : Disconnected from the channel tcfchan#82.
09:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:26:46 INFO  : 'jtag frequency' command is executed.
09:26:46 INFO  : Context for 'APU' is selected.
09:26:46 INFO  : System reset is completed.
09:26:49 INFO  : 'after 3000' command is executed.
09:26:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:26:51 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
09:26:51 INFO  : Context for 'APU' is selected.
09:26:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:26:54 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:54 INFO  : Context for 'APU' is selected.
09:26:54 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
09:26:54 INFO  : 'ps7_init' command is executed.
09:26:54 INFO  : 'ps7_post_config' command is executed.
09:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:54 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:54 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:55 INFO  : 'con' command is executed.
09:26:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:26:55 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
09:27:07 INFO  : Disconnected from the channel tcfchan#83.
09:27:32 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:27:41 INFO  : 'jtag frequency' command is executed.
09:27:41 INFO  : Context for 'APU' is selected.
09:27:41 INFO  : System reset is completed.
09:27:44 INFO  : 'after 3000' command is executed.
09:27:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:27:46 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
09:27:46 INFO  : Context for 'APU' is selected.
09:27:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:27:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:46 INFO  : Context for 'APU' is selected.
09:27:46 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
09:27:46 INFO  : 'ps7_init' command is executed.
09:27:47 INFO  : 'ps7_post_config' command is executed.
09:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:47 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:27:47 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:47 INFO  : 'con' command is executed.
09:27:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:27:47 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
09:27:58 INFO  : Disconnected from the channel tcfchan#84.
09:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:28:01 INFO  : 'jtag frequency' command is executed.
09:28:01 INFO  : Context for 'APU' is selected.
09:28:02 INFO  : System reset is completed.
09:28:05 INFO  : 'after 3000' command is executed.
09:28:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:28:07 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
09:28:07 INFO  : Context for 'APU' is selected.
09:28:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:28:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:28:09 INFO  : Context for 'APU' is selected.
09:28:09 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
09:28:10 INFO  : 'ps7_init' command is executed.
09:28:10 INFO  : 'ps7_post_config' command is executed.
09:28:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:10 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:10 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:10 INFO  : 'con' command is executed.
09:28:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:28:10 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
09:30:29 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:31:25 INFO  : Disconnected from the channel tcfchan#85.
09:31:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:31:28 INFO  : 'jtag frequency' command is executed.
09:31:28 INFO  : Context for 'APU' is selected.
09:31:28 INFO  : System reset is completed.
09:31:31 INFO  : 'after 3000' command is executed.
09:31:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:31:34 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
09:31:34 INFO  : Context for 'APU' is selected.
09:31:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:31:36 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:36 INFO  : Context for 'APU' is selected.
09:31:36 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
09:31:36 INFO  : 'ps7_init' command is executed.
09:31:36 INFO  : 'ps7_post_config' command is executed.
09:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:37 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:31:37 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:37 INFO  : 'con' command is executed.
09:31:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:31:37 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
09:31:50 INFO  : Disconnected from the channel tcfchan#86.
09:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:31:58 INFO  : 'jtag frequency' command is executed.
09:31:58 INFO  : Context for 'APU' is selected.
09:31:58 INFO  : System reset is completed.
09:32:01 INFO  : 'after 3000' command is executed.
09:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:32:03 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
09:32:03 INFO  : Context for 'APU' is selected.
09:32:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:32:06 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:06 INFO  : Context for 'APU' is selected.
09:32:06 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
09:32:06 INFO  : 'ps7_init' command is executed.
09:32:06 INFO  : 'ps7_post_config' command is executed.
09:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:06 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:07 INFO  : 'con' command is executed.
09:32:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:32:07 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
09:32:28 INFO  : Disconnected from the channel tcfchan#87.
09:32:32 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:32:45 INFO  : 'jtag frequency' command is executed.
09:32:45 INFO  : Context for 'APU' is selected.
09:32:45 INFO  : System reset is completed.
09:32:48 INFO  : 'after 3000' command is executed.
09:32:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:32:51 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
09:32:51 INFO  : Context for 'APU' is selected.
09:32:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:32:51 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:51 INFO  : Context for 'APU' is selected.
09:32:51 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
09:32:51 INFO  : 'ps7_init' command is executed.
09:32:51 INFO  : 'ps7_post_config' command is executed.
09:32:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:52 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:52 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:52 INFO  : 'con' command is executed.
09:32:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:32:52 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
09:33:49 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:33:52 INFO  : Disconnected from the channel tcfchan#88.
09:33:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:33:57 INFO  : 'jtag frequency' command is executed.
09:33:57 INFO  : Context for 'APU' is selected.
09:33:57 INFO  : System reset is completed.
09:34:00 INFO  : 'after 3000' command is executed.
09:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:34:02 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
09:34:02 INFO  : Context for 'APU' is selected.
09:34:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:05 INFO  : Context for 'APU' is selected.
09:34:05 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
09:34:05 INFO  : 'ps7_init' command is executed.
09:34:05 INFO  : 'ps7_post_config' command is executed.
09:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:06 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:34:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:06 INFO  : 'con' command is executed.
09:34:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:34:06 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
09:39:30 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:39:54 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:40:11 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:40:23 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:40:54 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:45:42 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:47:26 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:47:54 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:48:44 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
09:50:40 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:07:02 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:09:20 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:10:01 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:10:07 INFO  : Disconnected from the channel tcfchan#89.
10:10:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:10:12 INFO  : 'jtag frequency' command is executed.
10:10:12 INFO  : Context for 'APU' is selected.
10:10:12 INFO  : System reset is completed.
10:10:15 INFO  : 'after 3000' command is executed.
10:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:10:18 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:10:18 INFO  : Context for 'APU' is selected.
10:10:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:10:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:20 INFO  : Context for 'APU' is selected.
10:10:20 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:10:20 INFO  : 'ps7_init' command is executed.
10:10:20 INFO  : 'ps7_post_config' command is executed.
10:10:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:21 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:10:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:21 INFO  : 'con' command is executed.
10:10:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:10:21 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:25:46 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:25:50 INFO  : Disconnected from the channel tcfchan#90.
10:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:25:54 INFO  : 'jtag frequency' command is executed.
10:25:54 INFO  : Context for 'APU' is selected.
10:25:54 INFO  : System reset is completed.
10:25:57 INFO  : 'after 3000' command is executed.
10:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:26:00 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:26:00 INFO  : Context for 'APU' is selected.
10:26:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:26:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:02 INFO  : Context for 'APU' is selected.
10:26:02 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:26:02 INFO  : 'ps7_init' command is executed.
10:26:02 INFO  : 'ps7_post_config' command is executed.
10:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:03 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:03 INFO  : 'con' command is executed.
10:26:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:26:03 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:27:08 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:27:12 INFO  : Disconnected from the channel tcfchan#91.
10:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:27:18 INFO  : 'jtag frequency' command is executed.
10:27:18 INFO  : Context for 'APU' is selected.
10:27:18 INFO  : System reset is completed.
10:27:21 INFO  : 'after 3000' command is executed.
10:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:27:23 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:27:23 INFO  : Context for 'APU' is selected.
10:27:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:27:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:26 INFO  : Context for 'APU' is selected.
10:27:26 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:27:26 INFO  : 'ps7_init' command is executed.
10:27:26 INFO  : 'ps7_post_config' command is executed.
10:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:27 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:27 INFO  : 'con' command is executed.
10:27:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:27:27 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:28:04 INFO  : Disconnected from the channel tcfchan#92.
10:28:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:28:07 INFO  : 'jtag frequency' command is executed.
10:28:07 INFO  : Context for 'APU' is selected.
10:28:08 INFO  : System reset is completed.
10:28:11 INFO  : 'after 3000' command is executed.
10:28:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:28:13 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:28:13 INFO  : Context for 'APU' is selected.
10:28:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:28:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:15 INFO  : Context for 'APU' is selected.
10:28:15 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:28:15 INFO  : 'ps7_init' command is executed.
10:28:15 INFO  : 'ps7_post_config' command is executed.
10:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:16 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:16 INFO  : 'con' command is executed.
10:28:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:28:16 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:29:29 INFO  : Disconnected from the channel tcfchan#93.
10:29:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:29:32 INFO  : 'jtag frequency' command is executed.
10:29:32 INFO  : Context for 'APU' is selected.
10:29:32 INFO  : System reset is completed.
10:29:35 INFO  : 'after 3000' command is executed.
10:29:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:29:38 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:29:38 INFO  : Context for 'APU' is selected.
10:29:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:29:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:40 INFO  : Context for 'APU' is selected.
10:29:40 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:29:40 INFO  : 'ps7_init' command is executed.
10:29:40 INFO  : 'ps7_post_config' command is executed.
10:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:41 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:41 INFO  : 'con' command is executed.
10:29:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:29:41 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:33:22 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:33:26 INFO  : Disconnected from the channel tcfchan#94.
10:33:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:33:31 INFO  : 'jtag frequency' command is executed.
10:33:31 INFO  : Context for 'APU' is selected.
10:33:31 INFO  : System reset is completed.
10:33:34 INFO  : 'after 3000' command is executed.
10:33:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:33:36 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:33:36 INFO  : Context for 'APU' is selected.
10:33:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:33:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:39 INFO  : Context for 'APU' is selected.
10:33:39 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:33:39 INFO  : 'ps7_init' command is executed.
10:33:39 INFO  : 'ps7_post_config' command is executed.
10:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:39 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:40 INFO  : 'con' command is executed.
10:33:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:33:40 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:34:59 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:35:10 INFO  : Disconnected from the channel tcfchan#95.
10:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:35:13 INFO  : 'jtag frequency' command is executed.
10:35:13 INFO  : Context for 'APU' is selected.
10:35:13 INFO  : System reset is completed.
10:35:16 INFO  : 'after 3000' command is executed.
10:35:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:35:18 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:35:18 INFO  : Context for 'APU' is selected.
10:35:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:35:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:20 INFO  : Context for 'APU' is selected.
10:35:20 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:35:21 INFO  : 'ps7_init' command is executed.
10:35:21 INFO  : 'ps7_post_config' command is executed.
10:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:21 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:21 INFO  : 'con' command is executed.
10:35:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:35:21 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:35:32 INFO  : Disconnected from the channel tcfchan#96.
10:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:35:36 INFO  : 'jtag frequency' command is executed.
10:35:36 INFO  : Context for 'APU' is selected.
10:35:36 INFO  : System reset is completed.
10:35:39 INFO  : 'after 3000' command is executed.
10:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:35:41 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:35:42 INFO  : Context for 'APU' is selected.
10:35:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:35:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:44 INFO  : Context for 'APU' is selected.
10:35:44 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:35:44 INFO  : 'ps7_init' command is executed.
10:35:44 INFO  : 'ps7_post_config' command is executed.
10:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:45 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:45 INFO  : 'con' command is executed.
10:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:35:45 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:37:56 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:38:03 INFO  : Disconnected from the channel tcfchan#97.
10:38:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:38:04 INFO  : 'jtag frequency' command is executed.
10:38:04 INFO  : Context for 'APU' is selected.
10:38:04 INFO  : System reset is completed.
10:38:07 INFO  : 'after 3000' command is executed.
10:38:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:38:10 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:38:10 INFO  : Context for 'APU' is selected.
10:38:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:38:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:12 INFO  : Context for 'APU' is selected.
10:38:12 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:38:13 INFO  : 'ps7_init' command is executed.
10:38:13 INFO  : 'ps7_post_config' command is executed.
10:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:13 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:13 INFO  : 'con' command is executed.
10:38:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:38:13 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:38:16 INFO  : Disconnected from the channel tcfchan#98.
10:38:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:38:20 INFO  : 'jtag frequency' command is executed.
10:38:20 INFO  : Context for 'APU' is selected.
10:38:20 INFO  : System reset is completed.
10:38:23 INFO  : 'after 3000' command is executed.
10:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:38:26 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:38:26 INFO  : Context for 'APU' is selected.
10:38:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:38:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:28 INFO  : Context for 'APU' is selected.
10:38:28 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:38:29 INFO  : 'ps7_init' command is executed.
10:38:29 INFO  : 'ps7_post_config' command is executed.
10:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:29 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:29 INFO  : 'con' command is executed.
10:38:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:38:29 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:38:42 INFO  : Disconnected from the channel tcfchan#99.
10:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:38:45 INFO  : 'jtag frequency' command is executed.
10:38:45 INFO  : Context for 'APU' is selected.
10:38:45 INFO  : System reset is completed.
10:38:48 INFO  : 'after 3000' command is executed.
10:38:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:38:50 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:38:51 INFO  : Context for 'APU' is selected.
10:38:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:53 INFO  : Context for 'APU' is selected.
10:38:53 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:38:53 INFO  : 'ps7_init' command is executed.
10:38:53 INFO  : 'ps7_post_config' command is executed.
10:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:54 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:54 INFO  : 'con' command is executed.
10:38:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:38:54 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:39:12 INFO  : Disconnected from the channel tcfchan#100.
10:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:39:15 INFO  : 'jtag frequency' command is executed.
10:39:15 INFO  : Context for 'APU' is selected.
10:39:15 INFO  : System reset is completed.
10:39:18 INFO  : 'after 3000' command is executed.
10:39:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:39:21 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:39:21 INFO  : Context for 'APU' is selected.
10:39:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:39:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:23 INFO  : Context for 'APU' is selected.
10:39:23 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:39:23 INFO  : 'ps7_init' command is executed.
10:39:23 INFO  : 'ps7_post_config' command is executed.
10:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:24 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:24 INFO  : 'con' command is executed.
10:39:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:39:24 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:40:50 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:44:26 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:44:37 INFO  : Disconnected from the channel tcfchan#101.
10:44:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:44:41 INFO  : 'jtag frequency' command is executed.
10:44:41 INFO  : Context for 'APU' is selected.
10:44:41 INFO  : System reset is completed.
10:44:44 INFO  : 'after 3000' command is executed.
10:44:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:44:46 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:44:46 INFO  : Context for 'APU' is selected.
10:44:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:48 INFO  : Context for 'APU' is selected.
10:44:48 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:44:49 INFO  : 'ps7_init' command is executed.
10:44:49 INFO  : 'ps7_post_config' command is executed.
10:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:49 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:49 INFO  : 'con' command is executed.
10:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:49 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:45:02 INFO  : Disconnected from the channel tcfchan#102.
10:45:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:45:06 INFO  : 'jtag frequency' command is executed.
10:45:06 INFO  : Context for 'APU' is selected.
10:45:06 INFO  : System reset is completed.
10:45:09 INFO  : 'after 3000' command is executed.
10:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:45:11 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:45:11 INFO  : Context for 'APU' is selected.
10:45:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:45:13 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:13 INFO  : Context for 'APU' is selected.
10:45:13 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:45:13 INFO  : 'ps7_init' command is executed.
10:45:13 INFO  : 'ps7_post_config' command is executed.
10:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:14 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:14 INFO  : 'con' command is executed.
10:45:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:45:14 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:45:25 INFO  : Disconnected from the channel tcfchan#103.
10:45:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:45:29 INFO  : 'jtag frequency' command is executed.
10:45:29 INFO  : Context for 'APU' is selected.
10:45:29 INFO  : System reset is completed.
10:45:32 INFO  : 'after 3000' command is executed.
10:45:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:45:34 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:45:34 INFO  : Context for 'APU' is selected.
10:45:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:45:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:37 INFO  : Context for 'APU' is selected.
10:45:37 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:45:37 INFO  : 'ps7_init' command is executed.
10:45:37 INFO  : 'ps7_post_config' command is executed.
10:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:37 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:38 INFO  : 'con' command is executed.
10:45:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:45:38 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
10:47:26 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:47:35 INFO  : Disconnected from the channel tcfchan#104.
10:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:47:36 ERROR : port closed
10:47:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:47:36 ERROR : port closed
10:47:43 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:47:50 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
10:47:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:47:54 INFO  : 'jtag frequency' command is executed.
10:47:54 INFO  : Context for 'APU' is selected.
10:47:54 INFO  : System reset is completed.
10:47:57 INFO  : 'after 3000' command is executed.
10:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:48:00 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
10:48:00 INFO  : Context for 'APU' is selected.
10:48:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:48:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:00 INFO  : Context for 'APU' is selected.
10:48:00 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
10:48:00 INFO  : 'ps7_init' command is executed.
10:48:00 INFO  : 'ps7_post_config' command is executed.
10:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:01 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:01 INFO  : 'con' command is executed.
10:48:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:48:01 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:36:32 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:41:10 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:41:21 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:41:35 INFO  : Disconnected from the channel tcfchan#105.
11:41:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:41:40 INFO  : 'jtag frequency' command is executed.
11:41:40 INFO  : Context for 'APU' is selected.
11:41:41 INFO  : System reset is completed.
11:41:44 INFO  : 'after 3000' command is executed.
11:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:41:46 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:41:46 INFO  : Context for 'APU' is selected.
11:41:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:48 INFO  : Context for 'APU' is selected.
11:41:48 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:41:48 INFO  : 'ps7_init' command is executed.
11:41:48 INFO  : 'ps7_post_config' command is executed.
11:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:49 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:49 INFO  : 'con' command is executed.
11:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:49 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:43:22 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:43:29 INFO  : Disconnected from the channel tcfchan#106.
11:43:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:43:32 INFO  : 'jtag frequency' command is executed.
11:43:32 INFO  : Context for 'APU' is selected.
11:43:32 INFO  : System reset is completed.
11:43:35 INFO  : 'after 3000' command is executed.
11:43:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:43:37 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:43:37 INFO  : Context for 'APU' is selected.
11:43:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:43:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:39 INFO  : Context for 'APU' is selected.
11:43:39 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:43:40 INFO  : 'ps7_init' command is executed.
11:43:40 INFO  : 'ps7_post_config' command is executed.
11:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:40 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:40 INFO  : 'con' command is executed.
11:43:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:43:40 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:43:41 INFO  : Disconnected from the channel tcfchan#107.
11:43:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:43:45 INFO  : 'jtag frequency' command is executed.
11:43:45 INFO  : Context for 'APU' is selected.
11:43:45 INFO  : System reset is completed.
11:43:48 INFO  : 'after 3000' command is executed.
11:43:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:43:50 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:43:50 INFO  : Context for 'APU' is selected.
11:43:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:43:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:53 INFO  : Context for 'APU' is selected.
11:43:53 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:43:54 INFO  : 'ps7_init' command is executed.
11:43:54 INFO  : 'ps7_post_config' command is executed.
11:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:54 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:54 INFO  : 'con' command is executed.
11:43:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:43:54 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
11:44:51 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
11:45:07 INFO  : Disconnected from the channel tcfchan#108.
11:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:45:09 INFO  : 'jtag frequency' command is executed.
11:45:09 INFO  : Context for 'APU' is selected.
11:45:09 INFO  : System reset is completed.
11:45:12 INFO  : 'after 3000' command is executed.
11:45:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:45:15 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
11:45:15 INFO  : Context for 'APU' is selected.
11:45:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:45:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:17 INFO  : Context for 'APU' is selected.
11:45:17 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
11:45:17 INFO  : 'ps7_init' command is executed.
11:45:17 INFO  : 'ps7_post_config' command is executed.
11:45:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:18 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:18 INFO  : 'con' command is executed.
11:45:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:45:18 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:05:13 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:06:38 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:06:52 INFO  : Disconnected from the channel tcfchan#109.
12:06:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:06:58 INFO  : 'jtag frequency' command is executed.
12:06:58 INFO  : Context for 'APU' is selected.
12:06:58 INFO  : System reset is completed.
12:07:01 INFO  : 'after 3000' command is executed.
12:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:07:03 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:07:04 INFO  : Context for 'APU' is selected.
12:07:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:07:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:06 INFO  : Context for 'APU' is selected.
12:07:06 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:07:06 INFO  : 'ps7_init' command is executed.
12:07:06 INFO  : 'ps7_post_config' command is executed.
12:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:07 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:07 INFO  : 'con' command is executed.
12:07:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:07 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:07:18 INFO  : Disconnected from the channel tcfchan#110.
12:07:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:25 INFO  : 'jtag frequency' command is executed.
12:07:25 INFO  : Context for 'APU' is selected.
12:07:25 INFO  : System reset is completed.
12:07:28 INFO  : 'after 3000' command is executed.
12:07:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:07:30 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:07:30 INFO  : Context for 'APU' is selected.
12:07:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:07:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:32 INFO  : Context for 'APU' is selected.
12:07:32 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:07:33 INFO  : 'ps7_init' command is executed.
12:07:33 INFO  : 'ps7_post_config' command is executed.
12:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:33 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:33 INFO  : 'con' command is executed.
12:07:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:33 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:07:36 INFO  : Disconnected from the channel tcfchan#111.
12:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:40 INFO  : 'jtag frequency' command is executed.
12:07:40 INFO  : Context for 'APU' is selected.
12:07:40 INFO  : System reset is completed.
12:07:43 INFO  : 'after 3000' command is executed.
12:07:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:07:46 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:07:46 INFO  : Context for 'APU' is selected.
12:07:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:07:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:49 INFO  : Context for 'APU' is selected.
12:07:49 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:07:49 INFO  : 'ps7_init' command is executed.
12:07:49 INFO  : 'ps7_post_config' command is executed.
12:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:49 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:50 INFO  : 'con' command is executed.
12:07:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:50 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:08:01 INFO  : Disconnected from the channel tcfchan#112.
12:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:08:04 INFO  : 'jtag frequency' command is executed.
12:08:04 INFO  : Context for 'APU' is selected.
12:08:04 INFO  : System reset is completed.
12:08:07 INFO  : 'after 3000' command is executed.
12:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:08:09 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:08:10 INFO  : Context for 'APU' is selected.
12:08:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:08:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:12 INFO  : Context for 'APU' is selected.
12:08:12 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:08:12 INFO  : 'ps7_init' command is executed.
12:08:12 INFO  : 'ps7_post_config' command is executed.
12:08:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:13 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:13 INFO  : 'con' command is executed.
12:08:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:08:13 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:08:29 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:10:30 INFO  : Disconnected from the channel tcfchan#113.
12:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:10:31 INFO  : 'jtag frequency' command is executed.
12:10:31 INFO  : Context for 'APU' is selected.
12:10:31 INFO  : System reset is completed.
12:10:34 INFO  : 'after 3000' command is executed.
12:10:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:10:37 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:10:37 INFO  : Context for 'APU' is selected.
12:10:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:10:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:39 INFO  : Context for 'APU' is selected.
12:10:39 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:10:39 INFO  : 'ps7_init' command is executed.
12:10:39 INFO  : 'ps7_post_config' command is executed.
12:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:40 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:40 INFO  : 'con' command is executed.
12:10:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:10:40 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:11:51 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:11:57 INFO  : Disconnected from the channel tcfchan#114.
12:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:12:00 INFO  : 'jtag frequency' command is executed.
12:12:00 INFO  : Context for 'APU' is selected.
12:12:00 INFO  : System reset is completed.
12:12:03 INFO  : 'after 3000' command is executed.
12:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:12:05 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:12:05 INFO  : Context for 'APU' is selected.
12:12:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:12:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:07 INFO  : Context for 'APU' is selected.
12:12:07 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:12:07 INFO  : 'ps7_init' command is executed.
12:12:07 INFO  : 'ps7_post_config' command is executed.
12:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:08 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:08 INFO  : 'con' command is executed.
12:12:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:12:08 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:31:28 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:31:36 INFO  : Disconnected from the channel tcfchan#115.
12:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:31:39 INFO  : 'jtag frequency' command is executed.
12:31:39 INFO  : Context for 'APU' is selected.
12:31:39 INFO  : System reset is completed.
12:31:42 INFO  : 'after 3000' command is executed.
12:31:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:31:45 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:31:45 INFO  : Context for 'APU' is selected.
12:31:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:31:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:47 INFO  : Context for 'APU' is selected.
12:31:47 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:31:47 INFO  : 'ps7_init' command is executed.
12:31:47 INFO  : 'ps7_post_config' command is executed.
12:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:48 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:48 INFO  : 'con' command is executed.
12:31:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:31:48 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:33:57 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:34:11 INFO  : Disconnected from the channel tcfchan#116.
12:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:34:14 INFO  : 'jtag frequency' command is executed.
12:34:14 INFO  : Context for 'APU' is selected.
12:34:14 INFO  : System reset is completed.
12:34:17 INFO  : 'after 3000' command is executed.
12:34:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:34:19 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:34:19 INFO  : Context for 'APU' is selected.
12:34:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:34:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:22 INFO  : Context for 'APU' is selected.
12:34:22 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:34:22 INFO  : 'ps7_init' command is executed.
12:34:22 INFO  : 'ps7_post_config' command is executed.
12:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:22 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:22 INFO  : 'con' command is executed.
12:34:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:22 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:35:20 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:45:15 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:45:20 INFO  : Disconnected from the channel tcfchan#117.
12:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:45:23 INFO  : 'jtag frequency' command is executed.
12:45:23 INFO  : Context for 'APU' is selected.
12:45:23 INFO  : System reset is completed.
12:45:26 INFO  : 'after 3000' command is executed.
12:45:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:45:29 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:45:29 INFO  : Context for 'APU' is selected.
12:45:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:32 INFO  : Context for 'APU' is selected.
12:45:32 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:45:33 INFO  : 'ps7_init' command is executed.
12:45:33 INFO  : 'ps7_post_config' command is executed.
12:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:33 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:33 INFO  : 'con' command is executed.
12:45:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:45:33 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:47:33 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:50:00 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:50:06 INFO  : Disconnected from the channel tcfchan#118.
12:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:50:11 INFO  : 'jtag frequency' command is executed.
12:50:11 INFO  : Context for 'APU' is selected.
12:50:11 INFO  : System reset is completed.
12:50:14 INFO  : 'after 3000' command is executed.
12:50:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:50:16 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:50:16 INFO  : Context for 'APU' is selected.
12:50:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:19 INFO  : Context for 'APU' is selected.
12:50:19 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:50:19 INFO  : 'ps7_init' command is executed.
12:50:19 INFO  : 'ps7_post_config' command is executed.
12:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:20 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:20 INFO  : 'con' command is executed.
12:50:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:50:20 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:54:04 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:54:11 INFO  : Disconnected from the channel tcfchan#119.
12:54:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:54:14 INFO  : 'jtag frequency' command is executed.
12:54:14 INFO  : Context for 'APU' is selected.
12:54:14 INFO  : System reset is completed.
12:54:17 INFO  : 'after 3000' command is executed.
12:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:54:20 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:54:20 INFO  : Context for 'APU' is selected.
12:54:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:24 INFO  : Context for 'APU' is selected.
12:54:24 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:54:24 INFO  : 'ps7_init' command is executed.
12:54:24 INFO  : 'ps7_post_config' command is executed.
12:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:24 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:24 INFO  : 'con' command is executed.
12:54:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:54:25 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:56:48 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:57:02 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:57:24 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:57:32 INFO  : Disconnected from the channel tcfchan#120.
12:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:57:38 INFO  : 'jtag frequency' command is executed.
12:57:38 INFO  : Context for 'APU' is selected.
12:57:38 INFO  : System reset is completed.
12:57:41 INFO  : 'after 3000' command is executed.
12:57:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:57:43 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:57:43 INFO  : Context for 'APU' is selected.
12:57:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:57:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:46 INFO  : Context for 'APU' is selected.
12:57:46 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:57:46 INFO  : 'ps7_init' command is executed.
12:57:46 INFO  : 'ps7_post_config' command is executed.
12:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:47 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:47 INFO  : 'con' command is executed.
12:57:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:47 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
12:58:44 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
12:58:50 INFO  : Disconnected from the channel tcfchan#121.
12:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:54 INFO  : 'jtag frequency' command is executed.
12:58:54 INFO  : Context for 'APU' is selected.
12:58:54 INFO  : System reset is completed.
12:58:57 INFO  : 'after 3000' command is executed.
12:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:58:59 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
12:58:59 INFO  : Context for 'APU' is selected.
12:59:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:59:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:02 INFO  : Context for 'APU' is selected.
12:59:02 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
12:59:03 INFO  : 'ps7_init' command is executed.
12:59:03 INFO  : 'ps7_post_config' command is executed.
12:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:03 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:03 INFO  : 'con' command is executed.
12:59:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:59:03 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:05:56 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:06:00 INFO  : Disconnected from the channel tcfchan#122.
13:06:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:06:04 INFO  : 'jtag frequency' command is executed.
13:06:04 INFO  : Context for 'APU' is selected.
13:06:04 INFO  : System reset is completed.
13:06:07 INFO  : 'after 3000' command is executed.
13:06:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:06:09 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:06:09 INFO  : Context for 'APU' is selected.
13:06:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:06:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:13 INFO  : Context for 'APU' is selected.
13:06:13 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:06:14 INFO  : 'ps7_init' command is executed.
13:06:14 INFO  : 'ps7_post_config' command is executed.
13:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:14 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:14 INFO  : 'con' command is executed.
13:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:06:14 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:09:43 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:09:53 INFO  : Disconnected from the channel tcfchan#123.
13:09:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:09:57 INFO  : 'jtag frequency' command is executed.
13:09:57 INFO  : Context for 'APU' is selected.
13:09:57 INFO  : System reset is completed.
13:10:00 INFO  : 'after 3000' command is executed.
13:10:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:10:03 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:10:03 INFO  : Context for 'APU' is selected.
13:10:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:06 INFO  : Context for 'APU' is selected.
13:10:06 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:10:06 INFO  : 'ps7_init' command is executed.
13:10:06 INFO  : 'ps7_post_config' command is executed.
13:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:07 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:07 INFO  : 'con' command is executed.
13:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:10:07 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:13:00 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:16:05 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:16:27 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:16:37 INFO  : Disconnected from the channel tcfchan#124.
13:16:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:16:43 INFO  : 'jtag frequency' command is executed.
13:16:43 INFO  : Context for 'APU' is selected.
13:16:43 INFO  : System reset is completed.
13:16:46 INFO  : 'after 3000' command is executed.
13:16:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:16:49 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:16:49 INFO  : Context for 'APU' is selected.
13:16:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:16:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:51 INFO  : Context for 'APU' is selected.
13:16:51 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:16:52 INFO  : 'ps7_init' command is executed.
13:16:52 INFO  : 'ps7_post_config' command is executed.
13:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:52 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:52 INFO  : 'con' command is executed.
13:16:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:16:52 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:18:42 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:18:48 INFO  : Disconnected from the channel tcfchan#125.
13:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:18:52 INFO  : 'jtag frequency' command is executed.
13:18:52 INFO  : Context for 'APU' is selected.
13:18:52 INFO  : System reset is completed.
13:18:55 INFO  : 'after 3000' command is executed.
13:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:18:58 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:18:58 INFO  : Context for 'APU' is selected.
13:19:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:19:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:01 INFO  : Context for 'APU' is selected.
13:19:01 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:19:01 INFO  : 'ps7_init' command is executed.
13:19:01 INFO  : 'ps7_post_config' command is executed.
13:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:02 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:02 INFO  : 'con' command is executed.
13:19:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:19:02 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:19:24 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:19:31 INFO  : Disconnected from the channel tcfchan#126.
13:19:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:19:34 INFO  : 'jtag frequency' command is executed.
13:19:34 INFO  : Context for 'APU' is selected.
13:19:34 INFO  : System reset is completed.
13:19:37 INFO  : 'after 3000' command is executed.
13:19:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:19:40 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:19:40 INFO  : Context for 'APU' is selected.
13:19:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:43 INFO  : Context for 'APU' is selected.
13:19:43 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:19:43 INFO  : 'ps7_init' command is executed.
13:19:43 INFO  : 'ps7_post_config' command is executed.
13:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:44 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:44 INFO  : 'con' command is executed.
13:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:19:44 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:21:31 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:21:41 INFO  : Disconnected from the channel tcfchan#127.
13:21:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:21:57 INFO  : 'jtag frequency' command is executed.
13:21:57 INFO  : Context for 'APU' is selected.
13:21:57 INFO  : System reset is completed.
13:22:00 INFO  : 'after 3000' command is executed.
13:22:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:22:02 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:22:03 INFO  : Context for 'APU' is selected.
13:22:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:22:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:05 INFO  : Context for 'APU' is selected.
13:22:05 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:22:06 INFO  : 'ps7_init' command is executed.
13:22:06 INFO  : 'ps7_post_config' command is executed.
13:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:06 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:06 INFO  : 'con' command is executed.
13:22:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:22:06 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:30:59 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:31:25 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:32:59 INFO  : Disconnected from the channel tcfchan#128.
13:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:33:36 INFO  : 'jtag frequency' command is executed.
13:33:36 INFO  : Context for 'APU' is selected.
13:33:36 INFO  : System reset is completed.
13:33:39 INFO  : 'after 3000' command is executed.
13:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:33:41 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:33:41 INFO  : Context for 'APU' is selected.
13:33:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:44 INFO  : Context for 'APU' is selected.
13:33:44 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:33:44 INFO  : 'ps7_init' command is executed.
13:33:44 INFO  : 'ps7_post_config' command is executed.
13:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:45 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:45 INFO  : 'con' command is executed.
13:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:45 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:38:34 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:41:50 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:41:55 INFO  : Disconnected from the channel tcfchan#129.
13:42:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:42:00 INFO  : 'jtag frequency' command is executed.
13:42:00 INFO  : Context for 'APU' is selected.
13:42:00 INFO  : System reset is completed.
13:42:03 INFO  : 'after 3000' command is executed.
13:42:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:42:06 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:42:06 INFO  : Context for 'APU' is selected.
13:42:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:42:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:11 INFO  : Context for 'APU' is selected.
13:42:11 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:42:11 INFO  : 'ps7_init' command is executed.
13:42:11 INFO  : 'ps7_post_config' command is executed.
13:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:12 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:12 INFO  : 'con' command is executed.
13:42:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:12 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:48:43 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:48:51 INFO  : Disconnected from the channel tcfchan#130.
13:48:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:48:59 INFO  : 'jtag frequency' command is executed.
13:48:59 INFO  : Context for 'APU' is selected.
13:48:59 INFO  : System reset is completed.
13:49:02 INFO  : 'after 3000' command is executed.
13:49:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:49:05 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:49:05 INFO  : Context for 'APU' is selected.
13:49:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:49:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:08 INFO  : Context for 'APU' is selected.
13:49:08 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:49:08 INFO  : 'ps7_init' command is executed.
13:49:08 INFO  : 'ps7_post_config' command is executed.
13:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:08 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:08 INFO  : 'con' command is executed.
13:49:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:49:08 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:49:29 INFO  : Disconnected from the channel tcfchan#131.
13:49:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:49:33 INFO  : 'jtag frequency' command is executed.
13:49:33 INFO  : Context for 'APU' is selected.
13:49:33 INFO  : System reset is completed.
13:49:36 INFO  : 'after 3000' command is executed.
13:49:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:49:39 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:49:39 INFO  : Context for 'APU' is selected.
13:49:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:49:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:42 INFO  : Context for 'APU' is selected.
13:49:42 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:49:42 INFO  : 'ps7_init' command is executed.
13:49:42 INFO  : 'ps7_post_config' command is executed.
13:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:42 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:43 INFO  : 'con' command is executed.
13:49:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:49:43 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:51:29 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:51:43 INFO  : Disconnected from the channel tcfchan#132.
13:51:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:51:46 INFO  : 'jtag frequency' command is executed.
13:51:46 INFO  : Context for 'APU' is selected.
13:51:46 INFO  : System reset is completed.
13:51:49 INFO  : 'after 3000' command is executed.
13:51:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:51:51 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:51:51 INFO  : Context for 'APU' is selected.
13:51:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:51:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:55 INFO  : Context for 'APU' is selected.
13:51:55 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:51:55 INFO  : 'ps7_init' command is executed.
13:51:55 INFO  : 'ps7_post_config' command is executed.
13:51:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:55 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:56 INFO  : 'con' command is executed.
13:51:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:51:56 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:52:29 INFO  : Disconnected from the channel tcfchan#133.
13:52:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:52:32 INFO  : 'jtag frequency' command is executed.
13:52:32 INFO  : Context for 'APU' is selected.
13:52:32 INFO  : System reset is completed.
13:52:35 INFO  : 'after 3000' command is executed.
13:52:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:52:37 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:52:37 INFO  : Context for 'APU' is selected.
13:52:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:52:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:40 INFO  : Context for 'APU' is selected.
13:52:40 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:52:41 INFO  : 'ps7_init' command is executed.
13:52:41 INFO  : 'ps7_post_config' command is executed.
13:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:41 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:41 INFO  : 'con' command is executed.
13:52:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:52:41 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
13:52:56 INFO  : Disconnected from the channel tcfchan#134.
13:53:03 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:59:34 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
13:59:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:59:44 INFO  : 'jtag frequency' command is executed.
13:59:44 INFO  : Context for 'APU' is selected.
13:59:44 INFO  : System reset is completed.
13:59:47 INFO  : 'after 3000' command is executed.
13:59:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:59:49 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
13:59:49 INFO  : Context for 'APU' is selected.
13:59:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:59:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:49 INFO  : Context for 'APU' is selected.
13:59:49 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
13:59:50 INFO  : 'ps7_init' command is executed.
13:59:50 INFO  : 'ps7_post_config' command is executed.
13:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:50 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:51 INFO  : 'con' command is executed.
13:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:51 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:02:42 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:02:58 INFO  : Disconnected from the channel tcfchan#135.
14:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:03:04 INFO  : 'jtag frequency' command is executed.
14:03:04 INFO  : Context for 'APU' is selected.
14:03:04 INFO  : System reset is completed.
14:03:07 INFO  : 'after 3000' command is executed.
14:03:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:03:10 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:03:10 INFO  : Context for 'APU' is selected.
14:03:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:12 INFO  : Context for 'APU' is selected.
14:03:12 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:03:13 INFO  : 'ps7_init' command is executed.
14:03:13 INFO  : 'ps7_post_config' command is executed.
14:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:13 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:13 INFO  : 'con' command is executed.
14:03:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:03:13 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:03:29 INFO  : Disconnected from the channel tcfchan#136.
14:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:03:35 INFO  : 'jtag frequency' command is executed.
14:03:35 INFO  : Context for 'APU' is selected.
14:03:35 INFO  : System reset is completed.
14:03:38 INFO  : 'after 3000' command is executed.
14:03:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:03:41 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:03:41 INFO  : Context for 'APU' is selected.
14:03:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:03:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:44 INFO  : Context for 'APU' is selected.
14:03:44 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:03:44 INFO  : 'ps7_init' command is executed.
14:03:44 INFO  : 'ps7_post_config' command is executed.
14:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:45 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:45 INFO  : 'con' command is executed.
14:03:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:03:45 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:05:14 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:05:33 INFO  : Disconnected from the channel tcfchan#137.
14:05:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:05:36 INFO  : 'jtag frequency' command is executed.
14:05:36 INFO  : Context for 'APU' is selected.
14:05:36 INFO  : System reset is completed.
14:05:39 INFO  : 'after 3000' command is executed.
14:05:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:05:42 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:05:42 INFO  : Context for 'APU' is selected.
14:05:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:45 INFO  : Context for 'APU' is selected.
14:05:45 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:05:45 INFO  : 'ps7_init' command is executed.
14:05:45 INFO  : 'ps7_post_config' command is executed.
14:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:46 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:46 INFO  : 'con' command is executed.
14:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:05:46 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:09:05 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:10:09 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:10:49 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:16:28 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:16:35 INFO  : Disconnected from the channel tcfchan#138.
14:16:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:16:38 INFO  : 'jtag frequency' command is executed.
14:16:38 INFO  : Context for 'APU' is selected.
14:16:38 INFO  : System reset is completed.
14:16:41 INFO  : 'after 3000' command is executed.
14:16:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:16:44 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:16:44 INFO  : Context for 'APU' is selected.
14:16:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:16:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:47 INFO  : Context for 'APU' is selected.
14:16:47 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:16:47 INFO  : 'ps7_init' command is executed.
14:16:47 INFO  : 'ps7_post_config' command is executed.
14:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:48 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:48 INFO  : 'con' command is executed.
14:16:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:16:48 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:20:07 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:20:20 INFO  : Disconnected from the channel tcfchan#139.
14:20:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:20:22 INFO  : 'jtag frequency' command is executed.
14:20:22 INFO  : Context for 'APU' is selected.
14:20:22 INFO  : System reset is completed.
14:20:25 INFO  : 'after 3000' command is executed.
14:20:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:20:28 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:20:28 INFO  : Context for 'APU' is selected.
14:20:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:20:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:30 INFO  : Context for 'APU' is selected.
14:20:30 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:20:30 INFO  : 'ps7_init' command is executed.
14:20:30 INFO  : 'ps7_post_config' command is executed.
14:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:31 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:31 INFO  : 'con' command is executed.
14:20:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:31 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:20:55 INFO  : Disconnected from the channel tcfchan#140.
14:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:20:58 INFO  : 'jtag frequency' command is executed.
14:20:58 INFO  : Context for 'APU' is selected.
14:20:58 INFO  : System reset is completed.
14:21:01 INFO  : 'after 3000' command is executed.
14:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:21:04 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:21:04 INFO  : Context for 'APU' is selected.
14:21:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:21:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:06 INFO  : Context for 'APU' is selected.
14:21:06 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:21:07 INFO  : 'ps7_init' command is executed.
14:21:07 INFO  : 'ps7_post_config' command is executed.
14:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:07 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:07 INFO  : 'con' command is executed.
14:21:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:07 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:21:20 INFO  : Disconnected from the channel tcfchan#141.
14:21:22 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:21:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:29 INFO  : 'jtag frequency' command is executed.
14:21:29 INFO  : Context for 'APU' is selected.
14:21:29 INFO  : System reset is completed.
14:21:32 INFO  : 'after 3000' command is executed.
14:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:21:35 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:21:35 INFO  : Context for 'APU' is selected.
14:21:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:21:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:35 INFO  : Context for 'APU' is selected.
14:21:35 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:21:35 INFO  : 'ps7_init' command is executed.
14:21:35 INFO  : 'ps7_post_config' command is executed.
14:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:36 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:36 INFO  : 'con' command is executed.
14:21:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:36 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:21:54 INFO  : Disconnected from the channel tcfchan#142.
14:22:11 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:22:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:22:52 INFO  : 'jtag frequency' command is executed.
14:22:52 INFO  : Context for 'APU' is selected.
14:22:52 INFO  : System reset is completed.
14:22:55 INFO  : 'after 3000' command is executed.
14:22:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:22:58 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:22:58 INFO  : Context for 'APU' is selected.
14:22:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:22:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:58 INFO  : Context for 'APU' is selected.
14:22:58 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:22:58 INFO  : 'ps7_init' command is executed.
14:22:58 INFO  : 'ps7_post_config' command is executed.
14:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:59 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:15 INFO  : Disconnected from the channel tcfchan#143.
14:23:21 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:23:58 INFO  : 'jtag frequency' command is executed.
14:23:58 INFO  : Context for 'APU' is selected.
14:23:58 INFO  : System reset is completed.
14:24:01 INFO  : 'after 3000' command is executed.
14:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:24:03 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:24:03 INFO  : Context for 'APU' is selected.
14:24:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:24:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:03 INFO  : Context for 'APU' is selected.
14:24:03 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:24:04 INFO  : 'ps7_init' command is executed.
14:24:04 INFO  : 'ps7_post_config' command is executed.
14:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:04 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:04 INFO  : 'con' command is executed.
14:24:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:04 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:25:22 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:25:30 INFO  : Disconnected from the channel tcfchan#144.
14:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:25:40 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:25:45 INFO  : 'jtag frequency' command is executed.
14:25:45 INFO  : Context for 'APU' is selected.
14:25:45 INFO  : System reset is completed.
14:25:48 INFO  : 'after 3000' command is executed.
14:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:25:50 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:25:50 INFO  : Context for 'APU' is selected.
14:25:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:25:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:53 INFO  : Context for 'APU' is selected.
14:25:53 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:25:53 INFO  : 'ps7_init' command is executed.
14:25:53 INFO  : 'ps7_post_config' command is executed.
14:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:54 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:54 INFO  : 'con' command is executed.
14:25:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:25:54 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:27:04 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:28:03 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:28:14 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:28:23 INFO  : Disconnected from the channel tcfchan#145.
14:28:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:28:25 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:29:15 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:29:35 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:29:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:57 INFO  : 'jtag frequency' command is executed.
14:29:57 INFO  : Context for 'APU' is selected.
14:29:57 INFO  : System reset is completed.
14:30:00 INFO  : 'after 3000' command is executed.
14:30:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:30:02 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:30:02 INFO  : Context for 'APU' is selected.
14:30:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:02 INFO  : Context for 'APU' is selected.
14:30:02 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:30:03 INFO  : 'ps7_init' command is executed.
14:30:03 INFO  : 'ps7_post_config' command is executed.
14:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:03 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:03 INFO  : 'con' command is executed.
14:30:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:30:03 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:32:25 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:32:39 INFO  : Disconnected from the channel tcfchan#146.
14:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:33:00 INFO  : 'jtag frequency' command is executed.
14:33:00 INFO  : Context for 'APU' is selected.
14:33:00 INFO  : System reset is completed.
14:33:03 INFO  : 'after 3000' command is executed.
14:33:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:33:05 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:33:05 INFO  : Context for 'APU' is selected.
14:33:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:33:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:08 INFO  : Context for 'APU' is selected.
14:33:08 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:33:08 INFO  : 'ps7_init' command is executed.
14:33:08 INFO  : 'ps7_post_config' command is executed.
14:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:08 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:08 INFO  : 'con' command is executed.
14:33:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:33:08 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:33:20 INFO  : Disconnected from the channel tcfchan#147.
14:33:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:33:23 INFO  : 'jtag frequency' command is executed.
14:33:23 INFO  : Context for 'APU' is selected.
14:33:23 INFO  : System reset is completed.
14:33:26 INFO  : 'after 3000' command is executed.
14:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:33:28 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:33:28 INFO  : Context for 'APU' is selected.
14:33:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:33:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:31 INFO  : Context for 'APU' is selected.
14:33:31 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:33:31 INFO  : 'ps7_init' command is executed.
14:33:31 INFO  : 'ps7_post_config' command is executed.
14:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:32 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:32 INFO  : 'con' command is executed.
14:33:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:33:32 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:33:52 INFO  : Disconnected from the channel tcfchan#148.
14:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:33:56 INFO  : 'jtag frequency' command is executed.
14:33:56 INFO  : Context for 'APU' is selected.
14:33:56 INFO  : System reset is completed.
14:33:59 INFO  : 'after 3000' command is executed.
14:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:34:01 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:34:01 INFO  : Context for 'APU' is selected.
14:34:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:34:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:03 INFO  : Context for 'APU' is selected.
14:34:03 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:34:03 INFO  : 'ps7_init' command is executed.
14:34:03 INFO  : 'ps7_post_config' command is executed.
14:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:04 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:04 INFO  : 'con' command is executed.
14:34:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:34:04 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:35:15 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:35:20 INFO  : Disconnected from the channel tcfchan#149.
14:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:31 INFO  : 'jtag frequency' command is executed.
14:35:31 INFO  : Context for 'APU' is selected.
14:35:31 INFO  : System reset is completed.
14:35:34 INFO  : 'after 3000' command is executed.
14:35:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:35:36 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:35:36 INFO  : Context for 'APU' is selected.
14:35:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:35:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:38 INFO  : Context for 'APU' is selected.
14:35:38 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:35:39 INFO  : 'ps7_init' command is executed.
14:35:39 INFO  : 'ps7_post_config' command is executed.
14:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:39 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:39 INFO  : 'con' command is executed.
14:35:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:39 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:36:47 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:37:05 INFO  : Disconnected from the channel tcfchan#150.
14:37:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:08 INFO  : 'jtag frequency' command is executed.
14:37:08 INFO  : Context for 'APU' is selected.
14:37:08 INFO  : System reset is completed.
14:37:11 INFO  : 'after 3000' command is executed.
14:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:37:14 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:37:14 INFO  : Context for 'APU' is selected.
14:37:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:37:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:16 INFO  : Context for 'APU' is selected.
14:37:16 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:37:17 INFO  : 'ps7_init' command is executed.
14:37:17 INFO  : 'ps7_post_config' command is executed.
14:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:17 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:17 INFO  : 'con' command is executed.
14:37:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:37:17 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:38:48 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:39:05 INFO  : Disconnected from the channel tcfchan#151.
14:39:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:39:08 INFO  : 'jtag frequency' command is executed.
14:39:08 INFO  : Context for 'APU' is selected.
14:39:08 INFO  : System reset is completed.
14:39:11 INFO  : 'after 3000' command is executed.
14:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:39:13 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:39:14 INFO  : Context for 'APU' is selected.
14:39:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:39:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:16 INFO  : Context for 'APU' is selected.
14:39:16 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:39:16 INFO  : 'ps7_init' command is executed.
14:39:16 INFO  : 'ps7_post_config' command is executed.
14:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:17 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:17 INFO  : 'con' command is executed.
14:39:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:39:17 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:41:38 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:41:42 INFO  : Disconnected from the channel tcfchan#152.
14:41:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:45 INFO  : 'jtag frequency' command is executed.
14:41:45 INFO  : Context for 'APU' is selected.
14:41:45 INFO  : System reset is completed.
14:41:48 INFO  : 'after 3000' command is executed.
14:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:41:51 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:41:51 INFO  : Context for 'APU' is selected.
14:41:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:41:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:54 INFO  : Context for 'APU' is selected.
14:41:54 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:41:54 INFO  : 'ps7_init' command is executed.
14:41:54 INFO  : 'ps7_post_config' command is executed.
14:41:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:55 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:55 INFO  : 'con' command is executed.
14:41:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:55 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:44:09 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:44:20 INFO  : Disconnected from the channel tcfchan#153.
14:44:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:44:23 INFO  : 'jtag frequency' command is executed.
14:44:23 INFO  : Context for 'APU' is selected.
14:44:23 INFO  : System reset is completed.
14:44:26 INFO  : 'after 3000' command is executed.
14:44:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:44:28 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:44:28 INFO  : Context for 'APU' is selected.
14:44:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:44:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:31 INFO  : Context for 'APU' is selected.
14:44:31 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:44:31 INFO  : 'ps7_init' command is executed.
14:44:31 INFO  : 'ps7_post_config' command is executed.
14:44:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:32 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:32 INFO  : 'con' command is executed.
14:44:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:44:32 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:48:47 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:49:13 INFO  : Disconnected from the channel tcfchan#154.
14:49:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:17 INFO  : 'jtag frequency' command is executed.
14:49:17 INFO  : Context for 'APU' is selected.
14:49:17 INFO  : System reset is completed.
14:49:20 INFO  : 'after 3000' command is executed.
14:49:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:49:22 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:49:22 INFO  : Context for 'APU' is selected.
14:49:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:49:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:24 INFO  : Context for 'APU' is selected.
14:49:24 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:49:25 INFO  : 'ps7_init' command is executed.
14:49:25 INFO  : 'ps7_post_config' command is executed.
14:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:25 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:25 INFO  : 'con' command is executed.
14:49:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:25 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:51:21 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:52:12 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:52:22 INFO  : Disconnected from the channel tcfchan#155.
14:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:52:26 INFO  : 'jtag frequency' command is executed.
14:52:26 INFO  : Context for 'APU' is selected.
14:52:26 INFO  : System reset is completed.
14:52:29 INFO  : 'after 3000' command is executed.
14:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:52:32 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:52:32 INFO  : Context for 'APU' is selected.
14:52:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:52:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:34 INFO  : Context for 'APU' is selected.
14:52:34 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:52:34 INFO  : 'ps7_init' command is executed.
14:52:34 INFO  : 'ps7_post_config' command is executed.
14:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:35 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:35 INFO  : 'con' command is executed.
14:52:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:52:35 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:54:09 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
14:54:19 INFO  : Disconnected from the channel tcfchan#156.
14:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:21 INFO  : 'jtag frequency' command is executed.
14:54:21 INFO  : Context for 'APU' is selected.
14:54:21 INFO  : System reset is completed.
14:54:24 INFO  : 'after 3000' command is executed.
14:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:54:27 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:54:27 INFO  : Context for 'APU' is selected.
14:54:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:54:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:29 INFO  : Context for 'APU' is selected.
14:54:29 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:54:29 INFO  : 'ps7_init' command is executed.
14:54:29 INFO  : 'ps7_post_config' command is executed.
14:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:29 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:30 INFO  : 'con' command is executed.
14:54:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:30 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:55:15 INFO  : Disconnected from the channel tcfchan#157.
14:55:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:55:18 INFO  : 'jtag frequency' command is executed.
14:55:18 INFO  : Context for 'APU' is selected.
14:55:18 INFO  : System reset is completed.
14:55:21 INFO  : 'after 3000' command is executed.
14:55:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:55:23 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:55:23 INFO  : Context for 'APU' is selected.
14:55:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:55:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:25 INFO  : Context for 'APU' is selected.
14:55:25 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:55:26 INFO  : 'ps7_init' command is executed.
14:55:26 INFO  : 'ps7_post_config' command is executed.
14:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:26 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:26 INFO  : 'con' command is executed.
14:55:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:26 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:55:37 INFO  : Disconnected from the channel tcfchan#158.
14:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:55:40 INFO  : 'jtag frequency' command is executed.
14:55:40 INFO  : Context for 'APU' is selected.
14:55:40 INFO  : System reset is completed.
14:55:43 INFO  : 'after 3000' command is executed.
14:55:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:55:46 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
14:55:46 INFO  : Context for 'APU' is selected.
14:55:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:55:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:48 INFO  : Context for 'APU' is selected.
14:55:48 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
14:55:49 INFO  : 'ps7_init' command is executed.
14:55:49 INFO  : 'ps7_post_config' command is executed.
14:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:49 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:49 INFO  : 'con' command is executed.
14:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:49 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
14:56:32 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
15:04:56 INFO  : Disconnected from the channel tcfchan#159.
15:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:05:00 INFO  : 'jtag frequency' command is executed.
15:05:00 INFO  : Context for 'APU' is selected.
15:05:00 INFO  : System reset is completed.
15:05:03 INFO  : 'after 3000' command is executed.
15:05:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:05:05 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:05:05 INFO  : Context for 'APU' is selected.
15:05:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:05:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:07 INFO  : Context for 'APU' is selected.
15:05:07 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:05:08 INFO  : 'ps7_init' command is executed.
15:05:08 INFO  : 'ps7_post_config' command is executed.
15:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:08 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:08 INFO  : 'con' command is executed.
15:05:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:05:08 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:07:52 INFO  : Disconnected from the channel tcfchan#160.
15:08:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:08:14 INFO  : 'jtag frequency' command is executed.
15:08:14 INFO  : Context for 'APU' is selected.
15:08:14 INFO  : System reset is completed.
15:08:17 INFO  : 'after 3000' command is executed.
15:08:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:08:20 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:08:20 INFO  : Context for 'APU' is selected.
15:08:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:08:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:22 INFO  : Context for 'APU' is selected.
15:08:22 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:08:23 INFO  : 'ps7_init' command is executed.
15:08:23 INFO  : 'ps7_post_config' command is executed.
15:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:23 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:23 INFO  : 'con' command is executed.
15:08:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:08:23 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:11:26 INFO  : Disconnected from the channel tcfchan#161.
15:11:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:31 INFO  : 'jtag frequency' command is executed.
15:11:31 INFO  : Context for 'APU' is selected.
15:11:31 INFO  : System reset is completed.
15:11:34 INFO  : 'after 3000' command is executed.
15:11:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:11:37 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:11:37 INFO  : Context for 'APU' is selected.
15:11:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:11:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:39 INFO  : Context for 'APU' is selected.
15:11:39 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:11:39 INFO  : 'ps7_init' command is executed.
15:11:39 INFO  : 'ps7_post_config' command is executed.
15:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:40 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:40 INFO  : 'con' command is executed.
15:11:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:40 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
15:13:33 INFO  : Disconnected from the channel tcfchan#162.
15:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:38 INFO  : 'jtag frequency' command is executed.
15:13:38 INFO  : Context for 'APU' is selected.
15:13:38 INFO  : System reset is completed.
15:13:41 INFO  : 'after 3000' command is executed.
15:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:13:43 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
15:13:43 INFO  : Context for 'APU' is selected.
15:13:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:13:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:45 INFO  : Context for 'APU' is selected.
15:13:45 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
15:13:46 INFO  : 'ps7_init' command is executed.
15:13:46 INFO  : 'ps7_post_config' command is executed.
15:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:46 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:46 INFO  : 'con' command is executed.
15:13:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:46 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
