<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_dualUART_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_dualUART_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_dualUART_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_dualUART_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_med_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_med_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UART_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dualUART.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dualUART.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dualUART.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dualUART.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dualUART.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dualUART.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dualUART.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dualUART.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dualUART.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dualUART.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dualUART.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dualUART.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dualUART.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dualUART.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dualUART.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dualUART.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dualUART.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dualUART.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dualUART.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dualUART.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dualUART_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dualUART_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dualUART_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dualUART_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dualUART_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dualUART_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dualUART_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dualUART_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dualUART_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dualUART_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dualUART_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dualUART_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dualUART_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dualUART_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dualUART_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dualuart.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dualuart.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dualuart.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/dualUART_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/dualUART_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/dualUART_timesim.vhd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1582068647" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1582068647">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1582068779" xil_pn:in_ck="3546206211076801234" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1582068779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_dualUART.vhd"/>
      <outfile xil_pn:name="Test_med.vhd"/>
      <outfile xil_pn:name="UART.vhd"/>
      <outfile xil_pn:name="UART_FSM.vhd"/>
      <outfile xil_pn:name="UART_Rx.vhd"/>
      <outfile xil_pn:name="UART_Tx.vhd"/>
      <outfile xil_pn:name="dualUART.vhd"/>
      <outfile xil_pn:name="md.vhd"/>
      <outfile xil_pn:name="me.vhd"/>
      <outfile xil_pn:name="med.vhd"/>
      <outfile xil_pn:name="real_debounce.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1582068647" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2130956513995897136" xil_pn:start_ts="1582068647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582068647" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="41674630686540334" xil_pn:start_ts="1582068647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582068647" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-713145935576750670" xil_pn:start_ts="1582068647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582068783" xil_pn:in_ck="3546206211076801234" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1582068783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_dualUART.vhd"/>
      <outfile xil_pn:name="Test_med.vhd"/>
      <outfile xil_pn:name="UART.vhd"/>
      <outfile xil_pn:name="UART_FSM.vhd"/>
      <outfile xil_pn:name="UART_Rx.vhd"/>
      <outfile xil_pn:name="UART_Tx.vhd"/>
      <outfile xil_pn:name="dualUART.vhd"/>
      <outfile xil_pn:name="md.vhd"/>
      <outfile xil_pn:name="me.vhd"/>
      <outfile xil_pn:name="med.vhd"/>
      <outfile xil_pn:name="real_debounce.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1582068787" xil_pn:in_ck="3546206211076801234" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="622182669954620871" xil_pn:start_ts="1582068783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_dualUART_beh.prj"/>
      <outfile xil_pn:name="Test_dualUART_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1582068787" xil_pn:in_ck="1694804109206284959" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-69182089197949196" xil_pn:start_ts="1582068787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_dualUART_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1582077114" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1582077114">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1582077114" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4627679283548969500" xil_pn:start_ts="1582077114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582077114" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-713145935576750670" xil_pn:start_ts="1582077114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582077114" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1582077114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582077114" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1405960294953824542" xil_pn:start_ts="1582077114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582077114" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1582077114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582077114" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4927610156914924804" xil_pn:start_ts="1582077114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582077124" xil_pn:in_ck="9057594805468126044" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6803261769899078940" xil_pn:start_ts="1582077114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dualUART.lso"/>
      <outfile xil_pn:name="dualUART.ngc"/>
      <outfile xil_pn:name="dualUART.ngr"/>
      <outfile xil_pn:name="dualUART.prj"/>
      <outfile xil_pn:name="dualUART.stx"/>
      <outfile xil_pn:name="dualUART.syr"/>
      <outfile xil_pn:name="dualUART.xst"/>
      <outfile xil_pn:name="dualUART_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1582077124" xil_pn:in_ck="2837969114260345361" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5906398930574561798" xil_pn:start_ts="1582077124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582077132" xil_pn:in_ck="5530241401916650169" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4682721153181162365" xil_pn:start_ts="1582077124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dualUART.bld"/>
      <outfile xil_pn:name="dualUART.ngd"/>
      <outfile xil_pn:name="dualUART_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1582077143" xil_pn:in_ck="5530241401916650170" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1582077132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dualUART.pcf"/>
      <outfile xil_pn:name="dualUART_map.map"/>
      <outfile xil_pn:name="dualUART_map.mrp"/>
      <outfile xil_pn:name="dualUART_map.ncd"/>
      <outfile xil_pn:name="dualUART_map.ngm"/>
      <outfile xil_pn:name="dualUART_map.xrpt"/>
      <outfile xil_pn:name="dualUART_summary.xml"/>
      <outfile xil_pn:name="dualUART_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1582077160" xil_pn:in_ck="3152846304464998099" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1582077143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dualUART.ncd"/>
      <outfile xil_pn:name="dualUART.pad"/>
      <outfile xil_pn:name="dualUART.par"/>
      <outfile xil_pn:name="dualUART.ptwx"/>
      <outfile xil_pn:name="dualUART.unroutes"/>
      <outfile xil_pn:name="dualUART.xpi"/>
      <outfile xil_pn:name="dualUART_pad.csv"/>
      <outfile xil_pn:name="dualUART_pad.txt"/>
      <outfile xil_pn:name="dualUART_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1582070825" xil_pn:in_ck="5238062908589948581" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1582070814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dualUART.ut"/>
      <outfile xil_pn:name="dualuart.bgn"/>
      <outfile xil_pn:name="dualuart.bit"/>
      <outfile xil_pn:name="dualuart.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1582077169" xil_pn:in_ck="5238062908589948581" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="936200339556280445" xil_pn:start_ts="1582077160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/dualUART_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/dualUART_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/dualUART_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1582077169" xil_pn:in_ck="-2443949252440100217" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1582077169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_dualUART.vhd"/>
      <outfile xil_pn:name="Test_med.vhd"/>
      <outfile xil_pn:name="netgen/par/dualUART_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/dualUART_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1582077172" xil_pn:in_ck="4252616058399270977" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-8173427647458720409" xil_pn:start_ts="1582077169">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1582077160" xil_pn:in_ck="5530241401916650038" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1582077154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dualUART.twr"/>
      <outfile xil_pn:name="dualUART.twx"/>
    </transform>
  </transforms>

</generated_project>
