library ieee;
use ieee.std_logic_1164.all;

entity xnor_gate is
  port (
    input1 : in std_logic;
    input2 : in std_logic;
    output1 : out std_logic
  );
end xnor_gate;

architecture rtl of xnor_gate is 
begin
  output1 <= input1 xnor input2;
end rtl;