// Seed: 382374076
module module_0 (
    output wire id_0,
    output wire id_1,
    input  tri0 id_2
);
  assign id_0 = id_2 ? id_2 ? 1 : 1 : id_2 * -1 + id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd4,
    parameter id_2 = 32'd3
) (
    input wor id_0,
    input supply0 _id_1,
    input tri0 _id_2,
    input supply1 id_3,
    input tri id_4,
    output tri1 id_5,
    output uwire id_6,
    output supply1 id_7
);
  logic [id_1 : id_2] id_9;
  ;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_10;
  ;
endmodule
