
*** Running vivado
    with args -log system_control_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_control_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_control_0_0.tcl -notrace
Command: synth_design -top system_control_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 381.871 ; gain = 99.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_control_0_0' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ip/system_control_0_0/synth/system_control_0_0.vhd:71]
INFO: [Synth 8-3491] module 'control' declared at 'f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/f438/control.vhd:13' bound to instance 'U0' of component 'control' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ip/system_control_0_0/synth/system_control_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'control' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/f438/control.vhd:27]
WARNING: [Synth 8-614] signal 'ok' is read in the process but is not in the sensitivity list [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/f438/control.vhd:63]
WARNING: [Synth 8-614] signal 'ok' is read in the process but is not in the sensitivity list [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/f438/control.vhd:73]
WARNING: [Synth 8-614] signal 'Switches' is read in the process but is not in the sensitivity list [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/f438/control.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'control' (1#1) [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/f438/control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'system_control_0_0' (2#1) [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ip/system_control_0_0/synth/system_control_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 436.965 ; gain = 154.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 436.965 ; gain = 154.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 436.965 ; gain = 154.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 785.168 ; gain = 1.859
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 785.168 ; gain = 502.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 785.168 ; gain = 502.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 785.168 ; gain = 502.742
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "options1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "options2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "options3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ok" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "options1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "options2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "options3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ok" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Leds_reg' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/f438/control.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'en_reg' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/f438/control.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'options0_reg' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/f438/control.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'options1_reg' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/f438/control.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'options2_reg' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/f438/control.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'options3_reg' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/f438/control.vhd:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 785.168 ; gain = 502.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/Leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/options1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/options2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/options3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[30]' (FDRE) to 'U0/sele_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[29]' (FDRE) to 'U0/sele_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[28]' (FDRE) to 'U0/sele_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[27]' (FDRE) to 'U0/sele_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[26]' (FDRE) to 'U0/sele_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[25]' (FDRE) to 'U0/sele_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[24]' (FDRE) to 'U0/sele_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[23]' (FDRE) to 'U0/sele_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[22]' (FDRE) to 'U0/sele_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[21]' (FDRE) to 'U0/sele_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[20]' (FDRE) to 'U0/sele_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[19]' (FDRE) to 'U0/sele_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[18]' (FDRE) to 'U0/sele_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[17]' (FDRE) to 'U0/sele_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[16]' (FDRE) to 'U0/sele_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[15]' (FDRE) to 'U0/sele_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[14]' (FDRE) to 'U0/sele_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[13]' (FDRE) to 'U0/sele_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[12]' (FDRE) to 'U0/sele_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[11]' (FDRE) to 'U0/sele_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[10]' (FDRE) to 'U0/sele_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[9]' (FDRE) to 'U0/sele_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[8]' (FDRE) to 'U0/sele_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[7]' (FDRE) to 'U0/sele_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[6]' (FDRE) to 'U0/sele_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[5]' (FDRE) to 'U0/sele_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[4]' (FDRE) to 'U0/sele_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[3]' (FDRE) to 'U0/sele_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/sele_reg[2]' (FDRE) to 'U0/sele_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sele_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/Leds_reg[7]' (LD) to 'U0/Leds_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/Leds_reg[6]' (LD) to 'U0/Leds_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/Leds_reg[5]' (LD) to 'U0/Leds_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Leds_reg[4] )
INFO: [Synth 8-3332] Sequential element (U0/Leds_reg[4]) is unused and will be removed from module system_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[31]) is unused and will be removed from module system_control_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 785.168 ; gain = 502.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 789.691 ; gain = 507.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 789.691 ; gain = 507.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 799.727 ; gain = 517.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 799.727 ; gain = 517.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 799.727 ; gain = 517.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 799.727 ; gain = 517.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 799.727 ; gain = 517.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 799.727 ; gain = 517.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 799.727 ; gain = 517.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT2 |     4|
|3     |LUT3 |     4|
|4     |LUT4 |     1|
|5     |LUT6 |     2|
|6     |FDRE |     3|
|7     |LD   |    20|
|8     |LDC  |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    43|
|2     |  U0     |control |    43|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 799.727 ; gain = 517.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 799.727 ; gain = 169.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 799.727 ; gain = 517.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LD => LDCE: 16 instances
  LD => LDCE (inverted pins: G): 4 instances
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 814.055 ; gain = 537.570
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/work/zynq_work2020/Zedboard_lab2020/audio/audio.runs/system_control_0_0_synth_1/system_control_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ip/system_control_0_0/system_control_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/work/zynq_work2020/Zedboard_lab2020/audio/audio.runs/system_control_0_0_synth_1/system_control_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_control_0_0_utilization_synth.rpt -pb system_control_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 814.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 30 22:14:25 2020...
