INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Git_Projects/EECS_542_SeniorDesignProject/VHDL Files/Basic_Gates.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inverter
INFO: [VRFC 10-307] analyzing entity ANDGate
INFO: [VRFC 10-307] analyzing entity ORGate
INFO: [VRFC 10-307] analyzing entity NORGate
INFO: [VRFC 10-307] analyzing entity XORGate
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Git_Projects/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplexer_2to1
WARNING: [VRFC 10-280] actual for formal port b is neither a static name nor a globally static expression [D:/Documents/Git_Projects/EECS_542_SeniorDesignProject/VHDL Files/Multiplexers.vhd:27]
INFO: [VRFC 10-307] analyzing entity Multiplexer_4to1
INFO: [VRFC 10-307] analyzing entity Multiplexer_8to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Git_Projects/EECS_542_SeniorDesignProject/Vivado_Projects/Senior_Design_For_OK/Senior_Design_For_OK.srcs/sources_1/imports/VHDL Entities/Clock_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Divider
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Git_Projects/EECS_542_SeniorDesignProject/VHDL Files/EECS_542_Clock_Block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EECS_542_Clock_Block
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Git_Projects/EECS_542_SeniorDesignProject/Vivado_Projects/Senior_Design_For_OK/Senior_Design_For_OK.srcs/sources_1/imports/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Git_Projects/EECS_542_SeniorDesignProject/Vivado_Projects/Senior_Design_For_OK/Senior_Design_For_OK.srcs/sources_1/imports/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Git_Projects/EECS_542_SeniorDesignProject/Vivado_Projects/Senior_Design_For_OK/Senior_Design_For_OK.srcs/sources_1/imports/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Git_Projects/EECS_542_SeniorDesignProject/VHDL Files/EECS_542_Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EECS_542_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Git_Projects/EECS_542_SeniorDesignProject/Vivado_Projects/Senior_Design_For_OK/Senior_Design_For_OK.srcs/sources_1/imports/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Git_Projects/EECS_542_SeniorDesignProject/Vivado_Projects/Senior_Design_For_OK/Senior_Design_For_OK.srcs/sim_1/imports/VHDL Files/TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_tb
