#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr 15 14:45:54 2019
# Process ID: 1148
# Current directory: D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.runs/synth_1
# Command line: vivado.exe -log DDS.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DDS.tcl
# Log file: D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.runs/synth_1/DDS.vds
# Journal file: D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DDS.tcl -notrace
Command: synth_design -top DDS -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 402.523 ; gain = 98.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DDS' [D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.srcs/sources_1/new/DDS.v:23]
INFO: [Synth 8-638] synthesizing module 'PhaseAdder' [D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.srcs/sources_1/new/PhaseAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PhaseAdder' (1#1) [D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.srcs/sources_1/new/PhaseAdder.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'phase' does not match port width (12) of module 'PhaseAdder' [D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.srcs/sources_1/new/DDS.v:35]
INFO: [Synth 8-638] synthesizing module 'DDS_ROM' [D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.runs/synth_1/.Xil/Vivado-1148-LAPTOP-87VRH6PD/realtime/DDS_ROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DDS_ROM' (2#1) [D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.runs/synth_1/.Xil/Vivado-1148-LAPTOP-87VRH6PD/realtime/DDS_ROM_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'a' does not match port width (12) of module 'DDS_ROM' [D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.srcs/sources_1/new/DDS.v:39]
INFO: [Synth 8-256] done synthesizing module 'DDS' (3#1) [D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.srcs/sources_1/new/DDS.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 453.828 ; gain = 149.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 453.828 ; gain = 149.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.runs/synth_1/.Xil/Vivado-1148-LAPTOP-87VRH6PD/dcp1/DDS_ROM_in_context.xdc] for cell 'u_DDS'
Finished Parsing XDC File [D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.runs/synth_1/.Xil/Vivado-1148-LAPTOP-87VRH6PD/dcp1/DDS_ROM_in_context.xdc] for cell 'u_DDS'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 787.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 787.996 ; gain = 484.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 787.996 ; gain = 484.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_DDS. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 787.996 ; gain = 484.117
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element phase_reg_reg was removed.  [D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.srcs/sources_1/new/PhaseAdder.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 787.996 ; gain = 484.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element u_PhaseAdder/phase_reg_reg was removed.  [D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.srcs/sources_1/new/PhaseAdder.v:31]
WARNING: [Synth 8-3332] Sequential element (u_PhaseAdder/phase_reg_reg[2]) is unused and will be removed from module DDS.
WARNING: [Synth 8-3332] Sequential element (u_PhaseAdder/phase_reg_reg[3]) is unused and will be removed from module DDS.
WARNING: [Synth 8-3332] Sequential element (u_PhaseAdder/phase_reg_reg[4]) is unused and will be removed from module DDS.
WARNING: [Synth 8-3332] Sequential element (u_PhaseAdder/phase_reg_reg[5]) is unused and will be removed from module DDS.
WARNING: [Synth 8-3332] Sequential element (u_PhaseAdder/phase_reg_reg[6]) is unused and will be removed from module DDS.
WARNING: [Synth 8-3332] Sequential element (u_PhaseAdder/phase_reg_reg[7]) is unused and will be removed from module DDS.
WARNING: [Synth 8-3332] Sequential element (u_PhaseAdder/phase_reg_reg[8]) is unused and will be removed from module DDS.
WARNING: [Synth 8-3332] Sequential element (u_PhaseAdder/phase_reg_reg[9]) is unused and will be removed from module DDS.
WARNING: [Synth 8-3332] Sequential element (u_PhaseAdder/phase_reg_reg[10]) is unused and will be removed from module DDS.
WARNING: [Synth 8-3332] Sequential element (u_PhaseAdder/phase_reg_reg[11]) is unused and will be removed from module DDS.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 787.996 ; gain = 484.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 797.008 ; gain = 493.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 797.008 ; gain = 493.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 816.070 ; gain = 512.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 816.070 ; gain = 512.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 816.070 ; gain = 512.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 816.070 ; gain = 512.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 816.070 ; gain = 512.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 816.070 ; gain = 512.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 816.070 ; gain = 512.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DDS_ROM       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DDS_ROM |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |     1|
|4     |LUT2    |     2|
|5     |FDCE    |     2|
|6     |IBUF    |     4|
|7     |OBUF    |    12|
+------+--------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |    34|
|2     |  u_PhaseAdder |PhaseAdder |     5|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 816.070 ; gain = 512.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 816.070 ; gain = 178.023
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 816.070 ; gain = 512.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 819.531 ; gain = 527.125
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Xilinx_Vivoda/DDS_Sin/DDS_Sin.runs/synth_1/DDS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DDS_utilization_synth.rpt -pb DDS_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 819.875 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 14:46:41 2019...
