

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 12 16:21:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrixmul
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  2.797 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.307 us|  0.307 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       21|       21|         6|          2|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     2|        -|       -|    -|
|Expression           |        -|     -|        0|     125|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     0|        0|      40|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     141|    -|
|Register             |        -|     -|       48|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     2|       48|     306|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln54_1_fu_183_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln54_fu_195_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln56_fu_293_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln60_2_fu_271_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln60_3_fu_282_p2     |         +|   0|  0|  12|           4|           3|
    |add_ln60_4_fu_322_p2     |         +|   0|  0|  12|           4|           4|
    |empty_7_fu_241_p2        |         +|   0|  0|  12|           4|           1|
    |empty_8_fu_252_p2        |         +|   0|  0|  12|           4|           2|
    |empty_6_fu_235_p2        |         -|   0|  0|  12|           4|           4|
    |ap_condition_174         |       and|   0|  0|   2|           1|           1|
    |icmp_ln54_fu_177_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln56_fu_201_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln54_1_fu_215_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_fu_207_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 125|          41|          31|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |a_address0                            |  14|          3|    4|         12|
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |b_address0                            |  14|          3|    4|         12|
    |i_fu_62                               |   9|          2|    2|          4|
    |indvar_flatten_fu_66                  |   9|          2|    4|          8|
    |j_fu_58                               |   9|          2|    2|          4|
    |reg_149                               |   9|          2|    8|         16|
    |reg_154                               |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 141|         31|   44|         97|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln60_4_reg_448                |  4|   0|    4|          0|
    |add_ln60_4_reg_448_pp0_iter1_reg  |  4|   0|    4|          0|
    |ap_CS_fsm                         |  2|   0|    2|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |empty_6_reg_407                   |  4|   0|    4|          0|
    |i_fu_62                           |  2|   0|    2|          0|
    |icmp_ln54_reg_398                 |  1|   0|    1|          0|
    |indvar_flatten_fu_66              |  4|   0|    4|          0|
    |j_fu_58                           |  2|   0|    2|          0|
    |reg_149                           |  8|   0|    8|          0|
    |reg_154                           |  8|   0|    8|          0|
    |select_ln54_reg_402               |  2|   0|    2|          0|
    |zext_ln60_reg_423                 |  2|   0|    4|          2|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 48|   0|   50|          2|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|a_address1    |  out|    4|   ap_memory|             a|         array|
|a_ce1         |  out|    1|   ap_memory|             a|         array|
|a_q1          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|b_address1    |  out|    4|   ap_memory|             b|         array|
|b_ce1         |  out|    1|   ap_memory|             b|         array|
|b_q1          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln48 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Design_Optimization/lab1/matrixmul.cpp:48]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln54 = store i4 0, i4 %indvar_flatten" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 19 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln54 = store i2 0, i2 %i" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 20 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln54 = store i2 0, i2 %j" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 21 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 22 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "%icmp_ln54 = icmp_eq  i4 %indvar_flatten_load, i4 9" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 24 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln54_1 = add i4 %indvar_flatten_load, i4 1" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 25 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc29, void %for.end31" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 26 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 27 'load' 'j_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 28 'load' 'i_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.43ns)   --->   "%add_ln54 = add i2 %i_load, i2 1" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 29 'add' 'add_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.34ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j_load, i2 3" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 30 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln54 = select i1 %icmp_ln56, i2 0, i2 %j_load" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 31 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.27ns)   --->   "%select_ln54_1 = select i1 %icmp_ln56, i2 %add_ln54, i2 %i_load" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 32 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%select_ln54_1_cast = zext i2 %select_ln54_1" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 33 'zext' 'select_ln54_1_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln54_1, i2 0" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 34 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%empty_6 = sub i4 %tmp, i4 %select_ln54_1_cast" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 35 'sub' 'empty_6' <Predicate = (!icmp_ln54)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%empty_7 = add i4 %empty_6, i4 1" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 36 'add' 'empty_7' <Predicate = (!icmp_ln54)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast4 = zext i4 %empty_7" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 37 'zext' 'p_cast4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %p_cast4" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 38 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.70ns)   --->   "%empty_8 = add i4 %empty_6, i4 2" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 39 'add' 'empty_8' <Predicate = (!icmp_ln54)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast5 = zext i4 %empty_8" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 40 'zext' 'p_cast5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 %p_cast5" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 41 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i2 %select_ln54" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 42 'zext' 'zext_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i2 %select_ln54" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 43 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.57ns)   --->   "%add_ln60_2 = add i3 %zext_ln60_1, i3 3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 44 'add' 'add_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i3 %add_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 45 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 46 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln60_3 = add i4 %zext_ln60, i4 6" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 47 'add' 'add_ln60_3' <Predicate = (!icmp_ln54)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i4 %add_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 48 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 49 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.66ns)   --->   "%a_load_1 = load i4 %a_addr_1" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 50 'load' 'a_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 51 [2/2] (0.66ns)   --->   "%a_load_2 = load i4 %a_addr_2" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 51 'load' 'a_load_2' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 52 [2/2] (0.66ns)   --->   "%b_load_1 = load i4 %b_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 52 'load' 'b_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 53 [2/2] (0.66ns)   --->   "%b_load_2 = load i4 %b_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 53 'load' 'b_load_2' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 54 [1/1] (0.43ns)   --->   "%add_ln56 = add i2 %select_ln54, i2 1" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 54 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln56 = store i4 %add_ln54_1, i4 %indvar_flatten" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 55 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln56 = store i2 %select_ln54_1, i2 %i" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 56 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln56 = store i2 %add_ln56, i2 %j" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 57 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_6" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 58 'zext' 'p_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %p_cast" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 59 'getelementptr' 'a_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i2 %select_ln54" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 60 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln56" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 61 'getelementptr' 'b_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln60_4 = add i4 %empty_6, i4 %zext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 62 'add' 'add_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [2/2] (0.66ns)   --->   "%a_load = load i4 %a_addr" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 63 'load' 'a_load' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 64 [1/2] (0.66ns)   --->   "%a_load_1 = load i4 %a_addr_1" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 64 'load' 'a_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 65 [1/2] (0.66ns)   --->   "%a_load_2 = load i4 %a_addr_2" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 65 'load' 'a_load_2' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %a_load_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 66 'sext' 'sext_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (0.66ns)   --->   "%b_load = load i4 %b_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 67 'load' 'b_load' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 68 [1/2] (0.66ns)   --->   "%b_load_1 = load i4 %b_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 68 'load' 'b_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 69 [1/2] (0.66ns)   --->   "%b_load_2 = load i4 %b_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 69 'load' 'b_load_2' <Predicate = (!icmp_ln54)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %b_load_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 70 'sext' 'sext_ln60_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 71 [3/3] (0.99ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 71 'mul' 'mul_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 72 [1/2] (0.66ns)   --->   "%a_load = load i4 %a_addr" [Design_Optimization/lab1/matrixmul.cpp:54]   --->   Operation 72 'load' 'a_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %a_load_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 73 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (0.66ns)   --->   "%b_load = load i4 %b_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 74 'load' 'b_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %b_load_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 75 'sext' 'sext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_4, i16 %sext_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 76 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [2/3] (0.99ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 77 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %a_load" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 78 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %b_load" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 79 'sext' 'sext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.55ns)   --->   "%mul_ln60 = mul i16 %sext_ln60_3, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 80 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_4, i16 %sext_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 81 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 82 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 83 'add' 'add_ln60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [Design_Optimization/lab1/matrixmul.cpp:65]   --->   Operation 96 'ret' 'ret_ln65' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 84 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_4, i16 %sext_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 84 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 85 'add' 'add_ln60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 86 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.32>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 88 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i4 %add_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 89 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 90 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/matrixmul/solution3/directives.tcl:8]   --->   Operation 91 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 92 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 93 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 94 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_1, i4 %res_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 94 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [Design_Optimization/lab1/matrixmul.cpp:56]   --->   Operation 95 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 0100000]
i                   (alloca           ) [ 0100000]
indvar_flatten      (alloca           ) [ 0100000]
spectopmodule_ln48  (spectopmodule    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
store_ln54          (store            ) [ 0000000]
store_ln54          (store            ) [ 0000000]
store_ln54          (store            ) [ 0000000]
br_ln54             (br               ) [ 0000000]
indvar_flatten_load (load             ) [ 0000000]
icmp_ln54           (icmp             ) [ 0111100]
add_ln54_1          (add              ) [ 0000000]
br_ln54             (br               ) [ 0000000]
j_load              (load             ) [ 0000000]
i_load              (load             ) [ 0000000]
add_ln54            (add              ) [ 0000000]
icmp_ln56           (icmp             ) [ 0000000]
select_ln54         (select           ) [ 0010000]
select_ln54_1       (select           ) [ 0000000]
select_ln54_1_cast  (zext             ) [ 0000000]
tmp                 (bitconcatenate   ) [ 0000000]
empty_6             (sub              ) [ 0010000]
empty_7             (add              ) [ 0000000]
p_cast4             (zext             ) [ 0000000]
a_addr_1            (getelementptr    ) [ 0010000]
empty_8             (add              ) [ 0000000]
p_cast5             (zext             ) [ 0000000]
a_addr_2            (getelementptr    ) [ 0010000]
zext_ln60           (zext             ) [ 0010000]
zext_ln60_1         (zext             ) [ 0000000]
add_ln60_2          (add              ) [ 0000000]
zext_ln60_2         (zext             ) [ 0000000]
b_addr_1            (getelementptr    ) [ 0010000]
add_ln60_3          (add              ) [ 0000000]
zext_ln60_3         (zext             ) [ 0000000]
b_addr_2            (getelementptr    ) [ 0010000]
add_ln56            (add              ) [ 0000000]
store_ln56          (store            ) [ 0000000]
store_ln56          (store            ) [ 0000000]
store_ln56          (store            ) [ 0000000]
p_cast              (zext             ) [ 0000000]
a_addr              (getelementptr    ) [ 0101000]
zext_ln56           (zext             ) [ 0000000]
b_addr              (getelementptr    ) [ 0101000]
add_ln60_4          (add              ) [ 0111111]
a_load_1            (load             ) [ 0101000]
a_load_2            (load             ) [ 0000000]
sext_ln60_2         (sext             ) [ 0111100]
b_load_1            (load             ) [ 0101000]
b_load_2            (load             ) [ 0000000]
sext_ln60_5         (sext             ) [ 0111100]
a_load              (load             ) [ 0010100]
sext_ln60_1         (sext             ) [ 0110110]
b_load              (load             ) [ 0010100]
sext_ln60_4         (sext             ) [ 0110110]
sext_ln60           (sext             ) [ 0000000]
sext_ln60_3         (sext             ) [ 0000000]
mul_ln60            (mul              ) [ 0100010]
mul_ln60_2          (mul              ) [ 0100010]
mul_ln60_1          (mul              ) [ 0010001]
add_ln60            (add              ) [ 0010001]
specloopname_ln0    (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
zext_ln60_4         (zext             ) [ 0000000]
res_addr            (getelementptr    ) [ 0000000]
specpipeline_ln8    (specpipeline     ) [ 0000000]
specloopname_ln56   (specloopname     ) [ 0000000]
add_ln60_1          (add              ) [ 0000000]
store_ln60          (store            ) [ 0000000]
br_ln56             (br               ) [ 0000000]
ret_ln65            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="a_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="a_addr_2_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="4" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="b_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="b_addr_2_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="4" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="0"/>
<pin id="103" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="104" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
<pin id="106" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/1 a_load_2/1 a_load/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
<pin id="117" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load_1/1 b_load_2/1 b_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="a_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="b_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="2" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="res_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln60_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/6 "/>
</bind>
</comp>

<comp id="149" class="1005" name="reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load_1 a_load "/>
</bind>
</comp>

<comp id="154" class="1005" name="reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_1 b_load "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln54_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln54_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln54_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_flatten_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln54_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln54_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln54_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln56_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln54_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="0" index="2" bw="2" slack="0"/>
<pin id="211" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln54_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="2" slack="0"/>
<pin id="218" dir="0" index="2" bw="2" slack="0"/>
<pin id="219" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln54_1_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln54_1_cast/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="2" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="empty_6_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="empty_7_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_cast4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="empty_8_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_8/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_cast5_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln60_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln60_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="0"/>
<pin id="269" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln60_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="3" slack="0"/>
<pin id="274" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln60_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln60_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_3/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln60_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln56_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln56_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln56_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="2" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln56_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="0" index="1" bw="2" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln56_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln60_4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="0" index="1" bw="2" slack="1"/>
<pin id="325" dir="1" index="2" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_4/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln60_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln60_5_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_5/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln60_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln60_4_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="1"/>
<pin id="340" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_4/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sext_ln60_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln60_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_3/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="mul_ln60_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln60_4_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="4"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/6 "/>
</bind>
</comp>

<comp id="360" class="1007" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="0" index="2" bw="16" slack="0"/>
<pin id="364" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_2/2 add_ln60/4 "/>
</bind>
</comp>

<comp id="368" class="1007" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="0" index="2" bw="16" slack="0"/>
<pin id="372" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_1/3 add_ln60_1/5 "/>
</bind>
</comp>

<comp id="377" class="1005" name="j_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="391" class="1005" name="indvar_flatten_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="398" class="1005" name="icmp_ln54_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="402" class="1005" name="select_ln54_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="1"/>
<pin id="404" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54 "/>
</bind>
</comp>

<comp id="407" class="1005" name="empty_6_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="1"/>
<pin id="409" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_6 "/>
</bind>
</comp>

<comp id="413" class="1005" name="a_addr_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="1"/>
<pin id="415" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="a_addr_2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="zext_ln60_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="1"/>
<pin id="425" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60 "/>
</bind>
</comp>

<comp id="428" class="1005" name="b_addr_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="1"/>
<pin id="430" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="b_addr_2_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="1"/>
<pin id="435" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="438" class="1005" name="a_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="1"/>
<pin id="440" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="443" class="1005" name="b_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="1"/>
<pin id="445" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="add_ln60_4_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="4"/>
<pin id="450" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="add_ln60_4 "/>
</bind>
</comp>

<comp id="453" class="1005" name="sext_ln60_2_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="1"/>
<pin id="455" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_2 "/>
</bind>
</comp>

<comp id="458" class="1005" name="sext_ln60_5_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="1"/>
<pin id="460" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_5 "/>
</bind>
</comp>

<comp id="463" class="1005" name="sext_ln60_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="1"/>
<pin id="465" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="sext_ln60_4_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="1"/>
<pin id="470" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_4 "/>
</bind>
</comp>

<comp id="473" class="1005" name="mul_ln60_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="1"/>
<pin id="475" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60 "/>
</bind>
</comp>

<comp id="478" class="1005" name="add_ln60_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="1"/>
<pin id="480" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="38" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="107"><net_src comp="70" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="108"><net_src comp="77" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="118"><net_src comp="84" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="119"><net_src comp="91" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="120" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="135"><net_src comp="127" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="98" pin="7"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="98" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="109" pin="7"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="109" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="189" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="189" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="201" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="195" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="192" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="215" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="223" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="256"><net_src comp="235" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="266"><net_src comp="207" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="207" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="286"><net_src comp="263" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="297"><net_src comp="207" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="183" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="215" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="293" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="329"><net_src comp="98" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="109" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="149" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="154" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="149" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="154" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="365"><net_src comp="330" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="326" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="350" pin="2"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="338" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="334" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="360" pin="3"/><net_sink comp="368" pin=2"/></net>

<net id="376"><net_src comp="368" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="380"><net_src comp="58" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="387"><net_src comp="62" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="394"><net_src comp="66" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="401"><net_src comp="177" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="207" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="410"><net_src comp="235" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="416"><net_src comp="70" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="421"><net_src comp="77" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="426"><net_src comp="263" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="431"><net_src comp="84" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="436"><net_src comp="91" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="441"><net_src comp="120" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="446"><net_src comp="127" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="451"><net_src comp="322" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="456"><net_src comp="326" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="461"><net_src comp="330" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="466"><net_src comp="334" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="471"><net_src comp="338" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="476"><net_src comp="350" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="481"><net_src comp="360" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="368" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {6 }
 - Input state : 
	Port: matrixmul : a | {1 2 3 }
	Port: matrixmul : b | {1 2 3 }
  - Chain level:
	State 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		indvar_flatten_load : 1
		icmp_ln54 : 2
		add_ln54_1 : 2
		br_ln54 : 3
		j_load : 1
		i_load : 1
		add_ln54 : 2
		icmp_ln56 : 2
		select_ln54 : 3
		select_ln54_1 : 3
		select_ln54_1_cast : 4
		tmp : 4
		empty_6 : 5
		empty_7 : 6
		p_cast4 : 7
		a_addr_1 : 8
		empty_8 : 6
		p_cast5 : 7
		a_addr_2 : 8
		zext_ln60 : 4
		zext_ln60_1 : 4
		add_ln60_2 : 5
		zext_ln60_2 : 6
		b_addr_1 : 7
		add_ln60_3 : 5
		zext_ln60_3 : 6
		b_addr_2 : 7
		a_load_1 : 9
		a_load_2 : 9
		b_load_1 : 8
		b_load_2 : 8
		add_ln56 : 4
		store_ln56 : 3
		store_ln56 : 4
		store_ln56 : 5
	State 2
		a_addr : 1
		b_addr : 1
		a_load : 2
		sext_ln60_2 : 1
		b_load : 2
		sext_ln60_5 : 1
		mul_ln60_2 : 2
	State 3
		mul_ln60_1 : 1
	State 4
		mul_ln60 : 1
		add_ln60 : 2
	State 5
		add_ln60_1 : 1
	State 6
		res_addr : 1
		store_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln54_1_fu_183     |    0    |    0    |    12   |
|          |      add_ln54_fu_195      |    0    |    0    |    9    |
|          |       empty_7_fu_241      |    0    |    0    |    12   |
|    add   |       empty_8_fu_252      |    0    |    0    |    12   |
|          |     add_ln60_2_fu_271     |    0    |    0    |    10   |
|          |     add_ln60_3_fu_282     |    0    |    0    |    12   |
|          |      add_ln56_fu_293      |    0    |    0    |    9    |
|          |     add_ln60_4_fu_322     |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln60_fu_350      |    0    |    0    |    40   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln54_fu_177     |    0    |    0    |    9    |
|          |      icmp_ln56_fu_201     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|    sub   |       empty_6_fu_235      |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|  select  |     select_ln54_fu_207    |    0    |    0    |    2    |
|          |    select_ln54_1_fu_215   |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_360        |    1    |    0    |    0    |
|          |         grp_fu_368        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          | select_ln54_1_cast_fu_223 |    0    |    0    |    0    |
|          |       p_cast4_fu_247      |    0    |    0    |    0    |
|          |       p_cast5_fu_258      |    0    |    0    |    0    |
|          |      zext_ln60_fu_263     |    0    |    0    |    0    |
|   zext   |     zext_ln60_1_fu_267    |    0    |    0    |    0    |
|          |     zext_ln60_2_fu_277    |    0    |    0    |    0    |
|          |     zext_ln60_3_fu_288    |    0    |    0    |    0    |
|          |       p_cast_fu_314       |    0    |    0    |    0    |
|          |      zext_ln56_fu_318     |    0    |    0    |    0    |
|          |     zext_ln60_4_fu_356    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_227        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln60_2_fu_326    |    0    |    0    |    0    |
|          |     sext_ln60_5_fu_330    |    0    |    0    |    0    |
|   sext   |     sext_ln60_1_fu_334    |    0    |    0    |    0    |
|          |     sext_ln60_4_fu_338    |    0    |    0    |    0    |
|          |      sext_ln60_fu_342     |    0    |    0    |    0    |
|          |     sext_ln60_3_fu_346    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   161   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_413   |    4   |
|   a_addr_2_reg_418   |    4   |
|    a_addr_reg_438    |    4   |
|  add_ln60_4_reg_448  |    4   |
|   add_ln60_reg_478   |   16   |
|   b_addr_1_reg_428   |    4   |
|   b_addr_2_reg_433   |    4   |
|    b_addr_reg_443    |    4   |
|    empty_6_reg_407   |    4   |
|       i_reg_384      |    2   |
|   icmp_ln54_reg_398  |    1   |
|indvar_flatten_reg_391|    4   |
|       j_reg_377      |    2   |
|   mul_ln60_reg_473   |   16   |
|        reg_149       |    8   |
|        reg_154       |    8   |
|  select_ln54_reg_402 |    2   |
|  sext_ln60_1_reg_463 |   16   |
|  sext_ln60_2_reg_453 |   16   |
|  sext_ln60_4_reg_468 |   16   |
|  sext_ln60_5_reg_458 |   16   |
|   zext_ln60_reg_423  |    4   |
+----------------------+--------+
|         Total        |   159  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_98 |  p0  |   4  |   4  |   16   ||    20   |
|  grp_access_fu_98 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_109 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_109 |  p2  |   2  |   0  |    0   ||    9    |
|      reg_149      |  p0  |   2  |   8  |   16   ||    9    |
|      reg_154      |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_360    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_360    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_368    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_368    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   144  || 4.06714 ||   122   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   161  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   122  |
|  Register |    -   |    -   |   159  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   159  |   283  |
+-----------+--------+--------+--------+--------+
