 
****************************************
Report : timing
        -path full
        -delay max
        -group reg2out
        -max_paths 1
Design : simpleuart
Version: T-2022.03-SP4
Date   : Mon Mar 24 15:32:30 2025
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: recv_buf_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_dat_do[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  recv_buf_valid_reg/CK (SAEDRVT14_FSDPQ_V2LP_1)          0.00       0.00 r    0.60
  recv_buf_valid_reg/Q (SAEDRVT14_FSDPQ_V2LP_1)           0.03       0.03 r    0.60
  U613/X (SAEDRVT14_INV_0P5)                              0.19 *     0.22 f    0.60
  U599/X (SAEDRVT14_OR2_1)                                0.08 *     0.30 f    0.60
  reg_dat_do[0] (out)                                     0.00 *     0.30 f    
  data arrival time                                                  0.30      

  clock clk (rise edge)                                   4.00       4.00      
  clock network delay (ideal)                             0.00       4.00      
  output external delay                                  -0.50       3.50      
  data required time                                                 3.50      
  ------------------------------------------------------------------------------------
  data required time                                                 3.50      
  data arrival time                                                 -0.30      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.20      


1
