{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607993509994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607993509994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 19:51:49 2020 " "Processing started: Mon Dec 14 19:51:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607993509994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607993509994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Neo_Ligth -c Neo_Ligth " "Command: quartus_map --read_settings_files=on --write_settings_files=off Neo_Ligth -c Neo_Ligth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607993509994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607993511839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607993511839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neo_ligth.v 1 1 " "Found 1 design units, including 1 entities, in source file neo_ligth.v" { { "Info" "ISGN_ENTITY_NAME" "1 Neo_Ligth " "Found entity 1: Neo_Ligth" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607993546028 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Neo_Ligth.v(47) " "Verilog HDL Instantiation warning at Neo_Ligth.v(47): instance has no name" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607993546028 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Neo_Ligth.v(48) " "Verilog HDL Instantiation warning at Neo_Ligth.v(48): instance has no name" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607993546028 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Neo_Ligth.v(49) " "Verilog HDL Instantiation warning at Neo_Ligth.v(49): instance has no name" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607993546028 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Neo_Ligth.v(50) " "Verilog HDL Instantiation warning at Neo_Ligth.v(50): instance has no name" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607993546028 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Neo_Ligth.v(51) " "Verilog HDL Instantiation warning at Neo_Ligth.v(51): instance has no name" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607993546028 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Neo_Ligth.v(52) " "Verilog HDL Instantiation warning at Neo_Ligth.v(52): instance has no name" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607993546028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Neo_Ligth " "Elaborating entity \"Neo_Ligth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607993546161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Neo_Ligth.v(41) " "Verilog HDL assignment warning at Neo_Ligth.v(41): truncated value with size 32 to match size of target (1)" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546161 "|Neo_Ligth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Neo_Ligth.v(44) " "Verilog HDL assignment warning at Neo_Ligth.v(44): truncated value with size 32 to match size of target (1)" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546161 "|Neo_Ligth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Neo_Ligth.v(56) " "Verilog HDL assignment warning at Neo_Ligth.v(56): truncated value with size 32 to match size of target (28)" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546161 "|Neo_Ligth"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE time.v(6) " "Verilog HDL Declaration information at time.v(6): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "time.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607993546223 ""}
{ "Warning" "WSGN_SEARCH_FILE" "time.v 1 1 " "Using design file time.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Time " "Found entity 1: Time" {  } { { "time.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993546223 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "time.v(17) " "Verilog HDL Instantiation warning at time.v(17): instance has no name" {  } { { "time.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607993546223 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "time.v(21) " "Verilog HDL Instantiation warning at time.v(21): instance has no name" {  } { { "time.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607993546223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time Time:comb_44 " "Elaborating entity \"Time\" for hierarchy \"Time:comb_44\"" {  } { { "Neo_Ligth.v" "comb_44" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993546223 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx.v 1 1 " "Using design file uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_rx " "Found entity 1: Uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993546279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_rx Time:comb_44\|Uart_rx:comb_3 " "Elaborating entity \"Uart_rx\" for hierarchy \"Time:comb_44\|Uart_rx:comb_3\"" {  } { { "time.v" "comb_3" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993546279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.v(58) " "Verilog HDL assignment warning at uart_rx.v(58): truncated value with size 32 to match size of target (9)" {  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546279 "|Neo_Ligth|Control:comb_3|Uart_rx:dat_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(72) " "Verilog HDL assignment warning at uart_rx.v(72): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546279 "|Neo_Ligth|Control:comb_3|Uart_rx:dat_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(79) " "Verilog HDL assignment warning at uart_rx.v(79): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546279 "|Neo_Ligth|Control:comb_3|Uart_rx:dat_con"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done obtener_h.v(7) " "Verilog HDL Declaration information at obtener_h.v(7): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "obtener_h.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_h.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607993546339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "recibir RECIBIR obtener_h.v(13) " "Verilog HDL Declaration information at obtener_h.v(13): object \"recibir\" differs only in case from object \"RECIBIR\" in the same scope" {  } { { "obtener_h.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_h.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607993546339 ""}
{ "Warning" "WSGN_SEARCH_FILE" "obtener_h.v 1 1 " "Using design file obtener_h.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Obtener_H " "Found entity 1: Obtener_H" {  } { { "obtener_h.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546339 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993546339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Obtener_H Time:comb_44\|Obtener_H:ob " "Elaborating entity \"Obtener_H\" for hierarchy \"Time:comb_44\|Obtener_H:ob\"" {  } { { "time.v" "ob" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993546339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 obtener_h.v(33) " "Verilog HDL assignment warning at obtener_h.v(33): truncated value with size 32 to match size of target (28)" {  } { { "obtener_h.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_h.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546349 "|Neo_Ligth|Time:comb_3|Obtener_H:ob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 obtener_h.v(77) " "Verilog HDL assignment warning at obtener_h.v(77): truncated value with size 32 to match size of target (5)" {  } { { "obtener_h.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_h.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546349 "|Neo_Ligth|Time:comb_3|Obtener_H:ob"}
{ "Warning" "WSGN_SEARCH_FILE" "ascii2bcd_reloj.v 1 1 " "Using design file ascii2bcd_reloj.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Ascii2BCD_reloj " "Found entity 1: Ascii2BCD_reloj" {  } { { "ascii2bcd_reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/ascii2bcd_reloj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993546399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ascii2BCD_reloj Time:comb_44\|Ascii2BCD_reloj:re " "Elaborating entity \"Ascii2BCD_reloj\" for hierarchy \"Time:comb_44\|Ascii2BCD_reloj:re\"" {  } { { "time.v" "re" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993546399 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ascii2bcd.v 1 1 " "Using design file ascii2bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Ascii2BCD " "Found entity 1: Ascii2BCD" {  } { { "ascii2bcd.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/ascii2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546467 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993546467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ascii2BCD Time:comb_44\|Ascii2BCD_reloj:re\|Ascii2BCD:us " "Elaborating entity \"Ascii2BCD\" for hierarchy \"Time:comb_44\|Ascii2BCD_reloj:re\|Ascii2BCD:us\"" {  } { { "ascii2bcd_reloj.v" "us" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/ascii2bcd_reloj.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993546467 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reloj.v 1 1 " "Using design file reloj.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reloj " "Found entity 1: Reloj" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546527 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993546527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reloj Time:comb_44\|Reloj:se " "Elaborating entity \"Reloj\" for hierarchy \"Time:comb_44\|Reloj:se\"" {  } { { "time.v" "se" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993546527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 reloj.v(55) " "Verilog HDL assignment warning at reloj.v(55): truncated value with size 32 to match size of target (26)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546527 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj.v(73) " "Verilog HDL assignment warning at reloj.v(73): truncated value with size 32 to match size of target (4)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546527 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj.v(76) " "Verilog HDL assignment warning at reloj.v(76): truncated value with size 32 to match size of target (4)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546527 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj.v(80) " "Verilog HDL assignment warning at reloj.v(80): truncated value with size 32 to match size of target (4)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546527 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj.v(84) " "Verilog HDL assignment warning at reloj.v(84): truncated value with size 32 to match size of target (4)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546527 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj.v(88) " "Verilog HDL assignment warning at reloj.v(88): truncated value with size 32 to match size of target (4)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546527 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj.v(92) " "Verilog HDL assignment warning at reloj.v(92): truncated value with size 32 to match size of target (4)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546527 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "display.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546587 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993546587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Time:comb_44\|Display:comb_4 " "Elaborating entity \"Display\" for hierarchy \"Time:comb_44\|Display:comb_4\"" {  } { { "time.v" "comb_4" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993546587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display.v(41) " "Verilog HDL assignment warning at display.v(41): truncated value with size 32 to match size of target (3)" {  } { { "display.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/display.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546587 "|Neo_Ligth|Time:comb_3|Display:comb_4"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd2sseg.v 1 1 " "Using design file bcd2sseg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2sseg " "Found entity 1: bcd2sseg" {  } { { "bcd2sseg.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/bcd2sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993546647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2sseg Time:comb_44\|Display:comb_4\|bcd2sseg:bcdtosseg " "Elaborating entity \"bcd2sseg\" for hierarchy \"Time:comb_44\|Display:comb_4\|bcd2sseg:bcdtosseg\"" {  } { { "display.v" "bcdtosseg" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/display.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993546647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div_fre.v 1 1 " "Using design file div_fre.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Div_fre " "Found entity 1: Div_fre" {  } { { "div_fre.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/div_fre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546707 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993546707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div_fre Time:comb_44\|Display:comb_4\|Div_fre:div " "Elaborating entity \"Div_fre\" for hierarchy \"Time:comb_44\|Display:comb_4\|Div_fre:div\"" {  } { { "display.v" "div" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/display.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993546707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 div_fre.v(8) " "Verilog HDL assignment warning at div_fre.v(8): truncated value with size 32 to match size of target (16)" {  } { { "div_fre.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/div_fre.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546707 "|Neo_Ligth|Time:comb_3|Display:comb_4|Div_fre:div"}
{ "Warning" "WSGN_SEARCH_FILE" "control.v 1 1 " "Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993546767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:comb_45 " "Elaborating entity \"Control\" for hierarchy \"Control:comb_45\"" {  } { { "Neo_Ligth.v" "comb_45" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993546767 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_motor.v 1 1 " "Using design file control_motor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Motor " "Found entity 1: Control_Motor" {  } { { "control_motor.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_motor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546817 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993546817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Motor Control:comb_45\|Control_Motor:M " "Elaborating entity \"Control_Motor\" for hierarchy \"Control:comb_45\|Control_Motor:M\"" {  } { { "control.v" "M" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993546827 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter control_motor.v(14) " "Verilog HDL or VHDL warning at control_motor.v(14): object \"counter\" assigned a value but never read" {  } { { "control_motor.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_motor.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607993546827 "|Neo_Ligth|Control:comb_45|Control_Motor:M"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_s control_motor.v(15) " "Verilog HDL or VHDL warning at control_motor.v(15): object \"clk_s\" assigned a value but never read" {  } { { "control_motor.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_motor.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607993546827 "|Neo_Ligth|Control:comb_45|Control_Motor:M"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done control_motor.v(16) " "Verilog HDL or VHDL warning at control_motor.v(16): object \"done\" assigned a value but never read" {  } { { "control_motor.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_motor.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607993546827 "|Neo_Ligth|Control:comb_45|Control_Motor:M"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 control_motor.v(63) " "Verilog HDL assignment warning at control_motor.v(63): truncated value with size 32 to match size of target (28)" {  } { { "control_motor.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_motor.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546827 "|Neo_Ligth|Control:comb_45|Control_Motor:M"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 control_motor.v(76) " "Verilog HDL assignment warning at control_motor.v(76): truncated value with size 32 to match size of target (28)" {  } { { "control_motor.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_motor.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546827 "|Neo_Ligth|Control:comb_45|Control_Motor:M"}
{ "Warning" "WSGN_SEARCH_FILE" "control_luz.v 1 1 " "Using design file control_luz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Luz " "Found entity 1: Control_Luz" {  } { { "control_luz.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_luz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546887 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993546887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Luz Control:comb_45\|Control_Luz:L " "Elaborating entity \"Control_Luz\" for hierarchy \"Control:comb_45\|Control_Luz:L\"" {  } { { "control.v" "L" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993546887 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cortina.v 1 1 " "Using design file cortina.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Cortina " "Found entity 1: Cortina" {  } { { "cortina.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/cortina.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993546947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993546947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cortina Cortina:comb_46 " "Elaborating entity \"Cortina\" for hierarchy \"Cortina:comb_46\"" {  } { { "Neo_Ligth.v" "comb_46" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993546947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 cortina.v(15) " "Verilog HDL assignment warning at cortina.v(15): truncated value with size 32 to match size of target (26)" {  } { { "cortina.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/cortina.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993546947 "|Neo_Ligth|Cortina:comb_46"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pwm1 cortina.v(43) " "Verilog HDL Always Construct warning at cortina.v(43): variable \"pwm1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cortina.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/cortina.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607993546947 "|Neo_Ligth|Cortina:comb_46"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pwm2 cortina.v(49) " "Verilog HDL Always Construct warning at cortina.v(49): variable \"pwm2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cortina.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/cortina.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607993546947 "|Neo_Ligth|Cortina:comb_46"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cortina.v(39) " "Verilog HDL Case Statement information at cortina.v(39): all case item expressions in this case statement are onehot" {  } { { "cortina.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/cortina.v" 39 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1607993546947 "|Neo_Ligth|Cortina:comb_46"}
{ "Warning" "WSGN_SEARCH_FILE" "luz.v 1 1 " "Using design file luz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Luz " "Found entity 1: Luz" {  } { { "luz.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/luz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993547007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993547007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Luz Luz:comb_47 " "Elaborating entity \"Luz\" for hierarchy \"Luz:comb_47\"" {  } { { "Neo_Ligth.v" "comb_47" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993547007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 luz.v(19) " "Verilog HDL assignment warning at luz.v(19): truncated value with size 32 to match size of target (16)" {  } { { "luz.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/luz.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547007 "|Neo_Ligth|Luz:comb_5"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE alarma.v(11) " "Verilog HDL Declaration information at alarma.v(11): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607993547064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alarma.v 1 1 " "Using design file alarma.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Alarma " "Found entity 1: Alarma" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993547064 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993547064 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alarma.v(25) " "Verilog HDL Instantiation warning at alarma.v(25): instance has no name" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607993547064 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alarma.v(28) " "Verilog HDL Instantiation warning at alarma.v(28): instance has no name" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607993547064 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alarma.v(29) " "Verilog HDL Instantiation warning at alarma.v(29): instance has no name" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607993547064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alarma Alarma:comb_48 " "Elaborating entity \"Alarma\" for hierarchy \"Alarma:comb_48\"" {  } { { "Neo_Ligth.v" "comb_48" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993547064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 alarma.v(33) " "Verilog HDL assignment warning at alarma.v(33): truncated value with size 32 to match size of target (28)" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547064 "|Neo_Ligth|Alarma:comb_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alarma.v(49) " "Verilog HDL assignment warning at alarma.v(49): truncated value with size 32 to match size of target (7)" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547064 "|Neo_Ligth|Alarma:comb_24"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done obtener_ha.v(7) " "Verilog HDL Declaration information at obtener_ha.v(7): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "obtener_ha.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_ha.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607993547128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "recibir RECIBIR obtener_ha.v(13) " "Verilog HDL Declaration information at obtener_ha.v(13): object \"recibir\" differs only in case from object \"RECIBIR\" in the same scope" {  } { { "obtener_ha.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_ha.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607993547128 ""}
{ "Warning" "WSGN_SEARCH_FILE" "obtener_ha.v 1 1 " "Using design file obtener_ha.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Obtener_Ha " "Found entity 1: Obtener_Ha" {  } { { "obtener_ha.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_ha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993547128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993547128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Obtener_Ha Alarma:comb_48\|Obtener_Ha:ob " "Elaborating entity \"Obtener_Ha\" for hierarchy \"Alarma:comb_48\|Obtener_Ha:ob\"" {  } { { "alarma.v" "ob" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993547128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 obtener_ha.v(33) " "Verilog HDL assignment warning at obtener_ha.v(33): truncated value with size 32 to match size of target (28)" {  } { { "obtener_ha.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_ha.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547136 "|Neo_Ligth|Alarma:comb_7|Obtener_Ha:ob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 obtener_ha.v(77) " "Verilog HDL assignment warning at obtener_ha.v(77): truncated value with size 32 to match size of target (5)" {  } { { "obtener_ha.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_ha.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547136 "|Neo_Ligth|Alarma:comb_7|Obtener_Ha:ob"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Activada ACTIVADA alarma_fsm.v(7) " "Verilog HDL Declaration information at alarma_fsm.v(7): object \"Activada\" differs only in case from object \"ACTIVADA\" in the same scope" {  } { { "alarma_fsm.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma_fsm.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607993547192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sonando SONANDO alarma_fsm.v(8) " "Verilog HDL Declaration information at alarma_fsm.v(8): object \"Sonando\" differs only in case from object \"SONANDO\" in the same scope" {  } { { "alarma_fsm.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma_fsm.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607993547192 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alarma_fsm.v 1 1 " "Using design file alarma_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Alarma_FSM " "Found entity 1: Alarma_FSM" {  } { { "alarma_fsm.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993547192 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993547192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alarma_FSM Alarma:comb_48\|Alarma_FSM:comb_4 " "Elaborating entity \"Alarma_FSM\" for hierarchy \"Alarma:comb_48\|Alarma_FSM:comb_4\"" {  } { { "alarma.v" "comb_4" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993547192 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "des alarma_fsm.v(14) " "Verilog HDL or VHDL warning at alarma_fsm.v(14): object \"des\" assigned a value but never read" {  } { { "alarma_fsm.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma_fsm.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607993547192 "|Neo_Ligth|Alarma:comb_7|Alarma_FSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 alarma_fsm.v(51) " "Verilog HDL assignment warning at alarma_fsm.v(51): truncated value with size 32 to match size of target (28)" {  } { { "alarma_fsm.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma_fsm.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547192 "|Neo_Ligth|Alarma:comb_7|Alarma_FSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alarma_fsm.v(80) " "Verilog HDL assignment warning at alarma_fsm.v(80): truncated value with size 32 to match size of target (12)" {  } { { "alarma_fsm.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma_fsm.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547192 "|Neo_Ligth|Alarma:comb_7|Alarma_FSM:comb_4"}
{ "Warning" "WSGN_SEARCH_FILE" "display_a.v 1 1 " "Using design file display_a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Display_a " "Found entity 1: Display_a" {  } { { "display_a.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/display_a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993547248 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993547248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_a Alarma:comb_48\|Display_a:comb_5 " "Elaborating entity \"Display_a\" for hierarchy \"Alarma:comb_48\|Display_a:comb_5\"" {  } { { "alarma.v" "comb_5" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993547248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_a.v(41) " "Verilog HDL assignment warning at display_a.v(41): truncated value with size 32 to match size of target (3)" {  } { { "display_a.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/display_a.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547256 "|Neo_Ligth|Alarma:comb_24|Display_a:comb_5"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pir PIR contador_aforo.v(13) " "Verilog HDL Declaration information at contador_aforo.v(13): object \"pir\" differs only in case from object \"PIR\" in the same scope" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607993547312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "res RES contador_aforo.v(14) " "Verilog HDL Declaration information at contador_aforo.v(14): object \"res\" differs only in case from object \"RES\" in the same scope" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607993547314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add ADD contador_aforo.v(15) " "Verilog HDL Declaration information at contador_aforo.v(15): object \"add\" differs only in case from object \"ADD\" in the same scope" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607993547314 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador_aforo.v 1 1 " "Using design file contador_aforo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Contador_aforo " "Found entity 1: Contador_aforo" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993547314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993547314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador_aforo.v(21) " "Verilog HDL Instantiation warning at contador_aforo.v(21): instance has no name" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607993547314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_aforo Contador_aforo:comb_49 " "Elaborating entity \"Contador_aforo\" for hierarchy \"Contador_aforo:comb_49\"" {  } { { "Neo_Ligth.v" "comb_49" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993547314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 contador_aforo.v(30) " "Verilog HDL assignment warning at contador_aforo.v(30): truncated value with size 32 to match size of target (28)" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547314 "|Neo_Ligth|Contador_aforo:comb_49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contador_aforo.v(93) " "Verilog HDL assignment warning at contador_aforo.v(93): truncated value with size 32 to match size of target (3)" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547314 "|Neo_Ligth|Contador_aforo:comb_49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contador_aforo.v(106) " "Verilog HDL assignment warning at contador_aforo.v(106): truncated value with size 32 to match size of target (3)" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547314 "|Neo_Ligth|Contador_aforo:comb_49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 contador_aforo.v(108) " "Verilog HDL assignment warning at contador_aforo.v(108): truncated value with size 32 to match size of target (5)" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547314 "|Neo_Ligth|Contador_aforo:comb_49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 contador_aforo.v(111) " "Verilog HDL assignment warning at contador_aforo.v(111): truncated value with size 32 to match size of target (5)" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547314 "|Neo_Ligth|Contador_aforo:comb_49"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "trigger TRIGGER sensor_ultrasonico.v(4) " "Verilog HDL Declaration information at sensor_ultrasonico.v(4): object \"trigger\" differs only in case from object \"TRIGGER\" in the same scope" {  } { { "sensor_ultrasonico.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/sensor_ultrasonico.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607993547364 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sensor_ultrasonico.v 1 1 " "Using design file sensor_ultrasonico.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sensor_ultrasonico " "Found entity 1: Sensor_ultrasonico" {  } { { "sensor_ultrasonico.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/sensor_ultrasonico.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607993547374 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607993547374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_ultrasonico Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3 " "Elaborating entity \"Sensor_ultrasonico\" for hierarchy \"Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\"" {  } { { "contador_aforo.v" "comb_3" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993547374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sensor_ultrasonico.v(27) " "Verilog HDL assignment warning at sensor_ultrasonico.v(27): truncated value with size 32 to match size of target (8)" {  } { { "sensor_ultrasonico.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/sensor_ultrasonico.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547374 "|Neo_Ligth|Contador_aforo:comb_49|Sensor_ultrasonico:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sensor_ultrasonico.v(74) " "Verilog HDL assignment warning at sensor_ultrasonico.v(74): truncated value with size 32 to match size of target (4)" {  } { { "sensor_ultrasonico.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/sensor_ultrasonico.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547374 "|Neo_Ligth|Contador_aforo:comb_49|Sensor_ultrasonico:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sensor_ultrasonico.v(87) " "Verilog HDL assignment warning at sensor_ultrasonico.v(87): truncated value with size 32 to match size of target (16)" {  } { { "sensor_ultrasonico.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/sensor_ultrasonico.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607993547374 "|Neo_Ligth|Contador_aforo:comb_49|Sensor_ultrasonico:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607993549118 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607993550138 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607993551408 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/output_files/Neo_Ligth.map.smsg " "Generated suppressed messages file C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/output_files/Neo_Ligth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607993551518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607993551798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607993551798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1580 " "Implemented 1580 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607993552038 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607993552038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1548 " "Implemented 1548 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607993552038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607993552038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607993552108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 19:52:32 2020 " "Processing ended: Mon Dec 14 19:52:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607993552108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607993552108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607993552108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607993552108 ""}
