
---------- Begin Simulation Statistics ----------
final_tick                                 4023016000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75476                       # Simulator instruction rate (inst/s)
host_mem_usage                                 932100                       # Number of bytes of host memory used
host_op_rate                                    90304                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   132.49                       # Real time elapsed on the host
host_tick_rate                               30364043                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11964616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004023                       # Number of seconds simulated
sim_ticks                                  4023016000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.916810                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1513085                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1594117                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1506                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122946                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2304057                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             107646                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          150239                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            42593                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3243496                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  352405                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10970                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3270828                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3334813                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            100306                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2395517                       # Number of branches committed
system.cpu.commit.bw_lim_events                615401                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2281960                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10020916                       # Number of instructions committed
system.cpu.commit.committedOps               11985531                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7131046                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.680754                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.532907                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3729073     52.29%     52.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1124756     15.77%     68.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       568566      7.97%     76.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       377923      5.30%     81.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       302524      4.24%     85.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       135367      1.90%     87.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       162317      2.28%     89.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       115119      1.61%     91.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       615401      8.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7131046                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               279796                       # Number of function calls committed.
system.cpu.commit.int_insts                  10982358                       # Number of committed integer instructions.
system.cpu.commit.loads                       2585308                       # Number of loads committed
system.cpu.commit.membars                         562                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7768284     64.81%     64.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109923      0.92%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9901      0.08%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            37      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            38      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             86      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2585308     21.57%     87.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1511798     12.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11985531                       # Class of committed instruction
system.cpu.commit.refs                        4097106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1907                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11964616                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.804605                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.804605                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1504458                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 23317                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1460606                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               15115576                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2865640                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2856742                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 101539                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 73042                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                151858                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3243496                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2013937                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4224570                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 46753                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       13375652                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           344                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  248450                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.403116                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3131025                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1973136                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.662387                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7480237                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.119723                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.911637                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4166061     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   418282      5.59%     61.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   406768      5.44%     66.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   437581      5.85%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   295648      3.95%     76.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   349350      4.67%     81.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   306023      4.09%     85.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   258200      3.45%     88.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   842324     11.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7480237                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       208992                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        79962                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       329623                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull           42                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       5002903                       # number of prefetches that crossed the page
system.cpu.idleCycles                          565815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               133676                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2624249                       # Number of branches executed
system.cpu.iew.exec_nop                         25706                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.673229                       # Inst execution rate
system.cpu.iew.exec_refs                      4728186                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1610499                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  357986                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3160358                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                687                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             25446                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1708722                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14272028                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3117687                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            176229                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13462890                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5399                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                104918                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 101539                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                111610                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           134                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            64866                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          358                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1209                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       158725                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       575044                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       196924                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1209                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        75588                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          58088                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12967912                       # num instructions consuming a value
system.cpu.iew.wb_count                      13144495                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.551166                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7147473                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.633658                       # insts written-back per cycle
system.cpu.iew.wb_sent                       13210521                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16219399                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9670272                       # number of integer regfile writes
system.cpu.ipc                               1.242846                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.242846                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                78      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8701707     63.80%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               111026      0.81%     64.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10077      0.07%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 833      0.01%     64.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                742      0.01%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                806      0.01%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 108      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3183666     23.34%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1629991     11.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13639124                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      186349                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013663                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   77716     41.70%     41.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     20      0.01%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     41.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  71261     38.24%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 37349     20.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13820411                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           34955188                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13140111                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16519026                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14245635                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13639124                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 687                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2281689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20301                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            112                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1661114                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7480237                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.823355                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.078691                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3063758     40.96%     40.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1029427     13.76%     54.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1008336     13.48%     68.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              819357     10.95%     79.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              587292      7.85%     87.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              385434      5.15%     92.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              346711      4.64%     96.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              141026      1.89%     98.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               98896      1.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7480237                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.695132                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   4984                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               9942                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         4384                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             10141                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             83386                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           127246                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3160358                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1708722                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10193465                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2315                       # number of misc regfile writes
system.cpu.numCycles                          8046052                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  538011                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11774593                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 155043                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2972604                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 125951                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2473                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21789399                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14817364                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            14571542                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2885517                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 292024                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 101539                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                604583                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2796914                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17945625                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         377983                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              15839                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    622998                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            712                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             5419                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     20780419                       # The number of ROB reads
system.cpu.rob.rob_writes                    28886609                       # The number of ROB writes
system.cpu.timesIdled                           33025                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     3433                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    2457                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17788                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          181                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       142841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       287717                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6874                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10616                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10616                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6874                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           298                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1119360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1119360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17788                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17788    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17788                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22468000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           92386500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            130897                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29858                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       108783                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4188                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13663                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109811                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21086                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          321                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          321                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       328374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       104200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                432574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     13988032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4134848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18122880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              31                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           144888                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001332                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036473                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 144695     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    193      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             144888                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          294165067                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52625822                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164730473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                46794                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        57533                       # number of demand (read+write) hits
system.l2.demand_hits::total                   127038                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               46794                       # number of overall hits
system.l2.overall_hits::.cpu.data               22711                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        57533                       # number of overall hits
system.l2.overall_hits::total                  127038                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12038                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17491                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5453                       # number of overall misses
system.l2.overall_misses::.cpu.data             12038                       # number of overall misses
system.l2.overall_misses::total                 17491                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    434156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    929679500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1363835500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    434156000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    929679500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1363835500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            52247                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        57533                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               144529                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           52247                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        57533                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              144529                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.104370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.346427                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.121021                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.104370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.346427                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.121021                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79617.825050                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77228.734009                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77973.557830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79617.825050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77228.734009                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77973.557830                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17490                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17490                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    379300000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    809299500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1188599500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    379300000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    809299500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1188599500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.104350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.346427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.121014                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.104350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.346427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.121014                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69570.799707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67228.734009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67958.805031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69570.799707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67228.734009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67958.805031                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29858                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29858                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29858                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29858                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       108716                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           108716                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       108716                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       108716                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3047                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3047                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10616                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10616                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    811929500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     811929500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.776989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76481.678598                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76481.678598                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    705769500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    705769500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.776989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.776989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66481.678598                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66481.678598                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          46794                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        57533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             104327                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    434156000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    434156000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        52247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        57533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.104370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.049672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79617.825050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79617.825050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    379300000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    379300000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.104350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.049663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69570.799707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69570.799707                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19664                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19664                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1422                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1422                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    117750000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    117750000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.067438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82805.907173                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82805.907173                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1422                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1422                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    103530000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    103530000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.067438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72805.907173                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72805.907173                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                23                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          298                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             298                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          321                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           321                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.928349                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.928349                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          298                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          298                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5908000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5908000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.928349                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.928349                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19825.503356                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19825.503356                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11830.943292                       # Cycle average of tags in use
system.l2.tags.total_refs                      287246                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17792                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.144672                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     196.097156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3865.797949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7769.048187                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.029494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.090263                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17769                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1792                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15759                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.135567                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2318152                       # Number of tag accesses
system.l2.tags.data_accesses                  2318152                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         348928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         770432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1119360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       348928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        348928                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            5452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17490                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          86732939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         191506074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             278239013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     86732939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         86732939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         86732939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        191506074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            278239013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      5452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000601250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               35702                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17490                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17490                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    141356250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   87450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               469293750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8082.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26832.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14533                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17490                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.543978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.784965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.066539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          860     29.09%     29.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          663     22.43%     51.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          319     10.79%     62.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          221      7.48%     69.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          145      4.91%     74.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          112      3.79%     78.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           75      2.54%     81.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           61      2.06%     83.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          500     16.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2956                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1119360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1119360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       278.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    278.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4020405000                       # Total gap between requests
system.mem_ctrls.avgGap                     229868.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       348928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       770432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 86732938.670887708664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 191506074.049916774035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    155031750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    314262000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28435.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26105.83                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9853200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5237100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            61975200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     317154240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        948754740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        745886880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2088861360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        519.227704                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1928911500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    134160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1959944500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11259780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5980920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62903400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     317154240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1035397590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        672924480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2105620410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.393496                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1737416500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    134160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2151439500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1951220                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1951220                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1951220                       # number of overall hits
system.cpu.icache.overall_hits::total         1951220                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        62717                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          62717                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        62717                       # number of overall misses
system.cpu.icache.overall_misses::total         62717                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1316991500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1316991500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1316991500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1316991500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2013937                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2013937                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2013937                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2013937                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.031141                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031141                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.031141                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031141                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20998.955626                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20998.955626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20998.955626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20998.955626                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             16850                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       108783                       # number of writebacks
system.cpu.icache.writebacks::total            108783                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        10449                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10449                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        10449                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10449                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        52268                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        52268                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        52268                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        57543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       109811                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1081164500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1081164500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1081164500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    783252245                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1864416745                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025953                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025953                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025953                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.054526                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 20685.017602                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20685.017602                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 20685.017602                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 13611.599065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16978.415141                       # average overall mshr miss latency
system.cpu.icache.replacements                 108783                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1951220                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1951220                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        62717                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         62717                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1316991500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1316991500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2013937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2013937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.031141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20998.955626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20998.955626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10449                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10449                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        52268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        52268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1081164500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1081164500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025953                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025953                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 20685.017602                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20685.017602                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        57543                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        57543                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    783252245                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    783252245                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 13611.599065                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 13611.599065                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1001.377040                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2061031                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            109811                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.768894                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   785.639124                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher   215.737915                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.767226                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.210682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977907                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          702                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.311523                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4137685                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4137685                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4237828                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4237828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4244160                       # number of overall hits
system.cpu.dcache.overall_hits::total         4244160                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       156455                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         156455                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       156475                       # number of overall misses
system.cpu.dcache.overall_misses::total        156475                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6715152500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6715152500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6715152500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6715152500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4394283                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4394283                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4400635                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4400635                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035604                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035604                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035557                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035557                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42920.664089                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42920.664089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42915.178143                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42915.178143                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7230                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             140                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.642857                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29858                       # number of writebacks
system.cpu.dcache.writebacks::total             29858                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       121388                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       121388                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       121388                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       121388                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        35067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        35075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35075                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1233933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1233933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1234263000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1234263000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007980                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007980                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007970                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007970                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35187.868937                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35187.868937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35189.251604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35189.251604                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34046                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2816443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2816443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        65962                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65962                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1606686000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1606686000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2882405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2882405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24357.751433                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24357.751433                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44883                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44883                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    358869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    358869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17024.953745                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17024.953745                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1421382                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1421382                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        90288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5101857000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5101857000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56506.479266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56506.479266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        76505                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        76505                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    868659500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    868659500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63023.978814                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63023.978814                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6332                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6332                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6352                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6352                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003149                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003149                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       330000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       330000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001259                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001259                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        41250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        41250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      6609500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      6609500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32241.463415                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32241.463415                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      6404500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      6404500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31241.463415                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31241.463415                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          587                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          587                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       714000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       714000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.015101                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015101                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       423500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       423500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       211750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       211750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           998.362935                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4280382                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35070                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.052524                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   998.362935                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          514                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8838632                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8838632                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4023016000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4023016000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
