// Seed: 900021401
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_24;
  wire id_25, id_26 = id_16;
  parameter id_27 = !id_3;
  assign id_13 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_10 = -1;
  wire  id_23 = id_20;
  uwire id_24;
  assign id_12[1] = id_17;
  always
  `define pp_25 0
  wire id_26;
  module_0 modCall_1 (
      id_1,
      id_9,
      id_16,
      id_8,
      id_23,
      id_18,
      id_20,
      id_23,
      id_4,
      id_24,
      id_3,
      id_24,
      id_4,
      id_7,
      id_23,
      id_2,
      id_8,
      id_5,
      id_26,
      id_26,
      id_11,
      id_11,
      id_22
  );
  wire id_27;
  always_ff if (id_24 & id_15) id_18 = 1;
  assign id_8 = 1'b0;
endmodule
