{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702228942960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702228942960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:22:22 2023 " "Processing started: Sun Dec 10 20:22:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702228942960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228942960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw2 -c hw2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw2 -c hw2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228942960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702228943406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702228943406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myand.v 1 1 " "Found 1 design units, including 1 entities, in source file myand.v" { { "Info" "ISGN_ENTITY_NAME" "1 myAnd " "Found entity 1: myAnd" {  } { { "myAnd.v" "" { Text "C:/Users/ahmet/hw2/myAnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_cla " "Found entity 1: thirty_two_bit_cla" {  } { { "thirty_two_bit_cla.v" "" { Text "C:/Users/ahmet/hw2/thirty_two_bit_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setlessthan.v 1 1 " "Found 1 design units, including 1 entities, in source file setlessthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 setLessThan " "Found entity 1: setLessThan" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myxor.v 1 1 " "Found 1 design units, including 1 entities, in source file myxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 myXor " "Found entity 1: myXor" {  } { { "myXor.v" "" { Text "C:/Users/ahmet/hw2/myXor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myor.v 1 1 " "Found 1 design units, including 1 entities, in source file myor.v" { { "Info" "ISGN_ENTITY_NAME" "1 myOr " "Found entity 1: myOr" {  } { { "myOr.v" "" { Text "C:/Users/ahmet/hw2/myOr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynor.v 1 1 " "Found 1 design units, including 1 entities, in source file mynor.v" { { "Info" "ISGN_ENTITY_NAME" "1 myNor " "Found entity 1: myNor" {  } { { "myNor.v" "" { Text "C:/Users/ahmet/hw2/myNor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymod.v 1 1 " "Found 1 design units, including 1 entities, in source file mymod.v" { { "Info" "ISGN_ENTITY_NAME" "1 myMod " "Found entity 1: myMod" {  } { { "myMod.v" "" { Text "C:/Users/ahmet/hw2/myMod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "C:/Users/ahmet/hw2/mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/ahmet/hw2/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "C:/Users/ahmet/hw2/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "C:/Users/ahmet/hw2/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/ahmet/hw2/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/ahmet/hw2/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_cla " "Found entity 1: four_bit_cla" {  } { { "four_bit_cla.v" "" { Text "C:/Users/ahmet/hw2/four_bit_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32_testbench " "Found entity 1: alu32_testbench" {  } { { "alu32_testbench.v" "" { Text "C:/Users/ahmet/hw2/alu32_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.v" "" { Text "C:/Users/ahmet/hw2/alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702228952260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu32 " "Elaborating entity \"alu32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702228952294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAnd myAnd:s1 " "Elaborating entity \"myAnd\" for hierarchy \"myAnd:s1\"" {  } { { "alu32.v" "s1" { Text "C:/Users/ahmet/hw2/alu32.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myOr myOr:s2 " "Elaborating entity \"myOr\" for hierarchy \"myOr:s2\"" {  } { { "alu32.v" "s2" { Text "C:/Users/ahmet/hw2/alu32.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myXor myXor:s3 " "Elaborating entity \"myXor\" for hierarchy \"myXor:s3\"" {  } { { "alu32.v" "s3" { Text "C:/Users/ahmet/hw2/alu32.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myNor myNor:s4 " "Elaborating entity \"myNor\" for hierarchy \"myNor:s4\"" {  } { { "alu32.v" "s4" { Text "C:/Users/ahmet/hw2/alu32.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setLessThan setLessThan:s5 " "Elaborating entity \"setLessThan\" for hierarchy \"setLessThan:s5\"" {  } { { "alu32.v" "s5" { Text "C:/Users/ahmet/hw2/alu32.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952303 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(13) " "Verilog HDL warning at setLessThan.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(14) " "Verilog HDL warning at setLessThan.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(15) " "Verilog HDL warning at setLessThan.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(16) " "Verilog HDL warning at setLessThan.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(17) " "Verilog HDL warning at setLessThan.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(18) " "Verilog HDL warning at setLessThan.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(19) " "Verilog HDL warning at setLessThan.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(20) " "Verilog HDL warning at setLessThan.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(21) " "Verilog HDL warning at setLessThan.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(22) " "Verilog HDL warning at setLessThan.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(23) " "Verilog HDL warning at setLessThan.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(24) " "Verilog HDL warning at setLessThan.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(25) " "Verilog HDL warning at setLessThan.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(26) " "Verilog HDL warning at setLessThan.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(27) " "Verilog HDL warning at setLessThan.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(28) " "Verilog HDL warning at setLessThan.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(29) " "Verilog HDL warning at setLessThan.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952304 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(30) " "Verilog HDL warning at setLessThan.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(31) " "Verilog HDL warning at setLessThan.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(32) " "Verilog HDL warning at setLessThan.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(33) " "Verilog HDL warning at setLessThan.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(34) " "Verilog HDL warning at setLessThan.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(35) " "Verilog HDL warning at setLessThan.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(36) " "Verilog HDL warning at setLessThan.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(37) " "Verilog HDL warning at setLessThan.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(38) " "Verilog HDL warning at setLessThan.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(39) " "Verilog HDL warning at setLessThan.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(40) " "Verilog HDL warning at setLessThan.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(41) " "Verilog HDL warning at setLessThan.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(42) " "Verilog HDL warning at setLessThan.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 setLessThan.v(43) " "Verilog HDL warning at setLessThan.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "setLessThan.v" "" { Text "C:/Users/ahmet/hw2/setLessThan.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702228952305 "|alu32|setLessThan:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_cla setLessThan:s5\|thirty_two_bit_cla:s0 " "Elaborating entity \"thirty_two_bit_cla\" for hierarchy \"setLessThan:s5\|thirty_two_bit_cla:s0\"" {  } { { "setLessThan.v" "s0" { Text "C:/Users/ahmet/hw2/setLessThan.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_cla setLessThan:s5\|thirty_two_bit_cla:s0\|four_bit_cla:cla0 " "Elaborating entity \"four_bit_cla\" for hierarchy \"setLessThan:s5\|thirty_two_bit_cla:s0\|four_bit_cla:cla0\"" {  } { { "thirty_two_bit_cla.v" "cla0" { Text "C:/Users/ahmet/hw2/thirty_two_bit_cla.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder setLessThan:s5\|thirty_two_bit_cla:s0\|four_bit_cla:cla0\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"setLessThan:s5\|thirty_two_bit_cla:s0\|four_bit_cla:cla0\|full_adder:fa0\"" {  } { { "four_bit_cla.v" "fa0" { Text "C:/Users/ahmet/hw2/four_bit_cla.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder setLessThan:s5\|thirty_two_bit_cla:s0\|four_bit_cla:cla0\|full_adder:fa0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"setLessThan:s5\|thirty_two_bit_cla:s0\|four_bit_cla:cla0\|full_adder:fa0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/Users/ahmet/hw2/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myMod myMod:s8 " "Elaborating entity \"myMod\" for hierarchy \"myMod:s8\"" {  } { { "alu32.v" "s8" { Text "C:/Users/ahmet/hw2/alu32.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu myMod:s8\|mod_cu:control_unit " "Elaborating entity \"mod_cu\" for hierarchy \"myMod:s8\|mod_cu:control_unit\"" {  } { { "myMod.v" "control_unit" { Text "C:/Users/ahmet/hw2/myMod.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952419 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state mod_cu.v(30) " "Verilog HDL Always Construct warning at mod_cu.v(30): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_cu.v" "" { Text "C:/Users/ahmet/hw2/mod_cu.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702228952419 "|alu32|myMod:mod_instance|mod_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DONE mod_cu.v(30) " "Inferred latch for \"next_state.S_DONE\" at mod_cu.v(30)" {  } { { "mod_cu.v" "" { Text "C:/Users/ahmet/hw2/mod_cu.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952419 "|alu32|myMod:mod_instance|mod_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_SUBTRACT mod_cu.v(30) " "Inferred latch for \"next_state.S_SUBTRACT\" at mod_cu.v(30)" {  } { { "mod_cu.v" "" { Text "C:/Users/ahmet/hw2/mod_cu.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952419 "|alu32|myMod:mod_instance|mod_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_IDLE mod_cu.v(30) " "Inferred latch for \"next_state.S_IDLE\" at mod_cu.v(30)" {  } { { "mod_cu.v" "" { Text "C:/Users/ahmet/hw2/mod_cu.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228952419 "|alu32|myMod:mod_instance|mod_cu:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp myMod:s8\|mod_dp:datapath " "Elaborating entity \"mod_dp\" for hierarchy \"myMod:s8\|mod_dp:datapath\"" {  } { { "myMod.v" "datapath" { Text "C:/Users/ahmet/hw2/myMod.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 mux8x1:sf " "Elaborating entity \"mux8x1\" for hierarchy \"mux8x1:sf\"" {  } { { "alu32.v" "sf" { Text "C:/Users/ahmet/hw2/alu32.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux8x1:sf\|mux2x1:m1 " "Elaborating entity \"mux2x1\" for hierarchy \"mux8x1:sf\|mux2x1:m1\"" {  } { { "mux8x1.v" "m1" { Text "C:/Users/ahmet/hw2/mux8x1.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228952424 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1702228952759 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1702228952759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myMod:s8\|mod_cu:control_unit\|next_state.S_IDLE_71 " "Latch myMod:s8\|mod_cu:control_unit\|next_state.S_IDLE_71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA myMod:s8\|mod_cu:control_unit\|current_state.S_DONE " "Ports D and ENA on the latch are fed by the same signal myMod:s8\|mod_cu:control_unit\|current_state.S_DONE" {  } { { "mod_cu.v" "" { Text "C:/Users/ahmet/hw2/mod_cu.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702228953163 ""}  } { { "mod_cu.v" "" { Text "C:/Users/ahmet/hw2/mod_cu.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702228953163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myMod:s8\|mod_cu:control_unit\|next_state.S_SUBTRACT_62 " "Latch myMod:s8\|mod_cu:control_unit\|next_state.S_SUBTRACT_62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA start " "Ports D and ENA on the latch are fed by the same signal start" {  } { { "alu32.v" "" { Text "C:/Users/ahmet/hw2/alu32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702228953163 ""}  } { { "mod_cu.v" "" { Text "C:/Users/ahmet/hw2/mod_cu.v" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702228953163 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702228953528 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702228954078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702228954078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "329 " "Implemented 329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702228954130 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702228954130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "226 " "Implemented 226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702228954130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702228954130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702228954155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:22:34 2023 " "Processing ended: Sun Dec 10 20:22:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702228954155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702228954155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702228954155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702228954155 ""}
