// Seed: 4188935628
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  localparam id_3 = 1;
  reg id_4;
  localparam id_5 = 1'h0;
  always @(negedge "") begin : LABEL_0
    id_4 <= id_2.id_3 - 1;
    deassign id_1;
  end
endmodule
module module_1 #(
    parameter id_22 = 32'd5,
    parameter id_24 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  inout wire id_35;
  input wire id_34;
  inout wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  inout wire _id_24;
  inout wire id_23;
  inout wire _id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_24  ==  id_22 : -1] id_36;
  ;
  module_0 modCall_1 (
      id_35,
      id_2
  );
  assign id_29 = id_24;
  assign id_6  = id_25;
endmodule
