=====
SETUP
22.708
21.626
44.335
uvga/rowDMAState_2_s0
2.716
3.220
uvga/n297_s4
4.137
4.825
uvga/nextRowDMARdRow_4_s16
5.376
6.585
uvga/charBufferWrEn_s3
7.494
8.629
uvga/charBufferWrEn_s0
10.636
11.323
uvga/n1558_s1
11.791
12.919
uvga/n1558_s0
13.380
14.515
uvga/ucharBuffer/sp_inst_1
21.626
=====
SETUP
23.070
21.264
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/charBufferWrData_7_s4
4.717
5.405
uvga/charBufferWrData_7_s2
6.489
7.697
uvga/currentCursorCol_6_s10
10.907
11.811
uvga/scrollRow_4_s10
13.768
14.896
uvga/scrollRow_4_s9
15.357
16.566
uvga/scrollRow_4_s7
17.638
18.767
uvga/scrollRow_2_s0
21.264
=====
SETUP
23.070
21.264
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/charBufferWrData_7_s4
4.717
5.405
uvga/charBufferWrData_7_s2
6.489
7.697
uvga/currentCursorCol_6_s10
10.907
11.811
uvga/scrollRow_4_s10
13.768
14.896
uvga/scrollRow_4_s9
15.357
16.566
uvga/scrollRow_4_s7
17.638
18.767
uvga/scrollRow_3_s0
21.264
=====
SETUP
23.146
21.189
44.335
uvga/rowDMAState_2_s0
2.716
3.220
uvga/n297_s4
4.137
4.825
uvga/nextRowDMARdRow_4_s16
5.376
6.585
uvga/charBufferWrEn_s3
7.494
8.629
uvga/n1549_s4
10.636
11.803
uvga/n1559_s2
12.270
13.405
uvga/n1559_s0
13.411
14.620
uvga/ucharBuffer/sp_inst_1
21.189
=====
SETUP
23.503
20.831
44.335
uvga/rowDMAState_2_s0
2.716
3.220
uvga/n297_s4
4.137
4.825
uvga/nextRowDMARdRow_4_s16
5.376
6.585
uvga/charBufferWrEn_s3
7.494
8.629
uvga/n1549_s4
10.636
11.803
uvga/n1559_s2
12.270
13.405
uvga/n1559_s0
13.411
14.620
uvga/ucharBuffer/sp_inst_0
20.831
=====
SETUP
23.676
20.266
43.942
uvga/currentCursorRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
5.569
6.174
uvga/currentScrolledRow_1_s
6.174
6.237
uvga/currentScrolledRow_2_s
6.237
6.299
uvga/currentScrolledRow_3_s
6.299
6.919
uvga/n275_s0
7.839
8.988
uvga/n276_s0
8.988
9.051
uvga/nextRowDMAState_2_s19
11.627
12.315
uvga/nextRowDMARdCol_3_s22
13.200
14.335
uvga/nextRowDMARdCol_4_s24
17.552
18.761
uvga/nextRowDMARdCol_4_s21
19.131
20.266
uvga/rowDMARdCol_4_s1
20.266
=====
SETUP
23.829
20.113
43.942
uvga/ucharROM/prom_inst_0
2.716
6.522
uvga/n1764_s20
10.091
11.220
uvga/n1764_s11
11.220
11.385
uvga/n1764_s16
11.853
12.542
uvga/n1797_s2
13.427
14.635
uvga/n1797_s7
14.654
15.789
uvga/n1797_s3
15.795
16.962
uvga/n1797_s0
17.423
18.327
uvga/pixel_s0
20.113
=====
SETUP
24.088
20.246
44.335
uvga/rowDMARdCol_3_s1
2.716
3.220
uvga/n191_s
5.200
6.254
uvga/n190_s
6.254
6.317
uvga/n189_s
6.317
6.380
uvga/n188_s
6.380
6.999
uvga/n297_s8
9.318
10.007
uvga/n297_s5
10.013
10.701
uvga/n2127_s1
12.142
12.831
uvga/currentCursorRow_4_s11
17.105
18.240
uvga/currentCursorRow_4_s7
18.246
19.375
uvga/currentCursorRow_2_s0
20.246
=====
SETUP
24.088
20.246
44.335
uvga/rowDMARdCol_3_s1
2.716
3.220
uvga/n191_s
5.200
6.254
uvga/n190_s
6.254
6.317
uvga/n189_s
6.317
6.380
uvga/n188_s
6.380
6.999
uvga/n297_s8
9.318
10.007
uvga/n297_s5
10.013
10.701
uvga/n2127_s1
12.142
12.831
uvga/currentCursorRow_4_s11
17.105
18.240
uvga/currentCursorRow_4_s7
18.246
19.375
uvga/currentCursorRow_4_s0
20.246
=====
SETUP
24.154
19.788
43.942
uuart0/rxClockDividerReg_1_s2
2.716
3.220
uuart0/n159_s2
5.920
6.609
uuart0/n154_s3
7.891
8.795
uuart0/n217_s4
11.494
12.398
uuart0/rxClockDividerReg_9_s4
13.844
15.053
uuart0/n229_s4
18.653
19.788
uuart0/rxClockDividerReg_1_s2
19.788
=====
SETUP
24.288
20.046
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/charBufferWrData_7_s4
4.717
5.405
uvga/charBufferWrData_7_s2
6.489
7.697
uvga/currentCursorCol_6_s10
10.907
11.811
uvga/scrollRow_4_s10
13.768
14.896
uvga/scrollRow_4_s9
15.357
16.566
uvga/scrollRow_4_s7
17.638
18.767
uvga/scrollRow_1_s0
20.046
=====
SETUP
24.288
20.046
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/charBufferWrData_7_s4
4.717
5.405
uvga/charBufferWrData_7_s2
6.489
7.697
uvga/currentCursorCol_6_s10
10.907
11.811
uvga/scrollRow_4_s10
13.768
14.896
uvga/scrollRow_4_s9
15.357
16.566
uvga/scrollRow_4_s7
17.638
18.767
uvga/scrollRow_4_s0
20.046
=====
SETUP
24.298
20.036
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/charBufferWrData_7_s4
4.717
5.405
uvga/charBufferWrData_7_s2
6.489
7.697
uvga/currentCursorCol_6_s10
10.907
11.811
uvga/scrollRow_4_s10
13.768
14.896
uvga/scrollRow_4_s9
15.357
16.566
uvga/scrollRow_4_s7
17.638
18.767
uvga/scrollRow_0_s0
20.036
=====
SETUP
24.488
19.846
44.335
uvga/rowDMAState_2_s0
2.716
3.220
uvga/n297_s4
4.137
4.825
uvga/nextRowDMARdRow_4_s16
5.376
6.585
uvga/charBufferWrEn_s3
7.494
8.629
uvga/charBufferWrEn_s0
10.636
11.323
uvga/n1558_s1
11.791
12.919
uvga/n1558_s0
13.380
14.515
uvga/ucharBuffer/sp_inst_0
19.846
=====
SETUP
24.572
19.763
44.335
uvga/rowDMARdCol_3_s1
2.716
3.220
uvga/n191_s
5.200
6.254
uvga/n190_s
6.254
6.317
uvga/n189_s
6.317
6.380
uvga/n188_s
6.380
6.999
uvga/n297_s8
9.318
10.007
uvga/n297_s5
10.013
10.701
uvga/n2127_s1
12.142
12.831
uvga/currentCursorRow_4_s11
17.105
18.240
uvga/currentCursorRow_4_s7
18.246
19.375
uvga/currentCursorRow_0_s0
19.763
=====
SETUP
24.572
19.763
44.335
uvga/rowDMARdCol_3_s1
2.716
3.220
uvga/n191_s
5.200
6.254
uvga/n190_s
6.254
6.317
uvga/n189_s
6.317
6.380
uvga/n188_s
6.380
6.999
uvga/n297_s8
9.318
10.007
uvga/n297_s5
10.013
10.701
uvga/n2127_s1
12.142
12.831
uvga/currentCursorRow_4_s11
17.105
18.240
uvga/currentCursorRow_4_s7
18.246
19.375
uvga/currentCursorRow_1_s0
19.763
=====
SETUP
24.572
19.763
44.335
uvga/rowDMARdCol_3_s1
2.716
3.220
uvga/n191_s
5.200
6.254
uvga/n190_s
6.254
6.317
uvga/n189_s
6.317
6.380
uvga/n188_s
6.380
6.999
uvga/n297_s8
9.318
10.007
uvga/n297_s5
10.013
10.701
uvga/n2127_s1
12.142
12.831
uvga/currentCursorRow_4_s11
17.105
18.240
uvga/currentCursorRow_4_s7
18.246
19.375
uvga/currentCursorRow_3_s0
19.763
=====
SETUP
24.573
19.369
43.942
uvga/currentCursorRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
5.569
6.174
uvga/currentScrolledRow_1_s
6.174
6.237
uvga/currentScrolledRow_2_s
6.237
6.299
uvga/currentScrolledRow_3_s
6.299
6.919
uvga/n275_s0
7.839
8.988
uvga/n276_s0
8.988
9.051
uvga/nextRowDMAState_2_s19
11.627
12.315
uvga/nextRowDMARdCol_3_s22
13.200
14.335
uvga/nextRowDMARdCol_5_s24
17.019
18.154
uvga/nextRowDMARdCol_5_s21
18.160
19.369
uvga/rowDMARdCol_5_s1
19.369
=====
SETUP
24.919
19.024
43.942
uvga/inputCmdValid_r0_s0
2.716
3.220
uvga/inputCmdEscape_s3
5.211
6.420
uvga/inputCmdEscape_s1
6.438
7.127
uvga/nextRowDMAState_3_s8
9.107
10.316
uvga/nextRowDMARdRow_0_s18
15.335
16.471
uvga/nextRowDMARdRow_0_s15
17.888
19.024
uvga/rowDMARdRow_0_s2
19.024
=====
SETUP
24.919
19.024
43.942
uvga/inputCmdValid_r0_s0
2.716
3.220
uvga/inputCmdEscape_s3
5.211
6.420
uvga/inputCmdEscape_s1
6.438
7.127
uvga/nextRowDMAState_3_s8
9.107
10.316
uvga/nextRowDMARdRow_3_s17
15.335
16.471
uvga/nextRowDMARdRow_3_s14
17.888
19.024
uvga/rowDMARdRow_3_s2
19.024
=====
SETUP
24.928
19.015
43.942
uvga/inputCmdValid_r0_s0
2.716
3.220
uvga/inputCmdEscape_s3
5.211
6.420
uvga/inputCmdEscape_s1
6.438
7.127
uvga/nextRowDMAState_3_s8
9.107
10.316
uvga/nextRowDMARdRow_2_s17
15.699
16.908
uvga/nextRowDMARdRow_2_s14
18.326
19.015
uvga/rowDMARdRow_2_s2
19.015
=====
SETUP
25.191
18.752
43.942
uvga/inputCmdValid_r0_s0
2.716
3.220
uvga/inputCmdEscape_s3
5.211
6.420
uvga/inputCmdEscape_s1
6.438
7.127
uvga/nextRowDMAState_3_s8
9.107
10.316
uvga/nextRowDMARdRow_1_s16
15.335
16.471
uvga/nextRowDMARdRow_1_s14
17.543
18.752
uvga/rowDMARdRow_1_s2
18.752
=====
SETUP
25.235
18.707
43.942
uuart0/rxClockDividerReg_1_s2
2.716
3.220
uuart0/n159_s2
5.920
6.609
uuart0/n154_s3
7.891
8.795
uuart0/n217_s4
11.494
12.398
uuart0/n154_s5
14.741
15.950
uuart0/n154_s1
17.572
18.707
uuart0/rxClockDividerReg_10_s1
18.707
=====
SETUP
25.367
18.575
43.942
uvga/currentCursorRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
5.569
6.174
uvga/currentScrolledRow_1_s
6.174
6.237
uvga/currentScrolledRow_2_s
6.237
6.299
uvga/currentScrolledRow_3_s
6.299
6.919
uvga/n275_s0
7.839
8.988
uvga/n276_s0
8.988
9.051
uvga/nextRowDMAState_2_s19
11.627
12.315
uvga/nextRowDMARdCol_3_s22
13.200
14.335
uvga/nextRowDMARdCol_0_s24
15.776
16.905
uvga/nextRowDMARdCol_0_s22
17.366
18.575
uvga/rowDMARdCol_0_s1
18.575
=====
SETUP
25.525
18.809
44.335
uvga/rowDMARdCol_3_s1
2.716
3.220
uvga/n191_s
5.200
6.254
uvga/n190_s
6.254
6.317
uvga/n189_s
6.317
6.380
uvga/n188_s
6.380
6.999
uvga/n297_s8
9.318
10.007
uvga/n297_s5
10.013
10.701
uvga/n2127_s1
12.142
12.831
uvga/n1257_s2
17.105
17.987
uvga/scrollRow_0_s0
18.809
=====
HOLD
0.627
3.277
2.650
uvga/scanningCurrentCursorCell_r1_s0
2.650
3.017
uvga/scanningCurrentCursorCell_r2_s0
3.277
=====
HOLD
0.627
3.277
2.650
uvga/charWidthCounter_r0_0_s0
2.650
3.017
uvga/charWidthCounter_r1_0_s0
3.277
=====
HOLD
0.627
3.277
2.650
uvga/charWidthCounter_r0_1_s0
2.650
3.017
uvga/charWidthCounter_r1_1_s0
3.277
=====
HOLD
0.664
3.314
2.650
uvga/charHeightCounter_r0_3_s0
2.650
3.017
uvga/charHeightCounter_r1_3_s0
3.314
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initData_1_s1
2.650
3.017
uvga/ucharbufinit/n266_s3
3.019
3.429
uvga/ucharbufinit/initData_1_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initCursorCol_1_s1
2.650
3.017
uvga/ucharbufinit/n221_s1
3.019
3.429
uvga/ucharbufinit/initCursorCol_1_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/cursorInvisible_s1
2.650
3.017
uvga/n1293_s2
3.019
3.429
uvga/cursorInvisible_s1
3.429
=====
HOLD
0.778
3.429
2.650
uansiesc/ufifo/fifo_sc_inst/wbin_2_s0
2.650
3.017
uansiesc/ufifo/fifo_sc_inst/wbin_next_2_s2
3.019
3.429
uansiesc/ufifo/fifo_sc_inst/wbin_2_s0
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_6_s1
2.650
3.017
uuart0/n224_s2
3.019
3.429
uuart0/rxClockDividerReg_6_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_13_s1
2.650
3.017
uuart0/n217_s2
3.019
3.429
uuart0/rxClockDividerReg_13_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_17_s1
2.650
3.017
uuart0/n213_s2
3.019
3.429
uuart0/rxClockDividerReg_17_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_18_s1
2.650
3.017
uuart0/n212_s2
3.019
3.429
uuart0/rxClockDividerReg_18_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_4_s1
2.650
3.017
uuart0/n480_s1
3.019
3.429
uuart0/txClockDividerReg_4_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_6_s1
2.650
3.017
uuart0/n478_s1
3.019
3.429
uuart0/txClockDividerReg_6_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_10_s1
2.650
3.017
uuart0/n474_s3
3.019
3.429
uuart0/txClockDividerReg_10_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_12_s1
2.650
3.017
uuart0/n472_s1
3.019
3.429
uuart0/txClockDividerReg_12_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_5_s1
2.650
3.017
uuart0/n159_s1
3.019
3.429
uuart0/rxClockDividerReg_5_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxBitCount_3_s0
2.650
3.017
uuart0/n177_s5
3.019
3.429
uuart0/rxBitCount_3_s0
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ps2kbd/data_count_0_s1
2.650
3.017
ukbd/ps2kbd/n52_s2
3.019
3.429
ukbd/ps2kbd/data_count_0_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ps2kbd/data_count_2_s1
2.650
3.017
ukbd/ps2kbd/n50_s3
3.019
3.429
ukbd/ps2kbd/data_count_2_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ufifo/fifo_sc_inst/wbin_2_s0
2.650
3.017
ukbd/ufifo/fifo_sc_inst/wbin_next_2_s2
3.019
3.429
ukbd/ufifo/fifo_sc_inst/wbin_2_s0
3.429
=====
HOLD
0.780
3.430
2.650
uvga/uhvsync/counterY_0_s0
2.650
3.017
uvga/uhvsync/n68_s2
3.021
3.430
uvga/uhvsync/counterY_0_s0
3.430
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initData_0_s1
2.650
3.017
uvga/ucharbufinit/n267_s3
3.021
3.430
uvga/ucharbufinit/initData_0_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/charHeightCounter_1_s1
2.650
3.017
uvga/nextCharHeightCounter_1_s4
3.021
3.430
uvga/charHeightCounter_1_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/currentScanCharRow_0_s0
2.650
3.017
uvga/nextCurrentScanCharRow_0_s2
3.021
3.430
uvga/currentScanCharRow_0_s0
3.430
