Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: cpu_checker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_checker.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_checker"
Output Format                      : NGC
Target Device                      : xc6slx4-2-tqg144

---- Source Options
Top Module Name                    : cpu_checker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ISE\work\work4\cpu_checker.v" into library work
Parsing module <cpu_checker>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu_checker>.
WARNING:HDLCompiler:1127 - "E:\ISE\work\work4\cpu_checker.v" Line 71: Assignment to out ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:\ISE\work\work4\cpu_checker.v" Line 387: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\ISE\work\work4\cpu_checker.v" Line 388: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\ISE\work\work4\cpu_checker.v" Line 389: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\ISE\work\work4\cpu_checker.v" Line 390: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_checker>.
    Related source file is "E:\ISE\work\work4\cpu_checker.v".
WARNING:Xst:647 - Input <freq<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <cnt>.
    Found 2-bit register for signal <judge>.
    Found 16-bit register for signal <times>.
    Found 32-bit register for signal <pc>.
    Found 32-bit register for signal <addr>.
    Found 16-bit register for signal <grf>.
    Found 4-bit register for signal <status>.
    Found finite state machine <FSM_0> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 63                                             |
    | Inputs             | 17                                             |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <n0199[8:0]> created at line 124.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_77_OUT> created at line 161.
    Found 16-bit subtractor for signal <GND_1_o_GND_1_o_sub_229_OUT> created at line 387.
    Found 16-bit adder for signal <n0308> created at line 124.
    Found 16-bit adder for signal <times[12]_GND_1_o_add_42_OUT> created at line 124.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_77_OUT> created at line 161.
    Found 32-bit adder for signal <pc[27]_GND_1_o_add_79_OUT> created at line 161.
    Found 16-bit adder for signal <n0319> created at line 228.
    Found 16-bit adder for signal <grf[12]_GND_1_o_add_114_OUT> created at line 228.
    Found 32-bit adder for signal <addr[27]_GND_1_o_add_151_OUT> created at line 274.
    Found 4-bit adder for signal <cnt[3]_GND_1_o_add_191_OUT> created at line 350.
    Found 64x4-bit Read Only RAM for signal <_n0336>
    Found 8-bit comparator lessequal for signal <n0001> created at line 32
    Found 8-bit comparator lessequal for signal <n0003> created at line 32
    Found 8-bit comparator lessequal for signal <n0007> created at line 34
    Found 8-bit comparator lessequal for signal <n0009> created at line 34
    Found 32-bit comparator lessequal for signal <n0145> created at line 388
    Found 32-bit comparator lessequal for signal <n0147> created at line 388
    Found 32-bit comparator lessequal for signal <n0156> created at line 389
    Found 16-bit comparator lessequal for signal <n0165> created at line 390
    Summary:
	inferred   1 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred 102 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  38 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cpu_checker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x4-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 4
 16-bit subtractor                                     : 1
 32-bit adder                                          : 3
 4-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Registers                                            : 6
 16-bit register                                       : 2
 2-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 1
# Comparators                                          : 8
 16-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 3
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 38
 16-bit 2-to-1 multiplexer                             : 10
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 20
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cpu_checker>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0336> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char<5:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cpu_checker> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x4-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 4
 16-bit subtractor                                     : 1
 32-bit adder                                          : 3
 4-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Registers                                            : 102
 Flip-Flops                                            : 102
# Comparators                                          : 8
 16-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 3
 8-bit comparator lessequal                            : 4
# Multiplexers                                         : 38
 16-bit 2-to-1 multiplexer                             : 10
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 20
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <status[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 1000  | 1000
 0111  | 0111
 1011  | 1011
 1010  | 1010
 1001  | 1001
 1100  | 1100
 1101  | 1101
 1110  | 1110
-------------------

Optimizing unit <cpu_checker> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_checker, actual ratio is 19.
FlipFlop status_FSM_FFd2 has been replicated 2 time(s)
FlipFlop status_FSM_FFd3 has been replicated 2 time(s)
FlipFlop status_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 111
 Flip-Flops                                            : 111

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_checker.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 609
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 3
#      LUT2                        : 20
#      LUT3                        : 60
#      LUT4                        : 83
#      LUT5                        : 60
#      LUT6                        : 156
#      MUXCY                       : 99
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 104
# FlipFlops/Latches                : 111
#      FDR                         : 9
#      FDRE                        : 102
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 24
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             111  out of   4800     2%  
 Number of Slice LUTs:                  399  out of   2400    16%  
    Number used as Logic:               399  out of   2400    16%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    404
   Number with an unused Flip Flop:     293  out of    404    72%  
   Number with an unused LUT:             5  out of    404     1%  
   Number of fully used LUT-FF pairs:   106  out of    404    26%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  31  out of    102    30%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 111   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.547ns (Maximum Frequency: 180.278MHz)
   Minimum input arrival time before clock: 14.852ns
   Maximum output required time after clock: 7.873ns
   Maximum combinational path delay: 9.820ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.547ns (frequency: 180.278MHz)
  Total number of paths / destination ports: 4258 / 213
-------------------------------------------------------------------------
Delay:               5.547ns (Levels of Logic = 4)
  Source:            cnt_3 (FF)
  Destination:       pc_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_3 to pc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.525   1.315  cnt_3 (cnt_3)
     LUT4:I0->O            1   0.254   0.682  cnt[3]_PWR_1_o_equal_191_o<3>1_1 (cnt[3]_PWR_1_o_equal_191_o<3>1)
     LUT5:I4->O            2   0.254   0.726  _n0520_inv11 (_n0520_inv1)
     LUT5:I4->O           17   0.254   1.209  _n0520_inv2_rstpot (_n0520_inv2_rstpot)
     LUT3:I2->O            1   0.254   0.000  pc_2_dpot (pc_2_dpot)
     FDRE:D                    0.074          pc_2
    ----------------------------------------
    Total                      5.547ns (1.615ns logic, 3.932ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 96172 / 288
-------------------------------------------------------------------------
Offset:              14.852ns (Levels of Logic = 10)
  Source:            char<4> (PAD)
  Destination:       status_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: char<4> to status_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.328   1.528  char_4_IBUF (Msub_n0199[8:0]_cy<4>)
     LUT2:I0->O            1   0.250   0.682  char[7]_GND_1_o_LessThan_3_o1_SW0 (N11)
     LUT6:I5->O           66   0.254   2.375  char[7]_GND_1_o_LessThan_3_o1 (char[7]_GND_1_o_LessThan_3_o)
     LUT5:I0->O            3   0.254   1.042  GND_1_o_char[7]_AND_1_o1 (GND_1_o_char[7]_AND_1_o)
     LUT6:I2->O           29   0.254   1.698  Mmux_type41 (type<3>)
     LUT3:I0->O           46   0.235   2.209  type[3]_type[3]_OR_17_o1 (type[3]_type[3]_OR_17_o)
     LUT6:I0->O            1   0.254   0.000  status_FSM_FFd4-In6_SW2_F (N42)
     MUXF7:I0->O           1   0.163   0.958  status_FSM_FFd4-In6_SW2 (N39)
     LUT6:I2->O            1   0.254   0.790  status_FSM_FFd4-In8 (status_FSM_FFd4-In10)
     LUT6:I4->O            2   0.250   0.000  status_FSM_FFd4-In17 (status_FSM_FFd4-In)
     FDR:D                     0.074          status_FSM_FFd4
    ----------------------------------------
    Total                     14.852ns (3.570ns logic, 11.282ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 95 / 6
-------------------------------------------------------------------------
Offset:              7.873ns (Levels of Logic = 3)
  Source:            status_FSM_FFd2 (FF)
  Destination:       error_code<1> (PAD)
  Source Clock:      clk rising

  Data Path: status_FSM_FFd2 to error_code<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             63   0.525   2.030  status_FSM_FFd2 (status_FSM_FFd2)
     LUT3:I1->O            3   0.250   1.221  status_status[3]_PWR_1_o_equal_227_o1 (status[3]_PWR_1_o_equal_227_o)
     LUT6:I0->O            1   0.254   0.681  Mmux_error_code25 (error_code_1_OBUF)
     OBUF:I->O                 2.912          error_code_1_OBUF (error_code<1>)
    ----------------------------------------
    Total                      7.873ns (3.941ns logic, 3.932ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 135 / 1
-------------------------------------------------------------------------
Delay:               9.820ns (Levels of Logic = 11)
  Source:            freq<1> (PAD)
  Destination:       error_code<0> (PAD)

  Data Path: freq<1> to error_code<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.682  freq_1_IBUF (freq_1_IBUF)
     LUT1:I0->O            1   0.254   0.000  Msub_GND_1_o_GND_1_o_sub_229_OUT_cy<0>_rt (Msub_GND_1_o_GND_1_o_sub_229_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.215   0.000  Msub_GND_1_o_GND_1_o_sub_229_OUT_cy<0> (Msub_GND_1_o_GND_1_o_sub_229_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_1_o_GND_1_o_sub_229_OUT_cy<1> (Msub_GND_1_o_GND_1_o_sub_229_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_1_o_GND_1_o_sub_229_OUT_cy<2> (Msub_GND_1_o_GND_1_o_sub_229_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_GND_1_o_GND_1_o_sub_229_OUT_cy<3> (Msub_GND_1_o_GND_1_o_sub_229_OUT_cy<3>)
     XORCY:CI->O           1   0.206   1.137  Msub_GND_1_o_GND_1_o_sub_229_OUT_xor<4> (GND_1_o_GND_1_o_sub_229_OUT<4>)
     LUT6:I0->O            1   0.254   0.682  Mmux_error_code14 (Mmux_error_code13)
     LUT5:I4->O            1   0.254   0.910  Mmux_error_code15 (Mmux_error_code14)
     LUT6:I3->O            1   0.235   0.681  Mmux_error_code18 (error_code_0_OBUF)
     OBUF:I->O                 2.912          error_code_0_OBUF (error_code<0>)
    ----------------------------------------
    Total                      9.820ns (5.728ns logic, 4.092ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.547|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.16 secs
 
--> 

Total memory usage is 4503280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

