{
  "Top": "SineParamFinder",
  "RtlTop": "SineParamFinder",
  "RtlPrefix": "",
  "RtlSubPrefix": "SineParamFinder_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "n_samples": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "n_samples",
          "name": "n_samples",
          "usage": "data",
          "direction": "in"
        }]
    },
    "samples": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "samples_address0",
          "name": "samples_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "samples_ce0",
          "name": "samples_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "samples_q0",
          "name": "samples_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "channel": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<4>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "channel",
          "name": "channel",
          "usage": "data",
          "direction": "in"
        }]
    },
    "amplitude": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_uint<12>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "amplitude",
          "name": "amplitude",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "amplitude_ap_vld",
          "name": "amplitude_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "offset": {
      "index": "4",
      "direction": "out",
      "srcType": "ap_uint<20>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "offset",
          "name": "offset",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "offset_ap_vld",
          "name": "offset_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top SineParamFinder -name SineParamFinder",
      "set_directive_top SineParamFinder -name SineParamFinder"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "SineParamFinder"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "2"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "SineParamFinder",
    "Version": "1.0",
    "DisplayName": "Sineparamfinder",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_SineParamFinder_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/src\/SineParamFinder.cpp"],
    "Vhdl": ["impl\/vhdl\/SineParamFinder.vhd"],
    "Verilog": ["impl\/verilog\/SineParamFinder.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/SineParamFinder.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/ffn\/Nextcloud\/Workspace\/Projects\/PL-Mag-Sensor\/hls\/SineParamFinder\/SineParamFinder\/.debug\/SineParamFinder.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "amplitude": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"amplitude": "DATA"},
      "ports": ["amplitude"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "amplitude"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "channel": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "4",
      "portMap": {"channel": "DATA"},
      "ports": ["channel"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "channel"
        }]
    },
    "n_samples": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"n_samples": "DATA"},
      "ports": ["n_samples"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "n_samples"
        }]
    },
    "offset": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"offset": "DATA"},
      "ports": ["offset"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "offset"
        }]
    },
    "samples_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"samples_address0": "DATA"},
      "ports": ["samples_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "samples"
        }]
    },
    "samples_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"samples_q0": "DATA"},
      "ports": ["samples_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "samples"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "n_samples": {
      "dir": "in",
      "width": "16"
    },
    "samples_address0": {
      "dir": "out",
      "width": "10"
    },
    "samples_ce0": {
      "dir": "out",
      "width": "1"
    },
    "samples_q0": {
      "dir": "in",
      "width": "32"
    },
    "channel": {
      "dir": "in",
      "width": "4"
    },
    "amplitude": {
      "dir": "out",
      "width": "12"
    },
    "amplitude_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "offset": {
      "dir": "out",
      "width": "20"
    },
    "offset_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "SineParamFinder"},
    "Info": {"SineParamFinder": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"SineParamFinder": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "65537",
          "PipelineIIMin": "3",
          "PipelineIIMax": "65538",
          "PipelineII": "3 ~ 65538",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.329"
        },
        "Loops": [{
            "Name": "loop",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "65535",
            "Latency": "0 ~ 65535",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "66",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "261",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-02-14 10:18:32 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
