<stg><name>cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5</name>


<trans_list>

<trans id="960" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1939" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %zext_ln319_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln319

]]></Node>
<StgValue><ssdm name="zext_ln319_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i20 0, i20 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:7 %store_ln328 = store i5 0, i5 %i1

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i16 0, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %store_ln329 = store i8 0, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln331 = store i8 0, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %VITIS_LOOP_334_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_334_6:0 %indvar_flatten_load = load i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
VITIS_LOOP_334_6:1 %indvar_flatten14_load = load i20 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="indvar_flatten14_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_334_6:2 %icmp_ln328 = icmp_eq  i20 %indvar_flatten14_load, i20 802816

]]></Node>
<StgValue><ssdm name="icmp_ln328"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_334_6:3 %add_ln328_1 = add i20 %indvar_flatten14_load, i20 1

]]></Node>
<StgValue><ssdm name="add_ln328_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_334_6:4 %br_ln328 = br i1 %icmp_ln328, void %for.inc61, void %for.inc64.exitStub

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc61:0 %w_load = load i8 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc61:1 %h_load = load i8 %h

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc61:2 %i1_load = load i5 %i1

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc61:3 %add_ln328 = add i5 %i1_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:6 %icmp_ln329 = icmp_eq  i16 %indvar_flatten_load, i16 50176

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:7 %select_ln328 = select i1 %icmp_ln329, i8 0, i8 %h_load

]]></Node>
<StgValue><ssdm name="select_ln328"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:8 %xor_ln328 = xor i1 %icmp_ln329, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln328"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:9 %icmp_ln331 = icmp_eq  i8 %w_load, i8 224

]]></Node>
<StgValue><ssdm name="icmp_ln331"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:10 %and_ln328 = and i1 %icmp_ln331, i1 %xor_ln328

]]></Node>
<StgValue><ssdm name="and_ln328"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc61:11 %select_ln328_1 = select i1 %icmp_ln329, i5 %add_ln328, i5 %i1_load

]]></Node>
<StgValue><ssdm name="select_ln328_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:12 %add_ln329_2 = add i8 %select_ln328, i8 1

]]></Node>
<StgValue><ssdm name="add_ln329_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc61:13 %or_ln329 = or i1 %and_ln328, i1 %icmp_ln329

]]></Node>
<StgValue><ssdm name="or_ln329"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:14 %select_ln329 = select i1 %or_ln329, i8 0, i8 %w_load

]]></Node>
<StgValue><ssdm name="select_ln329"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:15 %add_ln329_3 = add i8 %select_ln328, i8 2

]]></Node>
<StgValue><ssdm name="add_ln329_3"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc61:16 %select_ln329_1 = select i1 %and_ln328, i8 %add_ln329_2, i8 %select_ln328

]]></Node>
<StgValue><ssdm name="select_ln329_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="5">
<![CDATA[
for.inc61:17 %trunc_ln332 = trunc i5 %select_ln328_1

]]></Node>
<StgValue><ssdm name="trunc_ln332"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
for.inc61:24 %tmp_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln332, i8 %zext_ln319_read

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="12">
<![CDATA[
for.inc61:25 %p_cast4 = zext i12 %tmp_26

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:26 %weight_0_0_addr = getelementptr i32 %weight_0_0, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_0_0_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:27 %weight_0_1_addr = getelementptr i32 %weight_0_1, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_0_1_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:29 %weight_0_3_addr = getelementptr i32 %weight_0_3, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_0_3_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:30 %weight_0_4_addr = getelementptr i32 %weight_0_4, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_0_4_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:32 %weight_1_1_addr = getelementptr i32 %weight_1_1, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_1_1_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:33 %weight_1_2_addr = getelementptr i32 %weight_1_2, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_1_2_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:34 %weight_1_3_addr = getelementptr i32 %weight_1_3, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_1_3_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:35 %weight_1_4_addr = getelementptr i32 %weight_1_4, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_1_4_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:36 %weight_2_0_addr = getelementptr i32 %weight_2_0, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_2_0_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:37 %weight_2_1_addr = getelementptr i32 %weight_2_1, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_2_1_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:38 %weight_2_2_addr = getelementptr i32 %weight_2_2, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_2_2_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:39 %weight_2_3_addr = getelementptr i32 %weight_2_3, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_2_3_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:40 %weight_2_4_addr = getelementptr i32 %weight_2_4, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_2_4_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:41 %weight_3_0_addr = getelementptr i32 %weight_3_0, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_3_0_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:42 %weight_3_1_addr = getelementptr i32 %weight_3_1, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_3_1_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:51 %weight_0_0_load = load i12 %weight_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:52 %weight_0_1_load = load i12 %weight_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:54 %weight_0_3_load = load i12 %weight_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:55 %weight_0_4_load = load i12 %weight_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:57 %weight_1_1_load = load i12 %weight_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:58 %weight_1_2_load = load i12 %weight_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:59 %weight_1_3_load = load i12 %weight_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:60 %weight_1_4_load = load i12 %weight_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:61 %weight_2_0_load = load i12 %weight_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:62 %weight_2_1_load = load i12 %weight_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:63 %weight_2_2_load = load i12 %weight_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:64 %weight_2_3_load = load i12 %weight_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:65 %weight_2_4_load = load i12 %weight_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:66 %weight_3_0_load = load i12 %weight_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:67 %weight_3_1_load = load i12 %weight_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="8">
<![CDATA[
for.inc61:82 %trunc_ln329 = trunc i8 %select_ln329_1

]]></Node>
<StgValue><ssdm name="trunc_ln329"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:85 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %select_ln329_1, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:88 %tmp_29 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln329_3, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:89 %add_ln329_4 = add i8 %h_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln329_4"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:90 %tmp_30 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln329_4, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc61:91 %select_ln328_2 = select i1 %icmp_ln329, i6 0, i6 %tmp_30

]]></Node>
<StgValue><ssdm name="select_ln328_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc61:92 %select_ln329_2 = select i1 %and_ln328, i6 %tmp_29, i6 %select_ln328_2

]]></Node>
<StgValue><ssdm name="select_ln329_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="8">
<![CDATA[
for.inc61:135 %trunc_ln331 = trunc i8 %select_ln329

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:137 %lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln329, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc61:477 %switch_ln350 = switch i4 %trunc_ln331, void %arrayidx20226.case.15, i4 0, void %arrayidx20226.case.0, i4 1, void %arrayidx20226.case.1, i4 2, void %arrayidx20226.case.2, i4 3, void %arrayidx20226.case.3, i4 4, void %arrayidx20226.case.4, i4 5, void %arrayidx20226.case.5, i4 6, void %arrayidx20226.case.6, i4 7, void %arrayidx20226.case.7, i4 8, void %arrayidx20226.case.8, i4 9, void %arrayidx20226.case.9, i4 10, void %arrayidx20226.case.10, i4 11, void %arrayidx20226.case.11, i4 12, void %arrayidx20226.case.12, i4 13, void %arrayidx20226.case.13, i4 14, void %arrayidx20226.case.14

]]></Node>
<StgValue><ssdm name="switch_ln350"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.14:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.13:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.12:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.11:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.10:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.9:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.8:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.7:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.6:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.5:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.4:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.3:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.2:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.1:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.0:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln331" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.case.15:1 %br_ln350 = br void %arrayidx20226.exit

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="149" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:51 %weight_0_0_load = load i12 %weight_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_load"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:52 %weight_0_1_load = load i12 %weight_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_load"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:54 %weight_0_3_load = load i12 %weight_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_load"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:55 %weight_0_4_load = load i12 %weight_0_4_addr

]]></Node>
<StgValue><ssdm name="weight_0_4_load"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:57 %weight_1_1_load = load i12 %weight_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_1_1_load"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:58 %weight_1_2_load = load i12 %weight_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_1_2_load"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:59 %weight_1_3_load = load i12 %weight_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_1_3_load"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:60 %weight_1_4_load = load i12 %weight_1_4_addr

]]></Node>
<StgValue><ssdm name="weight_1_4_load"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:61 %weight_2_0_load = load i12 %weight_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_2_0_load"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:62 %weight_2_1_load = load i12 %weight_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_2_1_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:63 %weight_2_2_load = load i12 %weight_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_2_2_load"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:64 %weight_2_3_load = load i12 %weight_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_2_3_load"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:65 %weight_2_4_load = load i12 %weight_2_4_addr

]]></Node>
<StgValue><ssdm name="weight_2_4_load"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:66 %weight_3_0_load = load i12 %weight_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_3_0_load"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:67 %weight_3_1_load = load i12 %weight_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_3_1_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:84 %add_ln329_1 = add i8 %select_ln329_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln329_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="6">
<![CDATA[
for.inc61:86 %zext_ln346 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:87 %mul_ln346 = mul i14 %zext_ln346, i14 228

]]></Node>
<StgValue><ssdm name="mul_ln346"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="6">
<![CDATA[
for.inc61:93 %zext_ln346_1 = zext i6 %select_ln329_2

]]></Node>
<StgValue><ssdm name="zext_ln346_1"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:94 %mul_ln346_1 = mul i14 %zext_ln346_1, i14 228

]]></Node>
<StgValue><ssdm name="mul_ln346_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:95 %tmp_31 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln329_1, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="6">
<![CDATA[
for.inc61:96 %zext_ln346_2 = zext i6 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln346_2"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:97 %mul_ln346_2 = mul i14 %zext_ln346_2, i14 228

]]></Node>
<StgValue><ssdm name="mul_ln346_2"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx20226.exit:0 %add_ln329_5 = add i16 %indvar_flatten_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln329_5"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx20226.exit:1 %select_ln329_3 = select i1 %icmp_ln329, i16 1, i16 %add_ln329_5

]]></Node>
<StgValue><ssdm name="select_ln329_3"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx20226.exit:2 %store_ln328 = store i20 %add_ln328_1, i20 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx20226.exit:3 %store_ln328 = store i5 %select_ln328_1, i5 %i1

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx20226.exit:4 %store_ln329 = store i16 %select_ln329_3, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx20226.exit:5 %store_ln329 = store i8 %select_ln329_1, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
for.inc61:18 %tmp_24 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %select_ln328_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="13">
<![CDATA[
for.inc61:19 %zext_ln332 = zext i13 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln332"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc61:20 %tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln328_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="10">
<![CDATA[
for.inc61:21 %zext_ln332_1 = zext i10 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln332_1"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:22 %sub_ln332 = sub i14 %zext_ln332, i14 %zext_ln332_1

]]></Node>
<StgValue><ssdm name="sub_ln332"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="14">
<![CDATA[
for.inc61:23 %sub_ln332_cast = sext i14 %sub_ln332

]]></Node>
<StgValue><ssdm name="sub_ln332_cast"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="8">
<![CDATA[
for.inc61:76 %zext_ln332_2 = zext i8 %select_ln329_1

]]></Node>
<StgValue><ssdm name="zext_ln332_2"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc61:77 %add_ln332 = add i15 %sub_ln332_cast, i15 %zext_ln332_2

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="15">
<![CDATA[
for.inc61:78 %trunc_ln332_1 = trunc i15 %add_ln332

]]></Node>
<StgValue><ssdm name="trunc_ln332_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
for.inc61:79 %tmp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln332_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
for.inc61:80 %tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %add_ln332, i1 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:81 %sub_ln332_1 = sub i16 %tmp_27, i16 %tmp_28

]]></Node>
<StgValue><ssdm name="sub_ln332_1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:83 %add_ln329 = add i8 %select_ln329_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln329"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc61:98 %tmp_32 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln329, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="6">
<![CDATA[
for.inc61:99 %zext_ln346_3 = zext i6 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln346_3"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:100 %mul_ln346_3 = mul i14 %zext_ln346_3, i14 228

]]></Node>
<StgValue><ssdm name="mul_ln346_3"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc61:101 %add_ln331 = add i6 %lshr_ln, i6 1

]]></Node>
<StgValue><ssdm name="add_ln331"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="6">
<![CDATA[
for.inc61:102 %zext_ln346_4 = zext i6 %add_ln331

]]></Node>
<StgValue><ssdm name="zext_ln346_4"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:103 %mul_ln346_4 = mul i14 %zext_ln346_4, i14 228

]]></Node>
<StgValue><ssdm name="mul_ln346_4"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="8">
<![CDATA[
for.inc61:104 %zext_ln346_5 = zext i8 %select_ln329

]]></Node>
<StgValue><ssdm name="zext_ln346_5"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:105 %add_ln346_4 = add i14 %mul_ln346, i14 %zext_ln346_5

]]></Node>
<StgValue><ssdm name="add_ln346_4"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:106 %zext_ln346_6 = zext i14 %add_ln346_4

]]></Node>
<StgValue><ssdm name="zext_ln346_6"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:107 %input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_6

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:111 %add_ln346_6 = add i14 %mul_ln346_2, i14 %zext_ln346_5

]]></Node>
<StgValue><ssdm name="add_ln346_6"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:112 %zext_ln346_8 = zext i14 %add_ln346_6

]]></Node>
<StgValue><ssdm name="zext_ln346_8"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:113 %input_0_addr_13 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_8

]]></Node>
<StgValue><ssdm name="input_0_addr_13"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:120 %input_1_addr = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_6

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:122 %input_1_addr_13 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_8

]]></Node>
<StgValue><ssdm name="input_1_addr_13"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:125 %input_2_addr = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_6

]]></Node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:127 %input_2_addr_13 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_8

]]></Node>
<StgValue><ssdm name="input_2_addr_13"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:130 %input_3_addr = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_6

]]></Node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:132 %input_3_addr_13 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_8

]]></Node>
<StgValue><ssdm name="input_3_addr_13"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="4">
<![CDATA[
for.inc61:138 %zext_ln332_3 = zext i4 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln332_3"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc61:139 %add_ln332_1 = add i16 %sub_ln332_1, i16 %zext_ln332_3

]]></Node>
<StgValue><ssdm name="add_ln332_1"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:174 %input_0_load = load i14 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:175 %input_1_load = load i14 %input_1_addr

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:176 %input_2_load = load i14 %input_2_addr

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:177 %input_3_load = load i14 %input_3_addr

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:180 %add_ln346 = add i8 %select_ln329, i8 1

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="8">
<![CDATA[
for.inc61:181 %zext_ln346_11 = zext i8 %add_ln346

]]></Node>
<StgValue><ssdm name="zext_ln346_11"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:182 %add_ln346_9 = add i14 %mul_ln346, i14 %zext_ln346_11

]]></Node>
<StgValue><ssdm name="add_ln346_9"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:183 %zext_ln346_12 = zext i14 %add_ln346_9

]]></Node>
<StgValue><ssdm name="zext_ln346_12"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:184 %input_0_addr_4 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_12

]]></Node>
<StgValue><ssdm name="input_0_addr_4"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:185 %add_ln346_10 = add i14 %mul_ln346_1, i14 %zext_ln346_11

]]></Node>
<StgValue><ssdm name="add_ln346_10"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:186 %zext_ln346_13 = zext i14 %add_ln346_10

]]></Node>
<StgValue><ssdm name="zext_ln346_13"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:187 %input_0_addr_9 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_13

]]></Node>
<StgValue><ssdm name="input_0_addr_9"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:188 %add_ln346_11 = add i14 %mul_ln346_2, i14 %zext_ln346_11

]]></Node>
<StgValue><ssdm name="add_ln346_11"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:189 %zext_ln346_14 = zext i14 %add_ln346_11

]]></Node>
<StgValue><ssdm name="zext_ln346_14"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:190 %input_0_addr_14 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_14

]]></Node>
<StgValue><ssdm name="input_0_addr_14"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:197 %input_1_addr_4 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_12

]]></Node>
<StgValue><ssdm name="input_1_addr_4"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:198 %input_1_addr_9 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_13

]]></Node>
<StgValue><ssdm name="input_1_addr_9"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:199 %input_1_addr_14 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_14

]]></Node>
<StgValue><ssdm name="input_1_addr_14"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:202 %input_2_addr_4 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_12

]]></Node>
<StgValue><ssdm name="input_2_addr_4"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:203 %input_2_addr_9 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_13

]]></Node>
<StgValue><ssdm name="input_2_addr_9"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:204 %input_2_addr_14 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_14

]]></Node>
<StgValue><ssdm name="input_2_addr_14"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:207 %input_3_addr_4 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_12

]]></Node>
<StgValue><ssdm name="input_3_addr_4"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:208 %input_3_addr_9 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_13

]]></Node>
<StgValue><ssdm name="input_3_addr_9"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:209 %input_3_addr_14 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_14

]]></Node>
<StgValue><ssdm name="input_3_addr_14"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:212 %input_0_load_1 = load i14 %input_0_addr_4

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:213 %input_1_load_1 = load i14 %input_1_addr_4

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:214 %input_2_load_1 = load i14 %input_2_addr_4

]]></Node>
<StgValue><ssdm name="input_2_load_1"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:215 %input_3_load_1 = load i14 %input_3_addr_4

]]></Node>
<StgValue><ssdm name="input_3_load_1"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:218 %add_ln346_1 = add i8 %select_ln329, i8 2

]]></Node>
<StgValue><ssdm name="add_ln346_1"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="8">
<![CDATA[
for.inc61:219 %zext_ln346_17 = zext i8 %add_ln346_1

]]></Node>
<StgValue><ssdm name="zext_ln346_17"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:223 %add_ln346_15 = add i14 %mul_ln346_1, i14 %zext_ln346_17

]]></Node>
<StgValue><ssdm name="add_ln346_15"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:224 %zext_ln346_19 = zext i14 %add_ln346_15

]]></Node>
<StgValue><ssdm name="zext_ln346_19"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:225 %input_0_addr_10 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_19

]]></Node>
<StgValue><ssdm name="input_0_addr_10"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:236 %input_1_addr_10 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_19

]]></Node>
<StgValue><ssdm name="input_1_addr_10"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:241 %input_2_addr_10 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_19

]]></Node>
<StgValue><ssdm name="input_2_addr_10"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:246 %input_3_addr_10 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_19

]]></Node>
<StgValue><ssdm name="input_3_addr_10"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:338 %input_0_load_6 = load i14 %input_0_addr_9

]]></Node>
<StgValue><ssdm name="input_0_load_6"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:339 %input_1_load_6 = load i14 %input_1_addr_9

]]></Node>
<StgValue><ssdm name="input_1_load_6"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:340 %input_2_load_6 = load i14 %input_2_addr_9

]]></Node>
<StgValue><ssdm name="input_2_load_6"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:341 %input_3_load_6 = load i14 %input_3_addr_9

]]></Node>
<StgValue><ssdm name="input_3_load_6"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:344 %input_0_load_7 = load i14 %input_0_addr_10

]]></Node>
<StgValue><ssdm name="input_0_load_7"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:345 %input_1_load_7 = load i14 %input_1_addr_10

]]></Node>
<StgValue><ssdm name="input_1_load_7"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:346 %input_2_load_7 = load i14 %input_2_addr_10

]]></Node>
<StgValue><ssdm name="input_2_load_7"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:347 %input_3_load_7 = load i14 %input_3_addr_10

]]></Node>
<StgValue><ssdm name="input_3_load_7"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:362 %input_0_load_10 = load i14 %input_0_addr_13

]]></Node>
<StgValue><ssdm name="input_0_load_10"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:363 %input_1_load_10 = load i14 %input_1_addr_13

]]></Node>
<StgValue><ssdm name="input_1_load_10"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:364 %input_2_load_10 = load i14 %input_2_addr_13

]]></Node>
<StgValue><ssdm name="input_2_load_10"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:365 %input_3_load_10 = load i14 %input_3_addr_13

]]></Node>
<StgValue><ssdm name="input_3_load_10"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:368 %input_0_load_11 = load i14 %input_0_addr_14

]]></Node>
<StgValue><ssdm name="input_0_load_11"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:369 %input_1_load_11 = load i14 %input_1_addr_14

]]></Node>
<StgValue><ssdm name="input_1_load_11"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:370 %input_2_load_11 = load i14 %input_2_addr_14

]]></Node>
<StgValue><ssdm name="input_2_load_11"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:371 %input_3_load_11 = load i14 %input_3_addr_14

]]></Node>
<StgValue><ssdm name="input_3_load_11"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx20226.exit:6 %store_ln331 = store i8 %add_ln346, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
arrayidx20226.exit:7 %br_ln331 = br void %VITIS_LOOP_334_6

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="266" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:114 %add_ln346_7 = add i14 %mul_ln346_3, i14 %zext_ln346_5

]]></Node>
<StgValue><ssdm name="add_ln346_7"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:115 %zext_ln346_9 = zext i14 %add_ln346_7

]]></Node>
<StgValue><ssdm name="zext_ln346_9"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:116 %input_0_addr_18 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_9

]]></Node>
<StgValue><ssdm name="input_0_addr_18"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:123 %input_1_addr_18 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_9

]]></Node>
<StgValue><ssdm name="input_1_addr_18"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:128 %input_2_addr_18 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_9

]]></Node>
<StgValue><ssdm name="input_2_addr_18"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:133 %input_3_addr_18 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_9

]]></Node>
<StgValue><ssdm name="input_3_addr_18"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:174 %input_0_load = load i14 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:175 %input_1_load = load i14 %input_1_addr

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:176 %input_2_load = load i14 %input_2_addr

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:177 %input_3_load = load i14 %input_3_addr

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:178 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load, i2 1, i32 %input_1_load, i2 2, i32 %input_2_load, i2 3, i32 %input_3_load, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:191 %add_ln346_12 = add i14 %mul_ln346_3, i14 %zext_ln346_11

]]></Node>
<StgValue><ssdm name="add_ln346_12"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:192 %zext_ln346_15 = zext i14 %add_ln346_12

]]></Node>
<StgValue><ssdm name="zext_ln346_15"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:193 %input_0_addr_19 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_15

]]></Node>
<StgValue><ssdm name="input_0_addr_19"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:200 %input_1_addr_19 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_15

]]></Node>
<StgValue><ssdm name="input_1_addr_19"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:205 %input_2_addr_19 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_15

]]></Node>
<StgValue><ssdm name="input_2_addr_19"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:210 %input_3_addr_19 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_15

]]></Node>
<StgValue><ssdm name="input_3_addr_19"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:212 %input_0_load_1 = load i14 %input_0_addr_4

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:213 %input_1_load_1 = load i14 %input_1_addr_4

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:214 %input_2_load_1 = load i14 %input_2_addr_4

]]></Node>
<StgValue><ssdm name="input_2_load_1"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:215 %input_3_load_1 = load i14 %input_3_addr_4

]]></Node>
<StgValue><ssdm name="input_3_load_1"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:216 %tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_1, i2 1, i32 %input_1_load_1, i2 2, i32 %input_2_load_1, i2 3, i32 %input_3_load_1, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:226 %add_ln346_16 = add i14 %mul_ln346_2, i14 %zext_ln346_17

]]></Node>
<StgValue><ssdm name="add_ln346_16"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:227 %zext_ln346_20 = zext i14 %add_ln346_16

]]></Node>
<StgValue><ssdm name="zext_ln346_20"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:228 %input_0_addr_15 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_20

]]></Node>
<StgValue><ssdm name="input_0_addr_15"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:237 %input_1_addr_15 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_20

]]></Node>
<StgValue><ssdm name="input_1_addr_15"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:242 %input_2_addr_15 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_20

]]></Node>
<StgValue><ssdm name="input_2_addr_15"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:247 %input_3_addr_15 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_20

]]></Node>
<StgValue><ssdm name="input_3_addr_15"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:256 %add_ln346_2 = add i8 %select_ln329, i8 3

]]></Node>
<StgValue><ssdm name="add_ln346_2"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="8">
<![CDATA[
for.inc61:257 %zext_ln346_23 = zext i8 %add_ln346_2

]]></Node>
<StgValue><ssdm name="zext_ln346_23"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:258 %add_ln346_19 = add i14 %mul_ln346, i14 %zext_ln346_23

]]></Node>
<StgValue><ssdm name="add_ln346_19"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:259 %zext_ln346_24 = zext i14 %add_ln346_19

]]></Node>
<StgValue><ssdm name="zext_ln346_24"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:260 %input_0_addr_6 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_24

]]></Node>
<StgValue><ssdm name="input_0_addr_6"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:261 %add_ln346_20 = add i14 %mul_ln346_1, i14 %zext_ln346_23

]]></Node>
<StgValue><ssdm name="add_ln346_20"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:262 %zext_ln346_25 = zext i14 %add_ln346_20

]]></Node>
<StgValue><ssdm name="zext_ln346_25"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:263 %input_0_addr_11 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_25

]]></Node>
<StgValue><ssdm name="input_0_addr_11"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:264 %add_ln346_21 = add i14 %mul_ln346_2, i14 %zext_ln346_23

]]></Node>
<StgValue><ssdm name="add_ln346_21"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:265 %zext_ln346_26 = zext i14 %add_ln346_21

]]></Node>
<StgValue><ssdm name="zext_ln346_26"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:266 %input_0_addr_16 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_26

]]></Node>
<StgValue><ssdm name="input_0_addr_16"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:273 %input_1_addr_6 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_24

]]></Node>
<StgValue><ssdm name="input_1_addr_6"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:274 %input_1_addr_11 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_25

]]></Node>
<StgValue><ssdm name="input_1_addr_11"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:275 %input_1_addr_16 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_26

]]></Node>
<StgValue><ssdm name="input_1_addr_16"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:278 %input_2_addr_6 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_24

]]></Node>
<StgValue><ssdm name="input_2_addr_6"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:279 %input_2_addr_11 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_25

]]></Node>
<StgValue><ssdm name="input_2_addr_11"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:280 %input_2_addr_16 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_26

]]></Node>
<StgValue><ssdm name="input_2_addr_16"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:283 %input_3_addr_6 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_24

]]></Node>
<StgValue><ssdm name="input_3_addr_6"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:284 %input_3_addr_11 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_25

]]></Node>
<StgValue><ssdm name="input_3_addr_11"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:285 %input_3_addr_16 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_26

]]></Node>
<StgValue><ssdm name="input_3_addr_16"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:288 %input_0_load_3 = load i14 %input_0_addr_6

]]></Node>
<StgValue><ssdm name="input_0_load_3"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:289 %input_1_load_3 = load i14 %input_1_addr_6

]]></Node>
<StgValue><ssdm name="input_1_load_3"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:290 %input_2_load_3 = load i14 %input_2_addr_6

]]></Node>
<StgValue><ssdm name="input_2_load_3"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:291 %input_3_load_3 = load i14 %input_3_addr_6

]]></Node>
<StgValue><ssdm name="input_3_load_3"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc61:294 %add_ln346_3 = add i8 %select_ln329, i8 4

]]></Node>
<StgValue><ssdm name="add_ln346_3"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="8">
<![CDATA[
for.inc61:295 %zext_ln346_29 = zext i8 %add_ln346_3

]]></Node>
<StgValue><ssdm name="zext_ln346_29"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:296 %add_ln346_24 = add i14 %mul_ln346, i14 %zext_ln346_29

]]></Node>
<StgValue><ssdm name="add_ln346_24"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:297 %zext_ln346_30 = zext i14 %add_ln346_24

]]></Node>
<StgValue><ssdm name="zext_ln346_30"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:298 %input_0_addr_7 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_30

]]></Node>
<StgValue><ssdm name="input_0_addr_7"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:299 %add_ln346_25 = add i14 %mul_ln346_1, i14 %zext_ln346_29

]]></Node>
<StgValue><ssdm name="add_ln346_25"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:300 %zext_ln346_31 = zext i14 %add_ln346_25

]]></Node>
<StgValue><ssdm name="zext_ln346_31"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:301 %input_0_addr_12 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_31

]]></Node>
<StgValue><ssdm name="input_0_addr_12"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:311 %input_1_addr_7 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_30

]]></Node>
<StgValue><ssdm name="input_1_addr_7"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:312 %input_1_addr_12 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_31

]]></Node>
<StgValue><ssdm name="input_1_addr_12"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:316 %input_2_addr_7 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_30

]]></Node>
<StgValue><ssdm name="input_2_addr_7"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:317 %input_2_addr_12 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_31

]]></Node>
<StgValue><ssdm name="input_2_addr_12"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:321 %input_3_addr_7 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_30

]]></Node>
<StgValue><ssdm name="input_3_addr_7"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:322 %input_3_addr_12 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_31

]]></Node>
<StgValue><ssdm name="input_3_addr_12"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:326 %input_0_load_4 = load i14 %input_0_addr_7

]]></Node>
<StgValue><ssdm name="input_0_load_4"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:327 %input_1_load_4 = load i14 %input_1_addr_7

]]></Node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:328 %input_2_load_4 = load i14 %input_2_addr_7

]]></Node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:329 %input_3_load_4 = load i14 %input_3_addr_7

]]></Node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:338 %input_0_load_6 = load i14 %input_0_addr_9

]]></Node>
<StgValue><ssdm name="input_0_load_6"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:339 %input_1_load_6 = load i14 %input_1_addr_9

]]></Node>
<StgValue><ssdm name="input_1_load_6"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:340 %input_2_load_6 = load i14 %input_2_addr_9

]]></Node>
<StgValue><ssdm name="input_2_load_6"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:341 %input_3_load_6 = load i14 %input_3_addr_9

]]></Node>
<StgValue><ssdm name="input_3_load_6"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:342 %tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_6, i2 0, i32 %input_1_load_6, i2 1, i32 %input_2_load_6, i2 2, i32 %input_3_load_6, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:344 %input_0_load_7 = load i14 %input_0_addr_10

]]></Node>
<StgValue><ssdm name="input_0_load_7"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:345 %input_1_load_7 = load i14 %input_1_addr_10

]]></Node>
<StgValue><ssdm name="input_1_load_7"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:346 %input_2_load_7 = load i14 %input_2_addr_10

]]></Node>
<StgValue><ssdm name="input_2_load_7"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:347 %input_3_load_7 = load i14 %input_3_addr_10

]]></Node>
<StgValue><ssdm name="input_3_load_7"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:348 %tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_7, i2 0, i32 %input_1_load_7, i2 1, i32 %input_2_load_7, i2 2, i32 %input_3_load_7, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:350 %input_0_load_8 = load i14 %input_0_addr_11

]]></Node>
<StgValue><ssdm name="input_0_load_8"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:351 %input_1_load_8 = load i14 %input_1_addr_11

]]></Node>
<StgValue><ssdm name="input_1_load_8"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:352 %input_2_load_8 = load i14 %input_2_addr_11

]]></Node>
<StgValue><ssdm name="input_2_load_8"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:353 %input_3_load_8 = load i14 %input_3_addr_11

]]></Node>
<StgValue><ssdm name="input_3_load_8"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:356 %input_0_load_9 = load i14 %input_0_addr_12

]]></Node>
<StgValue><ssdm name="input_0_load_9"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:357 %input_1_load_9 = load i14 %input_1_addr_12

]]></Node>
<StgValue><ssdm name="input_1_load_9"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:358 %input_2_load_9 = load i14 %input_2_addr_12

]]></Node>
<StgValue><ssdm name="input_2_load_9"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:359 %input_3_load_9 = load i14 %input_3_addr_12

]]></Node>
<StgValue><ssdm name="input_3_load_9"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:362 %input_0_load_10 = load i14 %input_0_addr_13

]]></Node>
<StgValue><ssdm name="input_0_load_10"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:363 %input_1_load_10 = load i14 %input_1_addr_13

]]></Node>
<StgValue><ssdm name="input_1_load_10"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:364 %input_2_load_10 = load i14 %input_2_addr_13

]]></Node>
<StgValue><ssdm name="input_2_load_10"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:365 %input_3_load_10 = load i14 %input_3_addr_13

]]></Node>
<StgValue><ssdm name="input_3_load_10"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:366 %tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_10, i2 3, i32 %input_1_load_10, i2 0, i32 %input_2_load_10, i2 1, i32 %input_3_load_10, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:368 %input_0_load_11 = load i14 %input_0_addr_14

]]></Node>
<StgValue><ssdm name="input_0_load_11"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:369 %input_1_load_11 = load i14 %input_1_addr_14

]]></Node>
<StgValue><ssdm name="input_1_load_11"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:370 %input_2_load_11 = load i14 %input_2_addr_14

]]></Node>
<StgValue><ssdm name="input_2_load_11"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:371 %input_3_load_11 = load i14 %input_3_addr_14

]]></Node>
<StgValue><ssdm name="input_3_load_11"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:372 %tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_11, i2 3, i32 %input_1_load_11, i2 0, i32 %input_2_load_11, i2 1, i32 %input_3_load_11, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:374 %input_0_load_12 = load i14 %input_0_addr_15

]]></Node>
<StgValue><ssdm name="input_0_load_12"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:375 %input_1_load_12 = load i14 %input_1_addr_15

]]></Node>
<StgValue><ssdm name="input_1_load_12"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:376 %input_2_load_12 = load i14 %input_2_addr_15

]]></Node>
<StgValue><ssdm name="input_2_load_12"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:377 %input_3_load_12 = load i14 %input_3_addr_15

]]></Node>
<StgValue><ssdm name="input_3_load_12"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:380 %input_0_load_13 = load i14 %input_0_addr_16

]]></Node>
<StgValue><ssdm name="input_0_load_13"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:381 %input_1_load_13 = load i14 %input_1_addr_16

]]></Node>
<StgValue><ssdm name="input_1_load_13"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:382 %input_2_load_13 = load i14 %input_2_addr_16

]]></Node>
<StgValue><ssdm name="input_2_load_13"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:383 %input_3_load_13 = load i14 %input_3_addr_16

]]></Node>
<StgValue><ssdm name="input_3_load_13"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:392 %input_0_load_15 = load i14 %input_0_addr_18

]]></Node>
<StgValue><ssdm name="input_0_load_15"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:393 %input_1_load_15 = load i14 %input_1_addr_18

]]></Node>
<StgValue><ssdm name="input_1_load_15"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:394 %input_2_load_15 = load i14 %input_2_addr_18

]]></Node>
<StgValue><ssdm name="input_2_load_15"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:395 %input_3_load_15 = load i14 %input_3_addr_18

]]></Node>
<StgValue><ssdm name="input_3_load_15"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:398 %input_0_load_16 = load i14 %input_0_addr_19

]]></Node>
<StgValue><ssdm name="input_0_load_16"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:399 %input_1_load_16 = load i14 %input_1_addr_19

]]></Node>
<StgValue><ssdm name="input_1_load_16"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:400 %input_2_load_16 = load i14 %input_2_addr_19

]]></Node>
<StgValue><ssdm name="input_2_load_16"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:401 %input_3_load_16 = load i14 %input_3_addr_19

]]></Node>
<StgValue><ssdm name="input_3_load_16"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="380" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:108 %add_ln346_5 = add i14 %mul_ln346_1, i14 %zext_ln346_5

]]></Node>
<StgValue><ssdm name="add_ln346_5"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:109 %zext_ln346_7 = zext i14 %add_ln346_5

]]></Node>
<StgValue><ssdm name="zext_ln346_7"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:110 %input_0_addr_8 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_7

]]></Node>
<StgValue><ssdm name="input_0_addr_8"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:117 %add_ln346_8 = add i14 %mul_ln346_4, i14 %zext_ln346_5

]]></Node>
<StgValue><ssdm name="add_ln346_8"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:121 %input_1_addr_8 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_7

]]></Node>
<StgValue><ssdm name="input_1_addr_8"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:126 %input_2_addr_8 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_7

]]></Node>
<StgValue><ssdm name="input_2_addr_8"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:131 %input_3_addr_8 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_7

]]></Node>
<StgValue><ssdm name="input_3_addr_8"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:179 %mul = fmul i32 %weight_0_0_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:194 %add_ln346_13 = add i14 %mul_ln346_4, i14 %zext_ln346_11

]]></Node>
<StgValue><ssdm name="add_ln346_13"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:195 %zext_ln346_16 = zext i14 %add_ln346_13

]]></Node>
<StgValue><ssdm name="zext_ln346_16"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:196 %input_0_addr_24 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_16

]]></Node>
<StgValue><ssdm name="input_0_addr_24"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:201 %input_1_addr_24 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_16

]]></Node>
<StgValue><ssdm name="input_1_addr_24"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:206 %input_2_addr_24 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_16

]]></Node>
<StgValue><ssdm name="input_2_addr_24"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:211 %input_3_addr_24 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_16

]]></Node>
<StgValue><ssdm name="input_3_addr_24"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:217 %mul44_s = fmul i32 %weight_0_1_load, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul44_s"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:220 %add_ln346_14 = add i14 %mul_ln346, i14 %zext_ln346_17

]]></Node>
<StgValue><ssdm name="add_ln346_14"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:229 %add_ln346_17 = add i14 %mul_ln346_3, i14 %zext_ln346_17

]]></Node>
<StgValue><ssdm name="add_ln346_17"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:230 %zext_ln346_21 = zext i14 %add_ln346_17

]]></Node>
<StgValue><ssdm name="zext_ln346_21"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:231 %input_0_addr_20 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_21

]]></Node>
<StgValue><ssdm name="input_0_addr_20"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:232 %add_ln346_18 = add i14 %mul_ln346_4, i14 %zext_ln346_17

]]></Node>
<StgValue><ssdm name="add_ln346_18"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:238 %input_1_addr_20 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_21

]]></Node>
<StgValue><ssdm name="input_1_addr_20"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:243 %input_2_addr_20 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_21

]]></Node>
<StgValue><ssdm name="input_2_addr_20"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:248 %input_3_addr_20 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_21

]]></Node>
<StgValue><ssdm name="input_3_addr_20"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:267 %add_ln346_22 = add i14 %mul_ln346_3, i14 %zext_ln346_23

]]></Node>
<StgValue><ssdm name="add_ln346_22"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:270 %add_ln346_23 = add i14 %mul_ln346_4, i14 %zext_ln346_23

]]></Node>
<StgValue><ssdm name="add_ln346_23"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:271 %zext_ln346_28 = zext i14 %add_ln346_23

]]></Node>
<StgValue><ssdm name="zext_ln346_28"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:272 %input_0_addr_26 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_28

]]></Node>
<StgValue><ssdm name="input_0_addr_26"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:277 %input_1_addr_26 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_28

]]></Node>
<StgValue><ssdm name="input_1_addr_26"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:282 %input_2_addr_26 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_28

]]></Node>
<StgValue><ssdm name="input_2_addr_26"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:287 %input_3_addr_26 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_28

]]></Node>
<StgValue><ssdm name="input_3_addr_26"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:288 %input_0_load_3 = load i14 %input_0_addr_6

]]></Node>
<StgValue><ssdm name="input_0_load_3"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:289 %input_1_load_3 = load i14 %input_1_addr_6

]]></Node>
<StgValue><ssdm name="input_1_load_3"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:290 %input_2_load_3 = load i14 %input_2_addr_6

]]></Node>
<StgValue><ssdm name="input_2_load_3"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:291 %input_3_load_3 = load i14 %input_3_addr_6

]]></Node>
<StgValue><ssdm name="input_3_load_3"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:292 %tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_3, i2 1, i32 %input_1_load_3, i2 2, i32 %input_2_load_3, i2 3, i32 %input_3_load_3, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:302 %add_ln346_26 = add i14 %mul_ln346_2, i14 %zext_ln346_29

]]></Node>
<StgValue><ssdm name="add_ln346_26"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:303 %zext_ln346_32 = zext i14 %add_ln346_26

]]></Node>
<StgValue><ssdm name="zext_ln346_32"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:304 %input_0_addr_17 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_32

]]></Node>
<StgValue><ssdm name="input_0_addr_17"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:305 %add_ln346_27 = add i14 %mul_ln346_3, i14 %zext_ln346_29

]]></Node>
<StgValue><ssdm name="add_ln346_27"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:306 %zext_ln346_33 = zext i14 %add_ln346_27

]]></Node>
<StgValue><ssdm name="zext_ln346_33"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:307 %input_0_addr_22 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_33

]]></Node>
<StgValue><ssdm name="input_0_addr_22"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc61:308 %add_ln346_28 = add i14 %mul_ln346_4, i14 %zext_ln346_29

]]></Node>
<StgValue><ssdm name="add_ln346_28"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:313 %input_1_addr_17 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_32

]]></Node>
<StgValue><ssdm name="input_1_addr_17"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:314 %input_1_addr_22 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_33

]]></Node>
<StgValue><ssdm name="input_1_addr_22"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:318 %input_2_addr_17 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_32

]]></Node>
<StgValue><ssdm name="input_2_addr_17"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:319 %input_2_addr_22 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_33

]]></Node>
<StgValue><ssdm name="input_2_addr_22"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:323 %input_3_addr_17 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_32

]]></Node>
<StgValue><ssdm name="input_3_addr_17"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:324 %input_3_addr_22 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_33

]]></Node>
<StgValue><ssdm name="input_3_addr_22"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:326 %input_0_load_4 = load i14 %input_0_addr_7

]]></Node>
<StgValue><ssdm name="input_0_load_4"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:327 %input_1_load_4 = load i14 %input_1_addr_7

]]></Node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:328 %input_2_load_4 = load i14 %input_2_addr_7

]]></Node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:329 %input_3_load_4 = load i14 %input_3_addr_7

]]></Node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:330 %tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_4, i2 1, i32 %input_1_load_4, i2 2, i32 %input_2_load_4, i2 3, i32 %input_3_load_4, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:332 %input_0_load_5 = load i14 %input_0_addr_8

]]></Node>
<StgValue><ssdm name="input_0_load_5"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:333 %input_1_load_5 = load i14 %input_1_addr_8

]]></Node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:334 %input_2_load_5 = load i14 %input_2_addr_8

]]></Node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:335 %input_3_load_5 = load i14 %input_3_addr_8

]]></Node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:343 %mul44_1_1 = fmul i32 %weight_1_1_load, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul44_1_1"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:349 %mul44_1_2 = fmul i32 %weight_1_2_load, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul44_1_2"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:350 %input_0_load_8 = load i14 %input_0_addr_11

]]></Node>
<StgValue><ssdm name="input_0_load_8"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:351 %input_1_load_8 = load i14 %input_1_addr_11

]]></Node>
<StgValue><ssdm name="input_1_load_8"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:352 %input_2_load_8 = load i14 %input_2_addr_11

]]></Node>
<StgValue><ssdm name="input_2_load_8"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:353 %input_3_load_8 = load i14 %input_3_addr_11

]]></Node>
<StgValue><ssdm name="input_3_load_8"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:354 %tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_8, i2 0, i32 %input_1_load_8, i2 1, i32 %input_2_load_8, i2 2, i32 %input_3_load_8, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:356 %input_0_load_9 = load i14 %input_0_addr_12

]]></Node>
<StgValue><ssdm name="input_0_load_9"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:357 %input_1_load_9 = load i14 %input_1_addr_12

]]></Node>
<StgValue><ssdm name="input_1_load_9"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:358 %input_2_load_9 = load i14 %input_2_addr_12

]]></Node>
<StgValue><ssdm name="input_2_load_9"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:359 %input_3_load_9 = load i14 %input_3_addr_12

]]></Node>
<StgValue><ssdm name="input_3_load_9"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:360 %tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_9, i2 0, i32 %input_1_load_9, i2 1, i32 %input_2_load_9, i2 2, i32 %input_3_load_9, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:367 %mul44_2 = fmul i32 %weight_2_0_load, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul44_2"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:374 %input_0_load_12 = load i14 %input_0_addr_15

]]></Node>
<StgValue><ssdm name="input_0_load_12"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:375 %input_1_load_12 = load i14 %input_1_addr_15

]]></Node>
<StgValue><ssdm name="input_1_load_12"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:376 %input_2_load_12 = load i14 %input_2_addr_15

]]></Node>
<StgValue><ssdm name="input_2_load_12"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:377 %input_3_load_12 = load i14 %input_3_addr_15

]]></Node>
<StgValue><ssdm name="input_3_load_12"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:378 %tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_12, i2 3, i32 %input_1_load_12, i2 0, i32 %input_2_load_12, i2 1, i32 %input_3_load_12, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:380 %input_0_load_13 = load i14 %input_0_addr_16

]]></Node>
<StgValue><ssdm name="input_0_load_13"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:381 %input_1_load_13 = load i14 %input_1_addr_16

]]></Node>
<StgValue><ssdm name="input_1_load_13"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:382 %input_2_load_13 = load i14 %input_2_addr_16

]]></Node>
<StgValue><ssdm name="input_2_load_13"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:383 %input_3_load_13 = load i14 %input_3_addr_16

]]></Node>
<StgValue><ssdm name="input_3_load_13"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:384 %tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_13, i2 3, i32 %input_1_load_13, i2 0, i32 %input_2_load_13, i2 1, i32 %input_3_load_13, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:386 %input_0_load_14 = load i14 %input_0_addr_17

]]></Node>
<StgValue><ssdm name="input_0_load_14"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:387 %input_1_load_14 = load i14 %input_1_addr_17

]]></Node>
<StgValue><ssdm name="input_1_load_14"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:388 %input_2_load_14 = load i14 %input_2_addr_17

]]></Node>
<StgValue><ssdm name="input_2_load_14"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:389 %input_3_load_14 = load i14 %input_3_addr_17

]]></Node>
<StgValue><ssdm name="input_3_load_14"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:392 %input_0_load_15 = load i14 %input_0_addr_18

]]></Node>
<StgValue><ssdm name="input_0_load_15"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:393 %input_1_load_15 = load i14 %input_1_addr_18

]]></Node>
<StgValue><ssdm name="input_1_load_15"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:394 %input_2_load_15 = load i14 %input_2_addr_18

]]></Node>
<StgValue><ssdm name="input_2_load_15"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:395 %input_3_load_15 = load i14 %input_3_addr_18

]]></Node>
<StgValue><ssdm name="input_3_load_15"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:396 %tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_15, i2 2, i32 %input_1_load_15, i2 3, i32 %input_2_load_15, i2 0, i32 %input_3_load_15, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:398 %input_0_load_16 = load i14 %input_0_addr_19

]]></Node>
<StgValue><ssdm name="input_0_load_16"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:399 %input_1_load_16 = load i14 %input_1_addr_19

]]></Node>
<StgValue><ssdm name="input_1_load_16"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:400 %input_2_load_16 = load i14 %input_2_addr_19

]]></Node>
<StgValue><ssdm name="input_2_load_16"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:401 %input_3_load_16 = load i14 %input_3_addr_19

]]></Node>
<StgValue><ssdm name="input_3_load_16"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:402 %tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_16, i2 2, i32 %input_1_load_16, i2 3, i32 %input_2_load_16, i2 0, i32 %input_3_load_16, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:404 %input_0_load_17 = load i14 %input_0_addr_20

]]></Node>
<StgValue><ssdm name="input_0_load_17"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:405 %input_1_load_17 = load i14 %input_1_addr_20

]]></Node>
<StgValue><ssdm name="input_1_load_17"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:406 %input_2_load_17 = load i14 %input_2_addr_20

]]></Node>
<StgValue><ssdm name="input_2_load_17"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:407 %input_3_load_17 = load i14 %input_3_addr_20

]]></Node>
<StgValue><ssdm name="input_3_load_17"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:416 %input_0_load_19 = load i14 %input_0_addr_22

]]></Node>
<StgValue><ssdm name="input_0_load_19"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:417 %input_1_load_19 = load i14 %input_1_addr_22

]]></Node>
<StgValue><ssdm name="input_1_load_19"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:418 %input_2_load_19 = load i14 %input_2_addr_22

]]></Node>
<StgValue><ssdm name="input_2_load_19"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:419 %input_3_load_19 = load i14 %input_3_addr_22

]]></Node>
<StgValue><ssdm name="input_3_load_19"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:428 %input_0_load_21 = load i14 %input_0_addr_24

]]></Node>
<StgValue><ssdm name="input_0_load_21"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:429 %input_1_load_21 = load i14 %input_1_addr_24

]]></Node>
<StgValue><ssdm name="input_1_load_21"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:430 %input_2_load_21 = load i14 %input_2_addr_24

]]></Node>
<StgValue><ssdm name="input_2_load_21"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:431 %input_3_load_21 = load i14 %input_3_addr_24

]]></Node>
<StgValue><ssdm name="input_3_load_21"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:440 %input_0_load_23 = load i14 %input_0_addr_26

]]></Node>
<StgValue><ssdm name="input_0_load_23"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:441 %input_1_load_23 = load i14 %input_1_addr_26

]]></Node>
<StgValue><ssdm name="input_1_load_23"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:442 %input_2_load_23 = load i14 %input_2_addr_26

]]></Node>
<StgValue><ssdm name="input_2_load_23"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
<literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:443 %input_3_load_23 = load i14 %input_3_addr_26

]]></Node>
<StgValue><ssdm name="input_3_load_23"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="490" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:28 %weight_0_2_addr = getelementptr i32 %weight_0_2, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_0_2_addr"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:31 %weight_1_0_addr = getelementptr i32 %weight_1_0, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_1_0_addr"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:43 %weight_3_2_addr = getelementptr i32 %weight_3_2, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_3_2_addr"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:44 %weight_3_3_addr = getelementptr i32 %weight_3_3, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_3_3_addr"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:45 %weight_3_4_addr = getelementptr i32 %weight_3_4, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_3_4_addr"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:46 %weight_4_0_addr = getelementptr i32 %weight_4_0, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_4_0_addr"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:47 %weight_4_1_addr = getelementptr i32 %weight_4_1, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_4_1_addr"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:48 %weight_4_2_addr = getelementptr i32 %weight_4_2, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_4_2_addr"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:49 %weight_4_3_addr = getelementptr i32 %weight_4_3, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_4_3_addr"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:50 %weight_4_4_addr = getelementptr i32 %weight_4_4, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="weight_4_4_addr"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:53 %weight_0_2_load = load i12 %weight_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_load"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:56 %weight_1_0_load = load i12 %weight_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_load"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:68 %weight_3_2_load = load i12 %weight_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_load"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:69 %weight_3_3_load = load i12 %weight_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_load"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:70 %weight_3_4_load = load i12 %weight_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_load"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:71 %weight_4_0_load = load i12 %weight_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_load"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:72 %weight_4_1_load = load i12 %weight_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_load"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:73 %weight_4_2_load = load i12 %weight_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_load"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:74 %weight_4_3_load = load i12 %weight_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_load"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:75 %weight_4_4_load = load i12 %weight_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_load"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:179 %mul = fmul i32 %weight_0_0_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:217 %mul44_s = fmul i32 %weight_0_1_load, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul44_s"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:221 %zext_ln346_18 = zext i14 %add_ln346_14

]]></Node>
<StgValue><ssdm name="zext_ln346_18"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:222 %input_0_addr_5 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_18

]]></Node>
<StgValue><ssdm name="input_0_addr_5"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:235 %input_1_addr_5 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_18

]]></Node>
<StgValue><ssdm name="input_1_addr_5"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:240 %input_2_addr_5 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_18

]]></Node>
<StgValue><ssdm name="input_2_addr_5"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:245 %input_3_addr_5 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_18

]]></Node>
<StgValue><ssdm name="input_3_addr_5"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:250 %input_0_load_2 = load i14 %input_0_addr_5

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:251 %input_1_load_2 = load i14 %input_1_addr_5

]]></Node>
<StgValue><ssdm name="input_1_load_2"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:252 %input_2_load_2 = load i14 %input_2_addr_5

]]></Node>
<StgValue><ssdm name="input_2_load_2"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:253 %input_3_load_2 = load i14 %input_3_addr_5

]]></Node>
<StgValue><ssdm name="input_3_load_2"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:268 %zext_ln346_27 = zext i14 %add_ln346_22

]]></Node>
<StgValue><ssdm name="zext_ln346_27"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:269 %input_0_addr_21 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_27

]]></Node>
<StgValue><ssdm name="input_0_addr_21"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:276 %input_1_addr_21 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_27

]]></Node>
<StgValue><ssdm name="input_1_addr_21"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:281 %input_2_addr_21 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_27

]]></Node>
<StgValue><ssdm name="input_2_addr_21"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:286 %input_3_addr_21 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_27

]]></Node>
<StgValue><ssdm name="input_3_addr_21"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:293 %mul44_6 = fmul i32 %weight_0_3_load, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul44_6"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:309 %zext_ln346_34 = zext i14 %add_ln346_28

]]></Node>
<StgValue><ssdm name="zext_ln346_34"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:310 %input_0_addr_27 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_34

]]></Node>
<StgValue><ssdm name="input_0_addr_27"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:315 %input_1_addr_27 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_34

]]></Node>
<StgValue><ssdm name="input_1_addr_27"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:320 %input_2_addr_27 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_34

]]></Node>
<StgValue><ssdm name="input_2_addr_27"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:325 %input_3_addr_27 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_34

]]></Node>
<StgValue><ssdm name="input_3_addr_27"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:331 %mul44_7 = fmul i32 %weight_0_4_load, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul44_7"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:332 %input_0_load_5 = load i14 %input_0_addr_8

]]></Node>
<StgValue><ssdm name="input_0_load_5"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:333 %input_1_load_5 = load i14 %input_1_addr_8

]]></Node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:334 %input_2_load_5 = load i14 %input_2_addr_8

]]></Node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:335 %input_3_load_5 = load i14 %input_3_addr_8

]]></Node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:336 %tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 3, i32 %input_0_load_5, i2 0, i32 %input_1_load_5, i2 1, i32 %input_2_load_5, i2 2, i32 %input_3_load_5, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:343 %mul44_1_1 = fmul i32 %weight_1_1_load, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul44_1_1"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:349 %mul44_1_2 = fmul i32 %weight_1_2_load, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul44_1_2"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:355 %mul44_1_3 = fmul i32 %weight_1_3_load, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul44_1_3"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:361 %mul44_1_4 = fmul i32 %weight_1_4_load, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul44_1_4"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:367 %mul44_2 = fmul i32 %weight_2_0_load, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul44_2"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:373 %mul44_2_1 = fmul i32 %weight_2_1_load, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="mul44_2_1"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:386 %input_0_load_14 = load i14 %input_0_addr_17

]]></Node>
<StgValue><ssdm name="input_0_load_14"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:387 %input_1_load_14 = load i14 %input_1_addr_17

]]></Node>
<StgValue><ssdm name="input_1_load_14"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:388 %input_2_load_14 = load i14 %input_2_addr_17

]]></Node>
<StgValue><ssdm name="input_2_load_14"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:389 %input_3_load_14 = load i14 %input_3_addr_17

]]></Node>
<StgValue><ssdm name="input_3_load_14"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:390 %tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 2, i32 %input_0_load_14, i2 3, i32 %input_1_load_14, i2 0, i32 %input_2_load_14, i2 1, i32 %input_3_load_14, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:404 %input_0_load_17 = load i14 %input_0_addr_20

]]></Node>
<StgValue><ssdm name="input_0_load_17"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:405 %input_1_load_17 = load i14 %input_1_addr_20

]]></Node>
<StgValue><ssdm name="input_1_load_17"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:406 %input_2_load_17 = load i14 %input_2_addr_20

]]></Node>
<StgValue><ssdm name="input_2_load_17"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:407 %input_3_load_17 = load i14 %input_3_addr_20

]]></Node>
<StgValue><ssdm name="input_3_load_17"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:408 %tmp_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_17, i2 2, i32 %input_1_load_17, i2 3, i32 %input_2_load_17, i2 0, i32 %input_3_load_17, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:410 %input_0_load_18 = load i14 %input_0_addr_21

]]></Node>
<StgValue><ssdm name="input_0_load_18"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:411 %input_1_load_18 = load i14 %input_1_addr_21

]]></Node>
<StgValue><ssdm name="input_1_load_18"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:412 %input_2_load_18 = load i14 %input_2_addr_21

]]></Node>
<StgValue><ssdm name="input_2_load_18"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:413 %input_3_load_18 = load i14 %input_3_addr_21

]]></Node>
<StgValue><ssdm name="input_3_load_18"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:416 %input_0_load_19 = load i14 %input_0_addr_22

]]></Node>
<StgValue><ssdm name="input_0_load_19"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:417 %input_1_load_19 = load i14 %input_1_addr_22

]]></Node>
<StgValue><ssdm name="input_1_load_19"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:418 %input_2_load_19 = load i14 %input_2_addr_22

]]></Node>
<StgValue><ssdm name="input_2_load_19"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:419 %input_3_load_19 = load i14 %input_3_addr_22

]]></Node>
<StgValue><ssdm name="input_3_load_19"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:420 %tmp_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_19, i2 2, i32 %input_1_load_19, i2 3, i32 %input_2_load_19, i2 0, i32 %input_3_load_19, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:428 %input_0_load_21 = load i14 %input_0_addr_24

]]></Node>
<StgValue><ssdm name="input_0_load_21"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:429 %input_1_load_21 = load i14 %input_1_addr_24

]]></Node>
<StgValue><ssdm name="input_1_load_21"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:430 %input_2_load_21 = load i14 %input_2_addr_24

]]></Node>
<StgValue><ssdm name="input_2_load_21"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:431 %input_3_load_21 = load i14 %input_3_addr_24

]]></Node>
<StgValue><ssdm name="input_3_load_21"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:432 %tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_21, i2 1, i32 %input_1_load_21, i2 2, i32 %input_2_load_21, i2 3, i32 %input_3_load_21, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:440 %input_0_load_23 = load i14 %input_0_addr_26

]]></Node>
<StgValue><ssdm name="input_0_load_23"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:441 %input_1_load_23 = load i14 %input_1_addr_26

]]></Node>
<StgValue><ssdm name="input_1_load_23"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:442 %input_2_load_23 = load i14 %input_2_addr_26

]]></Node>
<StgValue><ssdm name="input_2_load_23"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:443 %input_3_load_23 = load i14 %input_3_addr_26

]]></Node>
<StgValue><ssdm name="input_3_load_23"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:444 %tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_23, i2 1, i32 %input_1_load_23, i2 2, i32 %input_2_load_23, i2 3, i32 %input_3_load_23, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:446 %input_0_load_24 = load i14 %input_0_addr_27

]]></Node>
<StgValue><ssdm name="input_0_load_24"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:447 %input_1_load_24 = load i14 %input_1_addr_27

]]></Node>
<StgValue><ssdm name="input_1_load_24"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:448 %input_2_load_24 = load i14 %input_2_addr_27

]]></Node>
<StgValue><ssdm name="input_2_load_24"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:449 %input_3_load_24 = load i14 %input_3_addr_27

]]></Node>
<StgValue><ssdm name="input_3_load_24"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="577" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:53 %weight_0_2_load = load i12 %weight_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_load"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:56 %weight_1_0_load = load i12 %weight_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_1_0_load"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:68 %weight_3_2_load = load i12 %weight_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_3_2_load"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:69 %weight_3_3_load = load i12 %weight_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_3_3_load"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:70 %weight_3_4_load = load i12 %weight_3_4_addr

]]></Node>
<StgValue><ssdm name="weight_3_4_load"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:71 %weight_4_0_load = load i12 %weight_4_0_addr

]]></Node>
<StgValue><ssdm name="weight_4_0_load"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:72 %weight_4_1_load = load i12 %weight_4_1_addr

]]></Node>
<StgValue><ssdm name="weight_4_1_load"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:73 %weight_4_2_load = load i12 %weight_4_2_addr

]]></Node>
<StgValue><ssdm name="weight_4_2_load"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:74 %weight_4_3_load = load i12 %weight_4_3_addr

]]></Node>
<StgValue><ssdm name="weight_4_3_load"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="12">
<![CDATA[
for.inc61:75 %weight_4_4_load = load i12 %weight_4_4_addr

]]></Node>
<StgValue><ssdm name="weight_4_4_load"/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:118 %zext_ln346_10 = zext i14 %add_ln346_8

]]></Node>
<StgValue><ssdm name="zext_ln346_10"/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:119 %input_0_addr_23 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_10

]]></Node>
<StgValue><ssdm name="input_0_addr_23"/></StgValue>
</operation>

<operation id="589" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:124 %input_1_addr_23 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_10

]]></Node>
<StgValue><ssdm name="input_1_addr_23"/></StgValue>
</operation>

<operation id="590" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:129 %input_2_addr_23 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_10

]]></Node>
<StgValue><ssdm name="input_2_addr_23"/></StgValue>
</operation>

<operation id="591" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:134 %input_3_addr_23 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_10

]]></Node>
<StgValue><ssdm name="input_3_addr_23"/></StgValue>
</operation>

<operation id="592" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:179 %mul = fmul i32 %weight_0_0_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="593" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:217 %mul44_s = fmul i32 %weight_0_1_load, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul44_s"/></StgValue>
</operation>

<operation id="594" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="14">
<![CDATA[
for.inc61:233 %zext_ln346_22 = zext i14 %add_ln346_18

]]></Node>
<StgValue><ssdm name="zext_ln346_22"/></StgValue>
</operation>

<operation id="595" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:234 %input_0_addr_25 = getelementptr i32 %input_0, i64 0, i64 %zext_ln346_22

]]></Node>
<StgValue><ssdm name="input_0_addr_25"/></StgValue>
</operation>

<operation id="596" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:239 %input_1_addr_25 = getelementptr i32 %input_1, i64 0, i64 %zext_ln346_22

]]></Node>
<StgValue><ssdm name="input_1_addr_25"/></StgValue>
</operation>

<operation id="597" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:244 %input_2_addr_25 = getelementptr i32 %input_2, i64 0, i64 %zext_ln346_22

]]></Node>
<StgValue><ssdm name="input_2_addr_25"/></StgValue>
</operation>

<operation id="598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:249 %input_3_addr_25 = getelementptr i32 %input_3, i64 0, i64 %zext_ln346_22

]]></Node>
<StgValue><ssdm name="input_3_addr_25"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:250 %input_0_load_2 = load i14 %input_0_addr_5

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="600" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:251 %input_1_load_2 = load i14 %input_1_addr_5

]]></Node>
<StgValue><ssdm name="input_1_load_2"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:252 %input_2_load_2 = load i14 %input_2_addr_5

]]></Node>
<StgValue><ssdm name="input_2_load_2"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:253 %input_3_load_2 = load i14 %input_3_addr_5

]]></Node>
<StgValue><ssdm name="input_3_load_2"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:254 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_2, i2 1, i32 %input_1_load_2, i2 2, i32 %input_2_load_2, i2 3, i32 %input_3_load_2, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:293 %mul44_6 = fmul i32 %weight_0_3_load, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul44_6"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:331 %mul44_7 = fmul i32 %weight_0_4_load, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul44_7"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:343 %mul44_1_1 = fmul i32 %weight_1_1_load, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul44_1_1"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:349 %mul44_1_2 = fmul i32 %weight_1_2_load, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul44_1_2"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:355 %mul44_1_3 = fmul i32 %weight_1_3_load, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul44_1_3"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:361 %mul44_1_4 = fmul i32 %weight_1_4_load, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul44_1_4"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:367 %mul44_2 = fmul i32 %weight_2_0_load, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul44_2"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:373 %mul44_2_1 = fmul i32 %weight_2_1_load, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="mul44_2_1"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:379 %mul44_2_2 = fmul i32 %weight_2_2_load, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul44_2_2"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:385 %mul44_2_3 = fmul i32 %weight_2_3_load, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul44_2_3"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:391 %mul44_2_4 = fmul i32 %weight_2_4_load, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul44_2_4"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:397 %mul44_3 = fmul i32 %weight_3_0_load, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="mul44_3"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:403 %mul44_3_1 = fmul i32 %weight_3_1_load, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul44_3_1"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:410 %input_0_load_18 = load i14 %input_0_addr_21

]]></Node>
<StgValue><ssdm name="input_0_load_18"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:411 %input_1_load_18 = load i14 %input_1_addr_21

]]></Node>
<StgValue><ssdm name="input_1_load_18"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:412 %input_2_load_18 = load i14 %input_2_addr_21

]]></Node>
<StgValue><ssdm name="input_2_load_18"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:413 %input_3_load_18 = load i14 %input_3_addr_21

]]></Node>
<StgValue><ssdm name="input_3_load_18"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:414 %tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 1, i32 %input_0_load_18, i2 2, i32 %input_1_load_18, i2 3, i32 %input_2_load_18, i2 0, i32 %input_3_load_18, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:422 %input_0_load_20 = load i14 %input_0_addr_23

]]></Node>
<StgValue><ssdm name="input_0_load_20"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:423 %input_1_load_20 = load i14 %input_1_addr_23

]]></Node>
<StgValue><ssdm name="input_1_load_20"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:424 %input_2_load_20 = load i14 %input_2_addr_23

]]></Node>
<StgValue><ssdm name="input_2_load_20"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:425 %input_3_load_20 = load i14 %input_3_addr_23

]]></Node>
<StgValue><ssdm name="input_3_load_20"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:434 %input_0_load_22 = load i14 %input_0_addr_25

]]></Node>
<StgValue><ssdm name="input_0_load_22"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:435 %input_1_load_22 = load i14 %input_1_addr_25

]]></Node>
<StgValue><ssdm name="input_1_load_22"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:436 %input_2_load_22 = load i14 %input_2_addr_25

]]></Node>
<StgValue><ssdm name="input_2_load_22"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:437 %input_3_load_22 = load i14 %input_3_addr_25

]]></Node>
<StgValue><ssdm name="input_3_load_22"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:446 %input_0_load_24 = load i14 %input_0_addr_27

]]></Node>
<StgValue><ssdm name="input_0_load_24"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:447 %input_1_load_24 = load i14 %input_1_addr_27

]]></Node>
<StgValue><ssdm name="input_1_load_24"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:448 %input_2_load_24 = load i14 %input_2_addr_27

]]></Node>
<StgValue><ssdm name="input_2_load_24"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:449 %input_3_load_24 = load i14 %input_3_addr_27

]]></Node>
<StgValue><ssdm name="input_3_load_24"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:450 %tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_24, i2 1, i32 %input_1_load_24, i2 2, i32 %input_2_load_24, i2 3, i32 %input_3_load_24, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="635" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:179 %mul = fmul i32 %weight_0_0_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="636" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:217 %mul44_s = fmul i32 %weight_0_1_load, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul44_s"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:293 %mul44_6 = fmul i32 %weight_0_3_load, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul44_6"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:331 %mul44_7 = fmul i32 %weight_0_4_load, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul44_7"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:343 %mul44_1_1 = fmul i32 %weight_1_1_load, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul44_1_1"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:349 %mul44_1_2 = fmul i32 %weight_1_2_load, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul44_1_2"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:355 %mul44_1_3 = fmul i32 %weight_1_3_load, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul44_1_3"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:361 %mul44_1_4 = fmul i32 %weight_1_4_load, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul44_1_4"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:367 %mul44_2 = fmul i32 %weight_2_0_load, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul44_2"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:373 %mul44_2_1 = fmul i32 %weight_2_1_load, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="mul44_2_1"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:379 %mul44_2_2 = fmul i32 %weight_2_2_load, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul44_2_2"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:385 %mul44_2_3 = fmul i32 %weight_2_3_load, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul44_2_3"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:391 %mul44_2_4 = fmul i32 %weight_2_4_load, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul44_2_4"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:397 %mul44_3 = fmul i32 %weight_3_0_load, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="mul44_3"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:403 %mul44_3_1 = fmul i32 %weight_3_1_load, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul44_3_1"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:409 %mul44_3_2 = fmul i32 %weight_3_2_load, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="mul44_3_2"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:421 %mul44_3_4 = fmul i32 %weight_3_4_load, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="mul44_3_4"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:422 %input_0_load_20 = load i14 %input_0_addr_23

]]></Node>
<StgValue><ssdm name="input_0_load_20"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:423 %input_1_load_20 = load i14 %input_1_addr_23

]]></Node>
<StgValue><ssdm name="input_1_load_20"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:424 %input_2_load_20 = load i14 %input_2_addr_23

]]></Node>
<StgValue><ssdm name="input_2_load_20"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:425 %input_3_load_20 = load i14 %input_3_addr_23

]]></Node>
<StgValue><ssdm name="input_3_load_20"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:426 %tmp_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_20, i2 1, i32 %input_1_load_20, i2 2, i32 %input_2_load_20, i2 3, i32 %input_3_load_20, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="657" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:433 %mul44_4_1 = fmul i32 %weight_4_1_load, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="mul44_4_1"/></StgValue>
</operation>

<operation id="658" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:434 %input_0_load_22 = load i14 %input_0_addr_25

]]></Node>
<StgValue><ssdm name="input_0_load_22"/></StgValue>
</operation>

<operation id="659" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:435 %input_1_load_22 = load i14 %input_1_addr_25

]]></Node>
<StgValue><ssdm name="input_1_load_22"/></StgValue>
</operation>

<operation id="660" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:436 %input_2_load_22 = load i14 %input_2_addr_25

]]></Node>
<StgValue><ssdm name="input_2_load_22"/></StgValue>
</operation>

<operation id="661" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln329" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="14">
<![CDATA[
for.inc61:437 %input_3_load_22 = load i14 %input_3_addr_25

]]></Node>
<StgValue><ssdm name="input_3_load_22"/></StgValue>
</operation>

<operation id="662" st_id="9" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc61:438 %tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %input_0_load_22, i2 1, i32 %input_1_load_22, i2 2, i32 %input_2_load_22, i2 3, i32 %input_3_load_22, i32 <undef>, i2 %trunc_ln329

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="663" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:445 %mul44_4_3 = fmul i32 %weight_4_3_load, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="mul44_4_3"/></StgValue>
</operation>

<operation id="664" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:451 %mul44_4_4 = fmul i32 %weight_4_4_load, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul44_4_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="665" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:255 %mul44_5 = fmul i32 %weight_0_2_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul44_5"/></StgValue>
</operation>

<operation id="666" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:293 %mul44_6 = fmul i32 %weight_0_3_load, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul44_6"/></StgValue>
</operation>

<operation id="667" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:331 %mul44_7 = fmul i32 %weight_0_4_load, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul44_7"/></StgValue>
</operation>

<operation id="668" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:337 %mul44_1 = fmul i32 %weight_1_0_load, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul44_1"/></StgValue>
</operation>

<operation id="669" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:355 %mul44_1_3 = fmul i32 %weight_1_3_load, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul44_1_3"/></StgValue>
</operation>

<operation id="670" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:361 %mul44_1_4 = fmul i32 %weight_1_4_load, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul44_1_4"/></StgValue>
</operation>

<operation id="671" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:373 %mul44_2_1 = fmul i32 %weight_2_1_load, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="mul44_2_1"/></StgValue>
</operation>

<operation id="672" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:379 %mul44_2_2 = fmul i32 %weight_2_2_load, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul44_2_2"/></StgValue>
</operation>

<operation id="673" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:385 %mul44_2_3 = fmul i32 %weight_2_3_load, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul44_2_3"/></StgValue>
</operation>

<operation id="674" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:391 %mul44_2_4 = fmul i32 %weight_2_4_load, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul44_2_4"/></StgValue>
</operation>

<operation id="675" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:397 %mul44_3 = fmul i32 %weight_3_0_load, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="mul44_3"/></StgValue>
</operation>

<operation id="676" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:403 %mul44_3_1 = fmul i32 %weight_3_1_load, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul44_3_1"/></StgValue>
</operation>

<operation id="677" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:409 %mul44_3_2 = fmul i32 %weight_3_2_load, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="mul44_3_2"/></StgValue>
</operation>

<operation id="678" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:415 %mul44_3_3 = fmul i32 %weight_3_3_load, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul44_3_3"/></StgValue>
</operation>

<operation id="679" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:421 %mul44_3_4 = fmul i32 %weight_3_4_load, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="mul44_3_4"/></StgValue>
</operation>

<operation id="680" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:427 %mul44_4 = fmul i32 %weight_4_0_load, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul44_4"/></StgValue>
</operation>

<operation id="681" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:433 %mul44_4_1 = fmul i32 %weight_4_1_load, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="mul44_4_1"/></StgValue>
</operation>

<operation id="682" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:439 %mul44_4_2 = fmul i32 %weight_4_2_load, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul44_4_2"/></StgValue>
</operation>

<operation id="683" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:445 %mul44_4_3 = fmul i32 %weight_4_3_load, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="mul44_4_3"/></StgValue>
</operation>

<operation id="684" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:451 %mul44_4_4 = fmul i32 %weight_4_4_load, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul44_4_4"/></StgValue>
</operation>

<operation id="685" st_id="10" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:464 %tmp13 = fadd i32 %mul44_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="686" st_id="10" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:469 %tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="687" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:255 %mul44_5 = fmul i32 %weight_0_2_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul44_5"/></StgValue>
</operation>

<operation id="688" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:337 %mul44_1 = fmul i32 %weight_1_0_load, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul44_1"/></StgValue>
</operation>

<operation id="689" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:379 %mul44_2_2 = fmul i32 %weight_2_2_load, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul44_2_2"/></StgValue>
</operation>

<operation id="690" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:385 %mul44_2_3 = fmul i32 %weight_2_3_load, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul44_2_3"/></StgValue>
</operation>

<operation id="691" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:391 %mul44_2_4 = fmul i32 %weight_2_4_load, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul44_2_4"/></StgValue>
</operation>

<operation id="692" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:397 %mul44_3 = fmul i32 %weight_3_0_load, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="mul44_3"/></StgValue>
</operation>

<operation id="693" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:403 %mul44_3_1 = fmul i32 %weight_3_1_load, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul44_3_1"/></StgValue>
</operation>

<operation id="694" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:409 %mul44_3_2 = fmul i32 %weight_3_2_load, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="mul44_3_2"/></StgValue>
</operation>

<operation id="695" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:415 %mul44_3_3 = fmul i32 %weight_3_3_load, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul44_3_3"/></StgValue>
</operation>

<operation id="696" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:421 %mul44_3_4 = fmul i32 %weight_3_4_load, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="mul44_3_4"/></StgValue>
</operation>

<operation id="697" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:427 %mul44_4 = fmul i32 %weight_4_0_load, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul44_4"/></StgValue>
</operation>

<operation id="698" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:433 %mul44_4_1 = fmul i32 %weight_4_1_load, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="mul44_4_1"/></StgValue>
</operation>

<operation id="699" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:439 %mul44_4_2 = fmul i32 %weight_4_2_load, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul44_4_2"/></StgValue>
</operation>

<operation id="700" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:445 %mul44_4_3 = fmul i32 %weight_4_3_load, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="mul44_4_3"/></StgValue>
</operation>

<operation id="701" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:451 %mul44_4_4 = fmul i32 %weight_4_4_load, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul44_4_4"/></StgValue>
</operation>

<operation id="702" st_id="11" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:464 %tmp13 = fadd i32 %mul44_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="703" st_id="11" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:466 %tmp15 = fadd i32 %mul44_7, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="704" st_id="11" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:469 %tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="705" st_id="11" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:471 %tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="706" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:255 %mul44_5 = fmul i32 %weight_0_2_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul44_5"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:337 %mul44_1 = fmul i32 %weight_1_0_load, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul44_1"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:409 %mul44_3_2 = fmul i32 %weight_3_2_load, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="mul44_3_2"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:415 %mul44_3_3 = fmul i32 %weight_3_3_load, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul44_3_3"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:421 %mul44_3_4 = fmul i32 %weight_3_4_load, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="mul44_3_4"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:427 %mul44_4 = fmul i32 %weight_4_0_load, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul44_4"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:433 %mul44_4_1 = fmul i32 %weight_4_1_load, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="mul44_4_1"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:439 %mul44_4_2 = fmul i32 %weight_4_2_load, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul44_4_2"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:445 %mul44_4_3 = fmul i32 %weight_4_3_load, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="mul44_4_3"/></StgValue>
</operation>

<operation id="715" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:451 %mul44_4_4 = fmul i32 %weight_4_4_load, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul44_4_4"/></StgValue>
</operation>

<operation id="716" st_id="12" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:457 %tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="717" st_id="12" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:459 %tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="718" st_id="12" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:460 %tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="719" st_id="12" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:464 %tmp13 = fadd i32 %mul44_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="720" st_id="12" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:466 %tmp15 = fadd i32 %mul44_7, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="721" st_id="12" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:469 %tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="722" st_id="12" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:471 %tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="723" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="16">
<![CDATA[
for.inc61:140 %zext_ln332_4 = zext i16 %add_ln332_1

]]></Node>
<StgValue><ssdm name="zext_ln332_4"/></StgValue>
</operation>

<operation id="724" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:141 %output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="725" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:142 %output_1_addr = getelementptr i32 %output_1, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_1_addr"/></StgValue>
</operation>

<operation id="726" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:143 %output_2_addr = getelementptr i32 %output_2, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_2_addr"/></StgValue>
</operation>

<operation id="727" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:144 %output_3_addr = getelementptr i32 %output_3, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_3_addr"/></StgValue>
</operation>

<operation id="728" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:145 %output_4_addr = getelementptr i32 %output_4, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_4_addr"/></StgValue>
</operation>

<operation id="729" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:146 %output_5_addr = getelementptr i32 %output_5, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_5_addr"/></StgValue>
</operation>

<operation id="730" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:147 %output_6_addr = getelementptr i32 %output_6, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_6_addr"/></StgValue>
</operation>

<operation id="731" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:148 %output_7_addr = getelementptr i32 %output_7, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_7_addr"/></StgValue>
</operation>

<operation id="732" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:149 %output_8_addr = getelementptr i32 %output_8, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_8_addr"/></StgValue>
</operation>

<operation id="733" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:150 %output_9_addr = getelementptr i32 %output_9, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_9_addr"/></StgValue>
</operation>

<operation id="734" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:151 %output_10_addr = getelementptr i32 %output_10, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_10_addr"/></StgValue>
</operation>

<operation id="735" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:152 %output_11_addr = getelementptr i32 %output_11, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_11_addr"/></StgValue>
</operation>

<operation id="736" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:153 %output_12_addr = getelementptr i32 %output_12, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_12_addr"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:154 %output_13_addr = getelementptr i32 %output_13, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_13_addr"/></StgValue>
</operation>

<operation id="738" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:155 %output_14_addr = getelementptr i32 %output_14, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_14_addr"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc61:156 %output_15_addr = getelementptr i32 %output_15, i64 0, i64 %zext_ln332_4

]]></Node>
<StgValue><ssdm name="output_15_addr"/></StgValue>
</operation>

<operation id="740" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:157 %output_0_load = load i16 %output_0_addr

]]></Node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="741" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:158 %output_1_load = load i16 %output_1_addr

]]></Node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="742" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:159 %output_2_load = load i16 %output_2_addr

]]></Node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="743" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:160 %output_3_load = load i16 %output_3_addr

]]></Node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="744" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:161 %output_4_load = load i16 %output_4_addr

]]></Node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="745" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:162 %output_5_load = load i16 %output_5_addr

]]></Node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="746" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:163 %output_6_load = load i16 %output_6_addr

]]></Node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="747" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:164 %output_7_load = load i16 %output_7_addr

]]></Node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="748" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:165 %output_8_load = load i16 %output_8_addr

]]></Node>
<StgValue><ssdm name="output_8_load"/></StgValue>
</operation>

<operation id="749" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:166 %output_9_load = load i16 %output_9_addr

]]></Node>
<StgValue><ssdm name="output_9_load"/></StgValue>
</operation>

<operation id="750" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:167 %output_10_load = load i16 %output_10_addr

]]></Node>
<StgValue><ssdm name="output_10_load"/></StgValue>
</operation>

<operation id="751" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:168 %output_11_load = load i16 %output_11_addr

]]></Node>
<StgValue><ssdm name="output_11_load"/></StgValue>
</operation>

<operation id="752" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:169 %output_12_load = load i16 %output_12_addr

]]></Node>
<StgValue><ssdm name="output_12_load"/></StgValue>
</operation>

<operation id="753" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:170 %output_13_load = load i16 %output_13_addr

]]></Node>
<StgValue><ssdm name="output_13_load"/></StgValue>
</operation>

<operation id="754" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:171 %output_14_load = load i16 %output_14_addr

]]></Node>
<StgValue><ssdm name="output_14_load"/></StgValue>
</operation>

<operation id="755" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:172 %output_15_load = load i16 %output_15_addr

]]></Node>
<StgValue><ssdm name="output_15_load"/></StgValue>
</operation>

<operation id="756" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:255 %mul44_5 = fmul i32 %weight_0_2_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul44_5"/></StgValue>
</operation>

<operation id="757" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:337 %mul44_1 = fmul i32 %weight_1_0_load, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul44_1"/></StgValue>
</operation>

<operation id="758" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:415 %mul44_3_3 = fmul i32 %weight_3_3_load, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul44_3_3"/></StgValue>
</operation>

<operation id="759" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:427 %mul44_4 = fmul i32 %weight_4_0_load, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul44_4"/></StgValue>
</operation>

<operation id="760" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:439 %mul44_4_2 = fmul i32 %weight_4_2_load, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul44_4_2"/></StgValue>
</operation>

<operation id="761" st_id="13" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:452 %tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="762" st_id="13" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:454 %tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="763" st_id="13" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:457 %tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="764" st_id="13" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:459 %tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="765" st_id="13" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:460 %tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="766" st_id="13" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:464 %tmp13 = fadd i32 %mul44_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="767" st_id="13" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:466 %tmp15 = fadd i32 %mul44_7, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="768" st_id="13" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:469 %tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="769" st_id="13" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:471 %tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="770" st_id="13" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:472 %tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="771" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:157 %output_0_load = load i16 %output_0_addr

]]></Node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="772" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:158 %output_1_load = load i16 %output_1_addr

]]></Node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="773" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:159 %output_2_load = load i16 %output_2_addr

]]></Node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="774" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:160 %output_3_load = load i16 %output_3_addr

]]></Node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="775" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:161 %output_4_load = load i16 %output_4_addr

]]></Node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="776" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:162 %output_5_load = load i16 %output_5_addr

]]></Node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="777" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:163 %output_6_load = load i16 %output_6_addr

]]></Node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="778" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:164 %output_7_load = load i16 %output_7_addr

]]></Node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="779" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:165 %output_8_load = load i16 %output_8_addr

]]></Node>
<StgValue><ssdm name="output_8_load"/></StgValue>
</operation>

<operation id="780" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:166 %output_9_load = load i16 %output_9_addr

]]></Node>
<StgValue><ssdm name="output_9_load"/></StgValue>
</operation>

<operation id="781" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:167 %output_10_load = load i16 %output_10_addr

]]></Node>
<StgValue><ssdm name="output_10_load"/></StgValue>
</operation>

<operation id="782" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:168 %output_11_load = load i16 %output_11_addr

]]></Node>
<StgValue><ssdm name="output_11_load"/></StgValue>
</operation>

<operation id="783" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:169 %output_12_load = load i16 %output_12_addr

]]></Node>
<StgValue><ssdm name="output_12_load"/></StgValue>
</operation>

<operation id="784" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:170 %output_13_load = load i16 %output_13_addr

]]></Node>
<StgValue><ssdm name="output_13_load"/></StgValue>
</operation>

<operation id="785" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:171 %output_14_load = load i16 %output_14_addr

]]></Node>
<StgValue><ssdm name="output_14_load"/></StgValue>
</operation>

<operation id="786" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="16">
<![CDATA[
for.inc61:172 %output_15_load = load i16 %output_15_addr

]]></Node>
<StgValue><ssdm name="output_15_load"/></StgValue>
</operation>

<operation id="787" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="4" op_28_bw="32" op_29_bw="4" op_30_bw="32" op_31_bw="4" op_32_bw="32" op_33_bw="32" op_34_bw="4">
<![CDATA[
for.inc61:173 %acc = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %output_0_load, i4 1, i32 %output_1_load, i4 2, i32 %output_2_load, i4 3, i32 %output_3_load, i4 4, i32 %output_4_load, i4 5, i32 %output_5_load, i4 6, i32 %output_6_load, i4 7, i32 %output_7_load, i4 8, i32 %output_8_load, i4 9, i32 %output_9_load, i4 10, i32 %output_10_load, i4 11, i32 %output_11_load, i4 12, i32 %output_12_load, i4 13, i32 %output_13_load, i4 14, i32 %output_14_load, i4 15, i32 %output_15_load, i32 <undef>, i4 %trunc_ln331

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="788" st_id="14" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:452 %tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="789" st_id="14" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:454 %tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="790" st_id="14" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:457 %tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="791" st_id="14" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:459 %tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="792" st_id="14" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:460 %tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="793" st_id="14" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:464 %tmp13 = fadd i32 %mul44_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="794" st_id="14" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:466 %tmp15 = fadd i32 %mul44_7, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="795" st_id="14" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:469 %tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="796" st_id="14" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:471 %tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="797" st_id="14" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:472 %tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="798" st_id="15" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:452 %tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="799" st_id="15" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:454 %tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="800" st_id="15" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:457 %tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="801" st_id="15" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:459 %tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="802" st_id="15" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:460 %tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="803" st_id="15" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:464 %tmp13 = fadd i32 %mul44_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="804" st_id="15" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:466 %tmp15 = fadd i32 %mul44_7, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="805" st_id="15" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:469 %tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="806" st_id="15" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:471 %tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="807" st_id="15" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:472 %tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="808" st_id="16" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:452 %tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="809" st_id="16" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:454 %tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="810" st_id="16" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:457 %tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="811" st_id="16" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:459 %tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="812" st_id="16" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:460 %tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="813" st_id="16" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:464 %tmp13 = fadd i32 %mul44_s, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="814" st_id="16" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:466 %tmp15 = fadd i32 %mul44_7, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="815" st_id="16" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:469 %tmp18 = fadd i32 %mul44_1_2, i32 %mul44_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="816" st_id="16" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:471 %tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="817" st_id="16" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:472 %tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="818" st_id="17" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:452 %tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="819" st_id="17" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:454 %tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="820" st_id="17" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:457 %tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="821" st_id="17" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:459 %tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="822" st_id="17" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:460 %tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="823" st_id="17" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:465 %tmp14 = fadd i32 %tmp13, i32 %acc

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="824" st_id="17" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:466 %tmp15 = fadd i32 %mul44_7, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="825" st_id="17" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:470 %tmp19 = fadd i32 %tmp18, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="826" st_id="17" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:471 %tmp20 = fadd i32 %mul44_1_3, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="827" st_id="17" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:472 %tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="828" st_id="18" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:452 %tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="829" st_id="18" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:454 %tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="830" st_id="18" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:457 %tmp6 = fadd i32 %mul44_2_1, i32 %mul44_2_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="831" st_id="18" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:459 %tmp8 = fadd i32 %mul44_2_2, i32 %mul44_2_4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="832" st_id="18" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:460 %tmp9 = fadd i32 %mul44_3_1, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="833" st_id="18" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:465 %tmp14 = fadd i32 %tmp13, i32 %acc

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="834" st_id="18" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:467 %tmp16 = fadd i32 %tmp15, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="835" st_id="18" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:470 %tmp19 = fadd i32 %tmp18, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="836" st_id="18" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:472 %tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="837" st_id="19" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:452 %tmp1 = fadd i32 %mul44_4_3, i32 %mul44_4_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="838" st_id="19" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:454 %tmp3 = fadd i32 %mul44_3_2, i32 %mul44_3_4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="839" st_id="19" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:458 %tmp7 = fadd i32 %tmp6, i32 %mul44_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="840" st_id="19" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:461 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="841" st_id="19" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:465 %tmp14 = fadd i32 %tmp13, i32 %acc

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="842" st_id="19" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:467 %tmp16 = fadd i32 %tmp15, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="843" st_id="19" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:470 %tmp19 = fadd i32 %tmp18, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="844" st_id="19" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:472 %tmp21 = fadd i32 %mul44_1_4, i32 %mul44_4_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="845" st_id="20" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:453 %tmp2 = fadd i32 %tmp1, i32 %mul44_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="846" st_id="20" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:455 %tmp4 = fadd i32 %tmp3, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="847" st_id="20" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:458 %tmp7 = fadd i32 %tmp6, i32 %mul44_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="848" st_id="20" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:461 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="849" st_id="20" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:465 %tmp14 = fadd i32 %tmp13, i32 %acc

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="850" st_id="20" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:467 %tmp16 = fadd i32 %tmp15, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="851" st_id="20" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:470 %tmp19 = fadd i32 %tmp18, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="852" st_id="20" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:473 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="853" st_id="21" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:453 %tmp2 = fadd i32 %tmp1, i32 %mul44_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="854" st_id="21" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:455 %tmp4 = fadd i32 %tmp3, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="855" st_id="21" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:458 %tmp7 = fadd i32 %tmp6, i32 %mul44_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="856" st_id="21" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:461 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="857" st_id="21" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:465 %tmp14 = fadd i32 %tmp13, i32 %acc

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="858" st_id="21" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:467 %tmp16 = fadd i32 %tmp15, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="859" st_id="21" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:470 %tmp19 = fadd i32 %tmp18, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="860" st_id="21" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:473 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="861" st_id="22" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:453 %tmp2 = fadd i32 %tmp1, i32 %mul44_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="862" st_id="22" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:455 %tmp4 = fadd i32 %tmp3, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="863" st_id="22" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:458 %tmp7 = fadd i32 %tmp6, i32 %mul44_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="864" st_id="22" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:461 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="865" st_id="22" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:465 %tmp14 = fadd i32 %tmp13, i32 %acc

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="866" st_id="22" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:467 %tmp16 = fadd i32 %tmp15, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="867" st_id="22" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:470 %tmp19 = fadd i32 %tmp18, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="868" st_id="22" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:473 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="869" st_id="23" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:453 %tmp2 = fadd i32 %tmp1, i32 %mul44_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="870" st_id="23" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:455 %tmp4 = fadd i32 %tmp3, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="871" st_id="23" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:458 %tmp7 = fadd i32 %tmp6, i32 %mul44_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="872" st_id="23" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:461 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="873" st_id="23" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:465 %tmp14 = fadd i32 %tmp13, i32 %acc

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="874" st_id="23" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:467 %tmp16 = fadd i32 %tmp15, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="875" st_id="23" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:470 %tmp19 = fadd i32 %tmp18, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="876" st_id="23" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:473 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="877" st_id="24" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:453 %tmp2 = fadd i32 %tmp1, i32 %mul44_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="878" st_id="24" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:455 %tmp4 = fadd i32 %tmp3, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="879" st_id="24" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:458 %tmp7 = fadd i32 %tmp6, i32 %mul44_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="880" st_id="24" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:461 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="881" st_id="24" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:467 %tmp16 = fadd i32 %tmp15, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="882" st_id="24" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:473 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="883" st_id="25" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:453 %tmp2 = fadd i32 %tmp1, i32 %mul44_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="884" st_id="25" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:455 %tmp4 = fadd i32 %tmp3, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="885" st_id="25" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:458 %tmp7 = fadd i32 %tmp6, i32 %mul44_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="886" st_id="25" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:461 %tmp10 = fadd i32 %tmp9, i32 %tmp8

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="887" st_id="25" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:473 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="888" st_id="26" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:453 %tmp2 = fadd i32 %tmp1, i32 %mul44_4_2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="889" st_id="26" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:455 %tmp4 = fadd i32 %tmp3, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="890" st_id="26" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:462 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="891" st_id="26" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:468 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="892" st_id="26" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:473 %tmp22 = fadd i32 %tmp21, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="893" st_id="27" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:462 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="894" st_id="27" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:468 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="895" st_id="28" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:456 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="896" st_id="28" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:462 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="897" st_id="28" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:468 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="898" st_id="29" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:456 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="899" st_id="29" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:462 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="900" st_id="29" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:468 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="901" st_id="29" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:474 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="902" st_id="30" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:456 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="903" st_id="30" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:462 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="904" st_id="30" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:468 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="905" st_id="30" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:474 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="906" st_id="31" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:456 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="907" st_id="31" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:462 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="908" st_id="31" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:468 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="909" st_id="31" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:474 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="910" st_id="32" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:456 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="911" st_id="32" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:462 %tmp11 = fadd i32 %tmp10, i32 %tmp7

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="912" st_id="32" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:468 %tmp17 = fadd i32 %tmp16, i32 %tmp14

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="913" st_id="32" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:474 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="914" st_id="33" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:456 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="915" st_id="33" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:474 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="916" st_id="34" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:456 %tmp5 = fadd i32 %tmp4, i32 %tmp2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="917" st_id="34" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:474 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="918" st_id="35" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:474 %tmp23 = fadd i32 %tmp22, i32 %tmp19

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="919" st_id="36" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:463 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="920" st_id="37" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:463 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="921" st_id="38" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:463 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="922" st_id="39" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:463 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="923" st_id="39" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:475 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="924" st_id="40" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:463 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="925" st_id="40" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:475 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="926" st_id="41" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:463 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="927" st_id="41" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:475 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="928" st_id="42" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:463 %tmp12 = fadd i32 %tmp11, i32 %tmp5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="929" st_id="42" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:475 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="930" st_id="43" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:475 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="931" st_id="44" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:475 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="932" st_id="45" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:475 %tmp24 = fadd i32 %tmp23, i32 %tmp17

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">
</state>

<state id="47" st_id="47">
</state>

<state id="48" st_id="48">
</state>

<state id="49" st_id="49">

<operation id="933" st_id="49" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:476 %acc_1 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="934" st_id="50" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:476 %acc_1 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="935" st_id="51" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:476 %acc_1 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="959" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0">
<![CDATA[
for.inc64.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="936" st_id="52" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:476 %acc_1 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="937" st_id="53" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:476 %acc_1 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="938" st_id="54" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:476 %acc_1 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="939" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc61:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="940" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc61:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 802816, i64 802816, i64 802816

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="941" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc61:136 %specpipeline_ln333 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln333"/></StgValue>
</operation>

<operation id="942" st_id="55" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc61:476 %acc_1 = fadd i32 %tmp24, i32 %tmp12

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="943" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.14:0 %store_ln350 = store i32 %acc_1, i16 %output_14_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="944" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.13:0 %store_ln350 = store i32 %acc_1, i16 %output_13_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="945" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.12:0 %store_ln350 = store i32 %acc_1, i16 %output_12_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="946" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.11:0 %store_ln350 = store i32 %acc_1, i16 %output_11_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="947" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.10:0 %store_ln350 = store i32 %acc_1, i16 %output_10_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="948" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.9:0 %store_ln350 = store i32 %acc_1, i16 %output_9_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="949" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.8:0 %store_ln350 = store i32 %acc_1, i16 %output_8_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="950" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.7:0 %store_ln350 = store i32 %acc_1, i16 %output_7_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="951" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.6:0 %store_ln350 = store i32 %acc_1, i16 %output_6_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="952" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.5:0 %store_ln350 = store i32 %acc_1, i16 %output_5_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="953" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.4:0 %store_ln350 = store i32 %acc_1, i16 %output_4_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="954" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.3:0 %store_ln350 = store i32 %acc_1, i16 %output_3_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="955" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.2:0 %store_ln350 = store i32 %acc_1, i16 %output_2_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="956" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.1:0 %store_ln350 = store i32 %acc_1, i16 %output_1_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="957" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.0:0 %store_ln350 = store i32 %acc_1, i16 %output_0_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="958" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln331" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx20226.case.15:0 %store_ln350 = store i32 %acc_1, i16 %output_15_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
