Copyright (c) 2025 Marisa Mathew

All rights reserved.

This project, "Image-Edge-Detection-on-FPGA-Sobel-Filter--Verilog", is provided for viewing and educational reference only.

No part of this project may be copied, modified, distributed, or used for commercial or non-commercial purposes without express written permission from the author.

This project is NOT open source.
