{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd " "Source file: /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1524618984511 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1524618984511 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd " "Source file: /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1524618984568 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1524618984568 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd " "Source file: /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1524618984625 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1524618984625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524618986292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524618986294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 22:16:26 2018 " "Processing started: Tue Apr 24 22:16:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524618986294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524618986294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524618986295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524618987012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524618987012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "../src/rtl/Dispositivos/PLL/PLL.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003935 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../src/rtl/Dispositivos/PLL/PLL.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "../src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo16x4096-SYN " "Found design unit 1: fifo16x4096-SYN" {  } { { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003941 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO16x4096 " "Found entity 1: FIFO16x4096" {  } { { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Screen-logic " "Found design unit 1: Screen-logic" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003943 ""} { "Info" "ISGN_ENTITY_NAME" "1 Screen " "Found entity 1: Screen" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ILI9341-rtl " "Found design unit 1: ILI9341-rtl" {  } { { "../src/rtl/Dispositivos/Screen/ILI9341.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003945 ""} { "Info" "ISGN_ENTITY_NAME" "1 ILI9341 " "Found entity 1: ILI9341" {  } { { "../src/rtl/Dispositivos/Screen/ILI9341.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom32k-SYN " "Found design unit 1: rom32k-SYN" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003947 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM32K " "Found entity 1: ROM32K" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram16k-SYN " "Found design unit 1: ram16k-SYN" {  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003949 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM16K " "Found entity 1: RAM16K" {  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/MemoryIO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/MemoryIO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryIO-logic " "Found design unit 1: MemoryIO-logic" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003951 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryIO " "Found entity 1: MemoryIO" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "../src/rtl/CPU.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/CPU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003953 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../src/rtl/CPU.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/CPU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-arch " "Found design unit 1: ControlUnit-arch" {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003954 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computador-logic " "Found design unit 1: Computador-logic" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003957 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computador " "Found entity 1: Computador" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register64-rtl " "Found design unit 1: Register64-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Register64.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003959 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register64 " "Found entity 1: Register64" {  } { { "../../E-LogicaSequencial/src/rtl/Register64.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32-rtl " "Found design unit 1: Register32-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Register32.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "../../E-LogicaSequencial/src/rtl/Register32.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-rtl " "Found design unit 1: Register16-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Register16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003962 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "../../E-LogicaSequencial/src/rtl/Register16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-arch " "Found design unit 1: Register8-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register8.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "../../E-LogicaSequencial/src/rtl/Register8.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram512-rtl " "Found design unit 1: Ram512-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram512.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003967 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram512 " "Found entity 1: Ram512" {  } { { "../../E-LogicaSequencial/src/rtl/Ram512.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram64-rtl " "Found design unit 1: Ram64-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram64.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003969 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram64 " "Found entity 1: Ram64" {  } { { "../../E-LogicaSequencial/src/rtl/Ram64.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram8-rtl " "Found design unit 1: Ram8-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram8.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003971 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram8 " "Found entity 1: Ram8" {  } { { "../../E-LogicaSequencial/src/rtl/Ram8.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram4k-rtl " "Found design unit 1: Ram4k-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram4K.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram4K " "Found entity 1: Ram4K" {  } { { "../../E-LogicaSequencial/src/rtl/Ram4K.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003974 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003976 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDigit-rtl " "Found design unit 1: BinaryDigit-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003978 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerador16-rtl " "Found design unit 1: zerador16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003979 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerador16 " "Found entity 1: zerador16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16-rtl " "Found design unit 1: inversor16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003982 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16 " "Found entity 1: inversor16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc16-rtl " "Found design unit 1: Inc16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003983 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-rtl " "Found design unit 1: HalfAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003985 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003986 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador16-rtl " "Found design unit 1: comparador16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003988 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador16 " "Found entity 1: comparador16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003989 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add16-rtl " "Found design unit 1: Add16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003991 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-Or16_FOLKS " "Found design unit 1: Or16-Or16_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003992 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR8way-OR8way_FOLKS " "Found design unit 1: OR8way-OR8way_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003994 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-Not16_FOLKS " "Found design unit 1: Not16-Not16_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003996 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOR8way-NOR8way_FOLKS " "Found design unit 1: NOR8way-NOR8way_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003998 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619003998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619003998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_vhdl-rtl " "Found design unit 1: nand_vhdl-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004000 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_vhdl " "Found entity 1: nand_vhdl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-Mux16_FOLKS " "Found design unit 1: Mux16-Mux16_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004001 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8way16-Mux8way16_FOLKS " "Found design unit 1: Mux8way16-Mux8way16_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004002 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8way-Mux8way_FOLKS " "Found design unit 1: Mux8way-Mux8way_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004004 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4way16-Mux4way16_FOLKS " "Found design unit 1: Mux4way16-Mux4way16_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004005 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4way-Mux4way_FOLKS " "Found design unit 1: Mux4way-Mux4way_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004006 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way " "Found entity 1: Mux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2way-Mux2way_FOLKS " "Found design unit 1: Mux2way-Mux2way_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004008 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004008 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../C-LogicaCombinacional/src/rtl/DMux8Way16.vhd " "Can't analyze file -- file ../../C-LogicaCombinacional/src/rtl/DMux8Way16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1524619004010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dmux8way-Dmux8way_FOLKS " "Found design unit 1: Dmux8way-Dmux8way_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004012 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dmux4way-Dmux4way_FOLKS " "Found design unit 1: Dmux4way-Dmux4way_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004013 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dmux2way-Dmux2way_FOLKS " "Found design unit 1: Dmux2way-Dmux2way_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004015 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter16-BarrelShifter16_FOLKS " "Found design unit 1: BarrelShifter16-BarrelShifter16_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004017 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter8-BarrelShifter8_FOLKS " "Found design unit 1: BarrelShifter8-BarrelShifter8_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004019 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter8 " "Found entity 1: BarrelShifter8" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-And16_FOLKS " "Found design unit 1: And16-And16_FOLKS" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004020 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524619004020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computador " "Elaborating entity \"Computador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524619004190 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "RST_CPU Computador.vhd(164) " "Can't resolve multiple constant drivers for net \"RST_CPU\" at Computador.vhd(164)" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd" 164 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004208 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Computador.vhd(118) " "Constant driver at Computador.vhd(118)" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd" 118 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004208 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "RST_MEM Computador.vhd(165) " "Can't resolve multiple constant drivers for net \"RST_MEM\" at Computador.vhd(165)" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd" 165 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004208 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Computador.vhd(119) " "Constant driver at Computador.vhd(119)" {  } { { "../src/rtl/Computador.vhd" "" { Text "/home/josefernando/Documentos/projetosgit/Z01-FOLKS/Projetos/G-Computador/src/rtl/Computador.vhd" 119 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004208 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524619004210 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524619004381 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 24 22:16:44 2018 " "Processing ended: Tue Apr 24 22:16:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524619004381 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524619004381 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524619004381 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004381 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524619004529 ""}
