// Seed: 1513295027
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2;
  wire id_2;
  assign id_1 = +1;
  assign id_1 = id_1;
  id_3 :
  assert property (@(posedge id_1 % id_1 or posedge "" - 1 * id_1) 1'b0)
  else;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
