// Seed: 3931074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_11;
  always @(negedge {id_6,
    id_1[1'h0] + id_5[1]
  })
  begin : LABEL_0
    id_11 <= 1'b0;
    assume (1'b0 && id_4);
  end
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_3
  );
  assign id_6 = id_6;
endmodule
