// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_267_1_VITIS_LOOP_268_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        P12_address0,
        P12_ce0,
        P12_we0,
        P12_d0,
        P12_1_address0,
        P12_1_ce0,
        P12_1_we0,
        P12_1_d0
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [1:0] P12_address0;
output   P12_ce0;
output   P12_we0;
output  [31:0] P12_d0;
output  [1:0] P12_1_address0;
output   P12_1_ce0;
output   P12_1_we0;
output  [31:0] P12_1_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln267_fu_98_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln267_fu_152_p1;
reg   [1:0] j_fu_40;
wire   [1:0] select_ln268_fu_170_p3;
wire    ap_loop_init;
reg   [1:0] ap_sig_allocacmp_j_load;
reg   [1:0] i_fu_44;
wire   [1:0] select_ln267_fu_144_p3;
reg   [1:0] ap_sig_allocacmp_i_load;
reg   [2:0] indvar_flatten_fu_48;
wire   [2:0] add_ln267_1_fu_104_p2;
reg   [2:0] ap_sig_allocacmp_indvar_flatten_load;
reg    P12_1_we0_local;
wire   [0:0] or_ln268_fu_164_p2;
reg    P12_1_ce0_local;
reg    P12_we0_local;
reg    P12_ce0_local;
wire   [0:0] icmp_ln268_fu_126_p2;
wire   [0:0] trunc_ln267_fu_116_p1;
wire   [0:0] xor_ln267_fu_132_p2;
wire   [1:0] add_ln267_fu_120_p2;
wire   [0:0] xor_ln268_fu_158_p2;
wire   [0:0] and_ln267_fu_138_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 j_fu_40 = 2'd0;
#0 i_fu_44 = 2'd0;
#0 indvar_flatten_fu_48 = 3'd0;
#0 ap_done_reg = 1'b0;
end

ukf_accel_step_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln267_fu_98_p2 == 1'd0)) begin
            i_fu_44 <= select_ln267_fu_144_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_44 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln267_fu_98_p2 == 1'd0)) begin
            indvar_flatten_fu_48 <= add_ln267_1_fu_104_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_48 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln267_fu_98_p2 == 1'd0)) begin
            j_fu_40 <= select_ln268_fu_170_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_40 <= 2'd0;
        end
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        P12_1_ce0_local = 1'b1;
    end else begin
        P12_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln268_fu_164_p2 == 1'd0) & (icmp_ln267_fu_98_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        P12_1_we0_local = 1'b1;
    end else begin
        P12_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        P12_ce0_local = 1'b1;
    end else begin
        P12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln268_fu_164_p2 == 1'd1) & (icmp_ln267_fu_98_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        P12_we0_local = 1'b1;
    end else begin
        P12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln267_fu_98_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_i_load = 2'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_44;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 3'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_48;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_j_load = 2'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_40;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign P12_1_address0 = zext_ln267_fu_152_p1;

assign P12_1_ce0 = P12_1_ce0_local;

assign P12_1_d0 = 32'd0;

assign P12_1_we0 = P12_1_we0_local;

assign P12_address0 = zext_ln267_fu_152_p1;

assign P12_ce0 = P12_ce0_local;

assign P12_d0 = 32'd0;

assign P12_we0 = P12_we0_local;

assign add_ln267_1_fu_104_p2 = (ap_sig_allocacmp_indvar_flatten_load + 3'd1);

assign add_ln267_fu_120_p2 = (ap_sig_allocacmp_i_load + 2'd1);

assign and_ln267_fu_138_p2 = (xor_ln267_fu_132_p2 & trunc_ln267_fu_116_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln267_fu_98_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln268_fu_126_p2 = ((ap_sig_allocacmp_j_load == 2'd2) ? 1'b1 : 1'b0);

assign or_ln268_fu_164_p2 = (xor_ln268_fu_158_p2 | icmp_ln268_fu_126_p2);

assign select_ln267_fu_144_p3 = ((icmp_ln268_fu_126_p2[0:0] == 1'b1) ? add_ln267_fu_120_p2 : ap_sig_allocacmp_i_load);

assign select_ln268_fu_170_p3 = ((and_ln267_fu_138_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign trunc_ln267_fu_116_p1 = ap_sig_allocacmp_j_load[0:0];

assign xor_ln267_fu_132_p2 = (icmp_ln268_fu_126_p2 ^ 1'd1);

assign xor_ln268_fu_158_p2 = (trunc_ln267_fu_116_p1 ^ 1'd1);

assign zext_ln267_fu_152_p1 = select_ln267_fu_144_p3;

endmodule //ukf_accel_step_cross_cov_3_2_Pipeline_VITIS_LOOP_267_1_VITIS_LOOP_268_2
