
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.2.1.288.0

// backanno -o FPGA_Intan_Driver_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/promote.xml FPGA_Intan_Driver_impl_1.udb 
// Netlist created on Tue Jan 13 20:08:50 2026
// Netlist written on Tue Jan 13 20:09:10 2026
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top_level ( o_STM32_SPI_CS_n, o_STM32_SPI_Clk, o_STM32_SPI_MOSI, 
                   o_BOOST_ENABLE, o_RHD_SPI_CS_n, o_RHD_SPI_Clk, 
                   o_RHD_SPI_MOSI, i_STM32_SPI_MISO, LED1_OUT, LED2_OUT, 
                   LED3_OUT, LED4_OUT, o_Controller_Mode, o_reset, i_clk, 
                   i_RHD_SPI_MISO, RGB1_OUT, RGB0_OUT, RGB2_OUT, CTRL0_IN );
  input  i_clk, i_RHD_SPI_MISO, CTRL0_IN;
  output o_BOOST_ENABLE, o_RHD_SPI_CS_n, o_RHD_SPI_Clk, o_RHD_SPI_MOSI, 
         i_STM32_SPI_MISO, LED1_OUT, LED2_OUT, LED3_OUT, LED4_OUT;
  output [3:0] o_Controller_Mode;
  output o_reset, RGB1_OUT, RGB0_OUT, RGB2_OUT;
  inout  o_STM32_SPI_CS_n, o_STM32_SPI_Clk, o_STM32_SPI_MOSI;
  wire   \reset_counter_27__N_513[27] , n26572, n19527, \reset_counter[27] , 
         pll_clk_int, \reset_counter_27__N_513[26] , 
         \reset_counter_27__N_513[25] , n26569, \reset_counter[26] , n19525, 
         \reset_counter[25] , \reset_counter_27__N_513[24] , 
         \reset_counter_27__N_513[23] , n26566, \reset_counter[24] , n19523, 
         \reset_counter[23] , \reset_counter_27__N_513[22] , 
         \reset_counter_27__N_513[21] , n26563, \reset_counter[22] , n19521, 
         \reset_counter[21] , \reset_counter_27__N_513[20] , 
         \reset_counter_27__N_513[19] , n26560, \reset_counter[20] , n19519, 
         \reset_counter[19] , \reset_counter_27__N_513[18] , 
         \reset_counter_27__N_513[17] , n26557, \reset_counter[18] , n19517, 
         \reset_counter[17] , \reset_counter_27__N_513[16] , 
         \reset_counter_27__N_513[15] , n26554, \reset_counter[16] , n19515, 
         \reset_counter[15] , \reset_counter_27__N_513[14] , 
         \reset_counter_27__N_513[13] , n26551, \reset_counter[14] , n19513, 
         \reset_counter[13] , \reset_counter_27__N_513[12] , 
         \reset_counter_27__N_513[11] , n26548, \reset_counter[12] , n19511, 
         \reset_counter[11] , \reset_counter_27__N_513[10] , 
         \reset_counter_27__N_513[9] , n26545, \reset_counter[10] , n19509, 
         \reset_counter[9] , \reset_counter_27__N_513[8] , 
         \reset_counter_27__N_513[7] , n26542, \reset_counter[8] , n19507, 
         \reset_counter[7] , \reset_counter_27__N_513[6] , 
         \reset_counter_27__N_513[5] , n26539, \reset_counter[6] , n19505, 
         \reset_counter[5] , \reset_counter_27__N_513[4] , 
         \reset_counter_27__N_513[3] , n26536, \reset_counter[4] , n19503, 
         \reset_counter[3] , \reset_counter_27__N_513[2] , 
         \reset_counter_27__N_513[1] , n26533, \reset_counter[2] , n19501, 
         \reset_counter[1] , \reset_counter_27__N_513[0] , n26482, 
         \reset_counter[0] , n10018, \Controller_inst.n26686 , 
         \Controller_inst.rhd_index[24] , \Controller_inst.n19461 , 
         \Controller_inst.rhd_index[23] , \Controller_inst.n133[23] , 
         \Controller_inst.n133[24] , \Controller_inst.n19463 , 
         \Controller_inst.n26338 , VCC_net, \Controller_inst.NUM_DATA[14] , 
         \Controller_inst.n19583 , \Controller_inst.NUM_DATA[13] , 
         \Controller_inst.n27 , \Controller_inst.n29 , 
         \Controller_inst.n19585 , \Controller_inst.n26335 , 
         \Controller_inst.NUM_DATA[12] , \Controller_inst.n19581 , 
         \Controller_inst.NUM_DATA[11] , \Controller_inst.n23 , 
         \Controller_inst.n25 , \Controller_inst.n26689 , 
         \Controller_inst.rhd_index[26] , \Controller_inst.rhd_index[25] , 
         \Controller_inst.n133[25] , \Controller_inst.n133[26] , 
         \Controller_inst.n19465 , \Controller_inst.n26434 , 
         \Controller_inst.full_cycle_count[8] , \Controller_inst.n19536 , 
         \Controller_inst.full_cycle_count[7] , 
         \Controller_inst.n133_adj_2809[7] , 
         \Controller_inst.n133_adj_2809[8] , \Controller_inst.n19538 , 
         \Controller_inst.n26431 , \Controller_inst.full_cycle_count[6] , 
         \Controller_inst.n19534 , \Controller_inst.full_cycle_count[5] , 
         \Controller_inst.n133_adj_2809[5] , 
         \Controller_inst.n133_adj_2809[6] , \Controller_inst.n26683 , 
         \Controller_inst.rhd_index[22] , \Controller_inst.n19459 , 
         \Controller_inst.rhd_index[21] , \Controller_inst.n133[21] , 
         \Controller_inst.n133[22] , \Controller_inst.n26428 , 
         \Controller_inst.full_cycle_count[4] , \Controller_inst.n19532 , 
         \Controller_inst.full_cycle_count[3] , 
         \Controller_inst.n133_adj_2809[3] , 
         \Controller_inst.n133_adj_2809[4] , \Controller_inst.n26425 , 
         \Controller_inst.full_cycle_count[2] , \Controller_inst.n19530 , 
         \Controller_inst.full_cycle_count[1] , 
         \Controller_inst.n133_adj_2809[1] , 
         \Controller_inst.n133_adj_2809[2] , \Controller_inst.n26680 , 
         \Controller_inst.rhd_index[20] , \Controller_inst.n19457 , 
         \Controller_inst.rhd_index[19] , \Controller_inst.n133[19] , 
         \Controller_inst.n133[20] , \Controller_inst.n26380 , 
         \Controller_inst.full_cycle_count[0] , 
         \Controller_inst.n133_adj_2809[0] , \Controller_inst.n26677 , 
         \Controller_inst.rhd_index[18] , \Controller_inst.n19455 , 
         \Controller_inst.rhd_index[17] , \Controller_inst.n133[17] , 
         \Controller_inst.n133[18] , \Controller_inst.n26332 , 
         \Controller_inst.NUM_DATA[10] , \Controller_inst.n19579 , 
         \Controller_inst.NUM_DATA[9] , \Controller_inst.n19_adj_2664 , 
         \Controller_inst.n21 , \Controller_inst.n26329 , 
         \Controller_inst.NUM_DATA[8] , \Controller_inst.n19577 , 
         \Controller_inst.NUM_DATA[7] , \Controller_inst.n167_adj_2810[7] , 
         \Controller_inst.n17_c , \Controller_inst.n26662 , 
         \Controller_inst.rhd_index[8] , \Controller_inst.n19445 , 
         \Controller_inst.rhd_index[7] , \Controller_inst.n133[7] , 
         \Controller_inst.n133[8] , \Controller_inst.n19447 , 
         \Controller_inst.n26659 , \Controller_inst.rhd_index[6] , 
         \Controller_inst.n19443 , \rhd_index[5] , \Controller_inst.n133[5] , 
         \Controller_inst.n133[6] , \Controller_inst.n26326 , 
         \Controller_inst.NUM_DATA[6] , \Controller_inst.n19575 , 
         \Controller_inst.NUM_DATA[5] , \Controller_inst.n167_adj_2810[5] , 
         \Controller_inst.n167_adj_2810[6] , \Controller_inst.n26674 , 
         \Controller_inst.rhd_index[16] , \Controller_inst.n19453 , 
         \Controller_inst.rhd_index[15] , \Controller_inst.n133[15] , 
         \Controller_inst.n133[16] , \Controller_inst.n26323 , 
         \Controller_inst.NUM_DATA[4] , \Controller_inst.n19573 , 
         \Controller_inst.NUM_DATA[3] , \Controller_inst.n167_adj_2810[3] , 
         \Controller_inst.n167_adj_2810[4] , \Controller_inst.n26320 , 
         \Controller_inst.NUM_DATA[2] , \Controller_inst.n19571 , 
         \Controller_inst.NUM_DATA[1] , \Controller_inst.n167_adj_2810[1] , 
         \Controller_inst.n167_adj_2810[2] , \Controller_inst.n26317 , 
         \Controller_inst.NUM_DATA[0] , \Controller_inst.n167_adj_2810[0] , 
         \Controller_inst.n26656 , \rhd_index[4] , \Controller_inst.n19441 , 
         \rhd_index[3] , \Controller_inst.n133[3] , \Controller_inst.n133[4] , 
         \Controller_inst.n26410 , \Controller_inst.data_array_send_count[6] , 
         \Controller_inst.n19567 , \Controller_inst.data_array_send_count[5] , 
         \Controller_inst.n33_2[5] , \Controller_inst.n33_2[6] , 
         \Controller_inst.n26407 , \Controller_inst.data_array_send_count[4] , 
         \Controller_inst.n19565 , \Controller_inst.data_array_send_count[3] , 
         \Controller_inst.n33_2[3] , \Controller_inst.n33_2[4] , 
         \Controller_inst.n26404 , \Controller_inst.data_array_send_count[2] , 
         \Controller_inst.n19563 , \Controller_inst.data_array_send_count[1] , 
         \Controller_inst.n33_2[1] , \Controller_inst.n33_2[2] , 
         \Controller_inst.n26620 , \Controller_inst.n19634 , 
         \Controller_inst.stm32_counter[31] , 
         \Controller_inst.n133_adj_2808[31] , \Controller_inst.n26617 , 
         \Controller_inst.stm32_counter[30] , \Controller_inst.n19632 , 
         \Controller_inst.stm32_counter[29] , 
         \Controller_inst.n133_adj_2808[29] , 
         \Controller_inst.n133_adj_2808[30] , \Controller_inst.n26614 , 
         \Controller_inst.stm32_counter[28] , \Controller_inst.n19630 , 
         \Controller_inst.stm32_counter[27] , 
         \Controller_inst.n133_adj_2808[27] , 
         \Controller_inst.n133_adj_2808[28] , \Controller_inst.n26386 , 
         \Controller_inst.data_array_send_count[0] , \Controller_inst.n134 , 
         \Controller_inst.n33_2[0] , \Controller_inst.n26470 , 
         \Controller_inst.n19560 , \Controller_inst.full_cycle_count[31] , 
         \Controller_inst.n133_adj_2809[31] , \Controller_inst.n26671 , 
         \Controller_inst.rhd_index[14] , \Controller_inst.n19451 , 
         \Controller_inst.rhd_index[13] , \Controller_inst.n133[13] , 
         \Controller_inst.n133[14] , \Controller_inst.n26653 , \rhd_index[2] , 
         \Controller_inst.n19439 , \rhd_index[1] , \Controller_inst.n133[1] , 
         \Controller_inst.n133[2] , \Controller_inst.n26611 , 
         \Controller_inst.stm32_counter[26] , \Controller_inst.n19628 , 
         \Controller_inst.stm32_counter[25] , 
         \Controller_inst.n133_adj_2808[25] , 
         \Controller_inst.n133_adj_2808[26] , \Controller_inst.n26608 , 
         \Controller_inst.stm32_counter[24] , \Controller_inst.n19626 , 
         \Controller_inst.stm32_counter[23] , 
         \Controller_inst.n133_adj_2808[23] , 
         \Controller_inst.n133_adj_2808[24] , \Controller_inst.n26467 , 
         \Controller_inst.full_cycle_count[30] , \Controller_inst.n19558 , 
         \Controller_inst.full_cycle_count[29] , 
         \Controller_inst.n133_adj_2809[29] , 
         \Controller_inst.n133_adj_2809[30] , \Controller_inst.n26464 , 
         \Controller_inst.full_cycle_count[28] , \Controller_inst.n19556 , 
         \Controller_inst.full_cycle_count[27] , 
         \Controller_inst.n133_adj_2809[27] , 
         \Controller_inst.n133_adj_2809[28] , \Controller_inst.n26668 , 
         \Controller_inst.rhd_index[12] , \Controller_inst.n19449 , 
         \Controller_inst.rhd_index[11] , \Controller_inst.n133[11] , 
         \Controller_inst.n133[12] , \Controller_inst.n26461 , 
         \Controller_inst.full_cycle_count[26] , \Controller_inst.n19554 , 
         \Controller_inst.full_cycle_count[25] , 
         \Controller_inst.n133_adj_2809[25] , 
         \Controller_inst.n133_adj_2809[26] , \Controller_inst.n26605 , 
         \Controller_inst.stm32_counter[22] , \Controller_inst.n19624 , 
         \Controller_inst.stm32_counter[21] , 
         \Controller_inst.n133_adj_2808[21] , 
         \Controller_inst.n133_adj_2808[22] , \Controller_inst.n26458 , 
         \Controller_inst.full_cycle_count[24] , \Controller_inst.n19552 , 
         \Controller_inst.full_cycle_count[23] , 
         \Controller_inst.n133_adj_2809[23] , 
         \Controller_inst.n133_adj_2809[24] , \Controller_inst.n26602 , 
         \Controller_inst.stm32_counter[20] , \Controller_inst.n19622 , 
         \Controller_inst.stm32_counter[19] , 
         \Controller_inst.n133_adj_2808[19] , 
         \Controller_inst.n133_adj_2808[20] , \Controller_inst.n26599 , 
         \Controller_inst.stm32_counter[18] , \Controller_inst.n19620 , 
         \Controller_inst.stm32_counter[17] , 
         \Controller_inst.n133_adj_2808[17] , 
         \Controller_inst.n133_adj_2808[18] , \Controller_inst.n26596 , 
         \Controller_inst.stm32_counter[16] , \Controller_inst.n19618 , 
         \Controller_inst.stm32_counter[15] , 
         \Controller_inst.n133_adj_2808[15] , 
         \Controller_inst.n133_adj_2808[16] , \Controller_inst.n26455 , 
         \Controller_inst.full_cycle_count[22] , \Controller_inst.n19550 , 
         \Controller_inst.full_cycle_count[21] , 
         \Controller_inst.n133_adj_2809[21] , 
         \Controller_inst.n133_adj_2809[22] , \Controller_inst.n26593 , 
         \Controller_inst.stm32_counter[14] , \Controller_inst.n19616 , 
         \Controller_inst.stm32_counter[13] , 
         \Controller_inst.n133_adj_2808[13] , 
         \Controller_inst.n133_adj_2808[14] , \Controller_inst.n26590 , 
         \Controller_inst.stm32_counter[12] , \Controller_inst.n19614 , 
         \Controller_inst.stm32_counter[11] , 
         \Controller_inst.n133_adj_2808[11] , 
         \Controller_inst.n133_adj_2808[12] , \Controller_inst.n26587 , 
         \Controller_inst.stm32_counter[10] , \Controller_inst.n19612 , 
         \Controller_inst.stm32_counter[9] , 
         \Controller_inst.n133_adj_2808[9] , 
         \Controller_inst.n133_adj_2808[10] , \Controller_inst.n26584 , 
         \Controller_inst.stm32_counter[8] , \Controller_inst.n19610 , 
         \Controller_inst.stm32_counter[7] , 
         \Controller_inst.n133_adj_2808[7] , 
         \Controller_inst.n133_adj_2808[8] , \Controller_inst.n26581 , 
         \Controller_inst.stm32_counter[6] , \Controller_inst.n19608 , 
         \Controller_inst.stm32_counter[5] , 
         \Controller_inst.n133_adj_2808[5] , 
         \Controller_inst.n133_adj_2808[6] , \Controller_inst.n26578 , 
         \Controller_inst.stm32_counter[4] , \Controller_inst.n19606 , 
         \Controller_inst.stm32_counter[3] , 
         \Controller_inst.n133_adj_2808[3] , 
         \Controller_inst.n133_adj_2808[4] , \Controller_inst.n26452 , 
         \Controller_inst.full_cycle_count[20] , \Controller_inst.n19548 , 
         \Controller_inst.full_cycle_count[19] , 
         \Controller_inst.n133_adj_2809[19] , 
         \Controller_inst.n133_adj_2809[20] , \Controller_inst.n26449 , 
         \Controller_inst.full_cycle_count[18] , \Controller_inst.n19546 , 
         \Controller_inst.full_cycle_count[17] , 
         \Controller_inst.n133_adj_2809[17] , 
         \Controller_inst.n133_adj_2809[18] , \Controller_inst.n26575 , 
         \Controller_inst.stm32_counter[2] , \Controller_inst.n19604 , 
         \Controller_inst.stm32_counter[1] , 
         \Controller_inst.n133_adj_2808[1] , 
         \Controller_inst.n133_adj_2808[2] , \Controller_inst.n26485 , 
         \Controller_inst.stm32_counter[0] , \Controller_inst.n1221 , 
         \Controller_inst.n133_adj_2808[0] , \Controller_inst.n26446 , 
         \Controller_inst.full_cycle_count[16] , \Controller_inst.n19544 , 
         \Controller_inst.full_cycle_count[15] , 
         \Controller_inst.n133_adj_2809[15] , 
         \Controller_inst.n133_adj_2809[16] , \Controller_inst.n26443 , 
         \Controller_inst.full_cycle_count[14] , \Controller_inst.n19542 , 
         \Controller_inst.full_cycle_count[13] , 
         \Controller_inst.n133_adj_2809[13] , 
         \Controller_inst.n133_adj_2809[14] , \Controller_inst.n26365 , 
         \Controller_inst.n19601 , \Controller_inst.NUM_DATA[31] , 
         \Controller_inst.n167_adj_2810[31] , \Controller_inst.n26440 , 
         \Controller_inst.full_cycle_count[12] , \Controller_inst.n19540 , 
         \Controller_inst.full_cycle_count[11] , 
         \Controller_inst.n133_adj_2809[11] , 
         \Controller_inst.n133_adj_2809[12] , \Controller_inst.n26362 , 
         \Controller_inst.NUM_DATA[30] , \Controller_inst.n19599 , 
         \Controller_inst.NUM_DATA[29] , \Controller_inst.n59 , 
         \Controller_inst.n61 , \Controller_inst.n26359 , 
         \Controller_inst.NUM_DATA[28] , \Controller_inst.n19597 , 
         \Controller_inst.NUM_DATA[27] , \Controller_inst.n55 , 
         \Controller_inst.n57 , \Controller_inst.n26356 , 
         \Controller_inst.NUM_DATA[26] , \Controller_inst.n19595 , 
         \Controller_inst.NUM_DATA[25] , \Controller_inst.n51 , 
         \Controller_inst.n53 , \Controller_inst.n26353 , 
         \Controller_inst.NUM_DATA[24] , \Controller_inst.n19593 , 
         \Controller_inst.NUM_DATA[23] , \Controller_inst.n47_adj_2767 , 
         \Controller_inst.n49 , \Controller_inst.n26437 , 
         \Controller_inst.full_cycle_count[10] , 
         \Controller_inst.full_cycle_count[9] , 
         \Controller_inst.n133_adj_2809[9] , 
         \Controller_inst.n133_adj_2809[10] , \Controller_inst.n26350 , 
         \Controller_inst.NUM_DATA[22] , \Controller_inst.n19591 , 
         \Controller_inst.NUM_DATA[21] , \Controller_inst.n43_adj_2768 , 
         \Controller_inst.n45 , \Controller_inst.n26347 , 
         \Controller_inst.NUM_DATA[20] , \Controller_inst.n19589 , 
         \Controller_inst.NUM_DATA[19] , \Controller_inst.n39_adj_2770 , 
         \Controller_inst.n41_adj_2771 , \Controller_inst.n26695 , 
         \Controller_inst.rhd_index[30] , \Controller_inst.n19467 , 
         \Controller_inst.rhd_index[29] , \Controller_inst.n133[29] , 
         \Controller_inst.n133[30] , \Controller_inst.n19469 , 
         \Controller_inst.n26344 , \Controller_inst.NUM_DATA[18] , 
         \Controller_inst.n19587 , \Controller_inst.NUM_DATA[17] , 
         \Controller_inst.n35_adj_2774 , \Controller_inst.n37_adj_2775 , 
         \Controller_inst.n26341 , \Controller_inst.NUM_DATA[16] , 
         \Controller_inst.NUM_DATA[15] , \Controller_inst.n31 , 
         \Controller_inst.n33 , \Controller_inst.n26698 , 
         \Controller_inst.rhd_index[31] , \Controller_inst.n133[31] , 
         \Controller_inst.n26665 , \Controller_inst.rhd_index[10] , 
         \Controller_inst.rhd_index[9] , \Controller_inst.n133[9] , 
         \Controller_inst.n133[10] , \Controller_inst.n26692 , 
         \Controller_inst.rhd_index[28] , \Controller_inst.rhd_index[27] , 
         \Controller_inst.n133[27] , \Controller_inst.n133[28] , 
         \Controller_inst.n26509 , \rhd_index[0] , \Controller_inst.n133[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26383 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] , 
         \Controller_inst.int_STM32_TX_Ready_N_2579 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19472 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26521 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19676 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26518 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19674 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26515 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19672 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26389 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n13 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n47[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26422 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19478 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26413 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19474 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26419 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19476 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26416 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26632 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19652 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26629 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19650 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26626 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19648 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26623 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19646 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26488 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26479 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19497 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[10] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26476 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19495 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26473 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19493 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26377 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19491 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26374 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19489 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26371 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26527 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[5] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19667 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[4] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[6] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19669 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26524 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19665 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26392 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26530 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[6] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26638 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19486 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26635 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19484 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26401 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19482 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26398 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26650 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19662 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26647 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19660 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26644 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19658 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26641 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19656 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26506 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26503 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19643 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26500 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19641 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26497 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19639 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26494 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19637 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26491 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26707 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11854 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19683 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11852 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[6] 
         , maxfan_replicated_net_1496, \Controller_inst.int_FIFO_COUNT[6] , 
         \Controller_inst.int_FIFO_COUNT[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26704 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11850 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19681 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11848 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[4] 
         , \Controller_inst.int_FIFO_COUNT[4] , 
         \Controller_inst.int_FIFO_COUNT[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26701 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11846 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19679 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11844 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[2] 
         , \Controller_inst.int_FIFO_COUNT[2] , 
         \Controller_inst.int_FIFO_COUNT[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26512 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11842 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11839 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1] 
         , \n17504$n0 , \n17504$n2 , n20765, n17498, n21321, 
         maxfan_replicated_net_999, 
         \Controller_inst.temp_array[11][1].sig_002.FeedThruLUT , 
         \Controller_inst.temp_array[11][2].sig_001.FeedThruLUT , 
         \Controller_inst.temp_array[11][1] , 
         \Controller_inst.temp_array[11][2] , \Controller_inst.n10107 , 
         o_reset_c, \Controller_inst.temp_buffer[322] , 
         \Controller_inst.temp_buffer[321] , 
         \Controller_inst.temp_array[12][15].sig_005.FeedThruLUT , 
         \Controller_inst.temp_array[11][0].sig_003.FeedThruLUT , 
         \Controller_inst.temp_array[12][15] , 
         \Controller_inst.temp_array[11][0] , 
         \Controller_inst.temp_buffer[320] , 
         \Controller_inst.temp_buffer[319] , 
         \Controller_inst.int_FIFO_Q[0].sig_004.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0] , \Controller_inst.n10113 , 
         \Controller_inst.temp_array[0][0] , 
         \Controller_inst.temp_array[12][14].sig_006.FeedThruLUT , 
         \Controller_inst.temp_array[12][14] , 
         \Controller_inst.temp_buffer[318] , 
         \Controller_inst.temp_array[12][13].sig_007.FeedThruLUT , 
         \Controller_inst.temp_array[12][13] , 
         \Controller_inst.temp_buffer[317] , 
         \Controller_inst.temp_array[12][12].sig_008.FeedThruLUT , 
         \Controller_inst.temp_array[12][12] , 
         \Controller_inst.temp_buffer[316] , 
         \Controller_inst.temp_array[12][11].sig_009.FeedThruLUT , 
         \Controller_inst.temp_array[12][11] , 
         \Controller_inst.temp_buffer[315] , 
         \Controller_inst.temp_array[12][9].sig_011.FeedThruLUT , 
         \Controller_inst.temp_array[12][10].sig_010.FeedThruLUT , 
         \Controller_inst.temp_array[12][9] , 
         \Controller_inst.temp_array[12][10] , 
         \Controller_inst.temp_buffer[314] , 
         \Controller_inst.temp_buffer[313] , 
         \Controller_inst.temp_array[12][7].sig_013.FeedThruLUT , 
         \Controller_inst.temp_array[12][8].sig_012.FeedThruLUT , 
         \Controller_inst.temp_array[12][7] , 
         \Controller_inst.temp_array[12][8] , 
         \Controller_inst.temp_buffer[312] , 
         \Controller_inst.temp_buffer[311] , 
         \Controller_inst.temp_array[12][5].sig_016.FeedThruLUT , 
         \Controller_inst.temp_array[12][6].sig_014.FeedThruLUT , 
         \Controller_inst.temp_array[12][5] , 
         \Controller_inst.temp_array[12][6] , 
         \Controller_inst.temp_buffer[310] , 
         \Controller_inst.temp_buffer[309] , 
         \Controller_inst.int_FIFO_Q[1].sig_1353.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_015.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[1] , \Controller_inst.n10119 , 
         \Controller_inst.temp_array[1][0] , 
         \Controller_inst.temp_array[1][1] , 
         \Controller_inst.int_FIFO_Q[8].sig_2173.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_017.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8] , \Controller_inst.int_FIFO_Q[7] , 
         \Controller_inst.n10157 , \Controller_inst.temp_array[5][7] , 
         \Controller_inst.temp_array[5][8] , 
         \Controller_inst.temp_array[12][3].sig_019.FeedThruLUT , 
         \Controller_inst.temp_array[12][4].sig_018.FeedThruLUT , 
         \Controller_inst.temp_array[12][3] , 
         \Controller_inst.temp_array[12][4] , 
         \Controller_inst.temp_buffer[308] , 
         \Controller_inst.temp_buffer[307] , 
         \Controller_inst.temp_array[12][1].sig_021.FeedThruLUT , 
         \Controller_inst.temp_array[12][2].sig_020.FeedThruLUT , 
         \Controller_inst.temp_array[12][1] , 
         \Controller_inst.temp_array[12][2] , 
         \Controller_inst.temp_buffer[306] , 
         \Controller_inst.temp_buffer[305] , 
         \Controller_inst.temp_array[13][15].sig_023.FeedThruLUT , 
         \Controller_inst.temp_array[12][0].sig_022.FeedThruLUT , 
         \Controller_inst.temp_array[13][15] , 
         \Controller_inst.temp_array[12][0] , 
         \Controller_inst.temp_buffer[304] , 
         \Controller_inst.temp_buffer[303] , 
         \Controller_inst.temp_array[13][13].sig_025.FeedThruLUT , 
         \Controller_inst.temp_array[13][14].sig_024.FeedThruLUT , 
         \Controller_inst.temp_array[13][13] , 
         \Controller_inst.temp_array[13][14] , 
         \Controller_inst.temp_buffer[302] , 
         \Controller_inst.temp_buffer[301] , 
         \Controller_inst.temp_array[13][11].sig_029.FeedThruLUT , 
         \Controller_inst.temp_array[13][12].sig_026.FeedThruLUT , 
         \Controller_inst.temp_array[13][11] , 
         \Controller_inst.temp_array[13][12] , 
         \Controller_inst.temp_buffer[300] , 
         \Controller_inst.temp_buffer[299] , 
         \Controller_inst.int_FIFO_Q[10].sig_028.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_027.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10] , \Controller_inst.int_FIFO_Q[9] , 
         \Controller_inst.temp_array[5][9] , 
         \Controller_inst.temp_array[5][10] , 
         \Controller_inst.temp_array[13][9].sig_031.FeedThruLUT , 
         \Controller_inst.temp_array[13][10].sig_030.FeedThruLUT , 
         \Controller_inst.temp_array[13][9] , 
         \Controller_inst.temp_array[13][10] , 
         \Controller_inst.temp_buffer[298] , 
         \Controller_inst.temp_buffer[297] , 
         \Controller_inst.temp_array[13][7].sig_033.FeedThruLUT , 
         \Controller_inst.temp_array[13][8].sig_032.FeedThruLUT , 
         \Controller_inst.temp_array[13][7] , 
         \Controller_inst.temp_array[13][8] , 
         \Controller_inst.temp_buffer[296] , 
         \Controller_inst.temp_buffer[295] , 
         \Controller_inst.temp_array[13][5].sig_035.FeedThruLUT , 
         \Controller_inst.temp_array[13][6].sig_034.FeedThruLUT , 
         \Controller_inst.temp_array[13][5] , 
         \Controller_inst.temp_array[13][6] , 
         \Controller_inst.temp_buffer[294] , 
         \Controller_inst.temp_buffer[293] , 
         \Controller_inst.temp_array[13][3].sig_039.FeedThruLUT , 
         \Controller_inst.temp_array[13][4].sig_036.FeedThruLUT , 
         \Controller_inst.temp_array[13][3] , 
         \Controller_inst.temp_array[13][4] , 
         \Controller_inst.temp_buffer[292] , 
         \Controller_inst.temp_buffer[291] , 
         \Controller_inst.int_FIFO_Q[12].sig_038.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_037.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12] , \Controller_inst.int_FIFO_Q[11] , 
         \Controller_inst.temp_array[5][11] , 
         \Controller_inst.temp_array[5][12] , 
         \Controller_inst.temp_array[13][1].sig_041.FeedThruLUT , 
         \Controller_inst.temp_array[13][2].sig_040.FeedThruLUT , 
         \Controller_inst.temp_array[13][1] , 
         \Controller_inst.temp_array[13][2] , 
         \Controller_inst.temp_buffer[290] , 
         \Controller_inst.temp_buffer[289] , 
         \Controller_inst.temp_array[14][15].sig_043.FeedThruLUT , 
         \Controller_inst.temp_array[13][0].sig_042.FeedThruLUT , 
         \Controller_inst.temp_array[14][15] , 
         \Controller_inst.temp_array[13][0] , 
         \Controller_inst.temp_buffer[288] , 
         \Controller_inst.temp_buffer[287] , 
         \Controller_inst.int_FIFO_Q[5].sig_046.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_044.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5] , \Controller_inst.int_FIFO_Q[6] , 
         \Controller_inst.temp_array[5][6] , 
         \Controller_inst.temp_array[5][5] , 
         \Controller_inst.temp_array[14][13].sig_047.FeedThruLUT , 
         \Controller_inst.temp_array[14][14].sig_045.FeedThruLUT , 
         \Controller_inst.temp_array[14][13] , 
         \Controller_inst.temp_array[14][14] , 
         \Controller_inst.temp_buffer[286] , 
         \Controller_inst.temp_buffer[285] , 
         \Controller_inst.int_FIFO_Q[14].sig_064.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_048.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14] , \Controller_inst.int_FIFO_Q[13] , 
         \Controller_inst.temp_array[5][13] , 
         \Controller_inst.temp_array[5][14] , 
         \Controller_inst.temp_array[14][11].sig_050.FeedThruLUT , 
         \Controller_inst.temp_array[14][12].sig_049.FeedThruLUT , 
         \Controller_inst.temp_array[14][11] , 
         \Controller_inst.temp_array[14][12] , 
         \Controller_inst.temp_buffer[284] , 
         \Controller_inst.temp_buffer[283] , 
         \Controller_inst.temp_array[14][9].sig_052.FeedThruLUT , 
         \Controller_inst.temp_array[14][10].sig_051.FeedThruLUT , 
         \Controller_inst.temp_array[14][9] , 
         \Controller_inst.temp_array[14][10] , 
         \Controller_inst.temp_buffer[282] , 
         \Controller_inst.temp_buffer[281] , 
         \Controller_inst.temp_array[14][7].sig_054.FeedThruLUT , 
         \Controller_inst.temp_array[14][8].sig_053.FeedThruLUT , 
         \Controller_inst.temp_array[14][7] , 
         \Controller_inst.temp_array[14][8] , 
         \Controller_inst.temp_buffer[280] , 
         \Controller_inst.temp_buffer[279] , 
         \Controller_inst.temp_array[14][5].sig_056.FeedThruLUT , 
         \Controller_inst.temp_array[14][6].sig_055.FeedThruLUT , 
         \Controller_inst.temp_array[14][5] , 
         \Controller_inst.temp_array[14][6] , 
         \Controller_inst.temp_buffer[278] , 
         \Controller_inst.temp_buffer[277] , 
         \Controller_inst.temp_array[14][3].sig_058.FeedThruLUT , 
         \Controller_inst.temp_array[14][4].sig_057.FeedThruLUT , 
         \Controller_inst.temp_array[14][3] , 
         \Controller_inst.temp_array[14][4] , 
         \Controller_inst.temp_buffer[276] , 
         \Controller_inst.temp_buffer[275] , 
         \Controller_inst.temp_array[14][1].sig_060.FeedThruLUT , 
         \Controller_inst.temp_array[14][2].sig_059.FeedThruLUT , 
         \Controller_inst.temp_array[14][1] , 
         \Controller_inst.temp_array[14][2] , 
         \Controller_inst.temp_buffer[274] , 
         \Controller_inst.temp_buffer[273] , 
         \Controller_inst.temp_array[15][15].sig_062.FeedThruLUT , 
         \Controller_inst.temp_array[14][0].sig_061.FeedThruLUT , 
         \Controller_inst.temp_array[15][15] , 
         \Controller_inst.temp_array[14][0] , 
         \Controller_inst.temp_buffer[272] , 
         \Controller_inst.temp_buffer[271] , 
         \Controller_inst.temp_array[15][13].sig_065.FeedThruLUT , 
         \Controller_inst.temp_array[15][14].sig_063.FeedThruLUT , 
         \Controller_inst.temp_array[15][13] , 
         \Controller_inst.temp_array[15][14] , 
         \Controller_inst.temp_buffer[270] , 
         \Controller_inst.temp_buffer[269] , 
         \Controller_inst.temp_array[15][12].sig_066.FeedThruLUT , 
         \Controller_inst.temp_array[15][12] , 
         \Controller_inst.temp_buffer[268] , 
         \Controller_inst.temp_array[15][11].sig_067.FeedThruLUT , 
         \Controller_inst.temp_array[15][11] , 
         \Controller_inst.temp_buffer[267] , 
         \Controller_inst.temp_array[15][9].sig_070.FeedThruLUT , 
         \Controller_inst.temp_array[15][10].sig_068.FeedThruLUT , 
         \Controller_inst.temp_array[15][9] , 
         \Controller_inst.temp_array[15][10] , 
         \Controller_inst.temp_buffer[266] , 
         \Controller_inst.temp_buffer[265] , 
         \Controller_inst.int_FIFO_Q[15].sig_069.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15] , \Controller_inst.temp_array[5][15] , 
         \Controller_inst.int_FIFO_Q[1].sig_1338.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_071.FeedThruLUT , 
         \Controller_inst.n10127 , \Controller_inst.temp_array[2][0] , 
         \Controller_inst.temp_array[2][1] , 
         \Controller_inst.temp_array[15][7].sig_074.FeedThruLUT , 
         \Controller_inst.temp_array[15][8].sig_072.FeedThruLUT , 
         \Controller_inst.temp_array[15][7] , 
         \Controller_inst.temp_array[15][8] , 
         \Controller_inst.temp_buffer[264] , 
         \Controller_inst.temp_buffer[263] , 
         \Controller_inst.int_FIFO_Q[0].sig_078.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[1].sig_073.FeedThruLUT , 
         \Controller_inst.n10175 , \Controller_inst.temp_array[6][1] , 
         \Controller_inst.temp_array[6][0] , 
         \Controller_inst.int_FIFO_Q[1].sig_1307.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_075.FeedThruLUT , 
         \Controller_inst.n10133 , \Controller_inst.temp_array[3][0] , 
         \Controller_inst.temp_array[3][1] , 
         \Controller_inst.int_FIFO_Q[0].sig_076.FeedThruLUT , 
         \Controller_inst.n10141 , \Controller_inst.temp_array[4][0] , 
         \Controller_inst.int_FIFO_Q[1].sig_273.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_077.FeedThruLUT , 
         \Controller_inst.temp_array[5][0] , 
         \Controller_inst.temp_array[5][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_360.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_079.FeedThruLUT , 
         \Controller_inst.n10185 , \Controller_inst.temp_array[7][0] , 
         \Controller_inst.temp_array[7][1] , 
         \Controller_inst.int_FIFO_Q[15].sig_423.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_080.FeedThruLUT , 
         \Controller_inst.n10111 , \Controller_inst.temp_array[8][0] , 
         \Controller_inst.temp_array[8][15] , 
         \Controller_inst.int_FIFO_Q[1].sig_424.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_081.FeedThruLUT , 
         \Controller_inst.n10117 , \Controller_inst.temp_array[9][0] , 
         \Controller_inst.temp_array[9][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1318.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_082.FeedThruLUT , 
         \Controller_inst.n10121 , \Controller_inst.temp_array[10][0] , 
         \Controller_inst.temp_array[10][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1292.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_083.FeedThruLUT , 
         \Controller_inst.n10123 , 
         \Controller_inst.int_FIFO_Q[1].sig_1272.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_084.FeedThruLUT , 
         \Controller_inst.n10129 , 
         \Controller_inst.int_FIFO_Q[1].sig_1257.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_085.FeedThruLUT , 
         \Controller_inst.n10131 , 
         \Controller_inst.int_FIFO_Q[1].sig_1242.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_086.FeedThruLUT , 
         \Controller_inst.n10143 , 
         \Controller_inst.int_FIFO_Q[1].sig_1227.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_087.FeedThruLUT , 
         \Controller_inst.n10149 , \Controller_inst.temp_array[15][0] , 
         \Controller_inst.temp_array[15][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1212.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_088.FeedThruLUT , 
         \Controller_inst.n10159 , \Controller_inst.temp_array[16][0] , 
         \Controller_inst.temp_array[16][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1196.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_089.FeedThruLUT , 
         \Controller_inst.n10165 , \Controller_inst.temp_array[17][0] , 
         \Controller_inst.temp_array[17][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1178.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_090.FeedThruLUT , 
         \Controller_inst.n10171 , \Controller_inst.temp_array[18][0] , 
         \Controller_inst.temp_array[18][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1163.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_091.FeedThruLUT , 
         \Controller_inst.n10181 , \Controller_inst.temp_array[19][0] , 
         \Controller_inst.temp_array[19][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1148.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_092.FeedThruLUT , 
         \Controller_inst.n10187 , \Controller_inst.temp_array[20][0] , 
         \Controller_inst.temp_array[20][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1133.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_093.FeedThruLUT , 
         \Controller_inst.n10189 , \Controller_inst.temp_array[21][0] , 
         \Controller_inst.temp_array[21][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1118.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_094.FeedThruLUT , 
         \Controller_inst.n10191 , \Controller_inst.temp_array[22][0] , 
         \Controller_inst.temp_array[22][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1103.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_095.FeedThruLUT , 
         \Controller_inst.n10193 , \Controller_inst.temp_array[23][0] , 
         \Controller_inst.temp_array[23][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1088.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_096.FeedThruLUT , 
         \Controller_inst.n10195 , \Controller_inst.temp_array[24][0] , 
         \Controller_inst.temp_array[24][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1073.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_097.FeedThruLUT , 
         \Controller_inst.n10065 , \Controller_inst.temp_array[25][0] , 
         \Controller_inst.temp_array[25][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1058.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_098.FeedThruLUT , 
         \Controller_inst.n10073 , \Controller_inst.temp_array[26][0] , 
         \Controller_inst.temp_array[26][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1043.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_099.FeedThruLUT , 
         \Controller_inst.n10079 , \Controller_inst.temp_array[27][0] , 
         \Controller_inst.temp_array[27][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1028.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_100.FeedThruLUT , 
         \Controller_inst.n10085 , \Controller_inst.temp_array[28][0] , 
         \Controller_inst.temp_array[28][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1013.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_101.FeedThruLUT , 
         \Controller_inst.n10091 , \Controller_inst.temp_array[29][0] , 
         \Controller_inst.temp_array[29][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_998.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_102.FeedThruLUT , 
         \Controller_inst.n10095 , \Controller_inst.temp_array[30][0] , 
         \Controller_inst.temp_array[30][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_983.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_103.FeedThruLUT , 
         \Controller_inst.n10101 , \Controller_inst.temp_array[31][0] , 
         \Controller_inst.temp_array[31][1] , 
         \Controller_inst.temp_buffer[0].sig_104.FeedThruLUT , 
         \Controller_inst.temp_buffer[0] , \Controller_inst.n10135 , 
         \Controller_inst.int_STM32_TX_Byte[0] , 
         \Controller_inst.temp_array[15][3].sig_109.FeedThruLUT , 
         \Controller_inst.temp_array[15][6].sig_105.FeedThruLUT , 
         \Controller_inst.temp_array[15][3] , 
         \Controller_inst.temp_array[15][6] , 
         \Controller_inst.temp_buffer[262] , 
         \Controller_inst.temp_buffer[259] , 
         \Controller_inst.int_FIFO_Q[4].sig_106.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4] , \Controller_inst.temp_array[5][4] , 
         \Controller_inst.temp_array[15][4].sig_108.FeedThruLUT , 
         \Controller_inst.temp_array[15][5].sig_107.FeedThruLUT , 
         \Controller_inst.temp_array[15][4] , 
         \Controller_inst.temp_array[15][5] , 
         \Controller_inst.temp_buffer[261] , 
         \Controller_inst.temp_buffer[260] , 
         \Controller_inst.temp_array[15][1].sig_111.FeedThruLUT , 
         \Controller_inst.temp_array[15][2].sig_110.FeedThruLUT , 
         \Controller_inst.temp_array[15][2] , 
         \Controller_inst.temp_buffer[258] , 
         \Controller_inst.temp_buffer[257] , 
         \Controller_inst.int_FIFO_Q[3].sig_114.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_112.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3] , \Controller_inst.int_FIFO_Q[2] , 
         \Controller_inst.temp_array[6][2] , 
         \Controller_inst.temp_array[6][3] , 
         \Controller_inst.temp_array[16][15].sig_115.FeedThruLUT , 
         \Controller_inst.temp_array[15][0].sig_113.FeedThruLUT , 
         \Controller_inst.temp_array[16][15] , 
         \Controller_inst.temp_buffer[256] , 
         \Controller_inst.temp_buffer[255] , 
         \Controller_inst.temp_array[16][13].sig_117.FeedThruLUT , 
         \Controller_inst.temp_array[16][14].sig_116.FeedThruLUT , 
         \Controller_inst.temp_array[16][13] , 
         \Controller_inst.temp_array[16][14] , 
         \Controller_inst.temp_buffer[254] , 
         \Controller_inst.temp_buffer[253] , 
         \Controller_inst.int_FIFO_Q[2].sig_182.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_118.FeedThruLUT , 
         \Controller_inst.temp_array[5][3] , 
         \Controller_inst.temp_array[5][2] , 
         \Controller_inst.temp_array[16][11].sig_120.FeedThruLUT , 
         \Controller_inst.temp_array[16][12].sig_119.FeedThruLUT , 
         \Controller_inst.temp_array[16][11] , 
         \Controller_inst.temp_array[16][12] , 
         \Controller_inst.temp_buffer[252] , 
         \Controller_inst.temp_buffer[251] , 
         \Controller_inst.temp_array[16][9].sig_122.FeedThruLUT , 
         \Controller_inst.temp_array[16][10].sig_121.FeedThruLUT , 
         \Controller_inst.temp_array[16][9] , 
         \Controller_inst.temp_array[16][10] , 
         \Controller_inst.temp_buffer[250] , 
         \Controller_inst.temp_buffer[249] , 
         \Controller_inst.temp_array[16][7].sig_124.FeedThruLUT , 
         \Controller_inst.temp_array[16][8].sig_123.FeedThruLUT , 
         \Controller_inst.temp_array[16][7] , 
         \Controller_inst.temp_array[16][8] , 
         \Controller_inst.temp_buffer[248] , 
         \Controller_inst.temp_buffer[247] , 
         \Controller_inst.temp_array[16][5].sig_127.FeedThruLUT , 
         \Controller_inst.temp_array[16][6].sig_125.FeedThruLUT , 
         \Controller_inst.temp_array[16][5] , 
         \Controller_inst.temp_array[16][6] , 
         \Controller_inst.temp_buffer[246] , 
         \Controller_inst.temp_buffer[245] , 
         \Controller_inst.int_FIFO_Q[4].sig_126.FeedThruLUT , 
         \Controller_inst.temp_array[6][4] , 
         \Controller_inst.n33_2[1].sig_396.FeedThruLUT , 
         \Controller_inst.n33_2[0].sig_2174.FeedThruLUT , 
         \Controller_inst.n10125 , 
         \Controller_inst.temp_array[16][4].sig_128.FeedThruLUT , 
         \Controller_inst.temp_array[16][4] , 
         \Controller_inst.temp_buffer[244] , 
         \Controller_inst.temp_array[16][2].sig_131.FeedThruLUT , 
         \Controller_inst.temp_array[16][3].sig_129.FeedThruLUT , 
         \Controller_inst.temp_array[16][2] , 
         \Controller_inst.temp_array[16][3] , 
         \Controller_inst.temp_buffer[243] , 
         \Controller_inst.temp_buffer[242] , 
         \Controller_inst.temp_array[31][0].sig_130.FeedThruLUT , 
         \Controller_inst.temp_array[16][1].sig_132.FeedThruLUT , 
         \Controller_inst.temp_buffer[241] , 
         \Controller_inst.temp_array[17][15].sig_134.FeedThruLUT , 
         \Controller_inst.temp_array[16][0].sig_133.FeedThruLUT , 
         \Controller_inst.temp_array[17][15] , 
         \Controller_inst.temp_buffer[240] , 
         \Controller_inst.temp_buffer[239] , 
         \Controller_inst.temp_array[17][13].sig_137.FeedThruLUT , 
         \Controller_inst.temp_array[17][14].sig_135.FeedThruLUT , 
         \Controller_inst.temp_array[17][13] , 
         \Controller_inst.temp_array[17][14] , 
         \Controller_inst.temp_buffer[238] , 
         \Controller_inst.temp_buffer[237] , 
         \Controller_inst.alt_counter[0].sig_392.FeedThruLUT , 
         \Controller_inst.alt_counter[0].sig_136.FeedThruLUT , 
         \Controller_inst.alt_counter[0] , \Controller_inst.n13613 , 
         \channel_array[32][8] , \channel_array[0][12] , 
         \Controller_inst.temp_array[17][11].sig_139.FeedThruLUT , 
         \Controller_inst.temp_array[17][12].sig_138.FeedThruLUT , 
         \Controller_inst.temp_array[17][11] , 
         \Controller_inst.temp_array[17][12] , 
         \Controller_inst.temp_buffer[236] , 
         \Controller_inst.temp_buffer[235] , 
         \Controller_inst.temp_array[17][9].sig_141.FeedThruLUT , 
         \Controller_inst.temp_array[17][10].sig_140.FeedThruLUT , 
         \Controller_inst.temp_array[17][9] , 
         \Controller_inst.temp_array[17][10] , 
         \Controller_inst.temp_buffer[234] , 
         \Controller_inst.temp_buffer[233] , 
         \Controller_inst.temp_array[17][8].sig_142.FeedThruLUT , 
         \Controller_inst.temp_array[17][8] , 
         \Controller_inst.temp_buffer[232] , 
         \Controller_inst.temp_array[17][6].sig_144.FeedThruLUT , 
         \Controller_inst.temp_array[17][7].sig_143.FeedThruLUT , 
         \Controller_inst.temp_array[17][6] , 
         \Controller_inst.temp_array[17][7] , 
         \Controller_inst.temp_buffer[231] , 
         \Controller_inst.temp_buffer[230] , 
         \Controller_inst.temp_array[17][5].sig_145.FeedThruLUT , 
         \Controller_inst.temp_array[17][5] , 
         \Controller_inst.temp_buffer[229] , 
         \Controller_inst.temp_array[17][4].sig_146.FeedThruLUT , 
         \Controller_inst.temp_array[17][4] , 
         \Controller_inst.temp_buffer[228] , 
         \Controller_inst.temp_array[17][3].sig_147.FeedThruLUT , 
         \Controller_inst.temp_array[17][3] , 
         \Controller_inst.temp_buffer[227] , 
         \Controller_inst.temp_array[17][2].sig_148.FeedThruLUT , 
         \Controller_inst.temp_array[17][2] , 
         \Controller_inst.temp_buffer[226] , 
         \Controller_inst.temp_array[17][0].sig_151.FeedThruLUT , 
         \Controller_inst.temp_array[17][1].sig_149.FeedThruLUT , 
         \Controller_inst.temp_buffer[225] , 
         \Controller_inst.temp_buffer[224] , 
         \Controller_inst.int_FIFO_Q[6].sig_292.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_150.FeedThruLUT , 
         \Controller_inst.temp_array[6][5] , 
         \Controller_inst.temp_array[6][6] , 
         \Controller_inst.temp_array[18][15].sig_152.FeedThruLUT , 
         \Controller_inst.temp_array[18][15] , 
         \Controller_inst.temp_buffer[223] , 
         \Controller_inst.temp_array[18][14].sig_153.FeedThruLUT , 
         \Controller_inst.temp_array[18][14] , 
         \Controller_inst.temp_buffer[222] , 
         \Controller_inst.temp_array[18][12].sig_155.FeedThruLUT , 
         \Controller_inst.temp_array[18][13].sig_154.FeedThruLUT , 
         \Controller_inst.temp_array[18][12] , 
         \Controller_inst.temp_array[18][13] , 
         \Controller_inst.temp_buffer[221] , 
         \Controller_inst.temp_buffer[220] , 
         \Controller_inst.temp_array[18][10].sig_157.FeedThruLUT , 
         \Controller_inst.temp_array[18][11].sig_156.FeedThruLUT , 
         \Controller_inst.temp_array[18][10] , 
         \Controller_inst.temp_array[18][11] , 
         \Controller_inst.temp_buffer[219] , 
         \Controller_inst.temp_buffer[218] , \Controller_inst.n20701 , 
         \Controller_inst.n5_adj_2625 , rhd_done_config, n4, 
         \Controller_inst.int_RHD_TX_Byte[0] , 
         \Controller_inst.temp_array[18][8].sig_159.FeedThruLUT , 
         \Controller_inst.temp_array[18][9].sig_158.FeedThruLUT , 
         \Controller_inst.temp_array[18][8] , 
         \Controller_inst.temp_array[18][9] , 
         \Controller_inst.temp_buffer[217] , 
         \Controller_inst.temp_buffer[216] , 
         \Controller_inst.temp_array[18][7].sig_160.FeedThruLUT , 
         \Controller_inst.temp_array[18][7] , 
         \Controller_inst.temp_buffer[215] , 
         \Controller_inst.temp_array[18][5].sig_162.FeedThruLUT , 
         \Controller_inst.temp_array[18][6].sig_161.FeedThruLUT , 
         \Controller_inst.temp_array[18][5] , 
         \Controller_inst.temp_array[18][6] , 
         \Controller_inst.temp_buffer[214] , 
         \Controller_inst.temp_buffer[213] , 
         \Controller_inst.temp_array[18][3].sig_164.FeedThruLUT , 
         \Controller_inst.temp_array[18][4].sig_163.FeedThruLUT , 
         \Controller_inst.temp_array[18][3] , 
         \Controller_inst.temp_array[18][4] , 
         \Controller_inst.temp_buffer[212] , 
         \Controller_inst.temp_buffer[211] , 
         \Controller_inst.temp_array[18][1].sig_166.FeedThruLUT , 
         \Controller_inst.temp_array[18][2].sig_165.FeedThruLUT , 
         \Controller_inst.temp_array[18][2] , 
         \Controller_inst.temp_buffer[210] , 
         \Controller_inst.temp_buffer[209] , 
         \Controller_inst.temp_array[19][15].sig_168.FeedThruLUT , 
         \Controller_inst.temp_array[18][0].sig_167.FeedThruLUT , 
         \Controller_inst.temp_array[19][15] , 
         \Controller_inst.temp_buffer[208] , 
         \Controller_inst.temp_buffer[207] , 
         \Controller_inst.temp_array[19][13].sig_170.FeedThruLUT , 
         \Controller_inst.temp_array[19][14].sig_169.FeedThruLUT , 
         \Controller_inst.temp_array[19][13] , 
         \Controller_inst.temp_array[19][14] , 
         \Controller_inst.temp_buffer[206] , 
         \Controller_inst.temp_buffer[205] , 
         \Controller_inst.temp_array[19][11].sig_172.FeedThruLUT , 
         \Controller_inst.temp_array[19][12].sig_171.FeedThruLUT , 
         \Controller_inst.temp_array[19][11] , 
         \Controller_inst.temp_array[19][12] , 
         \Controller_inst.temp_buffer[204] , 
         \Controller_inst.temp_buffer[203] , 
         \Controller_inst.temp_array[19][9].sig_174.FeedThruLUT , 
         \Controller_inst.temp_array[19][10].sig_173.FeedThruLUT , 
         \Controller_inst.temp_array[19][9] , 
         \Controller_inst.temp_array[19][10] , 
         \Controller_inst.temp_buffer[202] , 
         \Controller_inst.temp_buffer[201] , 
         \Controller_inst.temp_array[19][7].sig_176.FeedThruLUT , 
         \Controller_inst.temp_array[19][8].sig_175.FeedThruLUT , 
         \Controller_inst.temp_array[19][7] , 
         \Controller_inst.temp_array[19][8] , 
         \Controller_inst.temp_buffer[200] , 
         \Controller_inst.temp_buffer[199] , 
         \Controller_inst.temp_array[19][5].sig_178.FeedThruLUT , 
         \Controller_inst.temp_array[19][6].sig_177.FeedThruLUT , 
         \Controller_inst.temp_array[19][5] , 
         \Controller_inst.temp_array[19][6] , 
         \Controller_inst.temp_buffer[198] , 
         \Controller_inst.temp_buffer[197] , 
         \Controller_inst.temp_array[19][3].sig_180.FeedThruLUT , 
         \Controller_inst.temp_array[19][4].sig_179.FeedThruLUT , 
         \Controller_inst.temp_array[19][3] , 
         \Controller_inst.temp_array[19][4] , 
         \Controller_inst.temp_buffer[196] , 
         \Controller_inst.temp_buffer[195] , 
         \Controller_inst.temp_array[19][1].sig_183.FeedThruLUT , 
         \Controller_inst.temp_array[19][2].sig_181.FeedThruLUT , 
         \Controller_inst.temp_array[19][2] , 
         \Controller_inst.temp_buffer[194] , 
         \Controller_inst.temp_buffer[193] , 
         \Controller_inst.temp_array[20][15].sig_185.FeedThruLUT , 
         \Controller_inst.temp_array[19][0].sig_184.FeedThruLUT , 
         \Controller_inst.temp_array[20][15] , 
         \Controller_inst.temp_buffer[192] , 
         \Controller_inst.temp_buffer[191] , 
         \Controller_inst.temp_array[20][13].sig_187.FeedThruLUT , 
         \Controller_inst.temp_array[20][14].sig_186.FeedThruLUT , 
         \Controller_inst.temp_array[20][13] , 
         \Controller_inst.temp_array[20][14] , 
         \Controller_inst.temp_buffer[190] , 
         \Controller_inst.temp_buffer[189] , 
         \Controller_inst.temp_array[20][11].sig_189.FeedThruLUT , 
         \Controller_inst.temp_array[20][12].sig_188.FeedThruLUT , 
         \Controller_inst.temp_array[20][11] , 
         \Controller_inst.temp_array[20][12] , 
         \Controller_inst.temp_buffer[188] , 
         \Controller_inst.temp_buffer[187] , 
         \Controller_inst.temp_array[20][9].sig_191.FeedThruLUT , 
         \Controller_inst.temp_array[20][10].sig_190.FeedThruLUT , 
         \Controller_inst.temp_array[20][9] , 
         \Controller_inst.temp_array[20][10] , 
         \Controller_inst.temp_buffer[186] , 
         \Controller_inst.temp_buffer[185] , 
         \Controller_inst.temp_array[20][7].sig_193.FeedThruLUT , 
         \Controller_inst.temp_array[20][8].sig_192.FeedThruLUT , 
         \Controller_inst.temp_array[20][7] , 
         \Controller_inst.temp_array[20][8] , 
         \Controller_inst.temp_buffer[184] , 
         \Controller_inst.temp_buffer[183] , 
         \Controller_inst.temp_array[20][5].sig_195.FeedThruLUT , 
         \Controller_inst.temp_array[20][6].sig_194.FeedThruLUT , 
         \Controller_inst.temp_array[20][5] , 
         \Controller_inst.temp_array[20][6] , 
         \Controller_inst.temp_buffer[182] , 
         \Controller_inst.temp_buffer[181] , 
         \Controller_inst.temp_array[20][3].sig_197.FeedThruLUT , 
         \Controller_inst.temp_array[20][4].sig_196.FeedThruLUT , 
         \Controller_inst.temp_array[20][3] , 
         \Controller_inst.temp_array[20][4] , 
         \Controller_inst.temp_buffer[180] , 
         \Controller_inst.temp_buffer[179] , 
         \Controller_inst.temp_array[20][1].sig_199.FeedThruLUT , 
         \Controller_inst.temp_array[20][2].sig_198.FeedThruLUT , 
         \Controller_inst.temp_array[20][2] , 
         \Controller_inst.temp_buffer[178] , 
         \Controller_inst.temp_buffer[177] , 
         \Controller_inst.temp_array[21][15].sig_201.FeedThruLUT , 
         \Controller_inst.temp_array[20][0].sig_200.FeedThruLUT , 
         \Controller_inst.temp_array[21][15] , 
         \Controller_inst.temp_buffer[176] , 
         \Controller_inst.temp_buffer[175] , 
         \Controller_inst.temp_array[21][13].sig_203.FeedThruLUT , 
         \Controller_inst.temp_array[21][14].sig_202.FeedThruLUT , 
         \Controller_inst.temp_array[21][13] , 
         \Controller_inst.temp_array[21][14] , 
         \Controller_inst.temp_buffer[174] , 
         \Controller_inst.temp_buffer[173] , 
         \Controller_inst.temp_array[21][11].sig_205.FeedThruLUT , 
         \Controller_inst.temp_array[21][12].sig_204.FeedThruLUT , 
         \Controller_inst.temp_array[21][11] , 
         \Controller_inst.temp_array[21][12] , 
         \Controller_inst.temp_buffer[172] , 
         \Controller_inst.temp_buffer[171] , 
         \Controller_inst.temp_array[21][9].sig_207.FeedThruLUT , 
         \Controller_inst.temp_array[21][10].sig_206.FeedThruLUT , 
         \Controller_inst.temp_array[21][9] , 
         \Controller_inst.temp_array[21][10] , 
         \Controller_inst.temp_buffer[170] , 
         \Controller_inst.temp_buffer[169] , 
         \Controller_inst.temp_array[21][7].sig_209.FeedThruLUT , 
         \Controller_inst.temp_array[21][8].sig_208.FeedThruLUT , 
         \Controller_inst.temp_array[21][7] , 
         \Controller_inst.temp_array[21][8] , 
         \Controller_inst.temp_buffer[168] , 
         \Controller_inst.temp_buffer[167] , 
         \Controller_inst.temp_array[21][5].sig_211.FeedThruLUT , 
         \Controller_inst.temp_array[21][6].sig_210.FeedThruLUT , 
         \Controller_inst.temp_array[21][5] , 
         \Controller_inst.temp_array[21][6] , 
         \Controller_inst.temp_buffer[166] , 
         \Controller_inst.temp_buffer[165] , 
         \Controller_inst.temp_array[21][3].sig_213.FeedThruLUT , 
         \Controller_inst.temp_array[21][4].sig_212.FeedThruLUT , 
         \Controller_inst.temp_array[21][3] , 
         \Controller_inst.temp_array[21][4] , 
         \Controller_inst.temp_buffer[164] , 
         \Controller_inst.temp_buffer[163] , 
         \Controller_inst.temp_array[21][1].sig_215.FeedThruLUT , 
         \Controller_inst.temp_array[21][2].sig_214.FeedThruLUT , 
         \Controller_inst.temp_array[21][2] , 
         \Controller_inst.temp_buffer[162] , 
         \Controller_inst.temp_buffer[161] , 
         \Controller_inst.temp_array[22][15].sig_217.FeedThruLUT , 
         \Controller_inst.temp_array[21][0].sig_216.FeedThruLUT , 
         \Controller_inst.temp_array[22][15] , 
         \Controller_inst.temp_buffer[160] , 
         \Controller_inst.temp_buffer[159] , 
         \Controller_inst.temp_array[22][13].sig_219.FeedThruLUT , 
         \Controller_inst.temp_array[22][14].sig_218.FeedThruLUT , 
         \Controller_inst.temp_array[22][13] , 
         \Controller_inst.temp_array[22][14] , 
         \Controller_inst.temp_buffer[158] , 
         \Controller_inst.temp_buffer[157] , 
         \Controller_inst.temp_array[22][11].sig_221.FeedThruLUT , 
         \Controller_inst.temp_array[22][12].sig_220.FeedThruLUT , 
         \Controller_inst.temp_array[22][11] , 
         \Controller_inst.temp_array[22][12] , 
         \Controller_inst.temp_buffer[156] , 
         \Controller_inst.temp_buffer[155] , 
         \Controller_inst.temp_array[22][9].sig_223.FeedThruLUT , 
         \Controller_inst.temp_array[22][10].sig_222.FeedThruLUT , 
         \Controller_inst.temp_array[22][9] , 
         \Controller_inst.temp_array[22][10] , 
         \Controller_inst.temp_buffer[154] , 
         \Controller_inst.temp_buffer[153] , 
         \Controller_inst.temp_array[22][7].sig_225.FeedThruLUT , 
         \Controller_inst.temp_array[22][8].sig_224.FeedThruLUT , 
         \Controller_inst.temp_array[22][7] , 
         \Controller_inst.temp_array[22][8] , 
         \Controller_inst.temp_buffer[152] , 
         \Controller_inst.temp_buffer[151] , 
         \Controller_inst.temp_array[22][5].sig_227.FeedThruLUT , 
         \Controller_inst.temp_array[22][6].sig_226.FeedThruLUT , 
         \Controller_inst.temp_array[22][5] , 
         \Controller_inst.temp_array[22][6] , 
         \Controller_inst.temp_buffer[150] , 
         \Controller_inst.temp_buffer[149] , 
         \Controller_inst.temp_array[22][3].sig_229.FeedThruLUT , 
         \Controller_inst.temp_array[22][4].sig_228.FeedThruLUT , 
         \Controller_inst.temp_array[22][3] , 
         \Controller_inst.temp_array[22][4] , 
         \Controller_inst.temp_buffer[148] , 
         \Controller_inst.temp_buffer[147] , 
         \Controller_inst.temp_array[22][1].sig_231.FeedThruLUT , 
         \Controller_inst.temp_array[22][2].sig_230.FeedThruLUT , 
         \Controller_inst.temp_array[22][2] , 
         \Controller_inst.temp_buffer[146] , 
         \Controller_inst.temp_buffer[145] , 
         \Controller_inst.temp_array[23][15].sig_233.FeedThruLUT , 
         \Controller_inst.temp_array[22][0].sig_232.FeedThruLUT , 
         \Controller_inst.temp_array[23][15] , 
         \Controller_inst.temp_buffer[144] , 
         \Controller_inst.temp_buffer[143] , 
         \Controller_inst.temp_array[23][13].sig_235.FeedThruLUT , 
         \Controller_inst.temp_array[23][14].sig_234.FeedThruLUT , 
         \Controller_inst.temp_array[23][13] , 
         \Controller_inst.temp_array[23][14] , 
         \Controller_inst.temp_buffer[142] , 
         \Controller_inst.temp_buffer[141] , 
         \Controller_inst.temp_array[23][11].sig_237.FeedThruLUT , 
         \Controller_inst.temp_array[23][12].sig_236.FeedThruLUT , 
         \Controller_inst.temp_array[23][11] , 
         \Controller_inst.temp_array[23][12] , 
         \Controller_inst.temp_buffer[140] , 
         \Controller_inst.temp_buffer[139] , 
         \Controller_inst.temp_array[23][9].sig_239.FeedThruLUT , 
         \Controller_inst.temp_array[23][10].sig_238.FeedThruLUT , 
         \Controller_inst.temp_array[23][9] , 
         \Controller_inst.temp_array[23][10] , 
         \Controller_inst.temp_buffer[138] , 
         \Controller_inst.temp_buffer[137] , 
         \Controller_inst.temp_array[23][7].sig_241.FeedThruLUT , 
         \Controller_inst.temp_array[23][8].sig_240.FeedThruLUT , 
         \Controller_inst.temp_array[23][7] , 
         \Controller_inst.temp_array[23][8] , 
         \Controller_inst.temp_buffer[136] , 
         \Controller_inst.temp_buffer[135] , 
         \Controller_inst.temp_array[23][5].sig_243.FeedThruLUT , 
         \Controller_inst.temp_array[23][6].sig_242.FeedThruLUT , 
         \Controller_inst.temp_array[23][5] , 
         \Controller_inst.temp_array[23][6] , 
         \Controller_inst.temp_buffer[134] , 
         \Controller_inst.temp_buffer[133] , 
         \Controller_inst.temp_array[23][3].sig_245.FeedThruLUT , 
         \Controller_inst.temp_array[23][4].sig_244.FeedThruLUT , 
         \Controller_inst.temp_array[23][3] , 
         \Controller_inst.temp_array[23][4] , 
         \Controller_inst.temp_buffer[132] , 
         \Controller_inst.temp_buffer[131] , 
         \Controller_inst.temp_array[23][1].sig_247.FeedThruLUT , 
         \Controller_inst.temp_array[23][2].sig_246.FeedThruLUT , 
         \Controller_inst.temp_array[23][2] , 
         \Controller_inst.temp_buffer[130] , 
         \Controller_inst.temp_buffer[129] , 
         \Controller_inst.temp_array[24][15].sig_249.FeedThruLUT , 
         \Controller_inst.temp_array[23][0].sig_248.FeedThruLUT , 
         \Controller_inst.temp_array[24][15] , 
         \Controller_inst.temp_buffer[128] , 
         \Controller_inst.temp_buffer[127] , 
         \Controller_inst.temp_array[24][13].sig_251.FeedThruLUT , 
         \Controller_inst.temp_array[24][14].sig_250.FeedThruLUT , 
         \Controller_inst.temp_array[24][13] , 
         \Controller_inst.temp_array[24][14] , 
         \Controller_inst.temp_buffer[126] , 
         \Controller_inst.temp_buffer[125] , 
         \Controller_inst.temp_array[24][11].sig_253.FeedThruLUT , 
         \Controller_inst.temp_array[24][12].sig_252.FeedThruLUT , 
         \Controller_inst.temp_array[24][11] , 
         \Controller_inst.temp_array[24][12] , 
         \Controller_inst.temp_buffer[124] , 
         \Controller_inst.temp_buffer[123] , \Controller_inst.n14438 , 
         \Controller_inst.n14439 , n21378, 
         \Controller_inst.int_RHD_TX_Byte[6] , 
         \Controller_inst.int_RHD_TX_Byte[7] , 
         \Controller_inst.temp_array[28][4].sig_330.FeedThruLUT , 
         \Controller_inst.temp_array[24][10].sig_254.FeedThruLUT , 
         \Controller_inst.temp_array[28][4] , 
         \Controller_inst.temp_array[24][10] , 
         \Controller_inst.temp_buffer[122] , \Controller_inst.temp_buffer[52] , 
         \Controller_inst.temp_array[24][9].sig_255.FeedThruLUT , 
         \Controller_inst.temp_array[24][9] , 
         \Controller_inst.temp_buffer[121] , 
         \Controller_inst.temp_array[24][7].sig_257.FeedThruLUT , 
         \Controller_inst.temp_array[24][8].sig_256.FeedThruLUT , 
         \Controller_inst.temp_array[24][7] , 
         \Controller_inst.temp_array[24][8] , 
         \Controller_inst.temp_buffer[120] , 
         \Controller_inst.temp_buffer[119] , 
         \Controller_inst.temp_array[24][5].sig_259.FeedThruLUT , 
         \Controller_inst.temp_array[24][6].sig_258.FeedThruLUT , 
         \Controller_inst.temp_array[24][5] , 
         \Controller_inst.temp_array[24][6] , 
         \Controller_inst.temp_buffer[118] , 
         \Controller_inst.temp_buffer[117] , 
         \Controller_inst.temp_array[24][3].sig_261.FeedThruLUT , 
         \Controller_inst.temp_array[24][4].sig_260.FeedThruLUT , 
         \Controller_inst.temp_array[24][3] , 
         \Controller_inst.temp_array[24][4] , 
         \Controller_inst.temp_buffer[116] , 
         \Controller_inst.temp_buffer[115] , 
         \Controller_inst.temp_array[24][1].sig_263.FeedThruLUT , 
         \Controller_inst.temp_array[24][2].sig_262.FeedThruLUT , 
         \Controller_inst.temp_array[24][2] , 
         \Controller_inst.temp_buffer[114] , 
         \Controller_inst.temp_buffer[113] , 
         \Controller_inst.temp_array[25][15].sig_265.FeedThruLUT , 
         \Controller_inst.temp_array[24][0].sig_264.FeedThruLUT , 
         \Controller_inst.temp_array[25][15] , 
         \Controller_inst.temp_buffer[112] , 
         \Controller_inst.temp_buffer[111] , 
         \Controller_inst.temp_array[25][13].sig_267.FeedThruLUT , 
         \Controller_inst.temp_array[25][14].sig_266.FeedThruLUT , 
         \Controller_inst.temp_array[25][13] , 
         \Controller_inst.temp_array[25][14] , 
         \Controller_inst.temp_buffer[110] , 
         \Controller_inst.temp_buffer[109] , 
         \Controller_inst.temp_array[25][11].sig_269.FeedThruLUT , 
         \Controller_inst.temp_array[25][12].sig_268.FeedThruLUT , 
         \Controller_inst.temp_array[25][11] , 
         \Controller_inst.temp_array[25][12] , 
         \Controller_inst.temp_buffer[108] , 
         \Controller_inst.temp_buffer[107] , 
         \Controller_inst.temp_array[25][9].sig_271.FeedThruLUT , 
         \Controller_inst.temp_array[25][10].sig_270.FeedThruLUT , 
         \Controller_inst.temp_array[25][9] , 
         \Controller_inst.temp_array[25][10] , 
         \Controller_inst.temp_buffer[106] , 
         \Controller_inst.temp_buffer[105] , 
         \Controller_inst.temp_array[25][7].sig_274.FeedThruLUT , 
         \Controller_inst.temp_array[25][8].sig_272.FeedThruLUT , 
         \Controller_inst.temp_array[25][7] , 
         \Controller_inst.temp_array[25][8] , 
         \Controller_inst.temp_buffer[104] , 
         \Controller_inst.temp_buffer[103] , 
         \Controller_inst.temp_array[25][5].sig_276.FeedThruLUT , 
         \Controller_inst.temp_array[25][6].sig_275.FeedThruLUT , 
         \Controller_inst.temp_array[25][5] , 
         \Controller_inst.temp_array[25][6] , 
         \Controller_inst.temp_buffer[102] , 
         \Controller_inst.temp_buffer[101] , 
         \Controller_inst.temp_array[25][3].sig_278.FeedThruLUT , 
         \Controller_inst.temp_array[25][4].sig_277.FeedThruLUT , 
         \Controller_inst.temp_array[25][3] , 
         \Controller_inst.temp_array[25][4] , 
         \Controller_inst.temp_buffer[100] , \Controller_inst.temp_buffer[99] , 
         \Controller_inst.temp_array[25][1].sig_280.FeedThruLUT , 
         \Controller_inst.temp_array[25][2].sig_279.FeedThruLUT , 
         \Controller_inst.temp_array[25][2] , 
         \Controller_inst.temp_buffer[98] , \Controller_inst.temp_buffer[97] , 
         \Controller_inst.temp_array[26][15].sig_282.FeedThruLUT , 
         \Controller_inst.temp_array[25][0].sig_281.FeedThruLUT , 
         \Controller_inst.temp_array[26][15] , 
         \Controller_inst.temp_buffer[96] , \Controller_inst.temp_buffer[95] , 
         \Controller_inst.temp_array[26][13].sig_284.FeedThruLUT , 
         \Controller_inst.temp_array[26][14].sig_283.FeedThruLUT , 
         \Controller_inst.temp_array[26][13] , 
         \Controller_inst.temp_array[26][14] , 
         \Controller_inst.temp_buffer[94] , \Controller_inst.temp_buffer[93] , 
         \Controller_inst.temp_array[26][11].sig_286.FeedThruLUT , 
         \Controller_inst.temp_array[26][12].sig_285.FeedThruLUT , 
         \Controller_inst.temp_array[26][11] , 
         \Controller_inst.temp_array[26][12] , 
         \Controller_inst.temp_buffer[92] , \Controller_inst.temp_buffer[91] , 
         \Controller_inst.temp_array[26][9].sig_288.FeedThruLUT , 
         \Controller_inst.temp_array[26][10].sig_287.FeedThruLUT , 
         \Controller_inst.temp_array[26][9] , 
         \Controller_inst.temp_array[26][10] , 
         \Controller_inst.temp_buffer[90] , \Controller_inst.temp_buffer[89] , 
         \Controller_inst.temp_array[26][7].sig_290.FeedThruLUT , 
         \Controller_inst.temp_array[26][8].sig_289.FeedThruLUT , 
         \Controller_inst.temp_array[26][7] , 
         \Controller_inst.temp_array[26][8] , 
         \Controller_inst.temp_buffer[88] , \Controller_inst.temp_buffer[87] , 
         \Controller_inst.temp_array[26][5].sig_293.FeedThruLUT , 
         \Controller_inst.temp_array[26][6].sig_291.FeedThruLUT , 
         \Controller_inst.temp_array[26][5] , 
         \Controller_inst.temp_array[26][6] , 
         \Controller_inst.temp_buffer[86] , \Controller_inst.temp_buffer[85] , 
         \Controller_inst.temp_array[26][3].sig_295.FeedThruLUT , 
         \Controller_inst.temp_array[26][4].sig_294.FeedThruLUT , 
         \Controller_inst.temp_array[26][3] , 
         \Controller_inst.temp_array[26][4] , 
         \Controller_inst.temp_buffer[84] , \Controller_inst.temp_buffer[83] , 
         \Controller_inst.temp_array[26][1].sig_298.FeedThruLUT , 
         \Controller_inst.temp_array[26][2].sig_296.FeedThruLUT , 
         \Controller_inst.temp_array[26][2] , 
         \Controller_inst.temp_buffer[82] , \Controller_inst.temp_buffer[81] , 
         \Controller_inst.int_FIFO_Q[8].sig_305.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_297.FeedThruLUT , 
         \Controller_inst.temp_array[6][7] , 
         \Controller_inst.temp_array[6][8] , 
         \Controller_inst.temp_array[27][15].sig_300.FeedThruLUT , 
         \Controller_inst.temp_array[26][0].sig_299.FeedThruLUT , 
         \Controller_inst.temp_array[27][15] , 
         \Controller_inst.temp_buffer[80] , \Controller_inst.temp_buffer[79] , 
         \Controller_inst.temp_array[27][13].sig_302.FeedThruLUT , 
         \Controller_inst.temp_array[27][14].sig_301.FeedThruLUT , 
         \Controller_inst.temp_array[27][13] , 
         \Controller_inst.temp_array[27][14] , 
         \Controller_inst.temp_buffer[78] , \Controller_inst.temp_buffer[77] , 
         \Controller_inst.temp_array[27][11].sig_304.FeedThruLUT , 
         \Controller_inst.temp_array[27][12].sig_303.FeedThruLUT , 
         \Controller_inst.temp_array[27][11] , 
         \Controller_inst.temp_array[27][12] , 
         \Controller_inst.temp_buffer[76] , \Controller_inst.temp_buffer[75] , 
         \Controller_inst.temp_array[27][9].sig_307.FeedThruLUT , 
         \Controller_inst.temp_array[27][10].sig_306.FeedThruLUT , 
         \Controller_inst.temp_array[27][9] , 
         \Controller_inst.temp_array[27][10] , 
         \Controller_inst.temp_buffer[74] , \Controller_inst.temp_buffer[73] , 
         \Controller_inst.int_FIFO_Q[10].sig_316.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_308.FeedThruLUT , 
         \Controller_inst.temp_array[6][9] , 
         \Controller_inst.temp_array[6][10] , 
         \Controller_inst.temp_array[27][7].sig_310.FeedThruLUT , 
         \Controller_inst.temp_array[27][8].sig_309.FeedThruLUT , 
         \Controller_inst.temp_array[27][7] , 
         \Controller_inst.temp_array[27][8] , 
         \Controller_inst.temp_buffer[72] , \Controller_inst.temp_buffer[71] , 
         \Controller_inst.temp_array[27][5].sig_312.FeedThruLUT , 
         \Controller_inst.temp_array[27][6].sig_311.FeedThruLUT , 
         \Controller_inst.temp_array[27][5] , 
         \Controller_inst.temp_array[27][6] , 
         \Controller_inst.temp_buffer[70] , \Controller_inst.temp_buffer[69] , 
         \Controller_inst.temp_array[27][3].sig_314.FeedThruLUT , 
         \Controller_inst.temp_array[27][4].sig_313.FeedThruLUT , 
         \Controller_inst.temp_array[27][3] , 
         \Controller_inst.temp_array[27][4] , 
         \Controller_inst.temp_buffer[68] , \Controller_inst.temp_buffer[67] , 
         \Controller_inst.temp_array[27][1].sig_317.FeedThruLUT , 
         \Controller_inst.temp_array[27][2].sig_315.FeedThruLUT , 
         \Controller_inst.temp_array[27][2] , 
         \Controller_inst.temp_buffer[66] , \Controller_inst.temp_buffer[65] , 
         \Controller_inst.temp_array[28][15].sig_319.FeedThruLUT , 
         \Controller_inst.temp_array[27][0].sig_318.FeedThruLUT , 
         \Controller_inst.temp_array[28][15] , 
         \Controller_inst.temp_buffer[64] , \Controller_inst.temp_buffer[63] , 
         \Controller_inst.temp_array[28][13].sig_321.FeedThruLUT , 
         \Controller_inst.temp_array[28][14].sig_320.FeedThruLUT , 
         \Controller_inst.temp_array[28][13] , 
         \Controller_inst.temp_array[28][14] , 
         \Controller_inst.temp_buffer[62] , \Controller_inst.temp_buffer[61] , 
         \Controller_inst.temp_array[28][11].sig_323.FeedThruLUT , 
         \Controller_inst.temp_array[28][12].sig_322.FeedThruLUT , 
         \Controller_inst.temp_array[28][11] , 
         \Controller_inst.temp_array[28][12] , 
         \Controller_inst.temp_buffer[60] , \Controller_inst.temp_buffer[59] , 
         \Controller_inst.temp_array[28][9].sig_325.FeedThruLUT , 
         \Controller_inst.temp_array[28][10].sig_324.FeedThruLUT , 
         \Controller_inst.temp_array[28][9] , 
         \Controller_inst.temp_array[28][10] , 
         \Controller_inst.temp_buffer[58] , \Controller_inst.temp_buffer[57] , 
         \Controller_inst.temp_array[28][7].sig_327.FeedThruLUT , 
         \Controller_inst.temp_array[28][8].sig_326.FeedThruLUT , 
         \Controller_inst.temp_array[28][7] , 
         \Controller_inst.temp_array[28][8] , 
         \Controller_inst.temp_buffer[56] , \Controller_inst.temp_buffer[55] , 
         \Controller_inst.temp_array[28][5].sig_329.FeedThruLUT , 
         \Controller_inst.temp_array[28][6].sig_328.FeedThruLUT , 
         \Controller_inst.temp_array[28][5] , 
         \Controller_inst.temp_array[28][6] , 
         \Controller_inst.temp_buffer[54] , \Controller_inst.temp_buffer[53] , 
         \Controller_inst.temp_array[30][13].sig_358.FeedThruLUT , 
         \Controller_inst.temp_array[28][3].sig_331.FeedThruLUT , 
         \Controller_inst.temp_array[30][13] , 
         \Controller_inst.temp_array[28][3] , 
         \Controller_inst.temp_buffer[51] , \Controller_inst.temp_buffer[29] , 
         \Controller_inst.temp_array[28][1].sig_333.FeedThruLUT , 
         \Controller_inst.temp_array[28][2].sig_332.FeedThruLUT , 
         \Controller_inst.temp_array[28][2] , 
         \Controller_inst.temp_buffer[50] , \Controller_inst.temp_buffer[49] , 
         \Controller_inst.temp_array[29][15].sig_335.FeedThruLUT , 
         \Controller_inst.temp_array[28][0].sig_334.FeedThruLUT , 
         \Controller_inst.temp_array[29][15] , 
         \Controller_inst.temp_buffer[48] , \Controller_inst.temp_buffer[47] , 
         \Controller_inst.temp_array[29][13].sig_337.FeedThruLUT , 
         \Controller_inst.temp_array[29][14].sig_336.FeedThruLUT , 
         \Controller_inst.temp_array[29][13] , 
         \Controller_inst.temp_array[29][14] , 
         \Controller_inst.temp_buffer[46] , \Controller_inst.temp_buffer[45] , 
         \Controller_inst.temp_array[29][11].sig_339.FeedThruLUT , 
         \Controller_inst.temp_array[29][12].sig_338.FeedThruLUT , 
         \Controller_inst.temp_array[29][11] , 
         \Controller_inst.temp_array[29][12] , 
         \Controller_inst.temp_buffer[44] , \Controller_inst.temp_buffer[43] , 
         \Controller_inst.temp_array[29][9].sig_341.FeedThruLUT , 
         \Controller_inst.temp_array[29][10].sig_340.FeedThruLUT , 
         \Controller_inst.temp_array[29][9] , 
         \Controller_inst.temp_array[29][10] , 
         \Controller_inst.temp_buffer[42] , \Controller_inst.temp_buffer[41] , 
         \Controller_inst.temp_array[29][7].sig_343.FeedThruLUT , 
         \Controller_inst.temp_array[29][8].sig_342.FeedThruLUT , 
         \Controller_inst.temp_array[29][7] , 
         \Controller_inst.temp_array[29][8] , 
         \Controller_inst.temp_buffer[40] , \Controller_inst.temp_buffer[39] , 
         \Controller_inst.temp_array[29][5].sig_346.FeedThruLUT , 
         \Controller_inst.temp_array[29][6].sig_344.FeedThruLUT , 
         \Controller_inst.temp_array[29][5] , 
         \Controller_inst.temp_array[29][6] , 
         \Controller_inst.temp_buffer[38] , \Controller_inst.temp_buffer[37] , 
         \Controller_inst.int_FIFO_Q[12].sig_350.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_345.FeedThruLUT , 
         \Controller_inst.temp_array[6][11] , 
         \Controller_inst.temp_array[6][12] , 
         \Controller_inst.temp_array[29][3].sig_348.FeedThruLUT , 
         \Controller_inst.temp_array[29][4].sig_347.FeedThruLUT , 
         \Controller_inst.temp_array[29][3] , 
         \Controller_inst.temp_array[29][4] , 
         \Controller_inst.temp_buffer[36] , \Controller_inst.temp_buffer[35] , 
         \Controller_inst.temp_array[29][1].sig_351.FeedThruLUT , 
         \Controller_inst.temp_array[29][2].sig_349.FeedThruLUT , 
         \Controller_inst.temp_array[29][2] , 
         \Controller_inst.temp_buffer[34] , \Controller_inst.temp_buffer[33] , 
         \Controller_inst.temp_array[30][15].sig_355.FeedThruLUT , 
         \Controller_inst.temp_array[29][0].sig_352.FeedThruLUT , 
         \Controller_inst.temp_array[30][15] , 
         \Controller_inst.temp_buffer[32] , \Controller_inst.temp_buffer[31] , 
         \Controller_inst.int_FIFO_Q[14].sig_354.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_353.FeedThruLUT , 
         \Controller_inst.temp_array[6][13] , 
         \Controller_inst.temp_array[6][14] , 
         \Controller_inst.int_FIFO_Q[15].sig_356.FeedThruLUT , 
         \Controller_inst.temp_array[6][15] , 
         \Controller_inst.temp_array[30][14].sig_357.FeedThruLUT , 
         \Controller_inst.temp_array[30][14] , 
         \Controller_inst.temp_buffer[30] , 
         \Controller_inst.temp_array[30][11].sig_361.FeedThruLUT , 
         \Controller_inst.temp_array[30][12].sig_359.FeedThruLUT , 
         \Controller_inst.temp_array[30][11] , 
         \Controller_inst.temp_array[30][12] , 
         \Controller_inst.temp_buffer[28] , \Controller_inst.temp_buffer[27] , 
         \Controller_inst.temp_array[30][9].sig_364.FeedThruLUT , 
         \Controller_inst.temp_array[30][10].sig_362.FeedThruLUT , 
         \Controller_inst.temp_array[30][9] , 
         \Controller_inst.temp_array[30][10] , 
         \Controller_inst.temp_buffer[26] , \Controller_inst.temp_buffer[25] , 
         \Controller_inst.int_FIFO_Q[3].sig_368.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_363.FeedThruLUT , 
         \Controller_inst.temp_array[7][2] , 
         \Controller_inst.temp_array[7][3] , 
         \Controller_inst.temp_array[30][7].sig_366.FeedThruLUT , 
         \Controller_inst.temp_array[30][8].sig_365.FeedThruLUT , 
         \Controller_inst.temp_array[30][7] , 
         \Controller_inst.temp_array[30][8] , 
         \Controller_inst.temp_buffer[24] , \Controller_inst.temp_buffer[23] , 
         \Controller_inst.temp_array[30][5].sig_369.FeedThruLUT , 
         \Controller_inst.temp_array[30][6].sig_367.FeedThruLUT , 
         \Controller_inst.temp_array[30][5] , 
         \Controller_inst.temp_array[30][6] , 
         \Controller_inst.temp_buffer[22] , \Controller_inst.temp_buffer[21] , 
         \Controller_inst.temp_array[30][3].sig_371.FeedThruLUT , 
         \Controller_inst.temp_array[30][4].sig_370.FeedThruLUT , 
         \Controller_inst.temp_array[30][3] , 
         \Controller_inst.temp_array[30][4] , 
         \Controller_inst.temp_buffer[20] , \Controller_inst.temp_buffer[19] , 
         \Controller_inst.temp_array[30][1].sig_374.FeedThruLUT , 
         \Controller_inst.temp_array[30][2].sig_372.FeedThruLUT , 
         \Controller_inst.temp_array[30][2] , 
         \Controller_inst.temp_buffer[18] , \Controller_inst.temp_buffer[17] , 
         \Controller_inst.int_FIFO_Q[5].sig_382.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_373.FeedThruLUT , 
         \Controller_inst.temp_array[7][4] , 
         \Controller_inst.temp_array[7][5] , 
         \Controller_inst.temp_array[31][15].sig_376.FeedThruLUT , 
         \Controller_inst.temp_array[30][0].sig_375.FeedThruLUT , 
         \Controller_inst.temp_array[31][15] , 
         \Controller_inst.temp_buffer[16] , \Controller_inst.temp_buffer[15] , 
         \Controller_inst.temp_array[31][13].sig_378.FeedThruLUT , 
         \Controller_inst.temp_array[31][14].sig_377.FeedThruLUT , 
         \Controller_inst.temp_array[31][13] , 
         \Controller_inst.temp_array[31][14] , 
         \Controller_inst.temp_buffer[14] , \Controller_inst.temp_buffer[13] , 
         \Controller_inst.temp_array[31][11].sig_380.FeedThruLUT , 
         \Controller_inst.temp_array[31][12].sig_379.FeedThruLUT , 
         \Controller_inst.temp_array[31][11] , 
         \Controller_inst.temp_array[31][12] , 
         \Controller_inst.temp_buffer[12] , \Controller_inst.temp_buffer[11] , 
         \Controller_inst.temp_array[31][9].sig_383.FeedThruLUT , 
         \Controller_inst.temp_array[31][10].sig_381.FeedThruLUT , 
         \Controller_inst.temp_array[31][9] , 
         \Controller_inst.temp_array[31][10] , 
         \Controller_inst.temp_buffer[10] , \Controller_inst.temp_buffer[9] , 
         \Controller_inst.temp_array[31][7].sig_385.FeedThruLUT , 
         \Controller_inst.temp_array[31][8].sig_384.FeedThruLUT , 
         \Controller_inst.temp_array[31][7] , 
         \Controller_inst.temp_array[31][8] , \Controller_inst.temp_buffer[8] , 
         \Controller_inst.temp_buffer[7] , 
         \Controller_inst.temp_array[31][5].sig_387.FeedThruLUT , 
         \Controller_inst.temp_array[31][6].sig_386.FeedThruLUT , 
         \Controller_inst.temp_array[31][5] , 
         \Controller_inst.temp_array[31][6] , \Controller_inst.temp_buffer[6] , 
         \Controller_inst.temp_buffer[5] , 
         \Controller_inst.temp_array[31][3].sig_389.FeedThruLUT , 
         \Controller_inst.temp_array[31][4].sig_388.FeedThruLUT , 
         \Controller_inst.temp_array[31][3] , 
         \Controller_inst.temp_array[31][4] , \Controller_inst.temp_buffer[4] , 
         \Controller_inst.temp_buffer[3] , 
         \Controller_inst.temp_array[31][1].sig_391.FeedThruLUT , 
         \Controller_inst.temp_array[31][2].sig_390.FeedThruLUT , 
         \Controller_inst.temp_array[31][2] , \Controller_inst.temp_buffer[2] , 
         \Controller_inst.temp_buffer[1] , 
         \Controller_inst.n33_2[6].sig_2176.FeedThruLUT , 
         \Controller_inst.n33_2[4].sig_393.FeedThruLUT , 
         \Controller_inst.n33_2[5].sig_2175.FeedThruLUT , 
         \Controller_inst.n33_2[2].sig_395.FeedThruLUT , 
         \Controller_inst.n33_2[3].sig_394.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_398.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_397.FeedThruLUT , 
         \Controller_inst.temp_array[7][6] , 
         \Controller_inst.temp_array[7][7] , 
         \Controller_inst.int_FIFO_Q[8].sig_399.FeedThruLUT , 
         \Controller_inst.temp_array[7][8] , 
         \Controller_inst.int_FIFO_Q[9].sig_400.FeedThruLUT , 
         \Controller_inst.temp_array[7][9] , 
         \Controller_inst.int_FIFO_Q[11].sig_402.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_401.FeedThruLUT , 
         \Controller_inst.temp_array[7][10] , 
         \Controller_inst.temp_array[7][11] , 
         \Controller_inst.int_FIFO_Q[13].sig_404.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_403.FeedThruLUT , 
         \Controller_inst.temp_array[7][12] , 
         \Controller_inst.temp_array[7][13] , 
         \Controller_inst.int_FIFO_Q[15].sig_406.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_405.FeedThruLUT , 
         \Controller_inst.temp_array[7][14] , 
         \Controller_inst.temp_array[7][15] , \Controller_inst.n167[29] , 
         \Controller_inst.n167[31] , \Controller_inst.n9690 , 
         \Controller_inst.n5 , \Controller_inst.n167[13] , 
         \Controller_inst.n167[30] , \Controller_inst.n167[27] , 
         \Controller_inst.n167[28] , \Controller_inst.n167[25] , 
         \Controller_inst.n167[26] , \Controller_inst.n167[23] , 
         \Controller_inst.n167[24] , \Controller_inst.n167[21] , 
         \Controller_inst.n167[22] , \Controller_inst.n167[19] , 
         \Controller_inst.n167[20] , \Controller_inst.n167[17] , 
         \Controller_inst.n167[18] , \Controller_inst.n167[15] , 
         \Controller_inst.n167[16] , 
         \Controller_inst.int_FIFO_Q[2].sig_451.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[1].sig_407.FeedThruLUT , 
         \Controller_inst.temp_array[0][1] , 
         \Controller_inst.temp_array[0][2] , 
         \Controller_inst.int_FIFO_Q[1].sig_408.FeedThruLUT , 
         \Controller_inst.temp_array[8][1] , 
         \Controller_inst.int_FIFO_Q[2].sig_409.FeedThruLUT , 
         \Controller_inst.temp_array[8][2] , 
         \Controller_inst.int_FIFO_Q[4].sig_411.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_410.FeedThruLUT , 
         \Controller_inst.temp_array[8][3] , 
         \Controller_inst.temp_array[8][4] , \Controller_inst.n167[14] , 
         \Controller_inst.int_FIFO_Q[6].sig_413.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_412.FeedThruLUT , 
         \Controller_inst.temp_array[8][5] , 
         \Controller_inst.temp_array[8][6] , \Controller_inst.n167[11] , 
         \Controller_inst.n167[12] , 
         \Controller_inst.int_FIFO_Q[14].sig_429.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_414.FeedThruLUT , 
         \Controller_inst.temp_array[4][15] , 
         \Controller_inst.temp_array[4][14] , 
         \Controller_inst.int_FIFO_Q[8].sig_416.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_415.FeedThruLUT , 
         \Controller_inst.temp_array[8][7] , 
         \Controller_inst.temp_array[8][8] , \Controller_inst.n167[6] , 
         \Controller_inst.n167[10] , \Controller_inst.n167[8] , 
         \Controller_inst.n167[9] , 
         \Controller_inst.int_FIFO_Q[9].sig_417.FeedThruLUT , 
         \Controller_inst.temp_array[8][9] , 
         \Controller_inst.int_FIFO_Q[10].sig_418.FeedThruLUT , 
         \Controller_inst.temp_array[8][10] , \Controller_inst.n167[5] , 
         \Controller_inst.n167[7] , \Controller_inst.n167[3] , 
         \Controller_inst.n167[4] , \Controller_inst.n167[1] , 
         \Controller_inst.n167[2] , 
         \Controller_inst.int_FIFO_Q[12].sig_420.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_419.FeedThruLUT , 
         \Controller_inst.temp_array[8][11] , 
         \Controller_inst.temp_array[8][12] , 
         \Controller_inst.int_FIFO_Q[14].sig_422.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_421.FeedThruLUT , 
         \Controller_inst.temp_array[8][13] , 
         \Controller_inst.temp_array[8][14] , 
         \Controller_inst.int_FIFO_Q[3].sig_426.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_425.FeedThruLUT , 
         \Controller_inst.temp_array[9][2] , 
         \Controller_inst.temp_array[9][3] , 
         \Controller_inst.int_FIFO_Q[5].sig_428.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_427.FeedThruLUT , 
         \Controller_inst.temp_array[9][4] , 
         \Controller_inst.temp_array[9][5] , 
         \Controller_inst.int_FIFO_Q[12].sig_431.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_430.FeedThruLUT , 
         \Controller_inst.temp_array[4][13] , 
         \Controller_inst.temp_array[4][12] , 
         \Controller_inst.n167_adj_2806[1] , 
         \Controller_inst.n167_adj_2806[0] , \Controller_inst.stm32_state[0] , 
         \Controller_inst.n4_adj_2612 , 
         \Controller_inst.int_FIFO_Q[10].sig_433.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_432.FeedThruLUT , 
         \Controller_inst.temp_array[4][11] , 
         \Controller_inst.temp_array[4][10] , \Controller_inst.n21358 , 
         \Controller_inst.int_RHD_TX_Ready_N_2577 , \rhd_state[1] , 
         \Controller_inst.int_RHD_TX_DV , n8, \rhd_state[0] , n17508, 
         init_FIFO_Read, o_Controller_Mode_c_0, n13433, o_Controller_Mode_c_1, 
         n11, \Controller_inst.int_FIFO_RE , 
         \Controller_inst.n167_adj_2807[1] , 
         \Controller_inst.n167_adj_2807[0] , \Controller_inst.n9634 , 
         \Controller_inst.n4_adj_2615 , 
         \Controller_inst.int_FIFO_Q[9].sig_434.FeedThruLUT , 
         \Controller_inst.temp_array[4][9] , \Controller_inst.n21367 , 
         \Controller_inst.n21366 , n111, 
         \Controller_inst.temp_array[11][6].sig_1355.FeedThruLUT , 
         \Controller_inst.temp_array[11][4].sig_435.FeedThruLUT , 
         \Controller_inst.temp_array[11][6] , 
         \Controller_inst.temp_array[11][4] , 
         \Controller_inst.temp_buffer[324] , 
         \Controller_inst.temp_buffer[326] , \Controller_inst.n20713 , 
         \Controller_inst.n13488 , \Controller_inst.n21890 , 
         \Controller_inst.n20705 , \Controller_inst.n13495 , 
         \Controller_inst.n11_adj_2613 , \Controller_inst.stm32_state[3] , 
         \Controller_inst.n13611 , \Controller_inst.stm32_state[2] , 
         \Controller_inst.stm32_state[1] , 
         \Controller_inst.int_FIFO_Q[4].sig_894.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_436.FeedThruLUT , 
         \Controller_inst.temp_array[4][8] , 
         \Controller_inst.temp_array[4][4] , 
         \Controller_inst.int_FIFO_Q[15].sig_437.FeedThruLUT , 
         \Controller_inst.temp_array[0][15] , 
         \Controller_inst.int_FIFO_Q[13].sig_439.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_438.FeedThruLUT , 
         \Controller_inst.temp_array[0][14] , 
         \Controller_inst.temp_array[0][13] , 
         \Controller_inst.int_FIFO_Q[11].sig_441.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_440.FeedThruLUT , 
         \Controller_inst.temp_array[0][12] , 
         \Controller_inst.temp_array[0][11] , 
         \Controller_inst.int_FIFO_Q[9].sig_443.FeedThruLUT , 
         \Controller_inst.temp_array[0][9] , 
         \Controller_inst.int_FIFO_Q[7].sig_445.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_444.FeedThruLUT , 
         \Controller_inst.temp_array[0][8] , 
         \Controller_inst.temp_array[0][7] , 
         \Controller_inst.int_FIFO_Q[5].sig_447.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_446.FeedThruLUT , 
         \Controller_inst.temp_array[0][6] , 
         \Controller_inst.temp_array[0][5] , 
         \Controller_inst.int_FIFO_Q[3].sig_449.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_448.FeedThruLUT , 
         \Controller_inst.temp_array[0][4] , 
         \Controller_inst.temp_array[0][3] , 
         \Controller_inst.int_FIFO_Q[6].sig_512.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_450.FeedThruLUT , 
         \Controller_inst.temp_array[4][7] , 
         \Controller_inst.temp_array[4][6] , 
         \Controller_inst.temp_buffer[510].sig_453.FeedThruLUT , 
         \Controller_inst.temp_buffer[511].sig_452.FeedThruLUT , 
         \Controller_inst.temp_buffer[510] , 
         \Controller_inst.temp_buffer[511] , 
         \Controller_inst.int_STM32_TX_Byte[511] , 
         \Controller_inst.int_STM32_TX_Byte[510] , 
         \Controller_inst.temp_buffer[508].sig_455.FeedThruLUT , 
         \Controller_inst.temp_buffer[509].sig_454.FeedThruLUT , 
         \Controller_inst.temp_buffer[508] , 
         \Controller_inst.temp_buffer[509] , 
         \Controller_inst.int_STM32_TX_Byte[509] , 
         \Controller_inst.int_STM32_TX_Byte[508] , 
         \Controller_inst.temp_buffer[506].sig_457.FeedThruLUT , 
         \Controller_inst.temp_buffer[507].sig_456.FeedThruLUT , 
         \Controller_inst.temp_buffer[506] , 
         \Controller_inst.temp_buffer[507] , 
         \Controller_inst.int_STM32_TX_Byte[507] , 
         \Controller_inst.int_STM32_TX_Byte[506] , 
         \Controller_inst.temp_buffer[504].sig_459.FeedThruLUT , 
         \Controller_inst.temp_buffer[505].sig_458.FeedThruLUT , 
         \Controller_inst.temp_buffer[504] , 
         \Controller_inst.temp_buffer[505] , 
         \Controller_inst.int_STM32_TX_Byte[505] , 
         \Controller_inst.int_STM32_TX_Byte[504] , 
         \Controller_inst.temp_buffer[502].sig_461.FeedThruLUT , 
         \Controller_inst.temp_buffer[503].sig_460.FeedThruLUT , 
         \Controller_inst.temp_buffer[502] , 
         \Controller_inst.temp_buffer[503] , 
         \Controller_inst.int_STM32_TX_Byte[503] , 
         \Controller_inst.int_STM32_TX_Byte[502] , 
         \Controller_inst.temp_buffer[500].sig_463.FeedThruLUT , 
         \Controller_inst.temp_buffer[501].sig_462.FeedThruLUT , 
         \Controller_inst.temp_buffer[500] , 
         \Controller_inst.temp_buffer[501] , 
         \Controller_inst.int_STM32_TX_Byte[501] , 
         \Controller_inst.int_STM32_TX_Byte[500] , 
         \Controller_inst.temp_buffer[498].sig_465.FeedThruLUT , 
         \Controller_inst.temp_buffer[499].sig_464.FeedThruLUT , 
         \Controller_inst.temp_buffer[498] , 
         \Controller_inst.temp_buffer[499] , 
         \Controller_inst.int_STM32_TX_Byte[499] , 
         \Controller_inst.int_STM32_TX_Byte[498] , 
         \Controller_inst.temp_buffer[496].sig_467.FeedThruLUT , 
         \Controller_inst.temp_buffer[497].sig_466.FeedThruLUT , 
         \Controller_inst.temp_buffer[496] , 
         \Controller_inst.temp_buffer[497] , 
         \Controller_inst.int_STM32_TX_Byte[497] , 
         \Controller_inst.int_STM32_TX_Byte[496] , 
         \Controller_inst.temp_buffer[494].sig_469.FeedThruLUT , 
         \Controller_inst.temp_buffer[495].sig_468.FeedThruLUT , 
         \Controller_inst.temp_buffer[494] , 
         \Controller_inst.temp_buffer[495] , 
         \Controller_inst.int_STM32_TX_Byte[495] , 
         \Controller_inst.int_STM32_TX_Byte[494] , 
         \Controller_inst.temp_buffer[492].sig_471.FeedThruLUT , 
         \Controller_inst.temp_buffer[493].sig_470.FeedThruLUT , 
         \Controller_inst.temp_buffer[492] , 
         \Controller_inst.temp_buffer[493] , 
         \Controller_inst.int_STM32_TX_Byte[493] , 
         \Controller_inst.int_STM32_TX_Byte[492] , 
         \Controller_inst.temp_buffer[490].sig_473.FeedThruLUT , 
         \Controller_inst.temp_buffer[491].sig_472.FeedThruLUT , 
         \Controller_inst.temp_buffer[490] , 
         \Controller_inst.temp_buffer[491] , 
         \Controller_inst.int_STM32_TX_Byte[491] , 
         \Controller_inst.int_STM32_TX_Byte[490] , 
         \Controller_inst.temp_buffer[488].sig_475.FeedThruLUT , 
         \Controller_inst.temp_buffer[489].sig_474.FeedThruLUT , 
         \Controller_inst.temp_buffer[488] , 
         \Controller_inst.temp_buffer[489] , 
         \Controller_inst.int_STM32_TX_Byte[489] , 
         \Controller_inst.int_STM32_TX_Byte[488] , 
         \Controller_inst.temp_buffer[486].sig_477.FeedThruLUT , 
         \Controller_inst.temp_buffer[487].sig_476.FeedThruLUT , 
         \Controller_inst.temp_buffer[486] , 
         \Controller_inst.temp_buffer[487] , 
         \Controller_inst.int_STM32_TX_Byte[487] , 
         \Controller_inst.int_STM32_TX_Byte[486] , 
         \Controller_inst.temp_buffer[484].sig_479.FeedThruLUT , 
         \Controller_inst.temp_buffer[485].sig_478.FeedThruLUT , 
         \Controller_inst.temp_buffer[484] , 
         \Controller_inst.temp_buffer[485] , 
         \Controller_inst.int_STM32_TX_Byte[485] , 
         \Controller_inst.int_STM32_TX_Byte[484] , 
         \Controller_inst.temp_buffer[482].sig_481.FeedThruLUT , 
         \Controller_inst.temp_buffer[483].sig_480.FeedThruLUT , 
         \Controller_inst.temp_buffer[482] , 
         \Controller_inst.temp_buffer[483] , 
         \Controller_inst.int_STM32_TX_Byte[483] , 
         \Controller_inst.int_STM32_TX_Byte[482] , 
         \Controller_inst.temp_buffer[480].sig_483.FeedThruLUT , 
         \Controller_inst.temp_buffer[481].sig_482.FeedThruLUT , 
         \Controller_inst.temp_buffer[480] , 
         \Controller_inst.temp_buffer[481] , 
         \Controller_inst.int_STM32_TX_Byte[481] , 
         \Controller_inst.int_STM32_TX_Byte[480] , 
         \Controller_inst.temp_buffer[478].sig_485.FeedThruLUT , 
         \Controller_inst.temp_buffer[479].sig_484.FeedThruLUT , 
         \Controller_inst.temp_buffer[478] , 
         \Controller_inst.temp_buffer[479] , 
         \Controller_inst.int_STM32_TX_Byte[479] , 
         \Controller_inst.int_STM32_TX_Byte[478] , 
         \Controller_inst.temp_buffer[477].sig_486.FeedThruLUT , 
         \Controller_inst.temp_buffer[477] , 
         \Controller_inst.int_STM32_TX_Byte[477] , 
         \Controller_inst.temp_buffer[475].sig_488.FeedThruLUT , 
         \Controller_inst.temp_buffer[476].sig_487.FeedThruLUT , 
         \Controller_inst.temp_buffer[475] , 
         \Controller_inst.temp_buffer[476] , 
         \Controller_inst.int_STM32_TX_Byte[476] , 
         \Controller_inst.int_STM32_TX_Byte[475] , 
         \Controller_inst.temp_buffer[473].sig_490.FeedThruLUT , 
         \Controller_inst.temp_buffer[474].sig_489.FeedThruLUT , 
         \Controller_inst.temp_buffer[473] , 
         \Controller_inst.temp_buffer[474] , 
         \Controller_inst.int_STM32_TX_Byte[474] , 
         \Controller_inst.int_STM32_TX_Byte[473] , 
         \Controller_inst.temp_buffer[471].sig_492.FeedThruLUT , 
         \Controller_inst.temp_buffer[472].sig_491.FeedThruLUT , 
         \Controller_inst.temp_buffer[471] , 
         \Controller_inst.temp_buffer[472] , 
         \Controller_inst.int_STM32_TX_Byte[472] , 
         \Controller_inst.int_STM32_TX_Byte[471] , 
         \Controller_inst.temp_buffer[469].sig_494.FeedThruLUT , 
         \Controller_inst.temp_buffer[470].sig_493.FeedThruLUT , 
         \Controller_inst.temp_buffer[469] , 
         \Controller_inst.temp_buffer[470] , 
         \Controller_inst.int_STM32_TX_Byte[470] , 
         \Controller_inst.int_STM32_TX_Byte[469] , 
         \Controller_inst.temp_buffer[467].sig_496.FeedThruLUT , 
         \Controller_inst.temp_buffer[468].sig_495.FeedThruLUT , 
         \Controller_inst.temp_buffer[467] , 
         \Controller_inst.temp_buffer[468] , 
         \Controller_inst.int_STM32_TX_Byte[468] , 
         \Controller_inst.int_STM32_TX_Byte[467] , 
         \Controller_inst.temp_buffer[465].sig_498.FeedThruLUT , 
         \Controller_inst.temp_buffer[466].sig_497.FeedThruLUT , 
         \Controller_inst.temp_buffer[465] , 
         \Controller_inst.temp_buffer[466] , 
         \Controller_inst.int_STM32_TX_Byte[466] , 
         \Controller_inst.int_STM32_TX_Byte[465] , 
         \Controller_inst.temp_buffer[463].sig_500.FeedThruLUT , 
         \Controller_inst.temp_buffer[464].sig_499.FeedThruLUT , 
         \Controller_inst.temp_buffer[463] , 
         \Controller_inst.temp_buffer[464] , 
         \Controller_inst.int_STM32_TX_Byte[464] , 
         \Controller_inst.int_STM32_TX_Byte[463] , 
         \Controller_inst.temp_buffer[461].sig_502.FeedThruLUT , 
         \Controller_inst.temp_buffer[462].sig_501.FeedThruLUT , 
         \Controller_inst.temp_buffer[461] , 
         \Controller_inst.temp_buffer[462] , 
         \Controller_inst.int_STM32_TX_Byte[462] , 
         \Controller_inst.int_STM32_TX_Byte[461] , 
         \Controller_inst.temp_buffer[459].sig_504.FeedThruLUT , 
         \Controller_inst.temp_buffer[460].sig_503.FeedThruLUT , 
         \Controller_inst.temp_buffer[459] , 
         \Controller_inst.temp_buffer[460] , 
         \Controller_inst.int_STM32_TX_Byte[460] , 
         \Controller_inst.int_STM32_TX_Byte[459] , 
         \Controller_inst.temp_buffer[457].sig_506.FeedThruLUT , 
         \Controller_inst.temp_buffer[458].sig_505.FeedThruLUT , 
         \Controller_inst.temp_buffer[457] , 
         \Controller_inst.temp_buffer[458] , 
         \Controller_inst.int_STM32_TX_Byte[458] , 
         \Controller_inst.int_STM32_TX_Byte[457] , 
         \Controller_inst.temp_buffer[455].sig_508.FeedThruLUT , 
         \Controller_inst.temp_buffer[456].sig_507.FeedThruLUT , 
         \Controller_inst.temp_buffer[455] , 
         \Controller_inst.temp_buffer[456] , 
         \Controller_inst.int_STM32_TX_Byte[456] , 
         \Controller_inst.int_STM32_TX_Byte[455] , 
         \Controller_inst.temp_buffer[453].sig_510.FeedThruLUT , 
         \Controller_inst.temp_buffer[454].sig_509.FeedThruLUT , 
         \Controller_inst.temp_buffer[453] , 
         \Controller_inst.temp_buffer[454] , 
         \Controller_inst.int_STM32_TX_Byte[454] , 
         \Controller_inst.int_STM32_TX_Byte[453] , 
         \Controller_inst.temp_buffer[451].sig_513.FeedThruLUT , 
         \Controller_inst.temp_buffer[452].sig_511.FeedThruLUT , 
         \Controller_inst.temp_buffer[451] , 
         \Controller_inst.temp_buffer[452] , 
         \Controller_inst.int_STM32_TX_Byte[452] , 
         \Controller_inst.int_STM32_TX_Byte[451] , 
         \Controller_inst.temp_buffer[450].sig_514.FeedThruLUT , 
         \Controller_inst.temp_buffer[450] , 
         \Controller_inst.int_STM32_TX_Byte[450] , 
         \Controller_inst.temp_buffer[449].sig_515.FeedThruLUT , 
         \Controller_inst.temp_buffer[449] , 
         \Controller_inst.int_STM32_TX_Byte[449] , 
         \Controller_inst.temp_buffer[447].sig_517.FeedThruLUT , 
         \Controller_inst.temp_buffer[448].sig_516.FeedThruLUT , 
         \Controller_inst.temp_buffer[447] , 
         \Controller_inst.temp_buffer[448] , 
         \Controller_inst.int_STM32_TX_Byte[448] , 
         \Controller_inst.int_STM32_TX_Byte[447] , 
         \Controller_inst.temp_buffer[445].sig_519.FeedThruLUT , 
         \Controller_inst.temp_buffer[446].sig_518.FeedThruLUT , 
         \Controller_inst.temp_buffer[445] , 
         \Controller_inst.temp_buffer[446] , 
         \Controller_inst.int_STM32_TX_Byte[446] , 
         \Controller_inst.int_STM32_TX_Byte[445] , 
         \Controller_inst.temp_buffer[443].sig_521.FeedThruLUT , 
         \Controller_inst.temp_buffer[444].sig_520.FeedThruLUT , 
         \Controller_inst.temp_buffer[443] , 
         \Controller_inst.temp_buffer[444] , 
         \Controller_inst.int_STM32_TX_Byte[444] , 
         \Controller_inst.int_STM32_TX_Byte[443] , 
         \Controller_inst.temp_buffer[441].sig_523.FeedThruLUT , 
         \Controller_inst.temp_buffer[442].sig_522.FeedThruLUT , 
         \Controller_inst.temp_buffer[441] , 
         \Controller_inst.temp_buffer[442] , 
         \Controller_inst.int_STM32_TX_Byte[442] , 
         \Controller_inst.int_STM32_TX_Byte[441] , 
         \Controller_inst.temp_buffer[439].sig_525.FeedThruLUT , 
         \Controller_inst.temp_buffer[440].sig_524.FeedThruLUT , 
         \Controller_inst.temp_buffer[439] , 
         \Controller_inst.temp_buffer[440] , 
         \Controller_inst.int_STM32_TX_Byte[440] , 
         \Controller_inst.int_STM32_TX_Byte[439] , 
         \Controller_inst.temp_buffer[437].sig_527.FeedThruLUT , 
         \Controller_inst.temp_buffer[438].sig_526.FeedThruLUT , 
         \Controller_inst.temp_buffer[437] , 
         \Controller_inst.temp_buffer[438] , 
         \Controller_inst.int_STM32_TX_Byte[438] , 
         \Controller_inst.int_STM32_TX_Byte[437] , 
         \Controller_inst.temp_buffer[435].sig_529.FeedThruLUT , 
         \Controller_inst.temp_buffer[436].sig_528.FeedThruLUT , 
         \Controller_inst.temp_buffer[435] , 
         \Controller_inst.temp_buffer[436] , 
         \Controller_inst.int_STM32_TX_Byte[436] , 
         \Controller_inst.int_STM32_TX_Byte[435] , 
         \Controller_inst.temp_buffer[433].sig_531.FeedThruLUT , 
         \Controller_inst.temp_buffer[434].sig_530.FeedThruLUT , 
         \Controller_inst.temp_buffer[433] , 
         \Controller_inst.temp_buffer[434] , 
         \Controller_inst.int_STM32_TX_Byte[434] , 
         \Controller_inst.int_STM32_TX_Byte[433] , 
         \Controller_inst.temp_buffer[431].sig_533.FeedThruLUT , 
         \Controller_inst.temp_buffer[432].sig_532.FeedThruLUT , 
         \Controller_inst.temp_buffer[431] , 
         \Controller_inst.temp_buffer[432] , 
         \Controller_inst.int_STM32_TX_Byte[432] , 
         \Controller_inst.int_STM32_TX_Byte[431] , 
         \Controller_inst.temp_buffer[429].sig_535.FeedThruLUT , 
         \Controller_inst.temp_buffer[430].sig_534.FeedThruLUT , 
         \Controller_inst.temp_buffer[429] , 
         \Controller_inst.temp_buffer[430] , 
         \Controller_inst.int_STM32_TX_Byte[430] , 
         \Controller_inst.int_STM32_TX_Byte[429] , 
         \Controller_inst.temp_buffer[427].sig_537.FeedThruLUT , 
         \Controller_inst.temp_buffer[428].sig_536.FeedThruLUT , 
         \Controller_inst.temp_buffer[427] , 
         \Controller_inst.temp_buffer[428] , 
         \Controller_inst.int_STM32_TX_Byte[428] , 
         \Controller_inst.int_STM32_TX_Byte[427] , 
         \Controller_inst.temp_buffer[425].sig_539.FeedThruLUT , 
         \Controller_inst.temp_buffer[426].sig_538.FeedThruLUT , 
         \Controller_inst.temp_buffer[425] , 
         \Controller_inst.temp_buffer[426] , 
         \Controller_inst.int_STM32_TX_Byte[426] , 
         \Controller_inst.int_STM32_TX_Byte[425] , 
         \Controller_inst.temp_buffer[423].sig_541.FeedThruLUT , 
         \Controller_inst.temp_buffer[424].sig_540.FeedThruLUT , 
         \Controller_inst.temp_buffer[423] , 
         \Controller_inst.temp_buffer[424] , 
         \Controller_inst.int_STM32_TX_Byte[424] , 
         \Controller_inst.int_STM32_TX_Byte[423] , 
         \Controller_inst.temp_buffer[421].sig_543.FeedThruLUT , 
         \Controller_inst.temp_buffer[422].sig_542.FeedThruLUT , 
         \Controller_inst.temp_buffer[421] , 
         \Controller_inst.temp_buffer[422] , 
         \Controller_inst.int_STM32_TX_Byte[422] , 
         \Controller_inst.int_STM32_TX_Byte[421] , 
         \Controller_inst.temp_buffer[419].sig_545.FeedThruLUT , 
         \Controller_inst.temp_buffer[420].sig_544.FeedThruLUT , 
         \Controller_inst.temp_buffer[419] , 
         \Controller_inst.temp_buffer[420] , 
         \Controller_inst.int_STM32_TX_Byte[420] , 
         \Controller_inst.int_STM32_TX_Byte[419] , 
         \Controller_inst.temp_buffer[417].sig_547.FeedThruLUT , 
         \Controller_inst.temp_buffer[418].sig_546.FeedThruLUT , 
         \Controller_inst.temp_buffer[417] , 
         \Controller_inst.temp_buffer[418] , 
         \Controller_inst.int_STM32_TX_Byte[418] , 
         \Controller_inst.int_STM32_TX_Byte[417] , 
         \Controller_inst.temp_buffer[415].sig_549.FeedThruLUT , 
         \Controller_inst.temp_buffer[416].sig_548.FeedThruLUT , 
         \Controller_inst.temp_buffer[415] , 
         \Controller_inst.temp_buffer[416] , 
         \Controller_inst.int_STM32_TX_Byte[416] , 
         \Controller_inst.int_STM32_TX_Byte[415] , 
         \Controller_inst.temp_buffer[413].sig_551.FeedThruLUT , 
         \Controller_inst.temp_buffer[414].sig_550.FeedThruLUT , 
         \Controller_inst.temp_buffer[413] , 
         \Controller_inst.temp_buffer[414] , 
         \Controller_inst.int_STM32_TX_Byte[414] , 
         \Controller_inst.int_STM32_TX_Byte[413] , 
         \Controller_inst.temp_buffer[411].sig_553.FeedThruLUT , 
         \Controller_inst.temp_buffer[412].sig_552.FeedThruLUT , 
         \Controller_inst.temp_buffer[411] , 
         \Controller_inst.temp_buffer[412] , 
         \Controller_inst.int_STM32_TX_Byte[412] , 
         \Controller_inst.int_STM32_TX_Byte[411] , 
         \Controller_inst.temp_buffer[409].sig_555.FeedThruLUT , 
         \Controller_inst.temp_buffer[410].sig_554.FeedThruLUT , 
         \Controller_inst.temp_buffer[409] , 
         \Controller_inst.temp_buffer[410] , 
         \Controller_inst.int_STM32_TX_Byte[410] , 
         \Controller_inst.int_STM32_TX_Byte[409] , 
         \Controller_inst.temp_buffer[407].sig_557.FeedThruLUT , 
         \Controller_inst.temp_buffer[408].sig_556.FeedThruLUT , 
         \Controller_inst.temp_buffer[407] , 
         \Controller_inst.temp_buffer[408] , 
         \Controller_inst.int_STM32_TX_Byte[408] , 
         \Controller_inst.int_STM32_TX_Byte[407] , 
         \Controller_inst.temp_buffer[405].sig_559.FeedThruLUT , 
         \Controller_inst.temp_buffer[406].sig_558.FeedThruLUT , 
         \Controller_inst.temp_buffer[405] , 
         \Controller_inst.temp_buffer[406] , 
         \Controller_inst.int_STM32_TX_Byte[406] , 
         \Controller_inst.int_STM32_TX_Byte[405] , 
         \Controller_inst.temp_buffer[403].sig_561.FeedThruLUT , 
         \Controller_inst.temp_buffer[404].sig_560.FeedThruLUT , 
         \Controller_inst.temp_buffer[403] , 
         \Controller_inst.temp_buffer[404] , 
         \Controller_inst.int_STM32_TX_Byte[404] , 
         \Controller_inst.int_STM32_TX_Byte[403] , 
         \Controller_inst.temp_buffer[401].sig_563.FeedThruLUT , 
         \Controller_inst.temp_buffer[402].sig_562.FeedThruLUT , 
         \Controller_inst.temp_buffer[401] , 
         \Controller_inst.temp_buffer[402] , 
         \Controller_inst.int_STM32_TX_Byte[402] , 
         \Controller_inst.int_STM32_TX_Byte[401] , 
         \Controller_inst.temp_buffer[399].sig_565.FeedThruLUT , 
         \Controller_inst.temp_buffer[400].sig_564.FeedThruLUT , 
         \Controller_inst.temp_buffer[399] , 
         \Controller_inst.temp_buffer[400] , 
         \Controller_inst.int_STM32_TX_Byte[400] , 
         \Controller_inst.int_STM32_TX_Byte[399] , 
         \Controller_inst.temp_buffer[397].sig_567.FeedThruLUT , 
         \Controller_inst.temp_buffer[398].sig_566.FeedThruLUT , 
         \Controller_inst.temp_buffer[397] , 
         \Controller_inst.temp_buffer[398] , 
         \Controller_inst.int_STM32_TX_Byte[398] , 
         \Controller_inst.int_STM32_TX_Byte[397] , 
         \Controller_inst.temp_buffer[395].sig_569.FeedThruLUT , 
         \Controller_inst.temp_buffer[396].sig_568.FeedThruLUT , 
         \Controller_inst.temp_buffer[395] , 
         \Controller_inst.temp_buffer[396] , 
         \Controller_inst.int_STM32_TX_Byte[396] , 
         \Controller_inst.int_STM32_TX_Byte[395] , 
         \Controller_inst.temp_buffer[393].sig_571.FeedThruLUT , 
         \Controller_inst.temp_buffer[394].sig_570.FeedThruLUT , 
         \Controller_inst.temp_buffer[393] , 
         \Controller_inst.temp_buffer[394] , 
         \Controller_inst.int_STM32_TX_Byte[394] , 
         \Controller_inst.int_STM32_TX_Byte[393] , 
         \Controller_inst.temp_buffer[391].sig_573.FeedThruLUT , 
         \Controller_inst.temp_buffer[392].sig_572.FeedThruLUT , 
         \Controller_inst.temp_buffer[391] , 
         \Controller_inst.temp_buffer[392] , 
         \Controller_inst.int_STM32_TX_Byte[392] , 
         \Controller_inst.int_STM32_TX_Byte[391] , 
         \Controller_inst.temp_buffer[389].sig_575.FeedThruLUT , 
         \Controller_inst.temp_buffer[390].sig_574.FeedThruLUT , 
         \Controller_inst.temp_buffer[389] , 
         \Controller_inst.temp_buffer[390] , 
         \Controller_inst.int_STM32_TX_Byte[390] , 
         \Controller_inst.int_STM32_TX_Byte[389] , 
         \Controller_inst.temp_buffer[387].sig_577.FeedThruLUT , 
         \Controller_inst.temp_buffer[388].sig_576.FeedThruLUT , 
         \Controller_inst.temp_buffer[387] , 
         \Controller_inst.temp_buffer[388] , 
         \Controller_inst.int_STM32_TX_Byte[388] , 
         \Controller_inst.int_STM32_TX_Byte[387] , 
         \Controller_inst.temp_buffer[386].sig_578.FeedThruLUT , 
         \Controller_inst.temp_buffer[386] , 
         \Controller_inst.int_STM32_TX_Byte[386] , 
         \Controller_inst.temp_buffer[384].sig_580.FeedThruLUT , 
         \Controller_inst.temp_buffer[385].sig_579.FeedThruLUT , 
         \Controller_inst.temp_buffer[384] , 
         \Controller_inst.temp_buffer[385] , 
         \Controller_inst.int_STM32_TX_Byte[385] , 
         \Controller_inst.int_STM32_TX_Byte[384] , 
         \Controller_inst.temp_buffer[382].sig_582.FeedThruLUT , 
         \Controller_inst.temp_buffer[383].sig_581.FeedThruLUT , 
         \Controller_inst.temp_buffer[382] , 
         \Controller_inst.temp_buffer[383] , 
         \Controller_inst.int_STM32_TX_Byte[383] , 
         \Controller_inst.int_STM32_TX_Byte[382] , 
         \Controller_inst.temp_buffer[380].sig_584.FeedThruLUT , 
         \Controller_inst.temp_buffer[381].sig_583.FeedThruLUT , 
         \Controller_inst.temp_buffer[380] , 
         \Controller_inst.temp_buffer[381] , 
         \Controller_inst.int_STM32_TX_Byte[381] , 
         \Controller_inst.int_STM32_TX_Byte[380] , 
         \Controller_inst.temp_buffer[378].sig_586.FeedThruLUT , 
         \Controller_inst.temp_buffer[379].sig_585.FeedThruLUT , 
         \Controller_inst.temp_buffer[378] , 
         \Controller_inst.temp_buffer[379] , 
         \Controller_inst.int_STM32_TX_Byte[379] , 
         \Controller_inst.int_STM32_TX_Byte[378] , 
         \Controller_inst.temp_buffer[376].sig_588.FeedThruLUT , 
         \Controller_inst.temp_buffer[377].sig_587.FeedThruLUT , 
         \Controller_inst.temp_buffer[376] , 
         \Controller_inst.temp_buffer[377] , 
         \Controller_inst.int_STM32_TX_Byte[377] , 
         \Controller_inst.int_STM32_TX_Byte[376] , 
         \Controller_inst.temp_buffer[374].sig_590.FeedThruLUT , 
         \Controller_inst.temp_buffer[375].sig_589.FeedThruLUT , 
         \Controller_inst.temp_buffer[374] , 
         \Controller_inst.temp_buffer[375] , 
         \Controller_inst.int_STM32_TX_Byte[375] , 
         \Controller_inst.int_STM32_TX_Byte[374] , 
         \Controller_inst.temp_buffer[372].sig_592.FeedThruLUT , 
         \Controller_inst.temp_buffer[373].sig_591.FeedThruLUT , 
         \Controller_inst.temp_buffer[372] , 
         \Controller_inst.temp_buffer[373] , 
         \Controller_inst.int_STM32_TX_Byte[373] , 
         \Controller_inst.int_STM32_TX_Byte[372] , 
         \Controller_inst.temp_buffer[370].sig_594.FeedThruLUT , 
         \Controller_inst.temp_buffer[371].sig_593.FeedThruLUT , 
         \Controller_inst.temp_buffer[370] , 
         \Controller_inst.temp_buffer[371] , 
         \Controller_inst.int_STM32_TX_Byte[371] , 
         \Controller_inst.int_STM32_TX_Byte[370] , 
         \Controller_inst.temp_buffer[368].sig_596.FeedThruLUT , 
         \Controller_inst.temp_buffer[369].sig_595.FeedThruLUT , 
         \Controller_inst.temp_buffer[368] , 
         \Controller_inst.temp_buffer[369] , 
         \Controller_inst.int_STM32_TX_Byte[369] , 
         \Controller_inst.int_STM32_TX_Byte[368] , 
         \Controller_inst.temp_buffer[366].sig_598.FeedThruLUT , 
         \Controller_inst.temp_buffer[367].sig_597.FeedThruLUT , 
         \Controller_inst.temp_buffer[366] , 
         \Controller_inst.temp_buffer[367] , 
         \Controller_inst.int_STM32_TX_Byte[367] , 
         \Controller_inst.int_STM32_TX_Byte[366] , 
         \Controller_inst.temp_buffer[364].sig_600.FeedThruLUT , 
         \Controller_inst.temp_buffer[365].sig_599.FeedThruLUT , 
         \Controller_inst.temp_buffer[364] , 
         \Controller_inst.temp_buffer[365] , 
         \Controller_inst.int_STM32_TX_Byte[365] , 
         \Controller_inst.int_STM32_TX_Byte[364] , 
         \Controller_inst.temp_buffer[362].sig_602.FeedThruLUT , 
         \Controller_inst.temp_buffer[363].sig_601.FeedThruLUT , 
         \Controller_inst.temp_buffer[362] , 
         \Controller_inst.temp_buffer[363] , 
         \Controller_inst.int_STM32_TX_Byte[363] , 
         \Controller_inst.int_STM32_TX_Byte[362] , 
         \Controller_inst.temp_buffer[360].sig_604.FeedThruLUT , 
         \Controller_inst.temp_buffer[361].sig_603.FeedThruLUT , 
         \Controller_inst.temp_buffer[360] , 
         \Controller_inst.temp_buffer[361] , 
         \Controller_inst.int_STM32_TX_Byte[361] , 
         \Controller_inst.int_STM32_TX_Byte[360] , 
         \Controller_inst.temp_buffer[358].sig_606.FeedThruLUT , 
         \Controller_inst.temp_buffer[359].sig_605.FeedThruLUT , 
         \Controller_inst.temp_buffer[358] , 
         \Controller_inst.temp_buffer[359] , 
         \Controller_inst.int_STM32_TX_Byte[359] , 
         \Controller_inst.int_STM32_TX_Byte[358] , 
         \Controller_inst.temp_buffer[356].sig_608.FeedThruLUT , 
         \Controller_inst.temp_buffer[357].sig_607.FeedThruLUT , 
         \Controller_inst.temp_buffer[356] , 
         \Controller_inst.temp_buffer[357] , 
         \Controller_inst.int_STM32_TX_Byte[357] , 
         \Controller_inst.int_STM32_TX_Byte[356] , 
         \Controller_inst.temp_buffer[354].sig_610.FeedThruLUT , 
         \Controller_inst.temp_buffer[355].sig_609.FeedThruLUT , 
         \Controller_inst.temp_buffer[354] , 
         \Controller_inst.temp_buffer[355] , 
         \Controller_inst.int_STM32_TX_Byte[355] , 
         \Controller_inst.int_STM32_TX_Byte[354] , 
         \Controller_inst.temp_buffer[352].sig_612.FeedThruLUT , 
         \Controller_inst.temp_buffer[353].sig_611.FeedThruLUT , 
         \Controller_inst.temp_buffer[352] , 
         \Controller_inst.temp_buffer[353] , 
         \Controller_inst.int_STM32_TX_Byte[353] , 
         \Controller_inst.int_STM32_TX_Byte[352] , 
         \Controller_inst.temp_buffer[350].sig_614.FeedThruLUT , 
         \Controller_inst.temp_buffer[351].sig_613.FeedThruLUT , 
         \Controller_inst.temp_buffer[350] , 
         \Controller_inst.temp_buffer[351] , 
         \Controller_inst.int_STM32_TX_Byte[351] , 
         \Controller_inst.int_STM32_TX_Byte[350] , 
         \Controller_inst.temp_buffer[348].sig_616.FeedThruLUT , 
         \Controller_inst.temp_buffer[349].sig_615.FeedThruLUT , 
         \Controller_inst.temp_buffer[348] , 
         \Controller_inst.temp_buffer[349] , 
         \Controller_inst.int_STM32_TX_Byte[349] , 
         \Controller_inst.int_STM32_TX_Byte[348] , 
         \Controller_inst.temp_buffer[346].sig_618.FeedThruLUT , 
         \Controller_inst.temp_buffer[347].sig_617.FeedThruLUT , 
         \Controller_inst.temp_buffer[346] , 
         \Controller_inst.temp_buffer[347] , 
         \Controller_inst.int_STM32_TX_Byte[347] , 
         \Controller_inst.int_STM32_TX_Byte[346] , 
         \Controller_inst.temp_buffer[344].sig_620.FeedThruLUT , 
         \Controller_inst.temp_buffer[345].sig_619.FeedThruLUT , 
         \Controller_inst.temp_buffer[344] , 
         \Controller_inst.temp_buffer[345] , 
         \Controller_inst.int_STM32_TX_Byte[345] , 
         \Controller_inst.int_STM32_TX_Byte[344] , 
         \Controller_inst.temp_buffer[342].sig_622.FeedThruLUT , 
         \Controller_inst.temp_buffer[343].sig_621.FeedThruLUT , 
         \Controller_inst.temp_buffer[342] , 
         \Controller_inst.temp_buffer[343] , 
         \Controller_inst.int_STM32_TX_Byte[343] , 
         \Controller_inst.int_STM32_TX_Byte[342] , 
         \Controller_inst.temp_buffer[340].sig_624.FeedThruLUT , 
         \Controller_inst.temp_buffer[341].sig_623.FeedThruLUT , 
         \Controller_inst.temp_buffer[340] , 
         \Controller_inst.temp_buffer[341] , 
         \Controller_inst.int_STM32_TX_Byte[341] , 
         \Controller_inst.int_STM32_TX_Byte[340] , 
         \Controller_inst.temp_buffer[338].sig_626.FeedThruLUT , 
         \Controller_inst.temp_buffer[339].sig_625.FeedThruLUT , 
         \Controller_inst.temp_buffer[338] , 
         \Controller_inst.temp_buffer[339] , 
         \Controller_inst.int_STM32_TX_Byte[339] , 
         \Controller_inst.int_STM32_TX_Byte[338] , 
         \Controller_inst.temp_buffer[336].sig_628.FeedThruLUT , 
         \Controller_inst.temp_buffer[337].sig_627.FeedThruLUT , 
         \Controller_inst.temp_buffer[336] , 
         \Controller_inst.temp_buffer[337] , 
         \Controller_inst.int_STM32_TX_Byte[337] , 
         \Controller_inst.int_STM32_TX_Byte[336] , 
         \Controller_inst.temp_buffer[334].sig_630.FeedThruLUT , 
         \Controller_inst.temp_buffer[335].sig_629.FeedThruLUT , 
         \Controller_inst.temp_buffer[334] , 
         \Controller_inst.temp_buffer[335] , 
         \Controller_inst.int_STM32_TX_Byte[335] , 
         \Controller_inst.int_STM32_TX_Byte[334] , 
         \Controller_inst.temp_buffer[332].sig_632.FeedThruLUT , 
         \Controller_inst.temp_buffer[333].sig_631.FeedThruLUT , 
         \Controller_inst.temp_buffer[332] , 
         \Controller_inst.temp_buffer[333] , 
         \Controller_inst.int_STM32_TX_Byte[333] , 
         \Controller_inst.int_STM32_TX_Byte[332] , 
         \Controller_inst.temp_buffer[330].sig_634.FeedThruLUT , 
         \Controller_inst.temp_buffer[331].sig_633.FeedThruLUT , 
         \Controller_inst.temp_buffer[330] , 
         \Controller_inst.temp_buffer[331] , 
         \Controller_inst.int_STM32_TX_Byte[331] , 
         \Controller_inst.int_STM32_TX_Byte[330] , 
         \Controller_inst.temp_buffer[328].sig_636.FeedThruLUT , 
         \Controller_inst.temp_buffer[329].sig_635.FeedThruLUT , 
         \Controller_inst.temp_buffer[328] , 
         \Controller_inst.temp_buffer[329] , 
         \Controller_inst.int_STM32_TX_Byte[329] , 
         \Controller_inst.int_STM32_TX_Byte[328] , 
         \Controller_inst.temp_buffer[326].sig_638.FeedThruLUT , 
         \Controller_inst.temp_buffer[327].sig_637.FeedThruLUT , 
         \Controller_inst.temp_buffer[327] , 
         \Controller_inst.int_STM32_TX_Byte[327] , 
         \Controller_inst.int_STM32_TX_Byte[326] , 
         \Controller_inst.temp_buffer[324].sig_640.FeedThruLUT , 
         \Controller_inst.temp_buffer[325].sig_639.FeedThruLUT , 
         \Controller_inst.temp_buffer[325] , 
         \Controller_inst.int_STM32_TX_Byte[325] , 
         \Controller_inst.int_STM32_TX_Byte[324] , 
         \Controller_inst.temp_buffer[322].sig_642.FeedThruLUT , 
         \Controller_inst.temp_buffer[323].sig_641.FeedThruLUT , 
         \Controller_inst.temp_buffer[323] , 
         \Controller_inst.int_STM32_TX_Byte[323] , 
         \Controller_inst.int_STM32_TX_Byte[322] , 
         \Controller_inst.temp_buffer[320].sig_644.FeedThruLUT , 
         \Controller_inst.temp_buffer[321].sig_643.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[321] , 
         \Controller_inst.int_STM32_TX_Byte[320] , 
         \Controller_inst.temp_buffer[318].sig_646.FeedThruLUT , 
         \Controller_inst.temp_buffer[319].sig_645.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[319] , 
         \Controller_inst.int_STM32_TX_Byte[318] , 
         \Controller_inst.temp_buffer[316].sig_648.FeedThruLUT , 
         \Controller_inst.temp_buffer[317].sig_647.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[317] , 
         \Controller_inst.int_STM32_TX_Byte[316] , 
         \Controller_inst.temp_buffer[314].sig_650.FeedThruLUT , 
         \Controller_inst.temp_buffer[315].sig_649.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[315] , 
         \Controller_inst.int_STM32_TX_Byte[314] , 
         \Controller_inst.temp_buffer[312].sig_652.FeedThruLUT , 
         \Controller_inst.temp_buffer[313].sig_651.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[313] , 
         \Controller_inst.int_STM32_TX_Byte[312] , 
         \Controller_inst.temp_buffer[310].sig_654.FeedThruLUT , 
         \Controller_inst.temp_buffer[311].sig_653.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[311] , 
         \Controller_inst.int_STM32_TX_Byte[310] , 
         \Controller_inst.temp_buffer[308].sig_656.FeedThruLUT , 
         \Controller_inst.temp_buffer[309].sig_655.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[309] , 
         \Controller_inst.int_STM32_TX_Byte[308] , 
         \Controller_inst.temp_buffer[306].sig_658.FeedThruLUT , 
         \Controller_inst.temp_buffer[307].sig_657.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[307] , 
         \Controller_inst.int_STM32_TX_Byte[306] , 
         \Controller_inst.temp_buffer[304].sig_660.FeedThruLUT , 
         \Controller_inst.temp_buffer[305].sig_659.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[305] , 
         \Controller_inst.int_STM32_TX_Byte[304] , 
         \Controller_inst.temp_buffer[302].sig_662.FeedThruLUT , 
         \Controller_inst.temp_buffer[303].sig_661.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[303] , 
         \Controller_inst.int_STM32_TX_Byte[302] , 
         \Controller_inst.temp_buffer[300].sig_664.FeedThruLUT , 
         \Controller_inst.temp_buffer[301].sig_663.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[301] , 
         \Controller_inst.int_STM32_TX_Byte[300] , 
         \Controller_inst.temp_buffer[298].sig_666.FeedThruLUT , 
         \Controller_inst.temp_buffer[299].sig_665.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[299] , 
         \Controller_inst.int_STM32_TX_Byte[298] , 
         \Controller_inst.temp_buffer[296].sig_668.FeedThruLUT , 
         \Controller_inst.temp_buffer[297].sig_667.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[297] , 
         \Controller_inst.int_STM32_TX_Byte[296] , 
         \Controller_inst.temp_buffer[294].sig_670.FeedThruLUT , 
         \Controller_inst.temp_buffer[295].sig_669.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[295] , 
         \Controller_inst.int_STM32_TX_Byte[294] , 
         \Controller_inst.temp_buffer[292].sig_672.FeedThruLUT , 
         \Controller_inst.temp_buffer[293].sig_671.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[293] , 
         \Controller_inst.int_STM32_TX_Byte[292] , 
         \Controller_inst.temp_buffer[290].sig_674.FeedThruLUT , 
         \Controller_inst.temp_buffer[291].sig_673.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[291] , 
         \Controller_inst.int_STM32_TX_Byte[290] , 
         \Controller_inst.temp_buffer[288].sig_676.FeedThruLUT , 
         \Controller_inst.temp_buffer[289].sig_675.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[289] , 
         \Controller_inst.int_STM32_TX_Byte[288] , 
         \Controller_inst.temp_buffer[286].sig_678.FeedThruLUT , 
         \Controller_inst.temp_buffer[287].sig_677.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[287] , 
         \Controller_inst.int_STM32_TX_Byte[286] , 
         \Controller_inst.temp_buffer[284].sig_680.FeedThruLUT , 
         \Controller_inst.temp_buffer[285].sig_679.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[285] , 
         \Controller_inst.int_STM32_TX_Byte[284] , 
         \Controller_inst.temp_buffer[282].sig_682.FeedThruLUT , 
         \Controller_inst.temp_buffer[283].sig_681.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[283] , 
         \Controller_inst.int_STM32_TX_Byte[282] , 
         \Controller_inst.temp_buffer[280].sig_684.FeedThruLUT , 
         \Controller_inst.temp_buffer[281].sig_683.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[281] , 
         \Controller_inst.int_STM32_TX_Byte[280] , 
         \Controller_inst.temp_buffer[278].sig_686.FeedThruLUT , 
         \Controller_inst.temp_buffer[279].sig_685.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[279] , 
         \Controller_inst.int_STM32_TX_Byte[278] , 
         \Controller_inst.temp_buffer[276].sig_688.FeedThruLUT , 
         \Controller_inst.temp_buffer[277].sig_687.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[277] , 
         \Controller_inst.int_STM32_TX_Byte[276] , 
         \Controller_inst.temp_buffer[274].sig_691.FeedThruLUT , 
         \Controller_inst.temp_buffer[275].sig_689.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[275] , 
         \Controller_inst.int_STM32_TX_Byte[274] , 
         \Controller_inst.int_FIFO_Q[5].sig_690.FeedThruLUT , 
         \Controller_inst.temp_array[4][5] , 
         \Controller_inst.temp_buffer[273].sig_692.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[273] , 
         \Controller_inst.temp_buffer[272].sig_693.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[272] , 
         \Controller_inst.temp_buffer[270].sig_695.FeedThruLUT , 
         \Controller_inst.temp_buffer[271].sig_694.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[271] , 
         \Controller_inst.int_STM32_TX_Byte[270] , 
         \Controller_inst.temp_buffer[268].sig_697.FeedThruLUT , 
         \Controller_inst.temp_buffer[269].sig_696.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[269] , 
         \Controller_inst.int_STM32_TX_Byte[268] , 
         \Controller_inst.temp_buffer[266].sig_699.FeedThruLUT , 
         \Controller_inst.temp_buffer[267].sig_698.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[267] , 
         \Controller_inst.int_STM32_TX_Byte[266] , 
         \Controller_inst.temp_buffer[264].sig_701.FeedThruLUT , 
         \Controller_inst.temp_buffer[265].sig_700.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[265] , 
         \Controller_inst.int_STM32_TX_Byte[264] , 
         \Controller_inst.temp_buffer[262].sig_703.FeedThruLUT , 
         \Controller_inst.temp_buffer[263].sig_702.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[263] , 
         \Controller_inst.int_STM32_TX_Byte[262] , 
         \Controller_inst.temp_buffer[260].sig_705.FeedThruLUT , 
         \Controller_inst.temp_buffer[261].sig_704.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[261] , 
         \Controller_inst.int_STM32_TX_Byte[260] , 
         \Controller_inst.temp_buffer[258].sig_707.FeedThruLUT , 
         \Controller_inst.temp_buffer[259].sig_706.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[259] , 
         \Controller_inst.int_STM32_TX_Byte[258] , 
         \Controller_inst.temp_buffer[256].sig_709.FeedThruLUT , 
         \Controller_inst.temp_buffer[257].sig_708.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[257] , 
         \Controller_inst.int_STM32_TX_Byte[256] , 
         \Controller_inst.temp_buffer[254].sig_711.FeedThruLUT , 
         \Controller_inst.temp_buffer[255].sig_710.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[255] , 
         \Controller_inst.int_STM32_TX_Byte[254] , 
         \Controller_inst.temp_buffer[252].sig_713.FeedThruLUT , 
         \Controller_inst.temp_buffer[253].sig_712.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[253] , 
         \Controller_inst.int_STM32_TX_Byte[252] , 
         \Controller_inst.temp_buffer[250].sig_715.FeedThruLUT , 
         \Controller_inst.temp_buffer[251].sig_714.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[251] , 
         \Controller_inst.int_STM32_TX_Byte[250] , 
         \Controller_inst.temp_buffer[248].sig_717.FeedThruLUT , 
         \Controller_inst.temp_buffer[249].sig_716.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[249] , 
         \Controller_inst.int_STM32_TX_Byte[248] , 
         \Controller_inst.temp_buffer[246].sig_719.FeedThruLUT , 
         \Controller_inst.temp_buffer[247].sig_718.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[247] , 
         \Controller_inst.int_STM32_TX_Byte[246] , 
         \Controller_inst.temp_buffer[244].sig_721.FeedThruLUT , 
         \Controller_inst.temp_buffer[245].sig_720.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[245] , 
         \Controller_inst.int_STM32_TX_Byte[244] , 
         \Controller_inst.temp_buffer[242].sig_723.FeedThruLUT , 
         \Controller_inst.temp_buffer[243].sig_722.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[243] , 
         \Controller_inst.int_STM32_TX_Byte[242] , 
         \Controller_inst.temp_buffer[240].sig_725.FeedThruLUT , 
         \Controller_inst.temp_buffer[241].sig_724.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[241] , 
         \Controller_inst.int_STM32_TX_Byte[240] , 
         \Controller_inst.temp_buffer[238].sig_727.FeedThruLUT , 
         \Controller_inst.temp_buffer[239].sig_726.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[239] , 
         \Controller_inst.int_STM32_TX_Byte[238] , 
         \Controller_inst.temp_buffer[236].sig_729.FeedThruLUT , 
         \Controller_inst.temp_buffer[237].sig_728.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[237] , 
         \Controller_inst.int_STM32_TX_Byte[236] , 
         \Controller_inst.temp_buffer[234].sig_731.FeedThruLUT , 
         \Controller_inst.temp_buffer[235].sig_730.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[235] , 
         \Controller_inst.int_STM32_TX_Byte[234] , 
         \Controller_inst.temp_buffer[232].sig_733.FeedThruLUT , 
         \Controller_inst.temp_buffer[233].sig_732.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[233] , 
         \Controller_inst.int_STM32_TX_Byte[232] , 
         \Controller_inst.temp_buffer[230].sig_735.FeedThruLUT , 
         \Controller_inst.temp_buffer[231].sig_734.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[231] , 
         \Controller_inst.int_STM32_TX_Byte[230] , 
         \Controller_inst.temp_buffer[228].sig_737.FeedThruLUT , 
         \Controller_inst.temp_buffer[229].sig_736.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[229] , 
         \Controller_inst.int_STM32_TX_Byte[228] , 
         \Controller_inst.temp_buffer[226].sig_739.FeedThruLUT , 
         \Controller_inst.temp_buffer[227].sig_738.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[227] , 
         \Controller_inst.int_STM32_TX_Byte[226] , 
         \Controller_inst.temp_buffer[224].sig_741.FeedThruLUT , 
         \Controller_inst.temp_buffer[225].sig_740.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[225] , 
         \Controller_inst.int_STM32_TX_Byte[224] , 
         \Controller_inst.temp_buffer[222].sig_743.FeedThruLUT , 
         \Controller_inst.temp_buffer[223].sig_742.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[223] , 
         \Controller_inst.int_STM32_TX_Byte[222] , 
         \Controller_inst.temp_buffer[220].sig_745.FeedThruLUT , 
         \Controller_inst.temp_buffer[221].sig_744.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[221] , 
         \Controller_inst.int_STM32_TX_Byte[220] , 
         \Controller_inst.temp_buffer[218].sig_747.FeedThruLUT , 
         \Controller_inst.temp_buffer[219].sig_746.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[219] , 
         \Controller_inst.int_STM32_TX_Byte[218] , 
         \Controller_inst.temp_buffer[216].sig_749.FeedThruLUT , 
         \Controller_inst.temp_buffer[217].sig_748.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[217] , 
         \Controller_inst.int_STM32_TX_Byte[216] , 
         \Controller_inst.temp_buffer[214].sig_751.FeedThruLUT , 
         \Controller_inst.temp_buffer[215].sig_750.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[215] , 
         \Controller_inst.int_STM32_TX_Byte[214] , 
         \Controller_inst.temp_buffer[212].sig_753.FeedThruLUT , 
         \Controller_inst.temp_buffer[213].sig_752.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[213] , 
         \Controller_inst.int_STM32_TX_Byte[212] , 
         \Controller_inst.temp_buffer[210].sig_755.FeedThruLUT , 
         \Controller_inst.temp_buffer[211].sig_754.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[211] , 
         \Controller_inst.int_STM32_TX_Byte[210] , 
         \Controller_inst.temp_buffer[208].sig_757.FeedThruLUT , 
         \Controller_inst.temp_buffer[209].sig_756.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[209] , 
         \Controller_inst.int_STM32_TX_Byte[208] , 
         \Controller_inst.temp_buffer[206].sig_759.FeedThruLUT , 
         \Controller_inst.temp_buffer[207].sig_758.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[207] , 
         \Controller_inst.int_STM32_TX_Byte[206] , 
         \Controller_inst.temp_buffer[204].sig_761.FeedThruLUT , 
         \Controller_inst.temp_buffer[205].sig_760.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[205] , 
         \Controller_inst.int_STM32_TX_Byte[204] , 
         \Controller_inst.temp_buffer[202].sig_763.FeedThruLUT , 
         \Controller_inst.temp_buffer[203].sig_762.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[203] , 
         \Controller_inst.int_STM32_TX_Byte[202] , 
         \Controller_inst.temp_buffer[200].sig_765.FeedThruLUT , 
         \Controller_inst.temp_buffer[201].sig_764.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[201] , 
         \Controller_inst.int_STM32_TX_Byte[200] , 
         \Controller_inst.temp_buffer[198].sig_767.FeedThruLUT , 
         \Controller_inst.temp_buffer[199].sig_766.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[199] , 
         \Controller_inst.int_STM32_TX_Byte[198] , 
         \Controller_inst.temp_buffer[196].sig_769.FeedThruLUT , 
         \Controller_inst.temp_buffer[197].sig_768.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[197] , 
         \Controller_inst.int_STM32_TX_Byte[196] , 
         \Controller_inst.temp_buffer[194].sig_771.FeedThruLUT , 
         \Controller_inst.temp_buffer[195].sig_770.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[195] , 
         \Controller_inst.int_STM32_TX_Byte[194] , 
         \Controller_inst.temp_buffer[192].sig_773.FeedThruLUT , 
         \Controller_inst.temp_buffer[193].sig_772.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[193] , 
         \Controller_inst.int_STM32_TX_Byte[192] , 
         \Controller_inst.temp_buffer[190].sig_775.FeedThruLUT , 
         \Controller_inst.temp_buffer[191].sig_774.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[191] , 
         \Controller_inst.int_STM32_TX_Byte[190] , 
         \Controller_inst.temp_buffer[188].sig_777.FeedThruLUT , 
         \Controller_inst.temp_buffer[189].sig_776.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[189] , 
         \Controller_inst.int_STM32_TX_Byte[188] , 
         \Controller_inst.temp_buffer[186].sig_779.FeedThruLUT , 
         \Controller_inst.temp_buffer[187].sig_778.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[187] , 
         \Controller_inst.int_STM32_TX_Byte[186] , 
         \Controller_inst.temp_buffer[184].sig_781.FeedThruLUT , 
         \Controller_inst.temp_buffer[185].sig_780.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[185] , 
         \Controller_inst.int_STM32_TX_Byte[184] , 
         \Controller_inst.temp_buffer[182].sig_783.FeedThruLUT , 
         \Controller_inst.temp_buffer[183].sig_782.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[183] , 
         \Controller_inst.int_STM32_TX_Byte[182] , 
         \Controller_inst.temp_buffer[180].sig_785.FeedThruLUT , 
         \Controller_inst.temp_buffer[181].sig_784.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[181] , 
         \Controller_inst.int_STM32_TX_Byte[180] , 
         \Controller_inst.temp_buffer[178].sig_787.FeedThruLUT , 
         \Controller_inst.temp_buffer[179].sig_786.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[179] , 
         \Controller_inst.int_STM32_TX_Byte[178] , 
         \Controller_inst.temp_buffer[176].sig_789.FeedThruLUT , 
         \Controller_inst.temp_buffer[177].sig_788.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[177] , 
         \Controller_inst.int_STM32_TX_Byte[176] , 
         \Controller_inst.temp_buffer[174].sig_791.FeedThruLUT , 
         \Controller_inst.temp_buffer[175].sig_790.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[175] , 
         \Controller_inst.int_STM32_TX_Byte[174] , 
         \Controller_inst.temp_buffer[172].sig_793.FeedThruLUT , 
         \Controller_inst.temp_buffer[173].sig_792.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[173] , 
         \Controller_inst.int_STM32_TX_Byte[172] , 
         \Controller_inst.temp_buffer[170].sig_795.FeedThruLUT , 
         \Controller_inst.temp_buffer[171].sig_794.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[171] , 
         \Controller_inst.int_STM32_TX_Byte[170] , 
         \Controller_inst.temp_buffer[168].sig_797.FeedThruLUT , 
         \Controller_inst.temp_buffer[169].sig_796.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[169] , 
         \Controller_inst.int_STM32_TX_Byte[168] , 
         \Controller_inst.temp_buffer[166].sig_799.FeedThruLUT , 
         \Controller_inst.temp_buffer[167].sig_798.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[167] , 
         \Controller_inst.int_STM32_TX_Byte[166] , 
         \Controller_inst.temp_buffer[164].sig_801.FeedThruLUT , 
         \Controller_inst.temp_buffer[165].sig_800.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[165] , 
         \Controller_inst.int_STM32_TX_Byte[164] , 
         \Controller_inst.temp_buffer[162].sig_803.FeedThruLUT , 
         \Controller_inst.temp_buffer[163].sig_802.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[163] , 
         \Controller_inst.int_STM32_TX_Byte[162] , 
         \Controller_inst.temp_buffer[160].sig_805.FeedThruLUT , 
         \Controller_inst.temp_buffer[161].sig_804.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[161] , 
         \Controller_inst.int_STM32_TX_Byte[160] , 
         \Controller_inst.temp_buffer[158].sig_807.FeedThruLUT , 
         \Controller_inst.temp_buffer[159].sig_806.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[159] , 
         \Controller_inst.int_STM32_TX_Byte[158] , 
         \Controller_inst.temp_buffer[156].sig_809.FeedThruLUT , 
         \Controller_inst.temp_buffer[157].sig_808.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[157] , 
         \Controller_inst.int_STM32_TX_Byte[156] , 
         \Controller_inst.temp_buffer[154].sig_811.FeedThruLUT , 
         \Controller_inst.temp_buffer[155].sig_810.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[155] , 
         \Controller_inst.int_STM32_TX_Byte[154] , 
         \Controller_inst.temp_buffer[152].sig_813.FeedThruLUT , 
         \Controller_inst.temp_buffer[153].sig_812.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[153] , 
         \Controller_inst.int_STM32_TX_Byte[152] , 
         \Controller_inst.temp_buffer[150].sig_815.FeedThruLUT , 
         \Controller_inst.temp_buffer[151].sig_814.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[151] , 
         \Controller_inst.int_STM32_TX_Byte[150] , 
         \Controller_inst.temp_buffer[148].sig_817.FeedThruLUT , 
         \Controller_inst.temp_buffer[149].sig_816.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[149] , 
         \Controller_inst.int_STM32_TX_Byte[148] , 
         \Controller_inst.temp_buffer[146].sig_819.FeedThruLUT , 
         \Controller_inst.temp_buffer[147].sig_818.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[147] , 
         \Controller_inst.int_STM32_TX_Byte[146] , 
         \Controller_inst.temp_buffer[144].sig_821.FeedThruLUT , 
         \Controller_inst.temp_buffer[145].sig_820.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[145] , 
         \Controller_inst.int_STM32_TX_Byte[144] , 
         \Controller_inst.temp_buffer[142].sig_823.FeedThruLUT , 
         \Controller_inst.temp_buffer[143].sig_822.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[143] , 
         \Controller_inst.int_STM32_TX_Byte[142] , 
         \Controller_inst.temp_buffer[140].sig_825.FeedThruLUT , 
         \Controller_inst.temp_buffer[141].sig_824.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[141] , 
         \Controller_inst.int_STM32_TX_Byte[140] , 
         \Controller_inst.temp_buffer[138].sig_827.FeedThruLUT , 
         \Controller_inst.temp_buffer[139].sig_826.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[139] , 
         \Controller_inst.int_STM32_TX_Byte[138] , 
         \Controller_inst.temp_buffer[136].sig_829.FeedThruLUT , 
         \Controller_inst.temp_buffer[137].sig_828.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[137] , 
         \Controller_inst.int_STM32_TX_Byte[136] , 
         \Controller_inst.temp_buffer[134].sig_831.FeedThruLUT , 
         \Controller_inst.temp_buffer[135].sig_830.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[135] , 
         \Controller_inst.int_STM32_TX_Byte[134] , 
         \Controller_inst.temp_buffer[132].sig_833.FeedThruLUT , 
         \Controller_inst.temp_buffer[133].sig_832.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[133] , 
         \Controller_inst.int_STM32_TX_Byte[132] , 
         \Controller_inst.temp_buffer[130].sig_835.FeedThruLUT , 
         \Controller_inst.temp_buffer[131].sig_834.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[131] , 
         \Controller_inst.int_STM32_TX_Byte[130] , 
         \Controller_inst.temp_buffer[128].sig_837.FeedThruLUT , 
         \Controller_inst.temp_buffer[129].sig_836.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[129] , 
         \Controller_inst.int_STM32_TX_Byte[128] , 
         \Controller_inst.temp_buffer[126].sig_839.FeedThruLUT , 
         \Controller_inst.temp_buffer[127].sig_838.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[127] , 
         \Controller_inst.int_STM32_TX_Byte[126] , 
         \Controller_inst.temp_buffer[124].sig_841.FeedThruLUT , 
         \Controller_inst.temp_buffer[125].sig_840.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[125] , 
         \Controller_inst.int_STM32_TX_Byte[124] , 
         \Controller_inst.temp_buffer[122].sig_843.FeedThruLUT , 
         \Controller_inst.temp_buffer[123].sig_842.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[123] , 
         \Controller_inst.int_STM32_TX_Byte[122] , 
         \Controller_inst.temp_buffer[120].sig_845.FeedThruLUT , 
         \Controller_inst.temp_buffer[121].sig_844.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[121] , 
         \Controller_inst.int_STM32_TX_Byte[120] , 
         \Controller_inst.temp_buffer[119].sig_846.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[119] , 
         \Controller_inst.temp_buffer[117].sig_848.FeedThruLUT , 
         \Controller_inst.temp_buffer[118].sig_847.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[118] , 
         \Controller_inst.int_STM32_TX_Byte[117] , 
         \Controller_inst.temp_buffer[115].sig_850.FeedThruLUT , 
         \Controller_inst.temp_buffer[116].sig_849.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[116] , 
         \Controller_inst.int_STM32_TX_Byte[115] , 
         \Controller_inst.temp_buffer[113].sig_852.FeedThruLUT , 
         \Controller_inst.temp_buffer[114].sig_851.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[114] , 
         \Controller_inst.int_STM32_TX_Byte[113] , 
         \Controller_inst.temp_buffer[111].sig_854.FeedThruLUT , 
         \Controller_inst.temp_buffer[112].sig_853.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[112] , 
         \Controller_inst.int_STM32_TX_Byte[111] , 
         \Controller_inst.temp_buffer[109].sig_856.FeedThruLUT , 
         \Controller_inst.temp_buffer[110].sig_855.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[110] , 
         \Controller_inst.int_STM32_TX_Byte[109] , 
         \Controller_inst.temp_buffer[107].sig_858.FeedThruLUT , 
         \Controller_inst.temp_buffer[108].sig_857.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[108] , 
         \Controller_inst.int_STM32_TX_Byte[107] , 
         \Controller_inst.temp_buffer[105].sig_860.FeedThruLUT , 
         \Controller_inst.temp_buffer[106].sig_859.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[106] , 
         \Controller_inst.int_STM32_TX_Byte[105] , 
         \Controller_inst.temp_buffer[103].sig_862.FeedThruLUT , 
         \Controller_inst.temp_buffer[104].sig_861.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[104] , 
         \Controller_inst.int_STM32_TX_Byte[103] , 
         \Controller_inst.temp_buffer[101].sig_864.FeedThruLUT , 
         \Controller_inst.temp_buffer[102].sig_863.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[102] , 
         \Controller_inst.int_STM32_TX_Byte[101] , 
         \Controller_inst.temp_buffer[99].sig_866.FeedThruLUT , 
         \Controller_inst.temp_buffer[100].sig_865.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[100] , 
         \Controller_inst.int_STM32_TX_Byte[99] , 
         \Controller_inst.temp_buffer[97].sig_868.FeedThruLUT , 
         \Controller_inst.temp_buffer[98].sig_867.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[98] , 
         \Controller_inst.int_STM32_TX_Byte[97] , 
         \Controller_inst.temp_buffer[95].sig_870.FeedThruLUT , 
         \Controller_inst.temp_buffer[96].sig_869.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[96] , 
         \Controller_inst.int_STM32_TX_Byte[95] , 
         \Controller_inst.temp_buffer[93].sig_872.FeedThruLUT , 
         \Controller_inst.temp_buffer[94].sig_871.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[94] , 
         \Controller_inst.int_STM32_TX_Byte[93] , 
         \Controller_inst.temp_buffer[91].sig_874.FeedThruLUT , 
         \Controller_inst.temp_buffer[92].sig_873.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[92] , 
         \Controller_inst.int_STM32_TX_Byte[91] , 
         \Controller_inst.temp_buffer[89].sig_876.FeedThruLUT , 
         \Controller_inst.temp_buffer[90].sig_875.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[90] , 
         \Controller_inst.int_STM32_TX_Byte[89] , 
         \Controller_inst.temp_buffer[87].sig_878.FeedThruLUT , 
         \Controller_inst.temp_buffer[88].sig_877.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[88] , 
         \Controller_inst.int_STM32_TX_Byte[87] , 
         \Controller_inst.temp_buffer[85].sig_880.FeedThruLUT , 
         \Controller_inst.temp_buffer[86].sig_879.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[86] , 
         \Controller_inst.int_STM32_TX_Byte[85] , 
         \Controller_inst.temp_buffer[83].sig_882.FeedThruLUT , 
         \Controller_inst.temp_buffer[84].sig_881.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[84] , 
         \Controller_inst.int_STM32_TX_Byte[83] , 
         \Controller_inst.temp_buffer[81].sig_884.FeedThruLUT , 
         \Controller_inst.temp_buffer[82].sig_883.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[82] , 
         \Controller_inst.int_STM32_TX_Byte[81] , 
         \Controller_inst.temp_buffer[79].sig_886.FeedThruLUT , 
         \Controller_inst.temp_buffer[80].sig_885.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[80] , 
         \Controller_inst.int_STM32_TX_Byte[79] , 
         \Controller_inst.temp_buffer[77].sig_888.FeedThruLUT , 
         \Controller_inst.temp_buffer[78].sig_887.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[78] , 
         \Controller_inst.int_STM32_TX_Byte[77] , 
         \Controller_inst.temp_buffer[75].sig_890.FeedThruLUT , 
         \Controller_inst.temp_buffer[76].sig_889.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[76] , 
         \Controller_inst.int_STM32_TX_Byte[75] , 
         \Controller_inst.temp_buffer[73].sig_892.FeedThruLUT , 
         \Controller_inst.temp_buffer[74].sig_891.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[74] , 
         \Controller_inst.int_STM32_TX_Byte[73] , 
         \Controller_inst.temp_buffer[71].sig_895.FeedThruLUT , 
         \Controller_inst.temp_buffer[72].sig_893.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[72] , 
         \Controller_inst.int_STM32_TX_Byte[71] , 
         \Controller_inst.int_FIFO_Q[2].sig_898.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_896.FeedThruLUT , 
         \Controller_inst.temp_array[4][3] , 
         \Controller_inst.temp_array[4][2] , 
         \Controller_inst.temp_buffer[69].sig_899.FeedThruLUT , 
         \Controller_inst.temp_buffer[70].sig_897.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[70] , 
         \Controller_inst.int_STM32_TX_Byte[69] , 
         \Controller_inst.temp_buffer[59].sig_910.FeedThruLUT , 
         \Controller_inst.temp_buffer[68].sig_900.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[68] , 
         \Controller_inst.int_STM32_TX_Byte[59] , 
         \Controller_inst.temp_buffer[66].sig_902.FeedThruLUT , 
         \Controller_inst.temp_buffer[67].sig_901.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[67] , 
         \Controller_inst.int_STM32_TX_Byte[66] , 
         \Controller_inst.temp_buffer[64].sig_904.FeedThruLUT , 
         \Controller_inst.temp_buffer[65].sig_903.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[65] , 
         \Controller_inst.int_STM32_TX_Byte[64] , 
         \Controller_inst.temp_buffer[62].sig_906.FeedThruLUT , 
         \Controller_inst.temp_buffer[63].sig_905.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[63] , 
         \Controller_inst.int_STM32_TX_Byte[62] , 
         \Controller_inst.temp_buffer[60].sig_909.FeedThruLUT , 
         \Controller_inst.temp_buffer[61].sig_907.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[61] , 
         \Controller_inst.int_STM32_TX_Byte[60] , 
         \Controller_inst.int_FIFO_Q[1].sig_908.FeedThruLUT , 
         \Controller_inst.temp_array[4][1] , 
         \Controller_inst.temp_buffer[57].sig_912.FeedThruLUT , 
         \Controller_inst.temp_buffer[58].sig_911.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[58] , 
         \Controller_inst.int_STM32_TX_Byte[57] , 
         \Controller_inst.temp_buffer[55].sig_914.FeedThruLUT , 
         \Controller_inst.temp_buffer[56].sig_913.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[56] , 
         \Controller_inst.int_STM32_TX_Byte[55] , 
         \Controller_inst.temp_buffer[53].sig_916.FeedThruLUT , 
         \Controller_inst.temp_buffer[54].sig_915.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[54] , 
         \Controller_inst.int_STM32_TX_Byte[53] , 
         \Controller_inst.temp_buffer[51].sig_918.FeedThruLUT , 
         \Controller_inst.temp_buffer[52].sig_917.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[52] , 
         \Controller_inst.int_STM32_TX_Byte[51] , 
         \Controller_inst.temp_buffer[49].sig_920.FeedThruLUT , 
         \Controller_inst.temp_buffer[50].sig_919.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[50] , 
         \Controller_inst.int_STM32_TX_Byte[49] , 
         \Controller_inst.temp_buffer[47].sig_922.FeedThruLUT , 
         \Controller_inst.temp_buffer[48].sig_921.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[48] , 
         \Controller_inst.int_STM32_TX_Byte[47] , 
         \Controller_inst.temp_buffer[45].sig_924.FeedThruLUT , 
         \Controller_inst.temp_buffer[46].sig_923.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[46] , 
         \Controller_inst.int_STM32_TX_Byte[45] , 
         \Controller_inst.temp_buffer[43].sig_926.FeedThruLUT , 
         \Controller_inst.temp_buffer[44].sig_925.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[44] , 
         \Controller_inst.int_STM32_TX_Byte[43] , 
         \Controller_inst.temp_buffer[41].sig_928.FeedThruLUT , 
         \Controller_inst.temp_buffer[42].sig_927.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[42] , 
         \Controller_inst.int_STM32_TX_Byte[41] , 
         \Controller_inst.temp_buffer[39].sig_930.FeedThruLUT , 
         \Controller_inst.temp_buffer[40].sig_929.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[40] , 
         \Controller_inst.int_STM32_TX_Byte[39] , 
         \Controller_inst.temp_buffer[37].sig_932.FeedThruLUT , 
         \Controller_inst.temp_buffer[38].sig_931.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[38] , 
         \Controller_inst.int_STM32_TX_Byte[37] , 
         \Controller_inst.temp_buffer[35].sig_934.FeedThruLUT , 
         \Controller_inst.temp_buffer[36].sig_933.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[36] , 
         \Controller_inst.int_STM32_TX_Byte[35] , 
         \Controller_inst.temp_buffer[33].sig_936.FeedThruLUT , 
         \Controller_inst.temp_buffer[34].sig_935.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[34] , 
         \Controller_inst.int_STM32_TX_Byte[33] , 
         \Controller_inst.temp_buffer[31].sig_938.FeedThruLUT , 
         \Controller_inst.temp_buffer[32].sig_937.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[32] , 
         \Controller_inst.int_STM32_TX_Byte[31] , 
         \Controller_inst.temp_buffer[29].sig_940.FeedThruLUT , 
         \Controller_inst.temp_buffer[30].sig_939.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[30] , 
         \Controller_inst.int_STM32_TX_Byte[29] , 
         \Controller_inst.temp_buffer[27].sig_942.FeedThruLUT , 
         \Controller_inst.temp_buffer[28].sig_941.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[28] , 
         \Controller_inst.int_STM32_TX_Byte[27] , 
         \Controller_inst.temp_buffer[25].sig_944.FeedThruLUT , 
         \Controller_inst.temp_buffer[26].sig_943.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[26] , 
         \Controller_inst.int_STM32_TX_Byte[25] , 
         \Controller_inst.temp_buffer[23].sig_946.FeedThruLUT , 
         \Controller_inst.temp_buffer[24].sig_945.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[24] , 
         \Controller_inst.int_STM32_TX_Byte[23] , 
         \Controller_inst.temp_buffer[21].sig_948.FeedThruLUT , 
         \Controller_inst.temp_buffer[22].sig_947.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[22] , 
         \Controller_inst.int_STM32_TX_Byte[21] , 
         \Controller_inst.temp_buffer[19].sig_950.FeedThruLUT , 
         \Controller_inst.temp_buffer[20].sig_949.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[20] , 
         \Controller_inst.int_STM32_TX_Byte[19] , 
         \Controller_inst.temp_buffer[17].sig_952.FeedThruLUT , 
         \Controller_inst.temp_buffer[18].sig_951.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[18] , 
         \Controller_inst.int_STM32_TX_Byte[17] , 
         \Controller_inst.temp_buffer[15].sig_954.FeedThruLUT , 
         \Controller_inst.temp_buffer[16].sig_953.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[16] , 
         \Controller_inst.int_STM32_TX_Byte[15] , 
         \Controller_inst.temp_buffer[13].sig_956.FeedThruLUT , 
         \Controller_inst.temp_buffer[14].sig_955.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[14] , 
         \Controller_inst.int_STM32_TX_Byte[13] , 
         \Controller_inst.temp_buffer[11].sig_958.FeedThruLUT , 
         \Controller_inst.temp_buffer[12].sig_957.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[12] , 
         \Controller_inst.int_STM32_TX_Byte[11] , 
         \Controller_inst.temp_buffer[9].sig_960.FeedThruLUT , 
         \Controller_inst.temp_buffer[10].sig_959.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[10] , 
         \Controller_inst.int_STM32_TX_Byte[9] , 
         \Controller_inst.temp_buffer[7].sig_962.FeedThruLUT , 
         \Controller_inst.temp_buffer[8].sig_961.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[8] , 
         \Controller_inst.int_STM32_TX_Byte[7] , 
         \Controller_inst.temp_buffer[5].sig_964.FeedThruLUT , 
         \Controller_inst.temp_buffer[6].sig_963.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[6] , 
         \Controller_inst.int_STM32_TX_Byte[5] , 
         \Controller_inst.temp_buffer[3].sig_966.FeedThruLUT , 
         \Controller_inst.temp_buffer[4].sig_965.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[4] , 
         \Controller_inst.int_STM32_TX_Byte[3] , 
         \Controller_inst.temp_buffer[1].sig_968.FeedThruLUT , 
         \Controller_inst.temp_buffer[2].sig_967.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[2] , 
         \Controller_inst.int_STM32_TX_Byte[1] , 
         \Controller_inst.int_FIFO_Q[14].sig_970.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_969.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_972.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_971.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_974.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_973.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_976.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_975.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_978.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_977.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_980.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_979.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_982.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_981.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_985.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_984.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_987.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_986.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_989.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_988.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_991.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_990.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_993.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_992.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_995.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_994.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_997.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_996.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1000.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_999.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1002.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1001.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1004.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1003.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1006.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1005.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1008.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1007.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1010.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1009.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1012.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1011.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1015.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1014.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1017.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1016.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1019.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1018.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1021.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1020.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1023.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1022.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1025.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1024.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1027.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1026.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1030.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1029.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1032.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1031.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1034.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1033.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1036.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1035.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1038.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1037.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1040.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1039.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1042.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1041.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1045.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1044.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1047.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1046.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1049.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1048.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1051.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1050.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1053.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1052.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1055.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1054.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1057.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1056.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1060.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1059.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1062.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1061.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1064.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1063.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1066.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1065.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1068.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1067.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1070.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1069.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1072.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1071.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1075.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1074.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1077.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1076.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1079.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1078.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1081.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1080.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1083.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1082.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1085.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1084.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1087.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1086.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1090.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1089.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1092.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1091.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1094.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1093.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1096.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1095.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1098.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1097.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1100.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1099.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1102.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1101.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1105.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1104.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1107.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1106.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1109.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1108.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1111.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1110.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1113.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1112.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1115.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1114.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1117.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1116.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1120.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1119.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1122.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1121.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1124.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1123.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1126.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1125.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1128.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1127.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1130.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1129.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1132.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1131.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1135.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1134.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1137.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1136.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1139.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1138.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1141.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1140.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1143.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1142.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1145.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1144.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1147.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1146.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1150.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1149.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1152.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1151.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1154.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1153.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1156.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1155.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1158.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1157.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1160.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1159.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1162.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1161.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1165.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1164.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1167.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1166.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1169.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1168.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1171.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1170.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1173.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1172.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1175.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1174.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1177.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1176.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1179.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1182.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1180.FeedThruLUT , 
         \Controller_inst.temp_array[3][15] , 
         \Controller_inst.temp_array[3][14] , 
         \Controller_inst.int_FIFO_Q[14].sig_1181.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1185.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1183.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1211.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1184.FeedThruLUT , 
         \Controller_inst.temp_array[3][13] , 
         \Controller_inst.temp_array[3][12] , 
         \Controller_inst.int_FIFO_Q[10].sig_1187.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1186.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1189.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1188.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1191.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1190.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1193.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1192.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1195.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1194.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1198.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1197.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1200.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1199.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1202.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1201.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1204.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1203.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1206.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1205.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1208.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1207.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1210.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1209.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1214.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1213.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1216.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1215.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1218.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1217.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1220.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1219.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1222.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1221.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1224.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1223.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1226.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1225.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1229.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1228.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1231.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1230.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1233.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1232.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1235.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1234.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1237.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1236.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1239.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1238.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1241.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1240.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1244.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1243.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1246.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1245.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1248.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1247.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1250.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1249.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1252.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1251.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1254.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1253.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1256.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1255.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1259.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1258.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1261.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1260.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1263.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1262.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1265.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1264.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1267.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1266.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1269.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1268.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1271.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1270.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1274.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1273.FeedThruLUT , 
         \Controller_inst.temp_array[11][15] , 
         \Controller_inst.temp_array[11][14] , 
         \Controller_inst.int_FIFO_Q[10].sig_1277.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1275.FeedThruLUT , 
         \Controller_inst.temp_array[3][11] , 
         \Controller_inst.temp_array[3][10] , 
         \Controller_inst.int_FIFO_Q[12].sig_1278.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1276.FeedThruLUT , 
         \Controller_inst.temp_array[11][13] , 
         \Controller_inst.temp_array[11][12] , 
         \Controller_inst.int_FIFO_Q[8].sig_1281.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1279.FeedThruLUT , 
         \Controller_inst.temp_array[3][9] , 
         \Controller_inst.temp_array[3][8] , 
         \Controller_inst.int_FIFO_Q[10].sig_1282.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1280.FeedThruLUT , 
         \Controller_inst.temp_array[11][11] , 
         \Controller_inst.temp_array[11][10] , 
         \Controller_inst.int_FIFO_Q[6].sig_1297.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1283.FeedThruLUT , 
         \Controller_inst.temp_array[3][7] , 
         \Controller_inst.temp_array[3][6] , 
         \Controller_inst.int_FIFO_Q[8].sig_1285.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1284.FeedThruLUT , 
         \Controller_inst.temp_array[11][9] , 
         \Controller_inst.temp_array[11][8] , 
         \Controller_inst.int_FIFO_Q[6].sig_1287.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1286.FeedThruLUT , 
         \Controller_inst.temp_array[11][7] , 
         \Controller_inst.int_FIFO_Q[4].sig_1289.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1288.FeedThruLUT , 
         \Controller_inst.temp_array[11][5] , 
         \Controller_inst.int_FIFO_Q[2].sig_1291.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1290.FeedThruLUT , 
         \Controller_inst.temp_array[11][3] , 
         \Controller_inst.int_FIFO_Q[14].sig_1294.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1293.FeedThruLUT , 
         \Controller_inst.temp_array[10][15] , 
         \Controller_inst.temp_array[10][14] , 
         \Controller_inst.int_FIFO_Q[12].sig_1296.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1295.FeedThruLUT , 
         \Controller_inst.temp_array[10][13] , 
         \Controller_inst.temp_array[10][12] , 
         \Controller_inst.int_FIFO_Q[10].sig_1300.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1298.FeedThruLUT , 
         \Controller_inst.temp_array[10][11] , 
         \Controller_inst.temp_array[10][10] , 
         \Controller_inst.int_FIFO_Q[4].sig_1301.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1299.FeedThruLUT , 
         \Controller_inst.temp_array[3][5] , 
         \Controller_inst.temp_array[3][4] , 
         \Controller_inst.int_FIFO_Q[8].sig_1304.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1302.FeedThruLUT , 
         \Controller_inst.temp_array[10][9] , 
         \Controller_inst.temp_array[10][8] , 
         \Controller_inst.int_FIFO_Q[2].sig_1305.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1303.FeedThruLUT , 
         \Controller_inst.temp_array[3][3] , 
         \Controller_inst.temp_array[3][2] , 
         \Controller_inst.int_FIFO_Q[6].sig_1308.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1306.FeedThruLUT , 
         \Controller_inst.temp_array[10][7] , 
         \Controller_inst.temp_array[10][6] , 
         \Controller_inst.int_FIFO_Q[14].sig_1311.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1309.FeedThruLUT , 
         \Controller_inst.temp_array[2][15] , 
         \Controller_inst.temp_array[2][14] , 
         \Controller_inst.int_FIFO_Q[4].sig_1312.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1310.FeedThruLUT , 
         \Controller_inst.temp_array[10][5] , 
         \Controller_inst.temp_array[10][4] , 
         \Controller_inst.int_FIFO_Q[12].sig_1315.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1313.FeedThruLUT , 
         \Controller_inst.temp_array[2][13] , 
         \Controller_inst.temp_array[2][12] , 
         \Controller_inst.int_FIFO_Q[2].sig_1316.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1314.FeedThruLUT , 
         \Controller_inst.temp_array[10][3] , 
         \Controller_inst.temp_array[10][2] , 
         \Controller_inst.int_FIFO_Q[10].sig_1319.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1317.FeedThruLUT , 
         \Controller_inst.temp_array[2][11] , 
         \Controller_inst.temp_array[2][10] , 
         \Controller_inst.int_FIFO_Q[14].sig_1322.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1320.FeedThruLUT , 
         \Controller_inst.temp_array[9][15] , 
         \Controller_inst.temp_array[9][14] , 
         \Controller_inst.int_FIFO_Q[8].sig_1323.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1321.FeedThruLUT , 
         \Controller_inst.temp_array[2][9] , 
         \Controller_inst.temp_array[2][8] , 
         \Controller_inst.int_FIFO_Q[12].sig_1326.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1324.FeedThruLUT , 
         \Controller_inst.temp_array[9][13] , 
         \Controller_inst.temp_array[9][12] , 
         \Controller_inst.int_FIFO_Q[6].sig_1333.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1325.FeedThruLUT , 
         \Controller_inst.temp_array[2][7] , 
         \Controller_inst.temp_array[2][6] , 
         \Controller_inst.int_FIFO_Q[10].sig_1328.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1327.FeedThruLUT , 
         \Controller_inst.temp_array[9][11] , 
         \Controller_inst.temp_array[9][10] , 
         \Controller_inst.int_FIFO_Q[8].sig_1330.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1329.FeedThruLUT , 
         \Controller_inst.temp_array[9][9] , 
         \Controller_inst.temp_array[9][8] , 
         \Controller_inst.int_FIFO_Q[6].sig_1332.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1331.FeedThruLUT , 
         \Controller_inst.temp_array[9][7] , 
         \Controller_inst.temp_array[9][6] , 
         \Controller_inst.int_FIFO_Q[4].sig_1335.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1334.FeedThruLUT , 
         \Controller_inst.temp_array[2][5] , 
         \Controller_inst.temp_array[2][4] , 
         \Controller_inst.int_FIFO_Q[2].sig_1337.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1336.FeedThruLUT , 
         \Controller_inst.temp_array[2][3] , 
         \Controller_inst.temp_array[2][2] , 
         \Controller_inst.int_FIFO_Q[14].sig_1340.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1339.FeedThruLUT , 
         \Controller_inst.temp_array[1][15] , 
         \Controller_inst.temp_array[1][14] , 
         \Controller_inst.int_FIFO_Q[12].sig_1342.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1341.FeedThruLUT , 
         \Controller_inst.temp_array[1][13] , 
         \Controller_inst.temp_array[1][12] , 
         \Controller_inst.int_FIFO_Q[10].sig_1344.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1343.FeedThruLUT , 
         \Controller_inst.temp_array[1][11] , 
         \Controller_inst.temp_array[1][10] , 
         \Controller_inst.int_FIFO_Q[8].sig_1346.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1345.FeedThruLUT , 
         \Controller_inst.temp_array[1][9] , 
         \Controller_inst.temp_array[1][8] , 
         \Controller_inst.int_FIFO_Q[6].sig_1348.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1347.FeedThruLUT , 
         \Controller_inst.temp_array[1][7] , 
         \Controller_inst.temp_array[1][6] , 
         \Controller_inst.int_FIFO_Q[4].sig_1350.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1349.FeedThruLUT , 
         \Controller_inst.temp_array[1][5] , 
         \Controller_inst.temp_array[1][4] , 
         \Controller_inst.int_FIFO_Q[2].sig_1352.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1351.FeedThruLUT , 
         \Controller_inst.temp_array[1][3] , 
         \Controller_inst.temp_array[1][2] , \Controller_inst.n17_2[0] , 
         \Controller_inst.n5_adj_2617 , 
         \Controller_inst.temp_array[11][3].sig_1541.FeedThruLUT , 
         \Controller_inst.temp_array[11][5].sig_1354.FeedThruLUT , 
         \Controller_inst.temp_array[11][8].sig_1357.FeedThruLUT , 
         \Controller_inst.temp_array[11][7].sig_1356.FeedThruLUT , 
         \Controller_inst.temp_array[11][10].sig_1359.FeedThruLUT , 
         \Controller_inst.temp_array[11][9].sig_1358.FeedThruLUT , 
         \Controller_inst.temp_array[11][12].sig_1361.FeedThruLUT , 
         \Controller_inst.temp_array[11][11].sig_1360.FeedThruLUT , 
         \Controller_inst.temp_array[11][14].sig_1363.FeedThruLUT , 
         \Controller_inst.temp_array[11][13].sig_1362.FeedThruLUT , 
         \Controller_inst.temp_array[10][0].sig_1365.FeedThruLUT , 
         \Controller_inst.temp_array[11][15].sig_1364.FeedThruLUT , 
         \Controller_inst.temp_array[10][2].sig_1367.FeedThruLUT , 
         \Controller_inst.temp_array[10][1].sig_1366.FeedThruLUT , 
         \Controller_inst.temp_array[10][4].sig_1369.FeedThruLUT , 
         \Controller_inst.temp_array[10][3].sig_1368.FeedThruLUT , 
         \Controller_inst.temp_array[10][6].sig_1371.FeedThruLUT , 
         \Controller_inst.temp_array[10][5].sig_1370.FeedThruLUT , 
         \Controller_inst.temp_array[10][8].sig_1373.FeedThruLUT , 
         \Controller_inst.temp_array[10][7].sig_1372.FeedThruLUT , 
         \Controller_inst.temp_array[10][10].sig_1375.FeedThruLUT , 
         \Controller_inst.temp_array[10][9].sig_1374.FeedThruLUT , 
         \Controller_inst.temp_array[10][12].sig_1377.FeedThruLUT , 
         \Controller_inst.temp_array[10][11].sig_1376.FeedThruLUT , 
         \Controller_inst.temp_array[10][14].sig_1379.FeedThruLUT , 
         \Controller_inst.temp_array[10][13].sig_1378.FeedThruLUT , 
         \Controller_inst.temp_array[9][0].sig_1381.FeedThruLUT , 
         \Controller_inst.temp_array[10][15].sig_1380.FeedThruLUT , 
         \Controller_inst.temp_array[9][2].sig_1383.FeedThruLUT , 
         \Controller_inst.temp_array[9][1].sig_1382.FeedThruLUT , 
         \Controller_inst.temp_array[9][4].sig_1385.FeedThruLUT , 
         \Controller_inst.temp_array[9][3].sig_1384.FeedThruLUT , 
         \Controller_inst.temp_array[9][6].sig_1387.FeedThruLUT , 
         \Controller_inst.temp_array[9][5].sig_1386.FeedThruLUT , 
         \Controller_inst.temp_array[9][8].sig_1389.FeedThruLUT , 
         \Controller_inst.temp_array[9][7].sig_1388.FeedThruLUT , 
         \Controller_inst.temp_array[9][10].sig_1391.FeedThruLUT , 
         \Controller_inst.temp_array[9][9].sig_1390.FeedThruLUT , 
         \Controller_inst.temp_array[9][12].sig_1393.FeedThruLUT , 
         \Controller_inst.temp_array[9][11].sig_1392.FeedThruLUT , 
         \Controller_inst.temp_array[9][14].sig_1395.FeedThruLUT , 
         \Controller_inst.temp_array[9][13].sig_1394.FeedThruLUT , 
         \Controller_inst.temp_array[8][0].sig_1397.FeedThruLUT , 
         \Controller_inst.temp_array[9][15].sig_1396.FeedThruLUT , 
         \Controller_inst.temp_array[8][2].sig_1399.FeedThruLUT , 
         \Controller_inst.temp_array[8][1].sig_1398.FeedThruLUT , 
         \Controller_inst.temp_array[8][4].sig_1401.FeedThruLUT , 
         \Controller_inst.temp_array[8][3].sig_1400.FeedThruLUT , 
         \Controller_inst.temp_array[8][6].sig_1403.FeedThruLUT , 
         \Controller_inst.temp_array[8][5].sig_1402.FeedThruLUT , 
         \Controller_inst.temp_array[8][8].sig_1405.FeedThruLUT , 
         \Controller_inst.temp_array[8][7].sig_1404.FeedThruLUT , 
         \Controller_inst.temp_array[8][10].sig_1407.FeedThruLUT , 
         \Controller_inst.temp_array[8][9].sig_1406.FeedThruLUT , 
         \Controller_inst.temp_array[8][12].sig_1409.FeedThruLUT , 
         \Controller_inst.temp_array[8][11].sig_1408.FeedThruLUT , 
         \Controller_inst.temp_array[8][14].sig_1411.FeedThruLUT , 
         \Controller_inst.temp_array[8][13].sig_1410.FeedThruLUT , 
         \Controller_inst.temp_array[7][0].sig_1413.FeedThruLUT , 
         \Controller_inst.temp_array[8][15].sig_1412.FeedThruLUT , 
         \Controller_inst.temp_array[7][2].sig_1415.FeedThruLUT , 
         \Controller_inst.temp_array[7][1].sig_1414.FeedThruLUT , 
         \Controller_inst.temp_array[7][4].sig_1417.FeedThruLUT , 
         \Controller_inst.temp_array[7][3].sig_1416.FeedThruLUT , 
         \Controller_inst.temp_array[7][6].sig_1419.FeedThruLUT , 
         \Controller_inst.temp_array[7][5].sig_1418.FeedThruLUT , 
         \Controller_inst.temp_array[7][8].sig_1421.FeedThruLUT , 
         \Controller_inst.temp_array[7][7].sig_1420.FeedThruLUT , 
         \Controller_inst.temp_array[7][10].sig_1423.FeedThruLUT , 
         \Controller_inst.temp_array[7][9].sig_1422.FeedThruLUT , 
         \Controller_inst.temp_array[7][12].sig_1425.FeedThruLUT , 
         \Controller_inst.temp_array[7][11].sig_1424.FeedThruLUT , 
         \Controller_inst.temp_array[7][14].sig_1427.FeedThruLUT , 
         \Controller_inst.temp_array[7][13].sig_1426.FeedThruLUT , 
         \Controller_inst.temp_array[6][0].sig_1429.FeedThruLUT , 
         \Controller_inst.temp_array[7][15].sig_1428.FeedThruLUT , 
         \Controller_inst.temp_array[6][2].sig_1431.FeedThruLUT , 
         \Controller_inst.temp_array[6][1].sig_1430.FeedThruLUT , 
         \Controller_inst.temp_array[6][4].sig_1433.FeedThruLUT , 
         \Controller_inst.temp_array[6][3].sig_1432.FeedThruLUT , 
         \Controller_inst.temp_array[6][6].sig_1435.FeedThruLUT , 
         \Controller_inst.temp_array[6][5].sig_1434.FeedThruLUT , 
         \Controller_inst.temp_array[6][8].sig_1437.FeedThruLUT , 
         \Controller_inst.temp_array[6][7].sig_1436.FeedThruLUT , 
         \Controller_inst.temp_array[6][10].sig_1439.FeedThruLUT , 
         \Controller_inst.temp_array[6][9].sig_1438.FeedThruLUT , 
         \Controller_inst.temp_array[6][12].sig_1441.FeedThruLUT , 
         \Controller_inst.temp_array[6][11].sig_1440.FeedThruLUT , 
         \Controller_inst.temp_array[6][14].sig_1443.FeedThruLUT , 
         \Controller_inst.temp_array[6][13].sig_1442.FeedThruLUT , 
         \Controller_inst.temp_array[5][0].sig_1445.FeedThruLUT , 
         \Controller_inst.temp_array[6][15].sig_1444.FeedThruLUT , 
         \Controller_inst.temp_array[5][2].sig_1447.FeedThruLUT , 
         \Controller_inst.temp_array[5][1].sig_1446.FeedThruLUT , 
         \Controller_inst.temp_array[5][4].sig_1449.FeedThruLUT , 
         \Controller_inst.temp_array[5][3].sig_1448.FeedThruLUT , 
         \Controller_inst.temp_array[5][6].sig_1451.FeedThruLUT , 
         \Controller_inst.temp_array[5][5].sig_1450.FeedThruLUT , 
         \Controller_inst.temp_array[5][8].sig_1453.FeedThruLUT , 
         \Controller_inst.temp_array[5][7].sig_1452.FeedThruLUT , 
         \Controller_inst.temp_array[5][10].sig_1455.FeedThruLUT , 
         \Controller_inst.temp_array[5][9].sig_1454.FeedThruLUT , 
         \Controller_inst.temp_array[5][12].sig_1457.FeedThruLUT , 
         \Controller_inst.temp_array[5][11].sig_1456.FeedThruLUT , 
         \Controller_inst.temp_array[5][14].sig_1459.FeedThruLUT , 
         \Controller_inst.temp_array[5][13].sig_1458.FeedThruLUT , 
         \Controller_inst.temp_array[4][0].sig_1461.FeedThruLUT , 
         \Controller_inst.temp_array[5][15].sig_1460.FeedThruLUT , 
         \Controller_inst.temp_array[4][2].sig_1463.FeedThruLUT , 
         \Controller_inst.temp_array[4][1].sig_1462.FeedThruLUT , 
         \Controller_inst.temp_array[4][4].sig_1465.FeedThruLUT , 
         \Controller_inst.temp_array[4][3].sig_1464.FeedThruLUT , 
         \Controller_inst.temp_array[4][6].sig_1467.FeedThruLUT , 
         \Controller_inst.temp_array[4][5].sig_1466.FeedThruLUT , 
         \Controller_inst.temp_array[4][8].sig_1469.FeedThruLUT , 
         \Controller_inst.temp_array[4][7].sig_1468.FeedThruLUT , 
         \Controller_inst.temp_array[4][9].sig_1470.FeedThruLUT , 
         \Controller_inst.temp_array[4][11].sig_1472.FeedThruLUT , 
         \Controller_inst.temp_array[4][10].sig_1471.FeedThruLUT , 
         \Controller_inst.temp_array[4][13].sig_1474.FeedThruLUT , 
         \Controller_inst.temp_array[4][12].sig_1473.FeedThruLUT , 
         \Controller_inst.temp_array[4][15].sig_1476.FeedThruLUT , 
         \Controller_inst.temp_array[4][14].sig_1475.FeedThruLUT , 
         \Controller_inst.temp_array[3][1].sig_1478.FeedThruLUT , 
         \Controller_inst.temp_array[3][0].sig_1477.FeedThruLUT , 
         \Controller_inst.temp_array[3][3].sig_1480.FeedThruLUT , 
         \Controller_inst.temp_array[3][2].sig_1479.FeedThruLUT , 
         \Controller_inst.temp_array[3][5].sig_1482.FeedThruLUT , 
         \Controller_inst.temp_array[3][4].sig_1481.FeedThruLUT , 
         \Controller_inst.temp_array[3][7].sig_1484.FeedThruLUT , 
         \Controller_inst.temp_array[3][6].sig_1483.FeedThruLUT , 
         \Controller_inst.temp_array[3][9].sig_1486.FeedThruLUT , 
         \Controller_inst.temp_array[3][8].sig_1485.FeedThruLUT , 
         \Controller_inst.temp_array[3][11].sig_1488.FeedThruLUT , 
         \Controller_inst.temp_array[3][10].sig_1487.FeedThruLUT , 
         \Controller_inst.temp_array[3][13].sig_1490.FeedThruLUT , 
         \Controller_inst.temp_array[3][12].sig_1489.FeedThruLUT , 
         \Controller_inst.temp_array[3][15].sig_1492.FeedThruLUT , 
         \Controller_inst.temp_array[3][14].sig_1491.FeedThruLUT , 
         \Controller_inst.temp_array[2][1].sig_1494.FeedThruLUT , 
         \Controller_inst.temp_array[2][0].sig_1493.FeedThruLUT , 
         \Controller_inst.temp_array[2][3].sig_1496.FeedThruLUT , 
         \Controller_inst.temp_array[2][2].sig_1495.FeedThruLUT , 
         \Controller_inst.temp_array[2][5].sig_1498.FeedThruLUT , 
         \Controller_inst.temp_array[2][4].sig_1497.FeedThruLUT , 
         \Controller_inst.temp_array[2][7].sig_1500.FeedThruLUT , 
         \Controller_inst.temp_array[2][6].sig_1499.FeedThruLUT , 
         \Controller_inst.temp_array[2][9].sig_1502.FeedThruLUT , 
         \Controller_inst.temp_array[2][8].sig_1501.FeedThruLUT , 
         \Controller_inst.temp_array[2][11].sig_1504.FeedThruLUT , 
         \Controller_inst.temp_array[2][10].sig_1503.FeedThruLUT , 
         \Controller_inst.temp_array[2][13].sig_1506.FeedThruLUT , 
         \Controller_inst.temp_array[2][12].sig_1505.FeedThruLUT , 
         \Controller_inst.temp_array[2][15].sig_1508.FeedThruLUT , 
         \Controller_inst.temp_array[2][14].sig_1507.FeedThruLUT , 
         \Controller_inst.temp_array[1][1].sig_1510.FeedThruLUT , 
         \Controller_inst.temp_array[1][0].sig_1509.FeedThruLUT , 
         \Controller_inst.temp_array[1][3].sig_1512.FeedThruLUT , 
         \Controller_inst.temp_array[1][2].sig_1511.FeedThruLUT , 
         \Controller_inst.temp_array[1][5].sig_1514.FeedThruLUT , 
         \Controller_inst.temp_array[1][4].sig_1513.FeedThruLUT , 
         \Controller_inst.temp_array[1][7].sig_1516.FeedThruLUT , 
         \Controller_inst.temp_array[1][6].sig_1515.FeedThruLUT , 
         \Controller_inst.temp_array[1][9].sig_1518.FeedThruLUT , 
         \Controller_inst.temp_array[1][8].sig_1517.FeedThruLUT , 
         \Controller_inst.temp_array[1][11].sig_1520.FeedThruLUT , 
         \Controller_inst.temp_array[1][10].sig_1519.FeedThruLUT , 
         \Controller_inst.temp_array[1][13].sig_1522.FeedThruLUT , 
         \Controller_inst.temp_array[1][12].sig_1521.FeedThruLUT , 
         \Controller_inst.temp_array[1][15].sig_1524.FeedThruLUT , 
         \Controller_inst.temp_array[1][14].sig_1523.FeedThruLUT , 
         \Controller_inst.temp_array[0][1].sig_1526.FeedThruLUT , 
         \Controller_inst.temp_array[0][0].sig_1525.FeedThruLUT , 
         \Controller_inst.temp_array[0][3].sig_1528.FeedThruLUT , 
         \Controller_inst.temp_array[0][2].sig_1527.FeedThruLUT , 
         \Controller_inst.temp_array[0][5].sig_1530.FeedThruLUT , 
         \Controller_inst.temp_array[0][4].sig_1529.FeedThruLUT , 
         \Controller_inst.temp_array[0][7].sig_1532.FeedThruLUT , 
         \Controller_inst.temp_array[0][6].sig_1531.FeedThruLUT , 
         \Controller_inst.temp_array[0][9].sig_1534.FeedThruLUT , 
         \Controller_inst.temp_array[0][8].sig_1533.FeedThruLUT , 
         \Controller_inst.temp_array[0][11].sig_1536.FeedThruLUT , 
         \Controller_inst.temp_array[0][10].sig_1535.FeedThruLUT , 
         \Controller_inst.temp_array[0][10] , 
         \Controller_inst.temp_array[0][13].sig_1538.FeedThruLUT , 
         \Controller_inst.temp_array[0][12].sig_1537.FeedThruLUT , 
         \Controller_inst.temp_array[0][15].sig_1540.FeedThruLUT , 
         \Controller_inst.temp_array[0][14].sig_1539.FeedThruLUT , 
         \Controller_inst.RGB2_OUT_c_N_2564 , RGB2_OUT_c, 
         \Controller_inst.n14428 , \Controller_inst.n14431 , 
         \channel_array[0][15] , \channel_array[0][11] , 
         \Controller_inst.n14429 , \Controller_inst.n14430 , 
         \channel_array[0][14] , \channel_array[0][13] , 
         \Controller_inst.n14426 , \Controller_inst.n14427 , 
         \channel_array[32][14] , \channel_array[32][15] , n21374, n21375, 
         n13905, n13844, n21373, n22816, n13906, 
         \Controller_inst.int_RHD_TX_Byte[1] , 
         \Controller_inst.int_RHD_TX_Byte[2] , n21376, n21377, n13849, n22789, 
         n13904, \Controller_inst.int_RHD_TX_Byte[3] , 
         \Controller_inst.int_RHD_TX_Byte[4] , \Controller_inst.n9580[5] , 
         n22787, n13854, \Controller_inst.int_RHD_TX_Byte[5] , n24466, n24778, 
         n15, n24463, n22796, n22794, n15_adj_2815, n24775, 
         \Controller_inst.int_RHD_TX_Byte[8] , 
         \Controller_inst.int_RHD_TX_Byte[9] , n22736, n13869, n22848, n24520, 
         n42, n13903, \Controller_inst.int_RHD_TX_Byte[10] , 
         \Controller_inst.int_RHD_TX_Byte[11] , n24664, n24052, n22800, n22799, 
         n24661, n30, n22798, n24049, \Controller_inst.int_RHD_TX_Byte[12] , 
         \Controller_inst.int_RHD_TX_Byte[13] , n24646, n24652, n22824, n22823, 
         n24643, n22820, n24649, n30_adj_2821, 
         \Controller_inst.int_RHD_TX_Byte[14] , 
         \Controller_inst.int_RHD_TX_Byte[15] , 
         \Controller_inst.n167_adj_2806[3] , 
         \Controller_inst.n167_adj_2806[2] , 
         \Controller_inst.n167_adj_2806[5] , 
         \Controller_inst.n167_adj_2806[4] , 
         \Controller_inst.n167_adj_2806[7] , 
         \Controller_inst.n167_adj_2806[6] , 
         \Controller_inst.n167_adj_2806[9] , 
         \Controller_inst.n167_adj_2806[8] , 
         \Controller_inst.n167_adj_2806[11] , 
         \Controller_inst.n167_adj_2806[10] , 
         \Controller_inst.n167_adj_2806[13] , 
         \Controller_inst.n167_adj_2806[12] , 
         \Controller_inst.n167_adj_2806[15] , 
         \Controller_inst.n167_adj_2806[14] , 
         \Controller_inst.n167_adj_2806[17] , 
         \Controller_inst.n167_adj_2806[16] , 
         \Controller_inst.n167_adj_2806[19] , 
         \Controller_inst.n167_adj_2806[18] , 
         \Controller_inst.n167_adj_2806[21] , 
         \Controller_inst.n167_adj_2806[20] , 
         \Controller_inst.n167_adj_2806[23] , 
         \Controller_inst.n167_adj_2806[22] , 
         \Controller_inst.n167_adj_2806[25] , 
         \Controller_inst.n167_adj_2806[24] , 
         \Controller_inst.n167_adj_2806[27] , 
         \Controller_inst.n167_adj_2806[26] , 
         \Controller_inst.n167_adj_2806[29] , 
         \Controller_inst.n167_adj_2806[28] , 
         \Controller_inst.n167_adj_2806[31] , 
         \Controller_inst.n167_adj_2806[30] , \Controller_inst.n14424 , 
         \Controller_inst.n14425 , \channel_array[32][11] , 
         \channel_array[32][13] , \Controller_inst.n167_adj_2807[4] , 
         \Controller_inst.n167_adj_2807[3] , 
         \Controller_inst.n167_adj_2807[7] , 
         \Controller_inst.n167_adj_2807[6] , 
         \Controller_inst.n167_adj_2807[9] , 
         \Controller_inst.n167_adj_2807[8] , 
         \Controller_inst.n167_adj_2807[11] , 
         \Controller_inst.n167_adj_2807[10] , 
         \Controller_inst.n167_adj_2807[13] , 
         \Controller_inst.n167_adj_2807[12] , 
         \Controller_inst.n167_adj_2807[15] , 
         \Controller_inst.n167_adj_2807[14] , 
         \Controller_inst.n167_adj_2807[17] , 
         \Controller_inst.n167_adj_2807[16] , 
         \Controller_inst.n167_adj_2807[19] , 
         \Controller_inst.n167_adj_2807[18] , 
         \Controller_inst.n167_adj_2807[21] , 
         \Controller_inst.n167_adj_2807[20] , 
         \Controller_inst.n167_adj_2807[23] , 
         \Controller_inst.n167_adj_2807[22] , 
         \Controller_inst.n167_adj_2807[25] , 
         \Controller_inst.n167_adj_2807[24] , 
         \Controller_inst.n167_adj_2807[27] , 
         \Controller_inst.n167_adj_2807[26] , 
         \Controller_inst.n167_adj_2807[29] , 
         \Controller_inst.n167_adj_2807[28] , 
         \Controller_inst.n167_adj_2807[31] , 
         \Controller_inst.n167_adj_2807[30] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n2606[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n13652 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57_2[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57_2[9] , 
         \Controller_inst.n2606[1] , \Controller_inst.n15028 , 
         \Controller_inst.w_Master_Ready , 
         \Controller_inst.SPI_Master_CS_STM32_1.n13612 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57_2[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57_2[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57_2[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57_2[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57_2[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57_2[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57_2[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n12367 , 
         \Controller_inst.n2606[0] , \Controller_inst.n88 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[5] , 
         \Controller_inst.int_STM32_TX_Byte[0].sig_1542.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_DV , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[0] , 
         \Controller_inst.int_STM32_TX_DV.sig_1543.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14414 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15363 , 
         \Controller_inst.int_STM32_TX_Byte[510].sig_1545.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[511].sig_1544.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[511] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[510] , 
         \Controller_inst.int_STM32_TX_Byte[508].sig_1547.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[509].sig_1546.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[509] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[508] , 
         \Controller_inst.int_STM32_TX_Byte[506].sig_1549.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[507].sig_1548.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[507] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[506] , 
         \Controller_inst.int_STM32_TX_Byte[504].sig_1551.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[505].sig_1550.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[505] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[504] , 
         \Controller_inst.int_STM32_TX_Byte[502].sig_1553.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[503].sig_1552.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[503] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[502] , 
         \Controller_inst.int_STM32_TX_Byte[500].sig_1555.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[501].sig_1554.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[501] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[500] , 
         \Controller_inst.int_STM32_TX_Byte[498].sig_1557.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[499].sig_1556.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[499] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[498] , 
         \Controller_inst.int_STM32_TX_Byte[496].sig_1559.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[497].sig_1558.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[497] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[496] , 
         \Controller_inst.int_STM32_TX_Byte[494].sig_1561.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[495].sig_1560.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[495] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[494] , 
         \Controller_inst.int_STM32_TX_Byte[492].sig_1563.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[493].sig_1562.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[493] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[492] , 
         \Controller_inst.int_STM32_TX_Byte[490].sig_1565.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[491].sig_1564.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[491] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[490] , 
         \Controller_inst.int_STM32_TX_Byte[488].sig_1567.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[489].sig_1566.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[489] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[488] , 
         \Controller_inst.int_STM32_TX_Byte[487].sig_1568.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[487] , 
         \Controller_inst.int_STM32_TX_Byte[486].sig_1569.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[486] , 
         \Controller_inst.int_STM32_TX_Byte[481].sig_1574.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[485].sig_1570.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[485] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[481] , 
         \Controller_inst.int_STM32_TX_Byte[483].sig_1572.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[484].sig_1571.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[484] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[483] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20704 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1843[0] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] , 
         \Controller_inst.n18 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge , 
         \Controller_inst.int_STM32_TX_Byte[482].sig_1573.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[482] , 
         \Controller_inst.int_STM32_TX_Byte[479].sig_1576.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[480].sig_1575.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[480] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[479] , 
         \Controller_inst.int_STM32_TX_Byte[477].sig_1578.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[478].sig_1577.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[478] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[477] , 
         \Controller_inst.int_STM32_TX_Byte[475].sig_1580.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[476].sig_1579.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[476] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[475] , 
         \Controller_inst.int_STM32_TX_Byte[430].sig_1625.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[474].sig_1581.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[474] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[430] , 
         \Controller_inst.int_STM32_TX_Byte[472].sig_1583.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[473].sig_1582.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[473] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[472] , 
         \Controller_inst.int_STM32_TX_Byte[466].sig_1589.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[471].sig_1584.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[471] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[466] , 
         \Controller_inst.int_STM32_TX_Byte[469].sig_1586.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[470].sig_1585.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[470] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[469] , 
         \Controller_inst.int_STM32_TX_Byte[467].sig_1588.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[468].sig_1587.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[468] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[467] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14400 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14402 , 
         \Controller_inst.int_STM32_TX_Byte[465].sig_1590.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[465] , 
         \Controller_inst.int_STM32_TX_Byte[463].sig_1592.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[464].sig_1591.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[464] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[463] , 
         \Controller_inst.int_STM32_TX_Byte[461].sig_1594.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[462].sig_1593.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[462] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[461] , 
         \Controller_inst.int_STM32_TX_Byte[459].sig_1596.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[460].sig_1595.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[460] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[459] , 
         \Controller_inst.int_STM32_TX_Byte[457].sig_1598.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[458].sig_1597.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[458] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[457] , 
         \Controller_inst.int_STM32_TX_Byte[455].sig_1600.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[456].sig_1599.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[456] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[455] , 
         \Controller_inst.int_STM32_TX_Byte[454].sig_1601.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[454] , 
         \Controller_inst.int_STM32_TX_Byte[453].sig_1602.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[453] , 
         \Controller_inst.int_STM32_TX_Byte[441].sig_1614.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[452].sig_1603.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[452] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[441] , 
         \Controller_inst.int_STM32_TX_Byte[450].sig_1605.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[451].sig_1604.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[451] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[450] , 
         \Controller_inst.int_STM32_TX_Byte[449].sig_1606.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[449] , 
         \Controller_inst.int_STM32_TX_Byte[447].sig_1608.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[448].sig_1607.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[448] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[447] , 
         \Controller_inst.int_STM32_TX_Byte[445].sig_1610.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[446].sig_1609.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[446] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[445] , 
         \Controller_inst.int_STM32_TX_Byte[442].sig_1613.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[444].sig_1611.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[444] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[442] , 
         \Controller_inst.int_STM32_TX_Byte[443].sig_1612.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[443] , 
         \Controller_inst.int_STM32_TX_Byte[439].sig_1616.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[440].sig_1615.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[440] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[439] , 
         \Controller_inst.int_STM32_TX_Byte[437].sig_1618.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[438].sig_1617.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[438] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[437] , 
         \Controller_inst.int_STM32_TX_Byte[435].sig_1620.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[436].sig_1619.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[436] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[435] , 
         \Controller_inst.int_STM32_TX_Byte[434].sig_1621.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[434] , 
         \Controller_inst.int_STM32_TX_Byte[433].sig_1622.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[433] , 
         \Controller_inst.int_STM32_TX_Byte[216].sig_1840.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[432].sig_1623.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[432] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[216] , 
         \Controller_inst.int_STM32_TX_Byte[431].sig_1624.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[431] , 
         \Controller_inst.int_STM32_TX_Byte[429].sig_1626.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[429] , 
         \Controller_inst.int_STM32_TX_Byte[427].sig_1628.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[428].sig_1627.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[428] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[427] , 
         \Controller_inst.int_STM32_TX_Byte[425].sig_1630.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[426].sig_1629.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[426] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[425] , 
         \Controller_inst.int_STM32_TX_Byte[423].sig_1632.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[424].sig_1631.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[424] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[423] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14412 , 
         \Controller_inst.int_STM32_TX_Byte[422].sig_1633.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[422] , 
         \Controller_inst.int_STM32_TX_Byte[421].sig_1634.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[421] , 
         \Controller_inst.int_STM32_TX_Byte[420].sig_1635.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[420] , 
         \Controller_inst.int_STM32_TX_Byte[419].sig_1636.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[419] , 
         \Controller_inst.int_STM32_TX_Byte[418].sig_1637.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[418] , 
         \Controller_inst.int_STM32_TX_Byte[417].sig_1638.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[417] , 
         \Controller_inst.int_STM32_TX_Byte[415].sig_1640.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[416].sig_1639.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[416] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[415] , 
         \Controller_inst.int_STM32_TX_Byte[413].sig_1642.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[414].sig_1641.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[414] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[413] , 
         \Controller_inst.int_STM32_TX_Byte[334].sig_1722.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[412].sig_1643.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[412] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[334] , 
         \Controller_inst.int_STM32_TX_Byte[410].sig_1645.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[411].sig_1644.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[411] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[410] , 
         \Controller_inst.int_STM32_TX_Byte[409].sig_1646.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[409] , 
         \Controller_inst.int_STM32_TX_Byte[407].sig_1648.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[408].sig_1647.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[408] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[407] , 
         \Controller_inst.int_STM32_TX_Byte[405].sig_1650.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[406].sig_1649.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[406] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[405] , 
         \Controller_inst.int_STM32_TX_Byte[403].sig_1652.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[404].sig_1651.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[404] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[403] , 
         \Controller_inst.int_STM32_TX_Byte[401].sig_1654.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[402].sig_1653.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[402] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[401] , 
         \Controller_inst.int_STM32_TX_Byte[399].sig_1656.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[400].sig_1655.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[400] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[399] , 
         \Controller_inst.int_STM32_TX_Byte[397].sig_1658.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[398].sig_1657.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[398] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[397] , 
         \Controller_inst.int_STM32_TX_Byte[395].sig_1660.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[396].sig_1659.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[396] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[395] , 
         \Controller_inst.int_STM32_TX_Byte[393].sig_1662.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[394].sig_1661.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[394] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[393] , 
         \Controller_inst.int_STM32_TX_Byte[391].sig_1664.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[392].sig_1663.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[392] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[391] , 
         \Controller_inst.int_STM32_TX_Byte[389].sig_1666.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[390].sig_1665.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[390] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[389] , 
         \Controller_inst.int_STM32_TX_Byte[387].sig_1668.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[388].sig_1667.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[388] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[387] , 
         \Controller_inst.int_STM32_TX_Byte[385].sig_1670.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[386].sig_1669.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[386] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[385] , 
         \Controller_inst.int_STM32_TX_Byte[383].sig_1672.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[384].sig_1671.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[384] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[383] , 
         \Controller_inst.int_STM32_TX_Byte[381].sig_1674.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[382].sig_1673.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[382] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[381] , 
         \Controller_inst.int_STM32_TX_Byte[379].sig_1676.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[380].sig_1675.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[380] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[379] , 
         \Controller_inst.int_STM32_TX_Byte[377].sig_1678.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[378].sig_1677.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[378] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[377] , 
         \Controller_inst.int_STM32_TX_Byte[375].sig_1680.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[376].sig_1679.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[376] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[375] , 
         \Controller_inst.int_STM32_TX_Byte[373].sig_1682.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[374].sig_1681.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[374] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[373] , 
         \Controller_inst.int_STM32_TX_Byte[371].sig_1684.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[372].sig_1683.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[372] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[371] , 
         \Controller_inst.int_STM32_TX_Byte[369].sig_1686.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[370].sig_1685.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[370] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[369] , 
         \Controller_inst.int_STM32_TX_Byte[367].sig_1688.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[368].sig_1687.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[368] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[367] , 
         \Controller_inst.int_STM32_TX_Byte[365].sig_1690.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[366].sig_1689.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[366] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[365] , 
         \Controller_inst.int_STM32_TX_Byte[363].sig_1692.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[364].sig_1691.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[364] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[363] , 
         \Controller_inst.int_STM32_TX_Byte[361].sig_1694.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[362].sig_1693.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[362] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[361] , 
         \Controller_inst.int_STM32_TX_Byte[359].sig_1696.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[360].sig_1695.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[360] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[359] , 
         \Controller_inst.int_STM32_TX_Byte[357].sig_1698.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[358].sig_1697.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[358] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[357] , 
         \Controller_inst.int_STM32_TX_Byte[355].sig_1700.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[356].sig_1699.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[356] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[355] , 
         \Controller_inst.int_STM32_TX_Byte[353].sig_1702.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[354].sig_1701.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[354] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[353] , 
         \Controller_inst.int_STM32_TX_Byte[351].sig_1704.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[352].sig_1703.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[352] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[351] , 
         \Controller_inst.int_STM32_TX_Byte[349].sig_1706.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[350].sig_1705.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[350] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[349] , 
         \Controller_inst.int_STM32_TX_Byte[347].sig_1708.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[348].sig_1707.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[348] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[347] , 
         \Controller_inst.int_STM32_TX_Byte[345].sig_1710.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[346].sig_1709.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[346] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[345] , 
         \Controller_inst.int_STM32_TX_Byte[343].sig_1712.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[344].sig_1711.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[344] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[343] , 
         \Controller_inst.int_STM32_TX_Byte[341].sig_1714.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[342].sig_1713.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[342] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[341] , 
         \Controller_inst.int_STM32_TX_Byte[339].sig_1716.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[340].sig_1715.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[340] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[339] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_1717.FeedThruLUT 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk , 
         int_STM32_SPI_Clk, \Controller_inst.n19_adj_2618 , 
         \Controller_inst.int_STM32_TX_Byte[337].sig_1719.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[338].sig_1718.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[338] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[337] , 
         \Controller_inst.int_STM32_TX_Byte[335].sig_1721.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[336].sig_1720.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[336] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[335] , 
         \Controller_inst.int_STM32_TX_Byte[333].sig_1723.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[333] , 
         \Controller_inst.int_STM32_TX_Byte[331].sig_1725.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[332].sig_1724.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[332] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[331] , 
         \Controller_inst.int_STM32_TX_Byte[329].sig_1727.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[330].sig_1726.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[330] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[329] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14391 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14398 , 
         \Controller_inst.int_STM32_TX_Byte[327].sig_1729.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[328].sig_1728.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[328] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[327] , 
         \Controller_inst.int_STM32_TX_Byte[325].sig_1731.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[326].sig_1730.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[326] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[325] , 
         \Controller_inst.int_STM32_TX_Byte[323].sig_1733.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[324].sig_1732.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[324] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[323] , 
         \Controller_inst.int_STM32_TX_Byte[321].sig_1735.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[322].sig_1734.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[322] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[321] , 
         \Controller_inst.int_STM32_TX_Byte[319].sig_1737.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[320].sig_1736.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[320] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[319] , 
         \Controller_inst.int_STM32_TX_Byte[317].sig_1739.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[318].sig_1738.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[318] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[317] , 
         \Controller_inst.int_STM32_TX_Byte[315].sig_1741.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[316].sig_1740.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[316] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[315] , 
         \Controller_inst.int_STM32_TX_Byte[313].sig_1743.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[314].sig_1742.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[314] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[313] , 
         \Controller_inst.int_STM32_TX_Byte[311].sig_1745.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[312].sig_1744.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[312] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[311] , 
         \Controller_inst.int_STM32_TX_Byte[309].sig_1747.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[310].sig_1746.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[310] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[309] , 
         \Controller_inst.int_STM32_TX_Byte[307].sig_1749.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[308].sig_1748.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[308] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[307] , 
         \Controller_inst.int_STM32_TX_Byte[305].sig_1751.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[306].sig_1750.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[306] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[305] , 
         \Controller_inst.int_STM32_TX_Byte[303].sig_1753.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[304].sig_1752.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[304] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[303] , 
         \Controller_inst.int_STM32_TX_Byte[301].sig_1755.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[302].sig_1754.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[302] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[301] , 
         \Controller_inst.int_STM32_TX_Byte[299].sig_1757.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[300].sig_1756.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[300] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[299] , 
         \Controller_inst.int_STM32_TX_Byte[297].sig_1759.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[298].sig_1758.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[298] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[297] , 
         \Controller_inst.int_STM32_TX_Byte[295].sig_1761.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[296].sig_1760.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[296] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[295] , 
         \Controller_inst.int_STM32_TX_Byte[293].sig_1763.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[294].sig_1762.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[294] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[293] , 
         \Controller_inst.int_STM32_TX_Byte[291].sig_1765.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[292].sig_1764.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[292] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[291] , 
         \Controller_inst.int_STM32_TX_Byte[289].sig_1767.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[290].sig_1766.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[290] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[289] , 
         \Controller_inst.int_STM32_TX_Byte[287].sig_1769.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[288].sig_1768.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[288] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[287] , 
         \Controller_inst.int_STM32_TX_Byte[285].sig_1771.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[286].sig_1770.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[286] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[285] , 
         \Controller_inst.int_STM32_TX_Byte[283].sig_1773.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[284].sig_1772.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[284] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[283] , 
         \Controller_inst.int_STM32_TX_Byte[281].sig_1775.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[282].sig_1774.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[282] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[281] , 
         \Controller_inst.int_STM32_TX_Byte[279].sig_1777.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[280].sig_1776.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[280] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[279] , 
         \Controller_inst.int_STM32_TX_Byte[277].sig_1779.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[278].sig_1778.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[278] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[277] , 
         \Controller_inst.int_STM32_TX_Byte[275].sig_1781.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[276].sig_1780.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[276] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[275] , 
         \Controller_inst.int_STM32_TX_Byte[273].sig_1783.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[274].sig_1782.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[274] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[273] , 
         \Controller_inst.int_STM32_TX_Byte[271].sig_1785.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[272].sig_1784.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[272] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[271] , 
         \Controller_inst.int_STM32_TX_Byte[269].sig_1787.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[270].sig_1786.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[270] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[269] , 
         \Controller_inst.int_STM32_TX_Byte[267].sig_1789.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[268].sig_1788.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[268] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[267] , 
         \Controller_inst.int_STM32_TX_Byte[265].sig_1791.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[266].sig_1790.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[266] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[265] , 
         \Controller_inst.int_STM32_TX_Byte[263].sig_1793.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[264].sig_1792.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[264] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[263] , 
         \Controller_inst.int_STM32_TX_Byte[261].sig_1795.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[262].sig_1794.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[262] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[261] , 
         \Controller_inst.int_STM32_TX_Byte[259].sig_1797.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[260].sig_1796.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[260] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[259] , 
         \Controller_inst.int_STM32_TX_Byte[257].sig_1799.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[258].sig_1798.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[258] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[257] , 
         \Controller_inst.int_STM32_TX_Byte[255].sig_1801.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[256].sig_1800.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[256] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[255] , 
         \Controller_inst.int_STM32_TX_Byte[253].sig_1803.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[254].sig_1802.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[254] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[253] , 
         \Controller_inst.int_STM32_TX_Byte[251].sig_1805.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[252].sig_1804.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[252] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[251] , 
         \Controller_inst.int_STM32_TX_Byte[249].sig_1807.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[250].sig_1806.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[250] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[249] , 
         \Controller_inst.int_STM32_TX_Byte[247].sig_1809.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[248].sig_1808.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[248] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[247] , 
         \Controller_inst.int_STM32_TX_Byte[245].sig_1811.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[246].sig_1810.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[246] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[245] , 
         \Controller_inst.int_STM32_TX_Byte[243].sig_1813.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[244].sig_1812.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[244] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[243] , 
         \Controller_inst.int_STM32_TX_Byte[241].sig_1815.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[242].sig_1814.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[242] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[241] , 
         \Controller_inst.int_STM32_TX_Byte[239].sig_1817.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[240].sig_1816.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[240] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[239] , 
         \Controller_inst.int_STM32_TX_Byte[237].sig_1819.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[238].sig_1818.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[238] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[237] , 
         \Controller_inst.int_STM32_TX_Byte[235].sig_1821.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[236].sig_1820.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[236] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[235] , 
         \Controller_inst.int_STM32_TX_Byte[233].sig_1823.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[234].sig_1822.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[234] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[233] , 
         \Controller_inst.int_STM32_TX_Byte[231].sig_1825.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[232].sig_1824.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[232] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[231] , 
         \Controller_inst.int_STM32_TX_Byte[229].sig_1827.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[230].sig_1826.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[230] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[229] , 
         \Controller_inst.int_STM32_TX_Byte[227].sig_1829.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[228].sig_1828.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[228] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[227] , 
         \Controller_inst.int_STM32_TX_Byte[225].sig_1831.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[226].sig_1830.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[226] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[225] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15376 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n12354 , 
         \Controller_inst.int_STM32_TX_Byte[223].sig_1833.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[224].sig_1832.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[224] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[223] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14408 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14410 , 
         \Controller_inst.int_STM32_TX_Byte[221].sig_1835.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[222].sig_1834.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[222] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[221] , 
         \Controller_inst.int_STM32_TX_Byte[219].sig_1837.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[220].sig_1836.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[220] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[219] , 
         \Controller_inst.int_STM32_TX_Byte[218].sig_1838.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[218] , 
         \Controller_inst.int_STM32_TX_Byte[217].sig_1839.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[217] , 
         \Controller_inst.int_STM32_TX_Byte[215].sig_1841.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[215] , 
         \Controller_inst.int_STM32_TX_Byte[213].sig_1843.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[214].sig_1842.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[214] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[213] , 
         \Controller_inst.int_STM32_TX_Byte[212].sig_1844.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[212] , 
         \Controller_inst.int_STM32_TX_Byte[211].sig_1845.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[211] , 
         \Controller_inst.int_STM32_TX_Byte[209].sig_1847.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[210].sig_1846.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[210] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[209] , 
         \Controller_inst.int_STM32_TX_Byte[207].sig_1849.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[208].sig_1848.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[208] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[207] , 
         \Controller_inst.int_STM32_TX_Byte[205].sig_1851.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[206].sig_1850.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[206] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[205] , 
         \Controller_inst.int_STM32_TX_Byte[203].sig_1853.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[204].sig_1852.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[204] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[203] , 
         \Controller_inst.int_STM32_TX_Byte[201].sig_1855.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[202].sig_1854.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[202] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[201] , 
         \Controller_inst.int_STM32_TX_Byte[199].sig_1857.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[200].sig_1856.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[200] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[199] , 
         \Controller_inst.int_STM32_TX_Byte[197].sig_1859.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[198].sig_1858.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[198] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[197] , 
         \Controller_inst.int_STM32_TX_Byte[195].sig_1861.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[196].sig_1860.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[196] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[195] , 
         \Controller_inst.int_STM32_TX_Byte[193].sig_1863.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[194].sig_1862.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[194] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[193] , 
         \Controller_inst.int_STM32_TX_Byte[191].sig_1865.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[192].sig_1864.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[192] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[191] , 
         \Controller_inst.int_STM32_TX_Byte[189].sig_1867.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[190].sig_1866.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[190] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[189] , 
         \Controller_inst.int_STM32_TX_Byte[187].sig_1869.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[188].sig_1868.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[188] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[187] , 
         \Controller_inst.int_STM32_TX_Byte[185].sig_1871.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[186].sig_1870.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[186] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[185] , 
         \Controller_inst.int_STM32_TX_Byte[183].sig_1873.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[184].sig_1872.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[184] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[183] , 
         \Controller_inst.int_STM32_TX_Byte[181].sig_1875.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[182].sig_1874.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[182] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[181] , 
         \Controller_inst.int_STM32_TX_Byte[179].sig_1877.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[180].sig_1876.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[180] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[179] , 
         \Controller_inst.int_STM32_TX_Byte[177].sig_1879.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[178].sig_1878.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[178] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[177] , 
         \Controller_inst.int_STM32_TX_Byte[175].sig_1881.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[176].sig_1880.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[176] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[175] , 
         \Controller_inst.int_STM32_TX_Byte[173].sig_1883.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[174].sig_1882.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[174] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[173] , 
         \Controller_inst.int_STM32_TX_Byte[171].sig_1885.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[172].sig_1884.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[172] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[171] , 
         \Controller_inst.int_STM32_TX_Byte[169].sig_1887.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[170].sig_1886.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[170] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[169] , 
         \Controller_inst.int_STM32_TX_Byte[167].sig_1889.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[168].sig_1888.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[168] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[167] , 
         \Controller_inst.int_STM32_TX_Byte[165].sig_1891.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[166].sig_1890.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[166] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[165] , 
         \Controller_inst.int_STM32_TX_Byte[164].sig_1892.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[164] , 
         \Controller_inst.int_STM32_TX_Byte[163].sig_1893.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[163] , 
         \Controller_inst.int_STM32_TX_Byte[161].sig_1895.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[162].sig_1894.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[162] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[161] , 
         \Controller_inst.int_STM32_TX_Byte[159].sig_1897.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[160].sig_1896.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[160] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[159] , 
         \Controller_inst.int_STM32_TX_Byte[157].sig_1899.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[158].sig_1898.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[158] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[157] , 
         \Controller_inst.int_STM32_TX_Byte[155].sig_1901.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[156].sig_1900.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[156] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[155] , 
         \Controller_inst.int_STM32_TX_Byte[153].sig_1903.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[154].sig_1902.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[154] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[153] , 
         \Controller_inst.int_STM32_TX_Byte[151].sig_1905.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[152].sig_1904.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[152] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[151] , 
         \Controller_inst.int_STM32_TX_Byte[149].sig_1907.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[150].sig_1906.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[150] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[149] , 
         \Controller_inst.int_STM32_TX_Byte[147].sig_1909.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[148].sig_1908.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[148] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[147] , 
         \Controller_inst.int_STM32_TX_Byte[145].sig_1911.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[146].sig_1910.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[146] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[145] , 
         \Controller_inst.int_STM32_TX_Byte[143].sig_1913.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[144].sig_1912.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[144] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[143] , 
         \Controller_inst.int_STM32_TX_Byte[141].sig_1915.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[142].sig_1914.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[142] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[141] , 
         \Controller_inst.int_STM32_TX_Byte[139].sig_1917.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[140].sig_1916.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[140] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[139] , 
         \Controller_inst.int_STM32_TX_Byte[137].sig_1919.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[138].sig_1918.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[138] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[137] , 
         \Controller_inst.int_STM32_TX_Byte[135].sig_1921.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[136].sig_1920.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[136] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[135] , 
         \Controller_inst.int_STM32_TX_Byte[133].sig_1923.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[134].sig_1922.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[134] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[133] , 
         \Controller_inst.int_STM32_TX_Byte[131].sig_1925.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[132].sig_1924.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[132] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[131] , 
         \Controller_inst.int_STM32_TX_Byte[129].sig_1927.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[130].sig_1926.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[130] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[129] , 
         \Controller_inst.int_STM32_TX_Byte[127].sig_1929.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[128].sig_1928.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[128] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[127] , 
         \Controller_inst.int_STM32_TX_Byte[125].sig_1931.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[126].sig_1930.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[126] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[125] , 
         \Controller_inst.int_STM32_TX_Byte[123].sig_1933.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[124].sig_1932.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[124] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[123] , 
         \Controller_inst.int_STM32_TX_Byte[121].sig_1935.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[122].sig_1934.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[122] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[121] , 
         \Controller_inst.int_STM32_TX_Byte[119].sig_1937.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[120].sig_1936.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[120] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[119] , 
         \Controller_inst.int_STM32_TX_Byte[117].sig_1939.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[118].sig_1938.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[118] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[117] , 
         \Controller_inst.int_STM32_TX_Byte[115].sig_1941.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[116].sig_1940.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[116] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[115] , 
         \Controller_inst.int_STM32_TX_Byte[113].sig_1943.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[114].sig_1942.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[114] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[113] , 
         \Controller_inst.int_STM32_TX_Byte[111].sig_1945.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[112].sig_1944.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[112] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[111] , 
         \Controller_inst.int_STM32_TX_Byte[109].sig_1947.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[110].sig_1946.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[110] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[109] , 
         \Controller_inst.int_STM32_TX_Byte[107].sig_1949.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[108].sig_1948.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[108] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[107] , 
         \Controller_inst.int_STM32_TX_Byte[105].sig_1951.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[106].sig_1950.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[106] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[105] , 
         \Controller_inst.int_STM32_TX_Byte[103].sig_1953.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[104].sig_1952.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[104] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[103] , 
         \Controller_inst.int_STM32_TX_Byte[101].sig_1955.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[102].sig_1954.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[102] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[101] , 
         \Controller_inst.int_STM32_TX_Byte[99].sig_1957.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[100].sig_1956.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[100] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[99] , 
         \Controller_inst.int_STM32_TX_Byte[97].sig_1959.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[98].sig_1958.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[98] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[97] , 
         \Controller_inst.int_STM32_TX_Byte[95].sig_1961.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[96].sig_1960.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[96] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[95] , 
         \Controller_inst.int_STM32_TX_Byte[93].sig_1963.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[94].sig_1962.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[94] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[93] , 
         \Controller_inst.int_STM32_TX_Byte[91].sig_1965.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[92].sig_1964.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[92] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[91] , 
         \Controller_inst.int_STM32_TX_Byte[89].sig_1967.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[90].sig_1966.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[90] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[89] , 
         \Controller_inst.int_STM32_TX_Byte[87].sig_1969.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[88].sig_1968.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[88] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[87] , 
         \Controller_inst.int_STM32_TX_Byte[85].sig_1971.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[86].sig_1970.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[86] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[85] , 
         \Controller_inst.int_STM32_TX_Byte[83].sig_1973.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[84].sig_1972.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[84] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[83] , 
         \Controller_inst.int_STM32_TX_Byte[81].sig_1975.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[82].sig_1974.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[82] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[81] , 
         \Controller_inst.int_STM32_TX_Byte[79].sig_1977.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[80].sig_1976.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[80] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[79] , 
         \Controller_inst.int_STM32_TX_Byte[77].sig_1979.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[78].sig_1978.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[78] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[77] , 
         \Controller_inst.int_STM32_TX_Byte[75].sig_1981.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[76].sig_1980.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[76] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[75] , 
         \Controller_inst.int_STM32_TX_Byte[73].sig_1983.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[74].sig_1982.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[74] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[73] , 
         \Controller_inst.int_STM32_TX_Byte[71].sig_1985.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[72].sig_1984.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[72] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[71] , 
         \Controller_inst.int_STM32_TX_Byte[69].sig_1987.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[70].sig_1986.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[70] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[69] , 
         \Controller_inst.int_STM32_TX_Byte[67].sig_1989.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[68].sig_1988.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[68] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[67] , 
         \Controller_inst.int_STM32_TX_Byte[65].sig_1991.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[66].sig_1990.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[66] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[65] , 
         \Controller_inst.int_STM32_TX_Byte[63].sig_1993.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[64].sig_1992.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[64] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[63] , 
         \Controller_inst.int_STM32_TX_Byte[61].sig_1995.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[62].sig_1994.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[62] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[61] , 
         \Controller_inst.int_STM32_TX_Byte[59].sig_1997.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[60].sig_1996.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[60] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[59] , 
         \Controller_inst.int_STM32_TX_Byte[57].sig_1999.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[58].sig_1998.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[58] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[57] , 
         \Controller_inst.int_STM32_TX_Byte[55].sig_2001.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[56].sig_2000.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[56] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[55] , 
         \Controller_inst.int_STM32_TX_Byte[53].sig_2003.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[54].sig_2002.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[54] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[53] , 
         \Controller_inst.int_STM32_TX_Byte[51].sig_2005.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[52].sig_2004.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[52] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[51] , 
         \Controller_inst.int_STM32_TX_Byte[49].sig_2007.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[50].sig_2006.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[50] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[49] , 
         \Controller_inst.int_STM32_TX_Byte[47].sig_2009.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[48].sig_2008.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[48] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[47] , 
         \Controller_inst.int_STM32_TX_Byte[45].sig_2011.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[46].sig_2010.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[46] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[45] , 
         \Controller_inst.int_STM32_TX_Byte[43].sig_2013.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[44].sig_2012.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[44] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[43] , 
         \Controller_inst.int_STM32_TX_Byte[41].sig_2015.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[42].sig_2014.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[42] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[41] , 
         \Controller_inst.int_STM32_TX_Byte[39].sig_2017.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[40].sig_2016.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[40] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[39] , 
         \Controller_inst.int_STM32_TX_Byte[37].sig_2019.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[38].sig_2018.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[38] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[37] , 
         \Controller_inst.int_STM32_TX_Byte[35].sig_2021.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[36].sig_2020.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[36] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[35] , 
         \Controller_inst.int_STM32_TX_Byte[33].sig_2023.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[34].sig_2022.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[34] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[33] , 
         \Controller_inst.int_STM32_TX_Byte[31].sig_2025.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[32].sig_2024.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[32] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[31] , 
         \Controller_inst.int_STM32_TX_Byte[29].sig_2027.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[30].sig_2026.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[30] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[29] , 
         \Controller_inst.int_STM32_TX_Byte[27].sig_2029.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[28].sig_2028.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[28] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[27] , 
         \Controller_inst.int_STM32_TX_Byte[25].sig_2031.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[26].sig_2030.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[26] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[25] , 
         \Controller_inst.int_STM32_TX_Byte[23].sig_2033.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[24].sig_2032.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[24] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[23] , 
         \Controller_inst.int_STM32_TX_Byte[21].sig_2035.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[22].sig_2034.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[22] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[21] , 
         \Controller_inst.int_STM32_TX_Byte[19].sig_2037.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[20].sig_2036.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[20] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[19] , 
         \Controller_inst.int_STM32_TX_Byte[17].sig_2039.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[18].sig_2038.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[18] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[17] , 
         \Controller_inst.int_STM32_TX_Byte[15].sig_2041.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[16].sig_2040.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[16] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[15] , 
         \Controller_inst.int_STM32_TX_Byte[13].sig_2043.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[14].sig_2042.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[14] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[13] , 
         \Controller_inst.int_STM32_TX_Byte[11].sig_2045.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[12].sig_2044.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[12] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[11] , 
         \Controller_inst.int_STM32_TX_Byte[9].sig_2047.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[10].sig_2046.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[10] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[9] , 
         \Controller_inst.int_STM32_TX_Byte[7].sig_2049.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[8].sig_2048.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[7] , 
         \Controller_inst.int_STM32_TX_Byte[5].sig_2051.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[6].sig_2050.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[5] , 
         \Controller_inst.int_STM32_TX_Byte[3].sig_2053.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[4].sig_2052.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[3] , 
         \Controller_inst.int_STM32_TX_Byte[1].sig_2055.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[2].sig_2054.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14406 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_1845[10] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[2] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[1] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13674 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[4] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[3] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[6] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[5] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[8] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2].sig_2058.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1].sig_2057.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.n3005 , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4].sig_2060.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3].sig_2059.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6].sig_2062.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5].sig_2061.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[6] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8].sig_2064.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7].sig_2063.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[8] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10].sig_2066.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9].sig_2065.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[9] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[10] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12].sig_2068.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11].sig_2067.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[11] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[12] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14].sig_2070.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13].sig_2069.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[13] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[14] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15].sig_2071.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[15] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3028 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13620 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12359 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12361 , 
         int_RHD_SPI_CS_n, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12358 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n59 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21960 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[1] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13664 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[5] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19391 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14416 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14419 
         , \Controller_inst.int_RHD_TX_Byte[1].sig_2075.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[0].sig_2072.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n25582 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_2377[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge 
         , \Controller_inst.int_RHD_TX_DV.sig_2073.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14418 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14393 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n163 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20677 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[15] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n146 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13634 
         , int_RHD_SPI_MOSI, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n22905 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12352 
         , \Controller_inst.int_RHD_TX_Byte[3].sig_2077.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[2].sig_2076.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[3] 
         , \Controller_inst.int_RHD_TX_Byte[5].sig_2079.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[4].sig_2078.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[5] 
         , \Controller_inst.int_RHD_TX_Byte[7].sig_2081.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[6].sig_2080.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[7] 
         , \Controller_inst.int_RHD_TX_Byte[9].sig_2083.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[8].sig_2082.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[8] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[9] 
         , \Controller_inst.int_RHD_TX_Byte[11].sig_2085.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[10].sig_2084.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[10] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[11] 
         , \Controller_inst.int_RHD_TX_Byte[13].sig_2087.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[12].sig_2086.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[12] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[13] 
         , \Controller_inst.int_RHD_TX_Byte[15].sig_2089.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[14].sig_2088.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[14] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_2377[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12621 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12619 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13707 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12625 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12623 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2602 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2406[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n4_adj_2601 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13717 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14453 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14454 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13475 
         , int_RHD_SPI_MISO, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17171 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17384 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14451 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14452 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13481 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13478 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14449 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14450 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2604 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14447 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14448 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14445 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14446 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13455 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2603 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17173 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14443 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14444 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2600 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14420 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14422 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14441 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14442 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13441 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n5 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20721 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21335 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r 
         , \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2108.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2090.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n15 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n9 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2091.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n14 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n8 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2115.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2092.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_2121.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_2093.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2425 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2128.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2094.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2135.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2095.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n33 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n12 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n32 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n11 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n13 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n7 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2142.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2096.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n31 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n10 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n3 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20692 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2417 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21970 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_2156.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[0].sig_2098.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0].sig_2099.FeedThruLUT 
         , \Controller_inst.int_FIFO_COUNT[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_2102.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_2101.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_2104.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_2103.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_2106.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_2105.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2110.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2109.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2112.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2111.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2114.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2113.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n21 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n18 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n27 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n24 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n29 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n30 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n20 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n17 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n26 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n23 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2117.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2116.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2119.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2118.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_2123.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_2122.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_2125.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_2124.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_2127.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_2126.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2130.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2129.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2132.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2131.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2134.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2133.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2137.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2136.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2139.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2138.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2141.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2140.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n39 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n36 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n45 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n42 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n38 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n35 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n44 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n41 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n19 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n16 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n25 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n22 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7]$n49 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n28 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2144.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2143.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2146.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2145.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2148.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2147.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n37 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n34 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n43 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n40 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7]$n50 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n46 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2150.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2149.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2152.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2151.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2154.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2153.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_2157.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_2159.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_2158.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_2161.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_2160.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_2163.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_2162.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_2165.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_2164.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_2167.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_2166.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_2169.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_2168.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1].sig_2100.FeedThruLUT 
         , \Controller_inst.int_FIFO_COUNT[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0].sig_2172.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[0] , 
         \Controller_inst.n15 , n13, \Controller_inst.n21125 , n13123, n38, n3, 
         n13902, n38_adj_2812, n4_adj_2827, n20698, n46_adj_2811, n6, n22819, 
         n7_adj_2813, n22831, n22834, n5_adj_2814, n24517, n22832, n5, n22829, 
         n7, n13894, \Controller_inst.n14_adj_2794 , 
         \Controller_inst.n12_adj_2793 , \Controller_inst.n16_adj_2795 , 
         \Controller_inst.n54 , \Controller_inst.n52 , \Controller_inst.n56 , 
         \Controller_inst.n10_adj_2792 , \Controller_inst.n8_adj_2791 , 
         \Controller_inst.n58 , \Controller_inst.n60 , 
         \Controller_inst.n6_adj_2790 , \Controller_inst.n4_adj_2781 , 
         \Controller_inst.n62 , \Controller_inst.n1213 , 
         \Controller_inst.n22810 , n17, \Controller_inst.n3045 , 
         \Controller_inst.n77 , \Controller_inst.SPI_Master_CS_STM32_1.n12363 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n15033 , \Controller_inst.n50 , 
         \Controller_inst.n48_adj_2805 , \Controller_inst.n46_adj_2804 , 
         \Controller_inst.n44 , \Controller_inst.n42_adj_2803 , 
         \Controller_inst.n40_adj_2802 , \Controller_inst.n38_adj_2801 , 
         \Controller_inst.n36_adj_2800 , \Controller_inst.n34_adj_2799 , 
         \Controller_inst.n32 , \n17504$n1 , \Controller_inst.n30_adj_2798 , 
         \Controller_inst.n28_adj_2797 , \Controller_inst.n26 , 
         \Controller_inst.n24 , \Controller_inst.n18_adj_2796 , 
         \Controller_inst.n20 , \Controller_inst.n22 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24271 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24274 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24175 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24178 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25051 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22503 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25045 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22782 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25039 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22504 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24265 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22602 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25033 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22779 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25027 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22507 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25021 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22767 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25015 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22510 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25009 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22764 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25003 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22758 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24997 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22513 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24991 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22516 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24472 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24574 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24985 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24100 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22519 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24460 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24592 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24685 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24979 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22522 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24973 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22525 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24967 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22528 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24961 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22531 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24955 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22534 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24949 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22537 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24943 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22540 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24937 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22543 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24931 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24934 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24925 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22549 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24919 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22552 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24088 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24913 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24076 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22555 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24907 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22558 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24901 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22561 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24895 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22564 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24142 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24259 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24124 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24262 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24082 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24889 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24538 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24502 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22567 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24253 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24256 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24883 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22570 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24130 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24877 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24208 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22573 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24118 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24439 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24871 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22576 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24454 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24616 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24865 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24220 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24868 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24406 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24700 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22580 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24859 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22585 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24853 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22588 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24847 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22591 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24841 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24166 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22594 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24835 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22597 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24202 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24829 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22600 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24190 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24727 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24823 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22603 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24817 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22606 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24160 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24247 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24250 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24655 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24136 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22690 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24811 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22612 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24805 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22615 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24799 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22618 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24793 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22621 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24787 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22624 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24781 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22627 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24769 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22633 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24763 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22636 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24757 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22639 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24751 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22645 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24745 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22648 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24244 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24739 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24214 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22651 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24733 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22654 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24196 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24193 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22683 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22684 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22657 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24721 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22660 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24715 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22663 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24709 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22666 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24334 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24703 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24400 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22669 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24328 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24415 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24697 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24691 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22675 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24478 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24556 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24352 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24475 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22678 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24679 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22681 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24673 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24169 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24172 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22714 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22713 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24442 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24667 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22687 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24241 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24163 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24280 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22609 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24235 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24238 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24157 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24631 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22693 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24229 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24232 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24625 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22759 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24151 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24154 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22768 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24223 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24343 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24226 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22582 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22765 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24346 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24145 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24148 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22623 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24217 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n496 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n495 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24619 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n493 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n492 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24622 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24139 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24211 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24133 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24112 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24205 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24094 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24127 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24079 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24199 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24121 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24115 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24613 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24073 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22692 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24607 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24109 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n75 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n74 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24067 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n72 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n71 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22733 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24103 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24106 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24187 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24058 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22547 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24061 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22730 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n65 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24283 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n64 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24064 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22686 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24097 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22680 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24601 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n83 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n82 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24055 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n80 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n79 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24091 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24085 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n502 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24595 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24598 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n499 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n500 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24589 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20_adj_2609 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19_adj_2608 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24583 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16_adj_2610 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24586 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n27 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24577 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24580 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24571 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24565 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22780 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24559 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22783 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24394 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24553 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24388 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24547 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24490 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24550 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24418 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22712 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24541 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24535 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24382 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24529 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22719 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22720 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24358 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24373 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24412 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24523 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22722 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22723 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24322 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24511 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24310 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24505 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24292 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24499 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24493 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24376 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24487 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22642 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24370 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24469 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24457 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24451 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24445 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24433 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24427 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24421 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24340 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24337 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24409 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24403 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24304 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24397 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24298 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24391 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24385 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24379 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24364 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24361 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24367 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24355 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24349 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24331 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24181 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24184 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24325 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24319 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24313 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24307 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24301 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24295 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24289 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n68 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n67 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24277 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n4 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2599 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24637 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n1 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24640 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24481 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24484 
         , n23, n21940, n21976, n10_adj_2829, n21324, n4_adj_2828, n14, 
         n15_adj_2824, n34, n36, n21974, n38_adj_2816, n46_adj_2818, 
         n38_adj_2820, n46_adj_2819, n38_adj_2823, n46_adj_2822, n13856, 
         \Controller_inst.n167_adj_2807[5] , n29, n22814, n6_adj_2826, n17500, 
         n21980, n17504, n17514, n14149, n13900, n22811, n45, n46_adj_2817, 
         n22797, n46, n38_adj_2825, n12731, n12, n53, 
         \Controller_inst.n6_adj_2786 , \Controller_inst.n5_adj_2787 , n10, 
         \Controller_inst.n6 , \Controller_inst.n5_adj_2616 , 
         \Controller_inst.n8339 , \Controller_inst.n18_adj_2719 , 
         \Controller_inst.n30 , \Controller_inst.n28 , 
         \Controller_inst.n20769 , \Controller_inst.n20739 , 
         \Controller_inst.n29_adj_2723 , \Controller_inst.n27_adj_2724 , 
         \Controller_inst.n167[0] , \Controller_inst.n20693 , 
         \Controller_inst.n8_adj_2728 , \Controller_inst.n5_adj_2730 , 
         \Controller_inst.n6_adj_2729 , \Controller_inst.n46 , RGB0_OUT_c, 
         \Controller_inst.n10 , \Controller_inst.n13644 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n70 , 
         \Controller_inst.n21357 , \Controller_inst.n42 , 
         \Controller_inst.n40_adj_2731 , \Controller_inst.n39_adj_2732 , 
         \Controller_inst.n41 , \Controller_inst.n48 , 
         \Controller_inst.n38_adj_2733 , \Controller_inst.n43 , 
         \Controller_inst.n47 , \Controller_inst.n20700 , 
         \Controller_inst.n98 , \Controller_inst.n14884 , 
         \Controller_inst.n11_adj_2759 , \Controller_inst.n17151 , 
         \Controller_inst.n21351 , \Controller_inst.n21360 , 
         \Controller_inst.n10_adj_2769 , \Controller_inst.n11_adj_2773 , 
         \Controller_inst.n5_adj_2789 , \Controller_inst.n12 , 
         \Controller_inst.n10_adj_2772 , n1102, \Controller_inst.n76 , 
         \Controller_inst.n10_adj_2776 , \Controller_inst.n21348 , 
         \Controller_inst.n4_adj_2777 , \Controller_inst.n6_adj_2778 , 
         \Controller_inst.n8_adj_2779 , \Controller_inst.n10_adj_2780 , 
         \Controller_inst.n12_adj_2782 , \Controller_inst.n14 , 
         \Controller_inst.n16 , \Controller_inst.n37_adj_2783 , 
         \Controller_inst.n13471 , \Controller_inst.n22000 , 
         \Controller_inst.n22004 , \Controller_inst.n22002 , 
         \Controller_inst.n46_adj_2784 , \Controller_inst.n21998 , 
         \Controller_inst.n21996 , \Controller_inst.n8_adj_2785 , 
         \Controller_inst.n21131 , \Controller_inst.n12_adj_2788 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n12 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n16 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n17 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20710 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18_adj_2607 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13403 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n6 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21958 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3011 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17050 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20723 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n22708 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n22709 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13086 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21948 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21984 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21918 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21988 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21920 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7978 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12377 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21938 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n48 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12_adj_2598 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21934 
         , \Controller_inst.n167_adj_2807[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n21201 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n7 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n13642 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12357 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21994 , 
         n14437, n14433, \reset_counter[1].sig_000.FeedThruLUT , 
         i_RHD_SPI_MISO_c, i_STM32_SPI_MISO_c, o_RHD_SPI_CS_n_c_N_2559, 
         o_RHD_SPI_CS_n_c, \Controller_inst.n25548 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1210 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13636 , 
         int_STM32_SPI_MOSI, 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21380 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12543 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge_N_2589 
         , \Controller_inst.n12601 , o_RHD_SPI_MOSI_c_N_2555, o_RHD_SPI_MOSI_c, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_2074.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.int_RHD_SPI_Clk 
         , o_RHD_SPI_Clk_c_N_2557, o_RHD_SPI_Clk_c, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.o_RHD_RX_DV_N_2573 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_2379[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2406[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2406[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12490 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14440 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14432 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n47 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_2107.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_2171.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV.sig_2056.FeedThruLUT , 
         \Controller_inst.n25583 , int_STM32_SPI_CS_n, 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1843[1] 
         , \Controller_inst.SPI_Master_CS_STM32_1.n57_2[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2406[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17492 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n6 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2097.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2120.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_2170.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2155.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[7] 
         , \Controller_inst.int_FIFO_Q[10].sig_442.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.n2671 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14404 , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n4 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[0] 
         , GND_net, n21097, stop_counting, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2786 , 
         i_clk_c, \pll_inst.lscc_pll_inst.feedback_w ;

  SLICE_0 SLICE_0( .DI0(\reset_counter_27__N_513[27] ), .D1(n26572), 
    .D0(n19527), .C0(\reset_counter[27] ), .CLK(pll_clk_int), .CIN0(n19527), 
    .CIN1(n26572), .Q0(\reset_counter[27] ), 
    .F0(\reset_counter_27__N_513[27] ), .COUT0(n26572));
  SLICE_1 SLICE_1( .DI1(\reset_counter_27__N_513[26] ), 
    .DI0(\reset_counter_27__N_513[25] ), .D1(n26569), .C1(\reset_counter[26] ), 
    .D0(n19525), .C0(\reset_counter[25] ), .CLK(pll_clk_int), .CIN0(n19525), 
    .CIN1(n26569), .Q0(\reset_counter[25] ), .Q1(\reset_counter[26] ), 
    .F0(\reset_counter_27__N_513[25] ), .F1(\reset_counter_27__N_513[26] ), 
    .COUT1(n19527), .COUT0(n26569));
  SLICE_2 SLICE_2( .DI1(\reset_counter_27__N_513[24] ), 
    .DI0(\reset_counter_27__N_513[23] ), .D1(n26566), .C1(\reset_counter[24] ), 
    .D0(n19523), .C0(\reset_counter[23] ), .CLK(pll_clk_int), .CIN0(n19523), 
    .CIN1(n26566), .Q0(\reset_counter[23] ), .Q1(\reset_counter[24] ), 
    .F0(\reset_counter_27__N_513[23] ), .F1(\reset_counter_27__N_513[24] ), 
    .COUT1(n19525), .COUT0(n26566));
  SLICE_3 SLICE_3( .DI1(\reset_counter_27__N_513[22] ), 
    .DI0(\reset_counter_27__N_513[21] ), .D1(n26563), .C1(\reset_counter[22] ), 
    .D0(n19521), .C0(\reset_counter[21] ), .CLK(pll_clk_int), .CIN0(n19521), 
    .CIN1(n26563), .Q0(\reset_counter[21] ), .Q1(\reset_counter[22] ), 
    .F0(\reset_counter_27__N_513[21] ), .F1(\reset_counter_27__N_513[22] ), 
    .COUT1(n19523), .COUT0(n26563));
  SLICE_4 SLICE_4( .DI1(\reset_counter_27__N_513[20] ), 
    .DI0(\reset_counter_27__N_513[19] ), .D1(n26560), .C1(\reset_counter[20] ), 
    .D0(n19519), .C0(\reset_counter[19] ), .CLK(pll_clk_int), .CIN0(n19519), 
    .CIN1(n26560), .Q0(\reset_counter[19] ), .Q1(\reset_counter[20] ), 
    .F0(\reset_counter_27__N_513[19] ), .F1(\reset_counter_27__N_513[20] ), 
    .COUT1(n19521), .COUT0(n26560));
  SLICE_5 SLICE_5( .DI1(\reset_counter_27__N_513[18] ), 
    .DI0(\reset_counter_27__N_513[17] ), .D1(n26557), .C1(\reset_counter[18] ), 
    .D0(n19517), .C0(\reset_counter[17] ), .CLK(pll_clk_int), .CIN0(n19517), 
    .CIN1(n26557), .Q0(\reset_counter[17] ), .Q1(\reset_counter[18] ), 
    .F0(\reset_counter_27__N_513[17] ), .F1(\reset_counter_27__N_513[18] ), 
    .COUT1(n19519), .COUT0(n26557));
  SLICE_6 SLICE_6( .DI1(\reset_counter_27__N_513[16] ), 
    .DI0(\reset_counter_27__N_513[15] ), .D1(n26554), .C1(\reset_counter[16] ), 
    .D0(n19515), .C0(\reset_counter[15] ), .CLK(pll_clk_int), .CIN0(n19515), 
    .CIN1(n26554), .Q0(\reset_counter[15] ), .Q1(\reset_counter[16] ), 
    .F0(\reset_counter_27__N_513[15] ), .F1(\reset_counter_27__N_513[16] ), 
    .COUT1(n19517), .COUT0(n26554));
  SLICE_7 SLICE_7( .DI1(\reset_counter_27__N_513[14] ), 
    .DI0(\reset_counter_27__N_513[13] ), .D1(n26551), .C1(\reset_counter[14] ), 
    .D0(n19513), .C0(\reset_counter[13] ), .CLK(pll_clk_int), .CIN0(n19513), 
    .CIN1(n26551), .Q0(\reset_counter[13] ), .Q1(\reset_counter[14] ), 
    .F0(\reset_counter_27__N_513[13] ), .F1(\reset_counter_27__N_513[14] ), 
    .COUT1(n19515), .COUT0(n26551));
  SLICE_8 SLICE_8( .DI1(\reset_counter_27__N_513[12] ), 
    .DI0(\reset_counter_27__N_513[11] ), .D1(n26548), .C1(\reset_counter[12] ), 
    .D0(n19511), .C0(\reset_counter[11] ), .CLK(pll_clk_int), .CIN0(n19511), 
    .CIN1(n26548), .Q0(\reset_counter[11] ), .Q1(\reset_counter[12] ), 
    .F0(\reset_counter_27__N_513[11] ), .F1(\reset_counter_27__N_513[12] ), 
    .COUT1(n19513), .COUT0(n26548));
  SLICE_9 SLICE_9( .DI1(\reset_counter_27__N_513[10] ), 
    .DI0(\reset_counter_27__N_513[9] ), .D1(n26545), .C1(\reset_counter[10] ), 
    .D0(n19509), .C0(\reset_counter[9] ), .CLK(pll_clk_int), .CIN0(n19509), 
    .CIN1(n26545), .Q0(\reset_counter[9] ), .Q1(\reset_counter[10] ), 
    .F0(\reset_counter_27__N_513[9] ), .F1(\reset_counter_27__N_513[10] ), 
    .COUT1(n19511), .COUT0(n26545));
  SLICE_10 SLICE_10( .DI1(\reset_counter_27__N_513[8] ), 
    .DI0(\reset_counter_27__N_513[7] ), .D1(n26542), .C1(\reset_counter[8] ), 
    .D0(n19507), .C0(\reset_counter[7] ), .CLK(pll_clk_int), .CIN0(n19507), 
    .CIN1(n26542), .Q0(\reset_counter[7] ), .Q1(\reset_counter[8] ), 
    .F0(\reset_counter_27__N_513[7] ), .F1(\reset_counter_27__N_513[8] ), 
    .COUT1(n19509), .COUT0(n26542));
  SLICE_11 SLICE_11( .DI1(\reset_counter_27__N_513[6] ), 
    .DI0(\reset_counter_27__N_513[5] ), .D1(n26539), .C1(\reset_counter[6] ), 
    .D0(n19505), .C0(\reset_counter[5] ), .CLK(pll_clk_int), .CIN0(n19505), 
    .CIN1(n26539), .Q0(\reset_counter[5] ), .Q1(\reset_counter[6] ), 
    .F0(\reset_counter_27__N_513[5] ), .F1(\reset_counter_27__N_513[6] ), 
    .COUT1(n19507), .COUT0(n26539));
  SLICE_12 SLICE_12( .DI1(\reset_counter_27__N_513[4] ), 
    .DI0(\reset_counter_27__N_513[3] ), .D1(n26536), .C1(\reset_counter[4] ), 
    .D0(n19503), .C0(\reset_counter[3] ), .CLK(pll_clk_int), .CIN0(n19503), 
    .CIN1(n26536), .Q0(\reset_counter[3] ), .Q1(\reset_counter[4] ), 
    .F0(\reset_counter_27__N_513[3] ), .F1(\reset_counter_27__N_513[4] ), 
    .COUT1(n19505), .COUT0(n26536));
  SLICE_13 SLICE_13( .DI1(\reset_counter_27__N_513[2] ), 
    .DI0(\reset_counter_27__N_513[1] ), .D1(n26533), .C1(\reset_counter[2] ), 
    .D0(n19501), .C0(\reset_counter[1] ), .CLK(pll_clk_int), .CIN0(n19501), 
    .CIN1(n26533), .Q0(\reset_counter[1] ), .Q1(\reset_counter[2] ), 
    .F0(\reset_counter_27__N_513[1] ), .F1(\reset_counter_27__N_513[2] ), 
    .COUT1(n19503), .COUT0(n26533));
  SLICE_14 SLICE_14( .DI1(\reset_counter_27__N_513[0] ), .D1(n26482), 
    .C1(\reset_counter[0] ), .B1(n10018), .CLK(pll_clk_int), .CIN1(n26482), 
    .Q1(\reset_counter[0] ), .F1(\reset_counter_27__N_513[0] ), .COUT1(n19501), 
    .COUT0(n26482));
  Controller_inst_SLICE_15 \Controller_inst.SLICE_15 ( 
    .D1(\Controller_inst.n26686 ), .C1(\Controller_inst.rhd_index[24] ), 
    .D0(\Controller_inst.n19461 ), .C0(\Controller_inst.rhd_index[23] ), 
    .CIN0(\Controller_inst.n19461 ), .CIN1(\Controller_inst.n26686 ), 
    .F0(\Controller_inst.n133[23] ), .F1(\Controller_inst.n133[24] ), 
    .COUT1(\Controller_inst.n19463 ), .COUT0(\Controller_inst.n26686 ));
  Controller_inst_SLICE_16 \Controller_inst.SLICE_16 ( 
    .D1(\Controller_inst.n26338 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[14] ), .D0(\Controller_inst.n19583 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[13] ), 
    .CIN0(\Controller_inst.n19583 ), .CIN1(\Controller_inst.n26338 ), 
    .F0(\Controller_inst.n27 ), .F1(\Controller_inst.n29 ), 
    .COUT1(\Controller_inst.n19585 ), .COUT0(\Controller_inst.n26338 ));
  Controller_inst_SLICE_17 \Controller_inst.SLICE_17 ( 
    .D1(\Controller_inst.n26335 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[12] ), .D0(\Controller_inst.n19581 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[11] ), 
    .CIN0(\Controller_inst.n19581 ), .CIN1(\Controller_inst.n26335 ), 
    .F0(\Controller_inst.n23 ), .F1(\Controller_inst.n25 ), 
    .COUT1(\Controller_inst.n19583 ), .COUT0(\Controller_inst.n26335 ));
  Controller_inst_SLICE_18 \Controller_inst.SLICE_18 ( 
    .D1(\Controller_inst.n26689 ), .C1(\Controller_inst.rhd_index[26] ), 
    .D0(\Controller_inst.n19463 ), .C0(\Controller_inst.rhd_index[25] ), 
    .CIN0(\Controller_inst.n19463 ), .CIN1(\Controller_inst.n26689 ), 
    .F0(\Controller_inst.n133[25] ), .F1(\Controller_inst.n133[26] ), 
    .COUT1(\Controller_inst.n19465 ), .COUT0(\Controller_inst.n26689 ));
  Controller_inst_SLICE_19 \Controller_inst.SLICE_19 ( 
    .D1(\Controller_inst.n26434 ), .C1(\Controller_inst.full_cycle_count[8] ), 
    .D0(\Controller_inst.n19536 ), .C0(\Controller_inst.full_cycle_count[7] ), 
    .CIN0(\Controller_inst.n19536 ), .CIN1(\Controller_inst.n26434 ), 
    .F0(\Controller_inst.n133_adj_2809[7] ), 
    .F1(\Controller_inst.n133_adj_2809[8] ), .COUT1(\Controller_inst.n19538 ), 
    .COUT0(\Controller_inst.n26434 ));
  Controller_inst_SLICE_20 \Controller_inst.SLICE_20 ( 
    .D1(\Controller_inst.n26431 ), .C1(\Controller_inst.full_cycle_count[6] ), 
    .D0(\Controller_inst.n19534 ), .C0(\Controller_inst.full_cycle_count[5] ), 
    .CIN0(\Controller_inst.n19534 ), .CIN1(\Controller_inst.n26431 ), 
    .F0(\Controller_inst.n133_adj_2809[5] ), 
    .F1(\Controller_inst.n133_adj_2809[6] ), .COUT1(\Controller_inst.n19536 ), 
    .COUT0(\Controller_inst.n26431 ));
  Controller_inst_SLICE_21 \Controller_inst.SLICE_21 ( 
    .D1(\Controller_inst.n26683 ), .C1(\Controller_inst.rhd_index[22] ), 
    .D0(\Controller_inst.n19459 ), .C0(\Controller_inst.rhd_index[21] ), 
    .CIN0(\Controller_inst.n19459 ), .CIN1(\Controller_inst.n26683 ), 
    .F0(\Controller_inst.n133[21] ), .F1(\Controller_inst.n133[22] ), 
    .COUT1(\Controller_inst.n19461 ), .COUT0(\Controller_inst.n26683 ));
  Controller_inst_SLICE_22 \Controller_inst.SLICE_22 ( 
    .D1(\Controller_inst.n26428 ), .C1(\Controller_inst.full_cycle_count[4] ), 
    .D0(\Controller_inst.n19532 ), .C0(\Controller_inst.full_cycle_count[3] ), 
    .CIN0(\Controller_inst.n19532 ), .CIN1(\Controller_inst.n26428 ), 
    .F0(\Controller_inst.n133_adj_2809[3] ), 
    .F1(\Controller_inst.n133_adj_2809[4] ), .COUT1(\Controller_inst.n19534 ), 
    .COUT0(\Controller_inst.n26428 ));
  Controller_inst_SLICE_23 \Controller_inst.SLICE_23 ( 
    .D1(\Controller_inst.n26425 ), .C1(\Controller_inst.full_cycle_count[2] ), 
    .D0(\Controller_inst.n19530 ), .C0(\Controller_inst.full_cycle_count[1] ), 
    .CIN0(\Controller_inst.n19530 ), .CIN1(\Controller_inst.n26425 ), 
    .F0(\Controller_inst.n133_adj_2809[1] ), 
    .F1(\Controller_inst.n133_adj_2809[2] ), .COUT1(\Controller_inst.n19532 ), 
    .COUT0(\Controller_inst.n26425 ));
  Controller_inst_SLICE_24 \Controller_inst.SLICE_24 ( 
    .D1(\Controller_inst.n26680 ), .C1(\Controller_inst.rhd_index[20] ), 
    .D0(\Controller_inst.n19457 ), .C0(\Controller_inst.rhd_index[19] ), 
    .CIN0(\Controller_inst.n19457 ), .CIN1(\Controller_inst.n26680 ), 
    .F0(\Controller_inst.n133[19] ), .F1(\Controller_inst.n133[20] ), 
    .COUT1(\Controller_inst.n19459 ), .COUT0(\Controller_inst.n26680 ));
  Controller_inst_SLICE_25 \Controller_inst.SLICE_25 ( 
    .D1(\Controller_inst.n26380 ), .C1(\Controller_inst.full_cycle_count[0] ), 
    .B1(VCC_net), .CIN1(\Controller_inst.n26380 ), 
    .F1(\Controller_inst.n133_adj_2809[0] ), .COUT1(\Controller_inst.n19530 ), 
    .COUT0(\Controller_inst.n26380 ));
  Controller_inst_SLICE_26 \Controller_inst.SLICE_26 ( 
    .D1(\Controller_inst.n26677 ), .C1(\Controller_inst.rhd_index[18] ), 
    .D0(\Controller_inst.n19455 ), .C0(\Controller_inst.rhd_index[17] ), 
    .CIN0(\Controller_inst.n19455 ), .CIN1(\Controller_inst.n26677 ), 
    .F0(\Controller_inst.n133[17] ), .F1(\Controller_inst.n133[18] ), 
    .COUT1(\Controller_inst.n19457 ), .COUT0(\Controller_inst.n26677 ));
  Controller_inst_SLICE_27 \Controller_inst.SLICE_27 ( 
    .D1(\Controller_inst.n26332 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[10] ), .D0(\Controller_inst.n19579 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[9] ), 
    .CIN0(\Controller_inst.n19579 ), .CIN1(\Controller_inst.n26332 ), 
    .F0(\Controller_inst.n19_adj_2664 ), .F1(\Controller_inst.n21 ), 
    .COUT1(\Controller_inst.n19581 ), .COUT0(\Controller_inst.n26332 ));
  Controller_inst_SLICE_28 \Controller_inst.SLICE_28 ( 
    .D1(\Controller_inst.n26329 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[8] ), .D0(\Controller_inst.n19577 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[7] ), 
    .CIN0(\Controller_inst.n19577 ), .CIN1(\Controller_inst.n26329 ), 
    .F0(\Controller_inst.n167_adj_2810[7] ), .F1(\Controller_inst.n17_c ), 
    .COUT1(\Controller_inst.n19579 ), .COUT0(\Controller_inst.n26329 ));
  Controller_inst_SLICE_29 \Controller_inst.SLICE_29 ( 
    .D1(\Controller_inst.n26662 ), .C1(\Controller_inst.rhd_index[8] ), 
    .D0(\Controller_inst.n19445 ), .C0(\Controller_inst.rhd_index[7] ), 
    .CIN0(\Controller_inst.n19445 ), .CIN1(\Controller_inst.n26662 ), 
    .F0(\Controller_inst.n133[7] ), .F1(\Controller_inst.n133[8] ), 
    .COUT1(\Controller_inst.n19447 ), .COUT0(\Controller_inst.n26662 ));
  Controller_inst_SLICE_30 \Controller_inst.SLICE_30 ( 
    .D1(\Controller_inst.n26659 ), .C1(\Controller_inst.rhd_index[6] ), 
    .D0(\Controller_inst.n19443 ), .C0(\rhd_index[5] ), 
    .CIN0(\Controller_inst.n19443 ), .CIN1(\Controller_inst.n26659 ), 
    .F0(\Controller_inst.n133[5] ), .F1(\Controller_inst.n133[6] ), 
    .COUT1(\Controller_inst.n19445 ), .COUT0(\Controller_inst.n26659 ));
  Controller_inst_SLICE_31 \Controller_inst.SLICE_31 ( 
    .D1(\Controller_inst.n26326 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[6] ), .D0(\Controller_inst.n19575 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[5] ), 
    .CIN0(\Controller_inst.n19575 ), .CIN1(\Controller_inst.n26326 ), 
    .F0(\Controller_inst.n167_adj_2810[5] ), 
    .F1(\Controller_inst.n167_adj_2810[6] ), .COUT1(\Controller_inst.n19577 ), 
    .COUT0(\Controller_inst.n26326 ));
  Controller_inst_SLICE_32 \Controller_inst.SLICE_32 ( 
    .D1(\Controller_inst.n26674 ), .C1(\Controller_inst.rhd_index[16] ), 
    .D0(\Controller_inst.n19453 ), .C0(\Controller_inst.rhd_index[15] ), 
    .CIN0(\Controller_inst.n19453 ), .CIN1(\Controller_inst.n26674 ), 
    .F0(\Controller_inst.n133[15] ), .F1(\Controller_inst.n133[16] ), 
    .COUT1(\Controller_inst.n19455 ), .COUT0(\Controller_inst.n26674 ));
  Controller_inst_SLICE_33 \Controller_inst.SLICE_33 ( 
    .D1(\Controller_inst.n26323 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[4] ), .D0(\Controller_inst.n19573 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[3] ), 
    .CIN0(\Controller_inst.n19573 ), .CIN1(\Controller_inst.n26323 ), 
    .F0(\Controller_inst.n167_adj_2810[3] ), 
    .F1(\Controller_inst.n167_adj_2810[4] ), .COUT1(\Controller_inst.n19575 ), 
    .COUT0(\Controller_inst.n26323 ));
  Controller_inst_SLICE_34 \Controller_inst.SLICE_34 ( 
    .D1(\Controller_inst.n26320 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[2] ), .D0(\Controller_inst.n19571 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[1] ), 
    .CIN0(\Controller_inst.n19571 ), .CIN1(\Controller_inst.n26320 ), 
    .F0(\Controller_inst.n167_adj_2810[1] ), 
    .F1(\Controller_inst.n167_adj_2810[2] ), .COUT1(\Controller_inst.n19573 ), 
    .COUT0(\Controller_inst.n26320 ));
  Controller_inst_SLICE_35 \Controller_inst.SLICE_35 ( 
    .D1(\Controller_inst.n26317 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[0] ), .CIN1(\Controller_inst.n26317 ), 
    .F1(\Controller_inst.n167_adj_2810[0] ), .COUT1(\Controller_inst.n19571 ), 
    .COUT0(\Controller_inst.n26317 ));
  Controller_inst_SLICE_36 \Controller_inst.SLICE_36 ( 
    .D1(\Controller_inst.n26656 ), .C1(\rhd_index[4] ), 
    .D0(\Controller_inst.n19441 ), .C0(\rhd_index[3] ), 
    .CIN0(\Controller_inst.n19441 ), .CIN1(\Controller_inst.n26656 ), 
    .F0(\Controller_inst.n133[3] ), .F1(\Controller_inst.n133[4] ), 
    .COUT1(\Controller_inst.n19443 ), .COUT0(\Controller_inst.n26656 ));
  Controller_inst_SLICE_37 \Controller_inst.SLICE_37 ( 
    .D1(\Controller_inst.n26410 ), 
    .C1(\Controller_inst.data_array_send_count[6] ), 
    .D0(\Controller_inst.n19567 ), 
    .C0(\Controller_inst.data_array_send_count[5] ), 
    .CIN0(\Controller_inst.n19567 ), .CIN1(\Controller_inst.n26410 ), 
    .F0(\Controller_inst.n33_2[5] ), .F1(\Controller_inst.n33_2[6] ), 
    .COUT0(\Controller_inst.n26410 ));
  Controller_inst_SLICE_38 \Controller_inst.SLICE_38 ( 
    .D1(\Controller_inst.n26407 ), 
    .C1(\Controller_inst.data_array_send_count[4] ), 
    .D0(\Controller_inst.n19565 ), 
    .C0(\Controller_inst.data_array_send_count[3] ), 
    .CIN0(\Controller_inst.n19565 ), .CIN1(\Controller_inst.n26407 ), 
    .F0(\Controller_inst.n33_2[3] ), .F1(\Controller_inst.n33_2[4] ), 
    .COUT1(\Controller_inst.n19567 ), .COUT0(\Controller_inst.n26407 ));
  Controller_inst_SLICE_39 \Controller_inst.SLICE_39 ( 
    .D1(\Controller_inst.n26404 ), 
    .C1(\Controller_inst.data_array_send_count[2] ), 
    .D0(\Controller_inst.n19563 ), 
    .C0(\Controller_inst.data_array_send_count[1] ), 
    .CIN0(\Controller_inst.n19563 ), .CIN1(\Controller_inst.n26404 ), 
    .F0(\Controller_inst.n33_2[1] ), .F1(\Controller_inst.n33_2[2] ), 
    .COUT1(\Controller_inst.n19565 ), .COUT0(\Controller_inst.n26404 ));
  Controller_inst_SLICE_40 \Controller_inst.SLICE_40 ( 
    .D1(\Controller_inst.n26620 ), .D0(\Controller_inst.n19634 ), 
    .C0(\Controller_inst.stm32_counter[31] ), .CIN0(\Controller_inst.n19634 ), 
    .CIN1(\Controller_inst.n26620 ), .F0(\Controller_inst.n133_adj_2808[31] ), 
    .COUT0(\Controller_inst.n26620 ));
  Controller_inst_SLICE_41 \Controller_inst.SLICE_41 ( 
    .D1(\Controller_inst.n26617 ), .C1(\Controller_inst.stm32_counter[30] ), 
    .D0(\Controller_inst.n19632 ), .C0(\Controller_inst.stm32_counter[29] ), 
    .CIN0(\Controller_inst.n19632 ), .CIN1(\Controller_inst.n26617 ), 
    .F0(\Controller_inst.n133_adj_2808[29] ), 
    .F1(\Controller_inst.n133_adj_2808[30] ), .COUT1(\Controller_inst.n19634 ), 
    .COUT0(\Controller_inst.n26617 ));
  Controller_inst_SLICE_42 \Controller_inst.SLICE_42 ( 
    .D1(\Controller_inst.n26614 ), .C1(\Controller_inst.stm32_counter[28] ), 
    .D0(\Controller_inst.n19630 ), .C0(\Controller_inst.stm32_counter[27] ), 
    .CIN0(\Controller_inst.n19630 ), .CIN1(\Controller_inst.n26614 ), 
    .F0(\Controller_inst.n133_adj_2808[27] ), 
    .F1(\Controller_inst.n133_adj_2808[28] ), .COUT1(\Controller_inst.n19632 ), 
    .COUT0(\Controller_inst.n26614 ));
  Controller_inst_SLICE_43 \Controller_inst.SLICE_43 ( 
    .D1(\Controller_inst.n26386 ), 
    .C1(\Controller_inst.data_array_send_count[0] ), 
    .B1(\Controller_inst.n134 ), .CIN1(\Controller_inst.n26386 ), 
    .F1(\Controller_inst.n33_2[0] ), .COUT1(\Controller_inst.n19563 ), 
    .COUT0(\Controller_inst.n26386 ));
  Controller_inst_SLICE_44 \Controller_inst.SLICE_44 ( 
    .D1(\Controller_inst.n26470 ), .D0(\Controller_inst.n19560 ), 
    .C0(\Controller_inst.full_cycle_count[31] ), 
    .CIN0(\Controller_inst.n19560 ), .CIN1(\Controller_inst.n26470 ), 
    .F0(\Controller_inst.n133_adj_2809[31] ), .COUT0(\Controller_inst.n26470 ));
  Controller_inst_SLICE_45 \Controller_inst.SLICE_45 ( 
    .D1(\Controller_inst.n26671 ), .C1(\Controller_inst.rhd_index[14] ), 
    .D0(\Controller_inst.n19451 ), .C0(\Controller_inst.rhd_index[13] ), 
    .CIN0(\Controller_inst.n19451 ), .CIN1(\Controller_inst.n26671 ), 
    .F0(\Controller_inst.n133[13] ), .F1(\Controller_inst.n133[14] ), 
    .COUT1(\Controller_inst.n19453 ), .COUT0(\Controller_inst.n26671 ));
  Controller_inst_SLICE_46 \Controller_inst.SLICE_46 ( 
    .D1(\Controller_inst.n26653 ), .C1(\rhd_index[2] ), 
    .D0(\Controller_inst.n19439 ), .C0(\rhd_index[1] ), 
    .CIN0(\Controller_inst.n19439 ), .CIN1(\Controller_inst.n26653 ), 
    .F0(\Controller_inst.n133[1] ), .F1(\Controller_inst.n133[2] ), 
    .COUT1(\Controller_inst.n19441 ), .COUT0(\Controller_inst.n26653 ));
  Controller_inst_SLICE_47 \Controller_inst.SLICE_47 ( 
    .D1(\Controller_inst.n26611 ), .C1(\Controller_inst.stm32_counter[26] ), 
    .D0(\Controller_inst.n19628 ), .C0(\Controller_inst.stm32_counter[25] ), 
    .CIN0(\Controller_inst.n19628 ), .CIN1(\Controller_inst.n26611 ), 
    .F0(\Controller_inst.n133_adj_2808[25] ), 
    .F1(\Controller_inst.n133_adj_2808[26] ), .COUT1(\Controller_inst.n19630 ), 
    .COUT0(\Controller_inst.n26611 ));
  Controller_inst_SLICE_48 \Controller_inst.SLICE_48 ( 
    .D1(\Controller_inst.n26608 ), .C1(\Controller_inst.stm32_counter[24] ), 
    .D0(\Controller_inst.n19626 ), .C0(\Controller_inst.stm32_counter[23] ), 
    .CIN0(\Controller_inst.n19626 ), .CIN1(\Controller_inst.n26608 ), 
    .F0(\Controller_inst.n133_adj_2808[23] ), 
    .F1(\Controller_inst.n133_adj_2808[24] ), .COUT1(\Controller_inst.n19628 ), 
    .COUT0(\Controller_inst.n26608 ));
  Controller_inst_SLICE_49 \Controller_inst.SLICE_49 ( 
    .D1(\Controller_inst.n26467 ), .C1(\Controller_inst.full_cycle_count[30] ), 
    .D0(\Controller_inst.n19558 ), .C0(\Controller_inst.full_cycle_count[29] ), 
    .CIN0(\Controller_inst.n19558 ), .CIN1(\Controller_inst.n26467 ), 
    .F0(\Controller_inst.n133_adj_2809[29] ), 
    .F1(\Controller_inst.n133_adj_2809[30] ), .COUT1(\Controller_inst.n19560 ), 
    .COUT0(\Controller_inst.n26467 ));
  Controller_inst_SLICE_50 \Controller_inst.SLICE_50 ( 
    .D1(\Controller_inst.n26464 ), .C1(\Controller_inst.full_cycle_count[28] ), 
    .D0(\Controller_inst.n19556 ), .C0(\Controller_inst.full_cycle_count[27] ), 
    .CIN0(\Controller_inst.n19556 ), .CIN1(\Controller_inst.n26464 ), 
    .F0(\Controller_inst.n133_adj_2809[27] ), 
    .F1(\Controller_inst.n133_adj_2809[28] ), .COUT1(\Controller_inst.n19558 ), 
    .COUT0(\Controller_inst.n26464 ));
  Controller_inst_SLICE_51 \Controller_inst.SLICE_51 ( 
    .D1(\Controller_inst.n26668 ), .C1(\Controller_inst.rhd_index[12] ), 
    .D0(\Controller_inst.n19449 ), .C0(\Controller_inst.rhd_index[11] ), 
    .CIN0(\Controller_inst.n19449 ), .CIN1(\Controller_inst.n26668 ), 
    .F0(\Controller_inst.n133[11] ), .F1(\Controller_inst.n133[12] ), 
    .COUT1(\Controller_inst.n19451 ), .COUT0(\Controller_inst.n26668 ));
  Controller_inst_SLICE_52 \Controller_inst.SLICE_52 ( 
    .D1(\Controller_inst.n26461 ), .C1(\Controller_inst.full_cycle_count[26] ), 
    .D0(\Controller_inst.n19554 ), .C0(\Controller_inst.full_cycle_count[25] ), 
    .CIN0(\Controller_inst.n19554 ), .CIN1(\Controller_inst.n26461 ), 
    .F0(\Controller_inst.n133_adj_2809[25] ), 
    .F1(\Controller_inst.n133_adj_2809[26] ), .COUT1(\Controller_inst.n19556 ), 
    .COUT0(\Controller_inst.n26461 ));
  Controller_inst_SLICE_53 \Controller_inst.SLICE_53 ( 
    .D1(\Controller_inst.n26605 ), .C1(\Controller_inst.stm32_counter[22] ), 
    .D0(\Controller_inst.n19624 ), .C0(\Controller_inst.stm32_counter[21] ), 
    .CIN0(\Controller_inst.n19624 ), .CIN1(\Controller_inst.n26605 ), 
    .F0(\Controller_inst.n133_adj_2808[21] ), 
    .F1(\Controller_inst.n133_adj_2808[22] ), .COUT1(\Controller_inst.n19626 ), 
    .COUT0(\Controller_inst.n26605 ));
  Controller_inst_SLICE_54 \Controller_inst.SLICE_54 ( 
    .D1(\Controller_inst.n26458 ), .C1(\Controller_inst.full_cycle_count[24] ), 
    .D0(\Controller_inst.n19552 ), .C0(\Controller_inst.full_cycle_count[23] ), 
    .CIN0(\Controller_inst.n19552 ), .CIN1(\Controller_inst.n26458 ), 
    .F0(\Controller_inst.n133_adj_2809[23] ), 
    .F1(\Controller_inst.n133_adj_2809[24] ), .COUT1(\Controller_inst.n19554 ), 
    .COUT0(\Controller_inst.n26458 ));
  Controller_inst_SLICE_55 \Controller_inst.SLICE_55 ( 
    .D1(\Controller_inst.n26602 ), .C1(\Controller_inst.stm32_counter[20] ), 
    .D0(\Controller_inst.n19622 ), .C0(\Controller_inst.stm32_counter[19] ), 
    .CIN0(\Controller_inst.n19622 ), .CIN1(\Controller_inst.n26602 ), 
    .F0(\Controller_inst.n133_adj_2808[19] ), 
    .F1(\Controller_inst.n133_adj_2808[20] ), .COUT1(\Controller_inst.n19624 ), 
    .COUT0(\Controller_inst.n26602 ));
  Controller_inst_SLICE_56 \Controller_inst.SLICE_56 ( 
    .D1(\Controller_inst.n26599 ), .C1(\Controller_inst.stm32_counter[18] ), 
    .D0(\Controller_inst.n19620 ), .C0(\Controller_inst.stm32_counter[17] ), 
    .CIN0(\Controller_inst.n19620 ), .CIN1(\Controller_inst.n26599 ), 
    .F0(\Controller_inst.n133_adj_2808[17] ), 
    .F1(\Controller_inst.n133_adj_2808[18] ), .COUT1(\Controller_inst.n19622 ), 
    .COUT0(\Controller_inst.n26599 ));
  Controller_inst_SLICE_57 \Controller_inst.SLICE_57 ( 
    .D1(\Controller_inst.n26596 ), .C1(\Controller_inst.stm32_counter[16] ), 
    .D0(\Controller_inst.n19618 ), .C0(\Controller_inst.stm32_counter[15] ), 
    .CIN0(\Controller_inst.n19618 ), .CIN1(\Controller_inst.n26596 ), 
    .F0(\Controller_inst.n133_adj_2808[15] ), 
    .F1(\Controller_inst.n133_adj_2808[16] ), .COUT1(\Controller_inst.n19620 ), 
    .COUT0(\Controller_inst.n26596 ));
  Controller_inst_SLICE_58 \Controller_inst.SLICE_58 ( 
    .D1(\Controller_inst.n26455 ), .C1(\Controller_inst.full_cycle_count[22] ), 
    .D0(\Controller_inst.n19550 ), .C0(\Controller_inst.full_cycle_count[21] ), 
    .CIN0(\Controller_inst.n19550 ), .CIN1(\Controller_inst.n26455 ), 
    .F0(\Controller_inst.n133_adj_2809[21] ), 
    .F1(\Controller_inst.n133_adj_2809[22] ), .COUT1(\Controller_inst.n19552 ), 
    .COUT0(\Controller_inst.n26455 ));
  Controller_inst_SLICE_59 \Controller_inst.SLICE_59 ( 
    .D1(\Controller_inst.n26593 ), .C1(\Controller_inst.stm32_counter[14] ), 
    .D0(\Controller_inst.n19616 ), .C0(\Controller_inst.stm32_counter[13] ), 
    .CIN0(\Controller_inst.n19616 ), .CIN1(\Controller_inst.n26593 ), 
    .F0(\Controller_inst.n133_adj_2808[13] ), 
    .F1(\Controller_inst.n133_adj_2808[14] ), .COUT1(\Controller_inst.n19618 ), 
    .COUT0(\Controller_inst.n26593 ));
  Controller_inst_SLICE_60 \Controller_inst.SLICE_60 ( 
    .D1(\Controller_inst.n26590 ), .C1(\Controller_inst.stm32_counter[12] ), 
    .D0(\Controller_inst.n19614 ), .C0(\Controller_inst.stm32_counter[11] ), 
    .CIN0(\Controller_inst.n19614 ), .CIN1(\Controller_inst.n26590 ), 
    .F0(\Controller_inst.n133_adj_2808[11] ), 
    .F1(\Controller_inst.n133_adj_2808[12] ), .COUT1(\Controller_inst.n19616 ), 
    .COUT0(\Controller_inst.n26590 ));
  Controller_inst_SLICE_61 \Controller_inst.SLICE_61 ( 
    .D1(\Controller_inst.n26587 ), .C1(\Controller_inst.stm32_counter[10] ), 
    .D0(\Controller_inst.n19612 ), .C0(\Controller_inst.stm32_counter[9] ), 
    .CIN0(\Controller_inst.n19612 ), .CIN1(\Controller_inst.n26587 ), 
    .F0(\Controller_inst.n133_adj_2808[9] ), 
    .F1(\Controller_inst.n133_adj_2808[10] ), .COUT1(\Controller_inst.n19614 ), 
    .COUT0(\Controller_inst.n26587 ));
  Controller_inst_SLICE_62 \Controller_inst.SLICE_62 ( 
    .D1(\Controller_inst.n26584 ), .C1(\Controller_inst.stm32_counter[8] ), 
    .D0(\Controller_inst.n19610 ), .C0(\Controller_inst.stm32_counter[7] ), 
    .CIN0(\Controller_inst.n19610 ), .CIN1(\Controller_inst.n26584 ), 
    .F0(\Controller_inst.n133_adj_2808[7] ), 
    .F1(\Controller_inst.n133_adj_2808[8] ), .COUT1(\Controller_inst.n19612 ), 
    .COUT0(\Controller_inst.n26584 ));
  Controller_inst_SLICE_63 \Controller_inst.SLICE_63 ( 
    .D1(\Controller_inst.n26581 ), .C1(\Controller_inst.stm32_counter[6] ), 
    .D0(\Controller_inst.n19608 ), .C0(\Controller_inst.stm32_counter[5] ), 
    .CIN0(\Controller_inst.n19608 ), .CIN1(\Controller_inst.n26581 ), 
    .F0(\Controller_inst.n133_adj_2808[5] ), 
    .F1(\Controller_inst.n133_adj_2808[6] ), .COUT1(\Controller_inst.n19610 ), 
    .COUT0(\Controller_inst.n26581 ));
  Controller_inst_SLICE_64 \Controller_inst.SLICE_64 ( 
    .D1(\Controller_inst.n26578 ), .C1(\Controller_inst.stm32_counter[4] ), 
    .D0(\Controller_inst.n19606 ), .C0(\Controller_inst.stm32_counter[3] ), 
    .CIN0(\Controller_inst.n19606 ), .CIN1(\Controller_inst.n26578 ), 
    .F0(\Controller_inst.n133_adj_2808[3] ), 
    .F1(\Controller_inst.n133_adj_2808[4] ), .COUT1(\Controller_inst.n19608 ), 
    .COUT0(\Controller_inst.n26578 ));
  Controller_inst_SLICE_65 \Controller_inst.SLICE_65 ( 
    .D1(\Controller_inst.n26452 ), .C1(\Controller_inst.full_cycle_count[20] ), 
    .D0(\Controller_inst.n19548 ), .C0(\Controller_inst.full_cycle_count[19] ), 
    .CIN0(\Controller_inst.n19548 ), .CIN1(\Controller_inst.n26452 ), 
    .F0(\Controller_inst.n133_adj_2809[19] ), 
    .F1(\Controller_inst.n133_adj_2809[20] ), .COUT1(\Controller_inst.n19550 ), 
    .COUT0(\Controller_inst.n26452 ));
  Controller_inst_SLICE_66 \Controller_inst.SLICE_66 ( 
    .D1(\Controller_inst.n26449 ), .C1(\Controller_inst.full_cycle_count[18] ), 
    .D0(\Controller_inst.n19546 ), .C0(\Controller_inst.full_cycle_count[17] ), 
    .CIN0(\Controller_inst.n19546 ), .CIN1(\Controller_inst.n26449 ), 
    .F0(\Controller_inst.n133_adj_2809[17] ), 
    .F1(\Controller_inst.n133_adj_2809[18] ), .COUT1(\Controller_inst.n19548 ), 
    .COUT0(\Controller_inst.n26449 ));
  Controller_inst_SLICE_67 \Controller_inst.SLICE_67 ( 
    .D1(\Controller_inst.n26575 ), .C1(\Controller_inst.stm32_counter[2] ), 
    .D0(\Controller_inst.n19604 ), .C0(\Controller_inst.stm32_counter[1] ), 
    .CIN0(\Controller_inst.n19604 ), .CIN1(\Controller_inst.n26575 ), 
    .F0(\Controller_inst.n133_adj_2808[1] ), 
    .F1(\Controller_inst.n133_adj_2808[2] ), .COUT1(\Controller_inst.n19606 ), 
    .COUT0(\Controller_inst.n26575 ));
  Controller_inst_SLICE_68 \Controller_inst.SLICE_68 ( 
    .D1(\Controller_inst.n26485 ), .C1(\Controller_inst.stm32_counter[0] ), 
    .B1(\Controller_inst.n1221 ), .CIN1(\Controller_inst.n26485 ), 
    .F1(\Controller_inst.n133_adj_2808[0] ), .COUT1(\Controller_inst.n19604 ), 
    .COUT0(\Controller_inst.n26485 ));
  Controller_inst_SLICE_69 \Controller_inst.SLICE_69 ( 
    .D1(\Controller_inst.n26446 ), .C1(\Controller_inst.full_cycle_count[16] ), 
    .D0(\Controller_inst.n19544 ), .C0(\Controller_inst.full_cycle_count[15] ), 
    .CIN0(\Controller_inst.n19544 ), .CIN1(\Controller_inst.n26446 ), 
    .F0(\Controller_inst.n133_adj_2809[15] ), 
    .F1(\Controller_inst.n133_adj_2809[16] ), .COUT1(\Controller_inst.n19546 ), 
    .COUT0(\Controller_inst.n26446 ));
  Controller_inst_SLICE_70 \Controller_inst.SLICE_70 ( 
    .D1(\Controller_inst.n26443 ), .C1(\Controller_inst.full_cycle_count[14] ), 
    .D0(\Controller_inst.n19542 ), .C0(\Controller_inst.full_cycle_count[13] ), 
    .CIN0(\Controller_inst.n19542 ), .CIN1(\Controller_inst.n26443 ), 
    .F0(\Controller_inst.n133_adj_2809[13] ), 
    .F1(\Controller_inst.n133_adj_2809[14] ), .COUT1(\Controller_inst.n19544 ), 
    .COUT0(\Controller_inst.n26443 ));
  Controller_inst_SLICE_71 \Controller_inst.SLICE_71 ( 
    .D1(\Controller_inst.n26365 ), .D0(\Controller_inst.n19601 ), .C0(VCC_net), 
    .B0(\Controller_inst.NUM_DATA[31] ), .CIN0(\Controller_inst.n19601 ), 
    .CIN1(\Controller_inst.n26365 ), .F0(\Controller_inst.n167_adj_2810[31] ), 
    .COUT0(\Controller_inst.n26365 ));
  Controller_inst_SLICE_72 \Controller_inst.SLICE_72 ( 
    .D1(\Controller_inst.n26440 ), .C1(\Controller_inst.full_cycle_count[12] ), 
    .D0(\Controller_inst.n19540 ), .C0(\Controller_inst.full_cycle_count[11] ), 
    .CIN0(\Controller_inst.n19540 ), .CIN1(\Controller_inst.n26440 ), 
    .F0(\Controller_inst.n133_adj_2809[11] ), 
    .F1(\Controller_inst.n133_adj_2809[12] ), .COUT1(\Controller_inst.n19542 ), 
    .COUT0(\Controller_inst.n26440 ));
  Controller_inst_SLICE_73 \Controller_inst.SLICE_73 ( 
    .D1(\Controller_inst.n26362 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[30] ), .D0(\Controller_inst.n19599 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[29] ), 
    .CIN0(\Controller_inst.n19599 ), .CIN1(\Controller_inst.n26362 ), 
    .F0(\Controller_inst.n59 ), .F1(\Controller_inst.n61 ), 
    .COUT1(\Controller_inst.n19601 ), .COUT0(\Controller_inst.n26362 ));
  Controller_inst_SLICE_74 \Controller_inst.SLICE_74 ( 
    .D1(\Controller_inst.n26359 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[28] ), .D0(\Controller_inst.n19597 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[27] ), 
    .CIN0(\Controller_inst.n19597 ), .CIN1(\Controller_inst.n26359 ), 
    .F0(\Controller_inst.n55 ), .F1(\Controller_inst.n57 ), 
    .COUT1(\Controller_inst.n19599 ), .COUT0(\Controller_inst.n26359 ));
  Controller_inst_SLICE_75 \Controller_inst.SLICE_75 ( 
    .D1(\Controller_inst.n26356 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[26] ), .D0(\Controller_inst.n19595 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[25] ), 
    .CIN0(\Controller_inst.n19595 ), .CIN1(\Controller_inst.n26356 ), 
    .F0(\Controller_inst.n51 ), .F1(\Controller_inst.n53 ), 
    .COUT1(\Controller_inst.n19597 ), .COUT0(\Controller_inst.n26356 ));
  Controller_inst_SLICE_76 \Controller_inst.SLICE_76 ( 
    .D1(\Controller_inst.n26353 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[24] ), .D0(\Controller_inst.n19593 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[23] ), 
    .CIN0(\Controller_inst.n19593 ), .CIN1(\Controller_inst.n26353 ), 
    .F0(\Controller_inst.n47_adj_2767 ), .F1(\Controller_inst.n49 ), 
    .COUT1(\Controller_inst.n19595 ), .COUT0(\Controller_inst.n26353 ));
  Controller_inst_SLICE_77 \Controller_inst.SLICE_77 ( 
    .D1(\Controller_inst.n26437 ), .C1(\Controller_inst.full_cycle_count[10] ), 
    .D0(\Controller_inst.n19538 ), .C0(\Controller_inst.full_cycle_count[9] ), 
    .CIN0(\Controller_inst.n19538 ), .CIN1(\Controller_inst.n26437 ), 
    .F0(\Controller_inst.n133_adj_2809[9] ), 
    .F1(\Controller_inst.n133_adj_2809[10] ), .COUT1(\Controller_inst.n19540 ), 
    .COUT0(\Controller_inst.n26437 ));
  Controller_inst_SLICE_78 \Controller_inst.SLICE_78 ( 
    .D1(\Controller_inst.n26350 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[22] ), .D0(\Controller_inst.n19591 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[21] ), 
    .CIN0(\Controller_inst.n19591 ), .CIN1(\Controller_inst.n26350 ), 
    .F0(\Controller_inst.n43_adj_2768 ), .F1(\Controller_inst.n45 ), 
    .COUT1(\Controller_inst.n19593 ), .COUT0(\Controller_inst.n26350 ));
  Controller_inst_SLICE_79 \Controller_inst.SLICE_79 ( 
    .D1(\Controller_inst.n26347 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[20] ), .D0(\Controller_inst.n19589 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[19] ), 
    .CIN0(\Controller_inst.n19589 ), .CIN1(\Controller_inst.n26347 ), 
    .F0(\Controller_inst.n39_adj_2770 ), .F1(\Controller_inst.n41_adj_2771 ), 
    .COUT1(\Controller_inst.n19591 ), .COUT0(\Controller_inst.n26347 ));
  Controller_inst_SLICE_80 \Controller_inst.SLICE_80 ( 
    .D1(\Controller_inst.n26695 ), .C1(\Controller_inst.rhd_index[30] ), 
    .D0(\Controller_inst.n19467 ), .C0(\Controller_inst.rhd_index[29] ), 
    .CIN0(\Controller_inst.n19467 ), .CIN1(\Controller_inst.n26695 ), 
    .F0(\Controller_inst.n133[29] ), .F1(\Controller_inst.n133[30] ), 
    .COUT1(\Controller_inst.n19469 ), .COUT0(\Controller_inst.n26695 ));
  Controller_inst_SLICE_81 \Controller_inst.SLICE_81 ( 
    .D1(\Controller_inst.n26344 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[18] ), .D0(\Controller_inst.n19587 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[17] ), 
    .CIN0(\Controller_inst.n19587 ), .CIN1(\Controller_inst.n26344 ), 
    .F0(\Controller_inst.n35_adj_2774 ), .F1(\Controller_inst.n37_adj_2775 ), 
    .COUT1(\Controller_inst.n19589 ), .COUT0(\Controller_inst.n26344 ));
  Controller_inst_SLICE_82 \Controller_inst.SLICE_82 ( 
    .D1(\Controller_inst.n26341 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[16] ), .D0(\Controller_inst.n19585 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[15] ), 
    .CIN0(\Controller_inst.n19585 ), .CIN1(\Controller_inst.n26341 ), 
    .F0(\Controller_inst.n31 ), .F1(\Controller_inst.n33 ), 
    .COUT1(\Controller_inst.n19587 ), .COUT0(\Controller_inst.n26341 ));
  Controller_inst_SLICE_83 \Controller_inst.SLICE_83 ( 
    .D1(\Controller_inst.n26698 ), .D0(\Controller_inst.n19469 ), 
    .C0(\Controller_inst.rhd_index[31] ), .CIN0(\Controller_inst.n19469 ), 
    .CIN1(\Controller_inst.n26698 ), .F0(\Controller_inst.n133[31] ), 
    .COUT0(\Controller_inst.n26698 ));
  Controller_inst_SLICE_84 \Controller_inst.SLICE_84 ( 
    .D1(\Controller_inst.n26665 ), .C1(\Controller_inst.rhd_index[10] ), 
    .D0(\Controller_inst.n19447 ), .C0(\Controller_inst.rhd_index[9] ), 
    .CIN0(\Controller_inst.n19447 ), .CIN1(\Controller_inst.n26665 ), 
    .F0(\Controller_inst.n133[9] ), .F1(\Controller_inst.n133[10] ), 
    .COUT1(\Controller_inst.n19449 ), .COUT0(\Controller_inst.n26665 ));
  Controller_inst_SLICE_85 \Controller_inst.SLICE_85 ( 
    .D1(\Controller_inst.n26692 ), .C1(\Controller_inst.rhd_index[28] ), 
    .D0(\Controller_inst.n19465 ), .C0(\Controller_inst.rhd_index[27] ), 
    .CIN0(\Controller_inst.n19465 ), .CIN1(\Controller_inst.n26692 ), 
    .F0(\Controller_inst.n133[27] ), .F1(\Controller_inst.n133[28] ), 
    .COUT1(\Controller_inst.n19467 ), .COUT0(\Controller_inst.n26692 ));
  Controller_inst_SLICE_86 \Controller_inst.SLICE_86 ( 
    .D1(\Controller_inst.n26509 ), .C1(\rhd_index[0] ), .B1(VCC_net), 
    .CIN1(\Controller_inst.n26509 ), .F1(\Controller_inst.n133[0] ), 
    .COUT1(\Controller_inst.n19439 ), .COUT0(\Controller_inst.n26509 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_87 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_87 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26383 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] ), .B1(VCC_net), 
    .D0(VCC_net), .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] ), 
    .B0(\Controller_inst.int_STM32_TX_Ready_N_2579 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26383 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[0] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[1] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19472 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26383 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_88 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_88 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26521 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19676 ), .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[6] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19676 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26521 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n47[7] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26521 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_89 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_89 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26518 ), .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19674 ), .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19674 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26518 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n47[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n47[6] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19676 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26518 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_90 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_90 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26515 ), .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19672 ), .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19672 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26515 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n47[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n47[4] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19674 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26515 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_91 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_91 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26389 ), .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .D0(VCC_net), .C0(\Controller_inst.SPI_Master_CS_STM32_1.n13 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26389 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n47[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n47[2] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19672 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26389 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_92 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_92 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26422 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19478 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19478 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26422 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[8] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[9] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26422 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_93 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_93 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26413 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19472 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19472 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26413 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[2] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[3] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19474 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26413 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_94 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_94 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26419 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19476 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19476 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26419 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[6] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[7] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19478 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26419 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_95 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_95 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26416 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19474 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19474 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26416 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[4] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[5] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19476 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26416 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_96 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_96 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26632 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19652 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19652 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26632 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[7] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[8] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26632 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_97 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_97 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26629 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19650 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19650 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26629 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[6] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19652 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26629 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_98 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_98 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26626 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19648 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19648 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26626 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[4] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19650 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26626 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_99 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_99 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26623 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19646 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19646 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26623 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[2] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19648 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26623 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_100 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_100 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26488 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26488 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[0] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19646 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26488 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_101 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_101 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26479 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19497 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19497 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26479 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[9] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[10] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26479 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_102 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_102 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26476 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19495 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19495 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26476 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[7] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[8] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19497 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26476 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_103 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_103 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26473 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19493 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19493 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26473 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[6] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19495 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26473 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_104 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_104 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26377 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19491 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19491 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26377 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[4] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19493 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26377 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_105 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_105 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26374 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19489 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19489 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26374 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[2] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19491 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26374 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_106 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_106 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26371 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26371 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[0] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19489 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26371 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_107 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_107 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26527 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[5] )
    , .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19667 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[4] )
    , .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19667 ), 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26527 ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[5] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[6] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19669 ), 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26527 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_108 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_108 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26524 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19665 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19665 ), 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26524 ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[3] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[4] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19667 ), 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26524 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_109 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_109 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26392 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , .D0(VCC_net), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26392 ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[1] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[2] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19665 ), 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26392 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_110 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_110 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26530 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19669 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[6] )
    , .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19669 ), 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26530 ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[7] ), 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n26530 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_111 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_111 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26638 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19486 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19486 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26638 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[5] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26638 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_112 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_112 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26635 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19484 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19484 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26635 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19486 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26635 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_113 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_113 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26401 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19482 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19482 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26401 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19484 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26401 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_114 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_114 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26398 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26398 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19482 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26398 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_115
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_115 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26650 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19662 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19662 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26650 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26650 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_116
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_116 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26647 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19660 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19660 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26647 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19662 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26647 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_117
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_117 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26644 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19658 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19658 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26644 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19660 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26644 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_118
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_118 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26641 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19656 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19656 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26641 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19658 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26641 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_119
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_119 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26506 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26506 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19656 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26506 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_120
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_120 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26503 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19643 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19643 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26503 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26503 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_121
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_121 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26500 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19641 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19641 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26500 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19643 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26500 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_122
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_122 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26497 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19639 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19639 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26497 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19641 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26497 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_123
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_123 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26494 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19637 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19637 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26494 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19639 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26494 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_124
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_124 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26491 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26491 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19637 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26491 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_125
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_125 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26707 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11854 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19683 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11852 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[6] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19683 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26707 )
    , .Q0(\Controller_inst.int_FIFO_COUNT[6] ), 
    .Q1(\Controller_inst.int_FIFO_COUNT[7] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26707 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_126
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_126 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26704 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11850 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19681 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11848 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[4] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19681 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26704 )
    , .Q0(\Controller_inst.int_FIFO_COUNT[4] ), 
    .Q1(\Controller_inst.int_FIFO_COUNT[5] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19683 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26704 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_127
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_127 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26701 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11846 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19679 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11844 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[2] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19679 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26701 )
    , .Q0(\Controller_inst.int_FIFO_COUNT[2] ), 
    .Q1(\Controller_inst.int_FIFO_COUNT[3] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19681 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26701 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_128
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_128 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26512 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11842 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[1] )
    , .D0(VCC_net), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11839 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26512 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19679 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26512 )
    );
  SLICE_132 SLICE_132( .DI1(\n17504$n0 ), .DI0(\n17504$n2 ), .D1(n20765), 
    .C1(n17498), .B1(\reset_counter[5] ), .A1(n21321), .D0(n17498), 
    .C0(n20765), .B0(n21321), .A0(\reset_counter[5] ), .CLK(pll_clk_int), 
    .Q0(maxfan_replicated_net_1496), .Q1(maxfan_replicated_net_999), 
    .F0(\n17504$n2 ), .F1(\n17504$n0 ));
  Controller_inst_SLICE_135 \Controller_inst.SLICE_135 ( 
    .DI1(\Controller_inst.temp_array[11][1].sig_002.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][2].sig_001.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[11][1] ), 
    .D0(\Controller_inst.temp_array[11][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[322] ), 
    .Q1(\Controller_inst.temp_buffer[321] ), 
    .F0(\Controller_inst.temp_array[11][2].sig_001.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][1].sig_002.FeedThruLUT ));
  Controller_inst_SLICE_137 \Controller_inst.SLICE_137 ( 
    .DI1(\Controller_inst.temp_array[12][15].sig_005.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][0].sig_003.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[12][15] ), 
    .D0(\Controller_inst.temp_array[11][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[320] ), 
    .Q1(\Controller_inst.temp_buffer[319] ), 
    .F0(\Controller_inst.temp_array[11][0].sig_003.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][15].sig_005.FeedThruLUT ));
  Controller_inst_SLICE_138 \Controller_inst.SLICE_138 ( 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_004.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[0] ), .CE(\Controller_inst.n10113 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[0][0] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_004.FeedThruLUT ));
  Controller_inst_SLICE_140 \Controller_inst.SLICE_140 ( 
    .DI0(\Controller_inst.temp_array[12][14].sig_006.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[12][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[318] ), 
    .F0(\Controller_inst.temp_array[12][14].sig_006.FeedThruLUT ));
  Controller_inst_SLICE_142 \Controller_inst.SLICE_142 ( 
    .DI0(\Controller_inst.temp_array[12][13].sig_007.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[12][13] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[317] ), 
    .F0(\Controller_inst.temp_array[12][13].sig_007.FeedThruLUT ));
  Controller_inst_SLICE_143 \Controller_inst.SLICE_143 ( 
    .DI0(\Controller_inst.temp_array[12][12].sig_008.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[12][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[316] ), 
    .F0(\Controller_inst.temp_array[12][12].sig_008.FeedThruLUT ));
  Controller_inst_SLICE_144 \Controller_inst.SLICE_144 ( 
    .DI0(\Controller_inst.temp_array[12][11].sig_009.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[12][11] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[315] ), 
    .F0(\Controller_inst.temp_array[12][11].sig_009.FeedThruLUT ));
  Controller_inst_SLICE_145 \Controller_inst.SLICE_145 ( 
    .DI1(\Controller_inst.temp_array[12][9].sig_011.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][10].sig_010.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[12][9] ), 
    .D0(\Controller_inst.temp_array[12][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[314] ), 
    .Q1(\Controller_inst.temp_buffer[313] ), 
    .F0(\Controller_inst.temp_array[12][10].sig_010.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][9].sig_011.FeedThruLUT ));
  Controller_inst_SLICE_147 \Controller_inst.SLICE_147 ( 
    .DI1(\Controller_inst.temp_array[12][7].sig_013.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][8].sig_012.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[12][7] ), 
    .C0(\Controller_inst.temp_array[12][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[312] ), 
    .Q1(\Controller_inst.temp_buffer[311] ), 
    .F0(\Controller_inst.temp_array[12][8].sig_012.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][7].sig_013.FeedThruLUT ));
  Controller_inst_SLICE_149 \Controller_inst.SLICE_149 ( 
    .DI1(\Controller_inst.temp_array[12][5].sig_016.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][6].sig_014.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[12][5] ), 
    .D0(\Controller_inst.temp_array[12][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[310] ), 
    .Q1(\Controller_inst.temp_buffer[309] ), 
    .F0(\Controller_inst.temp_array[12][6].sig_014.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][5].sig_016.FeedThruLUT ));
  Controller_inst_SLICE_150 \Controller_inst.SLICE_150 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1353.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_015.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10119 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][0] ), 
    .Q1(\Controller_inst.temp_array[1][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_015.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1353.FeedThruLUT ));
  Controller_inst_SLICE_152 \Controller_inst.SLICE_152 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_2173.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_017.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10157 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][7] ), 
    .Q1(\Controller_inst.temp_array[5][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_017.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_2173.FeedThruLUT ));
  Controller_inst_SLICE_153 \Controller_inst.SLICE_153 ( 
    .DI1(\Controller_inst.temp_array[12][3].sig_019.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][4].sig_018.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[12][3] ), 
    .D0(\Controller_inst.temp_array[12][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[308] ), 
    .Q1(\Controller_inst.temp_buffer[307] ), 
    .F0(\Controller_inst.temp_array[12][4].sig_018.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][3].sig_019.FeedThruLUT ));
  Controller_inst_SLICE_155 \Controller_inst.SLICE_155 ( 
    .DI1(\Controller_inst.temp_array[12][1].sig_021.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][2].sig_020.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[12][1] ), 
    .D0(\Controller_inst.temp_array[12][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[306] ), 
    .Q1(\Controller_inst.temp_buffer[305] ), 
    .F0(\Controller_inst.temp_array[12][2].sig_020.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][1].sig_021.FeedThruLUT ));
  Controller_inst_SLICE_157 \Controller_inst.SLICE_157 ( 
    .DI1(\Controller_inst.temp_array[13][15].sig_023.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][0].sig_022.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][15] ), 
    .D0(\Controller_inst.temp_array[12][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[304] ), 
    .Q1(\Controller_inst.temp_buffer[303] ), 
    .F0(\Controller_inst.temp_array[12][0].sig_022.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][15].sig_023.FeedThruLUT ));
  Controller_inst_SLICE_159 \Controller_inst.SLICE_159 ( 
    .DI1(\Controller_inst.temp_array[13][13].sig_025.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][14].sig_024.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][13] ), 
    .D0(\Controller_inst.temp_array[13][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[302] ), 
    .Q1(\Controller_inst.temp_buffer[301] ), 
    .F0(\Controller_inst.temp_array[13][14].sig_024.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][13].sig_025.FeedThruLUT ));
  Controller_inst_SLICE_161 \Controller_inst.SLICE_161 ( 
    .DI1(\Controller_inst.temp_array[13][11].sig_029.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][12].sig_026.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[13][11] ), 
    .D0(\Controller_inst.temp_array[13][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[300] ), 
    .Q1(\Controller_inst.temp_buffer[299] ), 
    .F0(\Controller_inst.temp_array[13][12].sig_026.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][11].sig_029.FeedThruLUT ));
  Controller_inst_SLICE_162 \Controller_inst.SLICE_162 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_028.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_027.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[9] ), .CE(\Controller_inst.n10157 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][9] ), 
    .Q1(\Controller_inst.temp_array[5][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_027.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_028.FeedThruLUT ));
  Controller_inst_SLICE_165 \Controller_inst.SLICE_165 ( 
    .DI1(\Controller_inst.temp_array[13][9].sig_031.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][10].sig_030.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][9] ), 
    .C0(\Controller_inst.temp_array[13][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[298] ), 
    .Q1(\Controller_inst.temp_buffer[297] ), 
    .F0(\Controller_inst.temp_array[13][10].sig_030.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][9].sig_031.FeedThruLUT ));
  Controller_inst_SLICE_167 \Controller_inst.SLICE_167 ( 
    .DI1(\Controller_inst.temp_array[13][7].sig_033.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][8].sig_032.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][7] ), 
    .D0(\Controller_inst.temp_array[13][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[296] ), 
    .Q1(\Controller_inst.temp_buffer[295] ), 
    .F0(\Controller_inst.temp_array[13][8].sig_032.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][7].sig_033.FeedThruLUT ));
  Controller_inst_SLICE_169 \Controller_inst.SLICE_169 ( 
    .DI1(\Controller_inst.temp_array[13][5].sig_035.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][6].sig_034.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][5] ), 
    .D0(\Controller_inst.temp_array[13][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[294] ), 
    .Q1(\Controller_inst.temp_buffer[293] ), 
    .F0(\Controller_inst.temp_array[13][6].sig_034.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][5].sig_035.FeedThruLUT ));
  Controller_inst_SLICE_171 \Controller_inst.SLICE_171 ( 
    .DI1(\Controller_inst.temp_array[13][3].sig_039.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][4].sig_036.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[13][3] ), 
    .D0(\Controller_inst.temp_array[13][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[292] ), 
    .Q1(\Controller_inst.temp_buffer[291] ), 
    .F0(\Controller_inst.temp_array[13][4].sig_036.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][3].sig_039.FeedThruLUT ));
  Controller_inst_SLICE_172 \Controller_inst.SLICE_172 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_038.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_037.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10157 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][11] ), 
    .Q1(\Controller_inst.temp_array[5][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_037.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_038.FeedThruLUT ));
  Controller_inst_SLICE_175 \Controller_inst.SLICE_175 ( 
    .DI1(\Controller_inst.temp_array[13][1].sig_041.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][2].sig_040.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][1] ), 
    .D0(\Controller_inst.temp_array[13][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[290] ), 
    .Q1(\Controller_inst.temp_buffer[289] ), 
    .F0(\Controller_inst.temp_array[13][2].sig_040.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][1].sig_041.FeedThruLUT ));
  Controller_inst_SLICE_177 \Controller_inst.SLICE_177 ( 
    .DI1(\Controller_inst.temp_array[14][15].sig_043.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][0].sig_042.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][15] ), 
    .D0(\Controller_inst.temp_array[13][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[288] ), 
    .Q1(\Controller_inst.temp_buffer[287] ), 
    .F0(\Controller_inst.temp_array[13][0].sig_042.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][15].sig_043.FeedThruLUT ));
  Controller_inst_SLICE_179 \Controller_inst.SLICE_179 ( 
    .DI1(\Controller_inst.int_FIFO_Q[5].sig_046.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[6].sig_044.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[5] ), .D0(\Controller_inst.int_FIFO_Q[6] ), 
    .CE(\Controller_inst.n10157 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][6] ), 
    .Q1(\Controller_inst.temp_array[5][5] ), 
    .F0(\Controller_inst.int_FIFO_Q[6].sig_044.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[5].sig_046.FeedThruLUT ));
  Controller_inst_SLICE_180 \Controller_inst.SLICE_180 ( 
    .DI1(\Controller_inst.temp_array[14][13].sig_047.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][14].sig_045.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][13] ), 
    .C0(\Controller_inst.temp_array[14][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[286] ), 
    .Q1(\Controller_inst.temp_buffer[285] ), 
    .F0(\Controller_inst.temp_array[14][14].sig_045.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][13].sig_047.FeedThruLUT ));
  Controller_inst_SLICE_183 \Controller_inst.SLICE_183 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_064.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_048.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10157 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][13] ), 
    .Q1(\Controller_inst.temp_array[5][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_048.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_064.FeedThruLUT ));
  Controller_inst_SLICE_184 \Controller_inst.SLICE_184 ( 
    .DI1(\Controller_inst.temp_array[14][11].sig_050.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][12].sig_049.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][11] ), 
    .D0(\Controller_inst.temp_array[14][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[284] ), 
    .Q1(\Controller_inst.temp_buffer[283] ), 
    .F0(\Controller_inst.temp_array[14][12].sig_049.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][11].sig_050.FeedThruLUT ));
  Controller_inst_SLICE_186 \Controller_inst.SLICE_186 ( 
    .DI1(\Controller_inst.temp_array[14][9].sig_052.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][10].sig_051.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][9] ), 
    .C0(\Controller_inst.temp_array[14][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[282] ), 
    .Q1(\Controller_inst.temp_buffer[281] ), 
    .F0(\Controller_inst.temp_array[14][10].sig_051.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][9].sig_052.FeedThruLUT ));
  Controller_inst_SLICE_188 \Controller_inst.SLICE_188 ( 
    .DI1(\Controller_inst.temp_array[14][7].sig_054.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][8].sig_053.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][7] ), 
    .C0(\Controller_inst.temp_array[14][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[280] ), 
    .Q1(\Controller_inst.temp_buffer[279] ), 
    .F0(\Controller_inst.temp_array[14][8].sig_053.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][7].sig_054.FeedThruLUT ));
  Controller_inst_SLICE_190 \Controller_inst.SLICE_190 ( 
    .DI1(\Controller_inst.temp_array[14][5].sig_056.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][6].sig_055.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][5] ), 
    .D0(\Controller_inst.temp_array[14][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[278] ), 
    .Q1(\Controller_inst.temp_buffer[277] ), 
    .F0(\Controller_inst.temp_array[14][6].sig_055.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][5].sig_056.FeedThruLUT ));
  Controller_inst_SLICE_192 \Controller_inst.SLICE_192 ( 
    .DI1(\Controller_inst.temp_array[14][3].sig_058.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][4].sig_057.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][3] ), 
    .D0(\Controller_inst.temp_array[14][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[276] ), 
    .Q1(\Controller_inst.temp_buffer[275] ), 
    .F0(\Controller_inst.temp_array[14][4].sig_057.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][3].sig_058.FeedThruLUT ));
  Controller_inst_SLICE_194 \Controller_inst.SLICE_194 ( 
    .DI1(\Controller_inst.temp_array[14][1].sig_060.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][2].sig_059.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][1] ), 
    .C0(\Controller_inst.temp_array[14][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[274] ), 
    .Q1(\Controller_inst.temp_buffer[273] ), 
    .F0(\Controller_inst.temp_array[14][2].sig_059.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][1].sig_060.FeedThruLUT ));
  Controller_inst_SLICE_196 \Controller_inst.SLICE_196 ( 
    .DI1(\Controller_inst.temp_array[15][15].sig_062.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][0].sig_061.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[15][15] ), 
    .C0(\Controller_inst.temp_array[14][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[272] ), 
    .Q1(\Controller_inst.temp_buffer[271] ), 
    .F0(\Controller_inst.temp_array[14][0].sig_061.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][15].sig_062.FeedThruLUT ));
  Controller_inst_SLICE_198 \Controller_inst.SLICE_198 ( 
    .DI1(\Controller_inst.temp_array[15][13].sig_065.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][14].sig_063.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[15][13] ), 
    .D0(\Controller_inst.temp_array[15][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[270] ), 
    .Q1(\Controller_inst.temp_buffer[269] ), 
    .F0(\Controller_inst.temp_array[15][14].sig_063.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][13].sig_065.FeedThruLUT ));
  Controller_inst_SLICE_201 \Controller_inst.SLICE_201 ( 
    .DI0(\Controller_inst.temp_array[15][12].sig_066.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[15][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[268] ), 
    .F0(\Controller_inst.temp_array[15][12].sig_066.FeedThruLUT ));
  Controller_inst_SLICE_202 \Controller_inst.SLICE_202 ( 
    .DI0(\Controller_inst.temp_array[15][11].sig_067.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[15][11] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[267] ), 
    .F0(\Controller_inst.temp_array[15][11].sig_067.FeedThruLUT ));
  Controller_inst_SLICE_203 \Controller_inst.SLICE_203 ( 
    .DI1(\Controller_inst.temp_array[15][9].sig_070.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][10].sig_068.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[15][9] ), 
    .D0(\Controller_inst.temp_array[15][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[266] ), 
    .Q1(\Controller_inst.temp_buffer[265] ), 
    .F0(\Controller_inst.temp_array[15][10].sig_068.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][9].sig_070.FeedThruLUT ));
  Controller_inst_SLICE_204 \Controller_inst.SLICE_204 ( 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_069.FeedThruLUT ), 
    .C0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10157 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][15] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_069.FeedThruLUT ));
  Controller_inst_SLICE_206 \Controller_inst.SLICE_206 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1338.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_071.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10127 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][0] ), 
    .Q1(\Controller_inst.temp_array[2][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_071.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1338.FeedThruLUT ));
  Controller_inst_SLICE_207 \Controller_inst.SLICE_207 ( 
    .DI1(\Controller_inst.temp_array[15][7].sig_074.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][8].sig_072.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[15][7] ), 
    .D0(\Controller_inst.temp_array[15][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[264] ), 
    .Q1(\Controller_inst.temp_buffer[263] ), 
    .F0(\Controller_inst.temp_array[15][8].sig_072.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][7].sig_074.FeedThruLUT ));
  Controller_inst_SLICE_208 \Controller_inst.SLICE_208 ( 
    .DI1(\Controller_inst.int_FIFO_Q[0].sig_078.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[1].sig_073.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[0] ), .D0(\Controller_inst.int_FIFO_Q[1] ), 
    .CE(\Controller_inst.n10175 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][1] ), 
    .Q1(\Controller_inst.temp_array[6][0] ), 
    .F0(\Controller_inst.int_FIFO_Q[1].sig_073.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[0].sig_078.FeedThruLUT ));
  Controller_inst_SLICE_210 \Controller_inst.SLICE_210 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1307.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_075.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10133 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][0] ), 
    .Q1(\Controller_inst.temp_array[3][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_075.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1307.FeedThruLUT ));
  Controller_inst_SLICE_211 \Controller_inst.SLICE_211 ( 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_076.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[0] ), .CE(\Controller_inst.n10141 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][0] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_076.FeedThruLUT ));
  Controller_inst_SLICE_212 \Controller_inst.SLICE_212 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_273.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_077.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10157 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][0] ), 
    .Q1(\Controller_inst.temp_array[5][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_077.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_273.FeedThruLUT ));
  Controller_inst_SLICE_214 \Controller_inst.SLICE_214 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_360.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_079.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10185 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][0] ), 
    .Q1(\Controller_inst.temp_array[7][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_079.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_360.FeedThruLUT ));
  Controller_inst_SLICE_215 \Controller_inst.SLICE_215 ( 
    .DI1(\Controller_inst.int_FIFO_Q[15].sig_423.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_080.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[15] ), 
    .D0(\Controller_inst.int_FIFO_Q[0] ), .CE(\Controller_inst.n10111 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][0] ), 
    .Q1(\Controller_inst.temp_array[8][15] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_080.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[15].sig_423.FeedThruLUT ));
  Controller_inst_SLICE_216 \Controller_inst.SLICE_216 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_424.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_081.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10117 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][0] ), 
    .Q1(\Controller_inst.temp_array[9][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_081.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_424.FeedThruLUT ));
  Controller_inst_SLICE_217 \Controller_inst.SLICE_217 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1318.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_082.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10121 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][0] ), 
    .Q1(\Controller_inst.temp_array[10][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_082.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1318.FeedThruLUT ));
  Controller_inst_SLICE_218 \Controller_inst.SLICE_218 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1292.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_083.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10123 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][0] ), 
    .Q1(\Controller_inst.temp_array[11][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_083.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1292.FeedThruLUT ));
  Controller_inst_SLICE_219 \Controller_inst.SLICE_219 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1272.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_084.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10129 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][0] ), 
    .Q1(\Controller_inst.temp_array[12][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_084.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1272.FeedThruLUT ));
  Controller_inst_SLICE_220 \Controller_inst.SLICE_220 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1257.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_085.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10131 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][0] ), 
    .Q1(\Controller_inst.temp_array[13][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_085.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1257.FeedThruLUT ));
  Controller_inst_SLICE_221 \Controller_inst.SLICE_221 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1242.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_086.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .C0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10143 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][0] ), 
    .Q1(\Controller_inst.temp_array[14][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_086.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1242.FeedThruLUT ));
  Controller_inst_SLICE_222 \Controller_inst.SLICE_222 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1227.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_087.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10149 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][0] ), 
    .Q1(\Controller_inst.temp_array[15][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_087.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1227.FeedThruLUT ));
  Controller_inst_SLICE_223 \Controller_inst.SLICE_223 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1212.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_088.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10159 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][0] ), 
    .Q1(\Controller_inst.temp_array[16][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_088.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1212.FeedThruLUT ));
  Controller_inst_SLICE_224 \Controller_inst.SLICE_224 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1196.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_089.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10165 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][0] ), 
    .Q1(\Controller_inst.temp_array[17][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_089.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1196.FeedThruLUT ));
  Controller_inst_SLICE_225 \Controller_inst.SLICE_225 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1178.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_090.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10171 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][0] ), 
    .Q1(\Controller_inst.temp_array[18][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_090.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1178.FeedThruLUT ));
  Controller_inst_SLICE_226 \Controller_inst.SLICE_226 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1163.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_091.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10181 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][0] ), 
    .Q1(\Controller_inst.temp_array[19][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_091.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1163.FeedThruLUT ));
  Controller_inst_SLICE_227 \Controller_inst.SLICE_227 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1148.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_092.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10187 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][0] ), 
    .Q1(\Controller_inst.temp_array[20][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_092.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1148.FeedThruLUT ));
  Controller_inst_SLICE_228 \Controller_inst.SLICE_228 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1133.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_093.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10189 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][0] ), 
    .Q1(\Controller_inst.temp_array[21][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_093.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1133.FeedThruLUT ));
  Controller_inst_SLICE_229 \Controller_inst.SLICE_229 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1118.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_094.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10191 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][0] ), 
    .Q1(\Controller_inst.temp_array[22][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_094.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1118.FeedThruLUT ));
  Controller_inst_SLICE_230 \Controller_inst.SLICE_230 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1103.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_095.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10193 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][0] ), 
    .Q1(\Controller_inst.temp_array[23][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_095.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1103.FeedThruLUT ));
  Controller_inst_SLICE_231 \Controller_inst.SLICE_231 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1088.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_096.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10195 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][0] ), 
    .Q1(\Controller_inst.temp_array[24][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_096.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1088.FeedThruLUT ));
  Controller_inst_SLICE_232 \Controller_inst.SLICE_232 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1073.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_097.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10065 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][0] ), 
    .Q1(\Controller_inst.temp_array[25][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_097.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1073.FeedThruLUT ));
  Controller_inst_SLICE_233 \Controller_inst.SLICE_233 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1058.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_098.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10073 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][0] ), 
    .Q1(\Controller_inst.temp_array[26][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_098.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1058.FeedThruLUT ));
  Controller_inst_SLICE_234 \Controller_inst.SLICE_234 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1043.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_099.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10079 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][0] ), 
    .Q1(\Controller_inst.temp_array[27][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_099.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1043.FeedThruLUT ));
  Controller_inst_SLICE_235 \Controller_inst.SLICE_235 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1028.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_100.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10085 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][0] ), 
    .Q1(\Controller_inst.temp_array[28][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_100.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1028.FeedThruLUT ));
  Controller_inst_SLICE_236 \Controller_inst.SLICE_236 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1013.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_101.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10091 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][0] ), 
    .Q1(\Controller_inst.temp_array[29][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_101.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1013.FeedThruLUT ));
  Controller_inst_SLICE_237 \Controller_inst.SLICE_237 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_998.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_102.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .C0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10095 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][0] ), 
    .Q1(\Controller_inst.temp_array[30][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_102.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_998.FeedThruLUT ));
  Controller_inst_SLICE_238 \Controller_inst.SLICE_238 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_983.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_103.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10101 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][0] ), 
    .Q1(\Controller_inst.temp_array[31][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_103.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_983.FeedThruLUT ));
  Controller_inst_SLICE_239 \Controller_inst.SLICE_239 ( 
    .DI0(\Controller_inst.temp_buffer[0].sig_104.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[0] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[0] ), 
    .F0(\Controller_inst.temp_buffer[0].sig_104.FeedThruLUT ));
  Controller_inst_SLICE_240 \Controller_inst.SLICE_240 ( 
    .DI1(\Controller_inst.temp_array[15][3].sig_109.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][6].sig_105.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[15][3] ), 
    .D0(\Controller_inst.temp_array[15][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[262] ), 
    .Q1(\Controller_inst.temp_buffer[259] ), 
    .F0(\Controller_inst.temp_array[15][6].sig_105.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][3].sig_109.FeedThruLUT ));
  Controller_inst_SLICE_241 \Controller_inst.SLICE_241 ( 
    .DI0(\Controller_inst.int_FIFO_Q[4].sig_106.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[4] ), .CE(\Controller_inst.n10157 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[4].sig_106.FeedThruLUT ));
  Controller_inst_SLICE_242 \Controller_inst.SLICE_242 ( 
    .DI1(\Controller_inst.temp_array[15][4].sig_108.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][5].sig_107.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[15][4] ), 
    .D0(\Controller_inst.temp_array[15][5] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[261] ), 
    .Q1(\Controller_inst.temp_buffer[260] ), 
    .F0(\Controller_inst.temp_array[15][5].sig_107.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][4].sig_108.FeedThruLUT ));
  Controller_inst_SLICE_246 \Controller_inst.SLICE_246 ( 
    .DI1(\Controller_inst.temp_array[15][1].sig_111.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][2].sig_110.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[15][1] ), 
    .D0(\Controller_inst.temp_array[15][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[258] ), 
    .Q1(\Controller_inst.temp_buffer[257] ), 
    .F0(\Controller_inst.temp_array[15][2].sig_110.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][1].sig_111.FeedThruLUT ));
  Controller_inst_SLICE_248 \Controller_inst.SLICE_248 ( 
    .DI1(\Controller_inst.int_FIFO_Q[3].sig_114.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[2].sig_112.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[3] ), .D0(\Controller_inst.int_FIFO_Q[2] ), 
    .CE(\Controller_inst.n10175 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][2] ), 
    .Q1(\Controller_inst.temp_array[6][3] ), 
    .F0(\Controller_inst.int_FIFO_Q[2].sig_112.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[3].sig_114.FeedThruLUT ));
  Controller_inst_SLICE_249 \Controller_inst.SLICE_249 ( 
    .DI1(\Controller_inst.temp_array[16][15].sig_115.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][0].sig_113.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[16][15] ), 
    .D0(\Controller_inst.temp_array[15][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[256] ), 
    .Q1(\Controller_inst.temp_buffer[255] ), 
    .F0(\Controller_inst.temp_array[15][0].sig_113.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][15].sig_115.FeedThruLUT ));
  Controller_inst_SLICE_252 \Controller_inst.SLICE_252 ( 
    .DI1(\Controller_inst.temp_array[16][13].sig_117.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][14].sig_116.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[16][13] ), 
    .D0(\Controller_inst.temp_array[16][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[254] ), 
    .Q1(\Controller_inst.temp_buffer[253] ), 
    .F0(\Controller_inst.temp_array[16][14].sig_116.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][13].sig_117.FeedThruLUT ));
  Controller_inst_SLICE_254 \Controller_inst.SLICE_254 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_182.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_118.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10157 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][3] ), 
    .Q1(\Controller_inst.temp_array[5][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_118.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_182.FeedThruLUT ));
  Controller_inst_SLICE_255 \Controller_inst.SLICE_255 ( 
    .DI1(\Controller_inst.temp_array[16][11].sig_120.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][12].sig_119.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[16][11] ), 
    .D0(\Controller_inst.temp_array[16][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[252] ), 
    .Q1(\Controller_inst.temp_buffer[251] ), 
    .F0(\Controller_inst.temp_array[16][12].sig_119.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][11].sig_120.FeedThruLUT ));
  Controller_inst_SLICE_257 \Controller_inst.SLICE_257 ( 
    .DI1(\Controller_inst.temp_array[16][9].sig_122.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][10].sig_121.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[16][9] ), 
    .D0(\Controller_inst.temp_array[16][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[250] ), 
    .Q1(\Controller_inst.temp_buffer[249] ), 
    .F0(\Controller_inst.temp_array[16][10].sig_121.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][9].sig_122.FeedThruLUT ));
  Controller_inst_SLICE_259 \Controller_inst.SLICE_259 ( 
    .DI1(\Controller_inst.temp_array[16][7].sig_124.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][8].sig_123.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[16][7] ), 
    .D0(\Controller_inst.temp_array[16][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[248] ), 
    .Q1(\Controller_inst.temp_buffer[247] ), 
    .F0(\Controller_inst.temp_array[16][8].sig_123.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][7].sig_124.FeedThruLUT ));
  Controller_inst_SLICE_261 \Controller_inst.SLICE_261 ( 
    .DI1(\Controller_inst.temp_array[16][5].sig_127.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][6].sig_125.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[16][5] ), 
    .C0(\Controller_inst.temp_array[16][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[246] ), 
    .Q1(\Controller_inst.temp_buffer[245] ), 
    .F0(\Controller_inst.temp_array[16][6].sig_125.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][5].sig_127.FeedThruLUT ));
  Controller_inst_SLICE_262 \Controller_inst.SLICE_262 ( 
    .DI0(\Controller_inst.int_FIFO_Q[4].sig_126.FeedThruLUT ), 
    .C0(\Controller_inst.int_FIFO_Q[4] ), .CE(\Controller_inst.n10175 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[4].sig_126.FeedThruLUT ));
  Controller_inst_SLICE_263 \Controller_inst.SLICE_263 ( 
    .DI1(\Controller_inst.n33_2[1].sig_396.FeedThruLUT ), 
    .DI0(\Controller_inst.n33_2[0].sig_2174.FeedThruLUT ), 
    .D1(\Controller_inst.n33_2[1] ), .D0(\Controller_inst.n33_2[0] ), 
    .CE(\Controller_inst.n10125 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.data_array_send_count[0] ), 
    .Q1(\Controller_inst.data_array_send_count[1] ), 
    .F0(\Controller_inst.n33_2[0].sig_2174.FeedThruLUT ), 
    .F1(\Controller_inst.n33_2[1].sig_396.FeedThruLUT ));
  Controller_inst_SLICE_265 \Controller_inst.SLICE_265 ( 
    .DI0(\Controller_inst.temp_array[16][4].sig_128.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[16][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[244] ), 
    .F0(\Controller_inst.temp_array[16][4].sig_128.FeedThruLUT ));
  Controller_inst_SLICE_266 \Controller_inst.SLICE_266 ( 
    .DI1(\Controller_inst.temp_array[16][2].sig_131.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][3].sig_129.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[16][2] ), 
    .D0(\Controller_inst.temp_array[16][3] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[243] ), 
    .Q1(\Controller_inst.temp_buffer[242] ), 
    .F0(\Controller_inst.temp_array[16][3].sig_129.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][2].sig_131.FeedThruLUT ));
  Controller_inst_SLICE_267 \Controller_inst.SLICE_267 ( 
    .DI0(\Controller_inst.temp_array[31][0].sig_130.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[31][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[0] ), 
    .F0(\Controller_inst.temp_array[31][0].sig_130.FeedThruLUT ));
  Controller_inst_SLICE_269 \Controller_inst.SLICE_269 ( 
    .DI0(\Controller_inst.temp_array[16][1].sig_132.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[16][1] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[241] ), 
    .F0(\Controller_inst.temp_array[16][1].sig_132.FeedThruLUT ));
  Controller_inst_SLICE_270 \Controller_inst.SLICE_270 ( 
    .DI1(\Controller_inst.temp_array[17][15].sig_134.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][0].sig_133.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[17][15] ), 
    .D0(\Controller_inst.temp_array[16][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[240] ), 
    .Q1(\Controller_inst.temp_buffer[239] ), 
    .F0(\Controller_inst.temp_array[16][0].sig_133.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][15].sig_134.FeedThruLUT ));
  Controller_inst_SLICE_272 \Controller_inst.SLICE_272 ( 
    .DI1(\Controller_inst.temp_array[17][13].sig_137.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[17][14].sig_135.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[17][13] ), 
    .D0(\Controller_inst.temp_array[17][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[238] ), 
    .Q1(\Controller_inst.temp_buffer[237] ), 
    .F0(\Controller_inst.temp_array[17][14].sig_135.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][13].sig_137.FeedThruLUT ));
  Controller_inst_SLICE_273 \Controller_inst.SLICE_273 ( 
    .DI1(\Controller_inst.alt_counter[0].sig_392.FeedThruLUT ), 
    .DI0(\Controller_inst.alt_counter[0].sig_136.FeedThruLUT ), 
    .D1(\Controller_inst.alt_counter[0] ), 
    .C0(\Controller_inst.alt_counter[0] ), .CE(\Controller_inst.n13613 ), 
    .CLK(pll_clk_int), .Q0(\channel_array[32][8] ), 
    .Q1(\channel_array[0][12] ), 
    .F0(\Controller_inst.alt_counter[0].sig_136.FeedThruLUT ), 
    .F1(\Controller_inst.alt_counter[0].sig_392.FeedThruLUT ));
  Controller_inst_SLICE_275 \Controller_inst.SLICE_275 ( 
    .DI1(\Controller_inst.temp_array[17][11].sig_139.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[17][12].sig_138.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[17][11] ), 
    .C0(\Controller_inst.temp_array[17][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[236] ), 
    .Q1(\Controller_inst.temp_buffer[235] ), 
    .F0(\Controller_inst.temp_array[17][12].sig_138.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][11].sig_139.FeedThruLUT ));
  Controller_inst_SLICE_277 \Controller_inst.SLICE_277 ( 
    .DI1(\Controller_inst.temp_array[17][9].sig_141.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[17][10].sig_140.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[17][9] ), 
    .D0(\Controller_inst.temp_array[17][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[234] ), 
    .Q1(\Controller_inst.temp_buffer[233] ), 
    .F0(\Controller_inst.temp_array[17][10].sig_140.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][9].sig_141.FeedThruLUT ));
  Controller_inst_SLICE_279 \Controller_inst.SLICE_279 ( 
    .DI0(\Controller_inst.temp_array[17][8].sig_142.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[17][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[232] ), 
    .F0(\Controller_inst.temp_array[17][8].sig_142.FeedThruLUT ));
  Controller_inst_SLICE_280 \Controller_inst.SLICE_280 ( 
    .DI1(\Controller_inst.temp_array[17][6].sig_144.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[17][7].sig_143.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[17][6] ), 
    .D0(\Controller_inst.temp_array[17][7] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[231] ), 
    .Q1(\Controller_inst.temp_buffer[230] ), 
    .F0(\Controller_inst.temp_array[17][7].sig_143.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][6].sig_144.FeedThruLUT ));
  Controller_inst_SLICE_282 \Controller_inst.SLICE_282 ( 
    .DI0(\Controller_inst.temp_array[17][5].sig_145.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[17][5] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[229] ), 
    .F0(\Controller_inst.temp_array[17][5].sig_145.FeedThruLUT ));
  Controller_inst_SLICE_283 \Controller_inst.SLICE_283 ( 
    .DI0(\Controller_inst.temp_array[17][4].sig_146.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[17][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[228] ), 
    .F0(\Controller_inst.temp_array[17][4].sig_146.FeedThruLUT ));
  Controller_inst_SLICE_284 \Controller_inst.SLICE_284 ( 
    .DI0(\Controller_inst.temp_array[17][3].sig_147.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[17][3] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[227] ), 
    .F0(\Controller_inst.temp_array[17][3].sig_147.FeedThruLUT ));
  Controller_inst_SLICE_285 \Controller_inst.SLICE_285 ( 
    .DI0(\Controller_inst.temp_array[17][2].sig_148.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[17][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[226] ), 
    .F0(\Controller_inst.temp_array[17][2].sig_148.FeedThruLUT ));
  Controller_inst_SLICE_286 \Controller_inst.SLICE_286 ( 
    .DI1(\Controller_inst.temp_array[17][0].sig_151.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[17][1].sig_149.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[17][0] ), 
    .D0(\Controller_inst.temp_array[17][1] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[225] ), 
    .Q1(\Controller_inst.temp_buffer[224] ), 
    .F0(\Controller_inst.temp_array[17][1].sig_149.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][0].sig_151.FeedThruLUT ));
  Controller_inst_SLICE_287 \Controller_inst.SLICE_287 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_292.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_150.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10175 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][5] ), 
    .Q1(\Controller_inst.temp_array[6][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_150.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_292.FeedThruLUT ));
  Controller_inst_SLICE_289 \Controller_inst.SLICE_289 ( 
    .DI0(\Controller_inst.temp_array[18][15].sig_152.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[18][15] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[223] ), 
    .F0(\Controller_inst.temp_array[18][15].sig_152.FeedThruLUT ));
  Controller_inst_SLICE_290 \Controller_inst.SLICE_290 ( 
    .DI0(\Controller_inst.temp_array[18][14].sig_153.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[18][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[222] ), 
    .F0(\Controller_inst.temp_array[18][14].sig_153.FeedThruLUT ));
  Controller_inst_SLICE_291 \Controller_inst.SLICE_291 ( 
    .DI1(\Controller_inst.temp_array[18][12].sig_155.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][13].sig_154.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[18][12] ), 
    .D0(\Controller_inst.temp_array[18][13] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[221] ), 
    .Q1(\Controller_inst.temp_buffer[220] ), 
    .F0(\Controller_inst.temp_array[18][13].sig_154.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[18][12].sig_155.FeedThruLUT ));
  Controller_inst_SLICE_293 \Controller_inst.SLICE_293 ( 
    .DI1(\Controller_inst.temp_array[18][10].sig_157.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][11].sig_156.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[18][10] ), 
    .D0(\Controller_inst.temp_array[18][11] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[219] ), 
    .Q1(\Controller_inst.temp_buffer[218] ), 
    .F0(\Controller_inst.temp_array[18][11].sig_156.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[18][10].sig_157.FeedThruLUT ));
  Controller_inst_SLICE_295 \Controller_inst.SLICE_295 ( 
    .DI0(\Controller_inst.n20701 ), .D0(\Controller_inst.n5_adj_2625 ), 
    .C0(rhd_done_config), .B0(\rhd_index[5] ), .A0(\rhd_index[4] ), .CE(n4), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_RHD_TX_Byte[0] ), .F0(\Controller_inst.n20701 ));
  Controller_inst_SLICE_296 \Controller_inst.SLICE_296 ( 
    .DI1(\Controller_inst.temp_array[18][8].sig_159.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][9].sig_158.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[18][8] ), 
    .D0(\Controller_inst.temp_array[18][9] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[217] ), 
    .Q1(\Controller_inst.temp_buffer[216] ), 
    .F0(\Controller_inst.temp_array[18][9].sig_158.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[18][8].sig_159.FeedThruLUT ));
  Controller_inst_SLICE_298 \Controller_inst.SLICE_298 ( 
    .DI0(\Controller_inst.temp_array[18][7].sig_160.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[18][7] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[215] ), 
    .F0(\Controller_inst.temp_array[18][7].sig_160.FeedThruLUT ));
  Controller_inst_SLICE_299 \Controller_inst.SLICE_299 ( 
    .DI1(\Controller_inst.temp_array[18][5].sig_162.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][6].sig_161.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[18][5] ), 
    .D0(\Controller_inst.temp_array[18][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[214] ), 
    .Q1(\Controller_inst.temp_buffer[213] ), 
    .F0(\Controller_inst.temp_array[18][6].sig_161.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[18][5].sig_162.FeedThruLUT ));
  Controller_inst_SLICE_301 \Controller_inst.SLICE_301 ( 
    .DI1(\Controller_inst.temp_array[18][3].sig_164.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][4].sig_163.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[18][3] ), 
    .D0(\Controller_inst.temp_array[18][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[212] ), 
    .Q1(\Controller_inst.temp_buffer[211] ), 
    .F0(\Controller_inst.temp_array[18][4].sig_163.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[18][3].sig_164.FeedThruLUT ));
  Controller_inst_SLICE_303 \Controller_inst.SLICE_303 ( 
    .DI1(\Controller_inst.temp_array[18][1].sig_166.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][2].sig_165.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[18][1] ), 
    .C0(\Controller_inst.temp_array[18][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[210] ), 
    .Q1(\Controller_inst.temp_buffer[209] ), 
    .F0(\Controller_inst.temp_array[18][2].sig_165.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[18][1].sig_166.FeedThruLUT ));
  Controller_inst_SLICE_305 \Controller_inst.SLICE_305 ( 
    .DI1(\Controller_inst.temp_array[19][15].sig_168.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][0].sig_167.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[19][15] ), 
    .D0(\Controller_inst.temp_array[18][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[208] ), 
    .Q1(\Controller_inst.temp_buffer[207] ), 
    .F0(\Controller_inst.temp_array[18][0].sig_167.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][15].sig_168.FeedThruLUT ));
  Controller_inst_SLICE_307 \Controller_inst.SLICE_307 ( 
    .DI1(\Controller_inst.temp_array[19][13].sig_170.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][14].sig_169.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[19][13] ), 
    .C0(\Controller_inst.temp_array[19][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[206] ), 
    .Q1(\Controller_inst.temp_buffer[205] ), 
    .F0(\Controller_inst.temp_array[19][14].sig_169.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][13].sig_170.FeedThruLUT ));
  Controller_inst_SLICE_309 \Controller_inst.SLICE_309 ( 
    .DI1(\Controller_inst.temp_array[19][11].sig_172.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][12].sig_171.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[19][11] ), 
    .D0(\Controller_inst.temp_array[19][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[204] ), 
    .Q1(\Controller_inst.temp_buffer[203] ), 
    .F0(\Controller_inst.temp_array[19][12].sig_171.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][11].sig_172.FeedThruLUT ));
  Controller_inst_SLICE_311 \Controller_inst.SLICE_311 ( 
    .DI1(\Controller_inst.temp_array[19][9].sig_174.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][10].sig_173.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[19][9] ), 
    .D0(\Controller_inst.temp_array[19][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[202] ), 
    .Q1(\Controller_inst.temp_buffer[201] ), 
    .F0(\Controller_inst.temp_array[19][10].sig_173.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][9].sig_174.FeedThruLUT ));
  Controller_inst_SLICE_313 \Controller_inst.SLICE_313 ( 
    .DI1(\Controller_inst.temp_array[19][7].sig_176.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][8].sig_175.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[19][7] ), 
    .D0(\Controller_inst.temp_array[19][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[200] ), 
    .Q1(\Controller_inst.temp_buffer[199] ), 
    .F0(\Controller_inst.temp_array[19][8].sig_175.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][7].sig_176.FeedThruLUT ));
  Controller_inst_SLICE_315 \Controller_inst.SLICE_315 ( 
    .DI1(\Controller_inst.temp_array[19][5].sig_178.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][6].sig_177.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[19][5] ), 
    .D0(\Controller_inst.temp_array[19][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[198] ), 
    .Q1(\Controller_inst.temp_buffer[197] ), 
    .F0(\Controller_inst.temp_array[19][6].sig_177.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][5].sig_178.FeedThruLUT ));
  Controller_inst_SLICE_317 \Controller_inst.SLICE_317 ( 
    .DI1(\Controller_inst.temp_array[19][3].sig_180.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][4].sig_179.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[19][3] ), 
    .D0(\Controller_inst.temp_array[19][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[196] ), 
    .Q1(\Controller_inst.temp_buffer[195] ), 
    .F0(\Controller_inst.temp_array[19][4].sig_179.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][3].sig_180.FeedThruLUT ));
  Controller_inst_SLICE_319 \Controller_inst.SLICE_319 ( 
    .DI1(\Controller_inst.temp_array[19][1].sig_183.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][2].sig_181.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[19][1] ), 
    .C0(\Controller_inst.temp_array[19][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[194] ), 
    .Q1(\Controller_inst.temp_buffer[193] ), 
    .F0(\Controller_inst.temp_array[19][2].sig_181.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][1].sig_183.FeedThruLUT ));
  Controller_inst_SLICE_322 \Controller_inst.SLICE_322 ( 
    .DI1(\Controller_inst.temp_array[20][15].sig_185.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][0].sig_184.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][15] ), 
    .D0(\Controller_inst.temp_array[19][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[192] ), 
    .Q1(\Controller_inst.temp_buffer[191] ), 
    .F0(\Controller_inst.temp_array[19][0].sig_184.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][15].sig_185.FeedThruLUT ));
  Controller_inst_SLICE_324 \Controller_inst.SLICE_324 ( 
    .DI1(\Controller_inst.temp_array[20][13].sig_187.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][14].sig_186.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][13] ), 
    .D0(\Controller_inst.temp_array[20][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[190] ), 
    .Q1(\Controller_inst.temp_buffer[189] ), 
    .F0(\Controller_inst.temp_array[20][14].sig_186.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][13].sig_187.FeedThruLUT ));
  Controller_inst_SLICE_326 \Controller_inst.SLICE_326 ( 
    .DI1(\Controller_inst.temp_array[20][11].sig_189.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][12].sig_188.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][11] ), 
    .D0(\Controller_inst.temp_array[20][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[188] ), 
    .Q1(\Controller_inst.temp_buffer[187] ), 
    .F0(\Controller_inst.temp_array[20][12].sig_188.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][11].sig_189.FeedThruLUT ));
  Controller_inst_SLICE_328 \Controller_inst.SLICE_328 ( 
    .DI1(\Controller_inst.temp_array[20][9].sig_191.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][10].sig_190.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[20][9] ), 
    .D0(\Controller_inst.temp_array[20][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[186] ), 
    .Q1(\Controller_inst.temp_buffer[185] ), 
    .F0(\Controller_inst.temp_array[20][10].sig_190.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][9].sig_191.FeedThruLUT ));
  Controller_inst_SLICE_330 \Controller_inst.SLICE_330 ( 
    .DI1(\Controller_inst.temp_array[20][7].sig_193.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][8].sig_192.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][7] ), 
    .C0(\Controller_inst.temp_array[20][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[184] ), 
    .Q1(\Controller_inst.temp_buffer[183] ), 
    .F0(\Controller_inst.temp_array[20][8].sig_192.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][7].sig_193.FeedThruLUT ));
  Controller_inst_SLICE_332 \Controller_inst.SLICE_332 ( 
    .DI1(\Controller_inst.temp_array[20][5].sig_195.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][6].sig_194.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][5] ), 
    .D0(\Controller_inst.temp_array[20][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[182] ), 
    .Q1(\Controller_inst.temp_buffer[181] ), 
    .F0(\Controller_inst.temp_array[20][6].sig_194.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][5].sig_195.FeedThruLUT ));
  Controller_inst_SLICE_334 \Controller_inst.SLICE_334 ( 
    .DI1(\Controller_inst.temp_array[20][3].sig_197.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][4].sig_196.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][3] ), 
    .D0(\Controller_inst.temp_array[20][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[180] ), 
    .Q1(\Controller_inst.temp_buffer[179] ), 
    .F0(\Controller_inst.temp_array[20][4].sig_196.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][3].sig_197.FeedThruLUT ));
  Controller_inst_SLICE_336 \Controller_inst.SLICE_336 ( 
    .DI1(\Controller_inst.temp_array[20][1].sig_199.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][2].sig_198.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][1] ), 
    .D0(\Controller_inst.temp_array[20][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[178] ), 
    .Q1(\Controller_inst.temp_buffer[177] ), 
    .F0(\Controller_inst.temp_array[20][2].sig_198.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][1].sig_199.FeedThruLUT ));
  Controller_inst_SLICE_338 \Controller_inst.SLICE_338 ( 
    .DI1(\Controller_inst.temp_array[21][15].sig_201.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][0].sig_200.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][15] ), 
    .D0(\Controller_inst.temp_array[20][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[176] ), 
    .Q1(\Controller_inst.temp_buffer[175] ), 
    .F0(\Controller_inst.temp_array[20][0].sig_200.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][15].sig_201.FeedThruLUT ));
  Controller_inst_SLICE_340 \Controller_inst.SLICE_340 ( 
    .DI1(\Controller_inst.temp_array[21][13].sig_203.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][14].sig_202.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[21][13] ), 
    .D0(\Controller_inst.temp_array[21][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[174] ), 
    .Q1(\Controller_inst.temp_buffer[173] ), 
    .F0(\Controller_inst.temp_array[21][14].sig_202.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][13].sig_203.FeedThruLUT ));
  Controller_inst_SLICE_342 \Controller_inst.SLICE_342 ( 
    .DI1(\Controller_inst.temp_array[21][11].sig_205.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][12].sig_204.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][11] ), 
    .D0(\Controller_inst.temp_array[21][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[172] ), 
    .Q1(\Controller_inst.temp_buffer[171] ), 
    .F0(\Controller_inst.temp_array[21][12].sig_204.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][11].sig_205.FeedThruLUT ));
  Controller_inst_SLICE_344 \Controller_inst.SLICE_344 ( 
    .DI1(\Controller_inst.temp_array[21][9].sig_207.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][10].sig_206.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[21][9] ), 
    .D0(\Controller_inst.temp_array[21][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[170] ), 
    .Q1(\Controller_inst.temp_buffer[169] ), 
    .F0(\Controller_inst.temp_array[21][10].sig_206.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][9].sig_207.FeedThruLUT ));
  Controller_inst_SLICE_346 \Controller_inst.SLICE_346 ( 
    .DI1(\Controller_inst.temp_array[21][7].sig_209.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][8].sig_208.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][7] ), 
    .D0(\Controller_inst.temp_array[21][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[168] ), 
    .Q1(\Controller_inst.temp_buffer[167] ), 
    .F0(\Controller_inst.temp_array[21][8].sig_208.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][7].sig_209.FeedThruLUT ));
  Controller_inst_SLICE_348 \Controller_inst.SLICE_348 ( 
    .DI1(\Controller_inst.temp_array[21][5].sig_211.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][6].sig_210.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][5] ), 
    .D0(\Controller_inst.temp_array[21][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[166] ), 
    .Q1(\Controller_inst.temp_buffer[165] ), 
    .F0(\Controller_inst.temp_array[21][6].sig_210.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][5].sig_211.FeedThruLUT ));
  Controller_inst_SLICE_350 \Controller_inst.SLICE_350 ( 
    .DI1(\Controller_inst.temp_array[21][3].sig_213.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][4].sig_212.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][3] ), 
    .D0(\Controller_inst.temp_array[21][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[164] ), 
    .Q1(\Controller_inst.temp_buffer[163] ), 
    .F0(\Controller_inst.temp_array[21][4].sig_212.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][3].sig_213.FeedThruLUT ));
  Controller_inst_SLICE_352 \Controller_inst.SLICE_352 ( 
    .DI1(\Controller_inst.temp_array[21][1].sig_215.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][2].sig_214.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][1] ), 
    .D0(\Controller_inst.temp_array[21][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[162] ), 
    .Q1(\Controller_inst.temp_buffer[161] ), 
    .F0(\Controller_inst.temp_array[21][2].sig_214.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][1].sig_215.FeedThruLUT ));
  Controller_inst_SLICE_354 \Controller_inst.SLICE_354 ( 
    .DI1(\Controller_inst.temp_array[22][15].sig_217.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][0].sig_216.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][15] ), 
    .D0(\Controller_inst.temp_array[21][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[160] ), 
    .Q1(\Controller_inst.temp_buffer[159] ), 
    .F0(\Controller_inst.temp_array[21][0].sig_216.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][15].sig_217.FeedThruLUT ));
  Controller_inst_SLICE_356 \Controller_inst.SLICE_356 ( 
    .DI1(\Controller_inst.temp_array[22][13].sig_219.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][14].sig_218.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][13] ), 
    .D0(\Controller_inst.temp_array[22][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[158] ), 
    .Q1(\Controller_inst.temp_buffer[157] ), 
    .F0(\Controller_inst.temp_array[22][14].sig_218.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][13].sig_219.FeedThruLUT ));
  Controller_inst_SLICE_358 \Controller_inst.SLICE_358 ( 
    .DI1(\Controller_inst.temp_array[22][11].sig_221.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][12].sig_220.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][11] ), 
    .D0(\Controller_inst.temp_array[22][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[156] ), 
    .Q1(\Controller_inst.temp_buffer[155] ), 
    .F0(\Controller_inst.temp_array[22][12].sig_220.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][11].sig_221.FeedThruLUT ));
  Controller_inst_SLICE_360 \Controller_inst.SLICE_360 ( 
    .DI1(\Controller_inst.temp_array[22][9].sig_223.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][10].sig_222.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][9] ), 
    .D0(\Controller_inst.temp_array[22][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[154] ), 
    .Q1(\Controller_inst.temp_buffer[153] ), 
    .F0(\Controller_inst.temp_array[22][10].sig_222.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][9].sig_223.FeedThruLUT ));
  Controller_inst_SLICE_362 \Controller_inst.SLICE_362 ( 
    .DI1(\Controller_inst.temp_array[22][7].sig_225.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][8].sig_224.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][7] ), 
    .D0(\Controller_inst.temp_array[22][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[152] ), 
    .Q1(\Controller_inst.temp_buffer[151] ), 
    .F0(\Controller_inst.temp_array[22][8].sig_224.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][7].sig_225.FeedThruLUT ));
  Controller_inst_SLICE_364 \Controller_inst.SLICE_364 ( 
    .DI1(\Controller_inst.temp_array[22][5].sig_227.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][6].sig_226.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][5] ), 
    .D0(\Controller_inst.temp_array[22][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[150] ), 
    .Q1(\Controller_inst.temp_buffer[149] ), 
    .F0(\Controller_inst.temp_array[22][6].sig_226.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][5].sig_227.FeedThruLUT ));
  Controller_inst_SLICE_366 \Controller_inst.SLICE_366 ( 
    .DI1(\Controller_inst.temp_array[22][3].sig_229.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][4].sig_228.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[22][3] ), 
    .D0(\Controller_inst.temp_array[22][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[148] ), 
    .Q1(\Controller_inst.temp_buffer[147] ), 
    .F0(\Controller_inst.temp_array[22][4].sig_228.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][3].sig_229.FeedThruLUT ));
  Controller_inst_SLICE_368 \Controller_inst.SLICE_368 ( 
    .DI1(\Controller_inst.temp_array[22][1].sig_231.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][2].sig_230.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][1] ), 
    .C0(\Controller_inst.temp_array[22][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[146] ), 
    .Q1(\Controller_inst.temp_buffer[145] ), 
    .F0(\Controller_inst.temp_array[22][2].sig_230.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][1].sig_231.FeedThruLUT ));
  Controller_inst_SLICE_370 \Controller_inst.SLICE_370 ( 
    .DI1(\Controller_inst.temp_array[23][15].sig_233.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][0].sig_232.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[23][15] ), 
    .D0(\Controller_inst.temp_array[22][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[144] ), 
    .Q1(\Controller_inst.temp_buffer[143] ), 
    .F0(\Controller_inst.temp_array[22][0].sig_232.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[23][15].sig_233.FeedThruLUT ));
  Controller_inst_SLICE_372 \Controller_inst.SLICE_372 ( 
    .DI1(\Controller_inst.temp_array[23][13].sig_235.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[23][14].sig_234.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[23][13] ), 
    .D0(\Controller_inst.temp_array[23][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[142] ), 
    .Q1(\Controller_inst.temp_buffer[141] ), 
    .F0(\Controller_inst.temp_array[23][14].sig_234.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[23][13].sig_235.FeedThruLUT ));
  Controller_inst_SLICE_374 \Controller_inst.SLICE_374 ( 
    .DI1(\Controller_inst.temp_array[23][11].sig_237.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[23][12].sig_236.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[23][11] ), 
    .D0(\Controller_inst.temp_array[23][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[140] ), 
    .Q1(\Controller_inst.temp_buffer[139] ), 
    .F0(\Controller_inst.temp_array[23][12].sig_236.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[23][11].sig_237.FeedThruLUT ));
  Controller_inst_SLICE_376 \Controller_inst.SLICE_376 ( 
    .DI1(\Controller_inst.temp_array[23][9].sig_239.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[23][10].sig_238.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[23][9] ), 
    .D0(\Controller_inst.temp_array[23][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[138] ), 
    .Q1(\Controller_inst.temp_buffer[137] ), 
    .F0(\Controller_inst.temp_array[23][10].sig_238.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[23][9].sig_239.FeedThruLUT ));
  Controller_inst_SLICE_378 \Controller_inst.SLICE_378 ( 
    .DI1(\Controller_inst.temp_array[23][7].sig_241.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[23][8].sig_240.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[23][7] ), 
    .D0(\Controller_inst.temp_array[23][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[136] ), 
    .Q1(\Controller_inst.temp_buffer[135] ), 
    .F0(\Controller_inst.temp_array[23][8].sig_240.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[23][7].sig_241.FeedThruLUT ));
  Controller_inst_SLICE_380 \Controller_inst.SLICE_380 ( 
    .DI1(\Controller_inst.temp_array[23][5].sig_243.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[23][6].sig_242.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[23][5] ), 
    .D0(\Controller_inst.temp_array[23][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[134] ), 
    .Q1(\Controller_inst.temp_buffer[133] ), 
    .F0(\Controller_inst.temp_array[23][6].sig_242.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[23][5].sig_243.FeedThruLUT ));
  Controller_inst_SLICE_382 \Controller_inst.SLICE_382 ( 
    .DI1(\Controller_inst.temp_array[23][3].sig_245.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[23][4].sig_244.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[23][3] ), 
    .D0(\Controller_inst.temp_array[23][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[132] ), 
    .Q1(\Controller_inst.temp_buffer[131] ), 
    .F0(\Controller_inst.temp_array[23][4].sig_244.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[23][3].sig_245.FeedThruLUT ));
  Controller_inst_SLICE_384 \Controller_inst.SLICE_384 ( 
    .DI1(\Controller_inst.temp_array[23][1].sig_247.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[23][2].sig_246.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[23][1] ), 
    .D0(\Controller_inst.temp_array[23][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[130] ), 
    .Q1(\Controller_inst.temp_buffer[129] ), 
    .F0(\Controller_inst.temp_array[23][2].sig_246.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[23][1].sig_247.FeedThruLUT ));
  Controller_inst_SLICE_386 \Controller_inst.SLICE_386 ( 
    .DI1(\Controller_inst.temp_array[24][15].sig_249.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[23][0].sig_248.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[24][15] ), 
    .D0(\Controller_inst.temp_array[23][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[128] ), 
    .Q1(\Controller_inst.temp_buffer[127] ), 
    .F0(\Controller_inst.temp_array[23][0].sig_248.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][15].sig_249.FeedThruLUT ));
  Controller_inst_SLICE_388 \Controller_inst.SLICE_388 ( 
    .DI1(\Controller_inst.temp_array[24][13].sig_251.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][14].sig_250.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[24][13] ), 
    .D0(\Controller_inst.temp_array[24][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[126] ), 
    .Q1(\Controller_inst.temp_buffer[125] ), 
    .F0(\Controller_inst.temp_array[24][14].sig_250.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][13].sig_251.FeedThruLUT ));
  Controller_inst_SLICE_390 \Controller_inst.SLICE_390 ( 
    .DI1(\Controller_inst.temp_array[24][11].sig_253.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][12].sig_252.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[24][11] ), 
    .D0(\Controller_inst.temp_array[24][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[124] ), 
    .Q1(\Controller_inst.temp_buffer[123] ), 
    .F0(\Controller_inst.temp_array[24][12].sig_252.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][11].sig_253.FeedThruLUT ));
  Controller_inst_SLICE_392 \Controller_inst.SLICE_392 ( 
    .DI1(\Controller_inst.n14438 ), .DI0(\Controller_inst.n14439 ), 
    .D1(n21378), .C1(\Controller_inst.int_RHD_TX_Byte[6] ), .B1(n4), 
    .D0(\Controller_inst.int_RHD_TX_Byte[7] ), .C0(n21378), .A0(n4), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_RHD_TX_Byte[7] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[6] ), .F0(\Controller_inst.n14439 ), 
    .F1(\Controller_inst.n14438 ));
  Controller_inst_SLICE_393 \Controller_inst.SLICE_393 ( 
    .DI1(\Controller_inst.temp_array[28][4].sig_330.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][10].sig_254.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[28][4] ), 
    .D0(\Controller_inst.temp_array[24][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[122] ), 
    .Q1(\Controller_inst.temp_buffer[52] ), 
    .F0(\Controller_inst.temp_array[24][10].sig_254.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][4].sig_330.FeedThruLUT ));
  Controller_inst_SLICE_394 \Controller_inst.SLICE_394 ( 
    .DI0(\Controller_inst.temp_array[24][9].sig_255.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[24][9] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[121] ), 
    .F0(\Controller_inst.temp_array[24][9].sig_255.FeedThruLUT ));
  Controller_inst_SLICE_395 \Controller_inst.SLICE_395 ( 
    .DI1(\Controller_inst.temp_array[24][7].sig_257.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][8].sig_256.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[24][7] ), 
    .C0(\Controller_inst.temp_array[24][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[120] ), 
    .Q1(\Controller_inst.temp_buffer[119] ), 
    .F0(\Controller_inst.temp_array[24][8].sig_256.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][7].sig_257.FeedThruLUT ));
  Controller_inst_SLICE_397 \Controller_inst.SLICE_397 ( 
    .DI1(\Controller_inst.temp_array[24][5].sig_259.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][6].sig_258.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[24][5] ), 
    .D0(\Controller_inst.temp_array[24][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[118] ), 
    .Q1(\Controller_inst.temp_buffer[117] ), 
    .F0(\Controller_inst.temp_array[24][6].sig_258.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][5].sig_259.FeedThruLUT ));
  Controller_inst_SLICE_399 \Controller_inst.SLICE_399 ( 
    .DI1(\Controller_inst.temp_array[24][3].sig_261.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][4].sig_260.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[24][3] ), 
    .C0(\Controller_inst.temp_array[24][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[116] ), 
    .Q1(\Controller_inst.temp_buffer[115] ), 
    .F0(\Controller_inst.temp_array[24][4].sig_260.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][3].sig_261.FeedThruLUT ));
  Controller_inst_SLICE_401 \Controller_inst.SLICE_401 ( 
    .DI1(\Controller_inst.temp_array[24][1].sig_263.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][2].sig_262.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[24][1] ), 
    .C0(\Controller_inst.temp_array[24][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[114] ), 
    .Q1(\Controller_inst.temp_buffer[113] ), 
    .F0(\Controller_inst.temp_array[24][2].sig_262.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][1].sig_263.FeedThruLUT ));
  Controller_inst_SLICE_403 \Controller_inst.SLICE_403 ( 
    .DI1(\Controller_inst.temp_array[25][15].sig_265.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][0].sig_264.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][15] ), 
    .D0(\Controller_inst.temp_array[24][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[112] ), 
    .Q1(\Controller_inst.temp_buffer[111] ), 
    .F0(\Controller_inst.temp_array[24][0].sig_264.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][15].sig_265.FeedThruLUT ));
  Controller_inst_SLICE_405 \Controller_inst.SLICE_405 ( 
    .DI1(\Controller_inst.temp_array[25][13].sig_267.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][14].sig_266.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[25][13] ), 
    .D0(\Controller_inst.temp_array[25][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[110] ), 
    .Q1(\Controller_inst.temp_buffer[109] ), 
    .F0(\Controller_inst.temp_array[25][14].sig_266.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][13].sig_267.FeedThruLUT ));
  Controller_inst_SLICE_407 \Controller_inst.SLICE_407 ( 
    .DI1(\Controller_inst.temp_array[25][11].sig_269.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][12].sig_268.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][11] ), 
    .D0(\Controller_inst.temp_array[25][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[108] ), 
    .Q1(\Controller_inst.temp_buffer[107] ), 
    .F0(\Controller_inst.temp_array[25][12].sig_268.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][11].sig_269.FeedThruLUT ));
  Controller_inst_SLICE_409 \Controller_inst.SLICE_409 ( 
    .DI1(\Controller_inst.temp_array[25][9].sig_271.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][10].sig_270.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][9] ), 
    .D0(\Controller_inst.temp_array[25][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[106] ), 
    .Q1(\Controller_inst.temp_buffer[105] ), 
    .F0(\Controller_inst.temp_array[25][10].sig_270.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][9].sig_271.FeedThruLUT ));
  Controller_inst_SLICE_411 \Controller_inst.SLICE_411 ( 
    .DI1(\Controller_inst.temp_array[25][7].sig_274.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][8].sig_272.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][7] ), 
    .D0(\Controller_inst.temp_array[25][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[104] ), 
    .Q1(\Controller_inst.temp_buffer[103] ), 
    .F0(\Controller_inst.temp_array[25][8].sig_272.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][7].sig_274.FeedThruLUT ));
  Controller_inst_SLICE_414 \Controller_inst.SLICE_414 ( 
    .DI1(\Controller_inst.temp_array[25][5].sig_276.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][6].sig_275.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][5] ), 
    .D0(\Controller_inst.temp_array[25][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[102] ), 
    .Q1(\Controller_inst.temp_buffer[101] ), 
    .F0(\Controller_inst.temp_array[25][6].sig_275.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][5].sig_276.FeedThruLUT ));
  Controller_inst_SLICE_416 \Controller_inst.SLICE_416 ( 
    .DI1(\Controller_inst.temp_array[25][3].sig_278.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][4].sig_277.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][3] ), 
    .D0(\Controller_inst.temp_array[25][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[100] ), 
    .Q1(\Controller_inst.temp_buffer[99] ), 
    .F0(\Controller_inst.temp_array[25][4].sig_277.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][3].sig_278.FeedThruLUT ));
  Controller_inst_SLICE_418 \Controller_inst.SLICE_418 ( 
    .DI1(\Controller_inst.temp_array[25][1].sig_280.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][2].sig_279.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][1] ), 
    .D0(\Controller_inst.temp_array[25][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[98] ), 
    .Q1(\Controller_inst.temp_buffer[97] ), 
    .F0(\Controller_inst.temp_array[25][2].sig_279.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][1].sig_280.FeedThruLUT ));
  Controller_inst_SLICE_420 \Controller_inst.SLICE_420 ( 
    .DI1(\Controller_inst.temp_array[26][15].sig_282.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][0].sig_281.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][15] ), 
    .D0(\Controller_inst.temp_array[25][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[96] ), 
    .Q1(\Controller_inst.temp_buffer[95] ), 
    .F0(\Controller_inst.temp_array[25][0].sig_281.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][15].sig_282.FeedThruLUT ));
  Controller_inst_SLICE_422 \Controller_inst.SLICE_422 ( 
    .DI1(\Controller_inst.temp_array[26][13].sig_284.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][14].sig_283.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][13] ), 
    .D0(\Controller_inst.temp_array[26][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[94] ), 
    .Q1(\Controller_inst.temp_buffer[93] ), 
    .F0(\Controller_inst.temp_array[26][14].sig_283.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][13].sig_284.FeedThruLUT ));
  Controller_inst_SLICE_424 \Controller_inst.SLICE_424 ( 
    .DI1(\Controller_inst.temp_array[26][11].sig_286.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][12].sig_285.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][11] ), 
    .D0(\Controller_inst.temp_array[26][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[92] ), 
    .Q1(\Controller_inst.temp_buffer[91] ), 
    .F0(\Controller_inst.temp_array[26][12].sig_285.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][11].sig_286.FeedThruLUT ));
  Controller_inst_SLICE_426 \Controller_inst.SLICE_426 ( 
    .DI1(\Controller_inst.temp_array[26][9].sig_288.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][10].sig_287.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][9] ), 
    .D0(\Controller_inst.temp_array[26][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[90] ), 
    .Q1(\Controller_inst.temp_buffer[89] ), 
    .F0(\Controller_inst.temp_array[26][10].sig_287.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][9].sig_288.FeedThruLUT ));
  Controller_inst_SLICE_428 \Controller_inst.SLICE_428 ( 
    .DI1(\Controller_inst.temp_array[26][7].sig_290.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][8].sig_289.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][7] ), 
    .D0(\Controller_inst.temp_array[26][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[88] ), 
    .Q1(\Controller_inst.temp_buffer[87] ), 
    .F0(\Controller_inst.temp_array[26][8].sig_289.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][7].sig_290.FeedThruLUT ));
  Controller_inst_SLICE_430 \Controller_inst.SLICE_430 ( 
    .DI1(\Controller_inst.temp_array[26][5].sig_293.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][6].sig_291.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[26][5] ), 
    .D0(\Controller_inst.temp_array[26][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[86] ), 
    .Q1(\Controller_inst.temp_buffer[85] ), 
    .F0(\Controller_inst.temp_array[26][6].sig_291.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][5].sig_293.FeedThruLUT ));
  Controller_inst_SLICE_433 \Controller_inst.SLICE_433 ( 
    .DI1(\Controller_inst.temp_array[26][3].sig_295.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][4].sig_294.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][3] ), 
    .D0(\Controller_inst.temp_array[26][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[84] ), 
    .Q1(\Controller_inst.temp_buffer[83] ), 
    .F0(\Controller_inst.temp_array[26][4].sig_294.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][3].sig_295.FeedThruLUT ));
  Controller_inst_SLICE_435 \Controller_inst.SLICE_435 ( 
    .DI1(\Controller_inst.temp_array[26][1].sig_298.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][2].sig_296.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][1] ), 
    .D0(\Controller_inst.temp_array[26][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[82] ), 
    .Q1(\Controller_inst.temp_buffer[81] ), 
    .F0(\Controller_inst.temp_array[26][2].sig_296.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][1].sig_298.FeedThruLUT ));
  Controller_inst_SLICE_436 \Controller_inst.SLICE_436 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_305.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_297.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10175 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][7] ), 
    .Q1(\Controller_inst.temp_array[6][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_297.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_305.FeedThruLUT ));
  Controller_inst_SLICE_438 \Controller_inst.SLICE_438 ( 
    .DI1(\Controller_inst.temp_array[27][15].sig_300.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][0].sig_299.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[27][15] ), 
    .D0(\Controller_inst.temp_array[26][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[80] ), 
    .Q1(\Controller_inst.temp_buffer[79] ), 
    .F0(\Controller_inst.temp_array[26][0].sig_299.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][15].sig_300.FeedThruLUT ));
  Controller_inst_SLICE_440 \Controller_inst.SLICE_440 ( 
    .DI1(\Controller_inst.temp_array[27][13].sig_302.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][14].sig_301.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[27][13] ), 
    .D0(\Controller_inst.temp_array[27][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[78] ), 
    .Q1(\Controller_inst.temp_buffer[77] ), 
    .F0(\Controller_inst.temp_array[27][14].sig_301.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][13].sig_302.FeedThruLUT ));
  Controller_inst_SLICE_442 \Controller_inst.SLICE_442 ( 
    .DI1(\Controller_inst.temp_array[27][11].sig_304.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][12].sig_303.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[27][11] ), 
    .D0(\Controller_inst.temp_array[27][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[76] ), 
    .Q1(\Controller_inst.temp_buffer[75] ), 
    .F0(\Controller_inst.temp_array[27][12].sig_303.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][11].sig_304.FeedThruLUT ));
  Controller_inst_SLICE_445 \Controller_inst.SLICE_445 ( 
    .DI1(\Controller_inst.temp_array[27][9].sig_307.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][10].sig_306.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[27][9] ), 
    .D0(\Controller_inst.temp_array[27][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[74] ), 
    .Q1(\Controller_inst.temp_buffer[73] ), 
    .F0(\Controller_inst.temp_array[27][10].sig_306.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][9].sig_307.FeedThruLUT ));
  Controller_inst_SLICE_447 \Controller_inst.SLICE_447 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_316.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_308.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[9] ), .CE(\Controller_inst.n10175 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][9] ), 
    .Q1(\Controller_inst.temp_array[6][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_308.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_316.FeedThruLUT ));
  Controller_inst_SLICE_448 \Controller_inst.SLICE_448 ( 
    .DI1(\Controller_inst.temp_array[27][7].sig_310.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][8].sig_309.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[27][7] ), 
    .D0(\Controller_inst.temp_array[27][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[72] ), 
    .Q1(\Controller_inst.temp_buffer[71] ), 
    .F0(\Controller_inst.temp_array[27][8].sig_309.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][7].sig_310.FeedThruLUT ));
  Controller_inst_SLICE_450 \Controller_inst.SLICE_450 ( 
    .DI1(\Controller_inst.temp_array[27][5].sig_312.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][6].sig_311.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[27][5] ), 
    .D0(\Controller_inst.temp_array[27][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[70] ), 
    .Q1(\Controller_inst.temp_buffer[69] ), 
    .F0(\Controller_inst.temp_array[27][6].sig_311.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][5].sig_312.FeedThruLUT ));
  Controller_inst_SLICE_452 \Controller_inst.SLICE_452 ( 
    .DI1(\Controller_inst.temp_array[27][3].sig_314.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][4].sig_313.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[27][3] ), 
    .D0(\Controller_inst.temp_array[27][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[68] ), 
    .Q1(\Controller_inst.temp_buffer[67] ), 
    .F0(\Controller_inst.temp_array[27][4].sig_313.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][3].sig_314.FeedThruLUT ));
  Controller_inst_SLICE_454 \Controller_inst.SLICE_454 ( 
    .DI1(\Controller_inst.temp_array[27][1].sig_317.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][2].sig_315.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[27][1] ), 
    .D0(\Controller_inst.temp_array[27][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[66] ), 
    .Q1(\Controller_inst.temp_buffer[65] ), 
    .F0(\Controller_inst.temp_array[27][2].sig_315.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][1].sig_317.FeedThruLUT ));
  Controller_inst_SLICE_457 \Controller_inst.SLICE_457 ( 
    .DI1(\Controller_inst.temp_array[28][15].sig_319.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][0].sig_318.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[28][15] ), 
    .D0(\Controller_inst.temp_array[27][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[64] ), 
    .Q1(\Controller_inst.temp_buffer[63] ), 
    .F0(\Controller_inst.temp_array[27][0].sig_318.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][15].sig_319.FeedThruLUT ));
  Controller_inst_SLICE_459 \Controller_inst.SLICE_459 ( 
    .DI1(\Controller_inst.temp_array[28][13].sig_321.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][14].sig_320.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[28][13] ), 
    .D0(\Controller_inst.temp_array[28][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[62] ), 
    .Q1(\Controller_inst.temp_buffer[61] ), 
    .F0(\Controller_inst.temp_array[28][14].sig_320.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][13].sig_321.FeedThruLUT ));
  Controller_inst_SLICE_461 \Controller_inst.SLICE_461 ( 
    .DI1(\Controller_inst.temp_array[28][11].sig_323.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][12].sig_322.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[28][11] ), 
    .D0(\Controller_inst.temp_array[28][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[60] ), 
    .Q1(\Controller_inst.temp_buffer[59] ), 
    .F0(\Controller_inst.temp_array[28][12].sig_322.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][11].sig_323.FeedThruLUT ));
  Controller_inst_SLICE_463 \Controller_inst.SLICE_463 ( 
    .DI1(\Controller_inst.temp_array[28][9].sig_325.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][10].sig_324.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[28][9] ), 
    .D0(\Controller_inst.temp_array[28][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[58] ), 
    .Q1(\Controller_inst.temp_buffer[57] ), 
    .F0(\Controller_inst.temp_array[28][10].sig_324.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][9].sig_325.FeedThruLUT ));
  Controller_inst_SLICE_465 \Controller_inst.SLICE_465 ( 
    .DI1(\Controller_inst.temp_array[28][7].sig_327.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][8].sig_326.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[28][7] ), 
    .D0(\Controller_inst.temp_array[28][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[56] ), 
    .Q1(\Controller_inst.temp_buffer[55] ), 
    .F0(\Controller_inst.temp_array[28][8].sig_326.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][7].sig_327.FeedThruLUT ));
  Controller_inst_SLICE_467 \Controller_inst.SLICE_467 ( 
    .DI1(\Controller_inst.temp_array[28][5].sig_329.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][6].sig_328.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[28][5] ), 
    .D0(\Controller_inst.temp_array[28][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[54] ), 
    .Q1(\Controller_inst.temp_buffer[53] ), 
    .F0(\Controller_inst.temp_array[28][6].sig_328.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][5].sig_329.FeedThruLUT ));
  Controller_inst_SLICE_471 \Controller_inst.SLICE_471 ( 
    .DI1(\Controller_inst.temp_array[30][13].sig_358.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][3].sig_331.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][13] ), 
    .C0(\Controller_inst.temp_array[28][3] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[51] ), 
    .Q1(\Controller_inst.temp_buffer[29] ), 
    .F0(\Controller_inst.temp_array[28][3].sig_331.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][13].sig_358.FeedThruLUT ));
  Controller_inst_SLICE_472 \Controller_inst.SLICE_472 ( 
    .DI1(\Controller_inst.temp_array[28][1].sig_333.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][2].sig_332.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[28][1] ), 
    .D0(\Controller_inst.temp_array[28][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[50] ), 
    .Q1(\Controller_inst.temp_buffer[49] ), 
    .F0(\Controller_inst.temp_array[28][2].sig_332.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][1].sig_333.FeedThruLUT ));
  Controller_inst_SLICE_474 \Controller_inst.SLICE_474 ( 
    .DI1(\Controller_inst.temp_array[29][15].sig_335.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][0].sig_334.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[29][15] ), 
    .D0(\Controller_inst.temp_array[28][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[48] ), 
    .Q1(\Controller_inst.temp_buffer[47] ), 
    .F0(\Controller_inst.temp_array[28][0].sig_334.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][15].sig_335.FeedThruLUT ));
  Controller_inst_SLICE_476 \Controller_inst.SLICE_476 ( 
    .DI1(\Controller_inst.temp_array[29][13].sig_337.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][14].sig_336.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[29][13] ), 
    .D0(\Controller_inst.temp_array[29][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[46] ), 
    .Q1(\Controller_inst.temp_buffer[45] ), 
    .F0(\Controller_inst.temp_array[29][14].sig_336.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][13].sig_337.FeedThruLUT ));
  Controller_inst_SLICE_478 \Controller_inst.SLICE_478 ( 
    .DI1(\Controller_inst.temp_array[29][11].sig_339.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][12].sig_338.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[29][11] ), 
    .C0(\Controller_inst.temp_array[29][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[44] ), 
    .Q1(\Controller_inst.temp_buffer[43] ), 
    .F0(\Controller_inst.temp_array[29][12].sig_338.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][11].sig_339.FeedThruLUT ));
  Controller_inst_SLICE_480 \Controller_inst.SLICE_480 ( 
    .DI1(\Controller_inst.temp_array[29][9].sig_341.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][10].sig_340.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[29][9] ), 
    .C0(\Controller_inst.temp_array[29][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[42] ), 
    .Q1(\Controller_inst.temp_buffer[41] ), 
    .F0(\Controller_inst.temp_array[29][10].sig_340.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][9].sig_341.FeedThruLUT ));
  Controller_inst_SLICE_482 \Controller_inst.SLICE_482 ( 
    .DI1(\Controller_inst.temp_array[29][7].sig_343.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][8].sig_342.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[29][7] ), 
    .D0(\Controller_inst.temp_array[29][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[40] ), 
    .Q1(\Controller_inst.temp_buffer[39] ), 
    .F0(\Controller_inst.temp_array[29][8].sig_342.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][7].sig_343.FeedThruLUT ));
  Controller_inst_SLICE_484 \Controller_inst.SLICE_484 ( 
    .DI1(\Controller_inst.temp_array[29][5].sig_346.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][6].sig_344.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[29][5] ), 
    .D0(\Controller_inst.temp_array[29][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[38] ), 
    .Q1(\Controller_inst.temp_buffer[37] ), 
    .F0(\Controller_inst.temp_array[29][6].sig_344.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][5].sig_346.FeedThruLUT ));
  Controller_inst_SLICE_485 \Controller_inst.SLICE_485 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_350.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_345.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10175 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][11] ), 
    .Q1(\Controller_inst.temp_array[6][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_345.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_350.FeedThruLUT ));
  Controller_inst_SLICE_487 \Controller_inst.SLICE_487 ( 
    .DI1(\Controller_inst.temp_array[29][3].sig_348.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][4].sig_347.FeedThruLUT ), 
    .B1(\Controller_inst.temp_array[29][3] ), 
    .D0(\Controller_inst.temp_array[29][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[36] ), 
    .Q1(\Controller_inst.temp_buffer[35] ), 
    .F0(\Controller_inst.temp_array[29][4].sig_347.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][3].sig_348.FeedThruLUT ));
  Controller_inst_SLICE_489 \Controller_inst.SLICE_489 ( 
    .DI1(\Controller_inst.temp_array[29][1].sig_351.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][2].sig_349.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[29][1] ), 
    .C0(\Controller_inst.temp_array[29][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[34] ), 
    .Q1(\Controller_inst.temp_buffer[33] ), 
    .F0(\Controller_inst.temp_array[29][2].sig_349.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][1].sig_351.FeedThruLUT ));
  Controller_inst_SLICE_492 \Controller_inst.SLICE_492 ( 
    .DI1(\Controller_inst.temp_array[30][15].sig_355.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][0].sig_352.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][15] ), 
    .D0(\Controller_inst.temp_array[29][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[32] ), 
    .Q1(\Controller_inst.temp_buffer[31] ), 
    .F0(\Controller_inst.temp_array[29][0].sig_352.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][15].sig_355.FeedThruLUT ));
  Controller_inst_SLICE_493 \Controller_inst.SLICE_493 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_354.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_353.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10175 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][13] ), 
    .Q1(\Controller_inst.temp_array[6][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_353.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_354.FeedThruLUT ));
  Controller_inst_SLICE_496 \Controller_inst.SLICE_496 ( 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_356.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10175 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][15] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_356.FeedThruLUT ));
  Controller_inst_SLICE_497 \Controller_inst.SLICE_497 ( 
    .DI0(\Controller_inst.temp_array[30][14].sig_357.FeedThruLUT ), 
    .C0(\Controller_inst.temp_array[30][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[30] ), 
    .F0(\Controller_inst.temp_array[30][14].sig_357.FeedThruLUT ));
  Controller_inst_SLICE_499 \Controller_inst.SLICE_499 ( 
    .DI1(\Controller_inst.temp_array[30][11].sig_361.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][12].sig_359.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][11] ), 
    .D0(\Controller_inst.temp_array[30][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[28] ), 
    .Q1(\Controller_inst.temp_buffer[27] ), 
    .F0(\Controller_inst.temp_array[30][12].sig_359.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][11].sig_361.FeedThruLUT ));
  Controller_inst_SLICE_502 \Controller_inst.SLICE_502 ( 
    .DI1(\Controller_inst.temp_array[30][9].sig_364.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][10].sig_362.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][9] ), 
    .D0(\Controller_inst.temp_array[30][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[26] ), 
    .Q1(\Controller_inst.temp_buffer[25] ), 
    .F0(\Controller_inst.temp_array[30][10].sig_362.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][9].sig_364.FeedThruLUT ));
  Controller_inst_SLICE_503 \Controller_inst.SLICE_503 ( 
    .DI1(\Controller_inst.int_FIFO_Q[3].sig_368.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[2].sig_363.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[3] ), .D0(\Controller_inst.int_FIFO_Q[2] ), 
    .CE(\Controller_inst.n10185 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][2] ), 
    .Q1(\Controller_inst.temp_array[7][3] ), 
    .F0(\Controller_inst.int_FIFO_Q[2].sig_363.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[3].sig_368.FeedThruLUT ));
  Controller_inst_SLICE_505 \Controller_inst.SLICE_505 ( 
    .DI1(\Controller_inst.temp_array[30][7].sig_366.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][8].sig_365.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][7] ), 
    .D0(\Controller_inst.temp_array[30][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[24] ), 
    .Q1(\Controller_inst.temp_buffer[23] ), 
    .F0(\Controller_inst.temp_array[30][8].sig_365.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][7].sig_366.FeedThruLUT ));
  Controller_inst_SLICE_507 \Controller_inst.SLICE_507 ( 
    .DI1(\Controller_inst.temp_array[30][5].sig_369.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][6].sig_367.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][5] ), 
    .C0(\Controller_inst.temp_array[30][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[22] ), 
    .Q1(\Controller_inst.temp_buffer[21] ), 
    .F0(\Controller_inst.temp_array[30][6].sig_367.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][5].sig_369.FeedThruLUT ));
  Controller_inst_SLICE_510 \Controller_inst.SLICE_510 ( 
    .DI1(\Controller_inst.temp_array[30][3].sig_371.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][4].sig_370.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][3] ), 
    .D0(\Controller_inst.temp_array[30][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[20] ), 
    .Q1(\Controller_inst.temp_buffer[19] ), 
    .F0(\Controller_inst.temp_array[30][4].sig_370.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][3].sig_371.FeedThruLUT ));
  Controller_inst_SLICE_512 \Controller_inst.SLICE_512 ( 
    .DI1(\Controller_inst.temp_array[30][1].sig_374.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][2].sig_372.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][1] ), 
    .D0(\Controller_inst.temp_array[30][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[18] ), 
    .Q1(\Controller_inst.temp_buffer[17] ), 
    .F0(\Controller_inst.temp_array[30][2].sig_372.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][1].sig_374.FeedThruLUT ));
  Controller_inst_SLICE_513 \Controller_inst.SLICE_513 ( 
    .DI1(\Controller_inst.int_FIFO_Q[5].sig_382.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[4].sig_373.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[5] ), .D0(\Controller_inst.int_FIFO_Q[4] ), 
    .CE(\Controller_inst.n10185 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][4] ), 
    .Q1(\Controller_inst.temp_array[7][5] ), 
    .F0(\Controller_inst.int_FIFO_Q[4].sig_373.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[5].sig_382.FeedThruLUT ));
  Controller_inst_SLICE_515 \Controller_inst.SLICE_515 ( 
    .DI1(\Controller_inst.temp_array[31][15].sig_376.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][0].sig_375.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][15] ), 
    .D0(\Controller_inst.temp_array[30][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[16] ), 
    .Q1(\Controller_inst.temp_buffer[15] ), 
    .F0(\Controller_inst.temp_array[30][0].sig_375.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][15].sig_376.FeedThruLUT ));
  Controller_inst_SLICE_517 \Controller_inst.SLICE_517 ( 
    .DI1(\Controller_inst.temp_array[31][13].sig_378.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][14].sig_377.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][13] ), 
    .D0(\Controller_inst.temp_array[31][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[14] ), 
    .Q1(\Controller_inst.temp_buffer[13] ), 
    .F0(\Controller_inst.temp_array[31][14].sig_377.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][13].sig_378.FeedThruLUT ));
  Controller_inst_SLICE_519 \Controller_inst.SLICE_519 ( 
    .DI1(\Controller_inst.temp_array[31][11].sig_380.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][12].sig_379.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][11] ), 
    .D0(\Controller_inst.temp_array[31][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[12] ), 
    .Q1(\Controller_inst.temp_buffer[11] ), 
    .F0(\Controller_inst.temp_array[31][12].sig_379.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][11].sig_380.FeedThruLUT ));
  Controller_inst_SLICE_521 \Controller_inst.SLICE_521 ( 
    .DI1(\Controller_inst.temp_array[31][9].sig_383.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][10].sig_381.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][9] ), 
    .D0(\Controller_inst.temp_array[31][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[10] ), 
    .Q1(\Controller_inst.temp_buffer[9] ), 
    .F0(\Controller_inst.temp_array[31][10].sig_381.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][9].sig_383.FeedThruLUT ));
  Controller_inst_SLICE_524 \Controller_inst.SLICE_524 ( 
    .DI1(\Controller_inst.temp_array[31][7].sig_385.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][8].sig_384.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][7] ), 
    .D0(\Controller_inst.temp_array[31][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[8] ), 
    .Q1(\Controller_inst.temp_buffer[7] ), 
    .F0(\Controller_inst.temp_array[31][8].sig_384.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][7].sig_385.FeedThruLUT ));
  Controller_inst_SLICE_526 \Controller_inst.SLICE_526 ( 
    .DI1(\Controller_inst.temp_array[31][5].sig_387.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][6].sig_386.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][5] ), 
    .D0(\Controller_inst.temp_array[31][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[6] ), 
    .Q1(\Controller_inst.temp_buffer[5] ), 
    .F0(\Controller_inst.temp_array[31][6].sig_386.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][5].sig_387.FeedThruLUT ));
  Controller_inst_SLICE_528 \Controller_inst.SLICE_528 ( 
    .DI1(\Controller_inst.temp_array[31][3].sig_389.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][4].sig_388.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][3] ), 
    .D0(\Controller_inst.temp_array[31][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[4] ), 
    .Q1(\Controller_inst.temp_buffer[3] ), 
    .F0(\Controller_inst.temp_array[31][4].sig_388.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][3].sig_389.FeedThruLUT ));
  Controller_inst_SLICE_530 \Controller_inst.SLICE_530 ( 
    .DI1(\Controller_inst.temp_array[31][1].sig_391.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][2].sig_390.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][1] ), 
    .D0(\Controller_inst.temp_array[31][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[2] ), 
    .Q1(\Controller_inst.temp_buffer[1] ), 
    .F0(\Controller_inst.temp_array[31][2].sig_390.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][1].sig_391.FeedThruLUT ));
  Controller_inst_SLICE_533 \Controller_inst.SLICE_533 ( 
    .DI0(\Controller_inst.n33_2[6].sig_2176.FeedThruLUT ), 
    .D0(\Controller_inst.n33_2[6] ), .CE(\Controller_inst.n10125 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.data_array_send_count[6] ), 
    .F0(\Controller_inst.n33_2[6].sig_2176.FeedThruLUT ));
  Controller_inst_SLICE_534 \Controller_inst.SLICE_534 ( 
    .DI1(\Controller_inst.n33_2[4].sig_393.FeedThruLUT ), 
    .DI0(\Controller_inst.n33_2[5].sig_2175.FeedThruLUT ), 
    .D1(\Controller_inst.n33_2[4] ), .D0(\Controller_inst.n33_2[5] ), 
    .CE(\Controller_inst.n10125 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.data_array_send_count[5] ), 
    .Q1(\Controller_inst.data_array_send_count[4] ), 
    .F0(\Controller_inst.n33_2[5].sig_2175.FeedThruLUT ), 
    .F1(\Controller_inst.n33_2[4].sig_393.FeedThruLUT ));
  Controller_inst_SLICE_536 \Controller_inst.SLICE_536 ( 
    .DI1(\Controller_inst.n33_2[2].sig_395.FeedThruLUT ), 
    .DI0(\Controller_inst.n33_2[3].sig_394.FeedThruLUT ), 
    .D1(\Controller_inst.n33_2[2] ), .D0(\Controller_inst.n33_2[3] ), 
    .CE(\Controller_inst.n10125 ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.data_array_send_count[3] ), 
    .Q1(\Controller_inst.data_array_send_count[2] ), 
    .F0(\Controller_inst.n33_2[3].sig_394.FeedThruLUT ), 
    .F1(\Controller_inst.n33_2[2].sig_395.FeedThruLUT ));
  Controller_inst_SLICE_538 \Controller_inst.SLICE_538 ( 
    .DI1(\Controller_inst.int_FIFO_Q[7].sig_398.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[6].sig_397.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[7] ), .D0(\Controller_inst.int_FIFO_Q[6] ), 
    .CE(\Controller_inst.n10185 ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[7][6] ), 
    .Q1(\Controller_inst.temp_array[7][7] ), 
    .F0(\Controller_inst.int_FIFO_Q[6].sig_397.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[7].sig_398.FeedThruLUT ));
  Controller_inst_SLICE_541 \Controller_inst.SLICE_541 ( 
    .DI0(\Controller_inst.int_FIFO_Q[8].sig_399.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[8] ), .CE(\Controller_inst.n10185 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[8].sig_399.FeedThruLUT ));
  Controller_inst_SLICE_542 \Controller_inst.SLICE_542 ( 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_400.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[9] ), .CE(\Controller_inst.n10185 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][9] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_400.FeedThruLUT ));
  Controller_inst_SLICE_543 \Controller_inst.SLICE_543 ( 
    .DI1(\Controller_inst.int_FIFO_Q[11].sig_402.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[10].sig_401.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[11] ), 
    .D0(\Controller_inst.int_FIFO_Q[10] ), .CE(\Controller_inst.n10185 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][10] ), 
    .Q1(\Controller_inst.temp_array[7][11] ), 
    .F0(\Controller_inst.int_FIFO_Q[10].sig_401.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[11].sig_402.FeedThruLUT ));
  Controller_inst_SLICE_545 \Controller_inst.SLICE_545 ( 
    .DI1(\Controller_inst.int_FIFO_Q[13].sig_404.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[12].sig_403.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[13] ), 
    .C0(\Controller_inst.int_FIFO_Q[12] ), .CE(\Controller_inst.n10185 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][12] ), 
    .Q1(\Controller_inst.temp_array[7][13] ), 
    .F0(\Controller_inst.int_FIFO_Q[12].sig_403.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[13].sig_404.FeedThruLUT ));
  Controller_inst_SLICE_547 \Controller_inst.SLICE_547 ( 
    .DI1(\Controller_inst.int_FIFO_Q[15].sig_406.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[14].sig_405.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[15] ), 
    .D0(\Controller_inst.int_FIFO_Q[14] ), .CE(\Controller_inst.n10185 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][14] ), 
    .Q1(\Controller_inst.temp_array[7][15] ), 
    .F0(\Controller_inst.int_FIFO_Q[14].sig_405.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[15].sig_406.FeedThruLUT ));
  Controller_inst_SLICE_549 \Controller_inst.SLICE_549 ( 
    .DI1(\Controller_inst.n167[29] ), .DI0(\Controller_inst.n167[31] ), 
    .D1(\Controller_inst.n133_adj_2809[29] ), .C1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n133_adj_2809[31] ), .B0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n5 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[31] ), 
    .Q1(\Controller_inst.full_cycle_count[29] ), 
    .F0(\Controller_inst.n167[31] ), .F1(\Controller_inst.n167[29] ));
  Controller_inst_SLICE_550 \Controller_inst.SLICE_550 ( 
    .DI1(\Controller_inst.n167[13] ), .DI0(\Controller_inst.n167[30] ), 
    .D1(\Controller_inst.n133_adj_2809[13] ), .C1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n133_adj_2809[30] ), .B0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n5 ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[30] ), 
    .Q1(\Controller_inst.full_cycle_count[13] ), 
    .F0(\Controller_inst.n167[30] ), .F1(\Controller_inst.n167[13] ));
  Controller_inst_SLICE_552 \Controller_inst.SLICE_552 ( 
    .DI1(\Controller_inst.n167[27] ), .DI0(\Controller_inst.n167[28] ), 
    .D1(\Controller_inst.n133_adj_2809[27] ), .C1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n133_adj_2809[28] ), .B0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n5 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[28] ), 
    .Q1(\Controller_inst.full_cycle_count[27] ), 
    .F0(\Controller_inst.n167[28] ), .F1(\Controller_inst.n167[27] ));
  Controller_inst_SLICE_554 \Controller_inst.SLICE_554 ( 
    .DI1(\Controller_inst.n167[25] ), .DI0(\Controller_inst.n167[26] ), 
    .D1(\Controller_inst.n133_adj_2809[25] ), .C1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n133_adj_2809[26] ), .B0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n5 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[26] ), 
    .Q1(\Controller_inst.full_cycle_count[25] ), 
    .F0(\Controller_inst.n167[26] ), .F1(\Controller_inst.n167[25] ));
  Controller_inst_SLICE_556 \Controller_inst.SLICE_556 ( 
    .DI1(\Controller_inst.n167[23] ), .DI0(\Controller_inst.n167[24] ), 
    .C1(\Controller_inst.n133_adj_2809[23] ), .A1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n9690 ), .C0(\Controller_inst.n133_adj_2809[24] ), 
    .CE(\Controller_inst.n5 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[24] ), 
    .Q1(\Controller_inst.full_cycle_count[23] ), 
    .F0(\Controller_inst.n167[24] ), .F1(\Controller_inst.n167[23] ));
  Controller_inst_SLICE_558 \Controller_inst.SLICE_558 ( 
    .DI1(\Controller_inst.n167[21] ), .DI0(\Controller_inst.n167[22] ), 
    .D1(\Controller_inst.n133_adj_2809[21] ), .C1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n133_adj_2809[22] ), .B0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n5 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[22] ), 
    .Q1(\Controller_inst.full_cycle_count[21] ), 
    .F0(\Controller_inst.n167[22] ), .F1(\Controller_inst.n167[21] ));
  Controller_inst_SLICE_560 \Controller_inst.SLICE_560 ( 
    .DI1(\Controller_inst.n167[19] ), .DI0(\Controller_inst.n167[20] ), 
    .D1(\Controller_inst.n133_adj_2809[19] ), .C1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n133_adj_2809[20] ), .B0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n5 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[20] ), 
    .Q1(\Controller_inst.full_cycle_count[19] ), 
    .F0(\Controller_inst.n167[20] ), .F1(\Controller_inst.n167[19] ));
  Controller_inst_SLICE_562 \Controller_inst.SLICE_562 ( 
    .DI1(\Controller_inst.n167[17] ), .DI0(\Controller_inst.n167[18] ), 
    .D1(\Controller_inst.n133_adj_2809[17] ), .C1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n133_adj_2809[18] ), .B0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n5 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[18] ), 
    .Q1(\Controller_inst.full_cycle_count[17] ), 
    .F0(\Controller_inst.n167[18] ), .F1(\Controller_inst.n167[17] ));
  Controller_inst_SLICE_564 \Controller_inst.SLICE_564 ( 
    .DI1(\Controller_inst.n167[15] ), .DI0(\Controller_inst.n167[16] ), 
    .C1(\Controller_inst.n133_adj_2809[15] ), .A1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n9690 ), .C0(\Controller_inst.n133_adj_2809[16] ), 
    .CE(\Controller_inst.n5 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[16] ), 
    .Q1(\Controller_inst.full_cycle_count[15] ), 
    .F0(\Controller_inst.n167[16] ), .F1(\Controller_inst.n167[15] ));
  Controller_inst_SLICE_566 \Controller_inst.SLICE_566 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_451.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[1].sig_407.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[1] ), 
    .CE(\Controller_inst.n10113 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[0][1] ), 
    .Q1(\Controller_inst.temp_array[0][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[1].sig_407.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_451.FeedThruLUT ));
  Controller_inst_SLICE_567 \Controller_inst.SLICE_567 ( 
    .DI0(\Controller_inst.int_FIFO_Q[1].sig_408.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[1] ), .CE(\Controller_inst.n10111 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[1].sig_408.FeedThruLUT ));
  Controller_inst_SLICE_568 \Controller_inst.SLICE_568 ( 
    .DI0(\Controller_inst.int_FIFO_Q[2].sig_409.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[2] ), .CE(\Controller_inst.n10111 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[2].sig_409.FeedThruLUT ));
  Controller_inst_SLICE_569 \Controller_inst.SLICE_569 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_411.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_410.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10111 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][3] ), 
    .Q1(\Controller_inst.temp_array[8][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_410.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_411.FeedThruLUT ));
  Controller_inst_SLICE_570 \Controller_inst.SLICE_570 ( 
    .DI0(\Controller_inst.n167[14] ), .D0(\Controller_inst.n133_adj_2809[14] ), 
    .C0(\Controller_inst.n9690 ), .CE(\Controller_inst.n5 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[14] ), 
    .F0(\Controller_inst.n167[14] ));
  Controller_inst_SLICE_573 \Controller_inst.SLICE_573 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_413.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_412.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10111 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][5] ), 
    .Q1(\Controller_inst.temp_array[8][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_412.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_413.FeedThruLUT ));
  Controller_inst_SLICE_574 \Controller_inst.SLICE_574 ( 
    .DI1(\Controller_inst.n167[11] ), .DI0(\Controller_inst.n167[12] ), 
    .D1(\Controller_inst.n133_adj_2809[11] ), .C1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n133_adj_2809[12] ), .B0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n5 ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[12] ), 
    .Q1(\Controller_inst.full_cycle_count[11] ), 
    .F0(\Controller_inst.n167[12] ), .F1(\Controller_inst.n167[11] ));
  Controller_inst_SLICE_577 \Controller_inst.SLICE_577 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_429.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_414.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10141 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][15] ), 
    .Q1(\Controller_inst.temp_array[4][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_414.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_429.FeedThruLUT ));
  Controller_inst_SLICE_578 \Controller_inst.SLICE_578 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_416.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_415.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10111 ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[8][7] ), 
    .Q1(\Controller_inst.temp_array[8][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_415.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_416.FeedThruLUT ));
  Controller_inst_SLICE_579 \Controller_inst.SLICE_579 ( 
    .DI1(\Controller_inst.n167[6] ), .DI0(\Controller_inst.n167[10] ), 
    .D1(\Controller_inst.n133_adj_2809[6] ), .C1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n133_adj_2809[10] ), .B0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n5 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[10] ), 
    .Q1(\Controller_inst.full_cycle_count[6] ), 
    .F0(\Controller_inst.n167[10] ), .F1(\Controller_inst.n167[6] ));
  Controller_inst_SLICE_580 \Controller_inst.SLICE_580 ( 
    .DI1(\Controller_inst.n167[8] ), .DI0(\Controller_inst.n167[9] ), 
    .D1(\Controller_inst.n133_adj_2809[8] ), .B1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n133_adj_2809[9] ), .C0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n5 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[9] ), 
    .Q1(\Controller_inst.full_cycle_count[8] ), .F0(\Controller_inst.n167[9] ), 
    .F1(\Controller_inst.n167[8] ));
  Controller_inst_SLICE_582 \Controller_inst.SLICE_582 ( 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_417.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[9] ), .CE(\Controller_inst.n10111 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][9] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_417.FeedThruLUT ));
  Controller_inst_SLICE_584 \Controller_inst.SLICE_584 ( 
    .DI0(\Controller_inst.int_FIFO_Q[10].sig_418.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[10] ), .CE(\Controller_inst.n10111 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[10].sig_418.FeedThruLUT ));
  Controller_inst_SLICE_585 \Controller_inst.SLICE_585 ( 
    .DI1(\Controller_inst.n167[5] ), .DI0(\Controller_inst.n167[7] ), 
    .D1(\Controller_inst.n133_adj_2809[5] ), .C1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n133_adj_2809[7] ), .B0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n5 ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[7] ), 
    .Q1(\Controller_inst.full_cycle_count[5] ), .F0(\Controller_inst.n167[7] ), 
    .F1(\Controller_inst.n167[5] ));
  Controller_inst_SLICE_588 \Controller_inst.SLICE_588 ( 
    .DI1(\Controller_inst.n167[3] ), .DI0(\Controller_inst.n167[4] ), 
    .D1(\Controller_inst.n133_adj_2809[3] ), .C1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n133_adj_2809[4] ), .B0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n5 ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[4] ), 
    .Q1(\Controller_inst.full_cycle_count[3] ), .F0(\Controller_inst.n167[4] ), 
    .F1(\Controller_inst.n167[3] ));
  Controller_inst_SLICE_590 \Controller_inst.SLICE_590 ( 
    .DI1(\Controller_inst.n167[1] ), .DI0(\Controller_inst.n167[2] ), 
    .D1(\Controller_inst.n133_adj_2809[1] ), .C1(\Controller_inst.n9690 ), 
    .D0(\Controller_inst.n133_adj_2809[2] ), .B0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n5 ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[2] ), 
    .Q1(\Controller_inst.full_cycle_count[1] ), .F0(\Controller_inst.n167[2] ), 
    .F1(\Controller_inst.n167[1] ));
  Controller_inst_SLICE_592 \Controller_inst.SLICE_592 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_420.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_419.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10111 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][11] ), 
    .Q1(\Controller_inst.temp_array[8][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_419.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_420.FeedThruLUT ));
  Controller_inst_SLICE_594 \Controller_inst.SLICE_594 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_422.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_421.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10111 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][13] ), 
    .Q1(\Controller_inst.temp_array[8][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_421.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_422.FeedThruLUT ));
  Controller_inst_SLICE_598 \Controller_inst.SLICE_598 ( 
    .DI1(\Controller_inst.int_FIFO_Q[3].sig_426.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[2].sig_425.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[3] ), .D0(\Controller_inst.int_FIFO_Q[2] ), 
    .CE(\Controller_inst.n10117 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][2] ), 
    .Q1(\Controller_inst.temp_array[9][3] ), 
    .F0(\Controller_inst.int_FIFO_Q[2].sig_425.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[3].sig_426.FeedThruLUT ));
  Controller_inst_SLICE_600 \Controller_inst.SLICE_600 ( 
    .DI1(\Controller_inst.int_FIFO_Q[5].sig_428.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[4].sig_427.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[5] ), .D0(\Controller_inst.int_FIFO_Q[4] ), 
    .CE(\Controller_inst.n10117 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][4] ), 
    .Q1(\Controller_inst.temp_array[9][5] ), 
    .F0(\Controller_inst.int_FIFO_Q[4].sig_427.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[5].sig_428.FeedThruLUT ));
  Controller_inst_SLICE_603 \Controller_inst.SLICE_603 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_431.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_430.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10141 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][13] ), 
    .Q1(\Controller_inst.temp_array[4][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_430.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_431.FeedThruLUT ));
  Controller_inst_SLICE_605 \Controller_inst.SLICE_605 ( 
    .DI1(\Controller_inst.n167_adj_2806[1] ), 
    .DI0(\Controller_inst.n167_adj_2806[0] ), 
    .D1(\Controller_inst.n133_adj_2808[1] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.stm32_state[0] ), 
    .C0(\Controller_inst.n133_adj_2808[0] ), 
    .CE(\Controller_inst.n4_adj_2612 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[0] ), 
    .Q1(\Controller_inst.stm32_counter[1] ), 
    .F0(\Controller_inst.n167_adj_2806[0] ), 
    .F1(\Controller_inst.n167_adj_2806[1] ));
  Controller_inst_SLICE_606 \Controller_inst.SLICE_606 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_433.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_432.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10141 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][11] ), 
    .Q1(\Controller_inst.temp_array[4][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_432.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_433.FeedThruLUT ));
  Controller_inst_SLICE_607 \Controller_inst.SLICE_607 ( 
    .DI0(\Controller_inst.n21358 ), 
    .D0(\Controller_inst.int_RHD_TX_Ready_N_2577 ), .C0(\rhd_state[1] ), 
    .B0(\Controller_inst.int_RHD_TX_DV ), .CE(n8), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), .Q0(\rhd_state[0] ), 
    .F0(\Controller_inst.n21358 ));
  SLICE_609 SLICE_609( .DI0(n17508), .D0(init_FIFO_Read), 
    .C0(o_Controller_Mode_c_0), .B0(n13433), .A0(o_Controller_Mode_c_1), 
    .CE(n11), .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RE ), .F0(n17508));
  Controller_inst_SLICE_610 \Controller_inst.SLICE_610 ( 
    .DI1(\Controller_inst.n167_adj_2807[1] ), 
    .DI0(\Controller_inst.n167_adj_2807[0] ), .D1(\Controller_inst.n133[1] ), 
    .C1(\Controller_inst.n9634 ), .D0(\Controller_inst.n133[0] ), 
    .B0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), .Q0(\rhd_index[0] ), 
    .Q1(\rhd_index[1] ), .F0(\Controller_inst.n167_adj_2807[0] ), 
    .F1(\Controller_inst.n167_adj_2807[1] ));
  Controller_inst_SLICE_611 \Controller_inst.SLICE_611 ( 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_434.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[9] ), .CE(\Controller_inst.n10141 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][9] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_434.FeedThruLUT ));
  Controller_inst_SLICE_612 \Controller_inst.SLICE_612 ( 
    .DI0(\Controller_inst.n21367 ), .D0(\Controller_inst.n21366 ), 
    .C0(o_Controller_Mode_c_0), .B0(o_Controller_Mode_c_1), .CE(n111), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_RHD_TX_DV ), .F0(\Controller_inst.n21367 ));
  Controller_inst_SLICE_613 \Controller_inst.SLICE_613 ( 
    .DI1(\Controller_inst.temp_array[11][6].sig_1355.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][4].sig_435.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[11][6] ), 
    .D0(\Controller_inst.temp_array[11][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[324] ), 
    .Q1(\Controller_inst.temp_buffer[326] ), 
    .F0(\Controller_inst.temp_array[11][4].sig_435.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][6].sig_1355.FeedThruLUT ));
  Controller_inst_SLICE_618 \Controller_inst.SLICE_618 ( 
    .DI1(\Controller_inst.n20713 ), .DI0(\Controller_inst.n13488 ), 
    .D1(\Controller_inst.n21890 ), .C1(\Controller_inst.n20705 ), 
    .B1(\Controller_inst.n13495 ), .A1(\Controller_inst.n1221 ), 
    .D0(\Controller_inst.n11_adj_2613 ), .C0(\Controller_inst.stm32_state[3] ), 
    .A0(\Controller_inst.n13495 ), .CE(\Controller_inst.n13611 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_state[2] ), 
    .Q1(\Controller_inst.stm32_state[1] ), .F0(\Controller_inst.n13488 ), 
    .F1(\Controller_inst.n20713 ));
  Controller_inst_SLICE_620 \Controller_inst.SLICE_620 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_894.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[8].sig_436.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[8] ), 
    .CE(\Controller_inst.n10141 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[4][8] ), 
    .Q1(\Controller_inst.temp_array[4][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[8].sig_436.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_894.FeedThruLUT ));
  Controller_inst_SLICE_621 \Controller_inst.SLICE_621 ( 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_437.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10113 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[0][15] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_437.FeedThruLUT ));
  Controller_inst_SLICE_622 \Controller_inst.SLICE_622 ( 
    .DI1(\Controller_inst.int_FIFO_Q[13].sig_439.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[14].sig_438.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[13] ), 
    .D0(\Controller_inst.int_FIFO_Q[14] ), .CE(\Controller_inst.n10113 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[0][14] ), 
    .Q1(\Controller_inst.temp_array[0][13] ), 
    .F0(\Controller_inst.int_FIFO_Q[14].sig_438.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[13].sig_439.FeedThruLUT ));
  Controller_inst_SLICE_624 \Controller_inst.SLICE_624 ( 
    .DI1(\Controller_inst.int_FIFO_Q[11].sig_441.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[12].sig_440.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[11] ), 
    .D0(\Controller_inst.int_FIFO_Q[12] ), .CE(\Controller_inst.n10113 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[0][12] ), 
    .Q1(\Controller_inst.temp_array[0][11] ), 
    .F0(\Controller_inst.int_FIFO_Q[12].sig_440.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[11].sig_441.FeedThruLUT ));
  Controller_inst_SLICE_627 \Controller_inst.SLICE_627 ( 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_443.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[9] ), .CE(\Controller_inst.n10113 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[0][9] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_443.FeedThruLUT ));
  Controller_inst_SLICE_628 \Controller_inst.SLICE_628 ( 
    .DI1(\Controller_inst.int_FIFO_Q[7].sig_445.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[8].sig_444.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[7] ), .D0(\Controller_inst.int_FIFO_Q[8] ), 
    .CE(\Controller_inst.n10113 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[0][8] ), 
    .Q1(\Controller_inst.temp_array[0][7] ), 
    .F0(\Controller_inst.int_FIFO_Q[8].sig_444.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[7].sig_445.FeedThruLUT ));
  Controller_inst_SLICE_630 \Controller_inst.SLICE_630 ( 
    .DI1(\Controller_inst.int_FIFO_Q[5].sig_447.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[6].sig_446.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[5] ), .D0(\Controller_inst.int_FIFO_Q[6] ), 
    .CE(\Controller_inst.n10113 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[0][6] ), 
    .Q1(\Controller_inst.temp_array[0][5] ), 
    .F0(\Controller_inst.int_FIFO_Q[6].sig_446.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[5].sig_447.FeedThruLUT ));
  Controller_inst_SLICE_632 \Controller_inst.SLICE_632 ( 
    .DI1(\Controller_inst.int_FIFO_Q[3].sig_449.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[4].sig_448.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[3] ), .D0(\Controller_inst.int_FIFO_Q[4] ), 
    .CE(\Controller_inst.n10113 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[0][4] ), 
    .Q1(\Controller_inst.temp_array[0][3] ), 
    .F0(\Controller_inst.int_FIFO_Q[4].sig_448.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[3].sig_449.FeedThruLUT ));
  Controller_inst_SLICE_634 \Controller_inst.SLICE_634 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_512.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_450.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10141 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[4][7] ), 
    .Q1(\Controller_inst.temp_array[4][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_450.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_512.FeedThruLUT ));
  Controller_inst_SLICE_636 \Controller_inst.SLICE_636 ( 
    .DI1(\Controller_inst.temp_buffer[510].sig_453.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[511].sig_452.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[510] ), 
    .D0(\Controller_inst.temp_buffer[511] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[511] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[510] ), 
    .F0(\Controller_inst.temp_buffer[511].sig_452.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[510].sig_453.FeedThruLUT ));
  Controller_inst_SLICE_638 \Controller_inst.SLICE_638 ( 
    .DI1(\Controller_inst.temp_buffer[508].sig_455.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[509].sig_454.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[508] ), 
    .D0(\Controller_inst.temp_buffer[509] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[509] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[508] ), 
    .F0(\Controller_inst.temp_buffer[509].sig_454.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[508].sig_455.FeedThruLUT ));
  Controller_inst_SLICE_640 \Controller_inst.SLICE_640 ( 
    .DI1(\Controller_inst.temp_buffer[506].sig_457.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[507].sig_456.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[506] ), 
    .D0(\Controller_inst.temp_buffer[507] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[507] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[506] ), 
    .F0(\Controller_inst.temp_buffer[507].sig_456.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[506].sig_457.FeedThruLUT ));
  Controller_inst_SLICE_642 \Controller_inst.SLICE_642 ( 
    .DI1(\Controller_inst.temp_buffer[504].sig_459.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[505].sig_458.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[504] ), 
    .D0(\Controller_inst.temp_buffer[505] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[505] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[504] ), 
    .F0(\Controller_inst.temp_buffer[505].sig_458.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[504].sig_459.FeedThruLUT ));
  Controller_inst_SLICE_644 \Controller_inst.SLICE_644 ( 
    .DI1(\Controller_inst.temp_buffer[502].sig_461.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[503].sig_460.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[502] ), 
    .C0(\Controller_inst.temp_buffer[503] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[503] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[502] ), 
    .F0(\Controller_inst.temp_buffer[503].sig_460.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[502].sig_461.FeedThruLUT ));
  Controller_inst_SLICE_646 \Controller_inst.SLICE_646 ( 
    .DI1(\Controller_inst.temp_buffer[500].sig_463.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[501].sig_462.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[500] ), 
    .D0(\Controller_inst.temp_buffer[501] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[501] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[500] ), 
    .F0(\Controller_inst.temp_buffer[501].sig_462.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[500].sig_463.FeedThruLUT ));
  Controller_inst_SLICE_648 \Controller_inst.SLICE_648 ( 
    .DI1(\Controller_inst.temp_buffer[498].sig_465.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[499].sig_464.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[498] ), 
    .D0(\Controller_inst.temp_buffer[499] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[499] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[498] ), 
    .F0(\Controller_inst.temp_buffer[499].sig_464.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[498].sig_465.FeedThruLUT ));
  Controller_inst_SLICE_650 \Controller_inst.SLICE_650 ( 
    .DI1(\Controller_inst.temp_buffer[496].sig_467.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[497].sig_466.FeedThruLUT ), 
    .B1(\Controller_inst.temp_buffer[496] ), 
    .D0(\Controller_inst.temp_buffer[497] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[497] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[496] ), 
    .F0(\Controller_inst.temp_buffer[497].sig_466.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[496].sig_467.FeedThruLUT ));
  Controller_inst_SLICE_652 \Controller_inst.SLICE_652 ( 
    .DI1(\Controller_inst.temp_buffer[494].sig_469.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[495].sig_468.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[494] ), 
    .D0(\Controller_inst.temp_buffer[495] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[495] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[494] ), 
    .F0(\Controller_inst.temp_buffer[495].sig_468.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[494].sig_469.FeedThruLUT ));
  Controller_inst_SLICE_654 \Controller_inst.SLICE_654 ( 
    .DI1(\Controller_inst.temp_buffer[492].sig_471.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[493].sig_470.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[492] ), 
    .D0(\Controller_inst.temp_buffer[493] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[493] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[492] ), 
    .F0(\Controller_inst.temp_buffer[493].sig_470.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[492].sig_471.FeedThruLUT ));
  Controller_inst_SLICE_656 \Controller_inst.SLICE_656 ( 
    .DI1(\Controller_inst.temp_buffer[490].sig_473.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[491].sig_472.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[490] ), 
    .D0(\Controller_inst.temp_buffer[491] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[491] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[490] ), 
    .F0(\Controller_inst.temp_buffer[491].sig_472.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[490].sig_473.FeedThruLUT ));
  Controller_inst_SLICE_658 \Controller_inst.SLICE_658 ( 
    .DI1(\Controller_inst.temp_buffer[488].sig_475.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[489].sig_474.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[488] ), 
    .D0(\Controller_inst.temp_buffer[489] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[489] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[488] ), 
    .F0(\Controller_inst.temp_buffer[489].sig_474.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[488].sig_475.FeedThruLUT ));
  Controller_inst_SLICE_660 \Controller_inst.SLICE_660 ( 
    .DI1(\Controller_inst.temp_buffer[486].sig_477.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[487].sig_476.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[486] ), 
    .C0(\Controller_inst.temp_buffer[487] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[487] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[486] ), 
    .F0(\Controller_inst.temp_buffer[487].sig_476.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[486].sig_477.FeedThruLUT ));
  Controller_inst_SLICE_662 \Controller_inst.SLICE_662 ( 
    .DI1(\Controller_inst.temp_buffer[484].sig_479.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[485].sig_478.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[484] ), 
    .D0(\Controller_inst.temp_buffer[485] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[485] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[484] ), 
    .F0(\Controller_inst.temp_buffer[485].sig_478.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[484].sig_479.FeedThruLUT ));
  Controller_inst_SLICE_664 \Controller_inst.SLICE_664 ( 
    .DI1(\Controller_inst.temp_buffer[482].sig_481.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[483].sig_480.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[482] ), 
    .D0(\Controller_inst.temp_buffer[483] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[483] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[482] ), 
    .F0(\Controller_inst.temp_buffer[483].sig_480.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[482].sig_481.FeedThruLUT ));
  Controller_inst_SLICE_666 \Controller_inst.SLICE_666 ( 
    .DI1(\Controller_inst.temp_buffer[480].sig_483.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[481].sig_482.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[480] ), 
    .D0(\Controller_inst.temp_buffer[481] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[481] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[480] ), 
    .F0(\Controller_inst.temp_buffer[481].sig_482.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[480].sig_483.FeedThruLUT ));
  Controller_inst_SLICE_668 \Controller_inst.SLICE_668 ( 
    .DI1(\Controller_inst.temp_buffer[478].sig_485.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[479].sig_484.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[478] ), 
    .C0(\Controller_inst.temp_buffer[479] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[479] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[478] ), 
    .F0(\Controller_inst.temp_buffer[479].sig_484.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[478].sig_485.FeedThruLUT ));
  Controller_inst_SLICE_670 \Controller_inst.SLICE_670 ( 
    .DI0(\Controller_inst.temp_buffer[477].sig_486.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[477] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[477] ), 
    .F0(\Controller_inst.temp_buffer[477].sig_486.FeedThruLUT ));
  Controller_inst_SLICE_671 \Controller_inst.SLICE_671 ( 
    .DI1(\Controller_inst.temp_buffer[475].sig_488.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[476].sig_487.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[475] ), 
    .D0(\Controller_inst.temp_buffer[476] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[476] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[475] ), 
    .F0(\Controller_inst.temp_buffer[476].sig_487.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[475].sig_488.FeedThruLUT ));
  Controller_inst_SLICE_673 \Controller_inst.SLICE_673 ( 
    .DI1(\Controller_inst.temp_buffer[473].sig_490.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[474].sig_489.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[473] ), 
    .D0(\Controller_inst.temp_buffer[474] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[474] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[473] ), 
    .F0(\Controller_inst.temp_buffer[474].sig_489.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[473].sig_490.FeedThruLUT ));
  Controller_inst_SLICE_675 \Controller_inst.SLICE_675 ( 
    .DI1(\Controller_inst.temp_buffer[471].sig_492.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[472].sig_491.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[471] ), 
    .D0(\Controller_inst.temp_buffer[472] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[472] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[471] ), 
    .F0(\Controller_inst.temp_buffer[472].sig_491.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[471].sig_492.FeedThruLUT ));
  Controller_inst_SLICE_677 \Controller_inst.SLICE_677 ( 
    .DI1(\Controller_inst.temp_buffer[469].sig_494.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[470].sig_493.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[469] ), 
    .D0(\Controller_inst.temp_buffer[470] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[470] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[469] ), 
    .F0(\Controller_inst.temp_buffer[470].sig_493.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[469].sig_494.FeedThruLUT ));
  Controller_inst_SLICE_679 \Controller_inst.SLICE_679 ( 
    .DI1(\Controller_inst.temp_buffer[467].sig_496.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[468].sig_495.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[467] ), 
    .D0(\Controller_inst.temp_buffer[468] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[468] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[467] ), 
    .F0(\Controller_inst.temp_buffer[468].sig_495.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[467].sig_496.FeedThruLUT ));
  Controller_inst_SLICE_681 \Controller_inst.SLICE_681 ( 
    .DI1(\Controller_inst.temp_buffer[465].sig_498.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[466].sig_497.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[465] ), 
    .D0(\Controller_inst.temp_buffer[466] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[466] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[465] ), 
    .F0(\Controller_inst.temp_buffer[466].sig_497.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[465].sig_498.FeedThruLUT ));
  Controller_inst_SLICE_683 \Controller_inst.SLICE_683 ( 
    .DI1(\Controller_inst.temp_buffer[463].sig_500.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[464].sig_499.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[463] ), 
    .D0(\Controller_inst.temp_buffer[464] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[464] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[463] ), 
    .F0(\Controller_inst.temp_buffer[464].sig_499.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[463].sig_500.FeedThruLUT ));
  Controller_inst_SLICE_685 \Controller_inst.SLICE_685 ( 
    .DI1(\Controller_inst.temp_buffer[461].sig_502.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[462].sig_501.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[461] ), 
    .D0(\Controller_inst.temp_buffer[462] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[462] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[461] ), 
    .F0(\Controller_inst.temp_buffer[462].sig_501.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[461].sig_502.FeedThruLUT ));
  Controller_inst_SLICE_687 \Controller_inst.SLICE_687 ( 
    .DI1(\Controller_inst.temp_buffer[459].sig_504.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[460].sig_503.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[459] ), 
    .D0(\Controller_inst.temp_buffer[460] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[460] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[459] ), 
    .F0(\Controller_inst.temp_buffer[460].sig_503.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[459].sig_504.FeedThruLUT ));
  Controller_inst_SLICE_689 \Controller_inst.SLICE_689 ( 
    .DI1(\Controller_inst.temp_buffer[457].sig_506.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[458].sig_505.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[457] ), 
    .D0(\Controller_inst.temp_buffer[458] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[458] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[457] ), 
    .F0(\Controller_inst.temp_buffer[458].sig_505.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[457].sig_506.FeedThruLUT ));
  Controller_inst_SLICE_691 \Controller_inst.SLICE_691 ( 
    .DI1(\Controller_inst.temp_buffer[455].sig_508.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[456].sig_507.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[455] ), 
    .C0(\Controller_inst.temp_buffer[456] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[456] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[455] ), 
    .F0(\Controller_inst.temp_buffer[456].sig_507.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[455].sig_508.FeedThruLUT ));
  Controller_inst_SLICE_693 \Controller_inst.SLICE_693 ( 
    .DI1(\Controller_inst.temp_buffer[453].sig_510.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[454].sig_509.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[453] ), 
    .D0(\Controller_inst.temp_buffer[454] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[454] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[453] ), 
    .F0(\Controller_inst.temp_buffer[454].sig_509.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[453].sig_510.FeedThruLUT ));
  Controller_inst_SLICE_695 \Controller_inst.SLICE_695 ( 
    .DI1(\Controller_inst.temp_buffer[451].sig_513.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[452].sig_511.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[451] ), 
    .D0(\Controller_inst.temp_buffer[452] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[452] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[451] ), 
    .F0(\Controller_inst.temp_buffer[452].sig_511.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[451].sig_513.FeedThruLUT ));
  Controller_inst_SLICE_698 \Controller_inst.SLICE_698 ( 
    .DI0(\Controller_inst.temp_buffer[450].sig_514.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[450] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[450] ), 
    .F0(\Controller_inst.temp_buffer[450].sig_514.FeedThruLUT ));
  Controller_inst_SLICE_699 \Controller_inst.SLICE_699 ( 
    .DI0(\Controller_inst.temp_buffer[449].sig_515.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[449] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[449] ), 
    .F0(\Controller_inst.temp_buffer[449].sig_515.FeedThruLUT ));
  Controller_inst_SLICE_700 \Controller_inst.SLICE_700 ( 
    .DI1(\Controller_inst.temp_buffer[447].sig_517.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[448].sig_516.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[447] ), 
    .D0(\Controller_inst.temp_buffer[448] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[448] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[447] ), 
    .F0(\Controller_inst.temp_buffer[448].sig_516.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[447].sig_517.FeedThruLUT ));
  Controller_inst_SLICE_702 \Controller_inst.SLICE_702 ( 
    .DI1(\Controller_inst.temp_buffer[445].sig_519.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[446].sig_518.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[445] ), 
    .C0(\Controller_inst.temp_buffer[446] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[446] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[445] ), 
    .F0(\Controller_inst.temp_buffer[446].sig_518.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[445].sig_519.FeedThruLUT ));
  Controller_inst_SLICE_704 \Controller_inst.SLICE_704 ( 
    .DI1(\Controller_inst.temp_buffer[443].sig_521.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[444].sig_520.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[443] ), 
    .C0(\Controller_inst.temp_buffer[444] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[444] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[443] ), 
    .F0(\Controller_inst.temp_buffer[444].sig_520.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[443].sig_521.FeedThruLUT ));
  Controller_inst_SLICE_706 \Controller_inst.SLICE_706 ( 
    .DI1(\Controller_inst.temp_buffer[441].sig_523.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[442].sig_522.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[441] ), 
    .D0(\Controller_inst.temp_buffer[442] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[442] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[441] ), 
    .F0(\Controller_inst.temp_buffer[442].sig_522.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[441].sig_523.FeedThruLUT ));
  Controller_inst_SLICE_708 \Controller_inst.SLICE_708 ( 
    .DI1(\Controller_inst.temp_buffer[439].sig_525.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[440].sig_524.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[439] ), 
    .C0(\Controller_inst.temp_buffer[440] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[440] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[439] ), 
    .F0(\Controller_inst.temp_buffer[440].sig_524.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[439].sig_525.FeedThruLUT ));
  Controller_inst_SLICE_710 \Controller_inst.SLICE_710 ( 
    .DI1(\Controller_inst.temp_buffer[437].sig_527.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[438].sig_526.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[437] ), 
    .D0(\Controller_inst.temp_buffer[438] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[438] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[437] ), 
    .F0(\Controller_inst.temp_buffer[438].sig_526.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[437].sig_527.FeedThruLUT ));
  Controller_inst_SLICE_712 \Controller_inst.SLICE_712 ( 
    .DI1(\Controller_inst.temp_buffer[435].sig_529.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[436].sig_528.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[435] ), 
    .D0(\Controller_inst.temp_buffer[436] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[436] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[435] ), 
    .F0(\Controller_inst.temp_buffer[436].sig_528.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[435].sig_529.FeedThruLUT ));
  Controller_inst_SLICE_714 \Controller_inst.SLICE_714 ( 
    .DI1(\Controller_inst.temp_buffer[433].sig_531.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[434].sig_530.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[433] ), 
    .D0(\Controller_inst.temp_buffer[434] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[434] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[433] ), 
    .F0(\Controller_inst.temp_buffer[434].sig_530.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[433].sig_531.FeedThruLUT ));
  Controller_inst_SLICE_716 \Controller_inst.SLICE_716 ( 
    .DI1(\Controller_inst.temp_buffer[431].sig_533.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[432].sig_532.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[431] ), 
    .D0(\Controller_inst.temp_buffer[432] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[432] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[431] ), 
    .F0(\Controller_inst.temp_buffer[432].sig_532.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[431].sig_533.FeedThruLUT ));
  Controller_inst_SLICE_718 \Controller_inst.SLICE_718 ( 
    .DI1(\Controller_inst.temp_buffer[429].sig_535.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[430].sig_534.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[429] ), 
    .D0(\Controller_inst.temp_buffer[430] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[430] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[429] ), 
    .F0(\Controller_inst.temp_buffer[430].sig_534.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[429].sig_535.FeedThruLUT ));
  Controller_inst_SLICE_720 \Controller_inst.SLICE_720 ( 
    .DI1(\Controller_inst.temp_buffer[427].sig_537.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[428].sig_536.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[427] ), 
    .D0(\Controller_inst.temp_buffer[428] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[428] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[427] ), 
    .F0(\Controller_inst.temp_buffer[428].sig_536.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[427].sig_537.FeedThruLUT ));
  Controller_inst_SLICE_722 \Controller_inst.SLICE_722 ( 
    .DI1(\Controller_inst.temp_buffer[425].sig_539.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[426].sig_538.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[425] ), 
    .D0(\Controller_inst.temp_buffer[426] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[426] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[425] ), 
    .F0(\Controller_inst.temp_buffer[426].sig_538.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[425].sig_539.FeedThruLUT ));
  Controller_inst_SLICE_724 \Controller_inst.SLICE_724 ( 
    .DI1(\Controller_inst.temp_buffer[423].sig_541.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[424].sig_540.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[423] ), 
    .C0(\Controller_inst.temp_buffer[424] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[424] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[423] ), 
    .F0(\Controller_inst.temp_buffer[424].sig_540.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[423].sig_541.FeedThruLUT ));
  Controller_inst_SLICE_726 \Controller_inst.SLICE_726 ( 
    .DI1(\Controller_inst.temp_buffer[421].sig_543.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[422].sig_542.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[421] ), 
    .D0(\Controller_inst.temp_buffer[422] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[422] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[421] ), 
    .F0(\Controller_inst.temp_buffer[422].sig_542.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[421].sig_543.FeedThruLUT ));
  Controller_inst_SLICE_728 \Controller_inst.SLICE_728 ( 
    .DI1(\Controller_inst.temp_buffer[419].sig_545.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[420].sig_544.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[419] ), 
    .D0(\Controller_inst.temp_buffer[420] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[420] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[419] ), 
    .F0(\Controller_inst.temp_buffer[420].sig_544.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[419].sig_545.FeedThruLUT ));
  Controller_inst_SLICE_730 \Controller_inst.SLICE_730 ( 
    .DI1(\Controller_inst.temp_buffer[417].sig_547.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[418].sig_546.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[417] ), 
    .D0(\Controller_inst.temp_buffer[418] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[418] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[417] ), 
    .F0(\Controller_inst.temp_buffer[418].sig_546.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[417].sig_547.FeedThruLUT ));
  Controller_inst_SLICE_732 \Controller_inst.SLICE_732 ( 
    .DI1(\Controller_inst.temp_buffer[415].sig_549.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[416].sig_548.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[415] ), 
    .D0(\Controller_inst.temp_buffer[416] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[416] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[415] ), 
    .F0(\Controller_inst.temp_buffer[416].sig_548.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[415].sig_549.FeedThruLUT ));
  Controller_inst_SLICE_734 \Controller_inst.SLICE_734 ( 
    .DI1(\Controller_inst.temp_buffer[413].sig_551.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[414].sig_550.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[413] ), 
    .D0(\Controller_inst.temp_buffer[414] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[414] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[413] ), 
    .F0(\Controller_inst.temp_buffer[414].sig_550.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[413].sig_551.FeedThruLUT ));
  Controller_inst_SLICE_736 \Controller_inst.SLICE_736 ( 
    .DI1(\Controller_inst.temp_buffer[411].sig_553.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[412].sig_552.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[411] ), 
    .D0(\Controller_inst.temp_buffer[412] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[412] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[411] ), 
    .F0(\Controller_inst.temp_buffer[412].sig_552.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[411].sig_553.FeedThruLUT ));
  Controller_inst_SLICE_738 \Controller_inst.SLICE_738 ( 
    .DI1(\Controller_inst.temp_buffer[409].sig_555.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[410].sig_554.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[409] ), 
    .D0(\Controller_inst.temp_buffer[410] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[410] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[409] ), 
    .F0(\Controller_inst.temp_buffer[410].sig_554.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[409].sig_555.FeedThruLUT ));
  Controller_inst_SLICE_740 \Controller_inst.SLICE_740 ( 
    .DI1(\Controller_inst.temp_buffer[407].sig_557.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[408].sig_556.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[407] ), 
    .C0(\Controller_inst.temp_buffer[408] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[408] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[407] ), 
    .F0(\Controller_inst.temp_buffer[408].sig_556.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[407].sig_557.FeedThruLUT ));
  Controller_inst_SLICE_742 \Controller_inst.SLICE_742 ( 
    .DI1(\Controller_inst.temp_buffer[405].sig_559.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[406].sig_558.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[405] ), 
    .D0(\Controller_inst.temp_buffer[406] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[406] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[405] ), 
    .F0(\Controller_inst.temp_buffer[406].sig_558.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[405].sig_559.FeedThruLUT ));
  Controller_inst_SLICE_744 \Controller_inst.SLICE_744 ( 
    .DI1(\Controller_inst.temp_buffer[403].sig_561.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[404].sig_560.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[403] ), 
    .D0(\Controller_inst.temp_buffer[404] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[404] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[403] ), 
    .F0(\Controller_inst.temp_buffer[404].sig_560.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[403].sig_561.FeedThruLUT ));
  Controller_inst_SLICE_746 \Controller_inst.SLICE_746 ( 
    .DI1(\Controller_inst.temp_buffer[401].sig_563.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[402].sig_562.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[401] ), 
    .D0(\Controller_inst.temp_buffer[402] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[402] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[401] ), 
    .F0(\Controller_inst.temp_buffer[402].sig_562.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[401].sig_563.FeedThruLUT ));
  Controller_inst_SLICE_748 \Controller_inst.SLICE_748 ( 
    .DI1(\Controller_inst.temp_buffer[399].sig_565.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[400].sig_564.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[399] ), 
    .D0(\Controller_inst.temp_buffer[400] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[400] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[399] ), 
    .F0(\Controller_inst.temp_buffer[400].sig_564.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[399].sig_565.FeedThruLUT ));
  Controller_inst_SLICE_750 \Controller_inst.SLICE_750 ( 
    .DI1(\Controller_inst.temp_buffer[397].sig_567.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[398].sig_566.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[397] ), 
    .D0(\Controller_inst.temp_buffer[398] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[398] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[397] ), 
    .F0(\Controller_inst.temp_buffer[398].sig_566.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[397].sig_567.FeedThruLUT ));
  Controller_inst_SLICE_752 \Controller_inst.SLICE_752 ( 
    .DI1(\Controller_inst.temp_buffer[395].sig_569.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[396].sig_568.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[395] ), 
    .D0(\Controller_inst.temp_buffer[396] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[396] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[395] ), 
    .F0(\Controller_inst.temp_buffer[396].sig_568.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[395].sig_569.FeedThruLUT ));
  Controller_inst_SLICE_754 \Controller_inst.SLICE_754 ( 
    .DI1(\Controller_inst.temp_buffer[393].sig_571.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[394].sig_570.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[393] ), 
    .D0(\Controller_inst.temp_buffer[394] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[394] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[393] ), 
    .F0(\Controller_inst.temp_buffer[394].sig_570.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[393].sig_571.FeedThruLUT ));
  Controller_inst_SLICE_756 \Controller_inst.SLICE_756 ( 
    .DI1(\Controller_inst.temp_buffer[391].sig_573.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[392].sig_572.FeedThruLUT ), 
    .B1(\Controller_inst.temp_buffer[391] ), 
    .D0(\Controller_inst.temp_buffer[392] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[392] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[391] ), 
    .F0(\Controller_inst.temp_buffer[392].sig_572.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[391].sig_573.FeedThruLUT ));
  Controller_inst_SLICE_758 \Controller_inst.SLICE_758 ( 
    .DI1(\Controller_inst.temp_buffer[389].sig_575.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[390].sig_574.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[389] ), 
    .D0(\Controller_inst.temp_buffer[390] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[390] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[389] ), 
    .F0(\Controller_inst.temp_buffer[390].sig_574.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[389].sig_575.FeedThruLUT ));
  Controller_inst_SLICE_760 \Controller_inst.SLICE_760 ( 
    .DI1(\Controller_inst.temp_buffer[387].sig_577.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[388].sig_576.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[387] ), 
    .D0(\Controller_inst.temp_buffer[388] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[388] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[387] ), 
    .F0(\Controller_inst.temp_buffer[388].sig_576.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[387].sig_577.FeedThruLUT ));
  Controller_inst_SLICE_762 \Controller_inst.SLICE_762 ( 
    .DI0(\Controller_inst.temp_buffer[386].sig_578.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[386] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[386] ), 
    .F0(\Controller_inst.temp_buffer[386].sig_578.FeedThruLUT ));
  Controller_inst_SLICE_763 \Controller_inst.SLICE_763 ( 
    .DI1(\Controller_inst.temp_buffer[384].sig_580.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[385].sig_579.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[384] ), 
    .D0(\Controller_inst.temp_buffer[385] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[385] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[384] ), 
    .F0(\Controller_inst.temp_buffer[385].sig_579.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[384].sig_580.FeedThruLUT ));
  Controller_inst_SLICE_765 \Controller_inst.SLICE_765 ( 
    .DI1(\Controller_inst.temp_buffer[382].sig_582.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[383].sig_581.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[382] ), 
    .D0(\Controller_inst.temp_buffer[383] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[383] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[382] ), 
    .F0(\Controller_inst.temp_buffer[383].sig_581.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[382].sig_582.FeedThruLUT ));
  Controller_inst_SLICE_767 \Controller_inst.SLICE_767 ( 
    .DI1(\Controller_inst.temp_buffer[380].sig_584.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[381].sig_583.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[380] ), 
    .D0(\Controller_inst.temp_buffer[381] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[381] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[380] ), 
    .F0(\Controller_inst.temp_buffer[381].sig_583.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[380].sig_584.FeedThruLUT ));
  Controller_inst_SLICE_769 \Controller_inst.SLICE_769 ( 
    .DI1(\Controller_inst.temp_buffer[378].sig_586.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[379].sig_585.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[378] ), 
    .D0(\Controller_inst.temp_buffer[379] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[379] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[378] ), 
    .F0(\Controller_inst.temp_buffer[379].sig_585.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[378].sig_586.FeedThruLUT ));
  Controller_inst_SLICE_771 \Controller_inst.SLICE_771 ( 
    .DI1(\Controller_inst.temp_buffer[376].sig_588.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[377].sig_587.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[376] ), 
    .D0(\Controller_inst.temp_buffer[377] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[377] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[376] ), 
    .F0(\Controller_inst.temp_buffer[377].sig_587.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[376].sig_588.FeedThruLUT ));
  Controller_inst_SLICE_773 \Controller_inst.SLICE_773 ( 
    .DI1(\Controller_inst.temp_buffer[374].sig_590.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[375].sig_589.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[374] ), 
    .D0(\Controller_inst.temp_buffer[375] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[375] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[374] ), 
    .F0(\Controller_inst.temp_buffer[375].sig_589.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[374].sig_590.FeedThruLUT ));
  Controller_inst_SLICE_775 \Controller_inst.SLICE_775 ( 
    .DI1(\Controller_inst.temp_buffer[372].sig_592.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[373].sig_591.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[372] ), 
    .D0(\Controller_inst.temp_buffer[373] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[373] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[372] ), 
    .F0(\Controller_inst.temp_buffer[373].sig_591.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[372].sig_592.FeedThruLUT ));
  Controller_inst_SLICE_777 \Controller_inst.SLICE_777 ( 
    .DI1(\Controller_inst.temp_buffer[370].sig_594.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[371].sig_593.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[370] ), 
    .D0(\Controller_inst.temp_buffer[371] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[371] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[370] ), 
    .F0(\Controller_inst.temp_buffer[371].sig_593.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[370].sig_594.FeedThruLUT ));
  Controller_inst_SLICE_779 \Controller_inst.SLICE_779 ( 
    .DI1(\Controller_inst.temp_buffer[368].sig_596.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[369].sig_595.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[368] ), 
    .D0(\Controller_inst.temp_buffer[369] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[369] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[368] ), 
    .F0(\Controller_inst.temp_buffer[369].sig_595.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[368].sig_596.FeedThruLUT ));
  Controller_inst_SLICE_781 \Controller_inst.SLICE_781 ( 
    .DI1(\Controller_inst.temp_buffer[366].sig_598.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[367].sig_597.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[366] ), 
    .D0(\Controller_inst.temp_buffer[367] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[367] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[366] ), 
    .F0(\Controller_inst.temp_buffer[367].sig_597.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[366].sig_598.FeedThruLUT ));
  Controller_inst_SLICE_783 \Controller_inst.SLICE_783 ( 
    .DI1(\Controller_inst.temp_buffer[364].sig_600.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[365].sig_599.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[364] ), 
    .D0(\Controller_inst.temp_buffer[365] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[365] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[364] ), 
    .F0(\Controller_inst.temp_buffer[365].sig_599.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[364].sig_600.FeedThruLUT ));
  Controller_inst_SLICE_785 \Controller_inst.SLICE_785 ( 
    .DI1(\Controller_inst.temp_buffer[362].sig_602.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[363].sig_601.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[362] ), 
    .D0(\Controller_inst.temp_buffer[363] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[363] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[362] ), 
    .F0(\Controller_inst.temp_buffer[363].sig_601.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[362].sig_602.FeedThruLUT ));
  Controller_inst_SLICE_787 \Controller_inst.SLICE_787 ( 
    .DI1(\Controller_inst.temp_buffer[360].sig_604.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[361].sig_603.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[360] ), 
    .D0(\Controller_inst.temp_buffer[361] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[361] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[360] ), 
    .F0(\Controller_inst.temp_buffer[361].sig_603.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[360].sig_604.FeedThruLUT ));
  Controller_inst_SLICE_789 \Controller_inst.SLICE_789 ( 
    .DI1(\Controller_inst.temp_buffer[358].sig_606.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[359].sig_605.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[358] ), 
    .D0(\Controller_inst.temp_buffer[359] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[359] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[358] ), 
    .F0(\Controller_inst.temp_buffer[359].sig_605.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[358].sig_606.FeedThruLUT ));
  Controller_inst_SLICE_791 \Controller_inst.SLICE_791 ( 
    .DI1(\Controller_inst.temp_buffer[356].sig_608.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[357].sig_607.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[356] ), 
    .D0(\Controller_inst.temp_buffer[357] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[357] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[356] ), 
    .F0(\Controller_inst.temp_buffer[357].sig_607.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[356].sig_608.FeedThruLUT ));
  Controller_inst_SLICE_793 \Controller_inst.SLICE_793 ( 
    .DI1(\Controller_inst.temp_buffer[354].sig_610.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[355].sig_609.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[354] ), 
    .C0(\Controller_inst.temp_buffer[355] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[355] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[354] ), 
    .F0(\Controller_inst.temp_buffer[355].sig_609.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[354].sig_610.FeedThruLUT ));
  Controller_inst_SLICE_795 \Controller_inst.SLICE_795 ( 
    .DI1(\Controller_inst.temp_buffer[352].sig_612.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[353].sig_611.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[352] ), 
    .D0(\Controller_inst.temp_buffer[353] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[353] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[352] ), 
    .F0(\Controller_inst.temp_buffer[353].sig_611.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[352].sig_612.FeedThruLUT ));
  Controller_inst_SLICE_797 \Controller_inst.SLICE_797 ( 
    .DI1(\Controller_inst.temp_buffer[350].sig_614.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[351].sig_613.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[350] ), 
    .D0(\Controller_inst.temp_buffer[351] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[351] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[350] ), 
    .F0(\Controller_inst.temp_buffer[351].sig_613.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[350].sig_614.FeedThruLUT ));
  Controller_inst_SLICE_799 \Controller_inst.SLICE_799 ( 
    .DI1(\Controller_inst.temp_buffer[348].sig_616.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[349].sig_615.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[348] ), 
    .D0(\Controller_inst.temp_buffer[349] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[349] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[348] ), 
    .F0(\Controller_inst.temp_buffer[349].sig_615.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[348].sig_616.FeedThruLUT ));
  Controller_inst_SLICE_801 \Controller_inst.SLICE_801 ( 
    .DI1(\Controller_inst.temp_buffer[346].sig_618.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[347].sig_617.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[346] ), 
    .D0(\Controller_inst.temp_buffer[347] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[347] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[346] ), 
    .F0(\Controller_inst.temp_buffer[347].sig_617.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[346].sig_618.FeedThruLUT ));
  Controller_inst_SLICE_803 \Controller_inst.SLICE_803 ( 
    .DI1(\Controller_inst.temp_buffer[344].sig_620.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[345].sig_619.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[344] ), 
    .D0(\Controller_inst.temp_buffer[345] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[345] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[344] ), 
    .F0(\Controller_inst.temp_buffer[345].sig_619.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[344].sig_620.FeedThruLUT ));
  Controller_inst_SLICE_805 \Controller_inst.SLICE_805 ( 
    .DI1(\Controller_inst.temp_buffer[342].sig_622.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[343].sig_621.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[342] ), 
    .D0(\Controller_inst.temp_buffer[343] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[343] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[342] ), 
    .F0(\Controller_inst.temp_buffer[343].sig_621.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[342].sig_622.FeedThruLUT ));
  Controller_inst_SLICE_807 \Controller_inst.SLICE_807 ( 
    .DI1(\Controller_inst.temp_buffer[340].sig_624.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[341].sig_623.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[340] ), 
    .D0(\Controller_inst.temp_buffer[341] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[341] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[340] ), 
    .F0(\Controller_inst.temp_buffer[341].sig_623.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[340].sig_624.FeedThruLUT ));
  Controller_inst_SLICE_809 \Controller_inst.SLICE_809 ( 
    .DI1(\Controller_inst.temp_buffer[338].sig_626.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[339].sig_625.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[338] ), 
    .D0(\Controller_inst.temp_buffer[339] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[339] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[338] ), 
    .F0(\Controller_inst.temp_buffer[339].sig_625.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[338].sig_626.FeedThruLUT ));
  Controller_inst_SLICE_811 \Controller_inst.SLICE_811 ( 
    .DI1(\Controller_inst.temp_buffer[336].sig_628.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[337].sig_627.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[336] ), 
    .D0(\Controller_inst.temp_buffer[337] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[337] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[336] ), 
    .F0(\Controller_inst.temp_buffer[337].sig_627.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[336].sig_628.FeedThruLUT ));
  Controller_inst_SLICE_813 \Controller_inst.SLICE_813 ( 
    .DI1(\Controller_inst.temp_buffer[334].sig_630.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[335].sig_629.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[334] ), 
    .D0(\Controller_inst.temp_buffer[335] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[335] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[334] ), 
    .F0(\Controller_inst.temp_buffer[335].sig_629.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[334].sig_630.FeedThruLUT ));
  Controller_inst_SLICE_815 \Controller_inst.SLICE_815 ( 
    .DI1(\Controller_inst.temp_buffer[332].sig_632.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[333].sig_631.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[332] ), 
    .D0(\Controller_inst.temp_buffer[333] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[333] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[332] ), 
    .F0(\Controller_inst.temp_buffer[333].sig_631.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[332].sig_632.FeedThruLUT ));
  Controller_inst_SLICE_817 \Controller_inst.SLICE_817 ( 
    .DI1(\Controller_inst.temp_buffer[330].sig_634.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[331].sig_633.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[330] ), 
    .D0(\Controller_inst.temp_buffer[331] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[331] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[330] ), 
    .F0(\Controller_inst.temp_buffer[331].sig_633.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[330].sig_634.FeedThruLUT ));
  Controller_inst_SLICE_819 \Controller_inst.SLICE_819 ( 
    .DI1(\Controller_inst.temp_buffer[328].sig_636.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[329].sig_635.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[328] ), 
    .D0(\Controller_inst.temp_buffer[329] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[329] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[328] ), 
    .F0(\Controller_inst.temp_buffer[329].sig_635.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[328].sig_636.FeedThruLUT ));
  Controller_inst_SLICE_821 \Controller_inst.SLICE_821 ( 
    .DI1(\Controller_inst.temp_buffer[326].sig_638.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[327].sig_637.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[326] ), 
    .D0(\Controller_inst.temp_buffer[327] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[327] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[326] ), 
    .F0(\Controller_inst.temp_buffer[327].sig_637.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[326].sig_638.FeedThruLUT ));
  Controller_inst_SLICE_823 \Controller_inst.SLICE_823 ( 
    .DI1(\Controller_inst.temp_buffer[324].sig_640.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[325].sig_639.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[324] ), 
    .D0(\Controller_inst.temp_buffer[325] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[325] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[324] ), 
    .F0(\Controller_inst.temp_buffer[325].sig_639.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[324].sig_640.FeedThruLUT ));
  Controller_inst_SLICE_825 \Controller_inst.SLICE_825 ( 
    .DI1(\Controller_inst.temp_buffer[322].sig_642.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[323].sig_641.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[322] ), 
    .D0(\Controller_inst.temp_buffer[323] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[323] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[322] ), 
    .F0(\Controller_inst.temp_buffer[323].sig_641.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[322].sig_642.FeedThruLUT ));
  Controller_inst_SLICE_827 \Controller_inst.SLICE_827 ( 
    .DI1(\Controller_inst.temp_buffer[320].sig_644.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[321].sig_643.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[320] ), 
    .D0(\Controller_inst.temp_buffer[321] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[321] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[320] ), 
    .F0(\Controller_inst.temp_buffer[321].sig_643.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[320].sig_644.FeedThruLUT ));
  Controller_inst_SLICE_829 \Controller_inst.SLICE_829 ( 
    .DI1(\Controller_inst.temp_buffer[318].sig_646.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[319].sig_645.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[318] ), 
    .D0(\Controller_inst.temp_buffer[319] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[319] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[318] ), 
    .F0(\Controller_inst.temp_buffer[319].sig_645.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[318].sig_646.FeedThruLUT ));
  Controller_inst_SLICE_831 \Controller_inst.SLICE_831 ( 
    .DI1(\Controller_inst.temp_buffer[316].sig_648.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[317].sig_647.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[316] ), 
    .D0(\Controller_inst.temp_buffer[317] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[317] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[316] ), 
    .F0(\Controller_inst.temp_buffer[317].sig_647.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[316].sig_648.FeedThruLUT ));
  Controller_inst_SLICE_833 \Controller_inst.SLICE_833 ( 
    .DI1(\Controller_inst.temp_buffer[314].sig_650.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[315].sig_649.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[314] ), 
    .C0(\Controller_inst.temp_buffer[315] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[315] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[314] ), 
    .F0(\Controller_inst.temp_buffer[315].sig_649.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[314].sig_650.FeedThruLUT ));
  Controller_inst_SLICE_835 \Controller_inst.SLICE_835 ( 
    .DI1(\Controller_inst.temp_buffer[312].sig_652.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[313].sig_651.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[312] ), 
    .D0(\Controller_inst.temp_buffer[313] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[313] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[312] ), 
    .F0(\Controller_inst.temp_buffer[313].sig_651.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[312].sig_652.FeedThruLUT ));
  Controller_inst_SLICE_837 \Controller_inst.SLICE_837 ( 
    .DI1(\Controller_inst.temp_buffer[310].sig_654.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[311].sig_653.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[310] ), 
    .D0(\Controller_inst.temp_buffer[311] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[311] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[310] ), 
    .F0(\Controller_inst.temp_buffer[311].sig_653.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[310].sig_654.FeedThruLUT ));
  Controller_inst_SLICE_839 \Controller_inst.SLICE_839 ( 
    .DI1(\Controller_inst.temp_buffer[308].sig_656.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[309].sig_655.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[308] ), 
    .D0(\Controller_inst.temp_buffer[309] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[309] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[308] ), 
    .F0(\Controller_inst.temp_buffer[309].sig_655.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[308].sig_656.FeedThruLUT ));
  Controller_inst_SLICE_841 \Controller_inst.SLICE_841 ( 
    .DI1(\Controller_inst.temp_buffer[306].sig_658.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[307].sig_657.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[306] ), 
    .D0(\Controller_inst.temp_buffer[307] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[307] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[306] ), 
    .F0(\Controller_inst.temp_buffer[307].sig_657.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[306].sig_658.FeedThruLUT ));
  Controller_inst_SLICE_843 \Controller_inst.SLICE_843 ( 
    .DI1(\Controller_inst.temp_buffer[304].sig_660.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[305].sig_659.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[304] ), 
    .D0(\Controller_inst.temp_buffer[305] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[305] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[304] ), 
    .F0(\Controller_inst.temp_buffer[305].sig_659.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[304].sig_660.FeedThruLUT ));
  Controller_inst_SLICE_845 \Controller_inst.SLICE_845 ( 
    .DI1(\Controller_inst.temp_buffer[302].sig_662.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[303].sig_661.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[302] ), 
    .D0(\Controller_inst.temp_buffer[303] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[303] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[302] ), 
    .F0(\Controller_inst.temp_buffer[303].sig_661.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[302].sig_662.FeedThruLUT ));
  Controller_inst_SLICE_847 \Controller_inst.SLICE_847 ( 
    .DI1(\Controller_inst.temp_buffer[300].sig_664.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[301].sig_663.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[300] ), 
    .D0(\Controller_inst.temp_buffer[301] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[301] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[300] ), 
    .F0(\Controller_inst.temp_buffer[301].sig_663.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[300].sig_664.FeedThruLUT ));
  Controller_inst_SLICE_849 \Controller_inst.SLICE_849 ( 
    .DI1(\Controller_inst.temp_buffer[298].sig_666.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[299].sig_665.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[298] ), 
    .D0(\Controller_inst.temp_buffer[299] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[299] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[298] ), 
    .F0(\Controller_inst.temp_buffer[299].sig_665.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[298].sig_666.FeedThruLUT ));
  Controller_inst_SLICE_851 \Controller_inst.SLICE_851 ( 
    .DI1(\Controller_inst.temp_buffer[296].sig_668.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[297].sig_667.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[296] ), 
    .D0(\Controller_inst.temp_buffer[297] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[297] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[296] ), 
    .F0(\Controller_inst.temp_buffer[297].sig_667.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[296].sig_668.FeedThruLUT ));
  Controller_inst_SLICE_853 \Controller_inst.SLICE_853 ( 
    .DI1(\Controller_inst.temp_buffer[294].sig_670.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[295].sig_669.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[294] ), 
    .D0(\Controller_inst.temp_buffer[295] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[295] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[294] ), 
    .F0(\Controller_inst.temp_buffer[295].sig_669.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[294].sig_670.FeedThruLUT ));
  Controller_inst_SLICE_855 \Controller_inst.SLICE_855 ( 
    .DI1(\Controller_inst.temp_buffer[292].sig_672.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[293].sig_671.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[292] ), 
    .D0(\Controller_inst.temp_buffer[293] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[293] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[292] ), 
    .F0(\Controller_inst.temp_buffer[293].sig_671.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[292].sig_672.FeedThruLUT ));
  Controller_inst_SLICE_857 \Controller_inst.SLICE_857 ( 
    .DI1(\Controller_inst.temp_buffer[290].sig_674.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[291].sig_673.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[290] ), 
    .D0(\Controller_inst.temp_buffer[291] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[291] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[290] ), 
    .F0(\Controller_inst.temp_buffer[291].sig_673.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[290].sig_674.FeedThruLUT ));
  Controller_inst_SLICE_859 \Controller_inst.SLICE_859 ( 
    .DI1(\Controller_inst.temp_buffer[288].sig_676.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[289].sig_675.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[288] ), 
    .D0(\Controller_inst.temp_buffer[289] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[289] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[288] ), 
    .F0(\Controller_inst.temp_buffer[289].sig_675.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[288].sig_676.FeedThruLUT ));
  Controller_inst_SLICE_861 \Controller_inst.SLICE_861 ( 
    .DI1(\Controller_inst.temp_buffer[286].sig_678.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[287].sig_677.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[286] ), 
    .D0(\Controller_inst.temp_buffer[287] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[287] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[286] ), 
    .F0(\Controller_inst.temp_buffer[287].sig_677.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[286].sig_678.FeedThruLUT ));
  Controller_inst_SLICE_863 \Controller_inst.SLICE_863 ( 
    .DI1(\Controller_inst.temp_buffer[284].sig_680.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[285].sig_679.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[284] ), 
    .C0(\Controller_inst.temp_buffer[285] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[285] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[284] ), 
    .F0(\Controller_inst.temp_buffer[285].sig_679.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[284].sig_680.FeedThruLUT ));
  Controller_inst_SLICE_865 \Controller_inst.SLICE_865 ( 
    .DI1(\Controller_inst.temp_buffer[282].sig_682.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[283].sig_681.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[282] ), 
    .C0(\Controller_inst.temp_buffer[283] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[283] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[282] ), 
    .F0(\Controller_inst.temp_buffer[283].sig_681.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[282].sig_682.FeedThruLUT ));
  Controller_inst_SLICE_867 \Controller_inst.SLICE_867 ( 
    .DI1(\Controller_inst.temp_buffer[280].sig_684.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[281].sig_683.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[280] ), 
    .D0(\Controller_inst.temp_buffer[281] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[281] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[280] ), 
    .F0(\Controller_inst.temp_buffer[281].sig_683.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[280].sig_684.FeedThruLUT ));
  Controller_inst_SLICE_869 \Controller_inst.SLICE_869 ( 
    .DI1(\Controller_inst.temp_buffer[278].sig_686.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[279].sig_685.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[278] ), 
    .D0(\Controller_inst.temp_buffer[279] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[279] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[278] ), 
    .F0(\Controller_inst.temp_buffer[279].sig_685.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[278].sig_686.FeedThruLUT ));
  Controller_inst_SLICE_871 \Controller_inst.SLICE_871 ( 
    .DI1(\Controller_inst.temp_buffer[276].sig_688.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[277].sig_687.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[276] ), 
    .D0(\Controller_inst.temp_buffer[277] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[277] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[276] ), 
    .F0(\Controller_inst.temp_buffer[277].sig_687.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[276].sig_688.FeedThruLUT ));
  Controller_inst_SLICE_873 \Controller_inst.SLICE_873 ( 
    .DI1(\Controller_inst.temp_buffer[274].sig_691.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[275].sig_689.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[274] ), 
    .D0(\Controller_inst.temp_buffer[275] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[275] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[274] ), 
    .F0(\Controller_inst.temp_buffer[275].sig_689.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[274].sig_691.FeedThruLUT ));
  Controller_inst_SLICE_874 \Controller_inst.SLICE_874 ( 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_690.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[5] ), .CE(\Controller_inst.n10141 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][5] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_690.FeedThruLUT ));
  Controller_inst_SLICE_876 \Controller_inst.SLICE_876 ( 
    .DI0(\Controller_inst.temp_buffer[273].sig_692.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[273] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[273] ), 
    .F0(\Controller_inst.temp_buffer[273].sig_692.FeedThruLUT ));
  Controller_inst_SLICE_877 \Controller_inst.SLICE_877 ( 
    .DI0(\Controller_inst.temp_buffer[272].sig_693.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[272] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[272] ), 
    .F0(\Controller_inst.temp_buffer[272].sig_693.FeedThruLUT ));
  Controller_inst_SLICE_878 \Controller_inst.SLICE_878 ( 
    .DI1(\Controller_inst.temp_buffer[270].sig_695.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[271].sig_694.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[270] ), 
    .D0(\Controller_inst.temp_buffer[271] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[271] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[270] ), 
    .F0(\Controller_inst.temp_buffer[271].sig_694.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[270].sig_695.FeedThruLUT ));
  Controller_inst_SLICE_880 \Controller_inst.SLICE_880 ( 
    .DI1(\Controller_inst.temp_buffer[268].sig_697.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[269].sig_696.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[268] ), 
    .D0(\Controller_inst.temp_buffer[269] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[269] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[268] ), 
    .F0(\Controller_inst.temp_buffer[269].sig_696.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[268].sig_697.FeedThruLUT ));
  Controller_inst_SLICE_882 \Controller_inst.SLICE_882 ( 
    .DI1(\Controller_inst.temp_buffer[266].sig_699.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[267].sig_698.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[266] ), 
    .D0(\Controller_inst.temp_buffer[267] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[267] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[266] ), 
    .F0(\Controller_inst.temp_buffer[267].sig_698.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[266].sig_699.FeedThruLUT ));
  Controller_inst_SLICE_884 \Controller_inst.SLICE_884 ( 
    .DI1(\Controller_inst.temp_buffer[264].sig_701.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[265].sig_700.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[264] ), 
    .D0(\Controller_inst.temp_buffer[265] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[265] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[264] ), 
    .F0(\Controller_inst.temp_buffer[265].sig_700.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[264].sig_701.FeedThruLUT ));
  Controller_inst_SLICE_886 \Controller_inst.SLICE_886 ( 
    .DI1(\Controller_inst.temp_buffer[262].sig_703.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[263].sig_702.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[262] ), 
    .D0(\Controller_inst.temp_buffer[263] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[263] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[262] ), 
    .F0(\Controller_inst.temp_buffer[263].sig_702.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[262].sig_703.FeedThruLUT ));
  Controller_inst_SLICE_888 \Controller_inst.SLICE_888 ( 
    .DI1(\Controller_inst.temp_buffer[260].sig_705.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[261].sig_704.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[260] ), 
    .D0(\Controller_inst.temp_buffer[261] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[261] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[260] ), 
    .F0(\Controller_inst.temp_buffer[261].sig_704.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[260].sig_705.FeedThruLUT ));
  Controller_inst_SLICE_890 \Controller_inst.SLICE_890 ( 
    .DI1(\Controller_inst.temp_buffer[258].sig_707.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[259].sig_706.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[258] ), 
    .D0(\Controller_inst.temp_buffer[259] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[259] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[258] ), 
    .F0(\Controller_inst.temp_buffer[259].sig_706.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[258].sig_707.FeedThruLUT ));
  Controller_inst_SLICE_892 \Controller_inst.SLICE_892 ( 
    .DI1(\Controller_inst.temp_buffer[256].sig_709.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[257].sig_708.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[256] ), 
    .D0(\Controller_inst.temp_buffer[257] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[257] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[256] ), 
    .F0(\Controller_inst.temp_buffer[257].sig_708.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[256].sig_709.FeedThruLUT ));
  Controller_inst_SLICE_894 \Controller_inst.SLICE_894 ( 
    .DI1(\Controller_inst.temp_buffer[254].sig_711.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[255].sig_710.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[254] ), 
    .D0(\Controller_inst.temp_buffer[255] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[255] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[254] ), 
    .F0(\Controller_inst.temp_buffer[255].sig_710.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[254].sig_711.FeedThruLUT ));
  Controller_inst_SLICE_896 \Controller_inst.SLICE_896 ( 
    .DI1(\Controller_inst.temp_buffer[252].sig_713.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[253].sig_712.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[252] ), 
    .D0(\Controller_inst.temp_buffer[253] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[253] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[252] ), 
    .F0(\Controller_inst.temp_buffer[253].sig_712.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[252].sig_713.FeedThruLUT ));
  Controller_inst_SLICE_898 \Controller_inst.SLICE_898 ( 
    .DI1(\Controller_inst.temp_buffer[250].sig_715.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[251].sig_714.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[250] ), 
    .C0(\Controller_inst.temp_buffer[251] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[251] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[250] ), 
    .F0(\Controller_inst.temp_buffer[251].sig_714.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[250].sig_715.FeedThruLUT ));
  Controller_inst_SLICE_900 \Controller_inst.SLICE_900 ( 
    .DI1(\Controller_inst.temp_buffer[248].sig_717.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[249].sig_716.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[248] ), 
    .D0(\Controller_inst.temp_buffer[249] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[249] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[248] ), 
    .F0(\Controller_inst.temp_buffer[249].sig_716.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[248].sig_717.FeedThruLUT ));
  Controller_inst_SLICE_902 \Controller_inst.SLICE_902 ( 
    .DI1(\Controller_inst.temp_buffer[246].sig_719.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[247].sig_718.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[246] ), 
    .D0(\Controller_inst.temp_buffer[247] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[247] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[246] ), 
    .F0(\Controller_inst.temp_buffer[247].sig_718.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[246].sig_719.FeedThruLUT ));
  Controller_inst_SLICE_904 \Controller_inst.SLICE_904 ( 
    .DI1(\Controller_inst.temp_buffer[244].sig_721.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[245].sig_720.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[244] ), 
    .D0(\Controller_inst.temp_buffer[245] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[245] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[244] ), 
    .F0(\Controller_inst.temp_buffer[245].sig_720.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[244].sig_721.FeedThruLUT ));
  Controller_inst_SLICE_906 \Controller_inst.SLICE_906 ( 
    .DI1(\Controller_inst.temp_buffer[242].sig_723.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[243].sig_722.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[242] ), 
    .D0(\Controller_inst.temp_buffer[243] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[243] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[242] ), 
    .F0(\Controller_inst.temp_buffer[243].sig_722.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[242].sig_723.FeedThruLUT ));
  Controller_inst_SLICE_908 \Controller_inst.SLICE_908 ( 
    .DI1(\Controller_inst.temp_buffer[240].sig_725.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[241].sig_724.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[240] ), 
    .D0(\Controller_inst.temp_buffer[241] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[241] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[240] ), 
    .F0(\Controller_inst.temp_buffer[241].sig_724.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[240].sig_725.FeedThruLUT ));
  Controller_inst_SLICE_910 \Controller_inst.SLICE_910 ( 
    .DI1(\Controller_inst.temp_buffer[238].sig_727.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[239].sig_726.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[238] ), 
    .D0(\Controller_inst.temp_buffer[239] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[239] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[238] ), 
    .F0(\Controller_inst.temp_buffer[239].sig_726.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[238].sig_727.FeedThruLUT ));
  Controller_inst_SLICE_912 \Controller_inst.SLICE_912 ( 
    .DI1(\Controller_inst.temp_buffer[236].sig_729.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[237].sig_728.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[236] ), 
    .B0(\Controller_inst.temp_buffer[237] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[237] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[236] ), 
    .F0(\Controller_inst.temp_buffer[237].sig_728.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[236].sig_729.FeedThruLUT ));
  Controller_inst_SLICE_914 \Controller_inst.SLICE_914 ( 
    .DI1(\Controller_inst.temp_buffer[234].sig_731.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[235].sig_730.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[234] ), 
    .D0(\Controller_inst.temp_buffer[235] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[235] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[234] ), 
    .F0(\Controller_inst.temp_buffer[235].sig_730.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[234].sig_731.FeedThruLUT ));
  Controller_inst_SLICE_916 \Controller_inst.SLICE_916 ( 
    .DI1(\Controller_inst.temp_buffer[232].sig_733.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[233].sig_732.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[232] ), 
    .D0(\Controller_inst.temp_buffer[233] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[233] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[232] ), 
    .F0(\Controller_inst.temp_buffer[233].sig_732.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[232].sig_733.FeedThruLUT ));
  Controller_inst_SLICE_918 \Controller_inst.SLICE_918 ( 
    .DI1(\Controller_inst.temp_buffer[230].sig_735.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[231].sig_734.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[230] ), 
    .D0(\Controller_inst.temp_buffer[231] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[231] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[230] ), 
    .F0(\Controller_inst.temp_buffer[231].sig_734.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[230].sig_735.FeedThruLUT ));
  Controller_inst_SLICE_920 \Controller_inst.SLICE_920 ( 
    .DI1(\Controller_inst.temp_buffer[228].sig_737.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[229].sig_736.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[228] ), 
    .D0(\Controller_inst.temp_buffer[229] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[229] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[228] ), 
    .F0(\Controller_inst.temp_buffer[229].sig_736.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[228].sig_737.FeedThruLUT ));
  Controller_inst_SLICE_922 \Controller_inst.SLICE_922 ( 
    .DI1(\Controller_inst.temp_buffer[226].sig_739.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[227].sig_738.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[226] ), 
    .C0(\Controller_inst.temp_buffer[227] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[227] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[226] ), 
    .F0(\Controller_inst.temp_buffer[227].sig_738.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[226].sig_739.FeedThruLUT ));
  Controller_inst_SLICE_924 \Controller_inst.SLICE_924 ( 
    .DI1(\Controller_inst.temp_buffer[224].sig_741.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[225].sig_740.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[224] ), 
    .D0(\Controller_inst.temp_buffer[225] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[225] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[224] ), 
    .F0(\Controller_inst.temp_buffer[225].sig_740.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[224].sig_741.FeedThruLUT ));
  Controller_inst_SLICE_926 \Controller_inst.SLICE_926 ( 
    .DI1(\Controller_inst.temp_buffer[222].sig_743.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[223].sig_742.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[222] ), 
    .D0(\Controller_inst.temp_buffer[223] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[223] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[222] ), 
    .F0(\Controller_inst.temp_buffer[223].sig_742.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[222].sig_743.FeedThruLUT ));
  Controller_inst_SLICE_928 \Controller_inst.SLICE_928 ( 
    .DI1(\Controller_inst.temp_buffer[220].sig_745.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[221].sig_744.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[220] ), 
    .D0(\Controller_inst.temp_buffer[221] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[221] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[220] ), 
    .F0(\Controller_inst.temp_buffer[221].sig_744.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[220].sig_745.FeedThruLUT ));
  Controller_inst_SLICE_930 \Controller_inst.SLICE_930 ( 
    .DI1(\Controller_inst.temp_buffer[218].sig_747.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[219].sig_746.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[218] ), 
    .D0(\Controller_inst.temp_buffer[219] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[219] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[218] ), 
    .F0(\Controller_inst.temp_buffer[219].sig_746.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[218].sig_747.FeedThruLUT ));
  Controller_inst_SLICE_932 \Controller_inst.SLICE_932 ( 
    .DI1(\Controller_inst.temp_buffer[216].sig_749.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[217].sig_748.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[216] ), 
    .D0(\Controller_inst.temp_buffer[217] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[217] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[216] ), 
    .F0(\Controller_inst.temp_buffer[217].sig_748.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[216].sig_749.FeedThruLUT ));
  Controller_inst_SLICE_934 \Controller_inst.SLICE_934 ( 
    .DI1(\Controller_inst.temp_buffer[214].sig_751.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[215].sig_750.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[214] ), 
    .D0(\Controller_inst.temp_buffer[215] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[215] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[214] ), 
    .F0(\Controller_inst.temp_buffer[215].sig_750.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[214].sig_751.FeedThruLUT ));
  Controller_inst_SLICE_936 \Controller_inst.SLICE_936 ( 
    .DI1(\Controller_inst.temp_buffer[212].sig_753.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[213].sig_752.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[212] ), 
    .D0(\Controller_inst.temp_buffer[213] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[213] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[212] ), 
    .F0(\Controller_inst.temp_buffer[213].sig_752.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[212].sig_753.FeedThruLUT ));
  Controller_inst_SLICE_938 \Controller_inst.SLICE_938 ( 
    .DI1(\Controller_inst.temp_buffer[210].sig_755.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[211].sig_754.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[210] ), 
    .C0(\Controller_inst.temp_buffer[211] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[211] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[210] ), 
    .F0(\Controller_inst.temp_buffer[211].sig_754.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[210].sig_755.FeedThruLUT ));
  Controller_inst_SLICE_940 \Controller_inst.SLICE_940 ( 
    .DI1(\Controller_inst.temp_buffer[208].sig_757.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[209].sig_756.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[208] ), 
    .D0(\Controller_inst.temp_buffer[209] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[209] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[208] ), 
    .F0(\Controller_inst.temp_buffer[209].sig_756.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[208].sig_757.FeedThruLUT ));
  Controller_inst_SLICE_942 \Controller_inst.SLICE_942 ( 
    .DI1(\Controller_inst.temp_buffer[206].sig_759.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[207].sig_758.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[206] ), 
    .D0(\Controller_inst.temp_buffer[207] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[207] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[206] ), 
    .F0(\Controller_inst.temp_buffer[207].sig_758.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[206].sig_759.FeedThruLUT ));
  Controller_inst_SLICE_944 \Controller_inst.SLICE_944 ( 
    .DI1(\Controller_inst.temp_buffer[204].sig_761.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[205].sig_760.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[204] ), 
    .D0(\Controller_inst.temp_buffer[205] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[205] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[204] ), 
    .F0(\Controller_inst.temp_buffer[205].sig_760.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[204].sig_761.FeedThruLUT ));
  Controller_inst_SLICE_946 \Controller_inst.SLICE_946 ( 
    .DI1(\Controller_inst.temp_buffer[202].sig_763.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[203].sig_762.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[202] ), 
    .D0(\Controller_inst.temp_buffer[203] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[203] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[202] ), 
    .F0(\Controller_inst.temp_buffer[203].sig_762.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[202].sig_763.FeedThruLUT ));
  Controller_inst_SLICE_948 \Controller_inst.SLICE_948 ( 
    .DI1(\Controller_inst.temp_buffer[200].sig_765.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[201].sig_764.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[200] ), 
    .D0(\Controller_inst.temp_buffer[201] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[201] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[200] ), 
    .F0(\Controller_inst.temp_buffer[201].sig_764.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[200].sig_765.FeedThruLUT ));
  Controller_inst_SLICE_950 \Controller_inst.SLICE_950 ( 
    .DI1(\Controller_inst.temp_buffer[198].sig_767.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[199].sig_766.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[198] ), 
    .C0(\Controller_inst.temp_buffer[199] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[199] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[198] ), 
    .F0(\Controller_inst.temp_buffer[199].sig_766.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[198].sig_767.FeedThruLUT ));
  Controller_inst_SLICE_952 \Controller_inst.SLICE_952 ( 
    .DI1(\Controller_inst.temp_buffer[196].sig_769.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[197].sig_768.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[196] ), 
    .D0(\Controller_inst.temp_buffer[197] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[197] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[196] ), 
    .F0(\Controller_inst.temp_buffer[197].sig_768.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[196].sig_769.FeedThruLUT ));
  Controller_inst_SLICE_954 \Controller_inst.SLICE_954 ( 
    .DI1(\Controller_inst.temp_buffer[194].sig_771.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[195].sig_770.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[194] ), 
    .D0(\Controller_inst.temp_buffer[195] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[195] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[194] ), 
    .F0(\Controller_inst.temp_buffer[195].sig_770.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[194].sig_771.FeedThruLUT ));
  Controller_inst_SLICE_956 \Controller_inst.SLICE_956 ( 
    .DI1(\Controller_inst.temp_buffer[192].sig_773.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[193].sig_772.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[192] ), 
    .D0(\Controller_inst.temp_buffer[193] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[193] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[192] ), 
    .F0(\Controller_inst.temp_buffer[193].sig_772.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[192].sig_773.FeedThruLUT ));
  Controller_inst_SLICE_958 \Controller_inst.SLICE_958 ( 
    .DI1(\Controller_inst.temp_buffer[190].sig_775.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[191].sig_774.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[190] ), 
    .D0(\Controller_inst.temp_buffer[191] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[191] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[190] ), 
    .F0(\Controller_inst.temp_buffer[191].sig_774.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[190].sig_775.FeedThruLUT ));
  Controller_inst_SLICE_960 \Controller_inst.SLICE_960 ( 
    .DI1(\Controller_inst.temp_buffer[188].sig_777.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[189].sig_776.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[188] ), 
    .D0(\Controller_inst.temp_buffer[189] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[189] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[188] ), 
    .F0(\Controller_inst.temp_buffer[189].sig_776.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[188].sig_777.FeedThruLUT ));
  Controller_inst_SLICE_962 \Controller_inst.SLICE_962 ( 
    .DI1(\Controller_inst.temp_buffer[186].sig_779.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[187].sig_778.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[186] ), 
    .D0(\Controller_inst.temp_buffer[187] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[187] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[186] ), 
    .F0(\Controller_inst.temp_buffer[187].sig_778.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[186].sig_779.FeedThruLUT ));
  Controller_inst_SLICE_964 \Controller_inst.SLICE_964 ( 
    .DI1(\Controller_inst.temp_buffer[184].sig_781.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[185].sig_780.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[184] ), 
    .D0(\Controller_inst.temp_buffer[185] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[185] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[184] ), 
    .F0(\Controller_inst.temp_buffer[185].sig_780.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[184].sig_781.FeedThruLUT ));
  Controller_inst_SLICE_966 \Controller_inst.SLICE_966 ( 
    .DI1(\Controller_inst.temp_buffer[182].sig_783.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[183].sig_782.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[182] ), 
    .D0(\Controller_inst.temp_buffer[183] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[183] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[182] ), 
    .F0(\Controller_inst.temp_buffer[183].sig_782.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[182].sig_783.FeedThruLUT ));
  Controller_inst_SLICE_968 \Controller_inst.SLICE_968 ( 
    .DI1(\Controller_inst.temp_buffer[180].sig_785.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[181].sig_784.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[180] ), 
    .D0(\Controller_inst.temp_buffer[181] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[181] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[180] ), 
    .F0(\Controller_inst.temp_buffer[181].sig_784.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[180].sig_785.FeedThruLUT ));
  Controller_inst_SLICE_970 \Controller_inst.SLICE_970 ( 
    .DI1(\Controller_inst.temp_buffer[178].sig_787.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[179].sig_786.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[178] ), 
    .D0(\Controller_inst.temp_buffer[179] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[179] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[178] ), 
    .F0(\Controller_inst.temp_buffer[179].sig_786.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[178].sig_787.FeedThruLUT ));
  Controller_inst_SLICE_972 \Controller_inst.SLICE_972 ( 
    .DI1(\Controller_inst.temp_buffer[176].sig_789.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[177].sig_788.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[176] ), 
    .D0(\Controller_inst.temp_buffer[177] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[177] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[176] ), 
    .F0(\Controller_inst.temp_buffer[177].sig_788.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[176].sig_789.FeedThruLUT ));
  Controller_inst_SLICE_974 \Controller_inst.SLICE_974 ( 
    .DI1(\Controller_inst.temp_buffer[174].sig_791.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[175].sig_790.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[174] ), 
    .D0(\Controller_inst.temp_buffer[175] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[175] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[174] ), 
    .F0(\Controller_inst.temp_buffer[175].sig_790.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[174].sig_791.FeedThruLUT ));
  Controller_inst_SLICE_976 \Controller_inst.SLICE_976 ( 
    .DI1(\Controller_inst.temp_buffer[172].sig_793.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[173].sig_792.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[172] ), 
    .D0(\Controller_inst.temp_buffer[173] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[173] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[172] ), 
    .F0(\Controller_inst.temp_buffer[173].sig_792.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[172].sig_793.FeedThruLUT ));
  Controller_inst_SLICE_978 \Controller_inst.SLICE_978 ( 
    .DI1(\Controller_inst.temp_buffer[170].sig_795.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[171].sig_794.FeedThruLUT ), 
    .B1(\Controller_inst.temp_buffer[170] ), 
    .D0(\Controller_inst.temp_buffer[171] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[171] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[170] ), 
    .F0(\Controller_inst.temp_buffer[171].sig_794.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[170].sig_795.FeedThruLUT ));
  Controller_inst_SLICE_980 \Controller_inst.SLICE_980 ( 
    .DI1(\Controller_inst.temp_buffer[168].sig_797.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[169].sig_796.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[168] ), 
    .D0(\Controller_inst.temp_buffer[169] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[169] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[168] ), 
    .F0(\Controller_inst.temp_buffer[169].sig_796.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[168].sig_797.FeedThruLUT ));
  Controller_inst_SLICE_982 \Controller_inst.SLICE_982 ( 
    .DI1(\Controller_inst.temp_buffer[166].sig_799.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[167].sig_798.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[166] ), 
    .D0(\Controller_inst.temp_buffer[167] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[167] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[166] ), 
    .F0(\Controller_inst.temp_buffer[167].sig_798.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[166].sig_799.FeedThruLUT ));
  Controller_inst_SLICE_984 \Controller_inst.SLICE_984 ( 
    .DI1(\Controller_inst.temp_buffer[164].sig_801.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[165].sig_800.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[164] ), 
    .D0(\Controller_inst.temp_buffer[165] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[165] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[164] ), 
    .F0(\Controller_inst.temp_buffer[165].sig_800.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[164].sig_801.FeedThruLUT ));
  Controller_inst_SLICE_986 \Controller_inst.SLICE_986 ( 
    .DI1(\Controller_inst.temp_buffer[162].sig_803.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[163].sig_802.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[162] ), 
    .D0(\Controller_inst.temp_buffer[163] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[163] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[162] ), 
    .F0(\Controller_inst.temp_buffer[163].sig_802.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[162].sig_803.FeedThruLUT ));
  Controller_inst_SLICE_988 \Controller_inst.SLICE_988 ( 
    .DI1(\Controller_inst.temp_buffer[160].sig_805.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[161].sig_804.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[160] ), 
    .D0(\Controller_inst.temp_buffer[161] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[161] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[160] ), 
    .F0(\Controller_inst.temp_buffer[161].sig_804.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[160].sig_805.FeedThruLUT ));
  Controller_inst_SLICE_990 \Controller_inst.SLICE_990 ( 
    .DI1(\Controller_inst.temp_buffer[158].sig_807.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[159].sig_806.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[158] ), 
    .D0(\Controller_inst.temp_buffer[159] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[159] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[158] ), 
    .F0(\Controller_inst.temp_buffer[159].sig_806.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[158].sig_807.FeedThruLUT ));
  Controller_inst_SLICE_992 \Controller_inst.SLICE_992 ( 
    .DI1(\Controller_inst.temp_buffer[156].sig_809.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[157].sig_808.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[156] ), 
    .D0(\Controller_inst.temp_buffer[157] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[157] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[156] ), 
    .F0(\Controller_inst.temp_buffer[157].sig_808.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[156].sig_809.FeedThruLUT ));
  Controller_inst_SLICE_994 \Controller_inst.SLICE_994 ( 
    .DI1(\Controller_inst.temp_buffer[154].sig_811.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[155].sig_810.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[154] ), 
    .D0(\Controller_inst.temp_buffer[155] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[155] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[154] ), 
    .F0(\Controller_inst.temp_buffer[155].sig_810.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[154].sig_811.FeedThruLUT ));
  Controller_inst_SLICE_996 \Controller_inst.SLICE_996 ( 
    .DI1(\Controller_inst.temp_buffer[152].sig_813.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[153].sig_812.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[152] ), 
    .D0(\Controller_inst.temp_buffer[153] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[153] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[152] ), 
    .F0(\Controller_inst.temp_buffer[153].sig_812.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[152].sig_813.FeedThruLUT ));
  Controller_inst_SLICE_998 \Controller_inst.SLICE_998 ( 
    .DI1(\Controller_inst.temp_buffer[150].sig_815.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[151].sig_814.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[150] ), 
    .D0(\Controller_inst.temp_buffer[151] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[151] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[150] ), 
    .F0(\Controller_inst.temp_buffer[151].sig_814.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[150].sig_815.FeedThruLUT ));
  Controller_inst_SLICE_1000 \Controller_inst.SLICE_1000 ( 
    .DI1(\Controller_inst.temp_buffer[148].sig_817.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[149].sig_816.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[148] ), 
    .D0(\Controller_inst.temp_buffer[149] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[149] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[148] ), 
    .F0(\Controller_inst.temp_buffer[149].sig_816.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[148].sig_817.FeedThruLUT ));
  Controller_inst_SLICE_1002 \Controller_inst.SLICE_1002 ( 
    .DI1(\Controller_inst.temp_buffer[146].sig_819.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[147].sig_818.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[146] ), 
    .C0(\Controller_inst.temp_buffer[147] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[147] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[146] ), 
    .F0(\Controller_inst.temp_buffer[147].sig_818.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[146].sig_819.FeedThruLUT ));
  Controller_inst_SLICE_1004 \Controller_inst.SLICE_1004 ( 
    .DI1(\Controller_inst.temp_buffer[144].sig_821.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[145].sig_820.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[144] ), 
    .D0(\Controller_inst.temp_buffer[145] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[145] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[144] ), 
    .F0(\Controller_inst.temp_buffer[145].sig_820.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[144].sig_821.FeedThruLUT ));
  Controller_inst_SLICE_1006 \Controller_inst.SLICE_1006 ( 
    .DI1(\Controller_inst.temp_buffer[142].sig_823.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[143].sig_822.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[142] ), 
    .D0(\Controller_inst.temp_buffer[143] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[143] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[142] ), 
    .F0(\Controller_inst.temp_buffer[143].sig_822.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[142].sig_823.FeedThruLUT ));
  Controller_inst_SLICE_1008 \Controller_inst.SLICE_1008 ( 
    .DI1(\Controller_inst.temp_buffer[140].sig_825.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[141].sig_824.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[140] ), 
    .D0(\Controller_inst.temp_buffer[141] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[141] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[140] ), 
    .F0(\Controller_inst.temp_buffer[141].sig_824.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[140].sig_825.FeedThruLUT ));
  Controller_inst_SLICE_1010 \Controller_inst.SLICE_1010 ( 
    .DI1(\Controller_inst.temp_buffer[138].sig_827.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[139].sig_826.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[138] ), 
    .D0(\Controller_inst.temp_buffer[139] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[139] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[138] ), 
    .F0(\Controller_inst.temp_buffer[139].sig_826.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[138].sig_827.FeedThruLUT ));
  Controller_inst_SLICE_1012 \Controller_inst.SLICE_1012 ( 
    .DI1(\Controller_inst.temp_buffer[136].sig_829.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[137].sig_828.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[136] ), 
    .D0(\Controller_inst.temp_buffer[137] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[137] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[136] ), 
    .F0(\Controller_inst.temp_buffer[137].sig_828.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[136].sig_829.FeedThruLUT ));
  Controller_inst_SLICE_1014 \Controller_inst.SLICE_1014 ( 
    .DI1(\Controller_inst.temp_buffer[134].sig_831.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[135].sig_830.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[134] ), 
    .C0(\Controller_inst.temp_buffer[135] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[135] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[134] ), 
    .F0(\Controller_inst.temp_buffer[135].sig_830.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[134].sig_831.FeedThruLUT ));
  Controller_inst_SLICE_1016 \Controller_inst.SLICE_1016 ( 
    .DI1(\Controller_inst.temp_buffer[132].sig_833.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[133].sig_832.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[132] ), 
    .D0(\Controller_inst.temp_buffer[133] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[133] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[132] ), 
    .F0(\Controller_inst.temp_buffer[133].sig_832.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[132].sig_833.FeedThruLUT ));
  Controller_inst_SLICE_1018 \Controller_inst.SLICE_1018 ( 
    .DI1(\Controller_inst.temp_buffer[130].sig_835.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[131].sig_834.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[130] ), 
    .D0(\Controller_inst.temp_buffer[131] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[131] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[130] ), 
    .F0(\Controller_inst.temp_buffer[131].sig_834.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[130].sig_835.FeedThruLUT ));
  Controller_inst_SLICE_1020 \Controller_inst.SLICE_1020 ( 
    .DI1(\Controller_inst.temp_buffer[128].sig_837.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[129].sig_836.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[128] ), 
    .C0(\Controller_inst.temp_buffer[129] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[129] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[128] ), 
    .F0(\Controller_inst.temp_buffer[129].sig_836.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[128].sig_837.FeedThruLUT ));
  Controller_inst_SLICE_1022 \Controller_inst.SLICE_1022 ( 
    .DI1(\Controller_inst.temp_buffer[126].sig_839.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[127].sig_838.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[126] ), 
    .D0(\Controller_inst.temp_buffer[127] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[127] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[126] ), 
    .F0(\Controller_inst.temp_buffer[127].sig_838.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[126].sig_839.FeedThruLUT ));
  Controller_inst_SLICE_1024 \Controller_inst.SLICE_1024 ( 
    .DI1(\Controller_inst.temp_buffer[124].sig_841.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[125].sig_840.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[124] ), 
    .D0(\Controller_inst.temp_buffer[125] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[125] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[124] ), 
    .F0(\Controller_inst.temp_buffer[125].sig_840.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[124].sig_841.FeedThruLUT ));
  Controller_inst_SLICE_1026 \Controller_inst.SLICE_1026 ( 
    .DI1(\Controller_inst.temp_buffer[122].sig_843.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[123].sig_842.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[122] ), 
    .D0(\Controller_inst.temp_buffer[123] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[123] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[122] ), 
    .F0(\Controller_inst.temp_buffer[123].sig_842.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[122].sig_843.FeedThruLUT ));
  Controller_inst_SLICE_1028 \Controller_inst.SLICE_1028 ( 
    .DI1(\Controller_inst.temp_buffer[120].sig_845.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[121].sig_844.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[120] ), 
    .D0(\Controller_inst.temp_buffer[121] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[121] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[120] ), 
    .F0(\Controller_inst.temp_buffer[121].sig_844.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[120].sig_845.FeedThruLUT ));
  Controller_inst_SLICE_1030 \Controller_inst.SLICE_1030 ( 
    .DI0(\Controller_inst.temp_buffer[119].sig_846.FeedThruLUT ), 
    .C0(\Controller_inst.temp_buffer[119] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[119] ), 
    .F0(\Controller_inst.temp_buffer[119].sig_846.FeedThruLUT ));
  Controller_inst_SLICE_1031 \Controller_inst.SLICE_1031 ( 
    .DI1(\Controller_inst.temp_buffer[117].sig_848.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[118].sig_847.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[117] ), 
    .D0(\Controller_inst.temp_buffer[118] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[118] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[117] ), 
    .F0(\Controller_inst.temp_buffer[118].sig_847.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[117].sig_848.FeedThruLUT ));
  Controller_inst_SLICE_1033 \Controller_inst.SLICE_1033 ( 
    .DI1(\Controller_inst.temp_buffer[115].sig_850.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[116].sig_849.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[115] ), 
    .C0(\Controller_inst.temp_buffer[116] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[116] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[115] ), 
    .F0(\Controller_inst.temp_buffer[116].sig_849.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[115].sig_850.FeedThruLUT ));
  Controller_inst_SLICE_1035 \Controller_inst.SLICE_1035 ( 
    .DI1(\Controller_inst.temp_buffer[113].sig_852.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[114].sig_851.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[113] ), 
    .D0(\Controller_inst.temp_buffer[114] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[114] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[113] ), 
    .F0(\Controller_inst.temp_buffer[114].sig_851.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[113].sig_852.FeedThruLUT ));
  Controller_inst_SLICE_1037 \Controller_inst.SLICE_1037 ( 
    .DI1(\Controller_inst.temp_buffer[111].sig_854.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[112].sig_853.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[111] ), 
    .D0(\Controller_inst.temp_buffer[112] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[112] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[111] ), 
    .F0(\Controller_inst.temp_buffer[112].sig_853.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[111].sig_854.FeedThruLUT ));
  Controller_inst_SLICE_1039 \Controller_inst.SLICE_1039 ( 
    .DI1(\Controller_inst.temp_buffer[109].sig_856.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[110].sig_855.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[109] ), 
    .D0(\Controller_inst.temp_buffer[110] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[110] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[109] ), 
    .F0(\Controller_inst.temp_buffer[110].sig_855.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[109].sig_856.FeedThruLUT ));
  Controller_inst_SLICE_1041 \Controller_inst.SLICE_1041 ( 
    .DI1(\Controller_inst.temp_buffer[107].sig_858.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[108].sig_857.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[107] ), 
    .D0(\Controller_inst.temp_buffer[108] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[108] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[107] ), 
    .F0(\Controller_inst.temp_buffer[108].sig_857.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[107].sig_858.FeedThruLUT ));
  Controller_inst_SLICE_1043 \Controller_inst.SLICE_1043 ( 
    .DI1(\Controller_inst.temp_buffer[105].sig_860.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[106].sig_859.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[105] ), 
    .C0(\Controller_inst.temp_buffer[106] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[106] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[105] ), 
    .F0(\Controller_inst.temp_buffer[106].sig_859.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[105].sig_860.FeedThruLUT ));
  Controller_inst_SLICE_1045 \Controller_inst.SLICE_1045 ( 
    .DI1(\Controller_inst.temp_buffer[103].sig_862.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[104].sig_861.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[103] ), 
    .D0(\Controller_inst.temp_buffer[104] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[104] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[103] ), 
    .F0(\Controller_inst.temp_buffer[104].sig_861.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[103].sig_862.FeedThruLUT ));
  Controller_inst_SLICE_1047 \Controller_inst.SLICE_1047 ( 
    .DI1(\Controller_inst.temp_buffer[101].sig_864.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[102].sig_863.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[101] ), 
    .D0(\Controller_inst.temp_buffer[102] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[102] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[101] ), 
    .F0(\Controller_inst.temp_buffer[102].sig_863.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[101].sig_864.FeedThruLUT ));
  Controller_inst_SLICE_1049 \Controller_inst.SLICE_1049 ( 
    .DI1(\Controller_inst.temp_buffer[99].sig_866.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[100].sig_865.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[99] ), 
    .D0(\Controller_inst.temp_buffer[100] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[100] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[99] ), 
    .F0(\Controller_inst.temp_buffer[100].sig_865.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[99].sig_866.FeedThruLUT ));
  Controller_inst_SLICE_1051 \Controller_inst.SLICE_1051 ( 
    .DI1(\Controller_inst.temp_buffer[97].sig_868.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[98].sig_867.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[97] ), 
    .D0(\Controller_inst.temp_buffer[98] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[98] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[97] ), 
    .F0(\Controller_inst.temp_buffer[98].sig_867.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[97].sig_868.FeedThruLUT ));
  Controller_inst_SLICE_1053 \Controller_inst.SLICE_1053 ( 
    .DI1(\Controller_inst.temp_buffer[95].sig_870.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[96].sig_869.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[95] ), 
    .D0(\Controller_inst.temp_buffer[96] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[96] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[95] ), 
    .F0(\Controller_inst.temp_buffer[96].sig_869.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[95].sig_870.FeedThruLUT ));
  Controller_inst_SLICE_1055 \Controller_inst.SLICE_1055 ( 
    .DI1(\Controller_inst.temp_buffer[93].sig_872.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[94].sig_871.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[93] ), 
    .D0(\Controller_inst.temp_buffer[94] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[94] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[93] ), 
    .F0(\Controller_inst.temp_buffer[94].sig_871.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[93].sig_872.FeedThruLUT ));
  Controller_inst_SLICE_1057 \Controller_inst.SLICE_1057 ( 
    .DI1(\Controller_inst.temp_buffer[91].sig_874.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[92].sig_873.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[91] ), 
    .D0(\Controller_inst.temp_buffer[92] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[92] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[91] ), 
    .F0(\Controller_inst.temp_buffer[92].sig_873.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[91].sig_874.FeedThruLUT ));
  Controller_inst_SLICE_1059 \Controller_inst.SLICE_1059 ( 
    .DI1(\Controller_inst.temp_buffer[89].sig_876.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[90].sig_875.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[89] ), 
    .D0(\Controller_inst.temp_buffer[90] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[90] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[89] ), 
    .F0(\Controller_inst.temp_buffer[90].sig_875.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[89].sig_876.FeedThruLUT ));
  Controller_inst_SLICE_1061 \Controller_inst.SLICE_1061 ( 
    .DI1(\Controller_inst.temp_buffer[87].sig_878.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[88].sig_877.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[87] ), 
    .D0(\Controller_inst.temp_buffer[88] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[88] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[87] ), 
    .F0(\Controller_inst.temp_buffer[88].sig_877.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[87].sig_878.FeedThruLUT ));
  Controller_inst_SLICE_1063 \Controller_inst.SLICE_1063 ( 
    .DI1(\Controller_inst.temp_buffer[85].sig_880.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[86].sig_879.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[85] ), 
    .D0(\Controller_inst.temp_buffer[86] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[86] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[85] ), 
    .F0(\Controller_inst.temp_buffer[86].sig_879.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[85].sig_880.FeedThruLUT ));
  Controller_inst_SLICE_1065 \Controller_inst.SLICE_1065 ( 
    .DI1(\Controller_inst.temp_buffer[83].sig_882.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[84].sig_881.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[83] ), 
    .D0(\Controller_inst.temp_buffer[84] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[84] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[83] ), 
    .F0(\Controller_inst.temp_buffer[84].sig_881.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[83].sig_882.FeedThruLUT ));
  Controller_inst_SLICE_1067 \Controller_inst.SLICE_1067 ( 
    .DI1(\Controller_inst.temp_buffer[81].sig_884.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[82].sig_883.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[81] ), 
    .D0(\Controller_inst.temp_buffer[82] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[82] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[81] ), 
    .F0(\Controller_inst.temp_buffer[82].sig_883.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[81].sig_884.FeedThruLUT ));
  Controller_inst_SLICE_1069 \Controller_inst.SLICE_1069 ( 
    .DI1(\Controller_inst.temp_buffer[79].sig_886.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[80].sig_885.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[79] ), 
    .D0(\Controller_inst.temp_buffer[80] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[80] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[79] ), 
    .F0(\Controller_inst.temp_buffer[80].sig_885.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[79].sig_886.FeedThruLUT ));
  Controller_inst_SLICE_1071 \Controller_inst.SLICE_1071 ( 
    .DI1(\Controller_inst.temp_buffer[77].sig_888.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[78].sig_887.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[77] ), 
    .D0(\Controller_inst.temp_buffer[78] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[78] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[77] ), 
    .F0(\Controller_inst.temp_buffer[78].sig_887.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[77].sig_888.FeedThruLUT ));
  Controller_inst_SLICE_1073 \Controller_inst.SLICE_1073 ( 
    .DI1(\Controller_inst.temp_buffer[75].sig_890.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[76].sig_889.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[75] ), 
    .D0(\Controller_inst.temp_buffer[76] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[76] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[75] ), 
    .F0(\Controller_inst.temp_buffer[76].sig_889.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[75].sig_890.FeedThruLUT ));
  Controller_inst_SLICE_1075 \Controller_inst.SLICE_1075 ( 
    .DI1(\Controller_inst.temp_buffer[73].sig_892.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[74].sig_891.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[73] ), 
    .D0(\Controller_inst.temp_buffer[74] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[74] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[73] ), 
    .F0(\Controller_inst.temp_buffer[74].sig_891.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[73].sig_892.FeedThruLUT ));
  Controller_inst_SLICE_1077 \Controller_inst.SLICE_1077 ( 
    .DI1(\Controller_inst.temp_buffer[71].sig_895.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[72].sig_893.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[71] ), 
    .D0(\Controller_inst.temp_buffer[72] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[72] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[71] ), 
    .F0(\Controller_inst.temp_buffer[72].sig_893.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[71].sig_895.FeedThruLUT ));
  Controller_inst_SLICE_1080 \Controller_inst.SLICE_1080 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_898.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_896.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[2] ), .C0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10141 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][3] ), 
    .Q1(\Controller_inst.temp_array[4][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_896.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_898.FeedThruLUT ));
  Controller_inst_SLICE_1081 \Controller_inst.SLICE_1081 ( 
    .DI1(\Controller_inst.temp_buffer[69].sig_899.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[70].sig_897.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[69] ), 
    .D0(\Controller_inst.temp_buffer[70] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[70] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[69] ), 
    .F0(\Controller_inst.temp_buffer[70].sig_897.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[69].sig_899.FeedThruLUT ));
  Controller_inst_SLICE_1084 \Controller_inst.SLICE_1084 ( 
    .DI1(\Controller_inst.temp_buffer[59].sig_910.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[68].sig_900.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[59] ), 
    .D0(\Controller_inst.temp_buffer[68] ), .CE(\Controller_inst.n10135 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[68] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[59] ), 
    .F0(\Controller_inst.temp_buffer[68].sig_900.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[59].sig_910.FeedThruLUT ));
  Controller_inst_SLICE_1085 \Controller_inst.SLICE_1085 ( 
    .DI1(\Controller_inst.temp_buffer[66].sig_902.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[67].sig_901.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[66] ), 
    .D0(\Controller_inst.temp_buffer[67] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[67] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[66] ), 
    .F0(\Controller_inst.temp_buffer[67].sig_901.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[66].sig_902.FeedThruLUT ));
  Controller_inst_SLICE_1087 \Controller_inst.SLICE_1087 ( 
    .DI1(\Controller_inst.temp_buffer[64].sig_904.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[65].sig_903.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[64] ), 
    .D0(\Controller_inst.temp_buffer[65] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[65] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[64] ), 
    .F0(\Controller_inst.temp_buffer[65].sig_903.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[64].sig_904.FeedThruLUT ));
  Controller_inst_SLICE_1089 \Controller_inst.SLICE_1089 ( 
    .DI1(\Controller_inst.temp_buffer[62].sig_906.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[63].sig_905.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[62] ), 
    .D0(\Controller_inst.temp_buffer[63] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[63] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[62] ), 
    .F0(\Controller_inst.temp_buffer[63].sig_905.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[62].sig_906.FeedThruLUT ));
  Controller_inst_SLICE_1091 \Controller_inst.SLICE_1091 ( 
    .DI1(\Controller_inst.temp_buffer[60].sig_909.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[61].sig_907.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[60] ), 
    .D0(\Controller_inst.temp_buffer[61] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[61] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[60] ), 
    .F0(\Controller_inst.temp_buffer[61].sig_907.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[60].sig_909.FeedThruLUT ));
  Controller_inst_SLICE_1092 \Controller_inst.SLICE_1092 ( 
    .DI0(\Controller_inst.int_FIFO_Q[1].sig_908.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[1] ), .CE(\Controller_inst.n10141 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[1].sig_908.FeedThruLUT ));
  Controller_inst_SLICE_1095 \Controller_inst.SLICE_1095 ( 
    .DI1(\Controller_inst.temp_buffer[57].sig_912.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[58].sig_911.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[57] ), 
    .D0(\Controller_inst.temp_buffer[58] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[58] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[57] ), 
    .F0(\Controller_inst.temp_buffer[58].sig_911.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[57].sig_912.FeedThruLUT ));
  Controller_inst_SLICE_1097 \Controller_inst.SLICE_1097 ( 
    .DI1(\Controller_inst.temp_buffer[55].sig_914.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[56].sig_913.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[55] ), 
    .D0(\Controller_inst.temp_buffer[56] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[56] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[55] ), 
    .F0(\Controller_inst.temp_buffer[56].sig_913.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[55].sig_914.FeedThruLUT ));
  Controller_inst_SLICE_1099 \Controller_inst.SLICE_1099 ( 
    .DI1(\Controller_inst.temp_buffer[53].sig_916.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[54].sig_915.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[53] ), 
    .D0(\Controller_inst.temp_buffer[54] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[54] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[53] ), 
    .F0(\Controller_inst.temp_buffer[54].sig_915.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[53].sig_916.FeedThruLUT ));
  Controller_inst_SLICE_1101 \Controller_inst.SLICE_1101 ( 
    .DI1(\Controller_inst.temp_buffer[51].sig_918.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[52].sig_917.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[51] ), 
    .D0(\Controller_inst.temp_buffer[52] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[52] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[51] ), 
    .F0(\Controller_inst.temp_buffer[52].sig_917.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[51].sig_918.FeedThruLUT ));
  Controller_inst_SLICE_1103 \Controller_inst.SLICE_1103 ( 
    .DI1(\Controller_inst.temp_buffer[49].sig_920.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[50].sig_919.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[49] ), 
    .D0(\Controller_inst.temp_buffer[50] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[50] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[49] ), 
    .F0(\Controller_inst.temp_buffer[50].sig_919.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[49].sig_920.FeedThruLUT ));
  Controller_inst_SLICE_1105 \Controller_inst.SLICE_1105 ( 
    .DI1(\Controller_inst.temp_buffer[47].sig_922.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[48].sig_921.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[47] ), 
    .D0(\Controller_inst.temp_buffer[48] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[48] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[47] ), 
    .F0(\Controller_inst.temp_buffer[48].sig_921.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[47].sig_922.FeedThruLUT ));
  Controller_inst_SLICE_1107 \Controller_inst.SLICE_1107 ( 
    .DI1(\Controller_inst.temp_buffer[45].sig_924.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[46].sig_923.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[45] ), 
    .D0(\Controller_inst.temp_buffer[46] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[46] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[45] ), 
    .F0(\Controller_inst.temp_buffer[46].sig_923.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[45].sig_924.FeedThruLUT ));
  Controller_inst_SLICE_1109 \Controller_inst.SLICE_1109 ( 
    .DI1(\Controller_inst.temp_buffer[43].sig_926.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[44].sig_925.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[43] ), 
    .D0(\Controller_inst.temp_buffer[44] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[44] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[43] ), 
    .F0(\Controller_inst.temp_buffer[44].sig_925.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[43].sig_926.FeedThruLUT ));
  Controller_inst_SLICE_1111 \Controller_inst.SLICE_1111 ( 
    .DI1(\Controller_inst.temp_buffer[41].sig_928.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[42].sig_927.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[41] ), 
    .D0(\Controller_inst.temp_buffer[42] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[42] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[41] ), 
    .F0(\Controller_inst.temp_buffer[42].sig_927.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[41].sig_928.FeedThruLUT ));
  Controller_inst_SLICE_1113 \Controller_inst.SLICE_1113 ( 
    .DI1(\Controller_inst.temp_buffer[39].sig_930.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[40].sig_929.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[39] ), 
    .D0(\Controller_inst.temp_buffer[40] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[40] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[39] ), 
    .F0(\Controller_inst.temp_buffer[40].sig_929.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[39].sig_930.FeedThruLUT ));
  Controller_inst_SLICE_1115 \Controller_inst.SLICE_1115 ( 
    .DI1(\Controller_inst.temp_buffer[37].sig_932.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[38].sig_931.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[37] ), 
    .D0(\Controller_inst.temp_buffer[38] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[38] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[37] ), 
    .F0(\Controller_inst.temp_buffer[38].sig_931.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[37].sig_932.FeedThruLUT ));
  Controller_inst_SLICE_1117 \Controller_inst.SLICE_1117 ( 
    .DI1(\Controller_inst.temp_buffer[35].sig_934.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[36].sig_933.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[35] ), 
    .C0(\Controller_inst.temp_buffer[36] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[36] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[35] ), 
    .F0(\Controller_inst.temp_buffer[36].sig_933.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[35].sig_934.FeedThruLUT ));
  Controller_inst_SLICE_1119 \Controller_inst.SLICE_1119 ( 
    .DI1(\Controller_inst.temp_buffer[33].sig_936.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[34].sig_935.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[33] ), 
    .D0(\Controller_inst.temp_buffer[34] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[34] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[33] ), 
    .F0(\Controller_inst.temp_buffer[34].sig_935.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[33].sig_936.FeedThruLUT ));
  Controller_inst_SLICE_1121 \Controller_inst.SLICE_1121 ( 
    .DI1(\Controller_inst.temp_buffer[31].sig_938.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[32].sig_937.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[31] ), 
    .D0(\Controller_inst.temp_buffer[32] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[32] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[31] ), 
    .F0(\Controller_inst.temp_buffer[32].sig_937.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[31].sig_938.FeedThruLUT ));
  Controller_inst_SLICE_1123 \Controller_inst.SLICE_1123 ( 
    .DI1(\Controller_inst.temp_buffer[29].sig_940.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[30].sig_939.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[29] ), 
    .C0(\Controller_inst.temp_buffer[30] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[30] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[29] ), 
    .F0(\Controller_inst.temp_buffer[30].sig_939.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[29].sig_940.FeedThruLUT ));
  Controller_inst_SLICE_1125 \Controller_inst.SLICE_1125 ( 
    .DI1(\Controller_inst.temp_buffer[27].sig_942.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[28].sig_941.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[27] ), 
    .D0(\Controller_inst.temp_buffer[28] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[28] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[27] ), 
    .F0(\Controller_inst.temp_buffer[28].sig_941.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[27].sig_942.FeedThruLUT ));
  Controller_inst_SLICE_1127 \Controller_inst.SLICE_1127 ( 
    .DI1(\Controller_inst.temp_buffer[25].sig_944.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[26].sig_943.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[25] ), 
    .C0(\Controller_inst.temp_buffer[26] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[26] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[25] ), 
    .F0(\Controller_inst.temp_buffer[26].sig_943.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[25].sig_944.FeedThruLUT ));
  Controller_inst_SLICE_1129 \Controller_inst.SLICE_1129 ( 
    .DI1(\Controller_inst.temp_buffer[23].sig_946.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[24].sig_945.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[23] ), 
    .D0(\Controller_inst.temp_buffer[24] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[24] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[23] ), 
    .F0(\Controller_inst.temp_buffer[24].sig_945.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[23].sig_946.FeedThruLUT ));
  Controller_inst_SLICE_1131 \Controller_inst.SLICE_1131 ( 
    .DI1(\Controller_inst.temp_buffer[21].sig_948.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[22].sig_947.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[21] ), 
    .D0(\Controller_inst.temp_buffer[22] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[22] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[21] ), 
    .F0(\Controller_inst.temp_buffer[22].sig_947.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[21].sig_948.FeedThruLUT ));
  Controller_inst_SLICE_1133 \Controller_inst.SLICE_1133 ( 
    .DI1(\Controller_inst.temp_buffer[19].sig_950.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[20].sig_949.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[19] ), 
    .D0(\Controller_inst.temp_buffer[20] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[20] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[19] ), 
    .F0(\Controller_inst.temp_buffer[20].sig_949.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[19].sig_950.FeedThruLUT ));
  Controller_inst_SLICE_1135 \Controller_inst.SLICE_1135 ( 
    .DI1(\Controller_inst.temp_buffer[17].sig_952.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[18].sig_951.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[17] ), 
    .D0(\Controller_inst.temp_buffer[18] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[18] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[17] ), 
    .F0(\Controller_inst.temp_buffer[18].sig_951.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[17].sig_952.FeedThruLUT ));
  Controller_inst_SLICE_1137 \Controller_inst.SLICE_1137 ( 
    .DI1(\Controller_inst.temp_buffer[15].sig_954.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[16].sig_953.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[15] ), 
    .D0(\Controller_inst.temp_buffer[16] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[16] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[15] ), 
    .F0(\Controller_inst.temp_buffer[16].sig_953.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[15].sig_954.FeedThruLUT ));
  Controller_inst_SLICE_1139 \Controller_inst.SLICE_1139 ( 
    .DI1(\Controller_inst.temp_buffer[13].sig_956.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[14].sig_955.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[13] ), 
    .D0(\Controller_inst.temp_buffer[14] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[14] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[13] ), 
    .F0(\Controller_inst.temp_buffer[14].sig_955.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[13].sig_956.FeedThruLUT ));
  Controller_inst_SLICE_1141 \Controller_inst.SLICE_1141 ( 
    .DI1(\Controller_inst.temp_buffer[11].sig_958.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[12].sig_957.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[11] ), 
    .D0(\Controller_inst.temp_buffer[12] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[12] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[11] ), 
    .F0(\Controller_inst.temp_buffer[12].sig_957.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[11].sig_958.FeedThruLUT ));
  Controller_inst_SLICE_1143 \Controller_inst.SLICE_1143 ( 
    .DI1(\Controller_inst.temp_buffer[9].sig_960.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[10].sig_959.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[9] ), 
    .D0(\Controller_inst.temp_buffer[10] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[10] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[9] ), 
    .F0(\Controller_inst.temp_buffer[10].sig_959.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[9].sig_960.FeedThruLUT ));
  Controller_inst_SLICE_1145 \Controller_inst.SLICE_1145 ( 
    .DI1(\Controller_inst.temp_buffer[7].sig_962.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[8].sig_961.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[7] ), 
    .D0(\Controller_inst.temp_buffer[8] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[8] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[7] ), 
    .F0(\Controller_inst.temp_buffer[8].sig_961.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[7].sig_962.FeedThruLUT ));
  Controller_inst_SLICE_1147 \Controller_inst.SLICE_1147 ( 
    .DI1(\Controller_inst.temp_buffer[5].sig_964.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[6].sig_963.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[5] ), 
    .D0(\Controller_inst.temp_buffer[6] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[6] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[5] ), 
    .F0(\Controller_inst.temp_buffer[6].sig_963.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[5].sig_964.FeedThruLUT ));
  Controller_inst_SLICE_1149 \Controller_inst.SLICE_1149 ( 
    .DI1(\Controller_inst.temp_buffer[3].sig_966.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[4].sig_965.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[3] ), 
    .D0(\Controller_inst.temp_buffer[4] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[4] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[3] ), 
    .F0(\Controller_inst.temp_buffer[4].sig_965.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[3].sig_966.FeedThruLUT ));
  Controller_inst_SLICE_1151 \Controller_inst.SLICE_1151 ( 
    .DI1(\Controller_inst.temp_buffer[1].sig_968.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[2].sig_967.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[1] ), 
    .D0(\Controller_inst.temp_buffer[2] ), .CE(\Controller_inst.n10135 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[2] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[1] ), 
    .F0(\Controller_inst.temp_buffer[2].sig_967.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[1].sig_968.FeedThruLUT ));
  Controller_inst_SLICE_1153 \Controller_inst.SLICE_1153 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_970.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_969.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10101 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][15] ), 
    .Q1(\Controller_inst.temp_array[31][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_969.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_970.FeedThruLUT ));
  Controller_inst_SLICE_1155 \Controller_inst.SLICE_1155 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_972.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_971.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10101 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][13] ), 
    .Q1(\Controller_inst.temp_array[31][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_971.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_972.FeedThruLUT ));
  Controller_inst_SLICE_1157 \Controller_inst.SLICE_1157 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_974.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_973.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10101 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][11] ), 
    .Q1(\Controller_inst.temp_array[31][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_973.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_974.FeedThruLUT ));
  Controller_inst_SLICE_1159 \Controller_inst.SLICE_1159 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_976.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_975.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10101 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][9] ), 
    .Q1(\Controller_inst.temp_array[31][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_975.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_976.FeedThruLUT ));
  Controller_inst_SLICE_1161 \Controller_inst.SLICE_1161 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_978.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_977.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10101 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][7] ), 
    .Q1(\Controller_inst.temp_array[31][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_977.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_978.FeedThruLUT ));
  Controller_inst_SLICE_1163 \Controller_inst.SLICE_1163 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_980.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_979.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10101 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][5] ), 
    .Q1(\Controller_inst.temp_array[31][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_979.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_980.FeedThruLUT ));
  Controller_inst_SLICE_1165 \Controller_inst.SLICE_1165 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_982.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_981.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[2] ), .C0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10101 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][3] ), 
    .Q1(\Controller_inst.temp_array[31][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_981.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_982.FeedThruLUT ));
  Controller_inst_SLICE_1168 \Controller_inst.SLICE_1168 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_985.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_984.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10095 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][15] ), 
    .Q1(\Controller_inst.temp_array[30][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_984.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_985.FeedThruLUT ));
  Controller_inst_SLICE_1170 \Controller_inst.SLICE_1170 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_987.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_986.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10095 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][13] ), 
    .Q1(\Controller_inst.temp_array[30][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_986.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_987.FeedThruLUT ));
  Controller_inst_SLICE_1172 \Controller_inst.SLICE_1172 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_989.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_988.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10095 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][11] ), 
    .Q1(\Controller_inst.temp_array[30][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_988.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_989.FeedThruLUT ));
  Controller_inst_SLICE_1174 \Controller_inst.SLICE_1174 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_991.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_990.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10095 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][9] ), 
    .Q1(\Controller_inst.temp_array[30][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_990.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_991.FeedThruLUT ));
  Controller_inst_SLICE_1176 \Controller_inst.SLICE_1176 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_993.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_992.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10095 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][7] ), 
    .Q1(\Controller_inst.temp_array[30][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_992.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_993.FeedThruLUT ));
  Controller_inst_SLICE_1178 \Controller_inst.SLICE_1178 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_995.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_994.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10095 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][5] ), 
    .Q1(\Controller_inst.temp_array[30][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_994.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_995.FeedThruLUT ));
  Controller_inst_SLICE_1180 \Controller_inst.SLICE_1180 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_997.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_996.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10095 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][3] ), 
    .Q1(\Controller_inst.temp_array[30][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_996.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_997.FeedThruLUT ));
  Controller_inst_SLICE_1183 \Controller_inst.SLICE_1183 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1000.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_999.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10091 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][15] ), 
    .Q1(\Controller_inst.temp_array[29][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_999.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1000.FeedThruLUT ));
  Controller_inst_SLICE_1185 \Controller_inst.SLICE_1185 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1002.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1001.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10091 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][13] ), 
    .Q1(\Controller_inst.temp_array[29][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1001.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1002.FeedThruLUT ));
  Controller_inst_SLICE_1187 \Controller_inst.SLICE_1187 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1004.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1003.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10091 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][11] ), 
    .Q1(\Controller_inst.temp_array[29][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1003.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1004.FeedThruLUT ));
  Controller_inst_SLICE_1189 \Controller_inst.SLICE_1189 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1006.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1005.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10091 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][9] ), 
    .Q1(\Controller_inst.temp_array[29][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1005.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1006.FeedThruLUT ));
  Controller_inst_SLICE_1191 \Controller_inst.SLICE_1191 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1008.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1007.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10091 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][7] ), 
    .Q1(\Controller_inst.temp_array[29][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1007.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1008.FeedThruLUT ));
  Controller_inst_SLICE_1193 \Controller_inst.SLICE_1193 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1010.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1009.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .C0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10091 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][5] ), 
    .Q1(\Controller_inst.temp_array[29][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1009.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1010.FeedThruLUT ));
  Controller_inst_SLICE_1195 \Controller_inst.SLICE_1195 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1012.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1011.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10091 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][3] ), 
    .Q1(\Controller_inst.temp_array[29][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1011.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1012.FeedThruLUT ));
  Controller_inst_SLICE_1198 \Controller_inst.SLICE_1198 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1015.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1014.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .C0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10085 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][15] ), 
    .Q1(\Controller_inst.temp_array[28][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1014.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1015.FeedThruLUT ));
  Controller_inst_SLICE_1200 \Controller_inst.SLICE_1200 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1017.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1016.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .C0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10085 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][13] ), 
    .Q1(\Controller_inst.temp_array[28][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1016.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1017.FeedThruLUT ));
  Controller_inst_SLICE_1202 \Controller_inst.SLICE_1202 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1019.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1018.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10085 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][11] ), 
    .Q1(\Controller_inst.temp_array[28][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1018.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1019.FeedThruLUT ));
  Controller_inst_SLICE_1204 \Controller_inst.SLICE_1204 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1021.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1020.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10085 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][9] ), 
    .Q1(\Controller_inst.temp_array[28][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1020.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1021.FeedThruLUT ));
  Controller_inst_SLICE_1206 \Controller_inst.SLICE_1206 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1023.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1022.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10085 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][7] ), 
    .Q1(\Controller_inst.temp_array[28][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1022.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1023.FeedThruLUT ));
  Controller_inst_SLICE_1208 \Controller_inst.SLICE_1208 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1025.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1024.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10085 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][5] ), 
    .Q1(\Controller_inst.temp_array[28][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1024.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1025.FeedThruLUT ));
  Controller_inst_SLICE_1210 \Controller_inst.SLICE_1210 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1027.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1026.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10085 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][3] ), 
    .Q1(\Controller_inst.temp_array[28][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1026.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1027.FeedThruLUT ));
  Controller_inst_SLICE_1213 \Controller_inst.SLICE_1213 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1030.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1029.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10079 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][15] ), 
    .Q1(\Controller_inst.temp_array[27][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1029.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1030.FeedThruLUT ));
  Controller_inst_SLICE_1215 \Controller_inst.SLICE_1215 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1032.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1031.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10079 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][13] ), 
    .Q1(\Controller_inst.temp_array[27][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1031.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1032.FeedThruLUT ));
  Controller_inst_SLICE_1217 \Controller_inst.SLICE_1217 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1034.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1033.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10079 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][11] ), 
    .Q1(\Controller_inst.temp_array[27][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1033.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1034.FeedThruLUT ));
  Controller_inst_SLICE_1219 \Controller_inst.SLICE_1219 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1036.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1035.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10079 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][9] ), 
    .Q1(\Controller_inst.temp_array[27][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1035.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1036.FeedThruLUT ));
  Controller_inst_SLICE_1221 \Controller_inst.SLICE_1221 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1038.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1037.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10079 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][7] ), 
    .Q1(\Controller_inst.temp_array[27][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1037.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1038.FeedThruLUT ));
  Controller_inst_SLICE_1223 \Controller_inst.SLICE_1223 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1040.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1039.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .C0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10079 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][5] ), 
    .Q1(\Controller_inst.temp_array[27][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1039.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1040.FeedThruLUT ));
  Controller_inst_SLICE_1225 \Controller_inst.SLICE_1225 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1042.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1041.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10079 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][3] ), 
    .Q1(\Controller_inst.temp_array[27][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1041.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1042.FeedThruLUT ));
  Controller_inst_SLICE_1228 \Controller_inst.SLICE_1228 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1045.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1044.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10073 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][15] ), 
    .Q1(\Controller_inst.temp_array[26][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1044.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1045.FeedThruLUT ));
  Controller_inst_SLICE_1230 \Controller_inst.SLICE_1230 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1047.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1046.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10073 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][13] ), 
    .Q1(\Controller_inst.temp_array[26][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1046.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1047.FeedThruLUT ));
  Controller_inst_SLICE_1232 \Controller_inst.SLICE_1232 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1049.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1048.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10073 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][11] ), 
    .Q1(\Controller_inst.temp_array[26][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1048.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1049.FeedThruLUT ));
  Controller_inst_SLICE_1234 \Controller_inst.SLICE_1234 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1051.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1050.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10073 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][9] ), 
    .Q1(\Controller_inst.temp_array[26][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1050.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1051.FeedThruLUT ));
  Controller_inst_SLICE_1236 \Controller_inst.SLICE_1236 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1053.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1052.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10073 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][7] ), 
    .Q1(\Controller_inst.temp_array[26][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1052.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1053.FeedThruLUT ));
  Controller_inst_SLICE_1238 \Controller_inst.SLICE_1238 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1055.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1054.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10073 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][5] ), 
    .Q1(\Controller_inst.temp_array[26][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1054.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1055.FeedThruLUT ));
  Controller_inst_SLICE_1240 \Controller_inst.SLICE_1240 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1057.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1056.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .C0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10073 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][3] ), 
    .Q1(\Controller_inst.temp_array[26][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1056.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1057.FeedThruLUT ));
  Controller_inst_SLICE_1243 \Controller_inst.SLICE_1243 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1060.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1059.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10065 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][15] ), 
    .Q1(\Controller_inst.temp_array[25][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1059.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1060.FeedThruLUT ));
  Controller_inst_SLICE_1245 \Controller_inst.SLICE_1245 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1062.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1061.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10065 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][13] ), 
    .Q1(\Controller_inst.temp_array[25][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1061.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1062.FeedThruLUT ));
  Controller_inst_SLICE_1247 \Controller_inst.SLICE_1247 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1064.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1063.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10065 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][11] ), 
    .Q1(\Controller_inst.temp_array[25][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1063.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1064.FeedThruLUT ));
  Controller_inst_SLICE_1249 \Controller_inst.SLICE_1249 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1066.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1065.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10065 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][9] ), 
    .Q1(\Controller_inst.temp_array[25][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1065.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1066.FeedThruLUT ));
  Controller_inst_SLICE_1251 \Controller_inst.SLICE_1251 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1068.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1067.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10065 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][7] ), 
    .Q1(\Controller_inst.temp_array[25][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1067.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1068.FeedThruLUT ));
  Controller_inst_SLICE_1253 \Controller_inst.SLICE_1253 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1070.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1069.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10065 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][5] ), 
    .Q1(\Controller_inst.temp_array[25][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1069.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1070.FeedThruLUT ));
  Controller_inst_SLICE_1255 \Controller_inst.SLICE_1255 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1072.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1071.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10065 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][3] ), 
    .Q1(\Controller_inst.temp_array[25][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1071.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1072.FeedThruLUT ));
  Controller_inst_SLICE_1258 \Controller_inst.SLICE_1258 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1075.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1074.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10195 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][15] ), 
    .Q1(\Controller_inst.temp_array[24][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1074.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1075.FeedThruLUT ));
  Controller_inst_SLICE_1260 \Controller_inst.SLICE_1260 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1077.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1076.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10195 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][13] ), 
    .Q1(\Controller_inst.temp_array[24][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1076.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1077.FeedThruLUT ));
  Controller_inst_SLICE_1262 \Controller_inst.SLICE_1262 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1079.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1078.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10195 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][11] ), 
    .Q1(\Controller_inst.temp_array[24][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1078.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1079.FeedThruLUT ));
  Controller_inst_SLICE_1264 \Controller_inst.SLICE_1264 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1081.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1080.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10195 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][9] ), 
    .Q1(\Controller_inst.temp_array[24][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1080.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1081.FeedThruLUT ));
  Controller_inst_SLICE_1266 \Controller_inst.SLICE_1266 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1083.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1082.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10195 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][7] ), 
    .Q1(\Controller_inst.temp_array[24][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1082.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1083.FeedThruLUT ));
  Controller_inst_SLICE_1268 \Controller_inst.SLICE_1268 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1085.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1084.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10195 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][5] ), 
    .Q1(\Controller_inst.temp_array[24][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1084.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1085.FeedThruLUT ));
  Controller_inst_SLICE_1270 \Controller_inst.SLICE_1270 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1087.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1086.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10195 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][3] ), 
    .Q1(\Controller_inst.temp_array[24][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1086.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1087.FeedThruLUT ));
  Controller_inst_SLICE_1273 \Controller_inst.SLICE_1273 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1090.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1089.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10193 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][15] ), 
    .Q1(\Controller_inst.temp_array[23][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1089.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1090.FeedThruLUT ));
  Controller_inst_SLICE_1275 \Controller_inst.SLICE_1275 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1092.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1091.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10193 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][13] ), 
    .Q1(\Controller_inst.temp_array[23][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1091.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1092.FeedThruLUT ));
  Controller_inst_SLICE_1277 \Controller_inst.SLICE_1277 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1094.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1093.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10193 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][11] ), 
    .Q1(\Controller_inst.temp_array[23][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1093.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1094.FeedThruLUT ));
  Controller_inst_SLICE_1279 \Controller_inst.SLICE_1279 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1096.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1095.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10193 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][9] ), 
    .Q1(\Controller_inst.temp_array[23][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1095.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1096.FeedThruLUT ));
  Controller_inst_SLICE_1281 \Controller_inst.SLICE_1281 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1098.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1097.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10193 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][7] ), 
    .Q1(\Controller_inst.temp_array[23][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1097.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1098.FeedThruLUT ));
  Controller_inst_SLICE_1283 \Controller_inst.SLICE_1283 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1100.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1099.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10193 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][5] ), 
    .Q1(\Controller_inst.temp_array[23][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1099.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1100.FeedThruLUT ));
  Controller_inst_SLICE_1285 \Controller_inst.SLICE_1285 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1102.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1101.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10193 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][3] ), 
    .Q1(\Controller_inst.temp_array[23][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1101.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1102.FeedThruLUT ));
  Controller_inst_SLICE_1288 \Controller_inst.SLICE_1288 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1105.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1104.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10191 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][15] ), 
    .Q1(\Controller_inst.temp_array[22][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1104.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1105.FeedThruLUT ));
  Controller_inst_SLICE_1290 \Controller_inst.SLICE_1290 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1107.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1106.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10191 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][13] ), 
    .Q1(\Controller_inst.temp_array[22][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1106.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1107.FeedThruLUT ));
  Controller_inst_SLICE_1292 \Controller_inst.SLICE_1292 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1109.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1108.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10191 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][11] ), 
    .Q1(\Controller_inst.temp_array[22][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1108.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1109.FeedThruLUT ));
  Controller_inst_SLICE_1294 \Controller_inst.SLICE_1294 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1111.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1110.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10191 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][9] ), 
    .Q1(\Controller_inst.temp_array[22][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1110.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1111.FeedThruLUT ));
  Controller_inst_SLICE_1296 \Controller_inst.SLICE_1296 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1113.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1112.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10191 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][7] ), 
    .Q1(\Controller_inst.temp_array[22][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1112.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1113.FeedThruLUT ));
  Controller_inst_SLICE_1298 \Controller_inst.SLICE_1298 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1115.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1114.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10191 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][5] ), 
    .Q1(\Controller_inst.temp_array[22][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1114.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1115.FeedThruLUT ));
  Controller_inst_SLICE_1300 \Controller_inst.SLICE_1300 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1117.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1116.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10191 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][3] ), 
    .Q1(\Controller_inst.temp_array[22][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1116.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1117.FeedThruLUT ));
  Controller_inst_SLICE_1303 \Controller_inst.SLICE_1303 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1120.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1119.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10189 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][15] ), 
    .Q1(\Controller_inst.temp_array[21][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1119.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1120.FeedThruLUT ));
  Controller_inst_SLICE_1305 \Controller_inst.SLICE_1305 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1122.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1121.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10189 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][13] ), 
    .Q1(\Controller_inst.temp_array[21][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1121.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1122.FeedThruLUT ));
  Controller_inst_SLICE_1307 \Controller_inst.SLICE_1307 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1124.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1123.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10189 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][11] ), 
    .Q1(\Controller_inst.temp_array[21][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1123.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1124.FeedThruLUT ));
  Controller_inst_SLICE_1309 \Controller_inst.SLICE_1309 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1126.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1125.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10189 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][9] ), 
    .Q1(\Controller_inst.temp_array[21][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1125.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1126.FeedThruLUT ));
  Controller_inst_SLICE_1311 \Controller_inst.SLICE_1311 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1128.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1127.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10189 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][7] ), 
    .Q1(\Controller_inst.temp_array[21][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1127.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1128.FeedThruLUT ));
  Controller_inst_SLICE_1313 \Controller_inst.SLICE_1313 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1130.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1129.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10189 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][5] ), 
    .Q1(\Controller_inst.temp_array[21][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1129.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1130.FeedThruLUT ));
  Controller_inst_SLICE_1315 \Controller_inst.SLICE_1315 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1132.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1131.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10189 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][3] ), 
    .Q1(\Controller_inst.temp_array[21][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1131.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1132.FeedThruLUT ));
  Controller_inst_SLICE_1318 \Controller_inst.SLICE_1318 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1135.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1134.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10187 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][15] ), 
    .Q1(\Controller_inst.temp_array[20][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1134.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1135.FeedThruLUT ));
  Controller_inst_SLICE_1320 \Controller_inst.SLICE_1320 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1137.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1136.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10187 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][13] ), 
    .Q1(\Controller_inst.temp_array[20][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1136.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1137.FeedThruLUT ));
  Controller_inst_SLICE_1322 \Controller_inst.SLICE_1322 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1139.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1138.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10187 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][11] ), 
    .Q1(\Controller_inst.temp_array[20][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1138.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1139.FeedThruLUT ));
  Controller_inst_SLICE_1324 \Controller_inst.SLICE_1324 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1141.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1140.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10187 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][9] ), 
    .Q1(\Controller_inst.temp_array[20][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1140.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1141.FeedThruLUT ));
  Controller_inst_SLICE_1326 \Controller_inst.SLICE_1326 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1143.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1142.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10187 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][7] ), 
    .Q1(\Controller_inst.temp_array[20][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1142.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1143.FeedThruLUT ));
  Controller_inst_SLICE_1328 \Controller_inst.SLICE_1328 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1145.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1144.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10187 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][5] ), 
    .Q1(\Controller_inst.temp_array[20][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1144.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1145.FeedThruLUT ));
  Controller_inst_SLICE_1330 \Controller_inst.SLICE_1330 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1147.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1146.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10187 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][3] ), 
    .Q1(\Controller_inst.temp_array[20][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1146.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1147.FeedThruLUT ));
  Controller_inst_SLICE_1333 \Controller_inst.SLICE_1333 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1150.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1149.FeedThruLUT ), 
    .B1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10181 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][15] ), 
    .Q1(\Controller_inst.temp_array[19][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1149.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1150.FeedThruLUT ));
  Controller_inst_SLICE_1335 \Controller_inst.SLICE_1335 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1152.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1151.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10181 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][13] ), 
    .Q1(\Controller_inst.temp_array[19][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1151.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1152.FeedThruLUT ));
  Controller_inst_SLICE_1337 \Controller_inst.SLICE_1337 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1154.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1153.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10181 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][11] ), 
    .Q1(\Controller_inst.temp_array[19][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1153.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1154.FeedThruLUT ));
  Controller_inst_SLICE_1339 \Controller_inst.SLICE_1339 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1156.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1155.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10181 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][9] ), 
    .Q1(\Controller_inst.temp_array[19][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1155.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1156.FeedThruLUT ));
  Controller_inst_SLICE_1341 \Controller_inst.SLICE_1341 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1158.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1157.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10181 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][7] ), 
    .Q1(\Controller_inst.temp_array[19][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1157.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1158.FeedThruLUT ));
  Controller_inst_SLICE_1343 \Controller_inst.SLICE_1343 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1160.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1159.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10181 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][5] ), 
    .Q1(\Controller_inst.temp_array[19][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1159.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1160.FeedThruLUT ));
  Controller_inst_SLICE_1345 \Controller_inst.SLICE_1345 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1162.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1161.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10181 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][3] ), 
    .Q1(\Controller_inst.temp_array[19][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1161.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1162.FeedThruLUT ));
  Controller_inst_SLICE_1348 \Controller_inst.SLICE_1348 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1165.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1164.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10171 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][15] ), 
    .Q1(\Controller_inst.temp_array[18][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1164.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1165.FeedThruLUT ));
  Controller_inst_SLICE_1350 \Controller_inst.SLICE_1350 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1167.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1166.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10171 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][13] ), 
    .Q1(\Controller_inst.temp_array[18][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1166.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1167.FeedThruLUT ));
  Controller_inst_SLICE_1352 \Controller_inst.SLICE_1352 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1169.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1168.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10171 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][11] ), 
    .Q1(\Controller_inst.temp_array[18][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1168.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1169.FeedThruLUT ));
  Controller_inst_SLICE_1354 \Controller_inst.SLICE_1354 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1171.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1170.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10171 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][9] ), 
    .Q1(\Controller_inst.temp_array[18][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1170.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1171.FeedThruLUT ));
  Controller_inst_SLICE_1356 \Controller_inst.SLICE_1356 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1173.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1172.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10171 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][7] ), 
    .Q1(\Controller_inst.temp_array[18][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1172.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1173.FeedThruLUT ));
  Controller_inst_SLICE_1358 \Controller_inst.SLICE_1358 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1175.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1174.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10171 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][5] ), 
    .Q1(\Controller_inst.temp_array[18][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1174.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1175.FeedThruLUT ));
  Controller_inst_SLICE_1360 \Controller_inst.SLICE_1360 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1177.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1176.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10171 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][3] ), 
    .Q1(\Controller_inst.temp_array[18][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1176.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1177.FeedThruLUT ));
  Controller_inst_SLICE_1363 \Controller_inst.SLICE_1363 ( 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1179.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10165 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][15] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1179.FeedThruLUT ));
  Controller_inst_SLICE_1364 \Controller_inst.SLICE_1364 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1182.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1180.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10133 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][15] ), 
    .Q1(\Controller_inst.temp_array[3][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1180.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1182.FeedThruLUT ));
  Controller_inst_SLICE_1365 \Controller_inst.SLICE_1365 ( 
    .DI0(\Controller_inst.int_FIFO_Q[14].sig_1181.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[14] ), .CE(\Controller_inst.n10165 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[14].sig_1181.FeedThruLUT ));
  Controller_inst_SLICE_1367 \Controller_inst.SLICE_1367 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1185.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1183.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10165 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][13] ), 
    .Q1(\Controller_inst.temp_array[17][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1183.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1185.FeedThruLUT ));
  Controller_inst_SLICE_1368 \Controller_inst.SLICE_1368 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1211.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1184.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10133 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][13] ), 
    .Q1(\Controller_inst.temp_array[3][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1184.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1211.FeedThruLUT ));
  Controller_inst_SLICE_1370 \Controller_inst.SLICE_1370 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1187.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1186.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .C0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10165 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][11] ), 
    .Q1(\Controller_inst.temp_array[17][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1186.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1187.FeedThruLUT ));
  Controller_inst_SLICE_1372 \Controller_inst.SLICE_1372 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1189.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1188.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10165 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][9] ), 
    .Q1(\Controller_inst.temp_array[17][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1188.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1189.FeedThruLUT ));
  Controller_inst_SLICE_1374 \Controller_inst.SLICE_1374 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1191.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1190.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10165 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][7] ), 
    .Q1(\Controller_inst.temp_array[17][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1190.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1191.FeedThruLUT ));
  Controller_inst_SLICE_1376 \Controller_inst.SLICE_1376 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1193.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1192.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10165 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][5] ), 
    .Q1(\Controller_inst.temp_array[17][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1192.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1193.FeedThruLUT ));
  Controller_inst_SLICE_1378 \Controller_inst.SLICE_1378 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1195.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1194.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10165 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][3] ), 
    .Q1(\Controller_inst.temp_array[17][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1194.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1195.FeedThruLUT ));
  Controller_inst_SLICE_1381 \Controller_inst.SLICE_1381 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1198.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1197.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10159 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][15] ), 
    .Q1(\Controller_inst.temp_array[16][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1197.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1198.FeedThruLUT ));
  Controller_inst_SLICE_1383 \Controller_inst.SLICE_1383 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1200.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1199.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10159 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][13] ), 
    .Q1(\Controller_inst.temp_array[16][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1199.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1200.FeedThruLUT ));
  Controller_inst_SLICE_1385 \Controller_inst.SLICE_1385 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1202.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1201.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10159 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][11] ), 
    .Q1(\Controller_inst.temp_array[16][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1201.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1202.FeedThruLUT ));
  Controller_inst_SLICE_1387 \Controller_inst.SLICE_1387 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1204.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1203.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10159 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][9] ), 
    .Q1(\Controller_inst.temp_array[16][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1203.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1204.FeedThruLUT ));
  Controller_inst_SLICE_1389 \Controller_inst.SLICE_1389 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1206.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1205.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10159 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][7] ), 
    .Q1(\Controller_inst.temp_array[16][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1205.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1206.FeedThruLUT ));
  Controller_inst_SLICE_1391 \Controller_inst.SLICE_1391 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1208.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1207.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10159 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][5] ), 
    .Q1(\Controller_inst.temp_array[16][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1207.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1208.FeedThruLUT ));
  Controller_inst_SLICE_1393 \Controller_inst.SLICE_1393 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1210.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1209.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10159 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][3] ), 
    .Q1(\Controller_inst.temp_array[16][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1209.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1210.FeedThruLUT ));
  Controller_inst_SLICE_1397 \Controller_inst.SLICE_1397 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1214.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1213.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10149 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][15] ), 
    .Q1(\Controller_inst.temp_array[15][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1213.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1214.FeedThruLUT ));
  Controller_inst_SLICE_1399 \Controller_inst.SLICE_1399 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1216.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1215.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10149 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][13] ), 
    .Q1(\Controller_inst.temp_array[15][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1215.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1216.FeedThruLUT ));
  Controller_inst_SLICE_1401 \Controller_inst.SLICE_1401 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1218.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1217.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10149 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][11] ), 
    .Q1(\Controller_inst.temp_array[15][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1217.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1218.FeedThruLUT ));
  Controller_inst_SLICE_1403 \Controller_inst.SLICE_1403 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1220.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1219.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10149 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][9] ), 
    .Q1(\Controller_inst.temp_array[15][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1219.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1220.FeedThruLUT ));
  Controller_inst_SLICE_1405 \Controller_inst.SLICE_1405 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1222.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1221.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10149 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][7] ), 
    .Q1(\Controller_inst.temp_array[15][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1221.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1222.FeedThruLUT ));
  Controller_inst_SLICE_1407 \Controller_inst.SLICE_1407 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1224.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1223.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10149 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][5] ), 
    .Q1(\Controller_inst.temp_array[15][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1223.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1224.FeedThruLUT ));
  Controller_inst_SLICE_1409 \Controller_inst.SLICE_1409 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1226.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1225.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10149 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][3] ), 
    .Q1(\Controller_inst.temp_array[15][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1225.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1226.FeedThruLUT ));
  Controller_inst_SLICE_1412 \Controller_inst.SLICE_1412 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1229.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1228.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10143 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][15] ), 
    .Q1(\Controller_inst.temp_array[14][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1228.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1229.FeedThruLUT ));
  Controller_inst_SLICE_1414 \Controller_inst.SLICE_1414 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1231.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1230.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10143 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][13] ), 
    .Q1(\Controller_inst.temp_array[14][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1230.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1231.FeedThruLUT ));
  Controller_inst_SLICE_1416 \Controller_inst.SLICE_1416 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1233.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1232.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10143 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][11] ), 
    .Q1(\Controller_inst.temp_array[14][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1232.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1233.FeedThruLUT ));
  Controller_inst_SLICE_1418 \Controller_inst.SLICE_1418 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1235.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1234.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10143 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][9] ), 
    .Q1(\Controller_inst.temp_array[14][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1234.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1235.FeedThruLUT ));
  Controller_inst_SLICE_1420 \Controller_inst.SLICE_1420 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1237.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1236.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10143 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][7] ), 
    .Q1(\Controller_inst.temp_array[14][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1236.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1237.FeedThruLUT ));
  Controller_inst_SLICE_1422 \Controller_inst.SLICE_1422 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1239.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1238.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10143 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][5] ), 
    .Q1(\Controller_inst.temp_array[14][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1238.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1239.FeedThruLUT ));
  Controller_inst_SLICE_1424 \Controller_inst.SLICE_1424 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1241.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1240.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10143 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][3] ), 
    .Q1(\Controller_inst.temp_array[14][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1240.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1241.FeedThruLUT ));
  Controller_inst_SLICE_1427 \Controller_inst.SLICE_1427 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1244.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1243.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10131 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][15] ), 
    .Q1(\Controller_inst.temp_array[13][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1243.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1244.FeedThruLUT ));
  Controller_inst_SLICE_1429 \Controller_inst.SLICE_1429 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1246.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1245.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10131 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][13] ), 
    .Q1(\Controller_inst.temp_array[13][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1245.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1246.FeedThruLUT ));
  Controller_inst_SLICE_1431 \Controller_inst.SLICE_1431 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1248.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1247.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10131 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][11] ), 
    .Q1(\Controller_inst.temp_array[13][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1247.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1248.FeedThruLUT ));
  Controller_inst_SLICE_1433 \Controller_inst.SLICE_1433 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1250.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1249.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10131 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][9] ), 
    .Q1(\Controller_inst.temp_array[13][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1249.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1250.FeedThruLUT ));
  Controller_inst_SLICE_1435 \Controller_inst.SLICE_1435 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1252.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1251.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10131 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][7] ), 
    .Q1(\Controller_inst.temp_array[13][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1251.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1252.FeedThruLUT ));
  Controller_inst_SLICE_1437 \Controller_inst.SLICE_1437 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1254.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1253.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10131 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][5] ), 
    .Q1(\Controller_inst.temp_array[13][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1253.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1254.FeedThruLUT ));
  Controller_inst_SLICE_1439 \Controller_inst.SLICE_1439 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1256.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1255.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10131 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][3] ), 
    .Q1(\Controller_inst.temp_array[13][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1255.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1256.FeedThruLUT ));
  Controller_inst_SLICE_1442 \Controller_inst.SLICE_1442 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1259.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1258.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10129 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][15] ), 
    .Q1(\Controller_inst.temp_array[12][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1258.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1259.FeedThruLUT ));
  Controller_inst_SLICE_1444 \Controller_inst.SLICE_1444 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1261.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1260.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10129 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][13] ), 
    .Q1(\Controller_inst.temp_array[12][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1260.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1261.FeedThruLUT ));
  Controller_inst_SLICE_1446 \Controller_inst.SLICE_1446 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1263.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1262.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10129 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][11] ), 
    .Q1(\Controller_inst.temp_array[12][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1262.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1263.FeedThruLUT ));
  Controller_inst_SLICE_1448 \Controller_inst.SLICE_1448 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1265.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1264.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10129 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][9] ), 
    .Q1(\Controller_inst.temp_array[12][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1264.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1265.FeedThruLUT ));
  Controller_inst_SLICE_1450 \Controller_inst.SLICE_1450 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1267.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1266.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10129 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][7] ), 
    .Q1(\Controller_inst.temp_array[12][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1266.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1267.FeedThruLUT ));
  Controller_inst_SLICE_1452 \Controller_inst.SLICE_1452 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1269.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1268.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10129 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][5] ), 
    .Q1(\Controller_inst.temp_array[12][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1268.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1269.FeedThruLUT ));
  Controller_inst_SLICE_1454 \Controller_inst.SLICE_1454 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1271.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1270.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10129 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][3] ), 
    .Q1(\Controller_inst.temp_array[12][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1270.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1271.FeedThruLUT ));
  Controller_inst_SLICE_1457 \Controller_inst.SLICE_1457 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1274.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1273.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10123 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][15] ), 
    .Q1(\Controller_inst.temp_array[11][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1273.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1274.FeedThruLUT ));
  Controller_inst_SLICE_1459 \Controller_inst.SLICE_1459 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1277.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1275.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10133 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][11] ), 
    .Q1(\Controller_inst.temp_array[3][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1275.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1277.FeedThruLUT ));
  Controller_inst_SLICE_1460 \Controller_inst.SLICE_1460 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1278.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1276.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10123 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][13] ), 
    .Q1(\Controller_inst.temp_array[11][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1276.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1278.FeedThruLUT ));
  Controller_inst_SLICE_1463 \Controller_inst.SLICE_1463 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1281.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1279.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10133 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][9] ), 
    .Q1(\Controller_inst.temp_array[3][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1279.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1281.FeedThruLUT ));
  Controller_inst_SLICE_1464 \Controller_inst.SLICE_1464 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1282.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1280.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10123 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][11] ), 
    .Q1(\Controller_inst.temp_array[11][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1280.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1282.FeedThruLUT ));
  Controller_inst_SLICE_1467 \Controller_inst.SLICE_1467 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1297.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1283.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10133 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][7] ), 
    .Q1(\Controller_inst.temp_array[3][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1283.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1297.FeedThruLUT ));
  Controller_inst_SLICE_1468 \Controller_inst.SLICE_1468 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1285.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1284.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10123 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][9] ), 
    .Q1(\Controller_inst.temp_array[11][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1284.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1285.FeedThruLUT ));
  Controller_inst_SLICE_1470 \Controller_inst.SLICE_1470 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1287.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1286.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .C0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10123 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][7] ), 
    .Q1(\Controller_inst.temp_array[11][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1286.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1287.FeedThruLUT ));
  Controller_inst_SLICE_1472 \Controller_inst.SLICE_1472 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1289.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1288.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10123 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][5] ), 
    .Q1(\Controller_inst.temp_array[11][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1288.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1289.FeedThruLUT ));
  Controller_inst_SLICE_1474 \Controller_inst.SLICE_1474 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1291.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1290.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10123 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][3] ), 
    .Q1(\Controller_inst.temp_array[11][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1290.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1291.FeedThruLUT ));
  Controller_inst_SLICE_1477 \Controller_inst.SLICE_1477 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1294.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1293.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10121 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][15] ), 
    .Q1(\Controller_inst.temp_array[10][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1293.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1294.FeedThruLUT ));
  Controller_inst_SLICE_1479 \Controller_inst.SLICE_1479 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1296.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1295.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10121 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][13] ), 
    .Q1(\Controller_inst.temp_array[10][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1295.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1296.FeedThruLUT ));
  Controller_inst_SLICE_1482 \Controller_inst.SLICE_1482 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1300.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1298.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10121 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][11] ), 
    .Q1(\Controller_inst.temp_array[10][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1298.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1300.FeedThruLUT ));
  Controller_inst_SLICE_1483 \Controller_inst.SLICE_1483 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1301.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1299.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10133 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][5] ), 
    .Q1(\Controller_inst.temp_array[3][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1299.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1301.FeedThruLUT ));
  Controller_inst_SLICE_1486 \Controller_inst.SLICE_1486 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1304.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1302.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10121 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][9] ), 
    .Q1(\Controller_inst.temp_array[10][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1302.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1304.FeedThruLUT ));
  Controller_inst_SLICE_1487 \Controller_inst.SLICE_1487 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1305.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1303.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10133 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][3] ), 
    .Q1(\Controller_inst.temp_array[3][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1303.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1305.FeedThruLUT ));
  Controller_inst_SLICE_1490 \Controller_inst.SLICE_1490 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1308.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1306.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .C0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10121 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][7] ), 
    .Q1(\Controller_inst.temp_array[10][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1306.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1308.FeedThruLUT ));
  Controller_inst_SLICE_1493 \Controller_inst.SLICE_1493 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1311.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1309.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10127 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][15] ), 
    .Q1(\Controller_inst.temp_array[2][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1309.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1311.FeedThruLUT ));
  Controller_inst_SLICE_1494 \Controller_inst.SLICE_1494 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1312.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1310.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10121 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][5] ), 
    .Q1(\Controller_inst.temp_array[10][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1310.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1312.FeedThruLUT ));
  Controller_inst_SLICE_1497 \Controller_inst.SLICE_1497 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1315.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1313.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10127 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][13] ), 
    .Q1(\Controller_inst.temp_array[2][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1313.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1315.FeedThruLUT ));
  Controller_inst_SLICE_1498 \Controller_inst.SLICE_1498 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1316.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1314.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10121 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][3] ), 
    .Q1(\Controller_inst.temp_array[10][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1314.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1316.FeedThruLUT ));
  Controller_inst_SLICE_1501 \Controller_inst.SLICE_1501 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1319.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1317.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10127 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][11] ), 
    .Q1(\Controller_inst.temp_array[2][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1317.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1319.FeedThruLUT ));
  Controller_inst_SLICE_1504 \Controller_inst.SLICE_1504 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1322.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1320.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10117 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][15] ), 
    .Q1(\Controller_inst.temp_array[9][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1320.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1322.FeedThruLUT ));
  Controller_inst_SLICE_1505 \Controller_inst.SLICE_1505 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1323.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1321.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10127 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][9] ), 
    .Q1(\Controller_inst.temp_array[2][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1321.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1323.FeedThruLUT ));
  Controller_inst_SLICE_1508 \Controller_inst.SLICE_1508 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1326.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1324.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10117 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][13] ), 
    .Q1(\Controller_inst.temp_array[9][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1324.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1326.FeedThruLUT ));
  Controller_inst_SLICE_1509 \Controller_inst.SLICE_1509 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1333.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1325.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10127 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][7] ), 
    .Q1(\Controller_inst.temp_array[2][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1325.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1333.FeedThruLUT ));
  Controller_inst_SLICE_1511 \Controller_inst.SLICE_1511 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1328.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1327.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10117 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][11] ), 
    .Q1(\Controller_inst.temp_array[9][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1327.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1328.FeedThruLUT ));
  Controller_inst_SLICE_1513 \Controller_inst.SLICE_1513 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1330.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1329.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .C0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10117 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][9] ), 
    .Q1(\Controller_inst.temp_array[9][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1329.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1330.FeedThruLUT ));
  Controller_inst_SLICE_1515 \Controller_inst.SLICE_1515 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1332.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1331.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10117 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][7] ), 
    .Q1(\Controller_inst.temp_array[9][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1331.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1332.FeedThruLUT ));
  Controller_inst_SLICE_1518 \Controller_inst.SLICE_1518 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1335.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1334.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .C0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10127 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][5] ), 
    .Q1(\Controller_inst.temp_array[2][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1334.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1335.FeedThruLUT ));
  Controller_inst_SLICE_1520 \Controller_inst.SLICE_1520 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1337.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1336.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10127 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][3] ), 
    .Q1(\Controller_inst.temp_array[2][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1336.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1337.FeedThruLUT ));
  Controller_inst_SLICE_1523 \Controller_inst.SLICE_1523 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1340.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1339.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10119 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][15] ), 
    .Q1(\Controller_inst.temp_array[1][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1339.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1340.FeedThruLUT ));
  Controller_inst_SLICE_1525 \Controller_inst.SLICE_1525 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1342.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1341.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10119 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][13] ), 
    .Q1(\Controller_inst.temp_array[1][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1341.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1342.FeedThruLUT ));
  Controller_inst_SLICE_1527 \Controller_inst.SLICE_1527 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1344.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1343.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .C0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10119 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][11] ), 
    .Q1(\Controller_inst.temp_array[1][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1343.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1344.FeedThruLUT ));
  Controller_inst_SLICE_1529 \Controller_inst.SLICE_1529 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1346.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1345.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10119 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][9] ), 
    .Q1(\Controller_inst.temp_array[1][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1345.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1346.FeedThruLUT ));
  Controller_inst_SLICE_1531 \Controller_inst.SLICE_1531 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1348.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1347.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10119 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][7] ), 
    .Q1(\Controller_inst.temp_array[1][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1347.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1348.FeedThruLUT ));
  Controller_inst_SLICE_1533 \Controller_inst.SLICE_1533 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1350.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1349.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10119 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][5] ), 
    .Q1(\Controller_inst.temp_array[1][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1349.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1350.FeedThruLUT ));
  Controller_inst_SLICE_1535 \Controller_inst.SLICE_1535 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1352.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1351.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10119 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][3] ), 
    .Q1(\Controller_inst.temp_array[1][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1351.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1352.FeedThruLUT ));
  Controller_inst_SLICE_1538 \Controller_inst.SLICE_1538 ( 
    .DI0(\Controller_inst.n17_2[0] ), .D0(\Controller_inst.alt_counter[0] ), 
    .CE(\Controller_inst.n5_adj_2617 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.alt_counter[0] ), .F0(\Controller_inst.n17_2[0] ));
  Controller_inst_SLICE_1539 \Controller_inst.SLICE_1539 ( 
    .DI1(\Controller_inst.temp_array[11][3].sig_1541.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][5].sig_1354.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[11][3] ), 
    .D0(\Controller_inst.temp_array[11][5] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[325] ), 
    .Q1(\Controller_inst.temp_buffer[323] ), 
    .F0(\Controller_inst.temp_array[11][5].sig_1354.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][3].sig_1541.FeedThruLUT ));
  Controller_inst_SLICE_1541 \Controller_inst.SLICE_1541 ( 
    .DI1(\Controller_inst.temp_array[11][8].sig_1357.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][7].sig_1356.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[11][8] ), 
    .D0(\Controller_inst.temp_array[11][7] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[327] ), 
    .Q1(\Controller_inst.temp_buffer[328] ), 
    .F0(\Controller_inst.temp_array[11][7].sig_1356.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][8].sig_1357.FeedThruLUT ));
  Controller_inst_SLICE_1543 \Controller_inst.SLICE_1543 ( 
    .DI1(\Controller_inst.temp_array[11][10].sig_1359.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][9].sig_1358.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[11][10] ), 
    .D0(\Controller_inst.temp_array[11][9] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[329] ), 
    .Q1(\Controller_inst.temp_buffer[330] ), 
    .F0(\Controller_inst.temp_array[11][9].sig_1358.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][10].sig_1359.FeedThruLUT ));
  Controller_inst_SLICE_1545 \Controller_inst.SLICE_1545 ( 
    .DI1(\Controller_inst.temp_array[11][12].sig_1361.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][11].sig_1360.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[11][12] ), 
    .D0(\Controller_inst.temp_array[11][11] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[331] ), 
    .Q1(\Controller_inst.temp_buffer[332] ), 
    .F0(\Controller_inst.temp_array[11][11].sig_1360.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][12].sig_1361.FeedThruLUT ));
  Controller_inst_SLICE_1547 \Controller_inst.SLICE_1547 ( 
    .DI1(\Controller_inst.temp_array[11][14].sig_1363.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][13].sig_1362.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[11][14] ), 
    .D0(\Controller_inst.temp_array[11][13] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[333] ), 
    .Q1(\Controller_inst.temp_buffer[334] ), 
    .F0(\Controller_inst.temp_array[11][13].sig_1362.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][14].sig_1363.FeedThruLUT ));
  Controller_inst_SLICE_1549 \Controller_inst.SLICE_1549 ( 
    .DI1(\Controller_inst.temp_array[10][0].sig_1365.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][15].sig_1364.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[10][0] ), 
    .D0(\Controller_inst.temp_array[11][15] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[335] ), 
    .Q1(\Controller_inst.temp_buffer[336] ), 
    .F0(\Controller_inst.temp_array[11][15].sig_1364.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][0].sig_1365.FeedThruLUT ));
  Controller_inst_SLICE_1551 \Controller_inst.SLICE_1551 ( 
    .DI1(\Controller_inst.temp_array[10][2].sig_1367.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][1].sig_1366.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[10][2] ), 
    .D0(\Controller_inst.temp_array[10][1] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[337] ), 
    .Q1(\Controller_inst.temp_buffer[338] ), 
    .F0(\Controller_inst.temp_array[10][1].sig_1366.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][2].sig_1367.FeedThruLUT ));
  Controller_inst_SLICE_1553 \Controller_inst.SLICE_1553 ( 
    .DI1(\Controller_inst.temp_array[10][4].sig_1369.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][3].sig_1368.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[10][4] ), 
    .D0(\Controller_inst.temp_array[10][3] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[339] ), 
    .Q1(\Controller_inst.temp_buffer[340] ), 
    .F0(\Controller_inst.temp_array[10][3].sig_1368.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][4].sig_1369.FeedThruLUT ));
  Controller_inst_SLICE_1555 \Controller_inst.SLICE_1555 ( 
    .DI1(\Controller_inst.temp_array[10][6].sig_1371.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][5].sig_1370.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[10][6] ), 
    .D0(\Controller_inst.temp_array[10][5] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[341] ), 
    .Q1(\Controller_inst.temp_buffer[342] ), 
    .F0(\Controller_inst.temp_array[10][5].sig_1370.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][6].sig_1371.FeedThruLUT ));
  Controller_inst_SLICE_1557 \Controller_inst.SLICE_1557 ( 
    .DI1(\Controller_inst.temp_array[10][8].sig_1373.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][7].sig_1372.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[10][8] ), 
    .C0(\Controller_inst.temp_array[10][7] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[343] ), 
    .Q1(\Controller_inst.temp_buffer[344] ), 
    .F0(\Controller_inst.temp_array[10][7].sig_1372.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][8].sig_1373.FeedThruLUT ));
  Controller_inst_SLICE_1559 \Controller_inst.SLICE_1559 ( 
    .DI1(\Controller_inst.temp_array[10][10].sig_1375.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][9].sig_1374.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[10][10] ), 
    .D0(\Controller_inst.temp_array[10][9] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[345] ), 
    .Q1(\Controller_inst.temp_buffer[346] ), 
    .F0(\Controller_inst.temp_array[10][9].sig_1374.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][10].sig_1375.FeedThruLUT ));
  Controller_inst_SLICE_1561 \Controller_inst.SLICE_1561 ( 
    .DI1(\Controller_inst.temp_array[10][12].sig_1377.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][11].sig_1376.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[10][12] ), 
    .D0(\Controller_inst.temp_array[10][11] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[347] ), 
    .Q1(\Controller_inst.temp_buffer[348] ), 
    .F0(\Controller_inst.temp_array[10][11].sig_1376.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][12].sig_1377.FeedThruLUT ));
  Controller_inst_SLICE_1563 \Controller_inst.SLICE_1563 ( 
    .DI1(\Controller_inst.temp_array[10][14].sig_1379.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][13].sig_1378.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[10][14] ), 
    .D0(\Controller_inst.temp_array[10][13] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[349] ), 
    .Q1(\Controller_inst.temp_buffer[350] ), 
    .F0(\Controller_inst.temp_array[10][13].sig_1378.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][14].sig_1379.FeedThruLUT ));
  Controller_inst_SLICE_1565 \Controller_inst.SLICE_1565 ( 
    .DI1(\Controller_inst.temp_array[9][0].sig_1381.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][15].sig_1380.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][0] ), 
    .D0(\Controller_inst.temp_array[10][15] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[351] ), 
    .Q1(\Controller_inst.temp_buffer[352] ), 
    .F0(\Controller_inst.temp_array[10][15].sig_1380.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][0].sig_1381.FeedThruLUT ));
  Controller_inst_SLICE_1567 \Controller_inst.SLICE_1567 ( 
    .DI1(\Controller_inst.temp_array[9][2].sig_1383.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][1].sig_1382.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[9][2] ), 
    .D0(\Controller_inst.temp_array[9][1] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[353] ), 
    .Q1(\Controller_inst.temp_buffer[354] ), 
    .F0(\Controller_inst.temp_array[9][1].sig_1382.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][2].sig_1383.FeedThruLUT ));
  Controller_inst_SLICE_1569 \Controller_inst.SLICE_1569 ( 
    .DI1(\Controller_inst.temp_array[9][4].sig_1385.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][3].sig_1384.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][4] ), 
    .C0(\Controller_inst.temp_array[9][3] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[355] ), 
    .Q1(\Controller_inst.temp_buffer[356] ), 
    .F0(\Controller_inst.temp_array[9][3].sig_1384.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][4].sig_1385.FeedThruLUT ));
  Controller_inst_SLICE_1571 \Controller_inst.SLICE_1571 ( 
    .DI1(\Controller_inst.temp_array[9][6].sig_1387.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][5].sig_1386.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][6] ), 
    .D0(\Controller_inst.temp_array[9][5] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[357] ), 
    .Q1(\Controller_inst.temp_buffer[358] ), 
    .F0(\Controller_inst.temp_array[9][5].sig_1386.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][6].sig_1387.FeedThruLUT ));
  Controller_inst_SLICE_1573 \Controller_inst.SLICE_1573 ( 
    .DI1(\Controller_inst.temp_array[9][8].sig_1389.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][7].sig_1388.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][8] ), 
    .D0(\Controller_inst.temp_array[9][7] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[359] ), 
    .Q1(\Controller_inst.temp_buffer[360] ), 
    .F0(\Controller_inst.temp_array[9][7].sig_1388.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][8].sig_1389.FeedThruLUT ));
  Controller_inst_SLICE_1575 \Controller_inst.SLICE_1575 ( 
    .DI1(\Controller_inst.temp_array[9][10].sig_1391.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][9].sig_1390.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][10] ), 
    .D0(\Controller_inst.temp_array[9][9] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[361] ), 
    .Q1(\Controller_inst.temp_buffer[362] ), 
    .F0(\Controller_inst.temp_array[9][9].sig_1390.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][10].sig_1391.FeedThruLUT ));
  Controller_inst_SLICE_1577 \Controller_inst.SLICE_1577 ( 
    .DI1(\Controller_inst.temp_array[9][12].sig_1393.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][11].sig_1392.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][12] ), 
    .D0(\Controller_inst.temp_array[9][11] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[363] ), 
    .Q1(\Controller_inst.temp_buffer[364] ), 
    .F0(\Controller_inst.temp_array[9][11].sig_1392.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][12].sig_1393.FeedThruLUT ));
  Controller_inst_SLICE_1579 \Controller_inst.SLICE_1579 ( 
    .DI1(\Controller_inst.temp_array[9][14].sig_1395.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][13].sig_1394.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][14] ), 
    .D0(\Controller_inst.temp_array[9][13] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[365] ), 
    .Q1(\Controller_inst.temp_buffer[366] ), 
    .F0(\Controller_inst.temp_array[9][13].sig_1394.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][14].sig_1395.FeedThruLUT ));
  Controller_inst_SLICE_1581 \Controller_inst.SLICE_1581 ( 
    .DI1(\Controller_inst.temp_array[8][0].sig_1397.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][15].sig_1396.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][0] ), 
    .D0(\Controller_inst.temp_array[9][15] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[367] ), 
    .Q1(\Controller_inst.temp_buffer[368] ), 
    .F0(\Controller_inst.temp_array[9][15].sig_1396.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][0].sig_1397.FeedThruLUT ));
  Controller_inst_SLICE_1583 \Controller_inst.SLICE_1583 ( 
    .DI1(\Controller_inst.temp_array[8][2].sig_1399.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][1].sig_1398.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][2] ), 
    .D0(\Controller_inst.temp_array[8][1] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[369] ), 
    .Q1(\Controller_inst.temp_buffer[370] ), 
    .F0(\Controller_inst.temp_array[8][1].sig_1398.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][2].sig_1399.FeedThruLUT ));
  Controller_inst_SLICE_1585 \Controller_inst.SLICE_1585 ( 
    .DI1(\Controller_inst.temp_array[8][4].sig_1401.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][3].sig_1400.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][4] ), 
    .D0(\Controller_inst.temp_array[8][3] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[371] ), 
    .Q1(\Controller_inst.temp_buffer[372] ), 
    .F0(\Controller_inst.temp_array[8][3].sig_1400.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][4].sig_1401.FeedThruLUT ));
  Controller_inst_SLICE_1587 \Controller_inst.SLICE_1587 ( 
    .DI1(\Controller_inst.temp_array[8][6].sig_1403.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][5].sig_1402.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][6] ), 
    .D0(\Controller_inst.temp_array[8][5] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[373] ), 
    .Q1(\Controller_inst.temp_buffer[374] ), 
    .F0(\Controller_inst.temp_array[8][5].sig_1402.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][6].sig_1403.FeedThruLUT ));
  Controller_inst_SLICE_1589 \Controller_inst.SLICE_1589 ( 
    .DI1(\Controller_inst.temp_array[8][8].sig_1405.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][7].sig_1404.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][8] ), 
    .D0(\Controller_inst.temp_array[8][7] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[375] ), 
    .Q1(\Controller_inst.temp_buffer[376] ), 
    .F0(\Controller_inst.temp_array[8][7].sig_1404.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][8].sig_1405.FeedThruLUT ));
  Controller_inst_SLICE_1591 \Controller_inst.SLICE_1591 ( 
    .DI1(\Controller_inst.temp_array[8][10].sig_1407.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][9].sig_1406.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][10] ), 
    .D0(\Controller_inst.temp_array[8][9] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[377] ), 
    .Q1(\Controller_inst.temp_buffer[378] ), 
    .F0(\Controller_inst.temp_array[8][9].sig_1406.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][10].sig_1407.FeedThruLUT ));
  Controller_inst_SLICE_1593 \Controller_inst.SLICE_1593 ( 
    .DI1(\Controller_inst.temp_array[8][12].sig_1409.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][11].sig_1408.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][12] ), 
    .D0(\Controller_inst.temp_array[8][11] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[379] ), 
    .Q1(\Controller_inst.temp_buffer[380] ), 
    .F0(\Controller_inst.temp_array[8][11].sig_1408.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][12].sig_1409.FeedThruLUT ));
  Controller_inst_SLICE_1595 \Controller_inst.SLICE_1595 ( 
    .DI1(\Controller_inst.temp_array[8][14].sig_1411.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][13].sig_1410.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][14] ), 
    .D0(\Controller_inst.temp_array[8][13] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[381] ), 
    .Q1(\Controller_inst.temp_buffer[382] ), 
    .F0(\Controller_inst.temp_array[8][13].sig_1410.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][14].sig_1411.FeedThruLUT ));
  Controller_inst_SLICE_1597 \Controller_inst.SLICE_1597 ( 
    .DI1(\Controller_inst.temp_array[7][0].sig_1413.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][15].sig_1412.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][0] ), 
    .D0(\Controller_inst.temp_array[8][15] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[383] ), 
    .Q1(\Controller_inst.temp_buffer[384] ), 
    .F0(\Controller_inst.temp_array[8][15].sig_1412.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][0].sig_1413.FeedThruLUT ));
  Controller_inst_SLICE_1599 \Controller_inst.SLICE_1599 ( 
    .DI1(\Controller_inst.temp_array[7][2].sig_1415.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][1].sig_1414.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][2] ), 
    .D0(\Controller_inst.temp_array[7][1] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[385] ), 
    .Q1(\Controller_inst.temp_buffer[386] ), 
    .F0(\Controller_inst.temp_array[7][1].sig_1414.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][2].sig_1415.FeedThruLUT ));
  Controller_inst_SLICE_1601 \Controller_inst.SLICE_1601 ( 
    .DI1(\Controller_inst.temp_array[7][4].sig_1417.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][3].sig_1416.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][4] ), 
    .D0(\Controller_inst.temp_array[7][3] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[387] ), 
    .Q1(\Controller_inst.temp_buffer[388] ), 
    .F0(\Controller_inst.temp_array[7][3].sig_1416.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][4].sig_1417.FeedThruLUT ));
  Controller_inst_SLICE_1603 \Controller_inst.SLICE_1603 ( 
    .DI1(\Controller_inst.temp_array[7][6].sig_1419.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][5].sig_1418.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][6] ), 
    .D0(\Controller_inst.temp_array[7][5] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[389] ), 
    .Q1(\Controller_inst.temp_buffer[390] ), 
    .F0(\Controller_inst.temp_array[7][5].sig_1418.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][6].sig_1419.FeedThruLUT ));
  Controller_inst_SLICE_1605 \Controller_inst.SLICE_1605 ( 
    .DI1(\Controller_inst.temp_array[7][8].sig_1421.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][7].sig_1420.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][8] ), 
    .D0(\Controller_inst.temp_array[7][7] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[391] ), 
    .Q1(\Controller_inst.temp_buffer[392] ), 
    .F0(\Controller_inst.temp_array[7][7].sig_1420.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][8].sig_1421.FeedThruLUT ));
  Controller_inst_SLICE_1607 \Controller_inst.SLICE_1607 ( 
    .DI1(\Controller_inst.temp_array[7][10].sig_1423.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][9].sig_1422.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][10] ), 
    .D0(\Controller_inst.temp_array[7][9] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[393] ), 
    .Q1(\Controller_inst.temp_buffer[394] ), 
    .F0(\Controller_inst.temp_array[7][9].sig_1422.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][10].sig_1423.FeedThruLUT ));
  Controller_inst_SLICE_1609 \Controller_inst.SLICE_1609 ( 
    .DI1(\Controller_inst.temp_array[7][12].sig_1425.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][11].sig_1424.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][12] ), 
    .D0(\Controller_inst.temp_array[7][11] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[395] ), 
    .Q1(\Controller_inst.temp_buffer[396] ), 
    .F0(\Controller_inst.temp_array[7][11].sig_1424.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][12].sig_1425.FeedThruLUT ));
  Controller_inst_SLICE_1611 \Controller_inst.SLICE_1611 ( 
    .DI1(\Controller_inst.temp_array[7][14].sig_1427.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][13].sig_1426.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][14] ), 
    .D0(\Controller_inst.temp_array[7][13] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[397] ), 
    .Q1(\Controller_inst.temp_buffer[398] ), 
    .F0(\Controller_inst.temp_array[7][13].sig_1426.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][14].sig_1427.FeedThruLUT ));
  Controller_inst_SLICE_1613 \Controller_inst.SLICE_1613 ( 
    .DI1(\Controller_inst.temp_array[6][0].sig_1429.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][15].sig_1428.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][0] ), 
    .C0(\Controller_inst.temp_array[7][15] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[399] ), 
    .Q1(\Controller_inst.temp_buffer[400] ), 
    .F0(\Controller_inst.temp_array[7][15].sig_1428.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][0].sig_1429.FeedThruLUT ));
  Controller_inst_SLICE_1615 \Controller_inst.SLICE_1615 ( 
    .DI1(\Controller_inst.temp_array[6][2].sig_1431.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][1].sig_1430.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][2] ), 
    .D0(\Controller_inst.temp_array[6][1] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[401] ), 
    .Q1(\Controller_inst.temp_buffer[402] ), 
    .F0(\Controller_inst.temp_array[6][1].sig_1430.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][2].sig_1431.FeedThruLUT ));
  Controller_inst_SLICE_1617 \Controller_inst.SLICE_1617 ( 
    .DI1(\Controller_inst.temp_array[6][4].sig_1433.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][3].sig_1432.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][4] ), 
    .D0(\Controller_inst.temp_array[6][3] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[403] ), 
    .Q1(\Controller_inst.temp_buffer[404] ), 
    .F0(\Controller_inst.temp_array[6][3].sig_1432.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][4].sig_1433.FeedThruLUT ));
  Controller_inst_SLICE_1619 \Controller_inst.SLICE_1619 ( 
    .DI1(\Controller_inst.temp_array[6][6].sig_1435.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][5].sig_1434.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][6] ), 
    .D0(\Controller_inst.temp_array[6][5] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[405] ), 
    .Q1(\Controller_inst.temp_buffer[406] ), 
    .F0(\Controller_inst.temp_array[6][5].sig_1434.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][6].sig_1435.FeedThruLUT ));
  Controller_inst_SLICE_1621 \Controller_inst.SLICE_1621 ( 
    .DI1(\Controller_inst.temp_array[6][8].sig_1437.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][7].sig_1436.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][8] ), 
    .D0(\Controller_inst.temp_array[6][7] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[407] ), 
    .Q1(\Controller_inst.temp_buffer[408] ), 
    .F0(\Controller_inst.temp_array[6][7].sig_1436.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][8].sig_1437.FeedThruLUT ));
  Controller_inst_SLICE_1623 \Controller_inst.SLICE_1623 ( 
    .DI1(\Controller_inst.temp_array[6][10].sig_1439.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][9].sig_1438.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][10] ), 
    .D0(\Controller_inst.temp_array[6][9] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[409] ), 
    .Q1(\Controller_inst.temp_buffer[410] ), 
    .F0(\Controller_inst.temp_array[6][9].sig_1438.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][10].sig_1439.FeedThruLUT ));
  Controller_inst_SLICE_1625 \Controller_inst.SLICE_1625 ( 
    .DI1(\Controller_inst.temp_array[6][12].sig_1441.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][11].sig_1440.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][12] ), 
    .D0(\Controller_inst.temp_array[6][11] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[411] ), 
    .Q1(\Controller_inst.temp_buffer[412] ), 
    .F0(\Controller_inst.temp_array[6][11].sig_1440.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][12].sig_1441.FeedThruLUT ));
  Controller_inst_SLICE_1627 \Controller_inst.SLICE_1627 ( 
    .DI1(\Controller_inst.temp_array[6][14].sig_1443.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][13].sig_1442.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][14] ), 
    .D0(\Controller_inst.temp_array[6][13] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[413] ), 
    .Q1(\Controller_inst.temp_buffer[414] ), 
    .F0(\Controller_inst.temp_array[6][13].sig_1442.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][14].sig_1443.FeedThruLUT ));
  Controller_inst_SLICE_1629 \Controller_inst.SLICE_1629 ( 
    .DI1(\Controller_inst.temp_array[5][0].sig_1445.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][15].sig_1444.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[5][0] ), 
    .D0(\Controller_inst.temp_array[6][15] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[415] ), 
    .Q1(\Controller_inst.temp_buffer[416] ), 
    .F0(\Controller_inst.temp_array[6][15].sig_1444.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[5][0].sig_1445.FeedThruLUT ));
  Controller_inst_SLICE_1631 \Controller_inst.SLICE_1631 ( 
    .DI1(\Controller_inst.temp_array[5][2].sig_1447.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[5][1].sig_1446.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[5][2] ), 
    .D0(\Controller_inst.temp_array[5][1] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[417] ), 
    .Q1(\Controller_inst.temp_buffer[418] ), 
    .F0(\Controller_inst.temp_array[5][1].sig_1446.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[5][2].sig_1447.FeedThruLUT ));
  Controller_inst_SLICE_1633 \Controller_inst.SLICE_1633 ( 
    .DI1(\Controller_inst.temp_array[5][4].sig_1449.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[5][3].sig_1448.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[5][4] ), 
    .D0(\Controller_inst.temp_array[5][3] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[419] ), 
    .Q1(\Controller_inst.temp_buffer[420] ), 
    .F0(\Controller_inst.temp_array[5][3].sig_1448.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[5][4].sig_1449.FeedThruLUT ));
  Controller_inst_SLICE_1635 \Controller_inst.SLICE_1635 ( 
    .DI1(\Controller_inst.temp_array[5][6].sig_1451.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[5][5].sig_1450.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[5][6] ), 
    .C0(\Controller_inst.temp_array[5][5] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[421] ), 
    .Q1(\Controller_inst.temp_buffer[422] ), 
    .F0(\Controller_inst.temp_array[5][5].sig_1450.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[5][6].sig_1451.FeedThruLUT ));
  Controller_inst_SLICE_1637 \Controller_inst.SLICE_1637 ( 
    .DI1(\Controller_inst.temp_array[5][8].sig_1453.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[5][7].sig_1452.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[5][8] ), 
    .D0(\Controller_inst.temp_array[5][7] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[423] ), 
    .Q1(\Controller_inst.temp_buffer[424] ), 
    .F0(\Controller_inst.temp_array[5][7].sig_1452.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[5][8].sig_1453.FeedThruLUT ));
  Controller_inst_SLICE_1639 \Controller_inst.SLICE_1639 ( 
    .DI1(\Controller_inst.temp_array[5][10].sig_1455.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[5][9].sig_1454.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[5][10] ), 
    .C0(\Controller_inst.temp_array[5][9] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[425] ), 
    .Q1(\Controller_inst.temp_buffer[426] ), 
    .F0(\Controller_inst.temp_array[5][9].sig_1454.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[5][10].sig_1455.FeedThruLUT ));
  Controller_inst_SLICE_1641 \Controller_inst.SLICE_1641 ( 
    .DI1(\Controller_inst.temp_array[5][12].sig_1457.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[5][11].sig_1456.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[5][12] ), 
    .D0(\Controller_inst.temp_array[5][11] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[427] ), 
    .Q1(\Controller_inst.temp_buffer[428] ), 
    .F0(\Controller_inst.temp_array[5][11].sig_1456.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[5][12].sig_1457.FeedThruLUT ));
  Controller_inst_SLICE_1643 \Controller_inst.SLICE_1643 ( 
    .DI1(\Controller_inst.temp_array[5][14].sig_1459.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[5][13].sig_1458.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[5][14] ), 
    .C0(\Controller_inst.temp_array[5][13] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[429] ), 
    .Q1(\Controller_inst.temp_buffer[430] ), 
    .F0(\Controller_inst.temp_array[5][13].sig_1458.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[5][14].sig_1459.FeedThruLUT ));
  Controller_inst_SLICE_1645 \Controller_inst.SLICE_1645 ( 
    .DI1(\Controller_inst.temp_array[4][0].sig_1461.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[5][15].sig_1460.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[4][0] ), 
    .D0(\Controller_inst.temp_array[5][15] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[431] ), 
    .Q1(\Controller_inst.temp_buffer[432] ), 
    .F0(\Controller_inst.temp_array[5][15].sig_1460.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[4][0].sig_1461.FeedThruLUT ));
  Controller_inst_SLICE_1647 \Controller_inst.SLICE_1647 ( 
    .DI1(\Controller_inst.temp_array[4][2].sig_1463.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[4][1].sig_1462.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[4][2] ), 
    .D0(\Controller_inst.temp_array[4][1] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[433] ), 
    .Q1(\Controller_inst.temp_buffer[434] ), 
    .F0(\Controller_inst.temp_array[4][1].sig_1462.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[4][2].sig_1463.FeedThruLUT ));
  Controller_inst_SLICE_1649 \Controller_inst.SLICE_1649 ( 
    .DI1(\Controller_inst.temp_array[4][4].sig_1465.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[4][3].sig_1464.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[4][4] ), 
    .D0(\Controller_inst.temp_array[4][3] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[435] ), 
    .Q1(\Controller_inst.temp_buffer[436] ), 
    .F0(\Controller_inst.temp_array[4][3].sig_1464.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[4][4].sig_1465.FeedThruLUT ));
  Controller_inst_SLICE_1651 \Controller_inst.SLICE_1651 ( 
    .DI1(\Controller_inst.temp_array[4][6].sig_1467.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[4][5].sig_1466.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[4][6] ), 
    .D0(\Controller_inst.temp_array[4][5] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[437] ), 
    .Q1(\Controller_inst.temp_buffer[438] ), 
    .F0(\Controller_inst.temp_array[4][5].sig_1466.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[4][6].sig_1467.FeedThruLUT ));
  Controller_inst_SLICE_1653 \Controller_inst.SLICE_1653 ( 
    .DI1(\Controller_inst.temp_array[4][8].sig_1469.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[4][7].sig_1468.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[4][8] ), 
    .D0(\Controller_inst.temp_array[4][7] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[439] ), 
    .Q1(\Controller_inst.temp_buffer[440] ), 
    .F0(\Controller_inst.temp_array[4][7].sig_1468.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[4][8].sig_1469.FeedThruLUT ));
  Controller_inst_SLICE_1655 \Controller_inst.SLICE_1655 ( 
    .DI0(\Controller_inst.temp_array[4][9].sig_1470.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[4][9] ), .CE(\Controller_inst.n10107 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[441] ), 
    .F0(\Controller_inst.temp_array[4][9].sig_1470.FeedThruLUT ));
  Controller_inst_SLICE_1656 \Controller_inst.SLICE_1656 ( 
    .DI1(\Controller_inst.temp_array[4][11].sig_1472.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[4][10].sig_1471.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[4][11] ), 
    .D0(\Controller_inst.temp_array[4][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[442] ), 
    .Q1(\Controller_inst.temp_buffer[443] ), 
    .F0(\Controller_inst.temp_array[4][10].sig_1471.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[4][11].sig_1472.FeedThruLUT ));
  Controller_inst_SLICE_1658 \Controller_inst.SLICE_1658 ( 
    .DI1(\Controller_inst.temp_array[4][13].sig_1474.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[4][12].sig_1473.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[4][13] ), 
    .D0(\Controller_inst.temp_array[4][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[444] ), 
    .Q1(\Controller_inst.temp_buffer[445] ), 
    .F0(\Controller_inst.temp_array[4][12].sig_1473.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[4][13].sig_1474.FeedThruLUT ));
  Controller_inst_SLICE_1660 \Controller_inst.SLICE_1660 ( 
    .DI1(\Controller_inst.temp_array[4][15].sig_1476.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[4][14].sig_1475.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[4][15] ), 
    .D0(\Controller_inst.temp_array[4][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[446] ), 
    .Q1(\Controller_inst.temp_buffer[447] ), 
    .F0(\Controller_inst.temp_array[4][14].sig_1475.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[4][15].sig_1476.FeedThruLUT ));
  Controller_inst_SLICE_1662 \Controller_inst.SLICE_1662 ( 
    .DI1(\Controller_inst.temp_array[3][1].sig_1478.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][0].sig_1477.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[3][1] ), 
    .D0(\Controller_inst.temp_array[3][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[448] ), 
    .Q1(\Controller_inst.temp_buffer[449] ), 
    .F0(\Controller_inst.temp_array[3][0].sig_1477.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][1].sig_1478.FeedThruLUT ));
  Controller_inst_SLICE_1664 \Controller_inst.SLICE_1664 ( 
    .DI1(\Controller_inst.temp_array[3][3].sig_1480.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][2].sig_1479.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[3][3] ), 
    .C0(\Controller_inst.temp_array[3][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[450] ), 
    .Q1(\Controller_inst.temp_buffer[451] ), 
    .F0(\Controller_inst.temp_array[3][2].sig_1479.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][3].sig_1480.FeedThruLUT ));
  Controller_inst_SLICE_1666 \Controller_inst.SLICE_1666 ( 
    .DI1(\Controller_inst.temp_array[3][5].sig_1482.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][4].sig_1481.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[3][5] ), 
    .D0(\Controller_inst.temp_array[3][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[452] ), 
    .Q1(\Controller_inst.temp_buffer[453] ), 
    .F0(\Controller_inst.temp_array[3][4].sig_1481.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][5].sig_1482.FeedThruLUT ));
  Controller_inst_SLICE_1668 \Controller_inst.SLICE_1668 ( 
    .DI1(\Controller_inst.temp_array[3][7].sig_1484.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][6].sig_1483.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[3][7] ), 
    .C0(\Controller_inst.temp_array[3][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[454] ), 
    .Q1(\Controller_inst.temp_buffer[455] ), 
    .F0(\Controller_inst.temp_array[3][6].sig_1483.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][7].sig_1484.FeedThruLUT ));
  Controller_inst_SLICE_1670 \Controller_inst.SLICE_1670 ( 
    .DI1(\Controller_inst.temp_array[3][9].sig_1486.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][8].sig_1485.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[3][9] ), 
    .D0(\Controller_inst.temp_array[3][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[456] ), 
    .Q1(\Controller_inst.temp_buffer[457] ), 
    .F0(\Controller_inst.temp_array[3][8].sig_1485.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][9].sig_1486.FeedThruLUT ));
  Controller_inst_SLICE_1672 \Controller_inst.SLICE_1672 ( 
    .DI1(\Controller_inst.temp_array[3][11].sig_1488.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][10].sig_1487.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[3][11] ), 
    .D0(\Controller_inst.temp_array[3][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[458] ), 
    .Q1(\Controller_inst.temp_buffer[459] ), 
    .F0(\Controller_inst.temp_array[3][10].sig_1487.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][11].sig_1488.FeedThruLUT ));
  Controller_inst_SLICE_1674 \Controller_inst.SLICE_1674 ( 
    .DI1(\Controller_inst.temp_array[3][13].sig_1490.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][12].sig_1489.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[3][13] ), 
    .D0(\Controller_inst.temp_array[3][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[460] ), 
    .Q1(\Controller_inst.temp_buffer[461] ), 
    .F0(\Controller_inst.temp_array[3][12].sig_1489.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][13].sig_1490.FeedThruLUT ));
  Controller_inst_SLICE_1676 \Controller_inst.SLICE_1676 ( 
    .DI1(\Controller_inst.temp_array[3][15].sig_1492.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][14].sig_1491.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[3][15] ), 
    .D0(\Controller_inst.temp_array[3][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[462] ), 
    .Q1(\Controller_inst.temp_buffer[463] ), 
    .F0(\Controller_inst.temp_array[3][14].sig_1491.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][15].sig_1492.FeedThruLUT ));
  Controller_inst_SLICE_1678 \Controller_inst.SLICE_1678 ( 
    .DI1(\Controller_inst.temp_array[2][1].sig_1494.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][0].sig_1493.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[2][1] ), 
    .D0(\Controller_inst.temp_array[2][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[464] ), 
    .Q1(\Controller_inst.temp_buffer[465] ), 
    .F0(\Controller_inst.temp_array[2][0].sig_1493.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][1].sig_1494.FeedThruLUT ));
  Controller_inst_SLICE_1680 \Controller_inst.SLICE_1680 ( 
    .DI1(\Controller_inst.temp_array[2][3].sig_1496.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][2].sig_1495.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[2][3] ), 
    .D0(\Controller_inst.temp_array[2][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[466] ), 
    .Q1(\Controller_inst.temp_buffer[467] ), 
    .F0(\Controller_inst.temp_array[2][2].sig_1495.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][3].sig_1496.FeedThruLUT ));
  Controller_inst_SLICE_1682 \Controller_inst.SLICE_1682 ( 
    .DI1(\Controller_inst.temp_array[2][5].sig_1498.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][4].sig_1497.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[2][5] ), 
    .D0(\Controller_inst.temp_array[2][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[468] ), 
    .Q1(\Controller_inst.temp_buffer[469] ), 
    .F0(\Controller_inst.temp_array[2][4].sig_1497.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][5].sig_1498.FeedThruLUT ));
  Controller_inst_SLICE_1684 \Controller_inst.SLICE_1684 ( 
    .DI1(\Controller_inst.temp_array[2][7].sig_1500.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][6].sig_1499.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[2][7] ), 
    .D0(\Controller_inst.temp_array[2][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[470] ), 
    .Q1(\Controller_inst.temp_buffer[471] ), 
    .F0(\Controller_inst.temp_array[2][6].sig_1499.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][7].sig_1500.FeedThruLUT ));
  Controller_inst_SLICE_1686 \Controller_inst.SLICE_1686 ( 
    .DI1(\Controller_inst.temp_array[2][9].sig_1502.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][8].sig_1501.FeedThruLUT ), 
    .B1(\Controller_inst.temp_array[2][9] ), 
    .C0(\Controller_inst.temp_array[2][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[472] ), 
    .Q1(\Controller_inst.temp_buffer[473] ), 
    .F0(\Controller_inst.temp_array[2][8].sig_1501.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][9].sig_1502.FeedThruLUT ));
  Controller_inst_SLICE_1688 \Controller_inst.SLICE_1688 ( 
    .DI1(\Controller_inst.temp_array[2][11].sig_1504.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][10].sig_1503.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[2][11] ), 
    .D0(\Controller_inst.temp_array[2][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[474] ), 
    .Q1(\Controller_inst.temp_buffer[475] ), 
    .F0(\Controller_inst.temp_array[2][10].sig_1503.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][11].sig_1504.FeedThruLUT ));
  Controller_inst_SLICE_1690 \Controller_inst.SLICE_1690 ( 
    .DI1(\Controller_inst.temp_array[2][13].sig_1506.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][12].sig_1505.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[2][13] ), 
    .D0(\Controller_inst.temp_array[2][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[476] ), 
    .Q1(\Controller_inst.temp_buffer[477] ), 
    .F0(\Controller_inst.temp_array[2][12].sig_1505.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][13].sig_1506.FeedThruLUT ));
  Controller_inst_SLICE_1692 \Controller_inst.SLICE_1692 ( 
    .DI1(\Controller_inst.temp_array[2][15].sig_1508.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][14].sig_1507.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[2][15] ), 
    .D0(\Controller_inst.temp_array[2][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[478] ), 
    .Q1(\Controller_inst.temp_buffer[479] ), 
    .F0(\Controller_inst.temp_array[2][14].sig_1507.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][15].sig_1508.FeedThruLUT ));
  Controller_inst_SLICE_1694 \Controller_inst.SLICE_1694 ( 
    .DI1(\Controller_inst.temp_array[1][1].sig_1510.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][0].sig_1509.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[1][1] ), 
    .C0(\Controller_inst.temp_array[1][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[480] ), 
    .Q1(\Controller_inst.temp_buffer[481] ), 
    .F0(\Controller_inst.temp_array[1][0].sig_1509.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[1][1].sig_1510.FeedThruLUT ));
  Controller_inst_SLICE_1696 \Controller_inst.SLICE_1696 ( 
    .DI1(\Controller_inst.temp_array[1][3].sig_1512.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][2].sig_1511.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[1][3] ), 
    .D0(\Controller_inst.temp_array[1][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[482] ), 
    .Q1(\Controller_inst.temp_buffer[483] ), 
    .F0(\Controller_inst.temp_array[1][2].sig_1511.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[1][3].sig_1512.FeedThruLUT ));
  Controller_inst_SLICE_1698 \Controller_inst.SLICE_1698 ( 
    .DI1(\Controller_inst.temp_array[1][5].sig_1514.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][4].sig_1513.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[1][5] ), 
    .D0(\Controller_inst.temp_array[1][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[484] ), 
    .Q1(\Controller_inst.temp_buffer[485] ), 
    .F0(\Controller_inst.temp_array[1][4].sig_1513.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[1][5].sig_1514.FeedThruLUT ));
  Controller_inst_SLICE_1700 \Controller_inst.SLICE_1700 ( 
    .DI1(\Controller_inst.temp_array[1][7].sig_1516.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][6].sig_1515.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[1][7] ), 
    .C0(\Controller_inst.temp_array[1][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[486] ), 
    .Q1(\Controller_inst.temp_buffer[487] ), 
    .F0(\Controller_inst.temp_array[1][6].sig_1515.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[1][7].sig_1516.FeedThruLUT ));
  Controller_inst_SLICE_1702 \Controller_inst.SLICE_1702 ( 
    .DI1(\Controller_inst.temp_array[1][9].sig_1518.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][8].sig_1517.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[1][9] ), 
    .D0(\Controller_inst.temp_array[1][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[488] ), 
    .Q1(\Controller_inst.temp_buffer[489] ), 
    .F0(\Controller_inst.temp_array[1][8].sig_1517.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[1][9].sig_1518.FeedThruLUT ));
  Controller_inst_SLICE_1704 \Controller_inst.SLICE_1704 ( 
    .DI1(\Controller_inst.temp_array[1][11].sig_1520.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][10].sig_1519.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[1][11] ), 
    .D0(\Controller_inst.temp_array[1][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[490] ), 
    .Q1(\Controller_inst.temp_buffer[491] ), 
    .F0(\Controller_inst.temp_array[1][10].sig_1519.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[1][11].sig_1520.FeedThruLUT ));
  Controller_inst_SLICE_1706 \Controller_inst.SLICE_1706 ( 
    .DI1(\Controller_inst.temp_array[1][13].sig_1522.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][12].sig_1521.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[1][13] ), 
    .D0(\Controller_inst.temp_array[1][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[492] ), 
    .Q1(\Controller_inst.temp_buffer[493] ), 
    .F0(\Controller_inst.temp_array[1][12].sig_1521.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[1][13].sig_1522.FeedThruLUT ));
  Controller_inst_SLICE_1708 \Controller_inst.SLICE_1708 ( 
    .DI1(\Controller_inst.temp_array[1][15].sig_1524.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][14].sig_1523.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[1][15] ), 
    .D0(\Controller_inst.temp_array[1][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[494] ), 
    .Q1(\Controller_inst.temp_buffer[495] ), 
    .F0(\Controller_inst.temp_array[1][14].sig_1523.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[1][15].sig_1524.FeedThruLUT ));
  Controller_inst_SLICE_1710 \Controller_inst.SLICE_1710 ( 
    .DI1(\Controller_inst.temp_array[0][1].sig_1526.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][0].sig_1525.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[0][1] ), 
    .D0(\Controller_inst.temp_array[0][0] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[496] ), 
    .Q1(\Controller_inst.temp_buffer[497] ), 
    .F0(\Controller_inst.temp_array[0][0].sig_1525.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][1].sig_1526.FeedThruLUT ));
  Controller_inst_SLICE_1712 \Controller_inst.SLICE_1712 ( 
    .DI1(\Controller_inst.temp_array[0][3].sig_1528.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][2].sig_1527.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[0][3] ), 
    .C0(\Controller_inst.temp_array[0][2] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[498] ), 
    .Q1(\Controller_inst.temp_buffer[499] ), 
    .F0(\Controller_inst.temp_array[0][2].sig_1527.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][3].sig_1528.FeedThruLUT ));
  Controller_inst_SLICE_1714 \Controller_inst.SLICE_1714 ( 
    .DI1(\Controller_inst.temp_array[0][5].sig_1530.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][4].sig_1529.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[0][5] ), 
    .D0(\Controller_inst.temp_array[0][4] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[500] ), 
    .Q1(\Controller_inst.temp_buffer[501] ), 
    .F0(\Controller_inst.temp_array[0][4].sig_1529.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][5].sig_1530.FeedThruLUT ));
  Controller_inst_SLICE_1716 \Controller_inst.SLICE_1716 ( 
    .DI1(\Controller_inst.temp_array[0][7].sig_1532.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][6].sig_1531.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[0][7] ), 
    .D0(\Controller_inst.temp_array[0][6] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[502] ), 
    .Q1(\Controller_inst.temp_buffer[503] ), 
    .F0(\Controller_inst.temp_array[0][6].sig_1531.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][7].sig_1532.FeedThruLUT ));
  Controller_inst_SLICE_1718 \Controller_inst.SLICE_1718 ( 
    .DI1(\Controller_inst.temp_array[0][9].sig_1534.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][8].sig_1533.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[0][9] ), 
    .D0(\Controller_inst.temp_array[0][8] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[504] ), 
    .Q1(\Controller_inst.temp_buffer[505] ), 
    .F0(\Controller_inst.temp_array[0][8].sig_1533.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][9].sig_1534.FeedThruLUT ));
  Controller_inst_SLICE_1720 \Controller_inst.SLICE_1720 ( 
    .DI1(\Controller_inst.temp_array[0][11].sig_1536.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][10].sig_1535.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[0][11] ), 
    .D0(\Controller_inst.temp_array[0][10] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[506] ), 
    .Q1(\Controller_inst.temp_buffer[507] ), 
    .F0(\Controller_inst.temp_array[0][10].sig_1535.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][11].sig_1536.FeedThruLUT ));
  Controller_inst_SLICE_1722 \Controller_inst.SLICE_1722 ( 
    .DI1(\Controller_inst.temp_array[0][13].sig_1538.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][12].sig_1537.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[0][13] ), 
    .D0(\Controller_inst.temp_array[0][12] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[508] ), 
    .Q1(\Controller_inst.temp_buffer[509] ), 
    .F0(\Controller_inst.temp_array[0][12].sig_1537.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][13].sig_1538.FeedThruLUT ));
  Controller_inst_SLICE_1724 \Controller_inst.SLICE_1724 ( 
    .DI1(\Controller_inst.temp_array[0][15].sig_1540.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][14].sig_1539.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[0][15] ), 
    .D0(\Controller_inst.temp_array[0][14] ), .CE(\Controller_inst.n10107 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[510] ), 
    .Q1(\Controller_inst.temp_buffer[511] ), 
    .F0(\Controller_inst.temp_array[0][14].sig_1539.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][15].sig_1540.FeedThruLUT ));
  Controller_inst_SLICE_1726 \Controller_inst.SLICE_1726 ( 
    .DI0(\Controller_inst.RGB2_OUT_c_N_2564 ), .D0(RGB2_OUT_c), 
    .C0(o_Controller_Mode_c_0), .B0(o_Controller_Mode_c_1), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), .Q0(RGB2_OUT_c), 
    .F0(\Controller_inst.RGB2_OUT_c_N_2564 ));
  Controller_inst_SLICE_1728 \Controller_inst.SLICE_1728 ( 
    .DI1(\Controller_inst.n14428 ), .DI0(\Controller_inst.n14431 ), 
    .D1(maxfan_replicated_net_999), .C1(\Controller_inst.n5 ), 
    .B1(\Controller_inst.n9690 ), .A1(\channel_array[0][15] ), 
    .D0(\channel_array[0][11] ), .C0(\Controller_inst.n9690 ), 
    .B0(\Controller_inst.n5 ), .A0(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\channel_array[0][11] ), 
    .Q1(\channel_array[0][15] ), .F0(\Controller_inst.n14431 ), 
    .F1(\Controller_inst.n14428 ));
  Controller_inst_SLICE_1729 \Controller_inst.SLICE_1729 ( 
    .DI1(\Controller_inst.n14429 ), .DI0(\Controller_inst.n14430 ), 
    .D1(\channel_array[0][14] ), .C1(\Controller_inst.n5 ), 
    .B1(\Controller_inst.n9690 ), .A1(maxfan_replicated_net_1496), 
    .D0(\channel_array[0][13] ), .C0(\Controller_inst.n9690 ), 
    .B0(\Controller_inst.n5 ), .A0(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\channel_array[0][13] ), .Q1(\channel_array[0][14] ), 
    .F0(\Controller_inst.n14430 ), .F1(\Controller_inst.n14429 ));
  Controller_inst_SLICE_1732 \Controller_inst.SLICE_1732 ( 
    .DI1(\Controller_inst.n14426 ), .DI0(\Controller_inst.n14427 ), 
    .D1(\channel_array[32][14] ), .C1(\Controller_inst.n5 ), 
    .B1(\Controller_inst.n9690 ), .A1(maxfan_replicated_net_999), 
    .D0(maxfan_replicated_net_999), .C0(\Controller_inst.n9690 ), 
    .B0(\Controller_inst.n5 ), .A0(\channel_array[32][15] ), .CLK(pll_clk_int), 
    .Q0(\channel_array[32][15] ), .Q1(\channel_array[32][14] ), 
    .F0(\Controller_inst.n14427 ), .F1(\Controller_inst.n14426 ));
  SLICE_1733 SLICE_1733( .DI1(n21374), .DI0(n21375), .D1(n13905), .C1(n13844), 
    .B1(n21373), .A1(\rhd_index[4] ), .D0(n22816), .C0(n13906), 
    .B0(\rhd_index[4] ), .A0(n21373), .CE(n4), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_RHD_TX_Byte[1] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[2] ), .F0(n21375), .F1(n21374));
  SLICE_1735 SLICE_1735( .DI1(n21376), .DI0(n21377), .D1(n13849), .C1(n13844), 
    .B1(n21373), .A1(\rhd_index[4] ), .D0(n22789), .C0(n13904), 
    .B0(\rhd_index[4] ), .A0(n21373), .CE(n4), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_RHD_TX_Byte[3] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[4] ), .F0(n21377), .F1(n21376));
  Controller_inst_SLICE_1737 \Controller_inst.SLICE_1737 ( 
    .DI0(\Controller_inst.n9580[5] ), .D0(n22787), .C0(n13854), 
    .B0(\rhd_index[4] ), .A0(n21373), .CE(n4), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_RHD_TX_Byte[5] ), 
    .F0(\Controller_inst.n9580[5] ));
  SLICE_1738 SLICE_1738( .DI1(n24466), .DI0(n24778), .D1(n15), .C1(n24463), 
    .B1(\rhd_index[5] ), .A1(n22796), .D0(n22794), .C0(n15_adj_2815), 
    .B0(n24775), .A0(\rhd_index[5] ), .CE(n4), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_RHD_TX_Byte[8] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[9] ), .F0(n24778), .F1(n24466));
  SLICE_1740 SLICE_1740( .DI1(n22736), .DI0(n13869), .D1(n22848), .C1(n24520), 
    .B1(\rhd_index[5] ), .A1(\rhd_index[3] ), .D0(n42), .C0(\rhd_index[4] ), 
    .B0(n13903), .A0(\rhd_index[2] ), .CE(n4), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_RHD_TX_Byte[10] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[11] ), .F0(n13869), .F1(n22736));
  SLICE_1742 SLICE_1742( .DI1(n24664), .DI0(n24052), .D1(n22800), .C1(n22799), 
    .B1(\rhd_index[5] ), .A1(n24661), .D0(n30), .C0(n22798), .B0(n24049), 
    .A0(\rhd_index[5] ), .CE(n4), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_RHD_TX_Byte[12] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[13] ), .F0(n24052), .F1(n24664));
  SLICE_1744 SLICE_1744( .DI1(n24646), .DI0(n24652), .D1(n22824), .C1(n22823), 
    .B1(n24643), .A1(\rhd_index[5] ), .D0(\rhd_index[5] ), .C0(n22820), 
    .B0(n24649), .A0(n30_adj_2821), .CE(n4), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_RHD_TX_Byte[14] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[15] ), .F0(n24652), .F1(n24646));
  Controller_inst_SLICE_1747 \Controller_inst.SLICE_1747 ( 
    .DI1(\Controller_inst.n167_adj_2806[3] ), 
    .DI0(\Controller_inst.n167_adj_2806[2] ), 
    .D1(\Controller_inst.n133_adj_2808[3] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[2] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[2] ), 
    .Q1(\Controller_inst.stm32_counter[3] ), 
    .F0(\Controller_inst.n167_adj_2806[2] ), 
    .F1(\Controller_inst.n167_adj_2806[3] ));
  Controller_inst_SLICE_1749 \Controller_inst.SLICE_1749 ( 
    .DI1(\Controller_inst.n167_adj_2806[5] ), 
    .DI0(\Controller_inst.n167_adj_2806[4] ), 
    .D1(\Controller_inst.n133_adj_2808[5] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[4] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[4] ), 
    .Q1(\Controller_inst.stm32_counter[5] ), 
    .F0(\Controller_inst.n167_adj_2806[4] ), 
    .F1(\Controller_inst.n167_adj_2806[5] ));
  Controller_inst_SLICE_1751 \Controller_inst.SLICE_1751 ( 
    .DI1(\Controller_inst.n167_adj_2806[7] ), 
    .DI0(\Controller_inst.n167_adj_2806[6] ), 
    .D1(\Controller_inst.n133_adj_2808[7] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[6] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[6] ), 
    .Q1(\Controller_inst.stm32_counter[7] ), 
    .F0(\Controller_inst.n167_adj_2806[6] ), 
    .F1(\Controller_inst.n167_adj_2806[7] ));
  Controller_inst_SLICE_1753 \Controller_inst.SLICE_1753 ( 
    .DI1(\Controller_inst.n167_adj_2806[9] ), 
    .DI0(\Controller_inst.n167_adj_2806[8] ), 
    .D1(\Controller_inst.n133_adj_2808[9] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[8] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[8] ), 
    .Q1(\Controller_inst.stm32_counter[9] ), 
    .F0(\Controller_inst.n167_adj_2806[8] ), 
    .F1(\Controller_inst.n167_adj_2806[9] ));
  Controller_inst_SLICE_1755 \Controller_inst.SLICE_1755 ( 
    .DI1(\Controller_inst.n167_adj_2806[11] ), 
    .DI0(\Controller_inst.n167_adj_2806[10] ), 
    .D1(\Controller_inst.n133_adj_2808[11] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[10] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[10] ), 
    .Q1(\Controller_inst.stm32_counter[11] ), 
    .F0(\Controller_inst.n167_adj_2806[10] ), 
    .F1(\Controller_inst.n167_adj_2806[11] ));
  Controller_inst_SLICE_1757 \Controller_inst.SLICE_1757 ( 
    .DI1(\Controller_inst.n167_adj_2806[13] ), 
    .DI0(\Controller_inst.n167_adj_2806[12] ), 
    .D1(\Controller_inst.n133_adj_2808[13] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[12] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[12] ), 
    .Q1(\Controller_inst.stm32_counter[13] ), 
    .F0(\Controller_inst.n167_adj_2806[12] ), 
    .F1(\Controller_inst.n167_adj_2806[13] ));
  Controller_inst_SLICE_1759 \Controller_inst.SLICE_1759 ( 
    .DI1(\Controller_inst.n167_adj_2806[15] ), 
    .DI0(\Controller_inst.n167_adj_2806[14] ), 
    .D1(\Controller_inst.n133_adj_2808[15] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[14] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[14] ), 
    .Q1(\Controller_inst.stm32_counter[15] ), 
    .F0(\Controller_inst.n167_adj_2806[14] ), 
    .F1(\Controller_inst.n167_adj_2806[15] ));
  Controller_inst_SLICE_1761 \Controller_inst.SLICE_1761 ( 
    .DI1(\Controller_inst.n167_adj_2806[17] ), 
    .DI0(\Controller_inst.n167_adj_2806[16] ), 
    .D1(\Controller_inst.n133_adj_2808[17] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[16] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[16] ), 
    .Q1(\Controller_inst.stm32_counter[17] ), 
    .F0(\Controller_inst.n167_adj_2806[16] ), 
    .F1(\Controller_inst.n167_adj_2806[17] ));
  Controller_inst_SLICE_1763 \Controller_inst.SLICE_1763 ( 
    .DI1(\Controller_inst.n167_adj_2806[19] ), 
    .DI0(\Controller_inst.n167_adj_2806[18] ), 
    .D1(\Controller_inst.n133_adj_2808[19] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[18] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[18] ), 
    .Q1(\Controller_inst.stm32_counter[19] ), 
    .F0(\Controller_inst.n167_adj_2806[18] ), 
    .F1(\Controller_inst.n167_adj_2806[19] ));
  Controller_inst_SLICE_1765 \Controller_inst.SLICE_1765 ( 
    .DI1(\Controller_inst.n167_adj_2806[21] ), 
    .DI0(\Controller_inst.n167_adj_2806[20] ), 
    .D1(\Controller_inst.n133_adj_2808[21] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[20] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[20] ), 
    .Q1(\Controller_inst.stm32_counter[21] ), 
    .F0(\Controller_inst.n167_adj_2806[20] ), 
    .F1(\Controller_inst.n167_adj_2806[21] ));
  Controller_inst_SLICE_1767 \Controller_inst.SLICE_1767 ( 
    .DI1(\Controller_inst.n167_adj_2806[23] ), 
    .DI0(\Controller_inst.n167_adj_2806[22] ), 
    .D1(\Controller_inst.stm32_state[0] ), 
    .C1(\Controller_inst.n133_adj_2808[23] ), 
    .D0(\Controller_inst.n133_adj_2808[22] ), 
    .C0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[22] ), 
    .Q1(\Controller_inst.stm32_counter[23] ), 
    .F0(\Controller_inst.n167_adj_2806[22] ), 
    .F1(\Controller_inst.n167_adj_2806[23] ));
  Controller_inst_SLICE_1769 \Controller_inst.SLICE_1769 ( 
    .DI1(\Controller_inst.n167_adj_2806[25] ), 
    .DI0(\Controller_inst.n167_adj_2806[24] ), 
    .D1(\Controller_inst.n133_adj_2808[25] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[24] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[24] ), 
    .Q1(\Controller_inst.stm32_counter[25] ), 
    .F0(\Controller_inst.n167_adj_2806[24] ), 
    .F1(\Controller_inst.n167_adj_2806[25] ));
  Controller_inst_SLICE_1771 \Controller_inst.SLICE_1771 ( 
    .DI1(\Controller_inst.n167_adj_2806[27] ), 
    .DI0(\Controller_inst.n167_adj_2806[26] ), 
    .D1(\Controller_inst.n133_adj_2808[27] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[26] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[26] ), 
    .Q1(\Controller_inst.stm32_counter[27] ), 
    .F0(\Controller_inst.n167_adj_2806[26] ), 
    .F1(\Controller_inst.n167_adj_2806[27] ));
  Controller_inst_SLICE_1773 \Controller_inst.SLICE_1773 ( 
    .DI1(\Controller_inst.n167_adj_2806[29] ), 
    .DI0(\Controller_inst.n167_adj_2806[28] ), 
    .D1(\Controller_inst.n133_adj_2808[29] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[28] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[28] ), 
    .Q1(\Controller_inst.stm32_counter[29] ), 
    .F0(\Controller_inst.n167_adj_2806[28] ), 
    .F1(\Controller_inst.n167_adj_2806[29] ));
  Controller_inst_SLICE_1775 \Controller_inst.SLICE_1775 ( 
    .DI1(\Controller_inst.n167_adj_2806[31] ), 
    .DI0(\Controller_inst.n167_adj_2806[30] ), 
    .D1(\Controller_inst.n133_adj_2808[31] ), 
    .B1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.n133_adj_2808[30] ), 
    .C0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[30] ), 
    .Q1(\Controller_inst.stm32_counter[31] ), 
    .F0(\Controller_inst.n167_adj_2806[30] ), 
    .F1(\Controller_inst.n167_adj_2806[31] ));
  Controller_inst_SLICE_1778 \Controller_inst.SLICE_1778 ( 
    .DI1(\Controller_inst.n14424 ), .DI0(\Controller_inst.n14425 ), 
    .D1(\channel_array[32][11] ), .C1(\Controller_inst.n9690 ), 
    .B1(\Controller_inst.n5 ), .A1(maxfan_replicated_net_999), 
    .D0(maxfan_replicated_net_999), .C0(\Controller_inst.n5 ), 
    .B0(\Controller_inst.n9690 ), .A0(\channel_array[32][13] ), 
    .CLK(pll_clk_int), .Q0(\channel_array[32][13] ), 
    .Q1(\channel_array[32][11] ), .F0(\Controller_inst.n14425 ), 
    .F1(\Controller_inst.n14424 ));
  Controller_inst_SLICE_1784 \Controller_inst.SLICE_1784 ( 
    .DI1(\Controller_inst.n167_adj_2807[4] ), 
    .DI0(\Controller_inst.n167_adj_2807[3] ), .D1(\Controller_inst.n133[4] ), 
    .C1(\Controller_inst.n9634 ), .D0(\Controller_inst.n133[3] ), 
    .B0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), .Q0(\rhd_index[3] ), 
    .Q1(\rhd_index[4] ), .F0(\Controller_inst.n167_adj_2807[3] ), 
    .F1(\Controller_inst.n167_adj_2807[4] ));
  Controller_inst_SLICE_1787 \Controller_inst.SLICE_1787 ( 
    .DI1(\Controller_inst.n167_adj_2807[7] ), 
    .DI0(\Controller_inst.n167_adj_2807[6] ), .D1(\Controller_inst.n133[7] ), 
    .C1(\Controller_inst.n9634 ), .D0(\Controller_inst.n133[6] ), 
    .B0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[6] ), .Q1(\Controller_inst.rhd_index[7] ), 
    .F0(\Controller_inst.n167_adj_2807[6] ), 
    .F1(\Controller_inst.n167_adj_2807[7] ));
  Controller_inst_SLICE_1789 \Controller_inst.SLICE_1789 ( 
    .DI1(\Controller_inst.n167_adj_2807[9] ), 
    .DI0(\Controller_inst.n167_adj_2807[8] ), .D1(\Controller_inst.n133[9] ), 
    .B1(\Controller_inst.n9634 ), .D0(\Controller_inst.n133[8] ), 
    .C0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[8] ), .Q1(\Controller_inst.rhd_index[9] ), 
    .F0(\Controller_inst.n167_adj_2807[8] ), 
    .F1(\Controller_inst.n167_adj_2807[9] ));
  Controller_inst_SLICE_1791 \Controller_inst.SLICE_1791 ( 
    .DI1(\Controller_inst.n167_adj_2807[11] ), 
    .DI0(\Controller_inst.n167_adj_2807[10] ), .D1(\Controller_inst.n133[11] ), 
    .C1(\Controller_inst.n9634 ), .D0(\Controller_inst.n133[10] ), 
    .B0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[10] ), .Q1(\Controller_inst.rhd_index[11] ), 
    .F0(\Controller_inst.n167_adj_2807[10] ), 
    .F1(\Controller_inst.n167_adj_2807[11] ));
  Controller_inst_SLICE_1793 \Controller_inst.SLICE_1793 ( 
    .DI1(\Controller_inst.n167_adj_2807[13] ), 
    .DI0(\Controller_inst.n167_adj_2807[12] ), .D1(\Controller_inst.n9634 ), 
    .C1(\Controller_inst.n133[13] ), .D0(\Controller_inst.n133[12] ), 
    .C0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[12] ), .Q1(\Controller_inst.rhd_index[13] ), 
    .F0(\Controller_inst.n167_adj_2807[12] ), 
    .F1(\Controller_inst.n167_adj_2807[13] ));
  Controller_inst_SLICE_1795 \Controller_inst.SLICE_1795 ( 
    .DI1(\Controller_inst.n167_adj_2807[15] ), 
    .DI0(\Controller_inst.n167_adj_2807[14] ), .D1(\Controller_inst.n9634 ), 
    .C1(\Controller_inst.n133[15] ), .D0(\Controller_inst.n133[14] ), 
    .C0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[14] ), .Q1(\Controller_inst.rhd_index[15] ), 
    .F0(\Controller_inst.n167_adj_2807[14] ), 
    .F1(\Controller_inst.n167_adj_2807[15] ));
  Controller_inst_SLICE_1797 \Controller_inst.SLICE_1797 ( 
    .DI1(\Controller_inst.n167_adj_2807[17] ), 
    .DI0(\Controller_inst.n167_adj_2807[16] ), .D1(\Controller_inst.n133[17] ), 
    .B1(\Controller_inst.n9634 ), .C0(\Controller_inst.n133[16] ), 
    .A0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[16] ), .Q1(\Controller_inst.rhd_index[17] ), 
    .F0(\Controller_inst.n167_adj_2807[16] ), 
    .F1(\Controller_inst.n167_adj_2807[17] ));
  Controller_inst_SLICE_1799 \Controller_inst.SLICE_1799 ( 
    .DI1(\Controller_inst.n167_adj_2807[19] ), 
    .DI0(\Controller_inst.n167_adj_2807[18] ), .D1(\Controller_inst.n133[19] ), 
    .B1(\Controller_inst.n9634 ), .D0(\Controller_inst.n133[18] ), 
    .C0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[18] ), .Q1(\Controller_inst.rhd_index[19] ), 
    .F0(\Controller_inst.n167_adj_2807[18] ), 
    .F1(\Controller_inst.n167_adj_2807[19] ));
  Controller_inst_SLICE_1801 \Controller_inst.SLICE_1801 ( 
    .DI1(\Controller_inst.n167_adj_2807[21] ), 
    .DI0(\Controller_inst.n167_adj_2807[20] ), .D1(\Controller_inst.n133[21] ), 
    .B1(\Controller_inst.n9634 ), .D0(\Controller_inst.n133[20] ), 
    .C0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[20] ), .Q1(\Controller_inst.rhd_index[21] ), 
    .F0(\Controller_inst.n167_adj_2807[20] ), 
    .F1(\Controller_inst.n167_adj_2807[21] ));
  Controller_inst_SLICE_1803 \Controller_inst.SLICE_1803 ( 
    .DI1(\Controller_inst.n167_adj_2807[23] ), 
    .DI0(\Controller_inst.n167_adj_2807[22] ), .D1(\Controller_inst.n9634 ), 
    .C1(\Controller_inst.n133[23] ), .D0(\Controller_inst.n133[22] ), 
    .C0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[22] ), .Q1(\Controller_inst.rhd_index[23] ), 
    .F0(\Controller_inst.n167_adj_2807[22] ), 
    .F1(\Controller_inst.n167_adj_2807[23] ));
  Controller_inst_SLICE_1805 \Controller_inst.SLICE_1805 ( 
    .DI1(\Controller_inst.n167_adj_2807[25] ), 
    .DI0(\Controller_inst.n167_adj_2807[24] ), .D1(\Controller_inst.n133[25] ), 
    .B1(\Controller_inst.n9634 ), .C0(\Controller_inst.n133[24] ), 
    .A0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[24] ), .Q1(\Controller_inst.rhd_index[25] ), 
    .F0(\Controller_inst.n167_adj_2807[24] ), 
    .F1(\Controller_inst.n167_adj_2807[25] ));
  Controller_inst_SLICE_1807 \Controller_inst.SLICE_1807 ( 
    .DI1(\Controller_inst.n167_adj_2807[27] ), 
    .DI0(\Controller_inst.n167_adj_2807[26] ), .D1(\Controller_inst.n133[27] ), 
    .B1(\Controller_inst.n9634 ), .D0(\Controller_inst.n133[26] ), 
    .C0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[26] ), .Q1(\Controller_inst.rhd_index[27] ), 
    .F0(\Controller_inst.n167_adj_2807[26] ), 
    .F1(\Controller_inst.n167_adj_2807[27] ));
  Controller_inst_SLICE_1809 \Controller_inst.SLICE_1809 ( 
    .DI1(\Controller_inst.n167_adj_2807[29] ), 
    .DI0(\Controller_inst.n167_adj_2807[28] ), .D1(\Controller_inst.n133[29] ), 
    .C1(\Controller_inst.n9634 ), .D0(\Controller_inst.n133[28] ), 
    .B0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[28] ), .Q1(\Controller_inst.rhd_index[29] ), 
    .F0(\Controller_inst.n167_adj_2807[28] ), 
    .F1(\Controller_inst.n167_adj_2807[29] ));
  Controller_inst_SLICE_1811 \Controller_inst.SLICE_1811 ( 
    .DI1(\Controller_inst.n167_adj_2807[31] ), 
    .DI0(\Controller_inst.n167_adj_2807[30] ), .D1(\Controller_inst.n133[31] ), 
    .B1(\Controller_inst.n9634 ), .D0(\Controller_inst.n133[30] ), 
    .C0(\Controller_inst.n9634 ), .CE(\Controller_inst.n4_adj_2615 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[30] ), .Q1(\Controller_inst.rhd_index[31] ), 
    .F0(\Controller_inst.n167_adj_2807[30] ), 
    .F1(\Controller_inst.n167_adj_2807[31] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1813 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1813 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[2] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[0] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.n47[3] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n47[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n13652 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[0] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[2] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1814 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1814 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[8] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[9] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[8] ), 
    .C1(\Controller_inst.n2606[1] ), .B1(\Controller_inst.n15028 ), 
    .A1(\Controller_inst.w_Master_Ready ), 
    .D0(\Controller_inst.w_Master_Ready ), .C0(\Controller_inst.n15028 ), 
    .B0(\Controller_inst.n2606[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[9] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n13612 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[9] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[8] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1816 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1816 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[7] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n45[7] ), 
    .C0(\Controller_inst.n2606[1] ), .B0(\Controller_inst.n15028 ), 
    .A0(\Controller_inst.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n13612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[7] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1817 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1817 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[5] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[6] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[5] ), 
    .C1(\Controller_inst.n15028 ), .B1(\Controller_inst.n2606[1] ), 
    .A1(\Controller_inst.w_Master_Ready ), 
    .D0(\Controller_inst.w_Master_Ready ), .C0(\Controller_inst.n2606[1] ), 
    .B0(\Controller_inst.n15028 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[6] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n13612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[6] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[5] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1819 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1819 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[3] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[4] ), 
    .D1(\Controller_inst.w_Master_Ready ), .C1(\Controller_inst.n15028 ), 
    .B1(\Controller_inst.n2606[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n45[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n45[4] ), 
    .C0(\Controller_inst.n2606[1] ), .B0(\Controller_inst.n15028 ), 
    .A0(\Controller_inst.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n13612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[4] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[3] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1821 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1821 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[1] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[2] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[1] ), 
    .C1(\Controller_inst.n15028 ), .B1(\Controller_inst.n2606[1] ), 
    .A1(\Controller_inst.w_Master_Ready ), 
    .D0(\Controller_inst.w_Master_Ready ), .C0(\Controller_inst.n2606[1] ), 
    .B0(\Controller_inst.n15028 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[2] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n13612 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[2] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[1] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1823 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1823 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n12367 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n13 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .B0(\Controller_inst.n2606[0] ), .A0(\Controller_inst.n88 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.n2606[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n12367 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1825 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1825 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[1] )
    , .D0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n47[2] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n13652 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[1] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1827 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1827 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[4] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[3] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.n47[5] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n47[4] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n13652 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[4] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1829 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1829 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[6] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[5] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.n47[7] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n47[6] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n13652 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[5] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_6__N_1814[6] ));
  Controller_inst_SLICE_1833 \Controller_inst.SLICE_1833 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[0].sig_1542.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[0] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[0] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[0].sig_1542.FeedThruLUT ));
  Controller_inst_SLICE_1834 \Controller_inst.SLICE_1834 ( 
    .DI0(\Controller_inst.int_STM32_TX_DV.sig_1543.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .F0(\Controller_inst.int_STM32_TX_DV.sig_1543.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1835 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1835 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14414 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[9] ), 
    .C0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15363 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14414 ));
  Controller_inst_SLICE_1836 \Controller_inst.SLICE_1836 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[510].sig_1545.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[511].sig_1544.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[510] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[511] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[511] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[510] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[511].sig_1544.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[510].sig_1545.FeedThruLUT ));
  Controller_inst_SLICE_1838 \Controller_inst.SLICE_1838 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[508].sig_1547.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[509].sig_1546.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[508] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[509] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[509] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[508] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[509].sig_1546.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[508].sig_1547.FeedThruLUT ));
  Controller_inst_SLICE_1840 \Controller_inst.SLICE_1840 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[506].sig_1549.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[507].sig_1548.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[506] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[507] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[507] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[506] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[507].sig_1548.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[506].sig_1549.FeedThruLUT ));
  Controller_inst_SLICE_1842 \Controller_inst.SLICE_1842 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[504].sig_1551.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[505].sig_1550.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[504] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[505] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[505] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[504] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[505].sig_1550.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[504].sig_1551.FeedThruLUT ));
  Controller_inst_SLICE_1844 \Controller_inst.SLICE_1844 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[502].sig_1553.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[503].sig_1552.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[502] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[503] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[503] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[502] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[503].sig_1552.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[502].sig_1553.FeedThruLUT ));
  Controller_inst_SLICE_1846 \Controller_inst.SLICE_1846 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[500].sig_1555.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[501].sig_1554.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[500] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[501] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[501] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[500] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[501].sig_1554.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[500].sig_1555.FeedThruLUT ));
  Controller_inst_SLICE_1848 \Controller_inst.SLICE_1848 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[498].sig_1557.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[499].sig_1556.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[498] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[499] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[499] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[498] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[499].sig_1556.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[498].sig_1557.FeedThruLUT ));
  Controller_inst_SLICE_1850 \Controller_inst.SLICE_1850 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[496].sig_1559.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[497].sig_1558.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[496] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[497] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[497] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[496] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[497].sig_1558.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[496].sig_1559.FeedThruLUT ));
  Controller_inst_SLICE_1852 \Controller_inst.SLICE_1852 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[494].sig_1561.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[495].sig_1560.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[494] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[495] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[495] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[494] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[495].sig_1560.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[494].sig_1561.FeedThruLUT ));
  Controller_inst_SLICE_1854 \Controller_inst.SLICE_1854 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[492].sig_1563.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[493].sig_1562.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[492] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[493] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[493] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[492] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[493].sig_1562.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[492].sig_1563.FeedThruLUT ));
  Controller_inst_SLICE_1856 \Controller_inst.SLICE_1856 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[490].sig_1565.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[491].sig_1564.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[490] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[491] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[491] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[490] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[491].sig_1564.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[490].sig_1565.FeedThruLUT ));
  Controller_inst_SLICE_1858 \Controller_inst.SLICE_1858 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[488].sig_1567.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[489].sig_1566.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[488] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[489] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[489] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[488] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[489].sig_1566.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[488].sig_1567.FeedThruLUT ));
  Controller_inst_SLICE_1860 \Controller_inst.SLICE_1860 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[487].sig_1568.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[487] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[487] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[487].sig_1568.FeedThruLUT ));
  Controller_inst_SLICE_1861 \Controller_inst.SLICE_1861 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[486].sig_1569.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[486] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[486] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[486].sig_1569.FeedThruLUT ));
  Controller_inst_SLICE_1862 \Controller_inst.SLICE_1862 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[481].sig_1574.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[485].sig_1570.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[481] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[485] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[485] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[481] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[485].sig_1570.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[481].sig_1574.FeedThruLUT ));
  Controller_inst_SLICE_1863 \Controller_inst.SLICE_1863 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[483].sig_1572.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[484].sig_1571.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[483] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[484] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[484] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[483] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[484].sig_1571.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[483].sig_1572.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1864 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1864 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20704 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1843[0] )
    , 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .B1(\Controller_inst.n18 ), .A1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .C0(\Controller_inst.n18 ), .B0(\Controller_inst.int_STM32_TX_DV ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1843[0] )
    , .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20704 ));
  Controller_inst_SLICE_1866 \Controller_inst.SLICE_1866 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[482].sig_1573.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[482] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[482] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[482].sig_1573.FeedThruLUT ));
  Controller_inst_SLICE_1868 \Controller_inst.SLICE_1868 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[479].sig_1576.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[480].sig_1575.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[479] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[480] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[480] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[479] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[480].sig_1575.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[479].sig_1576.FeedThruLUT ));
  Controller_inst_SLICE_1870 \Controller_inst.SLICE_1870 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[477].sig_1578.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[478].sig_1577.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[477] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[478] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[478] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[477] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[478].sig_1577.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[477].sig_1578.FeedThruLUT ));
  Controller_inst_SLICE_1872 \Controller_inst.SLICE_1872 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[475].sig_1580.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[476].sig_1579.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[475] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[476] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[476] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[475] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[476].sig_1579.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[475].sig_1580.FeedThruLUT ));
  Controller_inst_SLICE_1874 \Controller_inst.SLICE_1874 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[430].sig_1625.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[474].sig_1581.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[430] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[474] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[474] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[430] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[474].sig_1581.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[430].sig_1625.FeedThruLUT ));
  Controller_inst_SLICE_1875 \Controller_inst.SLICE_1875 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[472].sig_1583.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[473].sig_1582.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[472] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[473] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[473] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[472] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[473].sig_1582.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[472].sig_1583.FeedThruLUT ));
  Controller_inst_SLICE_1877 \Controller_inst.SLICE_1877 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[466].sig_1589.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[471].sig_1584.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[466] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[471] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[471] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[466] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[471].sig_1584.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[466].sig_1589.FeedThruLUT ));
  Controller_inst_SLICE_1878 \Controller_inst.SLICE_1878 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[469].sig_1586.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[470].sig_1585.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[469] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[470] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[470] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[469] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[470].sig_1585.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[469].sig_1586.FeedThruLUT ));
  Controller_inst_SLICE_1880 \Controller_inst.SLICE_1880 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[467].sig_1588.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[468].sig_1587.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[467] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[468] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[468] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[467] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[468].sig_1587.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[467].sig_1588.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1881 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1881 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14400 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14402 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[2] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[3] ), 
    .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15363 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14402 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14400 ));
  Controller_inst_SLICE_1884 \Controller_inst.SLICE_1884 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[465].sig_1590.FeedThruLUT ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[465] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[465] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[465].sig_1590.FeedThruLUT ));
  Controller_inst_SLICE_1885 \Controller_inst.SLICE_1885 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[463].sig_1592.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[464].sig_1591.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[463] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[464] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[464] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[463] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[464].sig_1591.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[463].sig_1592.FeedThruLUT ));
  Controller_inst_SLICE_1887 \Controller_inst.SLICE_1887 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[461].sig_1594.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[462].sig_1593.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[461] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[462] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[462] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[461] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[462].sig_1593.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[461].sig_1594.FeedThruLUT ));
  Controller_inst_SLICE_1890 \Controller_inst.SLICE_1890 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[459].sig_1596.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[460].sig_1595.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[459] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[460] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[460] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[459] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[460].sig_1595.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[459].sig_1596.FeedThruLUT ));
  Controller_inst_SLICE_1892 \Controller_inst.SLICE_1892 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[457].sig_1598.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[458].sig_1597.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[457] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[458] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[458] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[457] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[458].sig_1597.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[457].sig_1598.FeedThruLUT ));
  Controller_inst_SLICE_1895 \Controller_inst.SLICE_1895 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[455].sig_1600.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[456].sig_1599.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[455] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[456] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[456] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[455] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[456].sig_1599.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[455].sig_1600.FeedThruLUT ));
  Controller_inst_SLICE_1898 \Controller_inst.SLICE_1898 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[454].sig_1601.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[454] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[454] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[454].sig_1601.FeedThruLUT ));
  Controller_inst_SLICE_1899 \Controller_inst.SLICE_1899 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[453].sig_1602.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[453] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[453] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[453].sig_1602.FeedThruLUT ));
  Controller_inst_SLICE_1900 \Controller_inst.SLICE_1900 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[441].sig_1614.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[452].sig_1603.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[441] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[452] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[452] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[441] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[452].sig_1603.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[441].sig_1614.FeedThruLUT ));
  Controller_inst_SLICE_1901 \Controller_inst.SLICE_1901 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[450].sig_1605.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[451].sig_1604.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[450] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[451] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[451] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[450] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[451].sig_1604.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[450].sig_1605.FeedThruLUT ));
  Controller_inst_SLICE_1903 \Controller_inst.SLICE_1903 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[449].sig_1606.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[449] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[449] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[449].sig_1606.FeedThruLUT ));
  Controller_inst_SLICE_1904 \Controller_inst.SLICE_1904 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[447].sig_1608.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[448].sig_1607.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[447] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[448] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[448] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[447] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[448].sig_1607.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[447].sig_1608.FeedThruLUT ));
  Controller_inst_SLICE_1906 \Controller_inst.SLICE_1906 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[445].sig_1610.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[446].sig_1609.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[445] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[446] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[446] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[445] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[446].sig_1609.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[445].sig_1610.FeedThruLUT ));
  Controller_inst_SLICE_1908 \Controller_inst.SLICE_1908 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[442].sig_1613.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[444].sig_1611.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[442] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[444] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[444] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[442] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[444].sig_1611.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[442].sig_1613.FeedThruLUT ));
  Controller_inst_SLICE_1909 \Controller_inst.SLICE_1909 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[443].sig_1612.FeedThruLUT ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[443] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[443] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[443].sig_1612.FeedThruLUT ));
  Controller_inst_SLICE_1912 \Controller_inst.SLICE_1912 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[439].sig_1616.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[440].sig_1615.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[439] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[440] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[440] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[439] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[440].sig_1615.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[439].sig_1616.FeedThruLUT ));
  Controller_inst_SLICE_1914 \Controller_inst.SLICE_1914 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[437].sig_1618.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[438].sig_1617.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[437] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[438] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[438] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[437] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[438].sig_1617.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[437].sig_1618.FeedThruLUT ));
  Controller_inst_SLICE_1916 \Controller_inst.SLICE_1916 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[435].sig_1620.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[436].sig_1619.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[435] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[436] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[436] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[435] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[436].sig_1619.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[435].sig_1620.FeedThruLUT ));
  Controller_inst_SLICE_1918 \Controller_inst.SLICE_1918 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[434].sig_1621.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[434] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[434] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[434].sig_1621.FeedThruLUT ));
  Controller_inst_SLICE_1919 \Controller_inst.SLICE_1919 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[433].sig_1622.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[433] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[433] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[433].sig_1622.FeedThruLUT ));
  Controller_inst_SLICE_1920 \Controller_inst.SLICE_1920 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[216].sig_1840.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[432].sig_1623.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[216] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[432] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[432] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[216] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[432].sig_1623.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[216].sig_1840.FeedThruLUT ));
  Controller_inst_SLICE_1921 \Controller_inst.SLICE_1921 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[431].sig_1624.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[431] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[431] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[431].sig_1624.FeedThruLUT ));
  Controller_inst_SLICE_1923 \Controller_inst.SLICE_1923 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[429].sig_1626.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[429] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[429] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[429].sig_1626.FeedThruLUT ));
  Controller_inst_SLICE_1924 \Controller_inst.SLICE_1924 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[427].sig_1628.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[428].sig_1627.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[427] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[428] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[428] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[427] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[428].sig_1627.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[427].sig_1628.FeedThruLUT ));
  Controller_inst_SLICE_1926 \Controller_inst.SLICE_1926 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[425].sig_1630.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[426].sig_1629.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[425] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[426] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[426] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[425] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[426].sig_1629.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[425].sig_1630.FeedThruLUT ));
  Controller_inst_SLICE_1928 \Controller_inst.SLICE_1928 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[423].sig_1632.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[424].sig_1631.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[423] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[424] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[424] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[423] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[424].sig_1631.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[423].sig_1632.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1930 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1930 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14412 ), 
    .D0(\Controller_inst.int_STM32_TX_DV ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[8] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15363 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14412 ));
  Controller_inst_SLICE_1931 \Controller_inst.SLICE_1931 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[422].sig_1633.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[422] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[422] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[422].sig_1633.FeedThruLUT ));
  Controller_inst_SLICE_1932 \Controller_inst.SLICE_1932 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[421].sig_1634.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[421] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[421] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[421].sig_1634.FeedThruLUT ));
  Controller_inst_SLICE_1933 \Controller_inst.SLICE_1933 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[420].sig_1635.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[420] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[420] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[420].sig_1635.FeedThruLUT ));
  Controller_inst_SLICE_1934 \Controller_inst.SLICE_1934 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[419].sig_1636.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[419] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[419] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[419].sig_1636.FeedThruLUT ));
  Controller_inst_SLICE_1935 \Controller_inst.SLICE_1935 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[418].sig_1637.FeedThruLUT ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[418] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[418] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[418].sig_1637.FeedThruLUT ));
  Controller_inst_SLICE_1936 \Controller_inst.SLICE_1936 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[417].sig_1638.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[417] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[417] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[417].sig_1638.FeedThruLUT ));
  Controller_inst_SLICE_1937 \Controller_inst.SLICE_1937 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[415].sig_1640.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[416].sig_1639.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[415] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[416] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[416] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[415] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[416].sig_1639.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[415].sig_1640.FeedThruLUT ));
  Controller_inst_SLICE_1939 \Controller_inst.SLICE_1939 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[413].sig_1642.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[414].sig_1641.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[413] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[414] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[414] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[413] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[414].sig_1641.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[413].sig_1642.FeedThruLUT ));
  Controller_inst_SLICE_1941 \Controller_inst.SLICE_1941 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[334].sig_1722.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[412].sig_1643.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[334] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[412] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[412] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[334] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[412].sig_1643.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[334].sig_1722.FeedThruLUT ));
  Controller_inst_SLICE_1942 \Controller_inst.SLICE_1942 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[410].sig_1645.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[411].sig_1644.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[410] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[411] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[411] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[410] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[411].sig_1644.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[410].sig_1645.FeedThruLUT ));
  Controller_inst_SLICE_1944 \Controller_inst.SLICE_1944 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[409].sig_1646.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[409] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[409] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[409].sig_1646.FeedThruLUT ));
  Controller_inst_SLICE_1945 \Controller_inst.SLICE_1945 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[407].sig_1648.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[408].sig_1647.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[407] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[408] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[408] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[407] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[408].sig_1647.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[407].sig_1648.FeedThruLUT ));
  Controller_inst_SLICE_1947 \Controller_inst.SLICE_1947 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[405].sig_1650.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[406].sig_1649.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[405] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[406] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[406] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[405] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[406].sig_1649.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[405].sig_1650.FeedThruLUT ));
  Controller_inst_SLICE_1949 \Controller_inst.SLICE_1949 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[403].sig_1652.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[404].sig_1651.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[403] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[404] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[404] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[403] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[404].sig_1651.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[403].sig_1652.FeedThruLUT ));
  Controller_inst_SLICE_1951 \Controller_inst.SLICE_1951 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[401].sig_1654.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[402].sig_1653.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[401] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[402] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[402] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[401] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[402].sig_1653.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[401].sig_1654.FeedThruLUT ));
  Controller_inst_SLICE_1953 \Controller_inst.SLICE_1953 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[399].sig_1656.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[400].sig_1655.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[399] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[400] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[400] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[399] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[400].sig_1655.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[399].sig_1656.FeedThruLUT ));
  Controller_inst_SLICE_1955 \Controller_inst.SLICE_1955 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[397].sig_1658.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[398].sig_1657.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[397] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[398] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[398] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[397] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[398].sig_1657.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[397].sig_1658.FeedThruLUT ));
  Controller_inst_SLICE_1957 \Controller_inst.SLICE_1957 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[395].sig_1660.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[396].sig_1659.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[395] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[396] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[396] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[395] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[396].sig_1659.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[395].sig_1660.FeedThruLUT ));
  Controller_inst_SLICE_1959 \Controller_inst.SLICE_1959 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[393].sig_1662.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[394].sig_1661.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[393] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[394] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[394] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[393] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[394].sig_1661.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[393].sig_1662.FeedThruLUT ));
  Controller_inst_SLICE_1961 \Controller_inst.SLICE_1961 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[391].sig_1664.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[392].sig_1663.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[391] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[392] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[392] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[391] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[392].sig_1663.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[391].sig_1664.FeedThruLUT ));
  Controller_inst_SLICE_1963 \Controller_inst.SLICE_1963 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[389].sig_1666.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[390].sig_1665.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[389] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[390] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[390] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[389] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[390].sig_1665.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[389].sig_1666.FeedThruLUT ));
  Controller_inst_SLICE_1965 \Controller_inst.SLICE_1965 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[387].sig_1668.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[388].sig_1667.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[387] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[388] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[388] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[387] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[388].sig_1667.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[387].sig_1668.FeedThruLUT ));
  Controller_inst_SLICE_1967 \Controller_inst.SLICE_1967 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[385].sig_1670.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[386].sig_1669.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[385] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[386] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[386] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[385] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[386].sig_1669.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[385].sig_1670.FeedThruLUT ));
  Controller_inst_SLICE_1969 \Controller_inst.SLICE_1969 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[383].sig_1672.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[384].sig_1671.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[383] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[384] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[384] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[383] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[384].sig_1671.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[383].sig_1672.FeedThruLUT ));
  Controller_inst_SLICE_1971 \Controller_inst.SLICE_1971 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[381].sig_1674.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[382].sig_1673.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[381] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[382] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[382] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[381] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[382].sig_1673.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[381].sig_1674.FeedThruLUT ));
  Controller_inst_SLICE_1973 \Controller_inst.SLICE_1973 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[379].sig_1676.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[380].sig_1675.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[379] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[380] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[380] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[379] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[380].sig_1675.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[379].sig_1676.FeedThruLUT ));
  Controller_inst_SLICE_1975 \Controller_inst.SLICE_1975 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[377].sig_1678.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[378].sig_1677.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[377] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[378] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[378] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[377] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[378].sig_1677.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[377].sig_1678.FeedThruLUT ));
  Controller_inst_SLICE_1977 \Controller_inst.SLICE_1977 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[375].sig_1680.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[376].sig_1679.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[375] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[376] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[376] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[375] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[376].sig_1679.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[375].sig_1680.FeedThruLUT ));
  Controller_inst_SLICE_1979 \Controller_inst.SLICE_1979 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[373].sig_1682.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[374].sig_1681.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[373] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[374] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[374] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[373] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[374].sig_1681.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[373].sig_1682.FeedThruLUT ));
  Controller_inst_SLICE_1981 \Controller_inst.SLICE_1981 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[371].sig_1684.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[372].sig_1683.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[371] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[372] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[372] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[371] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[372].sig_1683.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[371].sig_1684.FeedThruLUT ));
  Controller_inst_SLICE_1983 \Controller_inst.SLICE_1983 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[369].sig_1686.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[370].sig_1685.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[369] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[370] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[370] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[369] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[370].sig_1685.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[369].sig_1686.FeedThruLUT ));
  Controller_inst_SLICE_1985 \Controller_inst.SLICE_1985 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[367].sig_1688.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[368].sig_1687.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[367] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[368] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[368] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[367] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[368].sig_1687.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[367].sig_1688.FeedThruLUT ));
  Controller_inst_SLICE_1987 \Controller_inst.SLICE_1987 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[365].sig_1690.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[366].sig_1689.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[365] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[366] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[366] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[365] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[366].sig_1689.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[365].sig_1690.FeedThruLUT ));
  Controller_inst_SLICE_1989 \Controller_inst.SLICE_1989 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[363].sig_1692.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[364].sig_1691.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[363] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[364] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[364] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[363] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[364].sig_1691.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[363].sig_1692.FeedThruLUT ));
  Controller_inst_SLICE_1991 \Controller_inst.SLICE_1991 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[361].sig_1694.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[362].sig_1693.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[361] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[362] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[362] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[361] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[362].sig_1693.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[361].sig_1694.FeedThruLUT ));
  Controller_inst_SLICE_1993 \Controller_inst.SLICE_1993 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[359].sig_1696.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[360].sig_1695.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[359] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[360] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[360] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[359] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[360].sig_1695.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[359].sig_1696.FeedThruLUT ));
  Controller_inst_SLICE_1995 \Controller_inst.SLICE_1995 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[357].sig_1698.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[358].sig_1697.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[357] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[358] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[358] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[357] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[358].sig_1697.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[357].sig_1698.FeedThruLUT ));
  Controller_inst_SLICE_1997 \Controller_inst.SLICE_1997 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[355].sig_1700.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[356].sig_1699.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[355] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[356] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[356] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[355] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[356].sig_1699.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[355].sig_1700.FeedThruLUT ));
  Controller_inst_SLICE_1999 \Controller_inst.SLICE_1999 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[353].sig_1702.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[354].sig_1701.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[353] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[354] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[354] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[353] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[354].sig_1701.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[353].sig_1702.FeedThruLUT ));
  Controller_inst_SLICE_2001 \Controller_inst.SLICE_2001 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[351].sig_1704.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[352].sig_1703.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[351] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[352] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[352] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[351] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[352].sig_1703.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[351].sig_1704.FeedThruLUT ));
  Controller_inst_SLICE_2003 \Controller_inst.SLICE_2003 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[349].sig_1706.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[350].sig_1705.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[349] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[350] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[350] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[349] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[350].sig_1705.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[349].sig_1706.FeedThruLUT ));
  Controller_inst_SLICE_2005 \Controller_inst.SLICE_2005 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[347].sig_1708.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[348].sig_1707.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[347] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[348] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[348] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[347] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[348].sig_1707.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[347].sig_1708.FeedThruLUT ));
  Controller_inst_SLICE_2007 \Controller_inst.SLICE_2007 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[345].sig_1710.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[346].sig_1709.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[345] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[346] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[346] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[345] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[346].sig_1709.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[345].sig_1710.FeedThruLUT ));
  Controller_inst_SLICE_2009 \Controller_inst.SLICE_2009 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[343].sig_1712.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[344].sig_1711.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[343] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[344] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[344] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[343] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[344].sig_1711.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[343].sig_1712.FeedThruLUT ));
  Controller_inst_SLICE_2011 \Controller_inst.SLICE_2011 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[341].sig_1714.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[342].sig_1713.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[341] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[342] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[342] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[341] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[342].sig_1713.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[341].sig_1714.FeedThruLUT ));
  Controller_inst_SLICE_2013 \Controller_inst.SLICE_2013 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[339].sig_1716.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[340].sig_1715.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[339] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[340] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[340] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[339] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[340].sig_1715.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[339].sig_1716.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2016 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2016 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_1717.FeedThruLUT )
    , .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(int_STM32_SPI_Clk), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_1717.FeedThruLUT )
    );
  Controller_inst_SLICE_2017 \Controller_inst.SLICE_2017 ( 
    .DI0(\Controller_inst.n19_adj_2618 ), .D0(\Controller_inst.n18 ), 
    .C0(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.w_Master_Ready ), 
    .F0(\Controller_inst.n19_adj_2618 ));
  Controller_inst_SLICE_2018 \Controller_inst.SLICE_2018 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[337].sig_1719.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[338].sig_1718.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[337] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[338] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[338] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[337] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[338].sig_1718.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[337].sig_1719.FeedThruLUT ));
  Controller_inst_SLICE_2020 \Controller_inst.SLICE_2020 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[335].sig_1721.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[336].sig_1720.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[335] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[336] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[336] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[335] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[336].sig_1720.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[335].sig_1721.FeedThruLUT ));
  Controller_inst_SLICE_2023 \Controller_inst.SLICE_2023 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[333].sig_1723.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[333] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[333] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[333].sig_1723.FeedThruLUT ));
  Controller_inst_SLICE_2024 \Controller_inst.SLICE_2024 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[331].sig_1725.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[332].sig_1724.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[331] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[332] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[332] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[331] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[332].sig_1724.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[331].sig_1725.FeedThruLUT ));
  Controller_inst_SLICE_2026 \Controller_inst.SLICE_2026 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[329].sig_1727.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[330].sig_1726.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[329] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[330] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[330] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[329] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[330].sig_1726.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[329].sig_1727.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2028 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2028 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14391 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14398 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[0] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[1] ), 
    .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15363 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14398 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14391 ));
  Controller_inst_SLICE_2029 \Controller_inst.SLICE_2029 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[327].sig_1729.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[328].sig_1728.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[327] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[328] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[328] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[327] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[328].sig_1728.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[327].sig_1729.FeedThruLUT ));
  Controller_inst_SLICE_2031 \Controller_inst.SLICE_2031 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[325].sig_1731.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[326].sig_1730.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[325] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[326] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[326] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[325] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[326].sig_1730.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[325].sig_1731.FeedThruLUT ));
  Controller_inst_SLICE_2033 \Controller_inst.SLICE_2033 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[323].sig_1733.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[324].sig_1732.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[323] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[324] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[324] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[323] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[324].sig_1732.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[323].sig_1733.FeedThruLUT ));
  Controller_inst_SLICE_2035 \Controller_inst.SLICE_2035 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[321].sig_1735.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[322].sig_1734.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[321] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[322] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[322] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[321] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[322].sig_1734.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[321].sig_1735.FeedThruLUT ));
  Controller_inst_SLICE_2037 \Controller_inst.SLICE_2037 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[319].sig_1737.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[320].sig_1736.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[319] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[320] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[320] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[319] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[320].sig_1736.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[319].sig_1737.FeedThruLUT ));
  Controller_inst_SLICE_2039 \Controller_inst.SLICE_2039 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[317].sig_1739.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[318].sig_1738.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[317] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[318] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[318] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[317] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[318].sig_1738.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[317].sig_1739.FeedThruLUT ));
  Controller_inst_SLICE_2041 \Controller_inst.SLICE_2041 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[315].sig_1741.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[316].sig_1740.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[315] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[316] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[316] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[315] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[316].sig_1740.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[315].sig_1741.FeedThruLUT ));
  Controller_inst_SLICE_2043 \Controller_inst.SLICE_2043 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[313].sig_1743.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[314].sig_1742.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[313] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[314] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[314] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[313] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[314].sig_1742.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[313].sig_1743.FeedThruLUT ));
  Controller_inst_SLICE_2045 \Controller_inst.SLICE_2045 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[311].sig_1745.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[312].sig_1744.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[311] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[312] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[312] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[311] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[312].sig_1744.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[311].sig_1745.FeedThruLUT ));
  Controller_inst_SLICE_2047 \Controller_inst.SLICE_2047 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[309].sig_1747.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[310].sig_1746.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[309] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[310] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[310] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[309] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[310].sig_1746.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[309].sig_1747.FeedThruLUT ));
  Controller_inst_SLICE_2049 \Controller_inst.SLICE_2049 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[307].sig_1749.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[308].sig_1748.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[307] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[308] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[308] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[307] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[308].sig_1748.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[307].sig_1749.FeedThruLUT ));
  Controller_inst_SLICE_2051 \Controller_inst.SLICE_2051 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[305].sig_1751.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[306].sig_1750.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[305] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[306] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[306] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[305] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[306].sig_1750.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[305].sig_1751.FeedThruLUT ));
  Controller_inst_SLICE_2053 \Controller_inst.SLICE_2053 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[303].sig_1753.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[304].sig_1752.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[303] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[304] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[304] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[303] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[304].sig_1752.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[303].sig_1753.FeedThruLUT ));
  Controller_inst_SLICE_2055 \Controller_inst.SLICE_2055 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[301].sig_1755.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[302].sig_1754.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[301] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[302] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[302] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[301] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[302].sig_1754.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[301].sig_1755.FeedThruLUT ));
  Controller_inst_SLICE_2057 \Controller_inst.SLICE_2057 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[299].sig_1757.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[300].sig_1756.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[299] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[300] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[300] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[299] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[300].sig_1756.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[299].sig_1757.FeedThruLUT ));
  Controller_inst_SLICE_2059 \Controller_inst.SLICE_2059 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[297].sig_1759.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[298].sig_1758.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[297] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[298] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[298] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[297] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[298].sig_1758.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[297].sig_1759.FeedThruLUT ));
  Controller_inst_SLICE_2061 \Controller_inst.SLICE_2061 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[295].sig_1761.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[296].sig_1760.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[295] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[296] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[296] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[295] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[296].sig_1760.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[295].sig_1761.FeedThruLUT ));
  Controller_inst_SLICE_2063 \Controller_inst.SLICE_2063 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[293].sig_1763.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[294].sig_1762.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[293] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[294] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[294] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[293] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[294].sig_1762.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[293].sig_1763.FeedThruLUT ));
  Controller_inst_SLICE_2065 \Controller_inst.SLICE_2065 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[291].sig_1765.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[292].sig_1764.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[291] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[292] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[292] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[291] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[292].sig_1764.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[291].sig_1765.FeedThruLUT ));
  Controller_inst_SLICE_2067 \Controller_inst.SLICE_2067 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[289].sig_1767.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[290].sig_1766.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[289] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[290] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[290] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[289] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[290].sig_1766.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[289].sig_1767.FeedThruLUT ));
  Controller_inst_SLICE_2069 \Controller_inst.SLICE_2069 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[287].sig_1769.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[288].sig_1768.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[287] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[288] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[288] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[287] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[288].sig_1768.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[287].sig_1769.FeedThruLUT ));
  Controller_inst_SLICE_2071 \Controller_inst.SLICE_2071 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[285].sig_1771.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[286].sig_1770.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[285] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[286] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[286] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[285] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[286].sig_1770.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[285].sig_1771.FeedThruLUT ));
  Controller_inst_SLICE_2073 \Controller_inst.SLICE_2073 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[283].sig_1773.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[284].sig_1772.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[283] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[284] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[284] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[283] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[284].sig_1772.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[283].sig_1773.FeedThruLUT ));
  Controller_inst_SLICE_2075 \Controller_inst.SLICE_2075 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[281].sig_1775.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[282].sig_1774.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[281] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[282] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[282] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[281] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[282].sig_1774.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[281].sig_1775.FeedThruLUT ));
  Controller_inst_SLICE_2077 \Controller_inst.SLICE_2077 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[279].sig_1777.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[280].sig_1776.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[279] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[280] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[280] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[279] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[280].sig_1776.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[279].sig_1777.FeedThruLUT ));
  Controller_inst_SLICE_2079 \Controller_inst.SLICE_2079 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[277].sig_1779.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[278].sig_1778.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[277] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[278] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[278] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[277] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[278].sig_1778.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[277].sig_1779.FeedThruLUT ));
  Controller_inst_SLICE_2081 \Controller_inst.SLICE_2081 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[275].sig_1781.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[276].sig_1780.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[275] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[276] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[276] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[275] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[276].sig_1780.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[275].sig_1781.FeedThruLUT ));
  Controller_inst_SLICE_2083 \Controller_inst.SLICE_2083 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[273].sig_1783.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[274].sig_1782.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[273] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[274] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[274] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[273] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[274].sig_1782.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[273].sig_1783.FeedThruLUT ));
  Controller_inst_SLICE_2085 \Controller_inst.SLICE_2085 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[271].sig_1785.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[272].sig_1784.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[271] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[272] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[272] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[271] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[272].sig_1784.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[271].sig_1785.FeedThruLUT ));
  Controller_inst_SLICE_2087 \Controller_inst.SLICE_2087 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[269].sig_1787.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[270].sig_1786.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[269] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[270] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[270] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[269] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[270].sig_1786.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[269].sig_1787.FeedThruLUT ));
  Controller_inst_SLICE_2089 \Controller_inst.SLICE_2089 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[267].sig_1789.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[268].sig_1788.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[267] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[268] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[268] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[267] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[268].sig_1788.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[267].sig_1789.FeedThruLUT ));
  Controller_inst_SLICE_2091 \Controller_inst.SLICE_2091 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[265].sig_1791.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[266].sig_1790.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[265] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[266] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[266] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[265] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[266].sig_1790.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[265].sig_1791.FeedThruLUT ));
  Controller_inst_SLICE_2093 \Controller_inst.SLICE_2093 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[263].sig_1793.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[264].sig_1792.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[263] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[264] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[264] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[263] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[264].sig_1792.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[263].sig_1793.FeedThruLUT ));
  Controller_inst_SLICE_2095 \Controller_inst.SLICE_2095 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[261].sig_1795.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[262].sig_1794.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[261] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[262] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[262] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[261] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[262].sig_1794.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[261].sig_1795.FeedThruLUT ));
  Controller_inst_SLICE_2097 \Controller_inst.SLICE_2097 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[259].sig_1797.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[260].sig_1796.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[259] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[260] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[260] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[259] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[260].sig_1796.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[259].sig_1797.FeedThruLUT ));
  Controller_inst_SLICE_2099 \Controller_inst.SLICE_2099 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[257].sig_1799.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[258].sig_1798.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[257] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[258] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[258] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[257] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[258].sig_1798.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[257].sig_1799.FeedThruLUT ));
  Controller_inst_SLICE_2101 \Controller_inst.SLICE_2101 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[255].sig_1801.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[256].sig_1800.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[255] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[256] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[256] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[255] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[256].sig_1800.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[255].sig_1801.FeedThruLUT ));
  Controller_inst_SLICE_2103 \Controller_inst.SLICE_2103 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[253].sig_1803.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[254].sig_1802.FeedThruLUT ), 
    .B1(\Controller_inst.int_STM32_TX_Byte[253] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[254] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[254] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[253] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[254].sig_1802.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[253].sig_1803.FeedThruLUT ));
  Controller_inst_SLICE_2105 \Controller_inst.SLICE_2105 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[251].sig_1805.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[252].sig_1804.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[251] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[252] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[252] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[251] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[252].sig_1804.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[251].sig_1805.FeedThruLUT ));
  Controller_inst_SLICE_2107 \Controller_inst.SLICE_2107 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[249].sig_1807.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[250].sig_1806.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[249] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[250] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[250] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[249] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[250].sig_1806.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[249].sig_1807.FeedThruLUT ));
  Controller_inst_SLICE_2109 \Controller_inst.SLICE_2109 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[247].sig_1809.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[248].sig_1808.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[247] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[248] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[248] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[247] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[248].sig_1808.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[247].sig_1809.FeedThruLUT ));
  Controller_inst_SLICE_2111 \Controller_inst.SLICE_2111 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[245].sig_1811.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[246].sig_1810.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[245] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[246] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[246] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[245] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[246].sig_1810.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[245].sig_1811.FeedThruLUT ));
  Controller_inst_SLICE_2113 \Controller_inst.SLICE_2113 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[243].sig_1813.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[244].sig_1812.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[243] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[244] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[244] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[243] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[244].sig_1812.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[243].sig_1813.FeedThruLUT ));
  Controller_inst_SLICE_2115 \Controller_inst.SLICE_2115 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[241].sig_1815.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[242].sig_1814.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[241] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[242] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[242] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[241] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[242].sig_1814.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[241].sig_1815.FeedThruLUT ));
  Controller_inst_SLICE_2117 \Controller_inst.SLICE_2117 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[239].sig_1817.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[240].sig_1816.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[239] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[240] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[240] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[239] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[240].sig_1816.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[239].sig_1817.FeedThruLUT ));
  Controller_inst_SLICE_2119 \Controller_inst.SLICE_2119 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[237].sig_1819.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[238].sig_1818.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[237] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[238] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[238] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[237] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[238].sig_1818.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[237].sig_1819.FeedThruLUT ));
  Controller_inst_SLICE_2121 \Controller_inst.SLICE_2121 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[235].sig_1821.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[236].sig_1820.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[235] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[236] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[236] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[235] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[236].sig_1820.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[235].sig_1821.FeedThruLUT ));
  Controller_inst_SLICE_2123 \Controller_inst.SLICE_2123 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[233].sig_1823.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[234].sig_1822.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[233] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[234] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[234] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[233] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[234].sig_1822.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[233].sig_1823.FeedThruLUT ));
  Controller_inst_SLICE_2125 \Controller_inst.SLICE_2125 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[231].sig_1825.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[232].sig_1824.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[231] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[232] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[232] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[231] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[232].sig_1824.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[231].sig_1825.FeedThruLUT ));
  Controller_inst_SLICE_2127 \Controller_inst.SLICE_2127 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[229].sig_1827.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[230].sig_1826.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[229] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[230] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[230] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[229] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[230].sig_1826.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[229].sig_1827.FeedThruLUT ));
  Controller_inst_SLICE_2129 \Controller_inst.SLICE_2129 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[227].sig_1829.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[228].sig_1828.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[227] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[228] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[228] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[227] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[228].sig_1828.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[227].sig_1829.FeedThruLUT ));
  Controller_inst_SLICE_2131 \Controller_inst.SLICE_2131 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[225].sig_1831.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[226].sig_1830.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[225] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[226] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[226] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[225] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[226].sig_1830.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[225].sig_1831.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2133 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2133 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15376 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n12354 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15376 ));
  Controller_inst_SLICE_2134 \Controller_inst.SLICE_2134 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[223].sig_1833.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[224].sig_1832.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[223] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[224] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[224] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[223] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[224].sig_1832.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[223].sig_1833.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2136 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2136 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14408 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14410 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[6] ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[7] ), 
    .C0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15363 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14410 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14408 ));
  Controller_inst_SLICE_2137 \Controller_inst.SLICE_2137 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[221].sig_1835.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[222].sig_1834.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[221] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[222] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[222] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[221] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[222].sig_1834.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[221].sig_1835.FeedThruLUT ));
  Controller_inst_SLICE_2139 \Controller_inst.SLICE_2139 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[219].sig_1837.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[220].sig_1836.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[219] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[220] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[220] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[219] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[220].sig_1836.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[219].sig_1837.FeedThruLUT ));
  Controller_inst_SLICE_2141 \Controller_inst.SLICE_2141 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[218].sig_1838.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[218] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[218] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[218].sig_1838.FeedThruLUT ));
  Controller_inst_SLICE_2142 \Controller_inst.SLICE_2142 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[217].sig_1839.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[217] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[217] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[217].sig_1839.FeedThruLUT ));
  Controller_inst_SLICE_2144 \Controller_inst.SLICE_2144 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[215].sig_1841.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[215] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[215] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[215].sig_1841.FeedThruLUT ));
  Controller_inst_SLICE_2145 \Controller_inst.SLICE_2145 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[213].sig_1843.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[214].sig_1842.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[213] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[214] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[214] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[213] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[214].sig_1842.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[213].sig_1843.FeedThruLUT ));
  Controller_inst_SLICE_2147 \Controller_inst.SLICE_2147 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[212].sig_1844.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[212] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[212] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[212].sig_1844.FeedThruLUT ));
  Controller_inst_SLICE_2148 \Controller_inst.SLICE_2148 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[211].sig_1845.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[211] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[211] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[211].sig_1845.FeedThruLUT ));
  Controller_inst_SLICE_2149 \Controller_inst.SLICE_2149 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[209].sig_1847.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[210].sig_1846.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[209] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[210] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[210] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[209] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[210].sig_1846.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[209].sig_1847.FeedThruLUT ));
  Controller_inst_SLICE_2151 \Controller_inst.SLICE_2151 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[207].sig_1849.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[208].sig_1848.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[207] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[208] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[208] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[207] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[208].sig_1848.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[207].sig_1849.FeedThruLUT ));
  Controller_inst_SLICE_2153 \Controller_inst.SLICE_2153 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[205].sig_1851.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[206].sig_1850.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[205] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[206] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[206] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[205] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[206].sig_1850.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[205].sig_1851.FeedThruLUT ));
  Controller_inst_SLICE_2155 \Controller_inst.SLICE_2155 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[203].sig_1853.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[204].sig_1852.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[203] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[204] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[204] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[203] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[204].sig_1852.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[203].sig_1853.FeedThruLUT ));
  Controller_inst_SLICE_2157 \Controller_inst.SLICE_2157 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[201].sig_1855.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[202].sig_1854.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[201] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[202] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[202] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[201] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[202].sig_1854.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[201].sig_1855.FeedThruLUT ));
  Controller_inst_SLICE_2159 \Controller_inst.SLICE_2159 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[199].sig_1857.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[200].sig_1856.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[199] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[200] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[200] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[199] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[200].sig_1856.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[199].sig_1857.FeedThruLUT ));
  Controller_inst_SLICE_2161 \Controller_inst.SLICE_2161 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[197].sig_1859.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[198].sig_1858.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[197] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[198] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[198] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[197] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[198].sig_1858.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[197].sig_1859.FeedThruLUT ));
  Controller_inst_SLICE_2163 \Controller_inst.SLICE_2163 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[195].sig_1861.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[196].sig_1860.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[195] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[196] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[196] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[195] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[196].sig_1860.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[195].sig_1861.FeedThruLUT ));
  Controller_inst_SLICE_2165 \Controller_inst.SLICE_2165 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[193].sig_1863.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[194].sig_1862.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[193] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[194] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[194] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[193] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[194].sig_1862.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[193].sig_1863.FeedThruLUT ));
  Controller_inst_SLICE_2167 \Controller_inst.SLICE_2167 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[191].sig_1865.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[192].sig_1864.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[191] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[192] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[192] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[191] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[192].sig_1864.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[191].sig_1865.FeedThruLUT ));
  Controller_inst_SLICE_2169 \Controller_inst.SLICE_2169 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[189].sig_1867.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[190].sig_1866.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[189] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[190] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[190] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[189] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[190].sig_1866.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[189].sig_1867.FeedThruLUT ));
  Controller_inst_SLICE_2171 \Controller_inst.SLICE_2171 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[187].sig_1869.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[188].sig_1868.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[187] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[188] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[188] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[187] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[188].sig_1868.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[187].sig_1869.FeedThruLUT ));
  Controller_inst_SLICE_2173 \Controller_inst.SLICE_2173 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[185].sig_1871.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[186].sig_1870.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[185] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[186] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[186] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[185] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[186].sig_1870.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[185].sig_1871.FeedThruLUT ));
  Controller_inst_SLICE_2175 \Controller_inst.SLICE_2175 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[183].sig_1873.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[184].sig_1872.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[183] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[184] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[184] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[183] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[184].sig_1872.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[183].sig_1873.FeedThruLUT ));
  Controller_inst_SLICE_2177 \Controller_inst.SLICE_2177 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[181].sig_1875.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[182].sig_1874.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[181] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[182] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[182] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[181] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[182].sig_1874.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[181].sig_1875.FeedThruLUT ));
  Controller_inst_SLICE_2179 \Controller_inst.SLICE_2179 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[179].sig_1877.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[180].sig_1876.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[179] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[180] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[180] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[179] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[180].sig_1876.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[179].sig_1877.FeedThruLUT ));
  Controller_inst_SLICE_2181 \Controller_inst.SLICE_2181 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[177].sig_1879.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[178].sig_1878.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[177] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[178] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[178] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[177] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[178].sig_1878.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[177].sig_1879.FeedThruLUT ));
  Controller_inst_SLICE_2183 \Controller_inst.SLICE_2183 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[175].sig_1881.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[176].sig_1880.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[175] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[176] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[176] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[175] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[176].sig_1880.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[175].sig_1881.FeedThruLUT ));
  Controller_inst_SLICE_2185 \Controller_inst.SLICE_2185 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[173].sig_1883.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[174].sig_1882.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[173] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[174] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[174] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[173] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[174].sig_1882.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[173].sig_1883.FeedThruLUT ));
  Controller_inst_SLICE_2187 \Controller_inst.SLICE_2187 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[171].sig_1885.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[172].sig_1884.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[171] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[172] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[172] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[171] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[172].sig_1884.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[171].sig_1885.FeedThruLUT ));
  Controller_inst_SLICE_2189 \Controller_inst.SLICE_2189 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[169].sig_1887.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[170].sig_1886.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[169] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[170] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[170] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[169] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[170].sig_1886.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[169].sig_1887.FeedThruLUT ));
  Controller_inst_SLICE_2191 \Controller_inst.SLICE_2191 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[167].sig_1889.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[168].sig_1888.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[167] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[168] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[168] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[167] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[168].sig_1888.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[167].sig_1889.FeedThruLUT ));
  Controller_inst_SLICE_2193 \Controller_inst.SLICE_2193 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[165].sig_1891.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[166].sig_1890.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[165] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[166] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[166] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[165] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[166].sig_1890.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[165].sig_1891.FeedThruLUT ));
  Controller_inst_SLICE_2195 \Controller_inst.SLICE_2195 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[164].sig_1892.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[164] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[164] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[164].sig_1892.FeedThruLUT ));
  Controller_inst_SLICE_2196 \Controller_inst.SLICE_2196 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[163].sig_1893.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[163] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[163] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[163].sig_1893.FeedThruLUT ));
  Controller_inst_SLICE_2197 \Controller_inst.SLICE_2197 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[161].sig_1895.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[162].sig_1894.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[161] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[162] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[162] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[161] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[162].sig_1894.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[161].sig_1895.FeedThruLUT ));
  Controller_inst_SLICE_2199 \Controller_inst.SLICE_2199 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[159].sig_1897.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[160].sig_1896.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[159] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[160] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[160] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[159] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[160].sig_1896.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[159].sig_1897.FeedThruLUT ));
  Controller_inst_SLICE_2201 \Controller_inst.SLICE_2201 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[157].sig_1899.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[158].sig_1898.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[157] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[158] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[158] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[157] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[158].sig_1898.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[157].sig_1899.FeedThruLUT ));
  Controller_inst_SLICE_2203 \Controller_inst.SLICE_2203 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[155].sig_1901.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[156].sig_1900.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[155] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[156] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[156] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[155] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[156].sig_1900.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[155].sig_1901.FeedThruLUT ));
  Controller_inst_SLICE_2205 \Controller_inst.SLICE_2205 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[153].sig_1903.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[154].sig_1902.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[153] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[154] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[154] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[153] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[154].sig_1902.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[153].sig_1903.FeedThruLUT ));
  Controller_inst_SLICE_2207 \Controller_inst.SLICE_2207 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[151].sig_1905.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[152].sig_1904.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[151] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[152] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[152] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[151] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[152].sig_1904.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[151].sig_1905.FeedThruLUT ));
  Controller_inst_SLICE_2209 \Controller_inst.SLICE_2209 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[149].sig_1907.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[150].sig_1906.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[149] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[150] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[150] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[149] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[150].sig_1906.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[149].sig_1907.FeedThruLUT ));
  Controller_inst_SLICE_2211 \Controller_inst.SLICE_2211 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[147].sig_1909.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[148].sig_1908.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[147] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[148] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[148] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[147] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[148].sig_1908.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[147].sig_1909.FeedThruLUT ));
  Controller_inst_SLICE_2213 \Controller_inst.SLICE_2213 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[145].sig_1911.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[146].sig_1910.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[145] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[146] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[146] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[145] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[146].sig_1910.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[145].sig_1911.FeedThruLUT ));
  Controller_inst_SLICE_2215 \Controller_inst.SLICE_2215 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[143].sig_1913.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[144].sig_1912.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[143] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[144] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[144] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[143] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[144].sig_1912.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[143].sig_1913.FeedThruLUT ));
  Controller_inst_SLICE_2217 \Controller_inst.SLICE_2217 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[141].sig_1915.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[142].sig_1914.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[141] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[142] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[142] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[141] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[142].sig_1914.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[141].sig_1915.FeedThruLUT ));
  Controller_inst_SLICE_2219 \Controller_inst.SLICE_2219 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[139].sig_1917.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[140].sig_1916.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[139] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[140] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[140] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[139] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[140].sig_1916.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[139].sig_1917.FeedThruLUT ));
  Controller_inst_SLICE_2221 \Controller_inst.SLICE_2221 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[137].sig_1919.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[138].sig_1918.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[137] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[138] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[138] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[137] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[138].sig_1918.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[137].sig_1919.FeedThruLUT ));
  Controller_inst_SLICE_2223 \Controller_inst.SLICE_2223 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[135].sig_1921.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[136].sig_1920.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[135] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[136] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[136] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[135] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[136].sig_1920.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[135].sig_1921.FeedThruLUT ));
  Controller_inst_SLICE_2225 \Controller_inst.SLICE_2225 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[133].sig_1923.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[134].sig_1922.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[133] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[134] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[134] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[133] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[134].sig_1922.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[133].sig_1923.FeedThruLUT ));
  Controller_inst_SLICE_2227 \Controller_inst.SLICE_2227 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[131].sig_1925.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[132].sig_1924.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[131] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[132] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[132] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[131] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[132].sig_1924.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[131].sig_1925.FeedThruLUT ));
  Controller_inst_SLICE_2229 \Controller_inst.SLICE_2229 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[129].sig_1927.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[130].sig_1926.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[129] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[130] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[130] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[129] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[130].sig_1926.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[129].sig_1927.FeedThruLUT ));
  Controller_inst_SLICE_2231 \Controller_inst.SLICE_2231 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[127].sig_1929.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[128].sig_1928.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[127] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[128] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[128] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[127] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[128].sig_1928.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[127].sig_1929.FeedThruLUT ));
  Controller_inst_SLICE_2233 \Controller_inst.SLICE_2233 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[125].sig_1931.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[126].sig_1930.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[125] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[126] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[126] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[125] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[126].sig_1930.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[125].sig_1931.FeedThruLUT ));
  Controller_inst_SLICE_2235 \Controller_inst.SLICE_2235 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[123].sig_1933.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[124].sig_1932.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[123] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[124] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[124] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[123] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[124].sig_1932.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[123].sig_1933.FeedThruLUT ));
  Controller_inst_SLICE_2237 \Controller_inst.SLICE_2237 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[121].sig_1935.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[122].sig_1934.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[121] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[122] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[122] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[121] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[122].sig_1934.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[121].sig_1935.FeedThruLUT ));
  Controller_inst_SLICE_2239 \Controller_inst.SLICE_2239 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[119].sig_1937.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[120].sig_1936.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[119] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[120] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[120] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[119] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[120].sig_1936.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[119].sig_1937.FeedThruLUT ));
  Controller_inst_SLICE_2241 \Controller_inst.SLICE_2241 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[117].sig_1939.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[118].sig_1938.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[117] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[118] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[118] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[117] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[118].sig_1938.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[117].sig_1939.FeedThruLUT ));
  Controller_inst_SLICE_2243 \Controller_inst.SLICE_2243 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[115].sig_1941.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[116].sig_1940.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[115] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[116] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[116] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[115] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[116].sig_1940.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[115].sig_1941.FeedThruLUT ));
  Controller_inst_SLICE_2245 \Controller_inst.SLICE_2245 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[113].sig_1943.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[114].sig_1942.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[113] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[114] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[114] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[113] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[114].sig_1942.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[113].sig_1943.FeedThruLUT ));
  Controller_inst_SLICE_2247 \Controller_inst.SLICE_2247 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[111].sig_1945.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[112].sig_1944.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[111] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[112] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[112] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[111] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[112].sig_1944.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[111].sig_1945.FeedThruLUT ));
  Controller_inst_SLICE_2249 \Controller_inst.SLICE_2249 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[109].sig_1947.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[110].sig_1946.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[109] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[110] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[110] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[109] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[110].sig_1946.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[109].sig_1947.FeedThruLUT ));
  Controller_inst_SLICE_2251 \Controller_inst.SLICE_2251 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[107].sig_1949.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[108].sig_1948.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[107] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[108] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[108] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[107] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[108].sig_1948.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[107].sig_1949.FeedThruLUT ));
  Controller_inst_SLICE_2253 \Controller_inst.SLICE_2253 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[105].sig_1951.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[106].sig_1950.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[105] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[106] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[106] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[105] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[106].sig_1950.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[105].sig_1951.FeedThruLUT ));
  Controller_inst_SLICE_2255 \Controller_inst.SLICE_2255 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[103].sig_1953.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[104].sig_1952.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[103] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[104] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[104] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[103] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[104].sig_1952.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[103].sig_1953.FeedThruLUT ));
  Controller_inst_SLICE_2257 \Controller_inst.SLICE_2257 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[101].sig_1955.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[102].sig_1954.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[101] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[102] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[102] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[101] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[102].sig_1954.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[101].sig_1955.FeedThruLUT ));
  Controller_inst_SLICE_2259 \Controller_inst.SLICE_2259 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[99].sig_1957.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[100].sig_1956.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[99] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[100] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[100] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[99] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[100].sig_1956.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[99].sig_1957.FeedThruLUT ));
  Controller_inst_SLICE_2261 \Controller_inst.SLICE_2261 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[97].sig_1959.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[98].sig_1958.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[97] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[98] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[98] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[97] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[98].sig_1958.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[97].sig_1959.FeedThruLUT ));
  Controller_inst_SLICE_2263 \Controller_inst.SLICE_2263 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[95].sig_1961.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[96].sig_1960.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[95] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[96] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[96] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[95] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[96].sig_1960.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[95].sig_1961.FeedThruLUT ));
  Controller_inst_SLICE_2265 \Controller_inst.SLICE_2265 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[93].sig_1963.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[94].sig_1962.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[93] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[94] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[94] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[93] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[94].sig_1962.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[93].sig_1963.FeedThruLUT ));
  Controller_inst_SLICE_2267 \Controller_inst.SLICE_2267 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[91].sig_1965.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[92].sig_1964.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[91] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[92] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[92] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[91] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[92].sig_1964.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[91].sig_1965.FeedThruLUT ));
  Controller_inst_SLICE_2269 \Controller_inst.SLICE_2269 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[89].sig_1967.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[90].sig_1966.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[89] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[90] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[90] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[89] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[90].sig_1966.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[89].sig_1967.FeedThruLUT ));
  Controller_inst_SLICE_2271 \Controller_inst.SLICE_2271 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[87].sig_1969.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[88].sig_1968.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[87] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[88] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[88] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[87] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[88].sig_1968.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[87].sig_1969.FeedThruLUT ));
  Controller_inst_SLICE_2273 \Controller_inst.SLICE_2273 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[85].sig_1971.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[86].sig_1970.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[85] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[86] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[86] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[85] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[86].sig_1970.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[85].sig_1971.FeedThruLUT ));
  Controller_inst_SLICE_2275 \Controller_inst.SLICE_2275 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[83].sig_1973.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[84].sig_1972.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[83] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[84] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[84] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[83] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[84].sig_1972.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[83].sig_1973.FeedThruLUT ));
  Controller_inst_SLICE_2277 \Controller_inst.SLICE_2277 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[81].sig_1975.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[82].sig_1974.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[81] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[82] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[82] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[81] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[82].sig_1974.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[81].sig_1975.FeedThruLUT ));
  Controller_inst_SLICE_2279 \Controller_inst.SLICE_2279 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[79].sig_1977.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[80].sig_1976.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[79] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[80] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[80] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[79] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[80].sig_1976.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[79].sig_1977.FeedThruLUT ));
  Controller_inst_SLICE_2281 \Controller_inst.SLICE_2281 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[77].sig_1979.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[78].sig_1978.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[77] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[78] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[78] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[77] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[78].sig_1978.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[77].sig_1979.FeedThruLUT ));
  Controller_inst_SLICE_2283 \Controller_inst.SLICE_2283 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[75].sig_1981.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[76].sig_1980.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[75] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[76] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[76] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[75] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[76].sig_1980.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[75].sig_1981.FeedThruLUT ));
  Controller_inst_SLICE_2285 \Controller_inst.SLICE_2285 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[73].sig_1983.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[74].sig_1982.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[73] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[74] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[74] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[73] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[74].sig_1982.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[73].sig_1983.FeedThruLUT ));
  Controller_inst_SLICE_2287 \Controller_inst.SLICE_2287 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[71].sig_1985.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[72].sig_1984.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[71] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[72] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[72] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[71] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[72].sig_1984.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[71].sig_1985.FeedThruLUT ));
  Controller_inst_SLICE_2289 \Controller_inst.SLICE_2289 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[69].sig_1987.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[70].sig_1986.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[69] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[70] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[70] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[69] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[70].sig_1986.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[69].sig_1987.FeedThruLUT ));
  Controller_inst_SLICE_2291 \Controller_inst.SLICE_2291 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[67].sig_1989.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[68].sig_1988.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[67] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[68] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[68] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[67] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[68].sig_1988.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[67].sig_1989.FeedThruLUT ));
  Controller_inst_SLICE_2293 \Controller_inst.SLICE_2293 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[65].sig_1991.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[66].sig_1990.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[65] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[66] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[66] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[65] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[66].sig_1990.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[65].sig_1991.FeedThruLUT ));
  Controller_inst_SLICE_2295 \Controller_inst.SLICE_2295 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[63].sig_1993.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[64].sig_1992.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[63] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[64] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[64] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[63] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[64].sig_1992.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[63].sig_1993.FeedThruLUT ));
  Controller_inst_SLICE_2297 \Controller_inst.SLICE_2297 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[61].sig_1995.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[62].sig_1994.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[61] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[62] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[62] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[61] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[62].sig_1994.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[61].sig_1995.FeedThruLUT ));
  Controller_inst_SLICE_2299 \Controller_inst.SLICE_2299 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[59].sig_1997.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[60].sig_1996.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[59] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[60] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[60] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[59] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[60].sig_1996.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[59].sig_1997.FeedThruLUT ));
  Controller_inst_SLICE_2301 \Controller_inst.SLICE_2301 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[57].sig_1999.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[58].sig_1998.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[57] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[58] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[58] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[57] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[58].sig_1998.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[57].sig_1999.FeedThruLUT ));
  Controller_inst_SLICE_2303 \Controller_inst.SLICE_2303 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[55].sig_2001.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[56].sig_2000.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[55] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[56] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[56] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[55] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[56].sig_2000.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[55].sig_2001.FeedThruLUT ));
  Controller_inst_SLICE_2305 \Controller_inst.SLICE_2305 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[53].sig_2003.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[54].sig_2002.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[53] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[54] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[54] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[53] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[54].sig_2002.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[53].sig_2003.FeedThruLUT ));
  Controller_inst_SLICE_2307 \Controller_inst.SLICE_2307 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[51].sig_2005.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[52].sig_2004.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[51] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[52] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[52] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[51] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[52].sig_2004.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[51].sig_2005.FeedThruLUT ));
  Controller_inst_SLICE_2309 \Controller_inst.SLICE_2309 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[49].sig_2007.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[50].sig_2006.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[49] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[50] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[50] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[49] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[50].sig_2006.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[49].sig_2007.FeedThruLUT ));
  Controller_inst_SLICE_2311 \Controller_inst.SLICE_2311 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[47].sig_2009.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[48].sig_2008.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[47] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[48] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[48] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[47] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[48].sig_2008.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[47].sig_2009.FeedThruLUT ));
  Controller_inst_SLICE_2313 \Controller_inst.SLICE_2313 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[45].sig_2011.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[46].sig_2010.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[45] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[46] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[46] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[45] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[46].sig_2010.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[45].sig_2011.FeedThruLUT ));
  Controller_inst_SLICE_2315 \Controller_inst.SLICE_2315 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[43].sig_2013.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[44].sig_2012.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[43] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[44] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[44] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[43] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[44].sig_2012.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[43].sig_2013.FeedThruLUT ));
  Controller_inst_SLICE_2317 \Controller_inst.SLICE_2317 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[41].sig_2015.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[42].sig_2014.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[41] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[42] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[42] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[41] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[42].sig_2014.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[41].sig_2015.FeedThruLUT ));
  Controller_inst_SLICE_2319 \Controller_inst.SLICE_2319 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[39].sig_2017.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[40].sig_2016.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[39] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[40] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[40] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[39] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[40].sig_2016.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[39].sig_2017.FeedThruLUT ));
  Controller_inst_SLICE_2321 \Controller_inst.SLICE_2321 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[37].sig_2019.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[38].sig_2018.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[37] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[38] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[38] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[37] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[38].sig_2018.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[37].sig_2019.FeedThruLUT ));
  Controller_inst_SLICE_2323 \Controller_inst.SLICE_2323 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[35].sig_2021.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[36].sig_2020.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[35] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[36] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[36] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[35] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[36].sig_2020.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[35].sig_2021.FeedThruLUT ));
  Controller_inst_SLICE_2325 \Controller_inst.SLICE_2325 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[33].sig_2023.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[34].sig_2022.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[33] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[34] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[34] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[33] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[34].sig_2022.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[33].sig_2023.FeedThruLUT ));
  Controller_inst_SLICE_2327 \Controller_inst.SLICE_2327 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[31].sig_2025.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[32].sig_2024.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[31] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[32] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[32] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[31] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[32].sig_2024.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[31].sig_2025.FeedThruLUT ));
  Controller_inst_SLICE_2329 \Controller_inst.SLICE_2329 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[29].sig_2027.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[30].sig_2026.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[29] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[30] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[30] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[29] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[30].sig_2026.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[29].sig_2027.FeedThruLUT ));
  Controller_inst_SLICE_2331 \Controller_inst.SLICE_2331 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[27].sig_2029.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[28].sig_2028.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[27] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[28] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[28] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[27] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[28].sig_2028.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[27].sig_2029.FeedThruLUT ));
  Controller_inst_SLICE_2333 \Controller_inst.SLICE_2333 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[25].sig_2031.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[26].sig_2030.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[25] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[26] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[26] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[25] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[26].sig_2030.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[25].sig_2031.FeedThruLUT ));
  Controller_inst_SLICE_2335 \Controller_inst.SLICE_2335 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[23].sig_2033.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[24].sig_2032.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[23] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[24] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[24] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[23] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[24].sig_2032.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[23].sig_2033.FeedThruLUT ));
  Controller_inst_SLICE_2337 \Controller_inst.SLICE_2337 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[21].sig_2035.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[22].sig_2034.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[21] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[22] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[22] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[21] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[22].sig_2034.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[21].sig_2035.FeedThruLUT ));
  Controller_inst_SLICE_2339 \Controller_inst.SLICE_2339 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[19].sig_2037.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[20].sig_2036.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[19] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[20] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[20] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[19] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[20].sig_2036.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[19].sig_2037.FeedThruLUT ));
  Controller_inst_SLICE_2341 \Controller_inst.SLICE_2341 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[17].sig_2039.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[18].sig_2038.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[17] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[18] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[18] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[17] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[18].sig_2038.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[17].sig_2039.FeedThruLUT ));
  Controller_inst_SLICE_2343 \Controller_inst.SLICE_2343 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[15].sig_2041.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[16].sig_2040.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[15] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[16] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[16] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[15] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[16].sig_2040.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[15].sig_2041.FeedThruLUT ));
  Controller_inst_SLICE_2345 \Controller_inst.SLICE_2345 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[13].sig_2043.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[14].sig_2042.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[13] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[14] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[14] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[13] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[14].sig_2042.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[13].sig_2043.FeedThruLUT ));
  Controller_inst_SLICE_2347 \Controller_inst.SLICE_2347 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[11].sig_2045.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[12].sig_2044.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[11] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[12] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[12] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[11] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[12].sig_2044.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[11].sig_2045.FeedThruLUT ));
  Controller_inst_SLICE_2349 \Controller_inst.SLICE_2349 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[9].sig_2047.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[10].sig_2046.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[9] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[10] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[10] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[9] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[10].sig_2046.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[9].sig_2047.FeedThruLUT ));
  Controller_inst_SLICE_2351 \Controller_inst.SLICE_2351 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[7].sig_2049.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[8].sig_2048.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[7] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[8] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[8] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[7] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[8].sig_2048.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[7].sig_2049.FeedThruLUT ));
  Controller_inst_SLICE_2353 \Controller_inst.SLICE_2353 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[5].sig_2051.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[6].sig_2050.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[5] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[6] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[6] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[5] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[6].sig_2050.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[5].sig_2051.FeedThruLUT ));
  Controller_inst_SLICE_2355 \Controller_inst.SLICE_2355 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[3].sig_2053.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[4].sig_2052.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[3] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[4] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[4] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[3] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[4].sig_2052.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[3].sig_2053.FeedThruLUT ));
  Controller_inst_SLICE_2357 \Controller_inst.SLICE_2357 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[1].sig_2055.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[2].sig_2054.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[1] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[2] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[2] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[1] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[2].sig_2054.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[1].sig_2055.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2361 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2361 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14406 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_1845[10] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[5] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[10] ), 
    .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15363 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_1845[10] )
    , .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14406 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2363 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2363 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[2] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[1] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[2] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B1(\Controller_inst.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[1] ), 
    .C0(\Controller_inst.w_Master_Ready ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13674 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[1] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[2] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2365 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2365 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[4] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[3] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[4] ), 
    .C1(\Controller_inst.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B0(\Controller_inst.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13674 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[3] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[4] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2367 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2367 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[6] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[5] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[6] ), 
    .C1(\Controller_inst.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[5] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B0(\Controller_inst.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13674 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[5] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[6] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2369 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2369 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[8] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[7] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[8] ), 
    .C1(\Controller_inst.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[7] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B0(\Controller_inst.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13674 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[7] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[8] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2375 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2375 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2].sig_2058.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1].sig_2057.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n3005 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[1] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1].sig_2057.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2].sig_2058.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2377 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2377 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4].sig_2060.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3].sig_2059.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n3005 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[3] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3].sig_2059.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4].sig_2060.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2379 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2379 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6].sig_2062.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5].sig_2061.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n3005 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[5] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[6] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5].sig_2061.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6].sig_2062.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2381 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2381 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8].sig_2064.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7].sig_2063.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n3005 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[7] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[8] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7].sig_2063.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8].sig_2064.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2383 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2383 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10].sig_2066.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9].sig_2065.FeedThruLUT )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n3005 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[9] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[10] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9].sig_2065.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10].sig_2066.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2385 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2385 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12].sig_2068.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11].sig_2067.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n3005 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[11] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[12] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11].sig_2067.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12].sig_2068.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2387 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2387 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14].sig_2070.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13].sig_2069.FeedThruLUT )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n3005 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[13] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[14] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13].sig_2069.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14].sig_2070.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2389 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2389 ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15].sig_2071.FeedThruLUT )
    , .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n3005 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15].sig_2071.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2390 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2390 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[1] ), 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[0] ), 
    .D1(\Controller_inst.int_RHD_TX_DV ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3028 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3028 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .A0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13620 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[0] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[1] ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2391 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2391 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12359 ), 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12361 ), 
    .D1(int_RHD_SPI_CS_n), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12358 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[0] ), 
    .A1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n59 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21960 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[0] ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[0] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12361 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12359 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2393 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2393 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[2] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[1] )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[3] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[2] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13664 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[2] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2395 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2395 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[4] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[3] )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[5] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[4] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13664 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[4] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2397 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2397 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[6] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[5] )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[7] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[6] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13664 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[5] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[6] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2400 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2400 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[3] ), 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[2] ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19391 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3028 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3028 ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2 ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13620 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[2] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[3] ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2405 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2405 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14416 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[1] )
    , .C0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14419 )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14416 )
    );
  Controller_inst_SLICE_2406 \Controller_inst.SLICE_2406 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[1].sig_2075.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[0].sig_2072.FeedThruLUT ), 
    .C1(\Controller_inst.int_RHD_TX_Byte[1] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[0] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[1] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[0].sig_2072.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[1].sig_2075.FeedThruLUT ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2407 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2407 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n25582 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_2377[0] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , .A1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.int_RHD_TX_DV ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_2377[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n25582 )
    );
  Controller_inst_SLICE_2408 \Controller_inst.SLICE_2408 ( 
    .DI0(\Controller_inst.int_RHD_TX_DV.sig_2073.FeedThruLUT ), 
    .D0(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , .F0(\Controller_inst.int_RHD_TX_DV.sig_2073.FeedThruLUT ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2416 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2416 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14418 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14393 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[2] )
    , .B1(\Controller_inst.int_RHD_TX_DV ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[0] )
    , .A0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14419 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14393 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14418 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2417 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2417 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n163 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20677 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[15] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n146 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13634 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(int_RHD_SPI_MOSI), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n163 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2418 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2418 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n22905 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12352 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n22905 )
    );
  Controller_inst_SLICE_2421 \Controller_inst.SLICE_2421 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[3].sig_2077.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[2].sig_2076.FeedThruLUT ), 
    .C1(\Controller_inst.int_RHD_TX_Byte[3] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[2] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[3] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[2].sig_2076.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[3].sig_2077.FeedThruLUT ));
  Controller_inst_SLICE_2423 \Controller_inst.SLICE_2423 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[5].sig_2079.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[4].sig_2078.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD_TX_Byte[5] ), 
    .C0(\Controller_inst.int_RHD_TX_Byte[4] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[5] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[4].sig_2078.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[5].sig_2079.FeedThruLUT ));
  Controller_inst_SLICE_2425 \Controller_inst.SLICE_2425 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[7].sig_2081.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[6].sig_2080.FeedThruLUT ), 
    .C1(\Controller_inst.int_RHD_TX_Byte[7] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[6] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[7] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[6].sig_2080.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[7].sig_2081.FeedThruLUT ));
  Controller_inst_SLICE_2427 \Controller_inst.SLICE_2427 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[9].sig_2083.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[8].sig_2082.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD_TX_Byte[9] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[8] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[8] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[9] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[8].sig_2082.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[9].sig_2083.FeedThruLUT ));
  Controller_inst_SLICE_2429 \Controller_inst.SLICE_2429 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[11].sig_2085.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[10].sig_2084.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD_TX_Byte[11] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[10] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[10] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[11] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[10].sig_2084.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[11].sig_2085.FeedThruLUT ));
  Controller_inst_SLICE_2431 \Controller_inst.SLICE_2431 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[13].sig_2087.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[12].sig_2086.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD_TX_Byte[13] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[12] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[12] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[13] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[12].sig_2086.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[13].sig_2087.FeedThruLUT ));
  Controller_inst_SLICE_2433 \Controller_inst.SLICE_2433 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[15].sig_2089.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[14].sig_2088.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD_TX_Byte[15] ), 
    .C0(\Controller_inst.int_RHD_TX_Byte[14] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[14] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[15] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[14].sig_2088.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[15].sig_2089.FeedThruLUT ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2435 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2435 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_2377[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , .A0(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_2377[1] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2437 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2437 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12621 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12619 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13707 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12619 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12621 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2439 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2439 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12625 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12623 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2602 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2602 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13707 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12623 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12625 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2442 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2442 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2406[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n4_adj_2601 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13717 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2406[2] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2444 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2444 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14453 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14454 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13475 )
    , .B1(int_RHD_SPI_MISO), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17171 )
    , .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17384 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17171 )
    , .A0(int_RHD_SPI_MISO), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14454 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14453 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2446 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2446 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14451 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14452 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13481 )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17171 )
    , .A1(int_RHD_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13478 )
    , .C0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13] ), 
    .B0(int_RHD_SPI_MISO), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17171 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14452 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14451 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2448 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2448 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14449 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14450 )
    , .D1(int_RHD_SPI_MISO), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13475 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2604 )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11] ), 
    .C0(int_RHD_SPI_MISO), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17384 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2604 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14450 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14449 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2450 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2450 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14447 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14448 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13481 )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2604 )
    , .A1(int_RHD_SPI_MISO), .D0(int_RHD_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2604 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13478 )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9] ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14448 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14447 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2452 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2452 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14445 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14446 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13455 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2603 )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6] ), 
    .A1(int_RHD_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17173 )
    , .B0(int_RHD_SPI_MISO), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13455 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14446 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14445 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2454 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2454 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14443 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14444 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13455 )
    , .A1(int_RHD_SPI_MISO), .D0(int_RHD_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13455 )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5] ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2600 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14444 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14443 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2455 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2455 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14420 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14422 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[3] )
    , .C1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[4] )
    , .B0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14419 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14422 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14420 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2457 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2457 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14441 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14442 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2603 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13441 )
    , .A1(int_RHD_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17173 )
    , .B0(int_RHD_SPI_MISO), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13441 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14442 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14441 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2462 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2462 ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[0] )
    , .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n47[1] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13664 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_6__N_1831[0] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2465
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2465 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n5 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20721 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21335 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21335 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20721 )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n5 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2467
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2467 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2108.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2090.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2090.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2108.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2468
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2468 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n15 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n9 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n9 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n15 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2469
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2469 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2091.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2091.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2470
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2470 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n14 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n8 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n8 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n14 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2471
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2471 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2115.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2092.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2092.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2115.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2472
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2472 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_2121.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_2093.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2425 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_2093.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_2121.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2473
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2473 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2128.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2094.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2094.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2128.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2474
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2474 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2135.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2095.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2095.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2135.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2475
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2475 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n33 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n12 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), .D0(\Controller_inst.int_FIFO_RE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n12 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n33 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2476
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2476 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n32 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n11 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), .D0(\Controller_inst.int_FIFO_RE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n11 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n32 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2477
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2477 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n13 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n7 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n7 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n13 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2478
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2478 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2142.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2096.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2096.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2142.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2479
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2479 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n31 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n10 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n10 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n31 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2481
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2481 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n3 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20692 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2417 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21970 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n3 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2483
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2483 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_2156.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[0].sig_2098.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[0] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[0] ), .Q1(\Controller_inst.int_FIFO_Q[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[0].sig_2098.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_2156.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2484
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2484 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0].sig_2099.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_COUNT[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0].sig_2099.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2485
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2485 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_2102.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_2101.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2417 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_2101.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_2102.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2487
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2487 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_2104.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_2103.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2417 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_2103.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_2104.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2489
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2489 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_2106.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_2105.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2417 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_2105.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_2106.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2493
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2493 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2110.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2109.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2109.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2110.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2495
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2495 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2112.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2111.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2111.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2112.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2497
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2497 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2114.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2113.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2113.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2114.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2500
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2500 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n21 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n18 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n18 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n21 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2502
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2502 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n27 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n24 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n24 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n27 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2504
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2504 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n29 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n30 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n30 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n29 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2506
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2506 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n20 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n17 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n17 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n20 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2508
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2508 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n26 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n23 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n23 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n26 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2512
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2512 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2117.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2116.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2116.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2117.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2514
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2514 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2119.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2118.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2118.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2119.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2518
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2518 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_2123.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_2122.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2425 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_2122.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_2123.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2520
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2520 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_2125.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_2124.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2425 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_2124.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_2125.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2522
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2522 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_2127.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_2126.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2425 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_2126.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_2127.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2525
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2525 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2130.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2129.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2129.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2130.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2527
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2527 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2132.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2131.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2131.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2132.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2529
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2529 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2134.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2133.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2133.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2134.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2532
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2532 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2137.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2136.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2136.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2137.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2534
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2534 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2139.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2138.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2138.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2139.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2536
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2536 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2141.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2140.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2140.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2141.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2539
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2539 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n39 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n36 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n36 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n39 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2541
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2541 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n45 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n42 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n42 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n45 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2545
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2545 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n38 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n35 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , .A1(\Controller_inst.int_FIFO_RE ), .D0(\Controller_inst.int_FIFO_RE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n35 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n38 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2547
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2547 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n44 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n41 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n41 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n44 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2551
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2551 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n19 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n16 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n16 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n19 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2553
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2553 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n25 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n22 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n22 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n25 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2555
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2555 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7]$n49 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n28 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n28 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7]$n49 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2558
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2558 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2144.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2143.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2143.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2144.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2560
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2560 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2146.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2145.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2145.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2146.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2562
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2562 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2148.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2147.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2147.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2148.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2565
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2565 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n37 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n34 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n34 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n37 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2567
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2567 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n43 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n40 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n40 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n43 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2569
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2569 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7]$n50 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n46 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , .C1(\Controller_inst.int_FIFO_RE ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .D0(\Controller_inst.int_FIFO_RE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n46 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7]$n50 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2571
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2571 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2150.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2149.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2149.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2150.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2573
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2573 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2152.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2151.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2151.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2152.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2575
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2575 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2154.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2153.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[5] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2153.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2154.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2579
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2579 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_2157.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_2157.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2580
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2580 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_2159.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_2158.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[3] ), .Q1(\Controller_inst.int_FIFO_Q[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_2158.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_2159.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2582
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2582 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_2161.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_2160.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[5] ), .Q1(\Controller_inst.int_FIFO_Q[6] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_2160.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_2161.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2584
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2584 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_2163.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_2162.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[7] ), .Q1(\Controller_inst.int_FIFO_Q[8] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_2162.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_2163.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2586
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2586 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_2165.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_2164.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[9] ), 
    .Q1(\Controller_inst.int_FIFO_Q[10] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_2164.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_2165.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2588
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2588 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_2167.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_2166.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[11] ), 
    .Q1(\Controller_inst.int_FIFO_Q[12] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_2166.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_2167.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2590
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2590 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_2169.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_2168.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[13] ), 
    .Q1(\Controller_inst.int_FIFO_Q[14] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_2168.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_2169.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2593
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2593 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1].sig_2100.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_COUNT[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1].sig_2100.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2595 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2595 ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0].sig_2172.FeedThruLUT )
    , .C0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n3005 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0].sig_2172.FeedThruLUT )
    );
  Controller_inst_SLICE_2597 \Controller_inst.SLICE_2597 ( 
    .D1(\Controller_inst.n15 ), .C1(n8), .B1(\Controller_inst.stm32_state[3] ), 
    .A1(\Controller_inst.stm32_state[1] ), .D0(o_Controller_Mode_c_0), 
    .B0(o_Controller_Mode_c_1), .F0(n8), .F1(n13));
  Controller_inst_SLICE_2598 \Controller_inst.SLICE_2598 ( 
    .DI1(\Controller_inst.n21125 ), .D1(\Controller_inst.stm32_state[2] ), 
    .C1(\Controller_inst.stm32_state[1] ), 
    .B1(\Controller_inst.stm32_state[3] ), 
    .A1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.stm32_state[1] ), 
    .C0(\Controller_inst.stm32_state[2] ), 
    .B0(\Controller_inst.stm32_state[0] ), 
    .A0(\Controller_inst.stm32_state[3] ), .CE(\Controller_inst.n13611 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.stm32_state[3] ), .F0(\Controller_inst.n15 ), 
    .F1(\Controller_inst.n21125 ));
  SLICE_2599 SLICE_2599( .D1(\channel_array[32][8] ), .C1(n13123), 
    .B1(\rhd_index[2] ), .D0(rhd_done_config), .C0(\rhd_index[1] ), 
    .B0(\rhd_index[0] ), .F0(n13123), .F1(n38));
  SLICE_2600 SLICE_2600( .D1(n38), .C1(n3), .B1(\rhd_index[5] ), 
    .A1(\rhd_index[2] ), .D0(\channel_array[0][12] ), .C0(rhd_done_config), 
    .B0(\rhd_index[1] ), .A0(\rhd_index[0] ), .F0(n3), .F1(n13902));
  SLICE_2601 SLICE_2601( .D1(\rhd_index[3] ), .C1(n38_adj_2812), 
    .B1(n4_adj_2827), .A1(\rhd_index[2] ), .D0(\rhd_index[2] ), 
    .C0(\channel_array[32][8] ), .B0(n13123), .A0(n20698), .F0(n38_adj_2812), 
    .F1(n46_adj_2811));
  SLICE_2603 SLICE_2603( .D1(n6), .C1(n22819), .B1(\rhd_index[2] ), 
    .A1(\rhd_index[0] ), .D0(\channel_array[0][12] ), .C0(rhd_done_config), 
    .F0(n22819), .F1(n7_adj_2813));
  SLICE_2604 SLICE_2604( .D1(\rhd_index[2] ), .C1(rhd_done_config), 
    .A1(\rhd_index[0] ), .D0(rhd_done_config), .C0(\rhd_index[1] ), 
    .B0(\rhd_index[0] ), .F0(n6), .F1(n22831));
  SLICE_2605 SLICE_2605( .D1(n22834), .C1(n5_adj_2814), .B1(\rhd_index[4] ), 
    .A1(\rhd_index[3] ), .D0(\rhd_index[0] ), .C0(rhd_done_config), 
    .F0(n5_adj_2814), .F1(n24517));
  SLICE_2606 SLICE_2606( .D0(rhd_done_config), .C0(n22832), .B0(n24517), 
    .A0(\rhd_index[4] ), .F0(n24520));
  SLICE_2607 SLICE_2607( .D1(n5), .C1(n22829), .B1(\rhd_index[1] ), 
    .A1(\rhd_index[2] ), .D0(\channel_array[0][12] ), .C0(rhd_done_config), 
    .B0(\rhd_index[0] ), .F0(n22829), .F1(n7));
  SLICE_2608 SLICE_2608( .D1(\channel_array[0][15] ), .C1(n13894), 
    .B1(rhd_done_config), .A1(\rhd_index[3] ), .D0(\rhd_index[3] ), .C0(n7), 
    .A0(\rhd_index[1] ), .F0(n15), .F1(n22823));
  Controller_inst_SLICE_2609 \Controller_inst.SLICE_2609 ( 
    .D0(\Controller_inst.NUM_DATA[7] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[7] ));
  Controller_inst_SLICE_2610 \Controller_inst.SLICE_2610 ( 
    .D1(\Controller_inst.stm32_counter[7] ), 
    .C1(\Controller_inst.n14_adj_2794 ), .B1(\Controller_inst.NUM_DATA[7] ), 
    .D0(\Controller_inst.stm32_counter[6] ), 
    .C0(\Controller_inst.n12_adj_2793 ), .B0(\Controller_inst.NUM_DATA[6] ), 
    .F0(\Controller_inst.n14_adj_2794 ), .F1(\Controller_inst.n16_adj_2795 ));
  Controller_inst_SLICE_2611 \Controller_inst.SLICE_2611 ( 
    .D1(\Controller_inst.stm32_counter[27] ), .C1(\Controller_inst.n54 ), 
    .A1(\Controller_inst.NUM_DATA[27] ), 
    .D0(\Controller_inst.stm32_counter[26] ), .C0(\Controller_inst.n52 ), 
    .B0(\Controller_inst.NUM_DATA[26] ), .F0(\Controller_inst.n54 ), 
    .F1(\Controller_inst.n56 ));
  Controller_inst_SLICE_2612 \Controller_inst.SLICE_2612 ( 
    .D1(\Controller_inst.NUM_DATA[6] ), .B1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[26] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[26] ), .F1(\Controller_inst.NUM_DATA[6] ));
  Controller_inst_SLICE_2615 \Controller_inst.SLICE_2615 ( 
    .D1(\Controller_inst.NUM_DATA[27] ), .B1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[5] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[5] ), .F1(\Controller_inst.NUM_DATA[27] ));
  Controller_inst_SLICE_2616 \Controller_inst.SLICE_2616 ( 
    .D1(\Controller_inst.stm32_counter[5] ), 
    .C1(\Controller_inst.n10_adj_2792 ), .A1(\Controller_inst.NUM_DATA[5] ), 
    .D0(\Controller_inst.NUM_DATA[4] ), .C0(\Controller_inst.n8_adj_2791 ), 
    .B0(\Controller_inst.stm32_counter[4] ), 
    .F0(\Controller_inst.n10_adj_2792 ), .F1(\Controller_inst.n12_adj_2793 ));
  Controller_inst_SLICE_2619 \Controller_inst.SLICE_2619 ( 
    .D1(\Controller_inst.stm32_counter[29] ), .C1(\Controller_inst.n58 ), 
    .B1(\Controller_inst.NUM_DATA[29] ), 
    .D0(\Controller_inst.stm32_counter[28] ), .C0(\Controller_inst.n56 ), 
    .B0(\Controller_inst.NUM_DATA[28] ), .F0(\Controller_inst.n58 ), 
    .F1(\Controller_inst.n60 ));
  Controller_inst_SLICE_2620 \Controller_inst.SLICE_2620 ( 
    .D1(\Controller_inst.NUM_DATA[4] ), .B1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[28] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[28] ), .F1(\Controller_inst.NUM_DATA[4] ));
  Controller_inst_SLICE_2623 \Controller_inst.SLICE_2623 ( 
    .D1(\Controller_inst.NUM_DATA[29] ), .B1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[3] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[3] ), .F1(\Controller_inst.NUM_DATA[29] ));
  Controller_inst_SLICE_2624 \Controller_inst.SLICE_2624 ( 
    .D1(\Controller_inst.stm32_counter[3] ), 
    .C1(\Controller_inst.n6_adj_2790 ), .B1(\Controller_inst.NUM_DATA[3] ), 
    .D0(\Controller_inst.NUM_DATA[2] ), .C0(\Controller_inst.n4_adj_2781 ), 
    .B0(\Controller_inst.stm32_counter[2] ), 
    .F0(\Controller_inst.n6_adj_2790 ), .F1(\Controller_inst.n8_adj_2791 ));
  Controller_inst_SLICE_2627 \Controller_inst.SLICE_2627 ( 
    .D1(\Controller_inst.stm32_counter[31] ), .C1(\Controller_inst.n62 ), 
    .B1(\Controller_inst.NUM_DATA[31] ), 
    .D0(\Controller_inst.stm32_counter[30] ), .C0(\Controller_inst.n60 ), 
    .B0(\Controller_inst.NUM_DATA[30] ), .F0(\Controller_inst.n62 ), 
    .F1(\Controller_inst.n1221 ));
  Controller_inst_SLICE_2628 \Controller_inst.SLICE_2628 ( 
    .D1(maxfan_replicated_net_999), .C1(\Controller_inst.NUM_DATA[31] ), 
    .D0(\Controller_inst.NUM_DATA[30] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[30] ), .F1(\Controller_inst.NUM_DATA[31] ));
  Controller_inst_SLICE_2631 \Controller_inst.SLICE_2631 ( 
    .D1(\Controller_inst.NUM_DATA[25] ), .B1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[2] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[2] ), .F1(\Controller_inst.NUM_DATA[25] ));
  Controller_inst_SLICE_2633 \Controller_inst.SLICE_2633 ( 
    .D1(\Controller_inst.stm32_counter[1] ), 
    .C1(\Controller_inst.NUM_DATA[0] ), 
    .B1(\Controller_inst.stm32_counter[0] ), 
    .A1(\Controller_inst.NUM_DATA[1] ), .D0(\Controller_inst.NUM_DATA[0] ), 
    .C0(maxfan_replicated_net_999), .F0(\Controller_inst.NUM_DATA[0] ), 
    .F1(\Controller_inst.n4_adj_2781 ));
  Controller_inst_SLICE_2635 \Controller_inst.SLICE_2635 ( 
    .D1(\Controller_inst.n1213 ), .C1(\Controller_inst.n22810 ), 
    .B1(\Controller_inst.stm32_state[2] ), 
    .A1(\Controller_inst.stm32_state[1] ), 
    .D0(\Controller_inst.stm32_state[0] ), .C0(\Controller_inst.n1221 ), 
    .B0(\Controller_inst.stm32_state[1] ), .F0(\Controller_inst.n22810 ), 
    .F1(n17));
  Controller_inst_SLICE_2637 \Controller_inst.SLICE_2637 ( 
    .D1(\Controller_inst.n2606[0] ), .C1(\Controller_inst.n3045 ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), .D0(\Controller_inst.n2606[1] ), 
    .C0(\Controller_inst.n15028 ), .B0(\Controller_inst.w_Master_Ready ), 
    .F0(\Controller_inst.n3045 ), .F1(\Controller_inst.n77 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2638 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2638 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n12363 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n15033 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n13 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .D0(\Controller_inst.n3045 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .B0(\Controller_inst.n2606[1] ), .A0(\Controller_inst.n88 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n13612 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n12363 ));
  Controller_inst_SLICE_2640 \Controller_inst.SLICE_2640 ( 
    .D1(\Controller_inst.NUM_DATA[25] ), .C1(\Controller_inst.n50 ), 
    .A1(\Controller_inst.stm32_counter[25] ), 
    .D0(\Controller_inst.NUM_DATA[24] ), .C0(\Controller_inst.n48_adj_2805 ), 
    .A0(\Controller_inst.stm32_counter[24] ), .F0(\Controller_inst.n50 ), 
    .F1(\Controller_inst.n52 ));
  Controller_inst_SLICE_2641 \Controller_inst.SLICE_2641 ( 
    .D1(\Controller_inst.NUM_DATA[23] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[24] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[24] ), .F1(\Controller_inst.NUM_DATA[23] ));
  Controller_inst_SLICE_2644 \Controller_inst.SLICE_2644 ( 
    .D1(\Controller_inst.stm32_counter[23] ), 
    .C1(\Controller_inst.n46_adj_2804 ), .A1(\Controller_inst.NUM_DATA[23] ), 
    .D0(\Controller_inst.stm32_counter[22] ), .C0(\Controller_inst.n44 ), 
    .B0(\Controller_inst.NUM_DATA[22] ), .F0(\Controller_inst.n46_adj_2804 ), 
    .F1(\Controller_inst.n48_adj_2805 ));
  Controller_inst_SLICE_2645 \Controller_inst.SLICE_2645 ( 
    .D1(\Controller_inst.NUM_DATA[21] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[22] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[22] ), .F1(\Controller_inst.NUM_DATA[21] ));
  Controller_inst_SLICE_2648 \Controller_inst.SLICE_2648 ( 
    .D1(\Controller_inst.NUM_DATA[21] ), .C1(\Controller_inst.n42_adj_2803 ), 
    .A1(\Controller_inst.stm32_counter[21] ), 
    .D0(\Controller_inst.NUM_DATA[20] ), .C0(\Controller_inst.n40_adj_2802 ), 
    .A0(\Controller_inst.stm32_counter[20] ), 
    .F0(\Controller_inst.n42_adj_2803 ), .F1(\Controller_inst.n44 ));
  Controller_inst_SLICE_2649 \Controller_inst.SLICE_2649 ( 
    .D1(\Controller_inst.NUM_DATA[19] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[20] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[20] ), .F1(\Controller_inst.NUM_DATA[19] ));
  Controller_inst_SLICE_2652 \Controller_inst.SLICE_2652 ( 
    .D1(\Controller_inst.stm32_counter[19] ), 
    .C1(\Controller_inst.n38_adj_2801 ), .A1(\Controller_inst.NUM_DATA[19] ), 
    .D0(\Controller_inst.stm32_counter[18] ), 
    .C0(\Controller_inst.n36_adj_2800 ), .B0(\Controller_inst.NUM_DATA[18] ), 
    .F0(\Controller_inst.n38_adj_2801 ), .F1(\Controller_inst.n40_adj_2802 ));
  Controller_inst_SLICE_2653 \Controller_inst.SLICE_2653 ( 
    .D1(\Controller_inst.NUM_DATA[17] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[18] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[18] ), .F1(\Controller_inst.NUM_DATA[17] ));
  Controller_inst_SLICE_2656 \Controller_inst.SLICE_2656 ( 
    .D1(\Controller_inst.stm32_counter[17] ), 
    .C1(\Controller_inst.n34_adj_2799 ), .B1(\Controller_inst.NUM_DATA[17] ), 
    .D0(\Controller_inst.stm32_counter[16] ), .C0(\Controller_inst.n32 ), 
    .A0(\Controller_inst.NUM_DATA[16] ), .F0(\Controller_inst.n34_adj_2799 ), 
    .F1(\Controller_inst.n36_adj_2800 ));
  Controller_inst_SLICE_2657 \Controller_inst.SLICE_2657 ( .DI1(\n17504$n1 ), 
    .D1(n20765), .C1(n17498), .B1(\reset_counter[5] ), .A1(n21321), 
    .D0(\Controller_inst.NUM_DATA[16] ), .C0(o_reset_c), .CLK(pll_clk_int), 
    .Q1(o_reset_c), .F0(\Controller_inst.NUM_DATA[16] ), .F1(\n17504$n1 ));
  Controller_inst_SLICE_2659 \Controller_inst.SLICE_2659 ( 
    .D1(\Controller_inst.NUM_DATA[14] ), .B1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[15] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[15] ), .F1(\Controller_inst.NUM_DATA[14] ));
  Controller_inst_SLICE_2660 \Controller_inst.SLICE_2660 ( 
    .D1(\Controller_inst.NUM_DATA[15] ), .C1(\Controller_inst.n30_adj_2798 ), 
    .A1(\Controller_inst.stm32_counter[15] ), 
    .D0(\Controller_inst.NUM_DATA[14] ), .C0(\Controller_inst.n28_adj_2797 ), 
    .A0(\Controller_inst.stm32_counter[14] ), 
    .F0(\Controller_inst.n30_adj_2798 ), .F1(\Controller_inst.n32 ));
  Controller_inst_SLICE_2663 \Controller_inst.SLICE_2663 ( 
    .D1(\Controller_inst.NUM_DATA[8] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[13] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[13] ), .F1(\Controller_inst.NUM_DATA[8] ));
  Controller_inst_SLICE_2664 \Controller_inst.SLICE_2664 ( 
    .D1(\Controller_inst.stm32_counter[13] ), .C1(\Controller_inst.n26 ), 
    .B1(\Controller_inst.NUM_DATA[13] ), 
    .D0(\Controller_inst.stm32_counter[12] ), .C0(\Controller_inst.n24 ), 
    .B0(\Controller_inst.NUM_DATA[12] ), .F0(\Controller_inst.n26 ), 
    .F1(\Controller_inst.n28_adj_2797 ));
  Controller_inst_SLICE_2665 \Controller_inst.SLICE_2665 ( 
    .D1(\Controller_inst.stm32_counter[9] ), 
    .C1(\Controller_inst.n18_adj_2796 ), .B1(\Controller_inst.NUM_DATA[9] ), 
    .D0(\Controller_inst.stm32_counter[8] ), 
    .C0(\Controller_inst.n16_adj_2795 ), .B0(\Controller_inst.NUM_DATA[8] ), 
    .F0(\Controller_inst.n18_adj_2796 ), .F1(\Controller_inst.n20 ));
  Controller_inst_SLICE_2667 \Controller_inst.SLICE_2667 ( 
    .D1(\Controller_inst.NUM_DATA[9] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[12] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[12] ), .F1(\Controller_inst.NUM_DATA[9] ));
  Controller_inst_SLICE_2671 \Controller_inst.SLICE_2671 ( 
    .D1(\Controller_inst.NUM_DATA[10] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[11] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[11] ), .F1(\Controller_inst.NUM_DATA[10] ));
  Controller_inst_SLICE_2672 \Controller_inst.SLICE_2672 ( 
    .C1(\Controller_inst.n22 ), .B1(\Controller_inst.NUM_DATA[11] ), 
    .A1(\Controller_inst.stm32_counter[11] ), 
    .D0(\Controller_inst.NUM_DATA[10] ), .C0(\Controller_inst.n20 ), 
    .A0(\Controller_inst.stm32_counter[10] ), .F0(\Controller_inst.n22 ), 
    .F1(\Controller_inst.n24 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2675 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2675 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[281] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24271 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[280] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[283] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[282] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24271 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24274 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2677 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2677 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[473] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24175 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[472] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[474] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[475] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24175 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24178 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2679 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2679 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[393] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25051 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[392] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[395] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[394] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25051 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22503 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2681 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2681 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[41] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25045 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[40] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[42] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[43] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25045 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22782 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2683 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2683 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[397] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25039 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[396] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[398] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[399] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25039 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22504 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2685 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2685 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[97] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24265 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[96] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[98] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[99] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24265 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22602 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2687 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2687 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[32] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25033 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[33] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[34] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[35] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25033 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22779 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2689 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2689 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[405] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25027 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[404] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[407] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[406] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25027 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22507 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2691 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2691 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[9] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25021 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[8] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[11] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[10] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25021 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22767 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2693 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2693 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[221] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25015 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[220] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[222] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[223] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25015 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22510 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2695 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2695 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25009 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[0] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25009 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22764 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2697 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2697 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[489] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25003 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[488] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[491] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[490] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25003 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22758 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2699 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2699 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[413] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24997 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[412] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[415] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[414] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24997 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22513 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2701 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2701 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[420] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24991 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[421] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[423] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[422] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24991 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22516 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2703 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2703 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24472 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24574 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24985 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2704 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2704 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24100 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22519 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24985 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24460 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24592 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22519 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24685 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2705 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2705 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[133] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24979 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[132] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[135] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[134] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24979 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22522 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2707 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2707 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[429] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24973 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[428] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[430] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[431] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24973 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22525 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2709 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2709 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[437] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24967 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[436] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[438] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[439] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24967 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22528 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2711 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2711 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[229] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24961 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[228] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[230] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[231] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24961 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22531 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2713 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2713 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[445] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24955 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[444] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[447] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[446] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24955 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22534 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2715 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2715 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[453] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24949 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[452] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[454] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[455] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24949 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22537 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2717 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2717 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[237] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24943 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[236] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[239] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[238] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24943 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22540 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2719 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2719 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[141] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24937 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[140] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[142] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[143] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24937 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22543 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2721 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2721 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[93] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24931 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[92] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[95] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[94] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24931 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24934 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2723 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2723 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[461] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24925 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[460] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[463] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[462] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24925 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22549 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2725 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2725 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[469] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24919 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[468] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[470] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[471] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24919 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22552 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2727 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2727 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22513 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24088 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24913 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2728 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2728 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22507 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24076 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24913 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22555 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2729 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2729 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[477] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24907 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[476] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[479] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[478] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24907 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22558 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2731 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2731 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[485] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24901 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[484] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[487] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[486] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24901 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22561 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2733 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2733 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[245] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24895 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[244] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[247] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[246] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24895 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22564 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2735 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2735 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24142 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22540 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24259 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2736 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2736 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22531 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24124 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24259 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24262 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2737 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2737 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24082 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22510 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24889 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2738 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2738 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24538 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24502 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24889 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22567 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2739 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2739 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[273] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24253 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[272] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[275] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[274] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24253 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24256 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2741 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2741 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[253] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24883 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[252] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[255] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[254] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24883 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22570 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2743 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2743 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24130 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22534 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24877 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2744 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2744 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24208 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22573 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24877 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24118 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22528 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22573 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24439 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2745 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2745 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[149] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24871 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[148] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[151] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[150] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24871 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22576 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2747 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2747 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24454 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24616 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24865 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2748 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2748 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24220 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24868 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24865 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24406 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24700 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24868 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22580 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2749 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2749 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[261] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24859 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[260] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[263] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[262] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24859 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22585 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2751 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2751 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[269] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24853 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[268] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[271] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[270] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24853 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22588 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2753 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2753 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[157] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24847 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[156] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[159] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[158] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24847 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22591 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2755 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2755 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24178 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22558 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24841 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2756 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2756 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22552 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24166 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24841 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22594 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2757 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2757 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[277] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24835 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[276] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[279] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[278] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24835 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22597 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2759 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2759 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24202 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22570 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24829 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2760 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2760 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24262 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22600 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22564 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24190 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24829 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22600 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24727 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2761 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2761 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[101] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24823 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[100] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[102] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[103] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24823 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22603 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2763 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2763 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[285] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24817 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[284] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[286] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[287] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24817 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22606 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2765 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2765 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24160 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22549 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24247 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2766 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2766 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22594 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24250 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24655 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22537 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24136 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24247 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24250 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22690 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2767 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2767 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[165] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24811 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[164] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[166] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[167] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24811 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22612 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2769 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2769 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[293] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24805 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[292] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[295] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[294] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24805 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22615 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2771 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2771 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[301] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24799 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[300] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[302] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[303] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24799 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22618 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2773 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2773 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[173] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24793 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[172] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[174] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[175] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24793 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22621 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2775 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2775 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24787 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[108] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[109] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[110] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[111] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24787 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22624 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2777 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2777 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[52] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24781 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[53] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[55] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[54] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24781 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22627 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2779 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2779 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[309] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24769 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[308] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[311] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[310] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24769 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22633 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2781 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2781 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[317] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24763 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[316] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[319] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[318] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24763 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22636 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2783 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2783 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24274 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22606 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24757 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2784 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2784 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24757 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24256 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22597 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22639 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2785 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2785 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[324] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24751 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[325] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[327] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[326] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24751 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22645 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2787 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2787 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[180] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24745 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[181] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[183] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[182] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24745 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22648 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2789 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2789 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24244 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22591 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24739 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2790 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2790 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24739 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24214 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22576 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22651 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2791 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2791 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[333] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24733 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[332] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[334] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[335] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24733 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22654 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2794 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2794 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24727 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24196 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22567 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24193 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22683 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22684 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24196 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22657 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2795 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2795 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[189] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24721 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[188] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[191] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[190] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24721 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22660 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2797 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2797 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[341] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24715 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[340] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[342] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[343] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24715 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22663 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2799 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2799 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[349] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24709 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[348] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[351] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[350] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24709 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22666 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2801 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2801 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24334 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22636 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24703 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2802 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2802 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24400 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22669 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24703 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24328 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22633 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22669 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24415 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2803 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2803 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24697 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[117] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[116] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[118] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[119] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24697 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24700 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2805 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2805 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24691 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[60] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[61] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[62] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[63] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24691 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22675 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2808 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2808 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24685 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24478 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24556 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22645 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24352 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24475 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24478 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22678 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2809 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2809 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[357] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24679 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[356] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[358] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[359] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24679 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22681 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2811 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2811 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[197] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24673 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[196] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[199] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[198] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24673 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22684 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2813 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2813 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22503 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22504 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24169 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2814 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2814 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22555 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24172 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24439 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22714 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22713 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24169 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24172 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24442 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2815 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2815 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[365] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24667 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[364] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[366] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[367] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24667 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22687 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2817 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2817 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[152] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24241 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[153] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[155] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[154] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24241 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24244 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2819 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2819 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[465] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24163 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[464] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[467] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[466] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24163 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24166 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2821 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2821 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24280 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22609 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24655 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2823 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2823 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24235 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[264] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[265] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[267] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[266] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24235 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24238 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2825 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2825 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[457] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24157 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[456] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[458] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[459] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24157 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24160 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2827 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2827 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[205] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24631 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[204] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[206] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[207] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24631 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22693 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2829 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2829 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[257] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24229 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[256] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[259] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[258] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24229 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24232 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2831 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2831 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[492] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24625 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[493] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[494] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[495] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24625 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22759 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2833 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2833 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[89] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24151 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[88] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[91] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[90] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24151 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24154 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2835 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2835 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22767 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22768 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24223 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2836 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2836 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24343 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24226 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22582 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22765 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22764 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24223 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24226 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24346 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2837 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2837 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[137] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24145 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[136] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[138] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[139] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24145 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24148 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2839 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2839 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22623 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22624 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24217 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2840 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2840 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22603 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22602 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24217 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24220 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2841 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2841 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n496 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n495 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[501] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[500] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n495 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24619 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2842 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2842 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n493 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n492 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24619 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[498] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[499] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n493 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24622 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2843 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2843 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[233] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24139 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[232] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[235] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[234] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24139 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24142 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2845 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2845 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[145] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24211 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[144] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[146] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[147] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24211 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24214 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2847 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2847 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[448] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24133 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[449] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[451] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[450] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24133 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24136 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2849 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2849 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24112 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22525 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24205 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2850 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2850 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24205 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24094 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22516 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24208 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2851 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2851 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[441] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24127 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[440] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[442] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[443] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24127 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24130 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2853 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2853 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[217] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24079 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[216] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[218] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[219] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24079 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24082 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2855 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2855 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[249] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24199 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[248] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[250] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[251] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24199 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24202 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2857 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2857 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[225] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24121 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[224] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[226] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[227] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24121 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24124 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2859 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2859 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[433] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24115 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[432] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[435] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[434] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24115 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24118 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2861 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2861 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[125] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24613 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[124] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[126] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[127] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24613 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24616 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2863 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2863 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[401] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24073 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[400] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[403] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[402] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24073 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24076 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2865 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2865 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22692 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22693 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24193 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2867 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2867 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[5] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24607 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[6] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[7] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24607 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22765 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2869 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2869 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[425] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24109 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[424] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[426] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[427] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24109 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24112 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2871 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2871 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n75 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n74 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[76] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[77] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n74 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24067 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2872 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2872 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24067 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n72 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n71 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[74] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[75] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n72 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22733 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2873 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2873 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[129] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24103 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[128] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[130] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[131] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24103 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24106 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2875 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2875 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[241] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24187 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[240] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[243] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[242] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24187 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24190 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2877 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2877 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24058 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22547 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24154 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24934 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22547 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24061 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2878 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2878 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22733 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22730 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24061 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n65 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24283 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n64 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22730 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24064 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2879 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2879 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22687 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22686 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24097 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2880 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2880 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22681 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22680 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24097 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24100 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2881 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2881 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[13] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24601 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[12] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[14] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[15] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24601 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22768 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2883 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2883 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n83 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n82 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[84] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[85] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n82 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24055 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2884 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2884 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24055 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n80 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n79 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[83] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[82] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n80 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24058 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2885 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2885 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[416] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24091 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[417] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[419] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[418] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24091 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24094 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2887 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2887 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24085 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[409] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[408] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[411] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[410] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24085 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24088 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2889 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2889 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[510] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n502 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[508] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[509] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n502 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24595 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2890 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2890 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24622 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24598 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n499 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24595 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n500 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24598 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22609 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2891 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2891 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[373] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24589 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[372] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[374] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[375] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24589 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24592 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2893 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2893 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20_adj_2609 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19_adj_2608 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[21] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[20] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19_adj_2608 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24583 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2894 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2894 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16_adj_2610 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24583 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[16] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[17] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16_adj_2610 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24586 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2895 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2895 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n27 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[28] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[29] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24577 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2896 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2896 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24586 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24580 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24577 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24580 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22582 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2897 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2897 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[381] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24571 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[380] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[382] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[383] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24571 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24574 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2899 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2899 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[37] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24565 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[36] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[38] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[39] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24565 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22780 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2901 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2901 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[44] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24559 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[45] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[47] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[46] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24559 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22783 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2903 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2903 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22666 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24394 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24553 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2904 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2904 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22663 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24388 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24553 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24556 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2905 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2905 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24442 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22690 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24547 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2906 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2906 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24490 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24550 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24547 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24418 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22678 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24550 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22712 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2907 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2907 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[389] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24541 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[388] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[391] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[390] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24541 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22714 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2909 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2909 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24535 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[213] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[212] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[215] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[214] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24535 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24538 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2911 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2911 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24382 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22660 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24529 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2912 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2912 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22719 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22720 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24529 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24358 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22648 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22720 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24373 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2913 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2913 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24412 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22675 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24523 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2914 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2914 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22722 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22723 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22627 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24322 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24523 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22723 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24343 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2915 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2915 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22782 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22783 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24511 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2916 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2916 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24511 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22779 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22780 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22722 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2917 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2917 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24310 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22621 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24505 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2918 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2918 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24505 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24292 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22612 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22719 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2919 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2919 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24499 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[208] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[209] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[211] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[210] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24499 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24502 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2921 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2921 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[384] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24493 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[385] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[387] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[386] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24493 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22713 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2923 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2923 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24376 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22657 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24487 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2924 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2924 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22642 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24346 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24487 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24490 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2925 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2925 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24370 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22654 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24475 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2927 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2927 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[376] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24469 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[377] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[378] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[379] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24469 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24472 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2929 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2929 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[369] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24457 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[368] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[371] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[370] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24457 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24460 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2931 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2931 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[121] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24451 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[120] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[123] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[122] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24451 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24454 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2933 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2933 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[201] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24445 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[200] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[203] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[202] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24445 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22692 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2937 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2937 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[360] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24433 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[361] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[362] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[363] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24433 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22686 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2939 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2939 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[193] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24427 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[192] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[195] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[194] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24427 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22683 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2941 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2941 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[353] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24421 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[352] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[354] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[355] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24421 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22680 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2944 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2944 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22639 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24340 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24415 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22585 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24232 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24337 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24340 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24418 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2945 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2945 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[57] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24409 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[56] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[58] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[59] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24409 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24412 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2947 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2947 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[112] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24403 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[113] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[114] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[115] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24403 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24406 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2949 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2949 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24304 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22618 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24397 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2950 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2950 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24397 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24298 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22615 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24400 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2951 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2951 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[345] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24391 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[344] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[347] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[346] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24391 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24394 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2953 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2953 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[337] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24385 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[336] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[338] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[339] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24385 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24388 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2955 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2955 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[185] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24379 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[184] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[187] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[186] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24379 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24382 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2958 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2958 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22651 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24364 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24373 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22522 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24106 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24361 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24364 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24376 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2959 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2959 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[329] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24367 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[328] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[330] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[331] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24367 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24370 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2961 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2961 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24148 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22543 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24361 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2963 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2963 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[177] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24355 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[176] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[178] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[179] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24355 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24358 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2965 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2965 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[321] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24349 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[320] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[323] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[322] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24349 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24352 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2969 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2969 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24238 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22588 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24337 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2971 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2971 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[313] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24331 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[312] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[315] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[314] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24331 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24334 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2973 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2973 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[481] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24181 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[480] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[483] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[482] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24181 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24184 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2975 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2975 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[305] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24325 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[304] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[306] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[307] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24325 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24328 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2977 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2977 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[49] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24319 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[48] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[51] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[50] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24319 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24322 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2979 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2979 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[105] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24313 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[104] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[107] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[106] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24313 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22623 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2981 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2981 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[169] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24307 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[168] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[170] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[171] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24307 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24310 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2983 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2983 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[296] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24301 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[297] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[298] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[299] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24301 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24304 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2985 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2985 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[289] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24295 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[288] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[290] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[291] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24295 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24298 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2987 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2987 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[161] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24289 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[160] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[163] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[162] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24289 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24292 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2989 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2989 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n68 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n67 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[69] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[68] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n67 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24283 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2991 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2991 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22758 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22759 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24277 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2992 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2992 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22561 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24184 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24277 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24280 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2993 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2993 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n4 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2599 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n4 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24637 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2994 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2994 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n1 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2 ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24637 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n1 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24640 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2995 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2995 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[8] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24481 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[9] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[10] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[11] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24481 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24484 )
    );
  SLICE_2997 SLICE_2997( .D1(n23), .C1(n21940), .B1(\reset_counter[7] ), 
    .A1(\reset_counter[17] ), .C0(\reset_counter[0] ), .A0(\reset_counter[2] ), 
    .F0(n21940), .F1(n21976));
  SLICE_2998 SLICE_2998( .D1(\reset_counter[26] ), .C1(n10_adj_2829), 
    .B1(\reset_counter[6] ), .D0(\reset_counter[15] ), 
    .C0(\reset_counter[19] ), .B0(\reset_counter[20] ), 
    .A0(\reset_counter[11] ), .F0(n10_adj_2829), .F1(n23));
  SLICE_2999 SLICE_2999( .D0(\reset_counter[25] ), .C0(n21324), 
    .F0(n4_adj_2828));
  SLICE_3000 SLICE_3000( .D1(n14), .C1(n15_adj_2824), .B1(\reset_counter[18] ), 
    .A1(\reset_counter[1] ), .D0(\reset_counter[12] ), 
    .C0(\reset_counter[14] ), .B0(\reset_counter[16] ), 
    .A0(\reset_counter[21] ), .F0(n15_adj_2824), .F1(n21324));
  SLICE_3001 SLICE_3001( .D1(n34), .C1(n36), .B1(\reset_counter[9] ), 
    .A1(\reset_counter[3] ), .D0(\reset_counter[27] ), 
    .C0(\reset_counter[24] ), .B0(\reset_counter[13] ), 
    .A0(\reset_counter[10] ), .F0(n36), .F1(n21974));
  SLICE_3003 SLICE_3003( .D1(n3), .C1(n4_adj_2827), .B1(\rhd_index[3] ), 
    .A1(\rhd_index[2] ), .D0(\rhd_index[1] ), .C0(rhd_done_config), 
    .A0(\rhd_index[0] ), .F0(n4_adj_2827), .F1(n22798));
  SLICE_3006 SLICE_3006( .D1(\channel_array[0][11] ), .C1(n13894), 
    .A1(rhd_done_config), .D0(\rhd_index[1] ), .C0(\rhd_index[0] ), 
    .B0(\rhd_index[2] ), .F0(n13894), .F1(n22832));
  SLICE_3007 SLICE_3007( .D1(\channel_array[32][15] ), .C1(n20698), 
    .B1(n13123), .A1(\rhd_index[2] ), .D0(rhd_done_config), 
    .C0(\rhd_index[0] ), .B0(\rhd_index[1] ), .F0(n20698), .F1(n38_adj_2816));
  SLICE_3009 SLICE_3009( .D1(\rhd_index[5] ), .C1(n46_adj_2818), 
    .B1(\rhd_index[4] ), .A1(n5_adj_2814), .D0(rhd_done_config), 
    .C0(n38_adj_2816), .B0(\rhd_index[3] ), .F0(n46_adj_2818), .F1(n24643));
  SLICE_3011 SLICE_3011( .D1(\rhd_index[3] ), .C1(n38_adj_2820), 
    .A1(rhd_done_config), .D0(\channel_array[32][14] ), .C0(n20698), 
    .B0(n13123), .A0(\rhd_index[2] ), .F0(n38_adj_2820), .F1(n46_adj_2819));
  SLICE_3014 SLICE_3014( .D0(n5_adj_2814), .C0(n46_adj_2819), 
    .B0(\rhd_index[4] ), .A0(\rhd_index[5] ), .F0(n24649));
  SLICE_3015 SLICE_3015( .D1(rhd_done_config), .C1(n38_adj_2823), 
    .A1(\rhd_index[3] ), .D0(n20698), .C0(\channel_array[32][13] ), 
    .B0(n13123), .A0(\rhd_index[2] ), .F0(n38_adj_2823), .F1(n46_adj_2822));
  SLICE_3017 SLICE_3017( .D1(n13856), .C1(n13844), .B1(n21373), 
    .A1(\rhd_index[4] ), .D0(\rhd_index[1] ), .C0(\rhd_index[3] ), 
    .A0(\rhd_index[0] ), .F0(n13844), .F1(n21378));
  Controller_inst_SLICE_3018 \Controller_inst.SLICE_3018 ( 
    .DI1(\Controller_inst.n167_adj_2807[5] ), .D1(\Controller_inst.n133[5] ), 
    .C1(\Controller_inst.n9634 ), .D0(\rhd_index[5] ), .C0(rhd_done_config), 
    .CE(\Controller_inst.n4_adj_2615 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q1(\rhd_index[5] ), .F0(n21373), 
    .F1(\Controller_inst.n167_adj_2807[5] ));
  SLICE_3020 SLICE_3020( .D1(n21940), .C1(n29), .B1(\reset_counter[3] ), 
    .A1(n21321), .D0(n22814), .C0(n6_adj_2826), .B0(n21324), 
    .A0(\reset_counter[25] ), .F0(n29), .F1(n17500));
  SLICE_3021 SLICE_3021( .D1(\reset_counter[12] ), .C1(n21980), 
    .B1(\reset_counter[21] ), .A1(\reset_counter[1] ), .D0(\reset_counter[8] ), 
    .C0(\reset_counter[14] ), .B0(\reset_counter[16] ), 
    .A0(\reset_counter[18] ), .F0(n21980), .F1(n6_adj_2826));
  SLICE_3023 SLICE_3023( .D1(\reset_counter[4] ), .C1(\reset_counter[8] ), 
    .B1(\reset_counter[5] ), .C0(\reset_counter[4] ), .A0(\reset_counter[5] ), 
    .F0(n22814), .F1(n14));
  SLICE_3025 SLICE_3025( .D0(n17504), .C0(n17500), .F0(n17514));
  SLICE_3026 SLICE_3026( .D1(n20765), .C1(n17498), .B1(\reset_counter[5] ), 
    .A1(n21321), .D0(\reset_counter[4] ), .C0(\reset_counter[2] ), 
    .B0(\reset_counter[3] ), .F0(n17498), .F1(n17504));
  SLICE_3027 SLICE_3027( .D1(n7_adj_2813), .C1(n14149), .B1(\rhd_index[3] ), 
    .A1(\rhd_index[0] ), .D0(\rhd_index[1] ), .C0(\rhd_index[2] ), .F0(n14149), 
    .F1(n15_adj_2815));
  SLICE_3029 SLICE_3029( .D1(\rhd_index[0] ), .C1(n13900), 
    .A1(rhd_done_config), .D0(\rhd_index[1] ), .C0(\rhd_index[3] ), 
    .B0(\rhd_index[2] ), .F0(n13900), .F1(n22794));
  SLICE_3031 SLICE_3031( .D1(rhd_done_config), .C1(\rhd_index[0] ), 
    .B1(\rhd_index[1] ), .A1(\rhd_index[2] ), .D0(\rhd_index[2] ), 
    .C0(rhd_done_config), .B0(\rhd_index[0] ), .A0(\rhd_index[1] ), 
    .F0(n22811), .F1(n45));
  SLICE_3032 SLICE_3032( .D1(n22811), .C1(n46_adj_2817), .B1(\rhd_index[5] ), 
    .A1(\rhd_index[4] ), .D0(n45), .C0(n38), .B0(\rhd_index[3] ), 
    .F0(n46_adj_2817), .F1(n24775));
  SLICE_3036 SLICE_3036( .D1(n22797), .C1(n46), .B1(\rhd_index[5] ), 
    .A1(\rhd_index[4] ), .D0(n22831), .C0(n38), .B0(\rhd_index[1] ), 
    .A0(\rhd_index[3] ), .F0(n46), .F1(n24463));
  SLICE_3037 SLICE_3037( .D1(rhd_done_config), .C1(\rhd_index[1] ), 
    .B1(\rhd_index[0] ), .A1(\rhd_index[2] ), .D0(\rhd_index[1] ), 
    .C0(rhd_done_config), .B0(\rhd_index[2] ), .A0(\rhd_index[0] ), 
    .F0(n22797), .F1(n22834));
  SLICE_3040 SLICE_3040( .D0(n5_adj_2814), .C0(n46_adj_2822), 
    .B0(\rhd_index[4] ), .A0(\rhd_index[5] ), .F0(n24661));
  SLICE_3041 SLICE_3041( .D1(rhd_done_config), .C1(n38_adj_2825), 
    .B1(\rhd_index[4] ), .A1(\rhd_index[0] ), .D0(\channel_array[32][11] ), 
    .C0(n13123), .B0(n20698), .A0(\rhd_index[2] ), .F0(n38_adj_2825), 
    .F1(n22848));
  SLICE_3043 SLICE_3043( .D1(\rhd_index[1] ), .C1(n12731), 
    .D0(rhd_done_config), .C0(\rhd_index[3] ), .B0(\rhd_index[2] ), 
    .A0(\rhd_index[0] ), .F0(n12731), .F1(n22796));
  SLICE_3045 SLICE_3045( .D1(\reset_counter[8] ), .C1(n12), 
    .B1(\reset_counter[14] ), .A1(\reset_counter[21] ), 
    .D0(\reset_counter[25] ), .C0(\reset_counter[16] ), 
    .B0(\reset_counter[18] ), .A0(\reset_counter[12] ), .F0(n12), .F1(n20765));
  SLICE_3047 SLICE_3047( .D1(n46_adj_2811), .C1(n53), .B1(\rhd_index[4] ), 
    .A1(\rhd_index[5] ), .D0(\rhd_index[2] ), .C0(\rhd_index[0] ), 
    .B0(\rhd_index[1] ), .A0(rhd_done_config), .F0(n53), .F1(n24049));
  Controller_inst_SLICE_3050 \Controller_inst.SLICE_3050 ( 
    .D1(\Controller_inst.n6_adj_2786 ), .C1(\Controller_inst.n5_adj_2787 ), 
    .B1(n8), .A1(\Controller_inst.n13495 ), 
    .D0(\Controller_inst.stm32_state[2] ), 
    .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\Controller_inst.stm32_state[1] ), 
    .A0(\Controller_inst.stm32_state[0] ), .F0(\Controller_inst.n5_adj_2787 ), 
    .F1(\Controller_inst.n13611 ));
  SLICE_3051 SLICE_3051( .D0(\reset_counter[23] ), .C0(\reset_counter[22] ), 
    .F0(n34));
  SLICE_3052 SLICE_3052( .D1(\reset_counter[9] ), .C1(n10), 
    .A1(\reset_counter[17] ), .D0(n36), .C0(n23), .B0(n34), 
    .A0(\reset_counter[7] ), .F0(n10), .F1(n21321));
  Controller_inst_SLICE_3053 \Controller_inst.SLICE_3053 ( 
    .D0(\Controller_inst.data_array_send_count[0] ), 
    .C0(\Controller_inst.data_array_send_count[1] ), 
    .B0(\Controller_inst.data_array_send_count[3] ), .F0(\Controller_inst.n6 ));
  Controller_inst_SLICE_3054 \Controller_inst.SLICE_3054 ( 
    .D1(\Controller_inst.n6 ), .C1(\Controller_inst.n5_adj_2616 ), 
    .B1(\Controller_inst.data_array_send_count[6] ), 
    .A1(\Controller_inst.data_array_send_count[5] ), 
    .D0(\Controller_inst.data_array_send_count[2] ), 
    .B0(\Controller_inst.data_array_send_count[4] ), 
    .F0(\Controller_inst.n5_adj_2616 ), .F1(\Controller_inst.n134 ));
  Controller_inst_SLICE_3055 \Controller_inst.SLICE_3055 ( 
    .D1(o_Controller_Mode_c_0), .C1(\Controller_inst.n8339 ), 
    .B1(o_Controller_Mode_c_1), .D0(\Controller_inst.stm32_state[2] ), 
    .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\Controller_inst.stm32_state[1] ), 
    .A0(\Controller_inst.stm32_state[0] ), .F0(\Controller_inst.n8339 ), 
    .F1(\Controller_inst.n4_adj_2612 ));
  Controller_inst_SLICE_3057 \Controller_inst.SLICE_3057 ( 
    .D1(o_Controller_Mode_c_0), .C1(\Controller_inst.n21366 ), 
    .B1(o_Controller_Mode_c_1), .A1(\rhd_state[1] ), 
    .D0(\Controller_inst.int_RHD_TX_Ready_N_2577 ), .C0(\rhd_state[0] ), 
    .B0(\Controller_inst.int_RHD_TX_DV ), .F0(\Controller_inst.n21366 ), 
    .F1(\Controller_inst.n4_adj_2615 ));
  Controller_inst_SLICE_3059 \Controller_inst.SLICE_3059 ( 
    .D1(\Controller_inst.full_cycle_count[22] ), 
    .C1(\Controller_inst.n18_adj_2719 ), 
    .B1(\Controller_inst.full_cycle_count[14] ), 
    .A1(\Controller_inst.full_cycle_count[30] ), 
    .D0(\Controller_inst.full_cycle_count[29] ), 
    .C0(\Controller_inst.full_cycle_count[21] ), 
    .F0(\Controller_inst.n18_adj_2719 ), .F1(\Controller_inst.n30 ));
  Controller_inst_SLICE_3061 \Controller_inst.SLICE_3061 ( 
    .D0(\Controller_inst.full_cycle_count[20] ), 
    .C0(\Controller_inst.full_cycle_count[19] ), 
    .B0(\Controller_inst.full_cycle_count[24] ), 
    .A0(\Controller_inst.full_cycle_count[23] ), .F0(\Controller_inst.n28 ));
  Controller_inst_SLICE_3062 \Controller_inst.SLICE_3062 ( 
    .D1(\Controller_inst.full_cycle_count[31] ), .C1(\Controller_inst.n20769 ), 
    .B1(\Controller_inst.n20739 ), .A1(\Controller_inst.full_cycle_count[13] ), 
    .D0(\Controller_inst.n28 ), .C0(\Controller_inst.n30 ), 
    .B0(\Controller_inst.n29_adj_2723 ), .A0(\Controller_inst.n27_adj_2724 ), 
    .F0(\Controller_inst.n20769 ), .F1(\Controller_inst.n9690 ));
  Controller_inst_SLICE_3063 \Controller_inst.SLICE_3063 ( 
    .DI1(\Controller_inst.n167[0] ), .D1(\Controller_inst.n133_adj_2809[0] ), 
    .C1(\Controller_inst.n9690 ), .D0(\Controller_inst.full_cycle_count[0] ), 
    .C0(\Controller_inst.full_cycle_count[3] ), 
    .B0(\Controller_inst.full_cycle_count[2] ), 
    .A0(\Controller_inst.full_cycle_count[1] ), .CE(\Controller_inst.n5 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.full_cycle_count[0] ), .F0(\Controller_inst.n20693 ), 
    .F1(\Controller_inst.n167[0] ));
  Controller_inst_SLICE_3064 \Controller_inst.SLICE_3064 ( 
    .D1(\Controller_inst.full_cycle_count[6] ), 
    .C1(\Controller_inst.n8_adj_2728 ), 
    .B1(\Controller_inst.full_cycle_count[9] ), 
    .A1(\Controller_inst.full_cycle_count[7] ), .D0(\Controller_inst.n20693 ), 
    .C0(\Controller_inst.full_cycle_count[4] ), 
    .B0(\Controller_inst.full_cycle_count[5] ), 
    .F0(\Controller_inst.n8_adj_2728 ), .F1(\Controller_inst.n5_adj_2730 ));
  Controller_inst_SLICE_3065 \Controller_inst.SLICE_3065 ( 
    .D1(\Controller_inst.full_cycle_count[12] ), 
    .C1(\Controller_inst.n6_adj_2729 ), 
    .B1(\Controller_inst.full_cycle_count[11] ), 
    .A1(\Controller_inst.n5_adj_2730 ), 
    .D0(\Controller_inst.full_cycle_count[8] ), 
    .B0(\Controller_inst.full_cycle_count[10] ), 
    .F0(\Controller_inst.n6_adj_2729 ), .F1(\Controller_inst.n20739 ));
  Controller_inst_SLICE_3068 \Controller_inst.SLICE_3068 ( 
    .DI1(\Controller_inst.n46 ), .D1(RGB0_OUT_c), .C1(o_Controller_Mode_c_0), 
    .B1(\Controller_inst.n9690 ), .A1(o_Controller_Mode_c_1), 
    .D0(\Controller_inst.n10 ), .C0(rhd_done_config), 
    .B0(o_Controller_Mode_c_1), .A0(\Controller_inst.n9690 ), 
    .CE(\Controller_inst.n13644 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q1(RGB0_OUT_c), .F0(\Controller_inst.n5_adj_2617 ), 
    .F1(\Controller_inst.n46 ));
  Controller_inst_SLICE_3069 \Controller_inst.SLICE_3069 ( 
    .D1(\Controller_inst.int_RHD_TX_DV ), 
    .C1(\Controller_inst.int_RHD_TX_Ready_N_2577 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[1] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n70 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[0] ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.int_RHD_TX_Ready_N_2577 ), 
    .F1(\Controller_inst.n21357 ));
  Controller_inst_SLICE_3071 \Controller_inst.SLICE_3071 ( 
    .D0(\Controller_inst.rhd_index[29] ), .C0(\Controller_inst.rhd_index[18] ), 
    .B0(\Controller_inst.rhd_index[20] ), .A0(\Controller_inst.rhd_index[16] ), 
    .F0(\Controller_inst.n42 ));
  Controller_inst_SLICE_3072 \Controller_inst.SLICE_3072 ( 
    .D1(\Controller_inst.n40_adj_2731 ), .C1(\Controller_inst.n39_adj_2732 ), 
    .B1(\Controller_inst.n41 ), .A1(\Controller_inst.n42 ), 
    .D0(\Controller_inst.rhd_index[19] ), .C0(\Controller_inst.rhd_index[9] ), 
    .B0(\Controller_inst.rhd_index[11] ), .A0(\Controller_inst.rhd_index[12] ), 
    .F0(\Controller_inst.n39_adj_2732 ), .F1(\Controller_inst.n48 ));
  Controller_inst_SLICE_3073 \Controller_inst.SLICE_3073 ( 
    .D0(\Controller_inst.rhd_index[13] ), .C0(\Controller_inst.rhd_index[22] ), 
    .B0(\Controller_inst.rhd_index[15] ), .F0(\Controller_inst.n38_adj_2733 ));
  Controller_inst_SLICE_3074 \Controller_inst.SLICE_3074 ( 
    .D1(\Controller_inst.n38_adj_2733 ), .C1(\Controller_inst.n43 ), 
    .B1(\Controller_inst.rhd_index[26] ), .A1(\Controller_inst.rhd_index[24] ), 
    .D0(\Controller_inst.rhd_index[27] ), .C0(\Controller_inst.rhd_index[25] ), 
    .B0(\Controller_inst.rhd_index[23] ), .A0(\Controller_inst.rhd_index[28] ), 
    .F0(\Controller_inst.n43 ), .F1(\Controller_inst.n47 ));
  Controller_inst_SLICE_3075 \Controller_inst.SLICE_3075 ( 
    .D1(\Controller_inst.n48 ), .C1(\Controller_inst.n20700 ), 
    .B1(\Controller_inst.rhd_index[31] ), .A1(\Controller_inst.n47 ), 
    .D0(n13900), .C0(\rhd_index[5] ), .B0(\rhd_index[0] ), .A0(\rhd_index[4] ), 
    .F0(\Controller_inst.n20700 ), .F1(\Controller_inst.n9634 ));
  Controller_inst_SLICE_3077 \Controller_inst.SLICE_3077 ( 
    .DI1(\Controller_inst.n98 ), 
    .D1(\Controller_inst.int_RHD_TX_Ready_N_2577 ), .C1(\rhd_state[0] ), 
    .B1(\rhd_state[1] ), .A1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(o_Controller_Mode_c_0), .C0(\rhd_state[1] ), .CE(n8), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), .Q1(\rhd_state[1] ), 
    .F0(\Controller_inst.n14884 ), .F1(\Controller_inst.n98 ));
  Controller_inst_SLICE_3078 \Controller_inst.SLICE_3078 ( 
    .D1(rhd_done_config), .C1(\Controller_inst.n10 ), 
    .B1(o_Controller_Mode_c_1), .D0(\Controller_inst.n14884 ), 
    .C0(\Controller_inst.n21357 ), .B0(\rhd_state[0] ), 
    .A0(\Controller_inst.n9634 ), .F0(\Controller_inst.n10 ), 
    .F1(\Controller_inst.n5 ));
  Controller_inst_SLICE_3080 \Controller_inst.SLICE_3080 ( 
    .D1(\Controller_inst.NUM_DATA[1] ), .C1(maxfan_replicated_net_999), 
    .D0(maxfan_replicated_net_999), .C0(\Controller_inst.n5 ), 
    .A0(\Controller_inst.n9690 ), .F0(\Controller_inst.n13613 ), 
    .F1(\Controller_inst.NUM_DATA[1] ));
  Controller_inst_SLICE_3081 \Controller_inst.SLICE_3081 ( 
    .D1(\Controller_inst.stm32_counter[3] ), 
    .C1(\Controller_inst.n11_adj_2759 ), .B1(\Controller_inst.n17151 ), 
    .A1(\Controller_inst.stm32_counter[4] ), 
    .D0(\Controller_inst.stm32_counter[0] ), .C0(n8), 
    .B0(\Controller_inst.n13495 ), .A0(\Controller_inst.n1221 ), 
    .F0(\Controller_inst.n11_adj_2759 ), .F1(\Controller_inst.n10195 ));
  Controller_inst_SLICE_3083 \Controller_inst.SLICE_3083 ( 
    .D1(o_Controller_Mode_c_1), .C1(\Controller_inst.n13495 ), 
    .A1(o_Controller_Mode_c_0), .D0(\Controller_inst.stm32_state[2] ), 
    .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\Controller_inst.stm32_state[1] ), 
    .A0(\Controller_inst.stm32_state[0] ), .F0(\Controller_inst.n13495 ), 
    .F1(\Controller_inst.n21351 ));
  Controller_inst_SLICE_3084 \Controller_inst.SLICE_3084 ( 
    .D1(\Controller_inst.stm32_counter[1] ), .C1(\Controller_inst.n21360 ), 
    .B1(\Controller_inst.stm32_counter[2] ), 
    .A1(\Controller_inst.stm32_counter[0] ), .D0(\Controller_inst.n21351 ), 
    .C0(\Controller_inst.stm32_counter[3] ), 
    .B0(\Controller_inst.stm32_counter[4] ), .A0(\Controller_inst.n1221 ), 
    .F0(\Controller_inst.n21360 ), .F1(\Controller_inst.n10141 ));
  Controller_inst_SLICE_3085 \Controller_inst.SLICE_3085 ( 
    .D1(\Controller_inst.stm32_counter[4] ), 
    .C1(\Controller_inst.n10_adj_2769 ), 
    .B1(\Controller_inst.stm32_counter[3] ), 
    .A1(\Controller_inst.n11_adj_2759 ), 
    .D0(\Controller_inst.stm32_counter[1] ), 
    .C0(\Controller_inst.stm32_counter[2] ), 
    .F0(\Controller_inst.n10_adj_2769 ), .F1(\Controller_inst.n10129 ));
  Controller_inst_SLICE_3086 \Controller_inst.SLICE_3086 ( 
    .D1(\Controller_inst.n10_adj_2769 ), .C1(\Controller_inst.n11_adj_2773 ), 
    .B1(\Controller_inst.stm32_counter[3] ), 
    .A1(\Controller_inst.stm32_counter[4] ), 
    .D0(\Controller_inst.stm32_counter[0] ), .C0(n8), 
    .B0(\Controller_inst.n13495 ), .A0(\Controller_inst.n1221 ), 
    .F0(\Controller_inst.n11_adj_2773 ), .F1(\Controller_inst.n10189 ));
  Controller_inst_SLICE_3088 \Controller_inst.SLICE_3088 ( 
    .D1(\Controller_inst.stm32_state[2] ), 
    .C1(\Controller_inst.stm32_state[3] ), 
    .A1(\Controller_inst.stm32_state[1] ), .D0(n13433), 
    .C0(\Controller_inst.n77 ), .B0(\Controller_inst.stm32_state[3] ), 
    .A0(\Controller_inst.stm32_state[0] ), .F0(\Controller_inst.n5_adj_2789 ), 
    .F1(\Controller_inst.n12 ));
  Controller_inst_SLICE_3089 \Controller_inst.SLICE_3089 ( 
    .D1(\Controller_inst.stm32_counter[4] ), 
    .C1(\Controller_inst.n10_adj_2772 ), 
    .B1(\Controller_inst.stm32_counter[3] ), 
    .A1(\Controller_inst.n11_adj_2773 ), 
    .D0(\Controller_inst.stm32_counter[1] ), 
    .C0(\Controller_inst.stm32_counter[2] ), 
    .F0(\Controller_inst.n10_adj_2772 ), .F1(\Controller_inst.n10123 ));
  Controller_inst_SLICE_3090 \Controller_inst.SLICE_3090 ( 
    .D1(\Controller_inst.n10_adj_2772 ), .C1(\Controller_inst.n11_adj_2759 ), 
    .B1(\Controller_inst.stm32_counter[3] ), 
    .A1(\Controller_inst.stm32_counter[4] ), 
    .D0(\Controller_inst.stm32_counter[4] ), 
    .C0(\Controller_inst.n10_adj_2772 ), .B0(\Controller_inst.n11_adj_2759 ), 
    .A0(\Controller_inst.stm32_counter[3] ), .F0(\Controller_inst.n10171 ), 
    .F1(\Controller_inst.n10121 ));
  Controller_inst_SLICE_3091 \Controller_inst.SLICE_3091 ( 
    .D1(o_Controller_Mode_c_0), .C1(o_Controller_Mode_c_1), 
    .D0(\Controller_inst.n13495 ), .C0(\Controller_inst.n1221 ), 
    .B0(o_Controller_Mode_c_1), .A0(o_Controller_Mode_c_0), 
    .F0(\Controller_inst.n10107 ), .F1(n1102));
  Controller_inst_SLICE_3094 \Controller_inst.SLICE_3094 ( 
    .D1(\Controller_inst.n12 ), .C1(\Controller_inst.n76 ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), 
    .A1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n2606[1] ), 
    .C0(\Controller_inst.n15028 ), .B0(\Controller_inst.n2606[0] ), 
    .A0(\Controller_inst.w_Master_Ready ), .F0(\Controller_inst.n76 ), 
    .F1(\Controller_inst.n20705 ));
  Controller_inst_SLICE_3095 \Controller_inst.SLICE_3095 ( 
    .D1(\Controller_inst.n11_adj_2759 ), .C1(\Controller_inst.n17151 ), 
    .B1(\Controller_inst.stm32_counter[3] ), 
    .A1(\Controller_inst.stm32_counter[4] ), 
    .D0(\Controller_inst.stm32_counter[1] ), 
    .C0(\Controller_inst.stm32_counter[2] ), .F0(\Controller_inst.n17151 ), 
    .F1(\Controller_inst.n10111 ));
  Controller_inst_SLICE_3096 \Controller_inst.SLICE_3096 ( 
    .D1(\Controller_inst.n11_adj_2773 ), .C1(\Controller_inst.n17151 ), 
    .B1(\Controller_inst.stm32_counter[3] ), 
    .A1(\Controller_inst.stm32_counter[4] ), .D0(\Controller_inst.n17151 ), 
    .C0(\Controller_inst.n11_adj_2773 ), 
    .B0(\Controller_inst.stm32_counter[4] ), 
    .A0(\Controller_inst.stm32_counter[3] ), .F0(\Controller_inst.n10165 ), 
    .F1(\Controller_inst.n10117 ));
  Controller_inst_SLICE_3098 \Controller_inst.SLICE_3098 ( 
    .D1(\Controller_inst.n10_adj_2776 ), .C1(\Controller_inst.n11_adj_2773 ), 
    .B1(\Controller_inst.stm32_counter[3] ), 
    .A1(\Controller_inst.stm32_counter[4] ), 
    .D0(\Controller_inst.n11_adj_2773 ), .C0(\Controller_inst.n10_adj_2776 ), 
    .B0(\Controller_inst.stm32_counter[4] ), 
    .A0(\Controller_inst.stm32_counter[3] ), .F0(\Controller_inst.n10193 ), 
    .F1(\Controller_inst.n10149 ));
  Controller_inst_SLICE_3099 \Controller_inst.SLICE_3099 ( 
    .D1(\Controller_inst.stm32_counter[4] ), 
    .C1(\Controller_inst.n10_adj_2776 ), 
    .B1(\Controller_inst.stm32_counter[3] ), 
    .A1(\Controller_inst.n11_adj_2773 ), 
    .D0(\Controller_inst.stm32_counter[1] ), 
    .C0(\Controller_inst.stm32_counter[2] ), 
    .F0(\Controller_inst.n10_adj_2776 ), .F1(\Controller_inst.n10185 ));
  Controller_inst_SLICE_3100 \Controller_inst.SLICE_3100 ( 
    .D1(\Controller_inst.n17151 ), .C1(\Controller_inst.n11_adj_2759 ), 
    .B1(\Controller_inst.stm32_counter[3] ), 
    .A1(\Controller_inst.stm32_counter[4] ), 
    .D0(\Controller_inst.stm32_counter[4] ), 
    .C0(\Controller_inst.stm32_counter[3] ), 
    .B0(\Controller_inst.n11_adj_2759 ), .A0(\Controller_inst.n10_adj_2776 ), 
    .F0(\Controller_inst.n10191 ), .F1(\Controller_inst.n10159 ));
  Controller_inst_SLICE_3101 \Controller_inst.SLICE_3101 ( 
    .D1(\Controller_inst.stm32_counter[1] ), .C1(\Controller_inst.n21348 ), 
    .B1(\Controller_inst.stm32_counter[2] ), 
    .A1(\Controller_inst.stm32_counter[0] ), 
    .D0(\Controller_inst.stm32_counter[3] ), .C0(\Controller_inst.n21351 ), 
    .B0(\Controller_inst.stm32_counter[4] ), .A0(\Controller_inst.n1221 ), 
    .F0(\Controller_inst.n21348 ), .F1(\Controller_inst.n10085 ));
  Controller_inst_SLICE_3103 \Controller_inst.SLICE_3103 ( 
    .D1(\Controller_inst.int_FIFO_COUNT[2] ), 
    .C1(\Controller_inst.n4_adj_2777 ), 
    .B1(\Controller_inst.n167_adj_2810[2] ), 
    .D0(\Controller_inst.n167_adj_2810[0] ), 
    .C0(\Controller_inst.n167_adj_2810[1] ), 
    .B0(\Controller_inst.int_FIFO_COUNT[0] ), 
    .A0(\Controller_inst.int_FIFO_COUNT[1] ), 
    .F0(\Controller_inst.n4_adj_2777 ), .F1(\Controller_inst.n6_adj_2778 ));
  Controller_inst_SLICE_3105 \Controller_inst.SLICE_3105 ( 
    .D1(\Controller_inst.int_FIFO_COUNT[4] ), 
    .C1(\Controller_inst.n8_adj_2779 ), 
    .B1(\Controller_inst.n167_adj_2810[4] ), 
    .D0(\Controller_inst.int_FIFO_COUNT[3] ), 
    .C0(\Controller_inst.n6_adj_2778 ), 
    .B0(\Controller_inst.n167_adj_2810[3] ), 
    .F0(\Controller_inst.n8_adj_2779 ), .F1(\Controller_inst.n10_adj_2780 ));
  Controller_inst_SLICE_3107 \Controller_inst.SLICE_3107 ( 
    .D1(\Controller_inst.int_FIFO_COUNT[6] ), 
    .C1(\Controller_inst.n12_adj_2782 ), 
    .B1(\Controller_inst.n167_adj_2810[6] ), 
    .D0(\Controller_inst.int_FIFO_COUNT[5] ), 
    .C0(\Controller_inst.n10_adj_2780 ), 
    .B0(\Controller_inst.n167_adj_2810[5] ), 
    .F0(\Controller_inst.n12_adj_2782 ), .F1(\Controller_inst.n14 ));
  Controller_inst_SLICE_3109 \Controller_inst.SLICE_3109 ( 
    .D1(\Controller_inst.n53 ), .C1(\Controller_inst.n16 ), 
    .B1(\Controller_inst.n37_adj_2775 ), .A1(\Controller_inst.n21 ), 
    .D0(\Controller_inst.int_FIFO_COUNT[7] ), .C0(\Controller_inst.n14 ), 
    .B0(\Controller_inst.n167_adj_2810[7] ), .F0(\Controller_inst.n16 ), 
    .F1(\Controller_inst.n37_adj_2783 ));
  Controller_inst_SLICE_3111 \Controller_inst.SLICE_3111 ( .D1(n8), 
    .C1(\Controller_inst.n13471 ), .B1(\Controller_inst.stm32_state[2] ), 
    .A1(\Controller_inst.stm32_state[1] ), 
    .D0(\Controller_inst.stm32_state[3] ), 
    .C0(\Controller_inst.stm32_state[0] ), .F0(\Controller_inst.n13471 ), 
    .F1(\Controller_inst.n10135 ));
  Controller_inst_SLICE_3113 \Controller_inst.SLICE_3113 ( 
    .D1(\Controller_inst.n43_adj_2768 ), .C1(\Controller_inst.n27 ), 
    .B1(\Controller_inst.n19_adj_2664 ), .A1(\Controller_inst.n57 ), 
    .D0(\Controller_inst.n35_adj_2774 ), .C0(\Controller_inst.n31 ), 
    .B0(\Controller_inst.n23 ), .A0(\Controller_inst.n47_adj_2767 ), 
    .F0(\Controller_inst.n22000 ), .F1(\Controller_inst.n22004 ));
  Controller_inst_SLICE_3114 \Controller_inst.SLICE_3114 ( 
    .D1(\Controller_inst.n22002 ), .C1(\Controller_inst.n46_adj_2784 ), 
    .B1(\Controller_inst.n167_adj_2810[31] ), .A1(\Controller_inst.n22004 ), 
    .D0(\Controller_inst.n21998 ), .C0(\Controller_inst.n37_adj_2783 ), 
    .B0(\Controller_inst.n21996 ), .A0(\Controller_inst.n22000 ), 
    .F0(\Controller_inst.n46_adj_2784 ), .F1(\Controller_inst.n1213 ));
  Controller_inst_SLICE_3117 \Controller_inst.SLICE_3117 ( 
    .D1(o_Controller_Mode_c_0), .C1(\Controller_inst.n8_adj_2785 ), 
    .A1(o_Controller_Mode_c_1), .D0(\Controller_inst.stm32_state[2] ), 
    .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\Controller_inst.stm32_state[0] ), 
    .A0(\Controller_inst.stm32_state[1] ), .F0(\Controller_inst.n8_adj_2785 ), 
    .F1(\Controller_inst.n21131 ));
  Controller_inst_SLICE_3119 \Controller_inst.SLICE_3119 ( 
    .D1(\Controller_inst.n1213 ), .C1(n13433), 
    .B1(\Controller_inst.stm32_state[3] ), 
    .A1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.stm32_state[2] ), 
    .C0(\Controller_inst.stm32_state[1] ), .F0(n13433), 
    .F1(\Controller_inst.n12_adj_2788 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3121 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3121 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n12 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[5] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n12 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n13 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3123 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3123 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n16 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3124 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3124 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n16 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n17 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n17 ), 
    .F1(\Controller_inst.n15028 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3125 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3125 ( 
    .D1(\Controller_inst.int_STM32_TX_DV ), .C1(\Controller_inst.n18 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .F0(\Controller_inst.n18 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n12354 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3127 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3127 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[504] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[505] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n499 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3128 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3128 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20710 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3129 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3129 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18_adj_2607 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18_adj_2607 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3132 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3132 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24064 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22580 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22642 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3133 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3133 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[1] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n70 ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12358 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13403 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3134 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3134 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[4] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n6 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n6 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n70 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3135 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3135 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[6] )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21958 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[4] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[5] )
    , .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21958 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21960 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3137 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3137 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[1] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3011 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n59 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n70 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3011 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13620 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3139 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3139 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[6] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[4] )
    , .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3141 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3141 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17050 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3142 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3142 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17050 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20723 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3143 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3143 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[14] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11 ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[12] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[13] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n22708 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3145 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3145 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n22709 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24640 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24484 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n22708 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n22709 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n146 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3147 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3147 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3148 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3148 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , .B1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , .A0(\Controller_inst.int_RHD_TX_DV ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12352 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14419 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3151 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3151 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13086 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13086 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13455 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3153
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3153 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21948 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21948 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21984 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3155
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3155 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21918 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3156
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3156 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21918 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21988 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2425 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21920 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21984 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2417 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21988 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21335 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3157
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3157 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7978 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7978 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11842 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3159
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3159 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12377 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12377 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[1] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3162
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3162 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2417 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21970 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20692 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2417 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3163
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3163 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21938 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3164
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3164 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3165
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3165 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n48 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n48 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3166
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3166 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20721 )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20721 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20692 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3167
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3167 
    ( .D1(\Controller_inst.int_FIFO_RE ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , .C0(\Controller_inst.int_FIFO_RE ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2425 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3168
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3168 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12_adj_2598 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2425 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12_adj_2598 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3170
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3170 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21938 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21934 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21934 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21970 )
    );
  SLICE_3171 SLICE_3171( .D1(\rhd_index[2] ), .C1(\rhd_index[3] ), 
    .B1(\rhd_index[0] ), .D0(\rhd_index[1] ), .C0(\rhd_index[2] ), 
    .B0(\rhd_index[3] ), .A0(\rhd_index[0] ), .F0(n13904), .F1(n22789));
  Controller_inst_SLICE_3172 \Controller_inst.SLICE_3172 ( 
    .DI1(\Controller_inst.n167_adj_2807[2] ), .D1(\Controller_inst.n133[2] ), 
    .C1(\Controller_inst.n9634 ), .D0(\rhd_index[1] ), .C0(\rhd_index[3] ), 
    .B0(\rhd_index[2] ), .A0(\rhd_index[0] ), 
    .CE(\Controller_inst.n4_adj_2615 ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), .Q1(\rhd_index[2] ), .F0(\Controller_inst.n5_adj_2625 ), 
    .F1(\Controller_inst.n167_adj_2807[2] ));
  SLICE_3173 SLICE_3173( .D1(\rhd_index[1] ), .C1(\rhd_index[2] ), 
    .B1(\rhd_index[3] ), .A1(\rhd_index[0] ), .D0(\rhd_index[2] ), 
    .C0(\rhd_index[1] ), .B0(\rhd_index[0] ), .A0(\rhd_index[3] ), .F0(n13906), 
    .F1(n22787));
  SLICE_3175 SLICE_3175( .D1(\rhd_index[2] ), .C1(\rhd_index[1] ), 
    .B1(\rhd_index[0] ), .A1(\rhd_index[3] ), .D0(\rhd_index[1] ), 
    .C0(\rhd_index[2] ), .B0(\rhd_index[3] ), .A0(\rhd_index[0] ), .F0(n13849), 
    .F1(n22816));
  SLICE_3177 SLICE_3177( .D1(\rhd_index[0] ), .C1(\rhd_index[1] ), 
    .B1(\rhd_index[2] ), .A1(\rhd_index[3] ), .D0(\rhd_index[1] ), 
    .C0(\rhd_index[0] ), .B0(\rhd_index[3] ), .A0(\rhd_index[2] ), .F0(n13854), 
    .F1(n13905));
  Controller_inst_SLICE_3182 \Controller_inst.SLICE_3182 ( 
    .D0(\Controller_inst.n21360 ), .C0(\Controller_inst.stm32_counter[1] ), 
    .B0(\Controller_inst.stm32_counter[2] ), 
    .A0(\Controller_inst.stm32_counter[0] ), .F0(\Controller_inst.n10157 ));
  Controller_inst_SLICE_3183 \Controller_inst.SLICE_3183 ( 
    .D1(\Controller_inst.n21360 ), .C1(\Controller_inst.stm32_counter[1] ), 
    .B1(\Controller_inst.stm32_counter[2] ), 
    .A1(\Controller_inst.stm32_counter[0] ), 
    .D0(\Controller_inst.stm32_counter[1] ), .C0(\Controller_inst.n21360 ), 
    .B0(\Controller_inst.stm32_counter[0] ), 
    .A0(\Controller_inst.stm32_counter[2] ), .F0(\Controller_inst.n10113 ), 
    .F1(\Controller_inst.n10133 ));
  Controller_inst_SLICE_3185 \Controller_inst.SLICE_3185 ( 
    .D1(\Controller_inst.stm32_counter[1] ), .C1(\Controller_inst.n21360 ), 
    .B1(\Controller_inst.stm32_counter[0] ), 
    .A1(\Controller_inst.stm32_counter[2] ), .D0(\Controller_inst.n21360 ), 
    .C0(\Controller_inst.stm32_counter[1] ), 
    .B0(\Controller_inst.stm32_counter[2] ), 
    .A0(\Controller_inst.stm32_counter[0] ), .F0(\Controller_inst.n10127 ), 
    .F1(\Controller_inst.n10119 ));
  Controller_inst_SLICE_3187 \Controller_inst.SLICE_3187 ( 
    .D1(\Controller_inst.n21348 ), .C1(\Controller_inst.stm32_counter[0] ), 
    .B1(\Controller_inst.stm32_counter[1] ), 
    .A1(\Controller_inst.stm32_counter[2] ), 
    .D0(\Controller_inst.stm32_counter[2] ), .C0(\Controller_inst.n21348 ), 
    .B0(\Controller_inst.stm32_counter[0] ), 
    .A0(\Controller_inst.stm32_counter[1] ), .F0(\Controller_inst.n10091 ), 
    .F1(\Controller_inst.n10079 ));
  Controller_inst_SLICE_3189 \Controller_inst.SLICE_3189 ( 
    .D1(\Controller_inst.n21348 ), .C1(\Controller_inst.stm32_counter[1] ), 
    .B1(\Controller_inst.stm32_counter[2] ), 
    .A1(\Controller_inst.stm32_counter[0] ), 
    .D0(\Controller_inst.stm32_counter[1] ), .C0(\Controller_inst.n21348 ), 
    .B0(\Controller_inst.stm32_counter[0] ), 
    .A0(\Controller_inst.stm32_counter[2] ), .F0(\Controller_inst.n10065 ), 
    .F1(\Controller_inst.n10101 ));
  Controller_inst_SLICE_3191 \Controller_inst.SLICE_3191 ( 
    .D1(\Controller_inst.n21348 ), .C1(\Controller_inst.stm32_counter[1] ), 
    .B1(\Controller_inst.stm32_counter[0] ), 
    .A1(\Controller_inst.stm32_counter[2] ), 
    .D0(\Controller_inst.stm32_counter[1] ), .C0(\Controller_inst.n21348 ), 
    .B0(\Controller_inst.stm32_counter[2] ), 
    .A0(\Controller_inst.stm32_counter[0] ), .F0(\Controller_inst.n10073 ), 
    .F1(\Controller_inst.n10095 ));
  Controller_inst_SLICE_3195 \Controller_inst.SLICE_3195 ( 
    .D1(\Controller_inst.n10_adj_2776 ), .C1(\Controller_inst.n11_adj_2759 ), 
    .B1(\Controller_inst.stm32_counter[3] ), 
    .A1(\Controller_inst.stm32_counter[4] ), 
    .D0(\Controller_inst.stm32_counter[4] ), 
    .C0(\Controller_inst.n10_adj_2776 ), .B0(\Controller_inst.n11_adj_2759 ), 
    .A0(\Controller_inst.stm32_counter[3] ), .F0(\Controller_inst.n10175 ), 
    .F1(\Controller_inst.n10143 ));
  Controller_inst_SLICE_3198 \Controller_inst.SLICE_3198 ( 
    .D0(\Controller_inst.n10_adj_2772 ), .C0(\Controller_inst.n11_adj_2773 ), 
    .B0(\Controller_inst.stm32_counter[3] ), 
    .A0(\Controller_inst.stm32_counter[4] ), .F0(\Controller_inst.n10181 ));
  Controller_inst_SLICE_3200 \Controller_inst.SLICE_3200 ( 
    .D1(\Controller_inst.n10_adj_2769 ), .C1(\Controller_inst.n11_adj_2773 ), 
    .B1(\Controller_inst.stm32_counter[3] ), 
    .A1(\Controller_inst.stm32_counter[4] ), 
    .D0(\Controller_inst.n11_adj_2759 ), .C0(\Controller_inst.n10_adj_2769 ), 
    .B0(\Controller_inst.stm32_counter[4] ), 
    .A0(\Controller_inst.stm32_counter[3] ), .F0(\Controller_inst.n10187 ), 
    .F1(\Controller_inst.n10131 ));
  Controller_inst_SLICE_3201 \Controller_inst.SLICE_3201 ( 
    .D1(\Controller_inst.stm32_state[0] ), 
    .C1(\Controller_inst.stm32_state[2] ), 
    .A1(\Controller_inst.stm32_state[1] ), 
    .D0(\Controller_inst.stm32_state[2] ), 
    .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\Controller_inst.stm32_state[1] ), 
    .A0(\Controller_inst.stm32_state[0] ), .F0(\Controller_inst.n6_adj_2786 ), 
    .F1(\Controller_inst.n11_adj_2613 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3203 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3203 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n21201 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n7 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n57 ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), .A1(\Controller_inst.n2606[1] ), 
    .D0(\Controller_inst.n15028 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .B0(\Controller_inst.n2606[1] ), .A0(\Controller_inst.w_Master_Ready ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.n2606[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n13652 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n21201 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3204 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3204 ( 
    .C1(\Controller_inst.n15028 ), .B1(\Controller_inst.w_Master_Ready ), 
    .A1(\Controller_inst.n2606[1] ), .D0(\Controller_inst.n15028 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .B0(\Controller_inst.n2606[1] ), .A0(\Controller_inst.w_Master_Ready ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n13642 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n15033 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3205 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3205 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12357 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13403 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n70 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n70 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[1] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13664 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12357 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3206 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3206 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[1] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n70 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n70 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[1] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[2] ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21994 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3028 ));
  SLICE_3207 SLICE_3207( .D1(\channel_array[0][13] ), .C1(\rhd_index[3] ), 
    .B1(n13894), .A1(rhd_done_config), .D0(rhd_done_config), 
    .C0(\channel_array[0][14] ), .B0(\rhd_index[3] ), .A0(n13894), .F0(n22820), 
    .F1(n22799));
  SLICE_3209 SLICE_3209( .DI1(n14437), .D1(n17500), .C1(n17504), 
    .B1(\reset_counter[1] ), .A1(o_Controller_Mode_c_1), .D0(\rhd_state[1] ), 
    .C0(o_Controller_Mode_c_0), .B0(o_Controller_Mode_c_1), .CLK(pll_clk_int), 
    .Q1(o_Controller_Mode_c_1), .F0(n111), .F1(n14437));
  SLICE_3210 SLICE_3210( .DI1(n14433), .D1(init_FIFO_Read), 
    .C1(o_Controller_Mode_c_0), .B1(o_Controller_Mode_c_1), 
    .D0(o_Controller_Mode_c_0), .C0(o_Controller_Mode_c_1), 
    .B0(\rhd_state[1] ), .A0(\rhd_state[0] ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q1(init_FIFO_Read), .F0(n4), .F1(n14433));
  SLICE_3211 SLICE_3211( .DI1(\reset_counter[1].sig_000.FeedThruLUT ), 
    .D1(\reset_counter[1] ), .D0(i_RHD_SPI_MISO_c), .C0(i_STM32_SPI_MISO_c), 
    .B0(o_Controller_Mode_c_0), .A0(o_Controller_Mode_c_1), .CE(n17514), 
    .LSR(n17504), .CLK(pll_clk_int), .Q1(o_Controller_Mode_c_0), 
    .F0(i_STM32_SPI_MISO_c), .F1(\reset_counter[1].sig_000.FeedThruLUT ));
  SLICE_3212 SLICE_3212( .D1(o_Controller_Mode_c_1), 
    .C1(o_RHD_SPI_CS_n_c_N_2559), .B1(o_Controller_Mode_c_0), 
    .A1(int_RHD_SPI_CS_n), .D0(i_RHD_SPI_MISO_c), .C0(o_Controller_Mode_c_1), 
    .B0(int_RHD_SPI_MISO), .A0(o_Controller_Mode_c_0), .F0(int_RHD_SPI_MISO), 
    .F1(o_RHD_SPI_CS_n_c));
  SLICE_3213 SLICE_3213( .C1(\rhd_index[0] ), .B1(rhd_done_config), 
    .D0(\rhd_index[0] ), .C0(n13900), .A0(rhd_done_config), .F0(n30_adj_2821), 
    .F1(n42));
  SLICE_3214 SLICE_3214( .D1(n13900), .C1(\rhd_index[0] ), 
    .B1(rhd_done_config), .D0(\rhd_index[0] ), .C0(n13900), 
    .A0(rhd_done_config), .F0(n22800), .F1(n22824));
  Controller_inst_SLICE_3218 \Controller_inst.SLICE_3218 ( 
    .DI1(\Controller_inst.n25548 ), .D1(\Controller_inst.n12_adj_2788 ), 
    .C1(\Controller_inst.n13495 ), .B1(\Controller_inst.n5_adj_2789 ), 
    .A1(\Controller_inst.n1221 ), .D0(\Controller_inst.stm32_state[0] ), 
    .C0(\Controller_inst.stm32_state[2] ), 
    .B0(\Controller_inst.stm32_state[1] ), 
    .A0(\Controller_inst.stm32_state[3] ), .CE(\Controller_inst.n13611 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q1(\Controller_inst.stm32_state[0] ), 
    .F0(\Controller_inst.n21890 ), .F1(\Controller_inst.n25548 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3221 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3221 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1210 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[511] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20710 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22712 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .B0(\Controller_inst.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13636 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(int_STM32_SPI_MOSI), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13674 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1210 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3222 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3222 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .A1(\Controller_inst.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .B0(\Controller_inst.w_Master_Ready ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21380 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13636 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3225 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3225 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13634 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12543 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3226 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3226 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge_N_2589 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , .A1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13717 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge_N_2589 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3227 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3227 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13086 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13086 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13475 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17384 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3229 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3229 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13086 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13086 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13478 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13481 )
    );
  SLICE_3233 SLICE_3233( .D1(\rhd_index[3] ), .C1(\rhd_index[1] ), 
    .A1(\rhd_index[2] ), .D0(\rhd_index[2] ), .C0(n13902), .A0(\rhd_index[3] ), 
    .F0(n13903), .F1(n13856));
  SLICE_3237 SLICE_3237( .D1(rhd_done_config), .C1(\rhd_index[0] ), 
    .D0(\rhd_index[3] ), .C0(rhd_done_config), .B0(\rhd_index[0] ), .F0(n30), 
    .F1(n5));
  Controller_inst_SLICE_3240 \Controller_inst.SLICE_3240 ( 
    .DI1(\Controller_inst.n12601 ), .D1(\Controller_inst.n134 ), 
    .C1(rhd_done_config), .B1(\Controller_inst.n9634 ), 
    .A1(\Controller_inst.n4_adj_2615 ), .D0(\Controller_inst.n10 ), 
    .C0(o_Controller_Mode_c_0), .B0(rhd_done_config), 
    .A0(o_Controller_Mode_c_1), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q1(rhd_done_config), .F0(\Controller_inst.n13644 ), 
    .F1(\Controller_inst.n12601 ));
  SLICE_3241 SLICE_3241( .D1(n13), .C1(o_Controller_Mode_c_1), .B1(n17), 
    .A1(o_Controller_Mode_c_0), .D0(o_Controller_Mode_c_1), 
    .C0(o_RHD_SPI_MOSI_c_N_2555), .B0(o_Controller_Mode_c_0), 
    .A0(int_RHD_SPI_MOSI), .F0(o_RHD_SPI_MOSI_c), .F1(n11));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3242 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3242 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_2074.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.int_RHD_SPI_Clk )
    , .C0(o_Controller_Mode_c_0), .B0(o_RHD_SPI_Clk_c_N_2557), 
    .A0(o_Controller_Mode_c_1), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.int_RHD_SPI_Clk )
    , .F0(o_RHD_SPI_Clk_c), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_2074.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_3244 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_3244 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.o_RHD_RX_DV_N_2573 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20723 )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV ), 
    .C0(o_Controller_Mode_c_1), .B0(o_Controller_Mode_c_0), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.n3005 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.o_RHD_RX_DV_N_2573 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3247 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3247 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[4] ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[4] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19391 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3028 ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] ), 
    .C0(\Controller_inst.int_RHD_TX_DV ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13620 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19391 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[4] ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3248 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3248 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_2379[5] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[5] )
    , .B1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .C0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14419 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_2379[5] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3249 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3249 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2406[3] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12543 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n4_adj_2601 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13717 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20677 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2406[3] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3250 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3250 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2406[1] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13717 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n4_adj_2601 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2406[1] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3252 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3252 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12490 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2602 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12490 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3253 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3253 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3254 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3254 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2604 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17171 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3255 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3255 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14440 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2600 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13441 )
    , .A1(int_RHD_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2600 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14440 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3256 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3256 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2603 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17173 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3258 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3258 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14432 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13441 )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0] ), 
    .A1(int_RHD_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13086 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13441 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14432 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3262
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3262 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3263
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3263 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n47 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n47 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3265
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3265 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3267
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3267 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3269
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3269 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_2107.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2417 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_2107.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3270
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3270 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_2171.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2417 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_2171.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3271
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3271 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV.sig_2056.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), .CE(n8), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV.sig_2056.FeedThruLUT ));

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3272
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3272 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21920 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3273
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3273 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3275
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3275 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] )
    );
  Controller_inst_SLICE_3280 \Controller_inst.SLICE_3280 ( 
    .D0(rhd_done_config), .C0(\Controller_inst.n4_adj_2615 ), 
    .B0(\Controller_inst.n9634 ), .F0(\Controller_inst.n10125 ));
  Controller_inst_SLICE_3283 \Controller_inst.SLICE_3283 ( 
    .DI1(\Controller_inst.n25583 ), .D1(\Controller_inst.stm32_state[2] ), 
    .C1(\Controller_inst.stm32_state[1] ), 
    .A1(\Controller_inst.stm32_state[0] ), .D0(int_STM32_SPI_CS_n), 
    .C0(\Controller_inst.int_STM32_TX_DV ), .CE(\Controller_inst.n21131 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.int_STM32_TX_DV ), .F0(\Controller_inst.n88 ), 
    .F1(\Controller_inst.n25583 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3284 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3284 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1843[1] )
    , 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .B1(\Controller_inst.n18 ), .A1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .C0(\Controller_inst.n18 ), .B0(\Controller_inst.int_STM32_TX_DV ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15363 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1843[1] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3287 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3287 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[22] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[23] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[506] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[507] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n500 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20_adj_2609 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3290 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3290 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[80] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[81] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[19] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[18] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n79 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3295 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3295 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[30] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[31] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[86] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[87] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n83 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n27 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3298 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3298 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[73] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[72] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[27] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[26] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n71 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3300 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3300 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[78] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[79] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[25] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[24] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n75 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3304 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3304 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[67] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[66] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[70] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[71] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n68 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n65 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3307 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3307 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[65] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[64] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[496] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[497] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n492 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n64 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3313 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3313 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[0] ), 
    .D1(\Controller_inst.n15028 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n45[0] ), 
    .B1(\Controller_inst.w_Master_Ready ), .A1(\Controller_inst.n2606[1] ), 
    .D0(\Controller_inst.w_Master_Ready ), .C0(\Controller_inst.n15028 ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n13612 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n7 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57_2[0] ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3317 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3317 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2406[0] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[3] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2406[0] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3318 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3318 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[7] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2599 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3320 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3320 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17492 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , .A1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13707 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17492 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3321
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3321 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n6 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20721 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21335 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r )
    , .C0(\Controller_inst.int_FIFO_RE ), .LSR(maxfan_replicated_net_1496), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n6 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3323
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3323 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2097.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7978 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11839 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2097.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3324
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3324 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2120.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7978 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[6] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11852 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2120.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3325
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3325 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_2170.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12377 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[0] )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.int_FIFO_Q[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_2170.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3326
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3326 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12377 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12377 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[3] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3327
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3327 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7978 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[3] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7978 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11846 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11844 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3328
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3328 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2155.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[7] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7978 )
    , .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11854 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2155.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3330
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3330 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[2] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12377 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[7] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12377 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[7] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[2] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3332
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3332 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7978 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7978 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11848 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n11850 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3334
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3334 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12377 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12377 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[4] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2426[5] )
    );
  Controller_inst_SLICE_3337 \Controller_inst.SLICE_3337 ( 
    .D1(\Controller_inst.n59 ), .C1(\Controller_inst.n61 ), 
    .B1(\Controller_inst.n51 ), .A1(\Controller_inst.n25 ), 
    .D0(\Controller_inst.n33 ), .C0(\Controller_inst.n41_adj_2771 ), 
    .B0(\Controller_inst.n17_c ), .A0(\Controller_inst.n29 ), 
    .F0(\Controller_inst.n21998 ), .F1(\Controller_inst.n22002 ));
  Controller_inst_SLICE_3338 \Controller_inst.SLICE_3338 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_442.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), .D0(\Controller_inst.n49 ), 
    .C0(\Controller_inst.n55 ), .B0(\Controller_inst.n39_adj_2770 ), 
    .A0(\Controller_inst.n45 ), .CE(\Controller_inst.n10113 ), 
    .LSR(maxfan_replicated_net_1496), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.temp_array[0][10] ), .F0(\Controller_inst.n21996 ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_442.FeedThruLUT ));
  Controller_inst_SLICE_3340 \Controller_inst.SLICE_3340 ( 
    .D1(\Controller_inst.rhd_index[17] ), .C1(\Controller_inst.rhd_index[14] ), 
    .B1(\Controller_inst.rhd_index[7] ), .A1(\Controller_inst.rhd_index[30] ), 
    .D0(\Controller_inst.rhd_index[8] ), .C0(\Controller_inst.rhd_index[10] ), 
    .B0(\Controller_inst.rhd_index[21] ), .A0(\Controller_inst.rhd_index[6] ), 
    .F0(\Controller_inst.n41 ), .F1(\Controller_inst.n40_adj_2731 ));
  Controller_inst_SLICE_3341 \Controller_inst.SLICE_3341 ( 
    .D1(\Controller_inst.full_cycle_count[18] ), 
    .C1(\Controller_inst.full_cycle_count[26] ), 
    .B1(\Controller_inst.full_cycle_count[16] ), 
    .A1(\Controller_inst.full_cycle_count[15] ), 
    .D0(\Controller_inst.full_cycle_count[28] ), 
    .C0(\Controller_inst.full_cycle_count[27] ), 
    .B0(\Controller_inst.full_cycle_count[25] ), 
    .A0(\Controller_inst.full_cycle_count[17] ), 
    .F0(\Controller_inst.n27_adj_2724 ), .F1(\Controller_inst.n29_adj_2723 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3343 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3343 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n2671 ), 
    .D1(\Controller_inst.n2606[1] ), .C1(int_STM32_SPI_CS_n), 
    .A1(\Controller_inst.int_STM32_TX_DV ), .D0(int_STM32_SPI_CS_n), 
    .C0(\Controller_inst.n2606[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n13642 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(int_STM32_SPI_CS_n), .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n2671 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3344 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3344 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14404 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[4] ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), 
    .C0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15363 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .F0(\Controller_inst.int_STM32_TX_Ready_N_2579 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14404 ));

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3346
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3346 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n4 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20692 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2417 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21970 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n4 )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3348 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3348 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[0] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[0] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B1(\Controller_inst.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[503] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[502] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21380 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n496 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2368[0] )
    );
  SLICE_3349 SLICE_3349( .F0(VCC_net));
  SLICE_3351 SLICE_3351( .F0(GND_net));
  SLICE_3352 SLICE_3352( .DI1(n21097), .D1(n21974), .C1(stop_counting), 
    .B1(n21976), .A1(n4_adj_2828), .B0(stop_counting), .CLK(pll_clk_int), 
    .Q1(stop_counting), .F0(n10018), .F1(n21097));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3362 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3362 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3363 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3363 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2786 ), 
    .D1(int_RHD_SPI_CS_n), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2726[1] ), 
    .A1(\Controller_inst.int_RHD_TX_DV ), .D0(\Controller_inst.int_RHD_TX_DV ), 
    .C0(int_RHD_SPI_CS_n), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21994 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), .Q1(int_RHD_SPI_CS_n), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n59 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2786 ));
  pll_inst_lscc_pll_inst_u_PLL_B \pll_inst.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(i_clk_c), .FEEDBACK(\pll_inst.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\pll_inst.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(pll_clk_int));
  o_STM32_SPI_CS_n o_STM32_SPI_CS_n_I( .PADDT(n1102), 
    .PADDO(int_STM32_SPI_CS_n), .PADDI(o_RHD_SPI_CS_n_c_N_2559), 
    .o_STM32_SPI_CS_n(o_STM32_SPI_CS_n));
  o_STM32_SPI_Clk o_STM32_SPI_Clk_I( .PADDT(n1102), .PADDO(int_STM32_SPI_Clk), 
    .PADDI(o_RHD_SPI_Clk_c_N_2557), .o_STM32_SPI_Clk(o_STM32_SPI_Clk));
  o_STM32_SPI_MOSI o_STM32_SPI_MOSI_I( .PADDT(n1102), 
    .PADDO(int_STM32_SPI_MOSI), .PADDI(o_RHD_SPI_MOSI_c_N_2555), 
    .o_STM32_SPI_MOSI(o_STM32_SPI_MOSI));

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_waddr_r_0__I_0
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r_0__I_0 
    ( 
    .RADDR6(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] )
    , 
    .RADDR5(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] )
    , 
    .RADDR4(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] )
    , 
    .RADDR3(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] )
    , 
    .RADDR2(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] )
    , 
    .RADDR1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] )
    , 
    .RADDR0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] )
    , 
    .WADDR6(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] )
    , 
    .WADDR5(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] )
    , 
    .WADDR4(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] )
    , 
    .WADDR3(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] )
    , 
    .WADDR2(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] )
    , 
    .WADDR1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] )
    , 
    .WADDR0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] )
    , .WDATA15(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[15] ), 
    .WDATA14(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[14] ), 
    .WDATA13(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[13] ), 
    .WDATA12(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[12] ), 
    .WDATA11(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[11] ), 
    .WDATA10(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[10] ), 
    .WDATA9(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[9] ), 
    .WDATA8(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[8] ), 
    .WDATA7(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[7] ), 
    .WDATA6(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[6] ), 
    .WDATA5(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[5] ), 
    .WDATA4(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[4] ), 
    .WDATA3(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[3] ), 
    .WDATA2(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[2] ), 
    .WDATA1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[1] ), 
    .WDATA0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[0] ), 
    .RCLKE(VCC_net), .RCLK(pll_clk_int), 
    .RE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w )
    , .WCLKE(VCC_net), .WCLK(pll_clk_int), 
    .WE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w )
    , 
    .RDATA15(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] )
    , 
    .RDATA14(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] )
    , 
    .RDATA13(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] )
    , 
    .RDATA12(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] )
    , 
    .RDATA11(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] )
    , 
    .RDATA10(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] )
    , 
    .RDATA9(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] )
    , 
    .RDATA8(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] )
    , 
    .RDATA7(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] )
    , 
    .RDATA6(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] )
    , 
    .RDATA5(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] )
    , 
    .RDATA4(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] )
    , 
    .RDATA3(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] )
    , 
    .RDATA2(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] )
    , 
    .RDATA1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] )
    , 
    .RDATA0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[0] )
    );
  o_BOOST_ENABLE o_BOOST_ENABLE_I( .PADDO(VCC_net), 
    .o_BOOST_ENABLE(o_BOOST_ENABLE));
  o_RHD_SPI_CS_n o_RHD_SPI_CS_n_I( .PADDO(o_RHD_SPI_CS_n_c), 
    .o_RHD_SPI_CS_n(o_RHD_SPI_CS_n));
  o_RHD_SPI_Clk o_RHD_SPI_Clk_I( .PADDO(o_RHD_SPI_Clk_c), 
    .o_RHD_SPI_Clk(o_RHD_SPI_Clk));
  o_RHD_SPI_MOSI o_RHD_SPI_MOSI_I( .PADDO(o_RHD_SPI_MOSI_c), 
    .o_RHD_SPI_MOSI(o_RHD_SPI_MOSI));
  i_STM32_SPI_MISO i_STM32_SPI_MISO_I( .PADDO(i_STM32_SPI_MISO_c), 
    .i_STM32_SPI_MISO(i_STM32_SPI_MISO));
  LED1_OUT LED1_OUT_I( .PADDO(VCC_net), .LED1_OUT(LED1_OUT));
  LED2_OUT LED2_OUT_I( .PADDO(VCC_net), .LED2_OUT(LED2_OUT));
  LED3_OUT LED3_OUT_I( .PADDO(VCC_net), .LED3_OUT(LED3_OUT));
  LED4_OUT LED4_OUT_I( .PADDO(VCC_net), .LED4_OUT(LED4_OUT));
  o_Controller_Mode_3_ \o_Controller_Mode[3]_I ( .PADDO(GND_net), 
    .oControllerMode3(o_Controller_Mode[3]));
  o_Controller_Mode_2_ \o_Controller_Mode[2]_I ( .PADDO(GND_net), 
    .oControllerMode2(o_Controller_Mode[2]));
  o_Controller_Mode_1_ \o_Controller_Mode[1]_I ( .PADDO(o_Controller_Mode_c_1), 
    .oControllerMode1(o_Controller_Mode[1]));
  o_Controller_Mode_0_ \o_Controller_Mode[0]_I ( .PADDO(o_Controller_Mode_c_0), 
    .oControllerMode0(o_Controller_Mode[0]));
  o_reset o_reset_I( .PADDO(maxfan_replicated_net_999), .o_reset(o_reset));
  i_clk i_clk_I( .PADDI(i_clk_c), .i_clk(i_clk));
  i_RHD_SPI_MISO i_RHD_SPI_MISO_I( .PADDI(i_RHD_SPI_MISO_c), 
    .i_RHD_SPI_MISO(i_RHD_SPI_MISO));
  RGB1_OUT RGB1_OUT_I( .PADDO(VCC_net), .RGB1_OUT(RGB1_OUT));
  RGB0_OUT RGB0_OUT_I( .PADDO(RGB0_OUT_c), .RGB0_OUT(RGB0_OUT));
  RGB2_OUT RGB2_OUT_I( .PADDO(RGB2_OUT_c), .RGB2_OUT(RGB2_OUT));
endmodule

module SLICE_0 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 reset_counter_1523_add_4_29( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i27( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1523_add_4_27( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i25( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i26( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1523_add_4_25( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i23( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i24( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1523_add_4_23( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i21( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i22( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1523_add_4_21( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i19( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i20( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1523_add_4_19( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i17( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i18( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1523_add_4_17( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i15( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i16( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1523_add_4_15( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i13( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i14( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1523_add_4_13( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i11( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i12( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1523_add_4_11( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i9( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i10( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1523_add_4_9( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i7( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i8( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1523_add_4_7( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i5( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i6( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1523_add_4_5( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i3( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i4( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1523_add_4_3( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1523__i1( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 reset_counter_1523_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1523__i0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module Controller_inst_SLICE_15 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_16 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_18 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_19 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_20 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_21 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_22 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_23 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_24 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_25 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_26 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_29 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_30 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_31 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_32 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_34 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_35 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/sub_519_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_36 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_37 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/data_array_send_count_1526_add_4_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_38 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/data_array_send_count_1526_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_39 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/data_array_send_count_1526_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_40 ( input D1, D0, C0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_33 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_41 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_31 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_42 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_29 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_43 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/data_array_send_count_1526_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_44 ( input D1, D0, C0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_33 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_45 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_46 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_47 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_27 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_48 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_25 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_49 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_31 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_50 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_29 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_51 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_52 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_27 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_53 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_23 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_54 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_25 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_55 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_21 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_56 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_57 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_58 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_23 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_59 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_60 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_61 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_62 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_63 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_64 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_65 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_21 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_66 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_67 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_68 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/stm32_counter_1524_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_69 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_70 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_71 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_33 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_72 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_73 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_31 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_74 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_29 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_75 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_27 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_76 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_25 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_77 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1528_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_78 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_23 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_79 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_21 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_80 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_81 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_19 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_82 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_519_add_2_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_83 ( input D1, D0, C0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_33 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_84 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_85 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1525_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_86 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/rhd_index_1525_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_87 ( input D1, C1, B1, D0, 
    C0, B0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532_add_4_2 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_88 ( input D1, D0, C0, B0, 
    CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/add_2192_8 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_89 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/add_2192_6 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_90 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/add_2192_4 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_91 ( input D1, C1, B1, D0, 
    C0, B0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/add_2192_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_92 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532_add_4_10 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_93 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532_add_4_4 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_94 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532_add_4_8 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_95 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532_add_4_6 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_96 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_9 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_97 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_98 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_99 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_100 ( input D1, 
    C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_101 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_11 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_102 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_9 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_103 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_104 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_105 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_106 ( input D1, 
    C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_107 ( 
    input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/add_2193_6 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_108 ( 
    input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/add_2193_4 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_109 ( 
    input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/add_2193_2 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_110 ( 
    input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/add_2193_8 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_111
   ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_112
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_113
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_114
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_115
   ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_9 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_116
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_7 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_117
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_5 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_118
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_3 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_119
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_120
   ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_9 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_121
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_7 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_122
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_5 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_123
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_3 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_124
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_125
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_8 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_126
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_6 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_127
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_4 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_128
   ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_2 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_132 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_132_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 SLICE_132_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 w_reset_rep_228( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 w_reset_rep_229( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_135 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_135_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_135_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i321 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i322 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_137 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_137_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_137_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i319 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i320 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_138 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_138_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_140 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_140_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i318 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_142 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_142_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i317 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_143 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_143_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i316 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_144 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_144_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i315 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_145 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_145_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_145_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i313 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i314 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_147 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_147_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_147_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i311 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i312 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_149 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_149_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_149_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i309 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i310 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_150 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_150_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_150_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_152 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_152_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_152_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_153 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_153_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_153_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i307 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i308 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_155 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_155_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_155_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i305 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i306 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_157 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_157_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_157_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i303 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i304 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_159 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_159_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_159_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i301 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i302 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_161 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_161_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_161_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i299 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i300 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_162 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_162_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_162_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_165 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_165_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_165_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i297 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i298 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_167 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_167_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_167_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i295 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i296 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_169 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_169_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_169_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i293 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i294 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_171 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_171_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_171_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i291 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i292 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_172 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_172_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_172_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_175 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_175_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_175_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i289 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i290 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_177 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_177_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_177_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i287 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i288 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_179 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_179_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_179_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_180 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_180_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_180_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i285 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i286 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_183 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_183_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_183_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_184 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_184_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_184_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i283 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i284 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_186 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_186_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_186_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i281 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i282 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_188 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_188_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_188_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i279 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i280 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_190 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_190_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_190_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i277 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i278 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_192 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_192_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_192_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i275 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i276 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_194 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_194_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_194_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i273 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i274 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_196 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_196_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_196_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i271 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i272 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_198 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_198_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_198_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i269 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i270 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_201 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_201_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i268 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_202 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_202_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i267 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_203 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_203_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_203_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i265 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i266 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_204 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_204_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_206 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_206_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_206_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_207 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_207_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_207_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i263 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i264 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_208 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_208_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_208_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_210 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_210_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_210_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_211 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_211_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_212 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_212_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_212_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_214 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_214_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_214_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_215 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_215_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_215_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_216 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_216_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_216_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_217 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_217_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_217_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_218 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_218_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_218_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_219 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_219_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_219_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_220 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_220_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_220_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_221 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_221_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_221_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_222 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_222_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_222_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_223 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_223_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_223_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_224 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_224_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_224_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_225 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_225_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_225_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_226 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_226_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_226_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_227 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_227_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_227_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_228 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_228_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_228_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_229 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_229_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_229_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_230 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_230_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_230_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_231 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_231_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_231_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_232 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_232_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_232_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_233 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_233_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_233_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_234 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_234_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_234_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_235 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_235_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_235_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_236 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_236_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_236_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_237 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_237_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_237_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_238 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_238_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_238_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_239 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_239_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_240 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_240_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_240_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i259 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i262 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_241 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_241_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_242 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_242_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_242_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i260 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i261 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_246 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_246_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_246_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i257 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i258 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_248 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_248_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_248_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_249 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_249_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_249_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i255 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i256 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_252 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_252_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_252_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i253 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i254 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_254 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_254_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_254_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_255 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_255_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_255_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i251 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i252 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_257 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_257_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_257_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i249 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i250 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_259 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_259_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_259_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i247 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i248 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_261 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_261_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_261_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i245 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i246 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_262 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_262_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_263 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_263_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_263_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/data_array_send_count_1526__i1 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/data_array_send_count_1526__i0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_265 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_265_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i244 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_266 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_266_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_266_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i242 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i243 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_267 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_267_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_269 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_269_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i241 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_270 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_270_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_270_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i239 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i240 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_272 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_272_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_272_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i237 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i238 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_273 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40003 \Controller_inst.SLICE_273_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_273_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \Controller_inst/channel_array[0]_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \Controller_inst/channel_array[32]_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module Controller_inst_SLICE_275 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_275_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_275_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i235 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i236 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_277 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_277_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_277_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i233 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i234 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_279 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_279_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i232 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_280 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_280_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_280_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i230 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i231 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_282 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_282_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i229 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_283 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_283_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i228 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_284 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_284_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i227 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_285 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_285_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i226 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_286 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_286_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_286_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i224 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i225 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_287 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_287_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_287_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_289 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_289_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i223 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_290 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_290_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i222 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_291 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_291_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_291_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i220 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i221 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_293 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_293_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_293_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i218 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i219 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_295 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40007 \Controller_inst.i2_3_lut_adj_27 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_296 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_296_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_296_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i216 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i217 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_298 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_298_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i215 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_299 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_299_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_299_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i213 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i214 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_301 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_301_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_301_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i211 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i212 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_303 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_303_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_303_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i209 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i210 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_305 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_305_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_305_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i207 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i208 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_307 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_307_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_307_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i205 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i206 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_309 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_309_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_309_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i203 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i204 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_311 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_311_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_311_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i201 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i202 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_313 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_313_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_313_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i199 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i200 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_315 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_315_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_315_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i197 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i198 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_317 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_317_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_317_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i195 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i196 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_319 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_319_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_319_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i193 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i194 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_322 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_322_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_322_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i191 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i192 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_324 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_324_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_324_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i189 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i190 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_326 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_326_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_326_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i187 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i188 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_328 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_328_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_328_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i185 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i186 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_330 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_330_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_330_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i183 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i184 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_332 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_332_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_332_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i181 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i182 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_334 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_334_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_334_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i179 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i180 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_336 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_336_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_336_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i177 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i178 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_338 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_338_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_338_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i175 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i176 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_340 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_340_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_340_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i173 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i174 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_342 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_342_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_342_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i171 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i172 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_344 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_344_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_344_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i169 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i170 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_346 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_346_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_346_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i167 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i168 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_348 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_348_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_348_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i165 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i166 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_350 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_350_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_350_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i163 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i164 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_352 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_352_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_352_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i161 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i162 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_354 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_354_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_354_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i159 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i160 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_356 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_356_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_356_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i157 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i158 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_358 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_358_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_358_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i155 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i156 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_360 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_360_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_360_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i153 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i154 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_362 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_362_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_362_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i151 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i152 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_364 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_364_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_364_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i149 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i150 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_366 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_366_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_366_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i147 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i148 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_368 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_368_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_368_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i145 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i146 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_370 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_370_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_370_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i143 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i144 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_372 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_372_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_372_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i141 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i142 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_374 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_374_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_374_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i139 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i140 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_376 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_376_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_376_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i137 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i138 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_378 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_378_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_378_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i135 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i136 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_380 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_380_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_380_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i133 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i134 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_382 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_382_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_382_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i131 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i132 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_384 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_384_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_384_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i129 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i130 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_386 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_386_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_386_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i127 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i128 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_388 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_388_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_388_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i125 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i126 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_390 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_390_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_390_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i123 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i124 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_392 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \Controller_inst/i5017_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \Controller_inst/i5018_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_393 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_393_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_393_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i52 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i122 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_394 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_394_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i121 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_395 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_395_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_395_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i119 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i120 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_397 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_397_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_397_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i117 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i118 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_399 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_399_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_399_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i115 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i116 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_401 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_401_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_401_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i113 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i114 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_403 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_403_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_403_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i111 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i112 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_405 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_405_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_405_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i109 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i110 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_407 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_407_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_407_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i107 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i108 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_409 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_409_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_409_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i105 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i106 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_411 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_411_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_411_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i103 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i104 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_414 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_414_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_414_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i101 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i102 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_416 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_416_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_416_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i99 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i100 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_418 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_418_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_418_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i97 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i98 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_420 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_420_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_420_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i95 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i96 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_422 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_422_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_422_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i93 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i94 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_424 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_424_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_424_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i91 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i92 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_426 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_426_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_426_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i89 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i90 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_428 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_428_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_428_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i87 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i88 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_430 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_430_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_430_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i85 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i86 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_433 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_433_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_433_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i83 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i84 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_435 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_435_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_435_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i81 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i82 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_436 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_436_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_436_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_438 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_438_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_438_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i79 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i80 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_440 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_440_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_440_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i77 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i78 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_442 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_442_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_442_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i75 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i76 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_445 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_445_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_445_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i73 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i74 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_447 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_447_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_447_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_448 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_448_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_448_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i71 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i72 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_450 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_450_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_450_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i69 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i70 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_452 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_452_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_452_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i67 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i68 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_454 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_454_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_454_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i65 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i66 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_457 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_457_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_457_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i63 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i64 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_459 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_459_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_459_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i61 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i62 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_461 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_461_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_461_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i59 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i60 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_463 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_463_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_463_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i57 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i58 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_465 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_465_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_465_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i55 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i56 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_467 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_467_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_467_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i53 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i54 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_471 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_471_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_471_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i29 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i51 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_472 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_472_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_472_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i49 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i50 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_474 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_474_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_474_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i47 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i48 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_476 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_476_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_476_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i45 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i46 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_478 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_478_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_478_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i43 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i44 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_480 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_480_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_480_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i41 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i42 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_482 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_482_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_482_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i39 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i40 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_484 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_484_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_484_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i37 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i38 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_485 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_485_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_485_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_487 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst.SLICE_487_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_487_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i35 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i36 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_489 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_489_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_489_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i33 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i34 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_492 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_492_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_492_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i31 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i32 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_493 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_493_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_493_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_496 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_496_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_497 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_497_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i30 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_499 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_499_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_499_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i27 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i28 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_502 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_502_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_502_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i25 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i26 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_503 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_503_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_503_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_505 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_505_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_505_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i24 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_507 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_507_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_507_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_510 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_510_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_510_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i20 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_512 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_512_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_512_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i17 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i18 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_513 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_513_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_513_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_515 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_515_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_515_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i16 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_517 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_517_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_517_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_519 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_519_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_519_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_521 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_521_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_521_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_524 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_524_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_524_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_526 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_526_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_526_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_528 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_528_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_528_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_530 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_530_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_530_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_533 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_533_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/data_array_send_count_1526__i6 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_534 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_534_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_534_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/data_array_send_count_1526__i4 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/data_array_send_count_1526__i5 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_536 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_536_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_536_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/data_array_send_count_1526__i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/data_array_send_count_1526__i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_538 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_538_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_538_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_541 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_541_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_542 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_542_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_543 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_543_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_543_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_545 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_545_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_545_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_547 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_547_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_547_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_549 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7776_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7778_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i29 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i31 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_550 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7760_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7777_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i13 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i30 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_552 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7774_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7775_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i27 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i28 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_554 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7772_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7773_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i25 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i26 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_556 ( input DI1, DI0, C1, A1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40013 \Controller_inst/i7770_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \Controller_inst/i7771_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i23 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i24 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_558 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7768_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7769_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i21 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i22 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_560 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7766_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7767_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i19 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i20 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_562 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7764_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7765_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i17 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i18 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_564 ( input DI1, DI0, C1, A1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40013 \Controller_inst/i7762_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \Controller_inst/i7763_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i15 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i16 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_566 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_566_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_566_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_567 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_567_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_568 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_568_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_569 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_569_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_569_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_570 ( input DI0, D0, C0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40015 \Controller_inst/i7761_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i14 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_573 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_573_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_573_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_574 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7758_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7759_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i11 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i12 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_577 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_577_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_577_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_578 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_578_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_578_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_579 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7753_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7757_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i6 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i10 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_580 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \Controller_inst/i7755_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \Controller_inst/i7756_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i8 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i9 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_582 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_582_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_584 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_584_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_585 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7752_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7754_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i5 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i7 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_588 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7750_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7751_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i3 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i4 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_590 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7748_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7749_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i1 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i2 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_592 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_592_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_592_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_594 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_594_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_594_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_598 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_598_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_598_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_600 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_600_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_600_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_603 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_603_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_603_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_605 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7808_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \Controller_inst/i7641_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i1 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_606 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_606_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_606_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_607 ( input DI0, D0, C0, B0, CE, LSR, CLK, 
    output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i1_2_lut_3_lut_adj_93 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/rhd_state_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_609 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40018 i3064_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_FIFO_RE_c ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x3237") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_610 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7736_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7530_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_611 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_611_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_612 ( input DI0, D0, C0, B0, CE, LSR, CLK, 
    output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40019 \Controller_inst/i1_3_lut_adj_25 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_RHD_TX_DV_c ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x3C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_613 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_613_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_613_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i326 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i324 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_618 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, 
    CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40020 \Controller_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \Controller_inst/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/stm32_state_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_state_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xF1FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x5F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_620 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_620_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_620_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_621 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_621_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_622 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_622_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_622_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_624 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_624_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_624_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_627 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_627_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_628 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_628_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_628_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_630 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_630_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_630_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_632 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_632_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_632_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_634 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_634_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_634_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_636 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_636_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_636_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i510 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i511 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_638 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_638_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_638_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i508 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i509 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_640 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_640_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_640_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i506 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i507 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_642 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_642_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_642_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i504 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i505 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_644 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_644_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_644_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i502 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i503 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_646 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_646_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_646_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i500 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i501 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_648 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_648_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_648_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i498 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i499 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_650 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst.SLICE_650_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_650_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i496 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i497 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_652 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_652_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_652_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i494 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i495 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_654 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_654_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_654_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i492 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i493 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_656 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_656_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_656_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i490 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i491 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_658 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_658_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_658_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i488 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i489 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_660 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_660_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_660_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i486 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i487 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_662 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_662_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_662_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i484 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i485 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_664 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_664_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_664_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i482 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i483 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_666 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_666_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_666_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i480 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i481 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_668 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_668_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_668_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i478 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i479 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_670 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_670_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i477 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_671 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_671_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_671_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i475 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i476 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_673 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_673_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_673_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i473 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i474 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_675 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_675_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_675_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i471 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i472 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_677 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_677_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_677_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i469 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i470 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_679 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_679_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_679_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i467 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i468 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_681 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_681_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_681_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i465 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i466 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_683 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_683_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_683_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i463 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i464 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_685 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_685_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_685_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i461 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i462 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_687 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_687_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_687_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i459 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i460 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_689 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_689_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_689_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i457 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i458 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_691 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_691_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_691_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i455 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i456 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_693 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_693_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_693_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i453 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i454 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_695 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_695_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_695_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i451 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i452 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_698 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_698_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i450 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_699 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_699_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i449 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_700 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_700_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_700_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i447 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i448 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_702 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_702_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_702_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i445 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i446 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_704 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_704_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_704_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i443 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i444 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_706 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_706_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_706_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i441 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i442 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_708 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_708_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_708_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i439 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i440 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_710 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_710_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_710_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i437 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i438 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_712 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_712_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_712_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i435 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i436 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_714 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_714_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_714_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i433 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i434 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_716 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_716_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_716_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i431 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i432 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_718 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_718_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_718_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i429 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i430 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_720 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_720_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_720_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i427 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i428 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_722 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_722_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_722_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i425 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i426 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_724 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_724_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_724_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i423 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i424 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_726 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_726_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_726_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i421 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i422 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_728 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_728_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_728_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i419 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i420 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_730 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_730_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_730_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i417 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i418 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_732 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_732_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_732_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i415 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i416 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_734 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_734_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_734_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i413 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i414 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_736 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_736_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_736_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i411 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i412 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_738 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_738_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_738_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i409 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i410 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_740 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_740_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_740_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i407 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i408 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_742 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_742_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_742_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i405 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i406 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_744 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_744_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_744_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i403 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i404 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_746 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_746_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_746_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i401 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i402 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_748 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_748_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_748_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i399 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i400 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_750 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_750_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_750_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i397 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i398 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_752 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_752_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_752_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i395 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i396 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_754 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_754_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_754_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i393 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i394 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_756 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst.SLICE_756_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_756_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i391 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i392 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_758 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_758_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_758_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i389 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i390 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_760 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_760_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_760_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i387 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i388 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_762 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_762_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i386 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_763 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_763_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_763_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i384 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i385 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_765 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_765_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_765_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i382 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i383 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_767 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_767_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_767_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i380 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i381 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_769 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_769_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_769_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i378 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i379 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_771 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_771_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_771_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i376 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i377 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_773 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_773_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_773_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i374 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i375 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_775 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_775_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_775_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i372 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i373 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_777 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_777_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_777_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i370 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i371 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_779 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_779_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_779_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i368 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i369 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_781 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_781_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_781_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i366 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i367 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_783 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_783_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_783_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i364 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i365 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_785 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_785_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_785_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i362 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i363 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_787 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_787_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_787_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i360 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i361 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_789 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_789_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_789_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i358 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i359 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_791 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_791_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_791_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i356 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i357 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_793 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_793_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_793_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i354 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i355 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_795 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_795_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_795_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i352 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i353 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_797 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_797_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_797_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i350 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i351 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_799 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_799_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_799_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i348 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i349 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_801 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_801_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_801_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i346 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i347 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_803 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_803_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_803_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i344 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i345 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_805 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_805_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_805_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i342 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i343 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_807 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_807_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_807_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i340 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i341 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_809 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_809_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_809_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i338 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i339 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_811 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_811_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_811_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i336 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i337 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_813 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_813_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_813_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i334 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i335 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_815 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_815_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_815_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i332 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i333 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_817 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_817_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_817_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i330 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i331 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_819 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_819_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_819_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i328 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i329 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_821 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_821_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_821_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i326 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i327 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_823 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_823_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_823_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i324 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i325 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_825 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_825_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_825_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i322 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i323 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_827 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_827_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_827_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i320 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i321 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_829 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_829_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_829_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i318 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i319 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_831 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_831_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_831_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i316 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i317 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_833 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_833_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_833_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i314 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i315 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_835 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_835_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_835_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i312 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i313 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_837 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_837_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_837_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i310 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i311 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_839 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_839_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_839_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i308 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i309 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_841 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_841_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_841_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i306 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i307 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_843 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_843_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_843_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i304 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i305 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_845 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_845_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_845_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i302 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i303 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_847 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_847_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_847_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i300 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i301 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_849 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_849_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_849_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i298 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i299 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_851 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_851_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_851_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i296 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i297 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_853 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_853_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_853_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i294 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i295 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_855 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_855_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_855_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i292 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i293 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_857 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_857_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_857_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i290 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i291 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_859 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_859_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_859_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i288 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i289 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_861 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_861_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_861_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i286 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i287 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_863 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_863_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_863_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i284 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i285 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_865 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_865_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_865_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i282 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i283 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_867 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_867_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_867_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i280 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i281 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_869 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_869_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_869_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i278 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i279 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_871 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_871_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_871_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i276 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i277 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_873 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_873_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_873_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i274 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i275 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_874 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_874_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_876 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_876_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i273 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_877 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_877_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i272 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_878 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_878_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_878_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i270 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i271 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_880 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_880_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_880_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i268 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i269 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_882 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_882_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_882_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i266 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i267 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_884 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_884_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_884_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i264 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i265 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_886 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_886_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_886_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i262 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i263 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_888 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_888_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_888_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i260 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i261 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_890 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_890_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_890_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i258 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i259 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_892 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_892_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_892_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i256 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i257 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_894 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_894_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_894_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i254 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i255 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_896 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_896_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_896_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i252 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i253 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_898 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_898_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_898_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i250 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i251 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_900 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_900_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_900_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i248 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i249 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_902 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_902_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_902_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i246 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i247 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_904 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_904_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_904_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i244 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i245 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_906 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_906_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_906_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i242 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i243 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_908 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_908_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_908_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i240 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i241 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_910 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_910_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_910_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i238 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i239 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_912 ( input DI1, DI0, D1, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_912_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \Controller_inst.SLICE_912_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i236 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i237 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_914 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_914_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_914_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i234 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i235 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_916 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_916_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_916_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i232 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i233 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_918 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_918_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_918_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i230 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i231 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_920 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_920_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_920_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i228 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i229 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_922 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_922_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_922_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i226 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i227 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_924 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_924_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_924_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i224 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i225 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_926 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_926_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_926_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i222 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i223 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_928 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_928_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_928_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i220 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i221 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_930 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_930_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_930_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i218 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i219 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_932 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_932_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_932_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i216 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i217 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_934 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_934_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_934_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i214 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i215 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_936 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_936_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_936_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i212 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i213 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_938 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_938_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_938_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i210 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i211 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_940 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_940_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_940_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i208 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i209 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_942 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_942_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_942_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i206 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i207 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_944 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_944_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_944_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i204 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i205 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_946 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_946_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_946_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i202 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i203 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_948 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_948_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_948_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i200 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i201 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_950 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_950_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_950_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i198 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i199 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_952 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_952_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_952_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i196 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i197 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_954 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_954_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_954_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i194 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i195 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_956 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_956_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_956_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i192 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i193 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_958 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_958_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_958_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i190 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i191 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_960 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_960_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_960_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i188 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i189 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_962 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_962_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_962_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i186 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i187 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_964 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_964_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_964_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i184 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i185 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_966 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_966_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_966_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i182 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i183 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_968 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_968_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_968_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i180 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i181 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_970 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_970_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_970_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i178 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i179 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_972 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_972_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_972_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i176 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i177 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_974 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_974_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_974_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i174 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i175 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_976 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_976_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_976_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i172 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i173 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_978 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst.SLICE_978_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_978_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i170 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i171 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_980 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_980_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_980_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i168 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i169 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_982 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_982_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_982_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i166 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i167 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_984 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_984_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_984_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i164 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i165 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_986 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_986_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_986_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i162 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i163 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_988 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_988_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_988_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i160 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i161 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_990 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_990_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_990_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i158 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i159 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_992 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_992_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_992_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i156 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i157 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_994 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_994_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_994_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i154 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i155 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_996 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_996_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_996_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i152 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i153 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_998 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_998_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_998_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i150 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i151 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1000 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1000_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1000_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i148 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i149 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1002 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1002_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1002_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i146 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i147 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1004 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1004_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1004_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i144 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i145 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1006 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1006_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1006_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i142 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i143 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1008 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1008_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1008_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i140 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i141 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1010 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1010_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1010_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i138 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i139 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1012 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1012_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1012_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i136 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i137 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1014 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1014_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1014_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i134 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i135 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1016 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1016_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1016_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i132 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i133 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1018 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1018_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1018_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i130 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i131 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1020 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1020_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1020_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i128 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i129 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1022 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1022_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1022_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i126 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i127 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1024 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1024_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1024_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i124 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i125 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1026 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1026_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1026_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i122 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i123 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1028 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1028_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1028_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i120 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i121 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1030 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1030_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i119 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1031 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1031_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1031_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i117 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i118 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1033 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1033_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1033_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i115 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i116 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1035 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1035_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1035_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i113 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i114 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1037 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1037_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1037_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i111 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i112 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1039 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1039_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1039_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i109 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i110 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1041 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1041_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1041_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i107 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i108 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1043 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1043_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1043_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i105 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i106 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1045 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1045_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1045_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i103 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i104 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1047 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1047_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1047_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i101 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i102 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1049 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1049_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1049_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i99 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i100 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1051 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1051_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1051_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i97 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i98 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1053 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1053_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1053_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i95 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i96 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1055 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1055_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1055_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i93 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i94 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1057 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1057_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1057_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i91 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i92 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1059 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1059_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1059_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i89 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i90 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1061 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1061_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1061_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i87 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i88 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1063 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1063_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1063_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i85 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i86 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1065 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1065_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1065_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i83 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i84 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1067 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1067_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1067_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i81 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i82 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1069 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1069_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1069_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i79 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i80 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1071 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1071_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1071_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i77 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i78 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1073 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1073_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1073_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i75 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i76 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1075 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1075_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1075_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i73 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i74 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1077 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1077_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1077_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i71 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i72 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1080 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1080_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1080_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1081 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1081_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1081_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i69 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i70 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1084 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1084_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1084_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i59 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i68 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1085 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1085_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1085_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i66 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i67 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1087 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1087_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1087_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i64 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i65 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1089 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1089_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1089_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i62 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i63 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1091 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1091_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1091_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i60 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i61 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1092 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1092_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1095 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1095_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1095_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i57 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i58 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1097 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1097_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1097_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i55 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i56 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1099 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1099_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1099_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i53 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i54 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1101 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1101_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1101_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i51 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i52 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1103 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1103_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1103_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i49 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i50 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1105 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1105_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1105_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i47 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i48 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1107 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1107_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1107_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i45 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i46 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1109 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1109_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1109_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i43 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i44 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1111 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1111_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1111_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i41 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i42 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1113 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1113_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1113_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i39 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i40 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1115 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1115_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1115_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i37 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i38 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1117 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1117_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1117_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i35 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i36 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1119 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1119_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1119_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i33 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i34 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1121 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1121_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1121_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i31 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i32 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1123 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1123_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1123_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i29 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i30 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1125 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1125_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1125_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i27 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i28 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1127 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1127_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1127_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i25 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i26 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1129 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1129_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1129_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i23 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i24 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1131 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1131_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1131_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i21 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i22 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1133 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1133_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1133_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i19 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i20 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1135 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1135_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1135_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i17 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i18 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1137 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1137_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1137_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i15 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i16 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1139 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1139_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1139_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i13 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i14 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1141 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1141_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1141_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i11 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i12 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1143 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1143_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1143_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i9 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i10 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1145 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1145_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1145_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i7 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i8 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1147 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1147_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1147_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i5 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i6 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1149 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1149_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1149_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i3 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i4 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1151 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1151_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1151_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i1 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i2 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1153 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1153_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1153_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1155 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1155_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1155_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1157 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1157_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1157_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1159 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1159_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1159_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1161 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1161_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1161_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1163 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1163_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1163_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1165 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1165_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1165_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1168 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1168_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1168_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1170 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1170_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1170_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1172 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1172_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1172_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1174 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1174_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1174_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1176 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1176_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1176_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1178 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1178_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1178_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1180 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1180_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1180_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1183 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1183_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1183_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1185 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1185_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1185_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1187 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1187_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1187_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1189 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1189_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1189_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1191 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1191_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1191_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1193 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1193_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1193_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1195 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1195_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1195_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1198 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1198_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1198_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1200 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1200_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1200_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1202 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1202_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1202_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1204 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1204_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1204_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1206 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1206_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1206_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1208 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1208_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1208_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1210 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1210_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1210_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1213 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1213_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1213_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1215 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1215_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1215_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1217 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1217_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1217_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1219 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1219_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1219_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1221 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1221_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1221_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1223 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1223_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1223_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1225 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1225_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1225_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1228 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1228_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1228_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1230 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1230_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1230_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1232 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1232_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1232_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1234 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1234_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1234_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1236 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1236_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1236_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1238 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1238_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1238_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1240 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1240_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1240_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1243 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1243_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1243_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1245 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1245_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1245_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1247 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1247_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1247_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1249 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1249_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1249_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1251 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1251_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1251_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1253 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1253_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1253_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1255 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1255_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1255_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1258 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1258_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1258_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1260 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1260_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1260_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1262 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1262_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1262_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1264 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1264_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1264_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1266 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1266_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1266_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1268 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1268_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1268_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1270 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1270_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1270_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1273 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1273_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1273_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1275 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1275_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1275_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1277 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1277_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1277_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1279 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1279_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1279_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1281 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1281_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1281_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1283 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1283_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1283_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1285 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1285_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1285_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1288 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1288_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1288_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1290 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1290_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1290_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1292 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1292_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1292_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1294 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1294_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1294_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1296 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1296_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1296_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1298 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1298_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1298_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1300 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1300_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1300_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1303 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1303_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1303_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1305 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1305_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1305_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1307 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1307_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1307_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1309 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1309_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1309_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1311 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1311_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1311_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1313 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1313_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1313_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1315 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1315_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1315_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1318 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1318_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1318_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1320 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1320_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1320_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1322 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1322_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1322_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1324 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1324_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1324_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1326 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1326_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1326_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1328 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1328_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1328_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1330 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1330_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1330_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1333 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst.SLICE_1333_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1333_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1335 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1335_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1335_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1337 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1337_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1337_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1339 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1339_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1339_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1341 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1341_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1341_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1343 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1343_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1343_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1345 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1345_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1345_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1348 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1348_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1348_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1350 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1350_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1350_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1352 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1352_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1352_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1354 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1354_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1354_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1356 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1356_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1356_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1358 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1358_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1358_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1360 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1360_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1360_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1363 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1363_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1364 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1364_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1364_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1365 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1365_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i14 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1367 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1367_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1367_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1368 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1368_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1368_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1370 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1370_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1370_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1372 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1372_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1372_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1374 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1374_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1374_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1376 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1376_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1376_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1378 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1378_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1378_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1381 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1381_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1381_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1383 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1383_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1383_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1385 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1385_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1385_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1387 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1387_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1387_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1389 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1389_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1389_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1391 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1391_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1391_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1393 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1393_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1393_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1397 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1397_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1397_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1399 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1399_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1399_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1401 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1401_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1401_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1403 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1403_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1403_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1405 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1405_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1405_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1407 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1407_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1407_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1409 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1409_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1409_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1412 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1412_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1412_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1414 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1414_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1414_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1416 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1416_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1416_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1418 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1418_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1418_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1420 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1420_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1420_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1422 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1422_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1422_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1424 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1424_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1424_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1427 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1427_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1427_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1429 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1429_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1429_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1431 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1431_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1431_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1433 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1433_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1433_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1435 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1435_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1435_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1437 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1437_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1437_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1439 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1439_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1439_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1442 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1442_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1442_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1444 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1444_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1444_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1446 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1446_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1446_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1448 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1448_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1448_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1450 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1450_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1450_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1452 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1452_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1452_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1454 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1454_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1454_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1457 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1457_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1457_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1459 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1459_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1459_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1460 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1460_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1460_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1463 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1463_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1463_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1464 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1464_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1464_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1467 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1467_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1467_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1468 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1468_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1468_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1470 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1470_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1470_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1472 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1472_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1472_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1474 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1474_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1474_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1477 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1477_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1477_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1479 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1479_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1479_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1482 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1482_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1482_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1483 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1483_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1483_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1486 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1486_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1486_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1487 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1487_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1487_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1490 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1490_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1490_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1493 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1493_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1493_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1494 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1494_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1494_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1497 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1497_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1497_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1498 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1498_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1498_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1501 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1501_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1501_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1504 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1504_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1504_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1505 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1505_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1505_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1508 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1508_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1508_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1509 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1509_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1509_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1511 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1511_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1511_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1513 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1513_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1513_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1515 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1515_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1515_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1518 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1518_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1518_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1520 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1520_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1520_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1523 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1523_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1523_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1525 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1525_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1525_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1527 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1527_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1527_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1529 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1529_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1529_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1531 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1531_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1531_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1533 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1533_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1533_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1535 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1535_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1535_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1538 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40023 \Controller_inst/i9609_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/alt_counter_1530__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1539 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1539_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1539_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i323 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i325 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1541 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1541_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1541_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i328 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i327 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1543 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1543_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1543_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i330 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i329 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1545 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1545_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1545_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i332 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i331 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1547 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1547_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1547_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i334 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i333 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1549 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1549_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1549_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i336 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i335 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1551 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1551_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1551_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i338 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i337 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1553 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1553_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1553_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i340 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i339 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1555 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1555_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1555_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i342 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i341 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1557 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1557_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1557_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i344 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i343 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1559 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1559_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1559_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i346 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i345 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1561 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1561_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1561_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i348 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i347 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1563 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1563_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1563_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i350 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i349 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1565 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1565_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1565_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i352 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i351 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1567 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1567_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1567_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i354 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i353 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1569 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1569_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1569_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i356 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i355 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1571 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1571_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1571_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i358 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i357 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1573 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1573_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1573_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i360 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i359 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1575 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1575_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1575_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i362 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i361 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1577 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1577_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1577_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i364 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i363 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1579 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1579_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1579_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i366 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i365 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1581 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1581_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1581_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i368 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i367 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1583 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1583_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1583_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i370 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i369 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1585 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1585_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1585_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i372 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i371 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1587 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1587_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1587_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i374 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i373 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1589 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1589_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1589_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i376 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i375 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1591 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1591_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1591_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i378 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i377 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1593 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1593_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1593_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i380 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i379 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1595 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1595_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1595_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i382 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i381 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1597 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1597_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1597_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i384 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i383 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1599 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1599_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1599_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i386 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i385 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1601 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1601_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1601_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i388 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i387 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1603 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1603_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1603_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i390 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i389 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1605 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1605_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1605_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i392 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i391 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1607 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1607_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1607_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i394 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i393 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1609 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1609_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1609_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i396 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i395 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1611 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1611_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1611_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i398 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i397 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1613 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1613_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1613_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i400 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i399 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1615 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1615_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1615_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i402 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i401 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1617 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1617_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1617_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i404 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i403 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1619 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1619_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1619_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i406 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i405 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1621 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1621_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1621_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i408 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i407 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1623 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1623_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1623_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i410 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i409 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1625 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1625_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1625_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i412 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i411 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1627 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1627_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1627_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i414 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i413 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1629 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1629_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1629_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i416 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i415 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1631 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1631_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1631_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i418 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i417 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1633 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1633_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1633_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i420 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i419 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1635 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1635_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1635_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i422 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i421 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1637 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1637_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1637_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i424 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i423 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1639 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1639_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1639_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i426 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i425 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1641 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1641_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1641_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i428 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i427 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1643 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1643_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1643_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i430 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i429 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1645 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1645_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1645_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i432 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i431 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1647 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1647_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1647_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i434 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i433 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1649 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1649_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1649_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i436 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i435 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1651 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1651_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1651_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i438 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i437 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1653 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1653_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1653_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i440 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i439 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1655 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1655_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i441 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1656 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1656_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1656_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i443 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i442 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1658 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1658_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1658_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i445 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i444 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1660 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1660_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1660_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i447 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i446 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1662 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1662_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1662_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i449 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i448 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1664 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1664_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1664_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i451 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i450 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1666 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1666_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1666_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i453 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i452 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1668 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1668_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1668_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i455 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i454 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1670 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1670_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1670_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i457 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i456 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1672 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1672_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1672_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i459 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i458 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1674 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1674_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1674_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i461 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i460 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1676 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1676_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1676_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i463 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i462 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1678 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1678_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1678_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i465 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i464 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1680 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1680_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1680_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i467 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i466 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1682 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1682_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1682_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i469 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i468 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1684 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1684_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1684_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i471 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i470 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1686 ( input DI1, DI0, B1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst.SLICE_1686_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1686_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i473 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i472 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1688 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1688_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1688_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i475 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i474 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1690 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1690_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1690_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i477 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i476 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1692 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1692_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1692_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i479 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i478 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1694 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1694_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1694_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i481 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i480 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1696 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1696_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1696_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i483 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i482 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1698 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1698_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1698_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i485 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i484 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1700 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1700_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1700_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i487 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i486 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1702 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1702_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1702_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i489 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i488 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1704 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1704_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1704_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i491 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i490 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1706 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1706_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1706_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i493 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i492 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1708 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1708_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1708_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i495 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i494 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1710 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1710_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1710_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i497 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i496 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1712 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1712_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1712_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i499 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i498 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1714 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1714_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1714_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i501 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i500 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1716 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1716_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1716_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i503 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i502 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1718 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1718_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1718_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i505 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i504 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1720 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1720_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1720_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i507 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i506 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1722 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1722_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1722_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i509 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i508 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1724 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1724_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1724_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i511 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i510 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1726 ( input DI0, D0, C0, B0, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40024 \Controller_inst/i1_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20025 \Controller_inst/rgd_info_sig_red ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20025 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module Controller_inst_SLICE_1728 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40026 \Controller_inst/i7542_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40027 \Controller_inst/i7580_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \Controller_inst/channel_array[0]_i0_i15 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \Controller_inst/channel_array[0]_i0_i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xAABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFF04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1729 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40028 \Controller_inst/i7578_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40027 \Controller_inst/i7579_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \Controller_inst/channel_array[0]_i0_i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \Controller_inst/channel_array[0]_i0_i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1732 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40029 \Controller_inst.i7540_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \Controller_inst/i7541_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \Controller_inst/channel_array[32]_i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \Controller_inst/channel_array[32]_i15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1733 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40031 i12624_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 i12627_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x2301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x0415") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1735 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40033 i12621_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 i12630_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i4 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x0123") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1737 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40034 \Controller_inst/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i5 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x1504") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1738 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40035 n24463_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 n24775_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i9 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i8 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1740 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 i12077_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 i4588_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i11 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i10 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xFCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1742 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 n24661_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 n24049_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i13 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i12 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1744 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40040 n24643_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 n24649_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i15 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i14 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1747 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7810_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7809_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i3 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i2 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1749 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7812_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7811_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i5 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i4 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1751 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7814_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7813_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i7 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i6 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1753 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7816_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7815_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i9 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i8 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1755 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7818_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7817_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i11 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i10 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1757 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7820_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7819_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i13 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i12 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1759 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7822_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7821_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i15 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i14 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1761 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7824_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7823_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i17 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i16 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1763 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7826_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7825_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i19 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i18 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1765 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7828_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7827_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i21 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i20 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1767 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40042 \Controller_inst/i7830_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \Controller_inst/i7829_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i23 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i22 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1769 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7832_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7831_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i25 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i24 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1771 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7834_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7833_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i27 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i26 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1773 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7836_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7835_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i29 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i28 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1775 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \Controller_inst/i7838_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \Controller_inst/i7837_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1524__i31 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1524__i30 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1778 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 \Controller_inst.i7807_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \Controller_inst.i7539_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \Controller_inst/channel_array[32]_i11 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \Controller_inst/channel_array[32]_i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFF04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xAABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1784 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7733_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7734_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1787 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7730_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7731_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1789 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \Controller_inst/i7728_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \Controller_inst/i7729_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1791 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7726_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7727_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1793 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40042 \Controller_inst/i7724_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \Controller_inst/i7725_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1795 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40042 \Controller_inst/i7722_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \Controller_inst/i7723_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1797 ( input DI1, DI0, D1, B1, C0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \Controller_inst/i7720_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \Controller_inst/i7721_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i17 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i16 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1799 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \Controller_inst/i7718_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \Controller_inst/i7719_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i18 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1801 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \Controller_inst/i7716_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \Controller_inst/i7717_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i20 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1803 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40042 \Controller_inst/i7714_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \Controller_inst/i7715_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1805 ( input DI1, DI0, D1, B1, C0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \Controller_inst/i7712_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \Controller_inst/i7713_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i25 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i24 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1807 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \Controller_inst/i7710_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \Controller_inst/i7711_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i27 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i26 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1809 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7708_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7709_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i29 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i28 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1811 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \Controller_inst/i7706_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \Controller_inst/i7707_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i31 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1525__i30 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1813 ( input DI1, DI0, D1, 
    C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/SPI_Master_CS_STM32_1/i7801_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/SPI_Master_CS_STM32_1/i7634_2_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i0 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1814 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40046 \Controller_inst.SPI_Master_CS_STM32_1.i7745_2_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40047 \Controller_inst.SPI_Master_CS_STM32_1.i7746_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532__i8 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532__i9 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1816 ( input DI0, D0, C0, 
    B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40048 \Controller_inst.SPI_Master_CS_STM32_1.i7744_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532__i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1817 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40049 \Controller_inst.SPI_Master_CS_STM32_1.i7742_2_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40050 \Controller_inst.SPI_Master_CS_STM32_1.i7743_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532__i5 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532__i6 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1819 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40051 \Controller_inst.SPI_Master_CS_STM32_1.i7740_2_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40048 \Controller_inst.SPI_Master_CS_STM32_1.i7741_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532__i3 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532__i4 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1821 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40049 \Controller_inst.SPI_Master_CS_STM32_1.i7738_2_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40050 \Controller_inst.SPI_Master_CS_STM32_1.i7739_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532__i1 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532__i2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1823 ( input DI0, D0, C0, 
    B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40052 \Controller_inst/SPI_Master_CS_STM32_1/i3207_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20025 \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS_FSM_i1 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xF444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1825 ( input DI0, D0, C0, 
    CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40014 \Controller_inst/SPI_Master_CS_STM32_1/i7800_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1827 ( input DI1, DI0, D1, 
    C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/SPI_Master_CS_STM32_1/i7803_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/SPI_Master_CS_STM32_1/i7802_2_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1829 ( input DI1, DI0, D1, 
    C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40053 \Controller_inst/SPI_Master_CS_STM32_1/i7805_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/SPI_Master_CS_STM32_1/i7804_2_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20025 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1833 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1833_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i0 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1834 ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1834_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_DV_c ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1835 ( input 
    DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40054 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7787_2_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i9 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1836 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1836_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1836_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i510 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i511 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1838 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1838_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1838_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i508 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i509 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1840 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1840_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1840_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i506 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i507 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1842 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1842_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1842_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i504 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i505 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1844 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1844_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1844_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i502 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i503 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1846 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1846_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1846_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i500 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i501 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1848 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1848_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1848_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i498 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i499 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1850 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1850_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1850_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i496 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i497 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1852 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1852_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1852_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i494 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i495 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1854 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1854_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1854_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i492 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i493 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1856 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1856_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1856_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i490 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i491 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1858 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1858_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1858_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i488 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i489 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1860 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1860_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i487 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1861 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1861_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i486 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1862 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1862_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1862_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i481 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i485 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1863 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1863_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1863_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i483 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i484 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1864 ( input 
    DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40055 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i2_3_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i9657_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_Trailing_Edge_c ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Count_1535__i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xCF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1866 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1866_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i482 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1868 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1868_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1868_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i479 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i480 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1870 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1870_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1870_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i477 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i478 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1872 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1872_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1872_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i475 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i476 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1874 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1874_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1874_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i430 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i474 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1875 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1875_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1875_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i472 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i473 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1877 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1877_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1877_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i466 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i471 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1878 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1878_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1878_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i469 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i470 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1880 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1880_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1880_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i467 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i468 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1881 ( input 
    DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40057 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7780_2_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7781_2_lut_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1884 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1884_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i465 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1885 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1885_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1885_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i463 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i464 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1887 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1887_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1887_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i461 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i462 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1890 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1890_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1890_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i459 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i460 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1892 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1892_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1892_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i457 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i458 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1895 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1895_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1895_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i455 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i456 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1898 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1898_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i454 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1899 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1899_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i453 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1900 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1900_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1900_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i441 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i452 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1901 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1901_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1901_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i450 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i451 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1903 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1903_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i449 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1904 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1904_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1904_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i447 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i448 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1906 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1906_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1906_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i445 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i446 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1908 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1908_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1908_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i442 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i444 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1909 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1909_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i443 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1912 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1912_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1912_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i439 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i440 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1914 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1914_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1914_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i437 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i438 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1916 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1916_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1916_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i435 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i436 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1918 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1918_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i434 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1919 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1919_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i433 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1920 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1920_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1920_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i216 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i432 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1921 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1921_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i431 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1923 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1923_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i429 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1924 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1924_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1924_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i427 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i428 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1926 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1926_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1926_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i425 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i426 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1928 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1928_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1928_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i423 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i424 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1930 ( input 
    DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40059 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7786_2_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i8 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1931 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1931_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i422 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1932 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1932_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i421 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1933 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1933_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i420 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1934 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1934_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i419 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1935 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1935_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i418 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1936 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1936_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i417 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1937 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1937_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1937_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i415 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i416 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1939 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1939_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1939_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i413 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i414 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1941 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1941_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1941_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i334 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i412 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1942 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1942_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1942_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i410 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i411 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1944 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1944_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i409 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1945 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1945_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1945_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i407 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i408 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1947 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1947_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1947_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i405 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i406 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1949 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1949_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1949_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i403 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i404 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1951 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1951_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1951_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i401 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i402 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1953 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1953_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1953_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i399 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i400 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1955 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1955_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1955_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i397 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i398 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1957 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1957_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1957_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i395 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i396 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1959 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1959_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1959_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i393 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i394 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1961 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1961_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1961_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i391 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i392 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1963 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1963_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1963_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i389 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i390 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1965 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1965_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1965_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i387 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i388 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1967 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1967_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1967_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i385 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i386 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1969 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1969_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_1969_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i383 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i384 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1971 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1971_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1971_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i381 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i382 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1973 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1973_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1973_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i379 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i380 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1975 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1975_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1975_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i377 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i378 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1977 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1977_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1977_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i375 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i376 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1979 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1979_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1979_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i373 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i374 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1981 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1981_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1981_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i371 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i372 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1983 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1983_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1983_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i369 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i370 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1985 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1985_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1985_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i367 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i368 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1987 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1987_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1987_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i365 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i366 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1989 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1989_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1989_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i363 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i364 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1991 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1991_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1991_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i361 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i362 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1993 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1993_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1993_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i359 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i360 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1995 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1995_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1995_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i357 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i358 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1997 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1997_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1997_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i355 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i356 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1999 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1999_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1999_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i353 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i354 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2001 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2001_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2001_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i351 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i352 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2003 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2003_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2003_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i349 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i350 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2005 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2005_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2005_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i347 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i348 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2007 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2007_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2007_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i345 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i346 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2009 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2009_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2009_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i343 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i344 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2011 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2011_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2011_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i341 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i342 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2013 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2013_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2013_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i339 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i340 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2016 ( input 
    DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2016_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_SPI_Clk ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2017 ( input DI0, D0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40060 \Controller_inst/i12636_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_TX_Ready ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2018 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2018_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2018_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i337 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i338 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2020 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2020_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2020_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i335 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i336 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2023 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2023_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i333 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2024 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2024_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2024_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i331 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i332 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2026 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2026_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2026_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i329 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i330 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2028 ( input 
    DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40057 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7545_2_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7747_2_lut_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2029 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2029_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2029_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i327 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i328 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2031 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2031_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2031_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i325 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i326 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2033 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2033_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2033_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i323 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i324 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2035 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2035_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2035_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i321 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i322 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2037 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2037_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2037_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i319 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i320 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2039 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2039_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2039_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i317 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i318 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2041 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2041_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2041_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i315 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i316 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2043 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2043_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2043_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i313 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i314 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2045 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2045_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2045_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i311 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i312 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2047 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2047_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2047_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i309 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i310 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2049 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2049_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2049_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i307 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i308 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2051 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2051_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2051_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i305 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i306 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2053 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2053_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2053_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i303 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i304 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2055 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2055_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2055_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i301 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i302 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2057 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2057_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2057_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i299 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i300 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2059 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2059_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2059_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i297 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i298 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2061 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2061_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2061_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i295 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i296 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2063 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2063_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2063_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i293 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i294 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2065 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2065_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2065_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i291 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i292 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2067 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2067_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2067_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i289 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i290 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2069 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2069_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2069_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i287 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i288 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2071 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2071_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2071_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i285 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i286 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2073 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2073_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2073_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i283 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i284 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2075 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2075_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2075_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i281 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i282 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2077 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2077_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2077_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i279 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i280 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2079 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2079_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2079_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i277 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i278 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2081 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2081_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2081_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i275 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i276 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2083 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2083_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2083_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i273 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i274 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2085 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2085_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2085_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i271 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i272 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2087 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2087_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2087_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i269 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i270 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2089 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2089_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2089_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i267 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i268 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2091 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2091_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2091_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i265 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i266 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2093 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2093_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2093_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i263 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i264 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2095 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2095_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2095_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i261 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i262 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2097 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2097_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2097_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i259 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i260 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2099 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2099_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2099_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i257 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i258 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2101 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2101_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2101_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i255 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i256 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2103 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst.SLICE_2103_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2103_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i253 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i254 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2105 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2105_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2105_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i251 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i252 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2107 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2107_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2107_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i249 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i250 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2109 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2109_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2109_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i247 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i248 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2111 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2111_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2111_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i245 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i246 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2113 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2113_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2113_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i243 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i244 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2115 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2115_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2115_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i241 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i242 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2117 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2117_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2117_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i239 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i240 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2119 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2119_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2119_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i237 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i238 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2121 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2121_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2121_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i235 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i236 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2123 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2123_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2123_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i233 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i234 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2125 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2125_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2125_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i231 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i232 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2127 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2127_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2127_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i229 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i230 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2129 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2129_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2129_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i227 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i228 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2131 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2131_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2131_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i225 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i226 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2133 ( input 
    DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40061 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i17_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_c 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2134 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2134_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2134_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i223 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i224 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2136 ( input 
    DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40062 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7784_2_lut_2_lut ( 
    .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7785_2_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2137 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2137_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2137_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i221 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i222 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2139 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2139_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2139_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i219 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i220 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2141 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2141_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i218 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2142 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2142_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i217 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2144 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2144_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i215 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2145 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2145_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2145_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i213 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i214 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2147 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2147_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i212 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2148 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2148_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i211 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2149 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2149_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2149_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i209 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i210 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2151 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2151_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2151_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i207 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i208 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2153 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2153_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2153_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i205 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i206 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2155 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2155_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2155_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i203 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i204 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2157 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2157_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2157_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i201 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i202 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2159 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2159_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2159_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i199 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i200 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2161 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2161_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2161_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i197 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i198 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2163 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2163_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2163_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i195 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i196 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2165 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2165_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2165_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i193 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i194 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2167 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2167_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2167_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i191 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i192 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2169 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2169_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2169_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i189 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i190 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2171 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2171_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2171_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i187 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i188 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2173 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2173_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2173_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i185 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i186 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2175 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2175_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2175_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i183 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i184 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2177 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2177_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2177_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i181 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i182 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2179 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2179_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2179_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i179 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i180 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2181 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2181_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2181_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i177 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i178 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2183 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2183_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2183_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i175 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i176 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2185 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2185_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2185_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i173 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i174 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2187 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2187_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2187_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i171 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i172 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2189 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2189_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2189_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i169 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i170 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2191 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2191_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2191_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i167 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i168 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2193 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2193_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2193_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i165 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i166 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2195 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2195_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i164 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2196 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2196_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i163 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2197 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2197_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2197_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i161 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i162 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2199 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2199_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2199_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i159 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i160 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2201 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2201_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2201_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i157 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i158 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2203 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2203_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2203_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i155 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i156 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2205 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2205_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2205_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i153 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i154 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2207 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2207_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2207_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i151 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i152 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2209 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2209_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2209_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i149 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i150 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2211 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2211_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2211_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i147 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i148 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2213 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2213_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2213_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i145 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i146 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2215 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2215_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2215_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i143 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i144 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2217 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2217_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2217_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i141 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i142 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2219 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2219_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2219_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i139 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i140 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2221 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2221_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2221_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i137 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i138 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2223 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2223_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2223_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i135 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i136 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2225 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2225_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2225_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i133 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i134 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2227 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2227_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2227_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i131 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i132 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2229 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2229_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2229_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i129 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i130 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2231 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2231_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2231_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i127 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i128 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2233 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2233_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2233_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i125 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i126 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2235 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2235_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2235_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i123 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i124 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2237 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2237_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2237_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i121 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i122 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2239 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2239_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2239_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i119 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i120 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2241 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2241_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2241_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i117 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i118 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2243 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2243_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2243_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i115 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i116 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2245 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2245_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2245_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i113 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i114 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2247 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2247_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2247_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i111 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i112 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2249 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2249_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2249_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i109 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i110 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2251 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2251_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2251_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i107 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i108 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2253 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2253_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2253_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i105 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i106 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2255 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2255_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2255_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i103 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i104 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2257 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2257_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2257_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i101 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i102 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2259 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2259_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2259_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i99 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i100 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2261 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2261_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2261_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i97 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i98 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2263 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2263_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2263_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i95 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i96 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2265 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2265_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2265_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i93 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i94 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2267 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2267_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2267_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i91 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i92 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2269 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2269_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2269_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i89 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i90 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2271 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2271_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2271_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i87 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i88 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2273 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2273_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2273_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i85 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i86 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2275 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2275_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2275_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i83 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i84 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2277 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2277_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2277_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i81 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i82 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2279 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2279_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2279_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i79 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i80 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2281 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2281_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2281_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i77 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i78 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2283 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2283_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2283_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i75 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i76 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2285 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2285_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2285_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i73 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i74 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2287 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2287_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2287_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i71 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i72 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2289 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2289_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2289_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i69 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i70 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2291 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2291_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2291_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i67 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i68 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2293 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2293_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2293_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i65 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i66 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2295 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2295_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2295_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i63 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i64 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2297 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2297_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2297_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i61 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i62 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2299 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2299_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2299_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i59 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i60 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2301 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2301_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2301_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i57 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i58 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2303 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2303_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2303_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i55 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i56 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2305 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2305_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2305_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i53 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i54 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2307 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2307_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2307_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i51 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i52 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2309 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2309_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2309_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i49 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i50 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2311 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2311_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2311_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i47 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i48 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2313 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2313_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2313_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i45 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i46 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2315 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2315_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2315_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i43 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i44 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2317 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2317_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2317_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i41 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i42 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2319 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2319_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2319_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i39 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i40 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2321 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2321_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2321_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i37 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i38 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2323 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2323_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2323_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i35 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i36 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2325 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2325_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2325_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i33 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i34 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2327 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2327_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2327_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i31 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i32 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2329 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2329_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2329_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i29 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i30 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2331 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2331_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2331_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i27 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i28 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2333 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2333_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2333_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i25 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i26 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2335 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2335_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2335_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i23 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i24 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2337 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2337_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2337_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i21 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i22 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2339 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2339_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2339_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i19 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i20 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2341 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2341_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2341_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i17 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i18 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2343 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2343_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2343_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i15 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i16 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2345 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2345_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2345_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i13 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i14 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2347 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2347_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2347_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i11 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i12 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2349 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2349_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2349_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i9 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i10 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2351 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2351_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2351_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i7 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i8 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2353 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2353_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2353_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i5 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i6 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2355 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2355_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2355_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i3 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i4 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2357 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2357_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2357_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i1 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2361 ( input 
    DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40057 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7783_2_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7779_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i5 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i10 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2363 ( input 
    DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40064 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7582_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7581_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20025 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20025 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2365 ( input 
    DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40066 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7584_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7583_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20025 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20025 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2367 ( input 
    DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40066 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7586_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7585_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20025 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20025 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2369 ( input 
    DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40066 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7588_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7587_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20025 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i8 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20025 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2375 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2375_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2375_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i3 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2377 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2377_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2377_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i5 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i4 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2379 ( input DI1, DI0, D1, 
    C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2379_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2379_K0 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i7 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i6 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2381 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2381_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2381_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i9 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i8 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2383 ( input DI1, DI0, C1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2383_K1 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2383_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i11 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i10 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2385 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2385_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2385_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i13 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i12 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2387 ( input DI1, DI0, C1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2387_K1 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2387_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i15 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i14 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2389 ( input DI0, D0, CE, 
    LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2389_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i16 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2390 ( 
    input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40068 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7790_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7600_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_1534__i1 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_1534__i0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x90A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x5A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2391 ( 
    input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40070 \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.i3199_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i3201_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_SM_CS_FSM_i2 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_SM_CS_FSM_i1 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x0CAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2393 ( 
    input DI1, DI0, D1, C1, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7795_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7794_2_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2395 ( 
    input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7797_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7796_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2397 ( 
    input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40053 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7799_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7798_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i6 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i5 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2400 ( 
    input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40073 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7792_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7791_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_1534__i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_1534__i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xA00A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xC804") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2405
   ( input DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40054 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7806_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2406 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2406_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2406_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i1 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2407
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40075 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i3_4_lut_adj_11 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i9671_2_lut_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1536__i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xF03C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2408 ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2408_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2416
   ( input DI1, DI0, D1, B1, C0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40062 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7840_2_lut 
    ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7642_2_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2417
   ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40078 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i56_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2418
   ( input DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40079 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i12246_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_c 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2421 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2421_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2421_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2423 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2423_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2423_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i5 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2425 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_2425_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2425_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i7 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i6 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2427 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2427_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2427_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i9 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i8 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2429 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2429_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2429_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i11 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i10 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2431 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2431_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2431_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i13 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i12 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2433 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2433_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst.SLICE_2433_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i15 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i14 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2435
   ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40080 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i9679_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1536__i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xBF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2437
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40081 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7654_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7653_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2439
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40083 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7656_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7655_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2442
   ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40085 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7590_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2444
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40086 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5032_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5033_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i14 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i15 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2446
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40088 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5030_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5031_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i12 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i13 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2448
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40090 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5028_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5029_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i10 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i11 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2450
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40092 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5026_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5027_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i8 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i9 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2452
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40094 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5024_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5025_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i7 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2454
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40096 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5022_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5023_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2455
   ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40057 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7841_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7842_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2457
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40098 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5020_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5021_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2462 ( 
    input DI0, D0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40012 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7632_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2465
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40099 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2465_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_nxt_w_I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.empty_flag_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_r_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2467
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2467_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2467_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2468
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2468_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2468_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2469
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2469_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1cmp_r_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2470
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2470_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2470_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2471
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2471_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2471_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2472
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2472_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2472_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i1 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2473
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2473_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2473_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2474
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2474_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2474_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2475
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2475_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2475_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2476
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2476_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2476_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2477
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2477_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2477_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2478
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2478_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2478_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2479
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40104 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2479_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2479_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2481
   ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2481_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.full_flag_r_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2483
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2483_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2483_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2484
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2484_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2485
   ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2485_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2485_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2487
   ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2487_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2487_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2489
   ( input DI1, DI0, C1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2489_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2489_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i6 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i5 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2493
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2493_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2493_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2495
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2495_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2495_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2497
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2497_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2497_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2500
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40106 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2500_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2500_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2502
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40107 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2502_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2502_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2504
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40104 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2504_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2504_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2506
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40106 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2506_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2506_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2508
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40107 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2508_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2508_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2512
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2512_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2512_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2514
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2514_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2514_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2518
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2518_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2518_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2520
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2520_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2520_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i5 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2522
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2522_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2522_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i7 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i6 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2525
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2525_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2525_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2527
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2527_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2527_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2529
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2529_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2529_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2532
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2532_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2532_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2534
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2534_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2534_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2536
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2536_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2536_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2539
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2539_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2539_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2541
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2541_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2541_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2545
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40109 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2545_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2545_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2547
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2547_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2547_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2551
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40104 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2551_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2551_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2553
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40107 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2553_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2553_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2555
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40104 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2555_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2555_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xE2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2558
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2558_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2558_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2560
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2560_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2560_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2562
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2562_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2562_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2565
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40104 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2565_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2565_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2567
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40104 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2567_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2567_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2569
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40113 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2569_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2569_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2571
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2571_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2571_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2573
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2573_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2573_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2575
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2575_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2575_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2579
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2579_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2580
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2580_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2580_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2582
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2582_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2582_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2584
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2584_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2584_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i9 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i8 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2586
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2586_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2586_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i11 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i10 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2588
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2588_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2588_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i13 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i12 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2590
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2590_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2590_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i15 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i14 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2593
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2593_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2595 ( input DI0, C0, CE, 
    LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2595_K0 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2597 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40114 \Controller_inst/i3_4_lut_adj_29 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 i1_2_lut_adj_98( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2598 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, LSR, CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40116 \Controller_inst/i13_4_lut_adj_64 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40117 \Controller_inst/i26_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/stm32_state_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x200C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2599 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40118 i7843_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 i1_2_lut_3_lut_adj_104( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2600 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 i4621_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 i7933_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xFE32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2601 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 mux_257_Mux_12_i46_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 mux_257_Mux_12_i38_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x55F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2603 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40120 mux_257_Mux_8_i7_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 i12186_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2604 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40124 i12217_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 mux_257_Mux_8_i6_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2605 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40126 \rhd_index[3]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 i7921_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2606 ( input D0, C0, B0, A0, output F0 );

  lut40036 n24517_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2607 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40128 mux_257_Mux_9_i7_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 i12225_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xDC54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2608 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 i12193_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 mux_257_Mux_9_i15_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x3733") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2609 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40054 \Controller_inst/i7622_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2610 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40132 \Controller_inst/LessThan_14_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \Controller_inst/LessThan_14_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2611 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40134 \Controller_inst/LessThan_14_i56_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \Controller_inst/LessThan_14_i54_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2612 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i7623_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \Controller_inst/i7601_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2615 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i7599_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \Controller_inst/i7624_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2616 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40134 \Controller_inst/LessThan_14_i12_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \Controller_inst/LessThan_14_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2619 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40132 \Controller_inst/LessThan_14_i60_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \Controller_inst/LessThan_14_i58_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2620 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i7625_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \Controller_inst/i7598_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2623 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i7597_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \Controller_inst/i7626_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2624 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40132 \Controller_inst/LessThan_14_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \Controller_inst/LessThan_14_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2627 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40137 \Controller_inst/LessThan_14_i64_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \Controller_inst/LessThan_14_i62_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2628 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40138 \Controller_inst/i7594_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \Controller_inst/i7595_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2631 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i7602_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \Controller_inst/i7627_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2633 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40139 \Controller_inst/LessThan_14_i4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40054 \Controller_inst/i7533_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x20BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2635 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40140 \Controller_inst/i24_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 \Controller_inst/i12185_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2637 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40142 \Controller_inst/i1_2_lut_3_lut_adj_42 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \Controller_inst/i2_3_lut_adj_73 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2638 ( input DI1, D1, C1, 
    B1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40144 \Controller_inst/SPI_Master_CS_STM32_1/i3203_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \Controller_inst/SPI_Master_CS_STM32_1/i1_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS_FSM_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x0F02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2640 ( input D1, C1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40146 \Controller_inst/LessThan_14_i52_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \Controller_inst/LessThan_14_i50_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2641 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \Controller_inst/i7606_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \Controller_inst/i7605_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2644 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40134 \Controller_inst/LessThan_14_i48_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \Controller_inst/LessThan_14_i46_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2645 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \Controller_inst/i7608_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \Controller_inst/i7607_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2648 ( input D1, C1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40146 \Controller_inst/LessThan_14_i44_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \Controller_inst/LessThan_14_i42_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2649 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \Controller_inst/i7610_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \Controller_inst/i7609_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2652 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40134 \Controller_inst/LessThan_14_i40_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \Controller_inst/LessThan_14_i38_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2653 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \Controller_inst/i7612_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \Controller_inst/i7611_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2656 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40132 \Controller_inst/LessThan_14_i36_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 \Controller_inst/LessThan_14_i34_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2657 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut4 \Controller_inst.SLICE_2657_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 \Controller_inst/i7613_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 w_reset( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2659 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i7615_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \Controller_inst/i7614_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2660 ( input D1, C1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40146 \Controller_inst/LessThan_14_i32_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \Controller_inst/LessThan_14_i30_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2663 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \Controller_inst/i7621_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \Controller_inst/i7616_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2664 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40132 \Controller_inst/LessThan_14_i28_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \Controller_inst/LessThan_14_i26_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2665 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40132 \Controller_inst/LessThan_14_i20_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \Controller_inst/LessThan_14_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2667 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \Controller_inst/i7620_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \Controller_inst/i7617_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2671 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \Controller_inst/i7619_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \Controller_inst/i7618_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2672 ( input C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40149 \Controller_inst/LessThan_14_i24_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \Controller_inst/LessThan_14_i22_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2675 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24271_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_27 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2677 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24175_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_17 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2679 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25051_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2681 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25045_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_114 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2683 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25039_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_113 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2685 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24265_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_26 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2687 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25033_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_112 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2689 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25027_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_111 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2691 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25021_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_110 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2693 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25015_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_109 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2695 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25009_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_108 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2697 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25003_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_107 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2699 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24997_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_106 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2701 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24991_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_105 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2703 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2704 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40160 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_7 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40161 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24985_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2705 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24979_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_104 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2707 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24973_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_103 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2709 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24967_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_102 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2711 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24961_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_101 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2713 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24955_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_100 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2715 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24949_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_99 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2717 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24943_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_98 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2719 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24937_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_97 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2721 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24931_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_96 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2723 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24925_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_95 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2725 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24919_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_94 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2727 ( input 
    D0, C0, B0, A0, output F0 );

  lut40162 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_28 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2728 ( input 
    D0, C0, B0, A0, output F0 );

  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24913_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2729 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24907_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_93 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2731 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24901_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_92 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2733 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24895_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_91 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2735 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_9 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2736 ( input 
    D0, C0, B0, A0, output F0 );

  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24259_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2737 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_27 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2738 ( input 
    D0, C0, B0, A0, output F0 );

  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24889_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2739 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24253_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_25 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2741 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24883_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_90 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2743 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_26 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2744 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40160 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_5 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40161 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24877_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2745 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24871_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_89 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2747 ( input 
    D0, C0, B0, A0, output F0 );

  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_25 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2748 ( input 
    D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i11921_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24865_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2749 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24859_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_88 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2751 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24853_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_87 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2753 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24847_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_86 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2755 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_24 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2756 ( input 
    D0, C0, B0, A0, output F0 );

  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24841_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2757 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24835_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_85 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2759 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_23 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2760 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40160 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24829_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2761 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24823_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_84 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2763 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24817_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_83 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2765 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_8 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2766 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40040 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24655_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24247_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2767 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24811_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_82 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2769 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24805_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_81 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2771 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24799_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_80 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2773 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24793_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_79 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2775 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40165 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24787_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_78 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2777 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24781_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_77 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2779 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24769_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_76 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2781 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24763_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_75 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2783 ( input 
    D0, C0, B0, A0, output F0 );

  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_22 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2784 ( input 
    D0, C0, B0, A0, output F0 );

  lut40161 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24757_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2785 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24751_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_74 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2787 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40035 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24745_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_73 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2789 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_21 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2790 ( input 
    D0, C0, B0, A0, output F0 );

  lut40161 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24739_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2791 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24733_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_72 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2794 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40167 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24727_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40168 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24193_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2795 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24721_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_71 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2797 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24715_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_70 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2799 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24709_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_69 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2801 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_20 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2802 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40160 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_4 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40168 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24703_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2803 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40169 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24697_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_68 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2805 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40165 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24691_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_67 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2808 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40170 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24685_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24475_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2809 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24679_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_66 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2811 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24673_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_65 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2813 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_3 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2814 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40040 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24439_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24169_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2815 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24667_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_64 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2817 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24241_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_24 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2819 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24163_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_16 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2821 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_6 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2823 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40165 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24235_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_23 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2825 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24157_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_15 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2827 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24631_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_63 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2829 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24229_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_22 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2831 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24625_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_62 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2833 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24151_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_14 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2835 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_7 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2836 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40167 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24343_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24223_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2837 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24145_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_13 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2839 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_6 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2840 ( input 
    D0, C0, B0, A0, output F0 );

  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24217_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2841 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i495_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2842 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24619_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i493_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2843 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24139_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_12 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2845 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24211_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_21 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2847 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24133_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_11 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2849 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_5 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2850 ( input 
    D0, C0, B0, A0, output F0 );

  lut40161 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24205_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2851 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24127_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_10 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2853 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24079_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_3 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2855 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24199_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_20 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2857 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24121_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_9 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2859 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24115_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_8 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2861 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24613_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_61 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2863 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24073_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_2 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2865 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_4 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2867 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24607_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_60 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2869 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24109_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_7 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2871 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_3 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i74_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2872 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24067_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i72_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2873 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24103_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_6 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2875 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24187_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_19 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2877 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40177 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[3]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i11888_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2878 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40040 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24061_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24283_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2879 ( input 
    D0, C0, B0, A0, output F0 );

  lut40179 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_2 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2880 ( input 
    D0, C0, B0, A0, output F0 );

  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24097_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2881 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24601_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_59 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2883 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_2 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i82_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2884 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24055_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i80_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2885 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24091_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_5 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2887 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40169 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24085_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_4 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2889 ( input 
    D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_7 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i502_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2890 ( input 
    D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i11950_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24595_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2891 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24589_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_58 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2893 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_6 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i19_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2894 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40183 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24583_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i16_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2895 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_5 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i26_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2896 ( input 
    D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i11923_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24577_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2897 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24571_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_57 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2899 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24565_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_56 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2901 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24559_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_55 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2903 ( input 
    D0, C0, B0, A0, output F0 );

  lut40162 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_19 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2904 ( input 
    D0, C0, B0, A0, output F0 );

  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24553_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2905 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[6]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2906 ( input 
    D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12053_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24547_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2907 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24541_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_54 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2909 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40169 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24535_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_53 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2911 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_18 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2912 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40160 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_3 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40168 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24529_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2913 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_17 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2914 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40160 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_2 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24523_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2915 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_16 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2916 ( input 
    D0, C0, B0, A0, output F0 );

  lut40168 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24511_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2917 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_15 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2918 ( input 
    D0, C0, B0, A0, output F0 );

  lut40161 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24505_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2919 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40165 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24499_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_52 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2921 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24493_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_51 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2923 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[6]_bdd_4_lut_2 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2924 ( input 
    D0, C0, B0, A0, output F0 );

  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24487_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2925 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_14 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2927 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40035 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24469_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_50 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2929 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24457_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_49 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2931 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24451_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_48 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2933 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24445_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_47 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2937 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24433_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_46 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2939 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24427_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_45 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2941 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24421_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_44 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2944 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40040 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24415_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24337_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2945 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24409_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_43 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2947 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24403_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_42 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2949 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_13 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2950 ( input 
    D0, C0, B0, A0, output F0 );

  lut40168 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24397_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2951 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24391_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_41 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2953 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24385_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_40 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2955 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24379_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_39 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2958 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40040 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24373_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24361_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2959 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24367_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_38 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2961 ( input 
    D0, C0, B0, A0, output F0 );

  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_12 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2963 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24355_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_37 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2965 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24349_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_36 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2969 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_11 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2971 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24331_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_35 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2973 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24181_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_18 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2975 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24325_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_34 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2977 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24319_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_33 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2979 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24313_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_32 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2981 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24307_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_31 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2983 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24301_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_30 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2985 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24295_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_29 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2987 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24289_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_28 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2989 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40185 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_4 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i67_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2991 ( input 
    D0, C0, B0, A0, output F0 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_10 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2992 ( input 
    D0, C0, B0, A0, output F0 );

  lut40036 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24277_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2993
   ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40186 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/Mux_50_i4_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2994
   ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40183 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/n24637_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/Mux_50_i1_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2995
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/n24481_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2997 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 i11482_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 i11446_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2998 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 i5_3_lut_adj_100( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 i4_4_lut_adj_99( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2999 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40015 i1_2_lut_adj_96( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3000 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40191 i8_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3001 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40193 i11480_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 i3_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3003 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40195 i12238_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 i1_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x3120") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3006 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40197 i12226_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40198 i4605_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x5F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3007 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40199 mux_257_Mux_15_i38_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40200 i2_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x5F1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3009 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40186 \rhd_index[4]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 mux_257_Mux_15_i46_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3011 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40202 mux_257_Mux_14_i46_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40203 mux_257_Mux_14_i38_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x5F1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3014 ( input D0, C0, B0, A0, output F0 );

  lut40156 \rhd_index[4]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3015 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 mux_257_Mux_13_i46_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40205 mux_257_Mux_13_i38_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x51FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3017 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40206 i1_4_lut_adj_97( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40207 i4563_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xDCFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3018 ( input DI1, D1, C1, D0, C0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7732_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \Controller_inst/i7893_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3020 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40208 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 i37_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3021 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40210 i2_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 i11486_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3023 ( input D1, C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40212 i5_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 i12216_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3025 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40127 i12638_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3026 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut4 i12595_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40213 i8016_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3027 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40214 mux_257_Mux_8_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 i4798_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3029 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40215 i12201_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40216 i4619_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x5550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3031 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 mux_257_Mux_8_i45_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 i12206_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3032 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 \rhd_index[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 mux_257_Mux_8_i46_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3036 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 \rhd_index[4]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40219 mux_257_Mux_9_i46_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3037 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40220 i12214_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40221 i12204_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x5B00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3040 ( input D0, C0, B0, A0, output F0 );

  lut40156 \rhd_index[4]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3041 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 i12189_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40223 mux_257_Mux_11_i38_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xB8FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x7727") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3043 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 i12187_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 i4586_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x55BF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3045 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40225 i6_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 i5_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3047 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40160 \rhd_index[4]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40227 mux_257_Mux_12_i53_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x5E0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3050 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40228 \Controller_inst/i1_4_lut_adj_82 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40229 \Controller_inst/i1_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x0838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3051 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40135 i1_2_lut_adj_101( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3052 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 i5_3_lut_adj_103( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 i4_4_lut_adj_102( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3053 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40232 \Controller_inst/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3054 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40233 \Controller_inst/i12602_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40234 \Controller_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x777F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3055 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40235 \Controller_inst/i4_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40236 \Controller_inst/i1_4_lut_adj_26 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x0210") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3057 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40237 \Controller_inst.i2_3_lut_adj_31 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40238 \Controller_inst/i1_3_lut_adj_30 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3059 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40239 \Controller_inst/i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \Controller_inst/i1_2_lut_adj_33 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3061 ( input D0, C0, B0, A0, output F0 );

  lut40240 \Controller_inst/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3062 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40241 \Controller_inst/i1819_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40242 \Controller_inst/i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xFF07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3063 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7544_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40243 \Controller_inst/i3_4_lut_adj_34 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1528__i0 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3064 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40244 \Controller_inst/i1_4_lut_adj_35 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40245 \Controller_inst/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3065 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40246 \Controller_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 \Controller_inst/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3068 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, LSR, CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40247 \Controller_inst/i1_4_lut_adj_24 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40248 \Controller_inst.i1_2_lut_adj_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20025 \Controller_inst/rgd_info_sig_green ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xDC73") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3069 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40249 \Controller_inst/i1_2_lut_adj_37 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i43_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3071 ( input D0, C0, B0, A0, output F0 );

  lut40251 \Controller_inst/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3072 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40252 \Controller_inst/i23_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40253 \Controller_inst/i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3073 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40198 \Controller_inst/i13_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_3074 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40254 \Controller_inst/i22_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40240 \Controller_inst/i18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3075 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40255 \Controller_inst/i1808_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40256 \Controller_inst/i3_4_lut_adj_39 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3077 ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40257 \Controller_inst/i1_4_lut_adj_36 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40258 \Controller_inst/i1_2_lut_adj_40 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/rhd_state_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x283C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3078 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40259 \Controller_inst/i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 \Controller_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3080 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \Controller_inst/i7628_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40261 \Controller_inst/i1_2_lut_3_lut_adj_56 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3081 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40262 \Controller_inst/i3_4_lut_adj_41 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40263 \Controller_inst/i4_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3083 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40264 \Controller_inst/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 \Controller_inst/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3084 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40266 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_51 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40267 \Controller_inst/i1_3_lut_4_lut_adj_59 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3085 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40268 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_78 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40059 \Controller_inst/i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3086 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_89 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40270 \Controller_inst/i4_2_lut_3_lut_4_lut_adj_45 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3088 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40271 \Controller_inst/i1_2_lut_3_lut_adj_44 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40272 \Controller_inst/i1_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x11C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3089 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40268 \Controller_inst/i6_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40273 \Controller_inst/i3_2_lut_adj_43 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3090 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40274 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_75 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40275 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_84 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3091 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40276 \Controller_inst/i1_2_lut_adj_50 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40277 \Controller_inst/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3094 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40278 \Controller_inst.i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40279 \Controller_inst.i1_2_lut_adj_74 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3095 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40280 \Controller_inst/i6_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40281 \Controller_inst/i7672_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3096 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40280 \Controller_inst/i6_2_lut_4_lut_adj_46 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40282 \Controller_inst/i6_2_lut_4_lut_adj_49 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3098 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40274 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_77 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40283 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_85 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3099 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40284 \Controller_inst/i6_2_lut_4_lut_adj_69 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40014 \Controller_inst/i3_2_lut_adj_47 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3100 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40285 \Controller_inst/i6_2_lut_4_lut_adj_48 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40286 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_87 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3101 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40266 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_53 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40287 \Controller_inst/i1_3_lut_4_lut_adj_58 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3103 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40137 \Controller_inst/LessThan_9_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \Controller_inst/LessThan_9_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x0A8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3105 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40137 \Controller_inst/LessThan_9_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \Controller_inst/LessThan_9_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_3107 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40137 \Controller_inst/LessThan_9_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \Controller_inst/LessThan_9_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_3109 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40289 \Controller_inst/i13_4_lut_adj_63 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40136 \Controller_inst/LessThan_9_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3111 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40290 \Controller_inst/i1_3_lut_4_lut_adj_60 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40127 \Controller_inst/i1_2_lut_adj_79 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3113 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40291 \Controller_inst/i11510_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40292 \Controller_inst/i11506_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3114 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40293 \Controller_inst/i2657_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40294 \Controller_inst/i22_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3117 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40295 \Controller_inst/i1_2_lut_3_lut_adj_92 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40296 \Controller_inst/i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x0810") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3119 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40297 \Controller_inst/select_99_Select_0_i12_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40281 \Controller_inst/i8020_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3121 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40298 \Controller_inst/SPI_Master_CS_STM32_1/i12590_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40299 \Controller_inst/SPI_Master_CS_STM32_1/i5_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3123 ( input D0, C0, B0, A0, 
    output F0 );

  lut40300 \Controller_inst/SPI_Master_CS_STM32_1/i6_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3124 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40252 \Controller_inst/SPI_Master_CS_STM32_1/i9_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40301 \Controller_inst/SPI_Master_CS_STM32_1/i7_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3125 ( input D1, C1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 \Controller_inst/SPI_Master_CS_STM32_1/i1_2_lut_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i10_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3127 ( input 
    D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i499_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40302 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3128 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i6_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3129 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i9_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40253 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3132 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40174 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i11983_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3133 ( 
    input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i3198_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3134 ( 
    input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40188 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i4_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_2_lut_adj_18 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3135 ( 
    input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40193 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i11466_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40307 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i11464_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3137 ( 
    input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40308 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i12586_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i551_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3139 ( 
    input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40309 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i12581_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i5_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3141
   ( input D0, C0, output F0 );
  wire   GNDI;

  lut40135 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7571_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3142
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40310 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i3_4_lut_adj_10 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40281 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_244_i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3143
   ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40311 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i12049_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/Mux_50_i11_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3145
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40312 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i811812_i1_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i12050_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3147
   ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40313 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3148
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40314 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4998_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40315 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.i3192_2_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3151
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40316 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i2_3_lut_adj_17 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40317 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i2_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3153
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40318 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11490_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40319 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11454_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3155
   ( input D0, C0, B0, A0, output F0 );

  lut40319 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11424_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3156
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40320 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11494_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3157
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40322 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1519_i2_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x303F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0x00C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3159
   ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40324 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3445_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0x0A02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3162
   ( input DI1, D1, C1, B1, A1, D0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40326 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_nxt_w_I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i5_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xBAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3163
   ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40327 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11444_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40328 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/not_equal_21_i5_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3164
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40329 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i5_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40330 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3165
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3165_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40331 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_4_lut_adj_7 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3166
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40332 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40321 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i6_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3167
   ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40333 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_7__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40334 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i9_2_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3168
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40335 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i6_4_lut_adj_9 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3_4_lut_adj_8 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0x2010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x2184") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3170
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40337 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11476_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40338 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11440_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3171 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40339 i12195_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40340 i4623_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xC232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3172 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i7735_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40341 \Controller_inst/i6218_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1525__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0x3DF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3173 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40342 i12208_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 i4625_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0x0408") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xA404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40344 i12223_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40345 i4568_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xFD7D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0xC322") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3177 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40346 i4624_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40347 i4573_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0x7B6F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0x9831") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3182 ( input D0, C0, B0, A0, output F0 );

  lut40348 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_62 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3183 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40349 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_57 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40350 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_52 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3185 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40351 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_55 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40352 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_54 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3187 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40353 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_72 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40354 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_61 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3189 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40303 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_71 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40355 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_65 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3191 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40278 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_68 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40356 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_67 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3195 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40274 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_76 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40357 \Controller_inst/i6_2_lut_4_lut_adj_70 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3198 ( input D0, C0, B0, A0, output F0 );

  lut40358 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_83 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3200 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40274 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_80 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40283 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_86 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_3201 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40359 \Controller_inst/i24_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40360 \Controller_inst/i2_4_lut_adj_81 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x0AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0x0547") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3203 ( input DI1, D1, C1, 
    B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40361 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40362 \Controller_inst/SPI_Master_CS_STM32_1/i1_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS_FSM_i2 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3204 ( input 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40363 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut_adj_20 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40364 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x030B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3205 ( 
    input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40365 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i3197_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40366 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_SM_CS_FSM_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0x5D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xCCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3206 ( 
    input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i568_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40367 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i12598_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0x0323") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40368 i12231_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 i12196_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0x0705") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0x1033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3209 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40370 i5016_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40371 i1_3_lut_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 w_Controller_Mode__i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0x0A03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xC3CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3210 ( input DI1, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40372 i7643_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40373 i2_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/init_FIFO_Read_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3211 ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 SLICE_3211_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40374 i10016_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 w_Controller_Mode__i1( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3212 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40375 int_RHD_SPI_CS_n_I_0_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40376 i9486_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0xFD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3213 ( input C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40377 i1_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40378 i4610_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3214 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40379 i12210_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40380 i12233_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3218 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, LSR, CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40381 \Controller_inst/i3_4_lut_adj_90 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40382 \Controller_inst/i11397_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/stm32_state_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xFEBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3221 ( input 
    DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40383 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i56_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut_adj_19 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_SPI_MOSI ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3222 ( input 
    D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40384 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut_adj_21 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40385 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut_adj_22 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0x5550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3225
   ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40386 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i3383_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40387 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3226
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40055 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7867_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_15 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3227
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40388 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7905_2_lut_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40389 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3229
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40390 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_13 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40391 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_12 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xFF5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3233 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40392 i4879_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40393 i4622_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3237 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40386 i7915_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40394 mux_257_Mux_12_i30_3_lut_4_lut_3_lut( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3240 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40395 \Controller_inst/i1_3_lut_4_lut_adj_94 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40396 \Controller_inst.i1_2_lut_3_lut_adj_91 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/rhd_done_config_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3241 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40397 i12633_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40398 int_RHD_SPI_MOSI_I_0_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0x3705") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3242
   ( input DI1, D1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3242_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40399 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i10018_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_Clk 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_3244 ( input DI1, D1, C1, 
    A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40400 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7537_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40401 \Controller_inst/Controller_RHD_FIFO_1/i2_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0x5055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3247 ( 
    input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40402 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7793_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40403 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i9638_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_1534__i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xC804") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3248 ( 
    input DI1, D1, B1, D0, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40404 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7839_2_lut 
    ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i9623_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i5 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3249
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40405 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7591_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40406 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i3_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3250
   ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40407 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7589_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1877_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i1 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3252
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40408 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7573_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1917_2_lut_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0xAFBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3253
   ( input D0, C0, output F0 );
  wire   GNDI;

  lut40281 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_255_i6_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3254
   ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40042 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7692_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40409 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_245_i6_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3255
   ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40098 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5019_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_243_i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3256
   ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40011 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7694_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40410 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_242_i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3258
   ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40411 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5011_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40412 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_16 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3262
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_1__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_0__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3263
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3263_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40413 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_6__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3265
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40414 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_2__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_5__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3267
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_3__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_4__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3269
   ( input DI1, C1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3269_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_7__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i7 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3270
   ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3270_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_0__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3271
   ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3271_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_6__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_WE ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3272
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40327 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11426_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40413 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_1__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3273
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_2__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40413 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_5__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3275
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_3__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40415 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_4__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xCACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3280 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40416 \Controller_inst/i1_2_lut_3_lut_adj_95 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3283 ( input DI1, D1, C1, A1, D0, C0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40417 \Controller_inst/i3_4_lut_adj_23 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \Controller_inst/i1_2_lut_adj_32 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_DV_c ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3284 ( input 
    DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40418 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i9665_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40419 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Count_1535__i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xBF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3287 ( input 
    D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40420 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i20_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i500_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3290 ( input 
    D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i79_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40393 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i17_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3295 ( input 
    D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40184 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i27_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i83_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3298 ( input 
    D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40311 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i71_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i24_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3300 ( input 
    D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40184 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i75_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i23_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3304 ( input 
    D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40311 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i65_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i68_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3307 ( input 
    D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40421 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i64_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i492_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3313 ( input 
    DI1, D1, C1, B1, A1, D0, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40422 \Controller_inst.SPI_Master_CS_STM32_1.i7538_2_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40423 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i22_4_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1532__i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3317
   ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40424 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7646_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/Mux_50_i2_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0xAABE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3318
   ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40174 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/Mux_50_i5_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3320
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40425 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.i12584_2_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40385 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_14 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3321
   ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40099 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3321_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/int_FIFO_RE_I_6_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_mem_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3323
   ( input DI1, D1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3323_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40426 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1519_i1_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20025 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3324
   ( input DI1, D1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3324_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40427 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1519_i7_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0x03F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3325
   ( input DI1, C1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3325_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40428 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3218_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i16 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3326
   ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40184 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3449_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3455_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3327
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40429 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1519_i3_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1519_i4_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0x0C3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0x05AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3328
   ( input DI1, D1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3328_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40426 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1519_i8_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3330
   ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40184 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3447_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3457_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3332
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40431 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1519_i6_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1519_i5_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0x330F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3334
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40421 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3453_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40393 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3451_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_3337 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40432 \Controller_inst/i11508_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40226 \Controller_inst/i11504_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3338 ( input DI1, D1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_3338_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \Controller_inst/i11502_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_3340 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40433 \Controller_inst/i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \Controller_inst/i16_4_lut_adj_38 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3341 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40434 \Controller_inst/i12_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40292 \Controller_inst/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3343 ( input DI1, D1, C1, 
    A1, D0, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40435 \Controller_inst/SPI_Master_CS_STM32_1/i1_3_lut_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \Controller_inst/SPI_Master_CS_STM32_1/i1_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20025 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_n ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0xFF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3344 ( input DI1, D1, B1, 
    C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40062 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7782_2_lut ( 
    .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40436 \Controller_inst/SPI_Master_CS_STM32_1/i37_1_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3346
   ( input DI1, D1, C1, B1, A1, D0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40437 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3346_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/o_FIFO_WE_I_0_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_mem_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3348 ( input 
    DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40438 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i496_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20025 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3349 ( output F0 );
  wire   GNDI;

  lut40439 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3351 ( output F0 );
  wire   GNDI;

  lut40440 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3352 ( input DI1, D1, C1, B1, A1, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40441 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40442 i1516_1_lut( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 stop_counting_c( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3362 ( input 
    D0, C0, output F0 );
  wire   GNDI;

  lut40281 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3363 ( 
    input DI1, D1, C1, A1, D0, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40443 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7633_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i5_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20025 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_n ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pll_inst_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll_inst/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "63";
  defparam INST10.DIVQ = "4";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module o_STM32_SPI_CS_n ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI_CS_n );

  BB_B_B o_STM32_SPI_CS_n_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI_CS_n));

  specify
    (PADDT => o_STM32_SPI_CS_n) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI_CS_n) = (0:0:0,0:0:0);
    (o_STM32_SPI_CS_n => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module o_STM32_SPI_Clk ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI_Clk );

  BB_B_B o_STM32_SPI_Clk_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI_Clk));

  specify
    (PADDT => o_STM32_SPI_Clk) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI_Clk) = (0:0:0,0:0:0);
    (o_STM32_SPI_Clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_STM32_SPI_MOSI ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI_MOSI );

  BB_B_B o_STM32_SPI_MOSI_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI_MOSI));

  specify
    (PADDT => o_STM32_SPI_MOSI) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI_MOSI) = (0:0:0,0:0:0);
    (o_STM32_SPI_MOSI => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_waddr_r_0__I_0
   ( input RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, 
    WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, 
    WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR6_dly, RCLK_dly, RADDR5_dly, RADDR4_dly, RADDR3_dly, 
         RADDR2_dly, RADDR1_dly, RADDR0_dly, WADDR6_dly, WCLK_dly, WADDR5_dly, 
         WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, 
         WDATA15_dly, WDATA14_dly, WDATA13_dly, WDATA12_dly, WDATA11_dly, 
         WDATA10_dly, WDATA9_dly, WDATA8_dly, WDATA7_dly, WDATA6_dly, 
         WDATA5_dly, WDATA4_dly, WDATA3_dly, WDATA2_dly, WDATA1_dly, 
         WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B_B 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_0__I_0 
    ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(WDATA15_dly), 
    .WDATA14(WDATA14_dly), .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), 
    .WDATA11(WDATA11_dly), .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), 
    .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), 
    .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), 
    .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module o_BOOST_ENABLE ( input PADDO, output o_BOOST_ENABLE );
  wire   VCCI;

  BB_B_B \o_BOOST_ENABLE_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_BOOST_ENABLE));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_BOOST_ENABLE) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD_SPI_CS_n ( input PADDO, output o_RHD_SPI_CS_n );
  wire   VCCI;

  BB_B_B \o_RHD_SPI_CS_n_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD_SPI_CS_n));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD_SPI_CS_n) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD_SPI_Clk ( input PADDO, output o_RHD_SPI_Clk );
  wire   VCCI;

  BB_B_B \o_RHD_SPI_Clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD_SPI_Clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD_SPI_Clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD_SPI_MOSI ( input PADDO, output o_RHD_SPI_MOSI );
  wire   VCCI;

  BB_B_B \o_RHD_SPI_MOSI_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD_SPI_MOSI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD_SPI_MOSI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_STM32_SPI_MISO ( input PADDO, output i_STM32_SPI_MISO );
  wire   VCCI;

  BB_B_B \i_STM32_SPI_MISO_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(i_STM32_SPI_MISO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => i_STM32_SPI_MISO) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED1_OUT ( input PADDO, output LED1_OUT );
  wire   VCCI;

  BB_B_B \LED1_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED1_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED1_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED2_OUT ( input PADDO, output LED2_OUT );
  wire   VCCI;

  BB_B_B \LED2_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED2_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED2_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED3_OUT ( input PADDO, output LED3_OUT );
  wire   VCCI;

  BB_B_B \LED3_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED3_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED3_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED4_OUT ( input PADDO, output LED4_OUT );
  wire   VCCI;

  BB_B_B \LED4_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED4_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED4_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_3_ ( input PADDO, output oControllerMode3 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode3) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_2_ ( input PADDO, output oControllerMode2 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode2) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_1_ ( input PADDO, output oControllerMode1 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode1) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_0_ ( input PADDO, output oControllerMode0 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode0) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_reset ( input PADDO, output o_reset );
  wire   VCCI;

  BB_B_B \o_reset_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(o_reset));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_reset) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_clk ( output PADDI, input i_clk );
  wire   GNDI;

  BB_B_B \i_clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(i_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (i_clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_RHD_SPI_MISO ( output PADDI, input i_RHD_SPI_MISO );
  wire   GNDI;

  BB_B_B \i_RHD_SPI_MISO_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(i_RHD_SPI_MISO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (i_RHD_SPI_MISO => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB1_OUT ( input PADDO, output RGB1_OUT );
  wire   VCCI;

  BB_OD_B \RGB1_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_OD_B ( input T_N, I, output O, inout B );

  BB_OD INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB0_OUT ( input PADDO, output RGB0_OUT );
  wire   VCCI;

  BB_OD_B \RGB0_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB2_OUT ( input PADDO, output RGB2_OUT );
  wire   VCCI;

  BB_OD_B \RGB2_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule
