-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_Compare_To_Constant5.vhd
-- Created: 2024-08-11 11:00:05
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_Compare_To_Constant5
-- Source Path: HDLRx/full_rx/h_rx_full/h_separate/Compare To Constant5
-- Hierarchy Level: 3
-- Model version: 1.44
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_Compare_To_Constant5 IS
  PORT( u                                 :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5
        y                                 :   OUT   std_logic
        );
END full_rx_ip_src_Compare_To_Constant5;


ARCHITECTURE rtl OF full_rx_ip_src_Compare_To_Constant5 IS

  -- Signals
  SIGNAL u_unsigned                       : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL Constant_out1                    : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL Compare_out1                     : std_logic;

BEGIN
  u_unsigned <= unsigned(u);

  Constant_out1 <= to_unsigned(16#09#, 5);

  
  Compare_out1 <= '1' WHEN u_unsigned = Constant_out1 ELSE
      '0';

  y <= Compare_out1;

END rtl;

