<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picorv32.v<br>
C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picosoc.v<br>
C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\advspi.v<br>
C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\ahb_bus.v<br>
C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picosoc_dtcm.v<br>
C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picosoc_itcm.v<br>
C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wb_bus.v<br>
C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wb_brancher.v<br>
C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbgpio.v<br>
C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbi2c.v<br>
C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbspi.v<br>
C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbuart.v<br>
C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\simpleuart.v<br>
C:\Apps\Gowin\Gowin_V1.9.8.07_Education\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\dm.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 21 13:47:51 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Gowin_PicoRV32_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 70.211MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.099s, Peak memory usage = 70.211MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.671s, Elapsed time = 0h 0m 0.673s, Peak memory usage = 70.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 0.281s, Peak memory usage = 70.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.843s, Elapsed time = 0h 0m 0.84s, Peak memory usage = 70.211MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.89s, Elapsed time = 0h 0m 0.9s, Peak memory usage = 70.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.052s, Peak memory usage = 70.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.062s, Peak memory usage = 70.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 70.211MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.859s, Elapsed time = 0h 0m 0.85s, Peak memory usage = 70.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.247s, Peak memory usage = 70.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.332s, Peak memory usage = 70.211MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 29s, Elapsed time = 0h 0m 29s, Peak memory usage = 77.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.796s, Elapsed time = 0h 0m 0.804s, Peak memory usage = 77.816MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.609s, Elapsed time = 0h 0m 0.614s, Peak memory usage = 91.098MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 35s, Elapsed time = 0h 0m 35s, Peak memory usage = 91.098MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>133</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>119</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>77</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3772</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>217</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1787</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>80</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>206</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>622</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>99</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>694</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNR</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNPE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNC</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNCE</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>5526</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>397</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1809</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3320</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>652</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>652</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>32</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>6243(5543 LUTs, 652 ALUs, 8 SSRAMs) / 20736</td>
<td>30%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3772 / 16173</td>
<td>23%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3772 / 16173</td>
<td>23%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>32 / 46</td>
<td>70%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>jtag_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>jtag_TCK_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>100.0(MHz)</td>
<td>72.5(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>jtag_TCK</td>
<td>100.0(MHz)</td>
<td>137.7(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3661</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_addr_27_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>core/mem_addr_27_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>itcm_valid_s1/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>itcm_valid_s1/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>4.769</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s2/I2</td>
</tr>
<tr>
<td>5.459</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s2/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s0/I0</td>
</tr>
<tr>
<td>5.799</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s0/O</td>
</tr>
<tr>
<td>6.036</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s/I0</td>
</tr>
<tr>
<td>6.139</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s/O</td>
</tr>
<tr>
<td>6.376</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s9/I1</td>
</tr>
<tr>
<td>6.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s9/F</td>
</tr>
<tr>
<td>7.168</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s7/I0</td>
</tr>
<tr>
<td>7.685</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s7/F</td>
</tr>
<tr>
<td>7.922</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s3/I3</td>
</tr>
<tr>
<td>8.293</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s3/F</td>
</tr>
<tr>
<td>8.530</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s2/I0</td>
</tr>
<tr>
<td>9.047</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/mem_rdata_latched_24_s2/F</td>
</tr>
<tr>
<td>9.284</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s1/I0</td>
</tr>
<tr>
<td>9.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s1/F</td>
</tr>
<tr>
<td>10.038</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s0/I1</td>
</tr>
<tr>
<td>10.593</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>core/mem_rdata_latched_24_s0/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2226_s5/I3</td>
</tr>
<tr>
<td>11.201</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>core/n2226_s5/F</td>
</tr>
<tr>
<td>11.438</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5359_s2/I1</td>
</tr>
<tr>
<td>11.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>core/n5359_s2/F</td>
</tr>
<tr>
<td>12.230</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2222_s7/I1</td>
</tr>
<tr>
<td>12.785</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2222_s7/F</td>
</tr>
<tr>
<td>13.022</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2222_s2/I0</td>
</tr>
<tr>
<td>13.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2222_s2/F</td>
</tr>
<tr>
<td>13.776</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2222_s0/I1</td>
</tr>
<tr>
<td>14.331</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2222_s0/F</td>
</tr>
<tr>
<td>14.568</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_12_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3661</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_12_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/mem_rdata_q_12_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.733, 63.721%; route: 4.740, 34.586%; tC2Q: 0.232, 1.693%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3661</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_addr_27_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>core/mem_addr_27_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>itcm_valid_s1/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>itcm_valid_s1/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>4.769</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s2/I2</td>
</tr>
<tr>
<td>5.459</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s2/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s0/I0</td>
</tr>
<tr>
<td>5.799</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s0/O</td>
</tr>
<tr>
<td>6.036</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s/I0</td>
</tr>
<tr>
<td>6.139</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s/O</td>
</tr>
<tr>
<td>6.376</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s9/I1</td>
</tr>
<tr>
<td>6.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s9/F</td>
</tr>
<tr>
<td>7.168</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s7/I0</td>
</tr>
<tr>
<td>7.685</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s7/F</td>
</tr>
<tr>
<td>7.922</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s3/I3</td>
</tr>
<tr>
<td>8.293</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s3/F</td>
</tr>
<tr>
<td>8.530</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s2/I0</td>
</tr>
<tr>
<td>9.047</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/mem_rdata_latched_24_s2/F</td>
</tr>
<tr>
<td>9.284</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s1/I0</td>
</tr>
<tr>
<td>9.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s1/F</td>
</tr>
<tr>
<td>10.038</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s0/I1</td>
</tr>
<tr>
<td>10.593</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>core/mem_rdata_latched_24_s0/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2226_s5/I3</td>
</tr>
<tr>
<td>11.201</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>core/n2226_s5/F</td>
</tr>
<tr>
<td>11.438</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5359_s2/I1</td>
</tr>
<tr>
<td>11.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>core/n5359_s2/F</td>
</tr>
<tr>
<td>12.230</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2210_s7/I1</td>
</tr>
<tr>
<td>12.785</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n2210_s7/F</td>
</tr>
<tr>
<td>13.022</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2210_s2/I0</td>
</tr>
<tr>
<td>13.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2210_s2/F</td>
</tr>
<tr>
<td>13.776</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2210_s0/I1</td>
</tr>
<tr>
<td>14.331</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2210_s0/F</td>
</tr>
<tr>
<td>14.568</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_24_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3661</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_24_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/mem_rdata_q_24_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.733, 63.721%; route: 4.740, 34.586%; tC2Q: 0.232, 1.693%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3661</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_addr_27_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>core/mem_addr_27_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>itcm_valid_s1/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>itcm_valid_s1/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>4.769</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_28_s2/I2</td>
</tr>
<tr>
<td>5.459</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_28_s2/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_28_s0/I0</td>
</tr>
<tr>
<td>5.799</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_28_s0/O</td>
</tr>
<tr>
<td>6.036</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_28_s/I0</td>
</tr>
<tr>
<td>6.139</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_28_s/O</td>
</tr>
<tr>
<td>6.376</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_28_s12/I1</td>
</tr>
<tr>
<td>6.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_28_s12/F</td>
</tr>
<tr>
<td>7.168</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_28_s10/I0</td>
</tr>
<tr>
<td>7.685</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_28_s10/F</td>
</tr>
<tr>
<td>7.922</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_28_s4/I3</td>
</tr>
<tr>
<td>8.293</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_28_s4/F</td>
</tr>
<tr>
<td>8.530</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mem_rdata_28_s1/I1</td>
</tr>
<tr>
<td>9.085</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>mem_rdata_28_s1/F</td>
</tr>
<tr>
<td>9.322</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_28_s18/I0</td>
</tr>
<tr>
<td>9.839</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_28_s18/F</td>
</tr>
<tr>
<td>10.076</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_12_s3/I2</td>
</tr>
<tr>
<td>10.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_12_s3/F</td>
</tr>
<tr>
<td>10.766</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_12_s1/I2</td>
</tr>
<tr>
<td>11.219</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>core/mem_rdata_latched_12_s1/F</td>
</tr>
<tr>
<td>11.456</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2203_s14/I0</td>
</tr>
<tr>
<td>11.973</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n2203_s14/F</td>
</tr>
<tr>
<td>12.210</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2203_s2/I0</td>
</tr>
<tr>
<td>12.727</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n2203_s2/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2205_s2/I1</td>
</tr>
<tr>
<td>13.519</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2205_s2/F</td>
</tr>
<tr>
<td>13.756</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2205_s0/I1</td>
</tr>
<tr>
<td>14.311</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2205_s0/F</td>
</tr>
<tr>
<td>14.548</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_29_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3661</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_29_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/mem_rdata_q_29_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.713, 63.669%; route: 4.740, 34.636%; tC2Q: 0.232, 1.695%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3661</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_addr_27_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>core/mem_addr_27_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>itcm_valid_s1/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>itcm_valid_s1/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>4.769</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s2/I2</td>
</tr>
<tr>
<td>5.459</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s2/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s0/I0</td>
</tr>
<tr>
<td>5.799</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s0/O</td>
</tr>
<tr>
<td>6.036</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s/I0</td>
</tr>
<tr>
<td>6.139</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s/O</td>
</tr>
<tr>
<td>6.376</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s9/I1</td>
</tr>
<tr>
<td>6.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s9/F</td>
</tr>
<tr>
<td>7.168</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s7/I0</td>
</tr>
<tr>
<td>7.685</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s7/F</td>
</tr>
<tr>
<td>7.922</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s3/I3</td>
</tr>
<tr>
<td>8.293</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s3/F</td>
</tr>
<tr>
<td>8.530</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s2/I0</td>
</tr>
<tr>
<td>9.047</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/mem_rdata_latched_24_s2/F</td>
</tr>
<tr>
<td>9.284</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s1/I0</td>
</tr>
<tr>
<td>9.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s1/F</td>
</tr>
<tr>
<td>10.038</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s0/I1</td>
</tr>
<tr>
<td>10.593</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>core/mem_rdata_latched_24_s0/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2226_s5/I3</td>
</tr>
<tr>
<td>11.201</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>core/n2226_s5/F</td>
</tr>
<tr>
<td>11.438</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5359_s2/I1</td>
</tr>
<tr>
<td>11.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>core/n5359_s2/F</td>
</tr>
<tr>
<td>12.230</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2210_s7/I1</td>
</tr>
<tr>
<td>12.785</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n2210_s7/F</td>
</tr>
<tr>
<td>13.022</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2211_s1/I0</td>
</tr>
<tr>
<td>13.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2211_s1/F</td>
</tr>
<tr>
<td>13.776</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2211_s0/I0</td>
</tr>
<tr>
<td>14.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2211_s0/F</td>
</tr>
<tr>
<td>14.530</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_23_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3661</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_23_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/mem_rdata_q_23_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.695, 63.620%; route: 4.740, 34.682%; tC2Q: 0.232, 1.698%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3661</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_addr_27_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>core/mem_addr_27_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>itcm_valid_s1/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>itcm_valid_s1/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s1/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/I1</td>
</tr>
<tr>
<td>3.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>u_dm/u_dm2dtm_cdc_tx/vld_set_s0/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_2_s2/I3</td>
</tr>
<tr>
<td>4.079</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>70</td>
<td>u_dm/ram_addr_2_s2/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/ram_addr_0_s0/I2</td>
</tr>
<tr>
<td>4.769</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>u_dm/ram_addr_0_s0/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s2/I2</td>
</tr>
<tr>
<td>5.459</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s2/F</td>
</tr>
<tr>
<td>5.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s0/I0</td>
</tr>
<tr>
<td>5.799</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s0/O</td>
</tr>
<tr>
<td>6.036</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s/I0</td>
</tr>
<tr>
<td>6.139</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_dm/u_s_debug_ram/ram_dout_Z_8_s/O</td>
</tr>
<tr>
<td>6.376</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s9/I1</td>
</tr>
<tr>
<td>6.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s9/F</td>
</tr>
<tr>
<td>7.168</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s7/I0</td>
</tr>
<tr>
<td>7.685</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s7/F</td>
</tr>
<tr>
<td>7.922</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s3/I3</td>
</tr>
<tr>
<td>8.293</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s3/F</td>
</tr>
<tr>
<td>8.530</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s2/I0</td>
</tr>
<tr>
<td>9.047</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/mem_rdata_latched_24_s2/F</td>
</tr>
<tr>
<td>9.284</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s1/I0</td>
</tr>
<tr>
<td>9.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s1/F</td>
</tr>
<tr>
<td>10.038</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_24_s0/I1</td>
</tr>
<tr>
<td>10.593</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>core/mem_rdata_latched_24_s0/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2226_s5/I3</td>
</tr>
<tr>
<td>11.201</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>core/n2226_s5/F</td>
</tr>
<tr>
<td>11.438</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5359_s2/I1</td>
</tr>
<tr>
<td>11.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>core/n5359_s2/F</td>
</tr>
<tr>
<td>12.230</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2212_s12/I0</td>
</tr>
<tr>
<td>12.747</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n2212_s12/F</td>
</tr>
<tr>
<td>12.984</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2213_s1/I0</td>
</tr>
<tr>
<td>13.501</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n2213_s1/F</td>
</tr>
<tr>
<td>13.738</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2214_s0/I0</td>
</tr>
<tr>
<td>14.255</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2214_s0/F</td>
</tr>
<tr>
<td>14.492</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_20_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3661</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_20_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/mem_rdata_q_20_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.657, 63.519%; route: 4.740, 34.779%; tC2Q: 0.232, 1.702%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
