Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : dp
Version: F-2011.09-SP3
Date   : Mon Jan 20 21:39:46 2020
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: i_weight_addr_gen_inst/int_offs_addr_reg[0]
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: i_weight_addr[31]
            (output port clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_weight_addr_gen_inst/int_offs_addr_reg[0]/CK (SDFFR_X1)
                                                          0.00       0.00 r
  i_weight_addr_gen_inst/int_offs_addr_reg[0]/Q (SDFFR_X1)
                                                          0.09       0.09 f
  i_weight_addr_gen_inst/add_26/B[0] (weight_addr_gen_DW01_add_0)
                                                          0.00       0.09 f
  i_weight_addr_gen_inst/add_26/U1/ZN (AND2_X1)           0.05       0.14 f
  i_weight_addr_gen_inst/add_26/U1_1/CO (FA_X1)           0.09       0.22 f
  i_weight_addr_gen_inst/add_26/U1_2/CO (FA_X1)           0.09       0.32 f
  i_weight_addr_gen_inst/add_26/U1_3/CO (FA_X1)           0.09       0.41 f
  i_weight_addr_gen_inst/add_26/U1_4/CO (FA_X1)           0.09       0.50 f
  i_weight_addr_gen_inst/add_26/U1_5/CO (FA_X1)           0.09       0.59 f
  i_weight_addr_gen_inst/add_26/U1_6/CO (FA_X1)           0.09       0.68 f
  i_weight_addr_gen_inst/add_26/U1_7/CO (FA_X1)           0.09       0.77 f
  i_weight_addr_gen_inst/add_26/U1_8/CO (FA_X1)           0.09       0.87 f
  i_weight_addr_gen_inst/add_26/U1_9/CO (FA_X1)           0.09       0.96 f
  i_weight_addr_gen_inst/add_26/U1_10/CO (FA_X1)          0.09       1.05 f
  i_weight_addr_gen_inst/add_26/U1_11/CO (FA_X1)          0.09       1.14 f
  i_weight_addr_gen_inst/add_26/U1_12/CO (FA_X1)          0.09       1.23 f
  i_weight_addr_gen_inst/add_26/U1_13/CO (FA_X1)          0.09       1.32 f
  i_weight_addr_gen_inst/add_26/U1_14/CO (FA_X1)          0.09       1.41 f
  i_weight_addr_gen_inst/add_26/U1_15/CO (FA_X1)          0.09       1.51 f
  i_weight_addr_gen_inst/add_26/U1_16/CO (FA_X1)          0.09       1.60 f
  i_weight_addr_gen_inst/add_26/U1_17/CO (FA_X1)          0.09       1.69 f
  i_weight_addr_gen_inst/add_26/U1_18/CO (FA_X1)          0.09       1.78 f
  i_weight_addr_gen_inst/add_26/U1_19/CO (FA_X1)          0.09       1.87 f
  i_weight_addr_gen_inst/add_26/U1_20/CO (FA_X1)          0.09       1.96 f
  i_weight_addr_gen_inst/add_26/U1_21/CO (FA_X1)          0.09       2.06 f
  i_weight_addr_gen_inst/add_26/U1_22/CO (FA_X1)          0.09       2.15 f
  i_weight_addr_gen_inst/add_26/U1_23/CO (FA_X1)          0.09       2.24 f
  i_weight_addr_gen_inst/add_26/U1_24/CO (FA_X1)          0.09       2.33 f
  i_weight_addr_gen_inst/add_26/U1_25/CO (FA_X1)          0.09       2.42 f
  i_weight_addr_gen_inst/add_26/U1_26/CO (FA_X1)          0.09       2.51 f
  i_weight_addr_gen_inst/add_26/U1_27/CO (FA_X1)          0.09       2.61 f
  i_weight_addr_gen_inst/add_26/U1_28/CO (FA_X1)          0.09       2.70 f
  i_weight_addr_gen_inst/add_26/U1_29/CO (FA_X1)          0.09       2.79 f
  i_weight_addr_gen_inst/add_26/U1_30/CO (FA_X1)          0.09       2.88 f
  i_weight_addr_gen_inst/add_26/U1_31/S (FA_X1)           0.14       3.02 r
  i_weight_addr_gen_inst/add_26/SUM[31] (weight_addr_gen_DW01_add_0)
                                                          0.00       3.02 r
  i_weight_addr_gen_inst/o_addr[31] (weight_addr_gen)     0.00       3.02 r
  i_weight_addr[31] (out)                                 0.03       3.05 r
  data arrival time                                                  3.05

  clock MY_CLK (rise edge)                                4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.07       3.93
  output external delay                                  -0.50       3.43
  data required time                                                 3.43
  --------------------------------------------------------------------------
  data required time                                                 3.43
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


1
