<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMGenAsmMatcher.inc source code [llvm/build/lib/Target/ARM/ARMGenAsmMatcher.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/ARM/ARMGenAsmMatcher.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMGenAsmMatcher.inc.html'>ARMGenAsmMatcher.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Assembly Matcher Source Fragment                                           *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp.html#607" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp.html#607" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="12">12</th><td>  <i>// This should be included into the middle of the declaration of</i></td></tr>
<tr><th id="13">13</th><td><i>  // your subclasses implementation of MCTargetAsmParser.</i></td></tr>
<tr><th id="14">14</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="decl fn" href="ARMGenAsmMatcher.inc.html#_ZNK12_GLOBAL__N_112ARMAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" title='(anonymous namespace)::ARMAsmParser::ComputeAvailableFeatures' data-ref="_ZNK12_GLOBAL__N_112ARMAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" data-ref-filename="_ZNK12_GLOBAL__N_112ARMAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" id="_ZNK12_GLOBAL__N_112ARMAsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE">ComputeAvailableFeatures</a>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col3 decl" id="123FB" title='FB' data-type='const llvm::FeatureBitset &amp;' data-ref="123FB" data-ref-filename="123FB">FB</dfn>) <em>const</em>;</td></tr>
<tr><th id="15">15</th><td>  <em>void</em> <a class="decl fn" href="ARMGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112ARMAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" title='(anonymous namespace)::ARMAsmParser::convertToMCInst' data-ref="_ZN12_GLOBAL__N_112ARMAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" data-ref-filename="_ZN12_GLOBAL__N_112ARMAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" id="_ZN12_GLOBAL__N_112ARMAsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE">convertToMCInst</a>(<em>unsigned</em> <dfn class="local col4 decl" id="124Kind" title='Kind' data-type='unsigned int' data-ref="124Kind" data-ref-filename="124Kind">Kind</dfn>, <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="125Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="125Inst" data-ref-filename="125Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="126Opcode" title='Opcode' data-type='unsigned int' data-ref="126Opcode" data-ref-filename="126Opcode">Opcode</dfn>,</td></tr>
<tr><th id="16">16</th><td>                       <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col7 decl" id="127Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="127Operands" data-ref-filename="127Operands">Operands</dfn>);</td></tr>
<tr><th id="17">17</th><td>  <em>void</em> <a class="virtual decl fn" href="ARMGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112ARMAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" title='(anonymous namespace)::ARMAsmParser::convertToMapAndConstraints' data-ref="_ZN12_GLOBAL__N_112ARMAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" data-ref-filename="_ZN12_GLOBAL__N_112ARMAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" id="_ZN12_GLOBAL__N_112ARMAsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE">convertToMapAndConstraints</a>(<em>unsigned</em> <dfn class="local col8 decl" id="128Kind" title='Kind' data-type='unsigned int' data-ref="128Kind" data-ref-filename="128Kind">Kind</dfn>,</td></tr>
<tr><th id="18">18</th><td>                           <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col9 decl" id="129Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="129Operands" data-ref-filename="129Operands">Operands</dfn>) override;</td></tr>
<tr><th id="19">19</th><td>  <em>unsigned</em> <a class="decl fn" href="ARMGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112ARMAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS13368326" title='(anonymous namespace)::ARMAsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_112ARMAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS13368326" data-ref-filename="_ZN12_GLOBAL__N_112ARMAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS13368326" id="_ZN12_GLOBAL__N_112ARMAsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS13368326">MatchInstructionImpl</a>(<em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col0 decl" id="130Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="130Operands" data-ref-filename="130Operands">Operands</dfn>,</td></tr>
<tr><th id="20">20</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="131Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="131Inst" data-ref-filename="131Inst">Inst</dfn>,</td></tr>
<tr><th id="21">21</th><td>                                <a class="type" href="../../../../llvm/include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::NearMissInfo" title='llvm::NearMissInfo' data-ref="llvm::NearMissInfo" data-ref-filename="llvm..NearMissInfo">NearMissInfo</a>&gt; *<dfn class="local col2 decl" id="132NearMisses" title='NearMisses' data-type='SmallVectorImpl&lt;llvm::NearMissInfo&gt; *' data-ref="132NearMisses" data-ref-filename="132NearMisses">NearMisses</dfn>,</td></tr>
<tr><th id="22">22</th><td>                                <em>bool</em> <dfn class="local col3 decl" id="133matchingInlineAsm" title='matchingInlineAsm' data-type='bool' data-ref="133matchingInlineAsm" data-ref-filename="133matchingInlineAsm">matchingInlineAsm</dfn>,</td></tr>
<tr><th id="23">23</th><td>                                <em>unsigned</em> <dfn class="local col4 decl" id="134VariantID" title='VariantID' data-type='unsigned int' data-ref="134VariantID" data-ref-filename="134VariantID">VariantID</dfn> = <var>0</var>);</td></tr>
<tr><th id="24">24</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandMatchResultTy" title='llvm::OperandMatchResultTy' data-ref="llvm::OperandMatchResultTy" data-ref-filename="llvm..OperandMatchResultTy">OperandMatchResultTy</a> <a class="decl fn" href="ARMGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112ARMAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" title='(anonymous namespace)::ARMAsmParser::MatchOperandParserImpl' data-ref="_ZN12_GLOBAL__N_112ARMAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" data-ref-filename="_ZN12_GLOBAL__N_112ARMAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb" id="_ZN12_GLOBAL__N_112ARMAsmParser22MatchOperandParserImplERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEENS1_9StringRefEb">MatchOperandParserImpl</a>(</td></tr>
<tr><th id="25">25</th><td>    <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col5 decl" id="135Operands" title='Operands' data-type='llvm::OperandVector &amp;' data-ref="135Operands" data-ref-filename="135Operands">Operands</dfn>,</td></tr>
<tr><th id="26">26</th><td>    <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="136Mnemonic" title='Mnemonic' data-type='llvm::StringRef' data-ref="136Mnemonic" data-ref-filename="136Mnemonic">Mnemonic</dfn>,</td></tr>
<tr><th id="27">27</th><td>    <em>bool</em> <dfn class="local col7 decl" id="137ParseForAllFeatures" title='ParseForAllFeatures' data-type='bool' data-ref="137ParseForAllFeatures" data-ref-filename="137ParseForAllFeatures">ParseForAllFeatures</dfn> = <b>false</b>);</td></tr>
<tr><th id="28">28</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandMatchResultTy" title='llvm::OperandMatchResultTy' data-ref="llvm::OperandMatchResultTy" data-ref-filename="llvm..OperandMatchResultTy">OperandMatchResultTy</a> <a class="decl fn" href="ARMGenAsmMatcher.inc.html#_ZN12_GLOBAL__N_112ARMAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" title='(anonymous namespace)::ARMAsmParser::tryCustomParseOperand' data-ref="_ZN12_GLOBAL__N_112ARMAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" data-ref-filename="_ZN12_GLOBAL__N_112ARMAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj" id="_ZN12_GLOBAL__N_112ARMAsmParser21tryCustomParseOperandERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEEj">tryCustomParseOperand</a>(</td></tr>
<tr><th id="29">29</th><td>    <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col8 decl" id="138Operands" title='Operands' data-type='llvm::OperandVector &amp;' data-ref="138Operands" data-ref-filename="138Operands">Operands</dfn>,</td></tr>
<tr><th id="30">30</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="139MCK" title='MCK' data-type='unsigned int' data-ref="139MCK" data-ref-filename="139MCK">MCK</dfn>);</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="10">endif</span> // GET_ASSEMBLER_HEADER_INFO</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="35">ifdef</span> <span class="macro" data-ref="_M/GET_OPERAND_DIAGNOSTIC_TYPES">GET_OPERAND_DIAGNOSTIC_TYPES</span></u></td></tr>
<tr><th id="36">36</th><td><u>#undef GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  Match_AlignedMemory16,</td></tr>
<tr><th id="39">39</th><td>  Match_AlignedMemory32,</td></tr>
<tr><th id="40">40</th><td>  Match_AlignedMemory64,</td></tr>
<tr><th id="41">41</th><td>  Match_AlignedMemory64or128,</td></tr>
<tr><th id="42">42</th><td>  Match_AlignedMemory64or128or256,</td></tr>
<tr><th id="43">43</th><td>  Match_AlignedMemoryNone,</td></tr>
<tr><th id="44">44</th><td>  Match_ComplexRotationEven,</td></tr>
<tr><th id="45">45</th><td>  Match_ComplexRotationOdd,</td></tr>
<tr><th id="46">46</th><td>  Match_CondCodeRestrictedFP,</td></tr>
<tr><th id="47">47</th><td>  Match_CondCodeRestrictedI,</td></tr>
<tr><th id="48">48</th><td>  Match_CondCodeRestrictedS,</td></tr>
<tr><th id="49">49</th><td>  Match_CondCodeRestrictedU,</td></tr>
<tr><th id="50">50</th><td>  Match_DPR,</td></tr>
<tr><th id="51">51</th><td>  Match_DPR_8,</td></tr>
<tr><th id="52">52</th><td>  Match_DPR_RegList,</td></tr>
<tr><th id="53">53</th><td>  Match_DPR_VFP2,</td></tr>
<tr><th id="54">54</th><td>  Match_DupAlignedMemory16,</td></tr>
<tr><th id="55">55</th><td>  Match_DupAlignedMemory32,</td></tr>
<tr><th id="56">56</th><td>  Match_DupAlignedMemory64,</td></tr>
<tr><th id="57">57</th><td>  Match_DupAlignedMemory64or128,</td></tr>
<tr><th id="58">58</th><td>  Match_DupAlignedMemoryNone,</td></tr>
<tr><th id="59">59</th><td>  Match_GPR,</td></tr>
<tr><th id="60">60</th><td>  Match_GPRnoip,</td></tr>
<tr><th id="61">61</th><td>  Match_GPRnopc,</td></tr>
<tr><th id="62">62</th><td>  Match_GPRsp,</td></tr>
<tr><th id="63">63</th><td>  Match_GPRwithAPSR,</td></tr>
<tr><th id="64">64</th><td>  Match_GPRwithAPSR_NZCVnosp,</td></tr>
<tr><th id="65">65</th><td>  Match_GPRwithZR,</td></tr>
<tr><th id="66">66</th><td>  Match_GPRwithZRnosp,</td></tr>
<tr><th id="67">67</th><td>  Match_Imm0_1,</td></tr>
<tr><th id="68">68</th><td>  Match_Imm0_15,</td></tr>
<tr><th id="69">69</th><td>  Match_Imm0_239,</td></tr>
<tr><th id="70">70</th><td>  Match_Imm0_255,</td></tr>
<tr><th id="71">71</th><td>  Match_Imm0_3,</td></tr>
<tr><th id="72">72</th><td>  Match_Imm0_31,</td></tr>
<tr><th id="73">73</th><td>  Match_Imm0_32,</td></tr>
<tr><th id="74">74</th><td>  Match_Imm0_4095,</td></tr>
<tr><th id="75">75</th><td>  Match_Imm0_63,</td></tr>
<tr><th id="76">76</th><td>  Match_Imm0_65535,</td></tr>
<tr><th id="77">77</th><td>  Match_Imm0_65535Expr,</td></tr>
<tr><th id="78">78</th><td>  Match_Imm0_7,</td></tr>
<tr><th id="79">79</th><td>  Match_Imm11b,</td></tr>
<tr><th id="80">80</th><td>  Match_Imm12b,</td></tr>
<tr><th id="81">81</th><td>  Match_Imm13b,</td></tr>
<tr><th id="82">82</th><td>  Match_Imm16,</td></tr>
<tr><th id="83">83</th><td>  Match_Imm1_15,</td></tr>
<tr><th id="84">84</th><td>  Match_Imm1_31,</td></tr>
<tr><th id="85">85</th><td>  Match_Imm1_7,</td></tr>
<tr><th id="86">86</th><td>  Match_Imm24bit,</td></tr>
<tr><th id="87">87</th><td>  Match_Imm256_65535Expr,</td></tr>
<tr><th id="88">88</th><td>  Match_Imm32,</td></tr>
<tr><th id="89">89</th><td>  Match_Imm3b,</td></tr>
<tr><th id="90">90</th><td>  Match_Imm4b,</td></tr>
<tr><th id="91">91</th><td>  Match_Imm6b,</td></tr>
<tr><th id="92">92</th><td>  Match_Imm7b,</td></tr>
<tr><th id="93">93</th><td>  Match_Imm8,</td></tr>
<tr><th id="94">94</th><td>  Match_Imm8_255,</td></tr>
<tr><th id="95">95</th><td>  Match_Imm9b,</td></tr>
<tr><th id="96">96</th><td>  Match_ImmRange1_16,</td></tr>
<tr><th id="97">97</th><td>  Match_ImmRange1_32,</td></tr>
<tr><th id="98">98</th><td>  Match_ImmThumbSR,</td></tr>
<tr><th id="99">99</th><td>  Match_LELabel,</td></tr>
<tr><th id="100">100</th><td>  Match_MVELongShift,</td></tr>
<tr><th id="101">101</th><td>  Match_MVEShiftImm1_15,</td></tr>
<tr><th id="102">102</th><td>  Match_MVEShiftImm1_7,</td></tr>
<tr><th id="103">103</th><td>  Match_MVEVcvtImm16,</td></tr>
<tr><th id="104">104</th><td>  Match_MVEVcvtImm32,</td></tr>
<tr><th id="105">105</th><td>  Match_MveSaturate,</td></tr>
<tr><th id="106">106</th><td>  Match_PKHLSLImm,</td></tr>
<tr><th id="107">107</th><td>  Match_QPR,</td></tr>
<tr><th id="108">108</th><td>  Match_QPR_8,</td></tr>
<tr><th id="109">109</th><td>  Match_QPR_VFP2,</td></tr>
<tr><th id="110">110</th><td>  Match_SPR,</td></tr>
<tr><th id="111">111</th><td>  Match_SPRRegList,</td></tr>
<tr><th id="112">112</th><td>  Match_SPR_8,</td></tr>
<tr><th id="113">113</th><td>  Match_SetEndImm,</td></tr>
<tr><th id="114">114</th><td>  Match_ShrImm16,</td></tr>
<tr><th id="115">115</th><td>  Match_ShrImm32,</td></tr>
<tr><th id="116">116</th><td>  Match_ShrImm64,</td></tr>
<tr><th id="117">117</th><td>  Match_ShrImm8,</td></tr>
<tr><th id="118">118</th><td>  Match_VIDUP_imm,</td></tr>
<tr><th id="119">119</th><td>  Match_VecListFourMQ,</td></tr>
<tr><th id="120">120</th><td>  Match_VecListTwoMQ,</td></tr>
<tr><th id="121">121</th><td>  Match_WLSLabel,</td></tr>
<tr><th id="122">122</th><td>  Match_hGPR,</td></tr>
<tr><th id="123">123</th><td>  Match_rGPR,</td></tr>
<tr><th id="124">124</th><td>  Match_tGPR,</td></tr>
<tr><th id="125">125</th><td>  Match_tGPREven,</td></tr>
<tr><th id="126">126</th><td>  Match_tGPROdd,</td></tr>
<tr><th id="127">127</th><td>  END_OPERAND_DIAGNOSTIC_TYPES</td></tr>
<tr><th id="128">128</th><td><u>#<span data-ppcond="35">endif</span> // GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#<span data-ppcond="131">ifdef</span> <span class="macro" data-ref="_M/GET_REGISTER_MATCHER">GET_REGISTER_MATCHER</span></u></td></tr>
<tr><th id="132">132</th><td><u>#undef GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i>// Bits for subtarget features that participate in instruction matching.</i></td></tr>
<tr><th id="135">135</th><td><b>enum</b> SubtargetFeatureBits : uint8_t {</td></tr>
<tr><th id="136">136</th><td>  Feature_HasV4TBit = <var>33</var>,</td></tr>
<tr><th id="137">137</th><td>  Feature_HasV5TBit = <var>34</var>,</td></tr>
<tr><th id="138">138</th><td>  Feature_HasV5TEBit = <var>35</var>,</td></tr>
<tr><th id="139">139</th><td>  Feature_HasV6Bit = <var>36</var>,</td></tr>
<tr><th id="140">140</th><td>  Feature_HasV6MBit = <var>38</var>,</td></tr>
<tr><th id="141">141</th><td>  Feature_HasV8MBaselineBit = <var>43</var>,</td></tr>
<tr><th id="142">142</th><td>  Feature_HasV8MMainlineBit = <var>44</var>,</td></tr>
<tr><th id="143">143</th><td>  Feature_HasV8_1MMainlineBit = <var>45</var>,</td></tr>
<tr><th id="144">144</th><td>  Feature_HasMVEIntBit = <var>25</var>,</td></tr>
<tr><th id="145">145</th><td>  Feature_HasMVEFloatBit = <var>24</var>,</td></tr>
<tr><th id="146">146</th><td>  Feature_HasCDEBit = <var>4</var>,</td></tr>
<tr><th id="147">147</th><td>  Feature_HasFPRegsBit = <var>17</var>,</td></tr>
<tr><th id="148">148</th><td>  Feature_HasFPRegs16Bit = <var>18</var>,</td></tr>
<tr><th id="149">149</th><td>  Feature_HasNoFPRegs16Bit = <var>28</var>,</td></tr>
<tr><th id="150">150</th><td>  Feature_HasFPRegs64Bit = <var>19</var>,</td></tr>
<tr><th id="151">151</th><td>  Feature_HasFPRegsV8_1MBit = <var>20</var>,</td></tr>
<tr><th id="152">152</th><td>  Feature_HasV6T2Bit = <var>39</var>,</td></tr>
<tr><th id="153">153</th><td>  Feature_HasV6KBit = <var>37</var>,</td></tr>
<tr><th id="154">154</th><td>  Feature_HasV7Bit = <var>40</var>,</td></tr>
<tr><th id="155">155</th><td>  Feature_HasV8Bit = <var>42</var>,</td></tr>
<tr><th id="156">156</th><td>  Feature_PreV8Bit = <var>62</var>,</td></tr>
<tr><th id="157">157</th><td>  Feature_HasV8_1aBit = <var>46</var>,</td></tr>
<tr><th id="158">158</th><td>  Feature_HasV8_2aBit = <var>47</var>,</td></tr>
<tr><th id="159">159</th><td>  Feature_HasV8_3aBit = <var>48</var>,</td></tr>
<tr><th id="160">160</th><td>  Feature_HasV8_4aBit = <var>49</var>,</td></tr>
<tr><th id="161">161</th><td>  Feature_HasV8_5aBit = <var>50</var>,</td></tr>
<tr><th id="162">162</th><td>  Feature_HasV8_6aBit = <var>51</var>,</td></tr>
<tr><th id="163">163</th><td>  Feature_HasV8_7aBit = <var>52</var>,</td></tr>
<tr><th id="164">164</th><td>  Feature_HasVFP2Bit = <var>53</var>,</td></tr>
<tr><th id="165">165</th><td>  Feature_HasVFP3Bit = <var>54</var>,</td></tr>
<tr><th id="166">166</th><td>  Feature_HasVFP4Bit = <var>55</var>,</td></tr>
<tr><th id="167">167</th><td>  Feature_HasDPVFPBit = <var>9</var>,</td></tr>
<tr><th id="168">168</th><td>  Feature_HasFPARMv8Bit = <var>16</var>,</td></tr>
<tr><th id="169">169</th><td>  Feature_HasNEONBit = <var>27</var>,</td></tr>
<tr><th id="170">170</th><td>  Feature_HasSHA2Bit = <var>31</var>,</td></tr>
<tr><th id="171">171</th><td>  Feature_HasAESBit = <var>1</var>,</td></tr>
<tr><th id="172">172</th><td>  Feature_HasCryptoBit = <var>6</var>,</td></tr>
<tr><th id="173">173</th><td>  Feature_HasDotProdBit = <var>13</var>,</td></tr>
<tr><th id="174">174</th><td>  Feature_HasCRCBit = <var>5</var>,</td></tr>
<tr><th id="175">175</th><td>  Feature_HasRASBit = <var>29</var>,</td></tr>
<tr><th id="176">176</th><td>  Feature_HasLOBBit = <var>22</var>,</td></tr>
<tr><th id="177">177</th><td>  Feature_HasFP16Bit = <var>14</var>,</td></tr>
<tr><th id="178">178</th><td>  Feature_HasFullFP16Bit = <var>21</var>,</td></tr>
<tr><th id="179">179</th><td>  Feature_HasFP16FMLBit = <var>15</var>,</td></tr>
<tr><th id="180">180</th><td>  Feature_HasBF16Bit = <var>3</var>,</td></tr>
<tr><th id="181">181</th><td>  Feature_HasMatMulInt8Bit = <var>26</var>,</td></tr>
<tr><th id="182">182</th><td>  Feature_HasDivideInThumbBit = <var>12</var>,</td></tr>
<tr><th id="183">183</th><td>  Feature_HasDivideInARMBit = <var>11</var>,</td></tr>
<tr><th id="184">184</th><td>  Feature_HasDSPBit = <var>10</var>,</td></tr>
<tr><th id="185">185</th><td>  Feature_HasDBBit = <var>7</var>,</td></tr>
<tr><th id="186">186</th><td>  Feature_HasDFBBit = <var>8</var>,</td></tr>
<tr><th id="187">187</th><td>  Feature_HasV7ClrexBit = <var>41</var>,</td></tr>
<tr><th id="188">188</th><td>  Feature_HasAcquireReleaseBit = <var>2</var>,</td></tr>
<tr><th id="189">189</th><td>  Feature_HasMPBit = <var>23</var>,</td></tr>
<tr><th id="190">190</th><td>  Feature_HasVirtualizationBit = <var>56</var>,</td></tr>
<tr><th id="191">191</th><td>  Feature_HasTrustZoneBit = <var>32</var>,</td></tr>
<tr><th id="192">192</th><td>  Feature_Has8MSecExtBit = <var>0</var>,</td></tr>
<tr><th id="193">193</th><td>  Feature_IsThumbBit = <var>60</var>,</td></tr>
<tr><th id="194">194</th><td>  Feature_IsThumb2Bit = <var>61</var>,</td></tr>
<tr><th id="195">195</th><td>  Feature_IsMClassBit = <var>58</var>,</td></tr>
<tr><th id="196">196</th><td>  Feature_IsNotMClassBit = <var>59</var>,</td></tr>
<tr><th id="197">197</th><td>  Feature_IsARMBit = <var>57</var>,</td></tr>
<tr><th id="198">198</th><td>  Feature_UseNaClTrapBit = <var>63</var>,</td></tr>
<tr><th id="199">199</th><td>  Feature_UseNegativeImmediatesBit = <var>64</var>,</td></tr>
<tr><th id="200">200</th><td>  Feature_HasSBBit = <var>30</var>,</td></tr>
<tr><th id="201">201</th><td>};</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><em>static</em> <em>unsigned</em> MatchRegisterName(StringRef Name) {</td></tr>
<tr><th id="204">204</th><td>  <b>switch</b> (Name.size()) {</td></tr>
<tr><th id="205">205</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="206">206</th><td>  <b>case</b> <var>2</var>:	 <i>// 45 strings to match.</i></td></tr>
<tr><th id="207">207</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="208">208</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="209">209</th><td>    <b>case</b> <kbd>'d'</kbd>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="210">210</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="211">211</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="212">212</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="213">213</th><td>        <b>return</b> <var>19</var>;	 <i>// "d0"</i></td></tr>
<tr><th id="214">214</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="215">215</th><td>        <b>return</b> <var>20</var>;	 <i>// "d1"</i></td></tr>
<tr><th id="216">216</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="217">217</th><td>        <b>return</b> <var>21</var>;	 <i>// "d2"</i></td></tr>
<tr><th id="218">218</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="219">219</th><td>        <b>return</b> <var>22</var>;	 <i>// "d3"</i></td></tr>
<tr><th id="220">220</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="221">221</th><td>        <b>return</b> <var>23</var>;	 <i>// "d4"</i></td></tr>
<tr><th id="222">222</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="223">223</th><td>        <b>return</b> <var>24</var>;	 <i>// "d5"</i></td></tr>
<tr><th id="224">224</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="225">225</th><td>        <b>return</b> <var>25</var>;	 <i>// "d6"</i></td></tr>
<tr><th id="226">226</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="227">227</th><td>        <b>return</b> <var>26</var>;	 <i>// "d7"</i></td></tr>
<tr><th id="228">228</th><td>      <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="229">229</th><td>        <b>return</b> <var>27</var>;	 <i>// "d8"</i></td></tr>
<tr><th id="230">230</th><td>      <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="231">231</th><td>        <b>return</b> <var>28</var>;	 <i>// "d9"</i></td></tr>
<tr><th id="232">232</th><td>      }</td></tr>
<tr><th id="233">233</th><td>      <b>break</b>;</td></tr>
<tr><th id="234">234</th><td>    <b>case</b> <kbd>'l'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="235">235</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'r'</kbd>)</td></tr>
<tr><th id="236">236</th><td>        <b>break</b>;</td></tr>
<tr><th id="237">237</th><td>      <b>return</b> <var>13</var>;	 <i>// "lr"</i></td></tr>
<tr><th id="238">238</th><td>    <b>case</b> <kbd>'p'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="239">239</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="240">240</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="241">241</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="242">242</th><td>        <b>return</b> <var>55</var>;	 <i>// "p0"</i></td></tr>
<tr><th id="243">243</th><td>      <b>case</b> <kbd>'c'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="244">244</th><td>        <b>return</b> <var>14</var>;	 <i>// "pc"</i></td></tr>
<tr><th id="245">245</th><td>      }</td></tr>
<tr><th id="246">246</th><td>      <b>break</b>;</td></tr>
<tr><th id="247">247</th><td>    <b>case</b> <kbd>'q'</kbd>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="248">248</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="249">249</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="250">250</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="251">251</th><td>        <b>return</b> <var>56</var>;	 <i>// "q0"</i></td></tr>
<tr><th id="252">252</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="253">253</th><td>        <b>return</b> <var>57</var>;	 <i>// "q1"</i></td></tr>
<tr><th id="254">254</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="255">255</th><td>        <b>return</b> <var>58</var>;	 <i>// "q2"</i></td></tr>
<tr><th id="256">256</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="257">257</th><td>        <b>return</b> <var>59</var>;	 <i>// "q3"</i></td></tr>
<tr><th id="258">258</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="259">259</th><td>        <b>return</b> <var>60</var>;	 <i>// "q4"</i></td></tr>
<tr><th id="260">260</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="261">261</th><td>        <b>return</b> <var>61</var>;	 <i>// "q5"</i></td></tr>
<tr><th id="262">262</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="263">263</th><td>        <b>return</b> <var>62</var>;	 <i>// "q6"</i></td></tr>
<tr><th id="264">264</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="265">265</th><td>        <b>return</b> <var>63</var>;	 <i>// "q7"</i></td></tr>
<tr><th id="266">266</th><td>      <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="267">267</th><td>        <b>return</b> <var>64</var>;	 <i>// "q8"</i></td></tr>
<tr><th id="268">268</th><td>      <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="269">269</th><td>        <b>return</b> <var>65</var>;	 <i>// "q9"</i></td></tr>
<tr><th id="270">270</th><td>      }</td></tr>
<tr><th id="271">271</th><td>      <b>break</b>;</td></tr>
<tr><th id="272">272</th><td>    <b>case</b> <kbd>'r'</kbd>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="273">273</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="274">274</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="275">275</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="276">276</th><td>        <b>return</b> <var>72</var>;	 <i>// "r0"</i></td></tr>
<tr><th id="277">277</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="278">278</th><td>        <b>return</b> <var>73</var>;	 <i>// "r1"</i></td></tr>
<tr><th id="279">279</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="280">280</th><td>        <b>return</b> <var>74</var>;	 <i>// "r2"</i></td></tr>
<tr><th id="281">281</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="282">282</th><td>        <b>return</b> <var>75</var>;	 <i>// "r3"</i></td></tr>
<tr><th id="283">283</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="284">284</th><td>        <b>return</b> <var>76</var>;	 <i>// "r4"</i></td></tr>
<tr><th id="285">285</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="286">286</th><td>        <b>return</b> <var>77</var>;	 <i>// "r5"</i></td></tr>
<tr><th id="287">287</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="288">288</th><td>        <b>return</b> <var>78</var>;	 <i>// "r6"</i></td></tr>
<tr><th id="289">289</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="290">290</th><td>        <b>return</b> <var>79</var>;	 <i>// "r7"</i></td></tr>
<tr><th id="291">291</th><td>      <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="292">292</th><td>        <b>return</b> <var>80</var>;	 <i>// "r8"</i></td></tr>
<tr><th id="293">293</th><td>      <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="294">294</th><td>        <b>return</b> <var>81</var>;	 <i>// "r9"</i></td></tr>
<tr><th id="295">295</th><td>      }</td></tr>
<tr><th id="296">296</th><td>      <b>break</b>;</td></tr>
<tr><th id="297">297</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 11 strings to match.</i></td></tr>
<tr><th id="298">298</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="299">299</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="300">300</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="301">301</th><td>        <b>return</b> <var>85</var>;	 <i>// "s0"</i></td></tr>
<tr><th id="302">302</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="303">303</th><td>        <b>return</b> <var>86</var>;	 <i>// "s1"</i></td></tr>
<tr><th id="304">304</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="305">305</th><td>        <b>return</b> <var>87</var>;	 <i>// "s2"</i></td></tr>
<tr><th id="306">306</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="307">307</th><td>        <b>return</b> <var>88</var>;	 <i>// "s3"</i></td></tr>
<tr><th id="308">308</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="309">309</th><td>        <b>return</b> <var>89</var>;	 <i>// "s4"</i></td></tr>
<tr><th id="310">310</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="311">311</th><td>        <b>return</b> <var>90</var>;	 <i>// "s5"</i></td></tr>
<tr><th id="312">312</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="313">313</th><td>        <b>return</b> <var>91</var>;	 <i>// "s6"</i></td></tr>
<tr><th id="314">314</th><td>      <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="315">315</th><td>        <b>return</b> <var>92</var>;	 <i>// "s7"</i></td></tr>
<tr><th id="316">316</th><td>      <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="317">317</th><td>        <b>return</b> <var>93</var>;	 <i>// "s8"</i></td></tr>
<tr><th id="318">318</th><td>      <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="319">319</th><td>        <b>return</b> <var>94</var>;	 <i>// "s9"</i></td></tr>
<tr><th id="320">320</th><td>      <b>case</b> <kbd>'p'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="321">321</th><td>        <b>return</b> <var>15</var>;	 <i>// "sp"</i></td></tr>
<tr><th id="322">322</th><td>      }</td></tr>
<tr><th id="323">323</th><td>      <b>break</b>;</td></tr>
<tr><th id="324">324</th><td>    <b>case</b> <kbd>'z'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="325">325</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'r'</kbd>)</td></tr>
<tr><th id="326">326</th><td>        <b>break</b>;</td></tr>
<tr><th id="327">327</th><td>      <b>return</b> <var>18</var>;	 <i>// "zr"</i></td></tr>
<tr><th id="328">328</th><td>    }</td></tr>
<tr><th id="329">329</th><td>    <b>break</b>;</td></tr>
<tr><th id="330">330</th><td>  <b>case</b> <var>3</var>:	 <i>// 54 strings to match.</i></td></tr>
<tr><th id="331">331</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="332">332</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="333">333</th><td>    <b>case</b> <kbd>'d'</kbd>:	 <i>// 22 strings to match.</i></td></tr>
<tr><th id="334">334</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="335">335</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="336">336</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="337">337</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="338">338</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="339">339</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="340">340</th><td>          <b>return</b> <var>29</var>;	 <i>// "d10"</i></td></tr>
<tr><th id="341">341</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="342">342</th><td>          <b>return</b> <var>30</var>;	 <i>// "d11"</i></td></tr>
<tr><th id="343">343</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="344">344</th><td>          <b>return</b> <var>31</var>;	 <i>// "d12"</i></td></tr>
<tr><th id="345">345</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="346">346</th><td>          <b>return</b> <var>32</var>;	 <i>// "d13"</i></td></tr>
<tr><th id="347">347</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="348">348</th><td>          <b>return</b> <var>33</var>;	 <i>// "d14"</i></td></tr>
<tr><th id="349">349</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="350">350</th><td>          <b>return</b> <var>34</var>;	 <i>// "d15"</i></td></tr>
<tr><th id="351">351</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="352">352</th><td>          <b>return</b> <var>35</var>;	 <i>// "d16"</i></td></tr>
<tr><th id="353">353</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="354">354</th><td>          <b>return</b> <var>36</var>;	 <i>// "d17"</i></td></tr>
<tr><th id="355">355</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="356">356</th><td>          <b>return</b> <var>37</var>;	 <i>// "d18"</i></td></tr>
<tr><th id="357">357</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="358">358</th><td>          <b>return</b> <var>38</var>;	 <i>// "d19"</i></td></tr>
<tr><th id="359">359</th><td>        }</td></tr>
<tr><th id="360">360</th><td>        <b>break</b>;</td></tr>
<tr><th id="361">361</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="362">362</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="363">363</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="364">364</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="365">365</th><td>          <b>return</b> <var>39</var>;	 <i>// "d20"</i></td></tr>
<tr><th id="366">366</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="367">367</th><td>          <b>return</b> <var>40</var>;	 <i>// "d21"</i></td></tr>
<tr><th id="368">368</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="369">369</th><td>          <b>return</b> <var>41</var>;	 <i>// "d22"</i></td></tr>
<tr><th id="370">370</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="371">371</th><td>          <b>return</b> <var>42</var>;	 <i>// "d23"</i></td></tr>
<tr><th id="372">372</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="373">373</th><td>          <b>return</b> <var>43</var>;	 <i>// "d24"</i></td></tr>
<tr><th id="374">374</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="375">375</th><td>          <b>return</b> <var>44</var>;	 <i>// "d25"</i></td></tr>
<tr><th id="376">376</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="377">377</th><td>          <b>return</b> <var>45</var>;	 <i>// "d26"</i></td></tr>
<tr><th id="378">378</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="379">379</th><td>          <b>return</b> <var>46</var>;	 <i>// "d27"</i></td></tr>
<tr><th id="380">380</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="381">381</th><td>          <b>return</b> <var>47</var>;	 <i>// "d28"</i></td></tr>
<tr><th id="382">382</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="383">383</th><td>          <b>return</b> <var>48</var>;	 <i>// "d29"</i></td></tr>
<tr><th id="384">384</th><td>        }</td></tr>
<tr><th id="385">385</th><td>        <b>break</b>;</td></tr>
<tr><th id="386">386</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="387">387</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="388">388</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="389">389</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="390">390</th><td>          <b>return</b> <var>49</var>;	 <i>// "d30"</i></td></tr>
<tr><th id="391">391</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="392">392</th><td>          <b>return</b> <var>50</var>;	 <i>// "d31"</i></td></tr>
<tr><th id="393">393</th><td>        }</td></tr>
<tr><th id="394">394</th><td>        <b>break</b>;</td></tr>
<tr><th id="395">395</th><td>      }</td></tr>
<tr><th id="396">396</th><td>      <b>break</b>;</td></tr>
<tr><th id="397">397</th><td>    <b>case</b> <kbd>'q'</kbd>:	 <i>// 6 strings to match.</i></td></tr>
<tr><th id="398">398</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'1'</kbd>)</td></tr>
<tr><th id="399">399</th><td>        <b>break</b>;</td></tr>
<tr><th id="400">400</th><td>      <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="401">401</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="402">402</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="403">403</th><td>        <b>return</b> <var>66</var>;	 <i>// "q10"</i></td></tr>
<tr><th id="404">404</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="405">405</th><td>        <b>return</b> <var>67</var>;	 <i>// "q11"</i></td></tr>
<tr><th id="406">406</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="407">407</th><td>        <b>return</b> <var>68</var>;	 <i>// "q12"</i></td></tr>
<tr><th id="408">408</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="409">409</th><td>        <b>return</b> <var>69</var>;	 <i>// "q13"</i></td></tr>
<tr><th id="410">410</th><td>      <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="411">411</th><td>        <b>return</b> <var>70</var>;	 <i>// "q14"</i></td></tr>
<tr><th id="412">412</th><td>      <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="413">413</th><td>        <b>return</b> <var>71</var>;	 <i>// "q15"</i></td></tr>
<tr><th id="414">414</th><td>      }</td></tr>
<tr><th id="415">415</th><td>      <b>break</b>;</td></tr>
<tr><th id="416">416</th><td>    <b>case</b> <kbd>'r'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="417">417</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'1'</kbd>)</td></tr>
<tr><th id="418">418</th><td>        <b>break</b>;</td></tr>
<tr><th id="419">419</th><td>      <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="420">420</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="421">421</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="422">422</th><td>        <b>return</b> <var>82</var>;	 <i>// "r10"</i></td></tr>
<tr><th id="423">423</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="424">424</th><td>        <b>return</b> <var>83</var>;	 <i>// "r11"</i></td></tr>
<tr><th id="425">425</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="426">426</th><td>        <b>return</b> <var>84</var>;	 <i>// "r12"</i></td></tr>
<tr><th id="427">427</th><td>      }</td></tr>
<tr><th id="428">428</th><td>      <b>break</b>;</td></tr>
<tr><th id="429">429</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 22 strings to match.</i></td></tr>
<tr><th id="430">430</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="431">431</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="432">432</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="433">433</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="434">434</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="435">435</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="436">436</th><td>          <b>return</b> <var>95</var>;	 <i>// "s10"</i></td></tr>
<tr><th id="437">437</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="438">438</th><td>          <b>return</b> <var>96</var>;	 <i>// "s11"</i></td></tr>
<tr><th id="439">439</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="440">440</th><td>          <b>return</b> <var>97</var>;	 <i>// "s12"</i></td></tr>
<tr><th id="441">441</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="442">442</th><td>          <b>return</b> <var>98</var>;	 <i>// "s13"</i></td></tr>
<tr><th id="443">443</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="444">444</th><td>          <b>return</b> <var>99</var>;	 <i>// "s14"</i></td></tr>
<tr><th id="445">445</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="446">446</th><td>          <b>return</b> <var>100</var>;	 <i>// "s15"</i></td></tr>
<tr><th id="447">447</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="448">448</th><td>          <b>return</b> <var>101</var>;	 <i>// "s16"</i></td></tr>
<tr><th id="449">449</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="450">450</th><td>          <b>return</b> <var>102</var>;	 <i>// "s17"</i></td></tr>
<tr><th id="451">451</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="452">452</th><td>          <b>return</b> <var>103</var>;	 <i>// "s18"</i></td></tr>
<tr><th id="453">453</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="454">454</th><td>          <b>return</b> <var>104</var>;	 <i>// "s19"</i></td></tr>
<tr><th id="455">455</th><td>        }</td></tr>
<tr><th id="456">456</th><td>        <b>break</b>;</td></tr>
<tr><th id="457">457</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="458">458</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="459">459</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="460">460</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="461">461</th><td>          <b>return</b> <var>105</var>;	 <i>// "s20"</i></td></tr>
<tr><th id="462">462</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="463">463</th><td>          <b>return</b> <var>106</var>;	 <i>// "s21"</i></td></tr>
<tr><th id="464">464</th><td>        <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="465">465</th><td>          <b>return</b> <var>107</var>;	 <i>// "s22"</i></td></tr>
<tr><th id="466">466</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="467">467</th><td>          <b>return</b> <var>108</var>;	 <i>// "s23"</i></td></tr>
<tr><th id="468">468</th><td>        <b>case</b> <kbd>'4'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="469">469</th><td>          <b>return</b> <var>109</var>;	 <i>// "s24"</i></td></tr>
<tr><th id="470">470</th><td>        <b>case</b> <kbd>'5'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="471">471</th><td>          <b>return</b> <var>110</var>;	 <i>// "s25"</i></td></tr>
<tr><th id="472">472</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="473">473</th><td>          <b>return</b> <var>111</var>;	 <i>// "s26"</i></td></tr>
<tr><th id="474">474</th><td>        <b>case</b> <kbd>'7'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="475">475</th><td>          <b>return</b> <var>112</var>;	 <i>// "s27"</i></td></tr>
<tr><th id="476">476</th><td>        <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="477">477</th><td>          <b>return</b> <var>113</var>;	 <i>// "s28"</i></td></tr>
<tr><th id="478">478</th><td>        <b>case</b> <kbd>'9'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="479">479</th><td>          <b>return</b> <var>114</var>;	 <i>// "s29"</i></td></tr>
<tr><th id="480">480</th><td>        }</td></tr>
<tr><th id="481">481</th><td>        <b>break</b>;</td></tr>
<tr><th id="482">482</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="483">483</th><td>        <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="484">484</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="485">485</th><td>        <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="486">486</th><td>          <b>return</b> <var>115</var>;	 <i>// "s30"</i></td></tr>
<tr><th id="487">487</th><td>        <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="488">488</th><td>          <b>return</b> <var>116</var>;	 <i>// "s31"</i></td></tr>
<tr><th id="489">489</th><td>        }</td></tr>
<tr><th id="490">490</th><td>        <b>break</b>;</td></tr>
<tr><th id="491">491</th><td>      }</td></tr>
<tr><th id="492">492</th><td>      <b>break</b>;</td></tr>
<tr><th id="493">493</th><td>    <b>case</b> <kbd>'v'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="494">494</th><td>      <b>if</b> (memcmp(Name.data()+<var>1</var>, <q>"pr"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="495">495</th><td>        <b>break</b>;</td></tr>
<tr><th id="496">496</th><td>      <b>return</b> <var>17</var>;	 <i>// "vpr"</i></td></tr>
<tr><th id="497">497</th><td>    }</td></tr>
<tr><th id="498">498</th><td>    <b>break</b>;</td></tr>
<tr><th id="499">499</th><td>  <b>case</b> <var>4</var>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="500">500</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="501">501</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="502">502</th><td>    <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="503">503</th><td>      <b>if</b> (memcmp(Name.data()+<var>1</var>, <q>"psr"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="504">504</th><td>        <b>break</b>;</td></tr>
<tr><th id="505">505</th><td>      <b>return</b> <var>1</var>;	 <i>// "apsr"</i></td></tr>
<tr><th id="506">506</th><td>    <b>case</b> <kbd>'c'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="507">507</th><td>      <b>if</b> (memcmp(Name.data()+<var>1</var>, <q>"psr"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="508">508</th><td>        <b>break</b>;</td></tr>
<tr><th id="509">509</th><td>      <b>return</b> <var>3</var>;	 <i>// "cpsr"</i></td></tr>
<tr><th id="510">510</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="511">511</th><td>      <b>if</b> (memcmp(Name.data()+<var>1</var>, <q>"psr"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="512">512</th><td>        <b>break</b>;</td></tr>
<tr><th id="513">513</th><td>      <b>return</b> <var>16</var>;	 <i>// "spsr"</i></td></tr>
<tr><th id="514">514</th><td>    }</td></tr>
<tr><th id="515">515</th><td>    <b>break</b>;</td></tr>
<tr><th id="516">516</th><td>  <b>case</b> <var>5</var>:	 <i>// 6 strings to match.</i></td></tr>
<tr><th id="517">517</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="518">518</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="519">519</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="520">520</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'p'</kbd>)</td></tr>
<tr><th id="521">521</th><td>        <b>break</b>;</td></tr>
<tr><th id="522">522</th><td>      <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="523">523</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="524">524</th><td>      <b>case</b> <kbd>'e'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="525">525</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>"xc"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="526">526</th><td>          <b>break</b>;</td></tr>
<tr><th id="527">527</th><td>        <b>return</b> <var>6</var>;	 <i>// "fpexc"</i></td></tr>
<tr><th id="528">528</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="529">529</th><td>        <b>switch</b> (Name[<var>3</var>]) {</td></tr>
<tr><th id="530">530</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="531">531</th><td>        <b>case</b> <kbd>'c'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="532">532</th><td>          <b>if</b> (Name[<var>4</var>] != <kbd>'r'</kbd>)</td></tr>
<tr><th id="533">533</th><td>            <b>break</b>;</td></tr>
<tr><th id="534">534</th><td>          <b>return</b> <var>8</var>;	 <i>// "fpscr"</i></td></tr>
<tr><th id="535">535</th><td>        <b>case</b> <kbd>'i'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="536">536</th><td>          <b>if</b> (Name[<var>4</var>] != <kbd>'d'</kbd>)</td></tr>
<tr><th id="537">537</th><td>            <b>break</b>;</td></tr>
<tr><th id="538">538</th><td>          <b>return</b> <var>11</var>;	 <i>// "fpsid"</i></td></tr>
<tr><th id="539">539</th><td>        }</td></tr>
<tr><th id="540">540</th><td>        <b>break</b>;</td></tr>
<tr><th id="541">541</th><td>      }</td></tr>
<tr><th id="542">542</th><td>      <b>break</b>;</td></tr>
<tr><th id="543">543</th><td>    <b>case</b> <kbd>'m'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="544">544</th><td>      <b>if</b> (memcmp(Name.data()+<var>1</var>, <q>"vfr"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="545">545</th><td>        <b>break</b>;</td></tr>
<tr><th id="546">546</th><td>      <b>switch</b> (Name[<var>4</var>]) {</td></tr>
<tr><th id="547">547</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="548">548</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="549">549</th><td>        <b>return</b> <var>52</var>;	 <i>// "mvfr0"</i></td></tr>
<tr><th id="550">550</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="551">551</th><td>        <b>return</b> <var>53</var>;	 <i>// "mvfr1"</i></td></tr>
<tr><th id="552">552</th><td>      <b>case</b> <kbd>'2'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="553">553</th><td>        <b>return</b> <var>54</var>;	 <i>// "mvfr2"</i></td></tr>
<tr><th id="554">554</th><td>      }</td></tr>
<tr><th id="555">555</th><td>      <b>break</b>;</td></tr>
<tr><th id="556">556</th><td>    }</td></tr>
<tr><th id="557">557</th><td>    <b>break</b>;</td></tr>
<tr><th id="558">558</th><td>  <b>case</b> <var>6</var>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="559">559</th><td>    <b>if</b> (memcmp(Name.data()+<var>0</var>, <q>"fp"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="560">560</th><td>      <b>break</b>;</td></tr>
<tr><th id="561">561</th><td>    <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="562">562</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="563">563</th><td>    <b>case</b> <kbd>'c'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="564">564</th><td>      <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>"xts"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="565">565</th><td>        <b>break</b>;</td></tr>
<tr><th id="566">566</th><td>      <b>return</b> <var>5</var>;	 <i>// "fpcxts"</i></td></tr>
<tr><th id="567">567</th><td>    <b>case</b> <kbd>'i'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="568">568</th><td>      <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>"nst"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="569">569</th><td>        <b>break</b>;</td></tr>
<tr><th id="570">570</th><td>      <b>return</b> <var>7</var>;	 <i>// "fpinst"</i></td></tr>
<tr><th id="571">571</th><td>    }</td></tr>
<tr><th id="572">572</th><td>    <b>break</b>;</td></tr>
<tr><th id="573">573</th><td>  <b>case</b> <var>7</var>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="574">574</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="575">575</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="576">576</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="577">577</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'p'</kbd>)</td></tr>
<tr><th id="578">578</th><td>        <b>break</b>;</td></tr>
<tr><th id="579">579</th><td>      <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="580">580</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="581">581</th><td>      <b>case</b> <kbd>'c'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="582">582</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>"xtns"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="583">583</th><td>          <b>break</b>;</td></tr>
<tr><th id="584">584</th><td>        <b>return</b> <var>4</var>;	 <i>// "fpcxtns"</i></td></tr>
<tr><th id="585">585</th><td>      <b>case</b> <kbd>'i'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="586">586</th><td>        <b>if</b> (memcmp(Name.data()+<var>3</var>, <q>"nst2"</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="587">587</th><td>          <b>break</b>;</td></tr>
<tr><th id="588">588</th><td>        <b>return</b> <var>51</var>;	 <i>// "fpinst2"</i></td></tr>
<tr><th id="589">589</th><td>      }</td></tr>
<tr><th id="590">590</th><td>      <b>break</b>;</td></tr>
<tr><th id="591">591</th><td>    <b>case</b> <kbd>'i'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="592">592</th><td>      <b>if</b> (memcmp(Name.data()+<var>1</var>, <q>"tstate"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="593">593</th><td>        <b>break</b>;</td></tr>
<tr><th id="594">594</th><td>      <b>return</b> <var>12</var>;	 <i>// "itstate"</i></td></tr>
<tr><th id="595">595</th><td>    }</td></tr>
<tr><th id="596">596</th><td>    <b>break</b>;</td></tr>
<tr><th id="597">597</th><td>  <b>case</b> <var>9</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="598">598</th><td>    <b>if</b> (memcmp(Name.data()+<var>0</var>, <q>"apsr_nzcv"</q>, <var>9</var>) != <var>0</var>)</td></tr>
<tr><th id="599">599</th><td>      <b>break</b>;</td></tr>
<tr><th id="600">600</th><td>    <b>return</b> <var>2</var>;	 <i>// "apsr_nzcv"</i></td></tr>
<tr><th id="601">601</th><td>  <b>case</b> <var>10</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="602">602</th><td>    <b>if</b> (memcmp(Name.data()+<var>0</var>, <q>"fpscr_nzcv"</q>, <var>10</var>) != <var>0</var>)</td></tr>
<tr><th id="603">603</th><td>      <b>break</b>;</td></tr>
<tr><th id="604">604</th><td>    <b>return</b> <var>9</var>;	 <i>// "fpscr_nzcv"</i></td></tr>
<tr><th id="605">605</th><td>  <b>case</b> <var>12</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="606">606</th><td>    <b>if</b> (memcmp(Name.data()+<var>0</var>, <q>"fpscr_nzcvqc"</q>, <var>12</var>) != <var>0</var>)</td></tr>
<tr><th id="607">607</th><td>      <b>break</b>;</td></tr>
<tr><th id="608">608</th><td>    <b>return</b> <var>10</var>;	 <i>// "fpscr_nzcvqc"</i></td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="611">611</th><td>}</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td><u>#<span data-ppcond="131">endif</span> // GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><u>#<span data-ppcond="616">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGET_FEATURE_NAME">GET_SUBTARGET_FEATURE_NAME</span></u></td></tr>
<tr><th id="617">617</th><td><u>#undef GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td><i>// User-level names for subtarget features that participate in</i></td></tr>
<tr><th id="620">620</th><td><i>// instruction matching.</i></td></tr>
<tr><th id="621">621</th><td><em>static</em> <em>const</em> <em>char</em> *getSubtargetFeatureName(uint64_t Val) {</td></tr>
<tr><th id="622">622</th><td>  <b>switch</b>(Val) {</td></tr>
<tr><th id="623">623</th><td>  <b>case</b> Feature_HasV4TBit: <b>return</b> <q>"armv4t"</q>;</td></tr>
<tr><th id="624">624</th><td>  <b>case</b> Feature_HasV5TBit: <b>return</b> <q>"armv5t"</q>;</td></tr>
<tr><th id="625">625</th><td>  <b>case</b> Feature_HasV5TEBit: <b>return</b> <q>"armv5te"</q>;</td></tr>
<tr><th id="626">626</th><td>  <b>case</b> Feature_HasV6Bit: <b>return</b> <q>"armv6"</q>;</td></tr>
<tr><th id="627">627</th><td>  <b>case</b> Feature_HasV6MBit: <b>return</b> <q>"armv6m or armv6t2"</q>;</td></tr>
<tr><th id="628">628</th><td>  <b>case</b> Feature_HasV8MBaselineBit: <b>return</b> <q>"armv8m.base"</q>;</td></tr>
<tr><th id="629">629</th><td>  <b>case</b> Feature_HasV8MMainlineBit: <b>return</b> <q>"armv8m.main"</q>;</td></tr>
<tr><th id="630">630</th><td>  <b>case</b> Feature_HasV8_1MMainlineBit: <b>return</b> <q>"armv8.1m.main"</q>;</td></tr>
<tr><th id="631">631</th><td>  <b>case</b> Feature_HasMVEIntBit: <b>return</b> <q>"mve"</q>;</td></tr>
<tr><th id="632">632</th><td>  <b>case</b> Feature_HasMVEFloatBit: <b>return</b> <q>"mve.fp"</q>;</td></tr>
<tr><th id="633">633</th><td>  <b>case</b> Feature_HasCDEBit: <b>return</b> <q>"cde"</q>;</td></tr>
<tr><th id="634">634</th><td>  <b>case</b> Feature_HasFPRegsBit: <b>return</b> <q>"fp registers"</q>;</td></tr>
<tr><th id="635">635</th><td>  <b>case</b> Feature_HasFPRegs16Bit: <b>return</b> <q>"16-bit fp registers"</q>;</td></tr>
<tr><th id="636">636</th><td>  <b>case</b> Feature_HasNoFPRegs16Bit: <b>return</b> <q>"16-bit fp registers"</q>;</td></tr>
<tr><th id="637">637</th><td>  <b>case</b> Feature_HasFPRegs64Bit: <b>return</b> <q>"64-bit fp registers"</q>;</td></tr>
<tr><th id="638">638</th><td>  <b>case</b> Feature_HasFPRegsV8_1MBit: <b>return</b> <q>"armv8.1m.main with FP or MVE"</q>;</td></tr>
<tr><th id="639">639</th><td>  <b>case</b> Feature_HasV6T2Bit: <b>return</b> <q>"armv6t2"</q>;</td></tr>
<tr><th id="640">640</th><td>  <b>case</b> Feature_HasV6KBit: <b>return</b> <q>"armv6k"</q>;</td></tr>
<tr><th id="641">641</th><td>  <b>case</b> Feature_HasV7Bit: <b>return</b> <q>"armv7"</q>;</td></tr>
<tr><th id="642">642</th><td>  <b>case</b> Feature_HasV8Bit: <b>return</b> <q>"armv8"</q>;</td></tr>
<tr><th id="643">643</th><td>  <b>case</b> Feature_PreV8Bit: <b>return</b> <q>"armv7 or earlier"</q>;</td></tr>
<tr><th id="644">644</th><td>  <b>case</b> Feature_HasV8_1aBit: <b>return</b> <q>"armv8.1a"</q>;</td></tr>
<tr><th id="645">645</th><td>  <b>case</b> Feature_HasV8_2aBit: <b>return</b> <q>"armv8.2a"</q>;</td></tr>
<tr><th id="646">646</th><td>  <b>case</b> Feature_HasV8_3aBit: <b>return</b> <q>"armv8.3a"</q>;</td></tr>
<tr><th id="647">647</th><td>  <b>case</b> Feature_HasV8_4aBit: <b>return</b> <q>"armv8.4a"</q>;</td></tr>
<tr><th id="648">648</th><td>  <b>case</b> Feature_HasV8_5aBit: <b>return</b> <q>"armv8.5a"</q>;</td></tr>
<tr><th id="649">649</th><td>  <b>case</b> Feature_HasV8_6aBit: <b>return</b> <q>"armv8.6a"</q>;</td></tr>
<tr><th id="650">650</th><td>  <b>case</b> Feature_HasV8_7aBit: <b>return</b> <q>"armv8.7a"</q>;</td></tr>
<tr><th id="651">651</th><td>  <b>case</b> Feature_HasVFP2Bit: <b>return</b> <q>"VFP2"</q>;</td></tr>
<tr><th id="652">652</th><td>  <b>case</b> Feature_HasVFP3Bit: <b>return</b> <q>"VFP3"</q>;</td></tr>
<tr><th id="653">653</th><td>  <b>case</b> Feature_HasVFP4Bit: <b>return</b> <q>"VFP4"</q>;</td></tr>
<tr><th id="654">654</th><td>  <b>case</b> Feature_HasDPVFPBit: <b>return</b> <q>"double precision VFP"</q>;</td></tr>
<tr><th id="655">655</th><td>  <b>case</b> Feature_HasFPARMv8Bit: <b>return</b> <q>"FPARMv8"</q>;</td></tr>
<tr><th id="656">656</th><td>  <b>case</b> Feature_HasNEONBit: <b>return</b> <q>"NEON"</q>;</td></tr>
<tr><th id="657">657</th><td>  <b>case</b> Feature_HasSHA2Bit: <b>return</b> <q>"sha2"</q>;</td></tr>
<tr><th id="658">658</th><td>  <b>case</b> Feature_HasAESBit: <b>return</b> <q>"aes"</q>;</td></tr>
<tr><th id="659">659</th><td>  <b>case</b> Feature_HasCryptoBit: <b>return</b> <q>"crypto"</q>;</td></tr>
<tr><th id="660">660</th><td>  <b>case</b> Feature_HasDotProdBit: <b>return</b> <q>"dotprod"</q>;</td></tr>
<tr><th id="661">661</th><td>  <b>case</b> Feature_HasCRCBit: <b>return</b> <q>"crc"</q>;</td></tr>
<tr><th id="662">662</th><td>  <b>case</b> Feature_HasRASBit: <b>return</b> <q>"ras"</q>;</td></tr>
<tr><th id="663">663</th><td>  <b>case</b> Feature_HasLOBBit: <b>return</b> <q>"lob"</q>;</td></tr>
<tr><th id="664">664</th><td>  <b>case</b> Feature_HasFP16Bit: <b>return</b> <q>"half-float conversions"</q>;</td></tr>
<tr><th id="665">665</th><td>  <b>case</b> Feature_HasFullFP16Bit: <b>return</b> <q>"full half-float"</q>;</td></tr>
<tr><th id="666">666</th><td>  <b>case</b> Feature_HasFP16FMLBit: <b>return</b> <q>"full half-float fml"</q>;</td></tr>
<tr><th id="667">667</th><td>  <b>case</b> Feature_HasBF16Bit: <b>return</b> <q>"BFloat16 floating point extension"</q>;</td></tr>
<tr><th id="668">668</th><td>  <b>case</b> Feature_HasMatMulInt8Bit: <b>return</b> <q>"8-bit integer matrix multiply"</q>;</td></tr>
<tr><th id="669">669</th><td>  <b>case</b> Feature_HasDivideInThumbBit: <b>return</b> <q>"divide in THUMB"</q>;</td></tr>
<tr><th id="670">670</th><td>  <b>case</b> Feature_HasDivideInARMBit: <b>return</b> <q>"divide in ARM"</q>;</td></tr>
<tr><th id="671">671</th><td>  <b>case</b> Feature_HasDSPBit: <b>return</b> <q>"dsp"</q>;</td></tr>
<tr><th id="672">672</th><td>  <b>case</b> Feature_HasDBBit: <b>return</b> <q>"data-barriers"</q>;</td></tr>
<tr><th id="673">673</th><td>  <b>case</b> Feature_HasDFBBit: <b>return</b> <q>"full-data-barrier"</q>;</td></tr>
<tr><th id="674">674</th><td>  <b>case</b> Feature_HasV7ClrexBit: <b>return</b> <q>"v7 clrex"</q>;</td></tr>
<tr><th id="675">675</th><td>  <b>case</b> Feature_HasAcquireReleaseBit: <b>return</b> <q>"acquire/release"</q>;</td></tr>
<tr><th id="676">676</th><td>  <b>case</b> Feature_HasMPBit: <b>return</b> <q>"mp-extensions"</q>;</td></tr>
<tr><th id="677">677</th><td>  <b>case</b> Feature_HasVirtualizationBit: <b>return</b> <q>"virtualization-extensions"</q>;</td></tr>
<tr><th id="678">678</th><td>  <b>case</b> Feature_HasTrustZoneBit: <b>return</b> <q>"TrustZone"</q>;</td></tr>
<tr><th id="679">679</th><td>  <b>case</b> Feature_Has8MSecExtBit: <b>return</b> <q>"ARMv8-M Security Extensions"</q>;</td></tr>
<tr><th id="680">680</th><td>  <b>case</b> Feature_IsThumbBit: <b>return</b> <q>"thumb"</q>;</td></tr>
<tr><th id="681">681</th><td>  <b>case</b> Feature_IsThumb2Bit: <b>return</b> <q>"thumb2"</q>;</td></tr>
<tr><th id="682">682</th><td>  <b>case</b> Feature_IsMClassBit: <b>return</b> <q>"armv*m"</q>;</td></tr>
<tr><th id="683">683</th><td>  <b>case</b> Feature_IsNotMClassBit: <b>return</b> <q>"!armv*m"</q>;</td></tr>
<tr><th id="684">684</th><td>  <b>case</b> Feature_IsARMBit: <b>return</b> <q>"arm-mode"</q>;</td></tr>
<tr><th id="685">685</th><td>  <b>case</b> Feature_UseNaClTrapBit: <b>return</b> <q>"NaCl"</q>;</td></tr>
<tr><th id="686">686</th><td>  <b>case</b> Feature_UseNegativeImmediatesBit: <b>return</b> <q>"NegativeImmediates"</q>;</td></tr>
<tr><th id="687">687</th><td>  <b>case</b> Feature_HasSBBit: <b>return</b> <q>"sb"</q>;</td></tr>
<tr><th id="688">688</th><td>  <b>default</b>: <b>return</b> <q>"(unknown)"</q>;</td></tr>
<tr><th id="689">689</th><td>  }</td></tr>
<tr><th id="690">690</th><td>}</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td><u>#<span data-ppcond="616">endif</span> // GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><u>#<span data-ppcond="695">ifdef</span> <span class="macro" data-ref="_M/GET_MATCHER_IMPLEMENTATION">GET_MATCHER_IMPLEMENTATION</span></u></td></tr>
<tr><th id="696">696</th><td><u>#undef GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td><em>static</em> <em>void</em> applyMnemonicAliases(StringRef &amp;Mnemonic, <em>const</em> FeatureBitset &amp;Features, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="699">699</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="700">700</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="701">701</th><td>    <b>break</b>;</td></tr>
<tr><th id="702">702</th><td>  }</td></tr>
<tr><th id="703">703</th><td>  <b>switch</b> (Mnemonic.size()) {</td></tr>
<tr><th id="704">704</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="705">705</th><td>  <b>case</b> <var>3</var>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="706">706</th><td>    <b>switch</b> (Mnemonic[<var>0</var>]) {</td></tr>
<tr><th id="707">707</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="708">708</th><td>    <b>case</b> <kbd>'r'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="709">709</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"fe"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="710">710</th><td>        <b>break</b>;</td></tr>
<tr><th id="711">711</th><td>      Mnemonic = <q>"rfeia"</q>;	 <i>// "rfe"</i></td></tr>
<tr><th id="712">712</th><td>      <b>return</b>;</td></tr>
<tr><th id="713">713</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="714">714</th><td>      <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="715">715</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="716">716</th><td>      <b>case</b> <kbd>'m'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="717">717</th><td>        <b>if</b> (Mnemonic[<var>2</var>] != <kbd>'i'</kbd>)</td></tr>
<tr><th id="718">718</th><td>          <b>break</b>;</td></tr>
<tr><th id="719">719</th><td>        Mnemonic = <q>"smc"</q>;	 <i>// "smi"</i></td></tr>
<tr><th id="720">720</th><td>        <b>return</b>;</td></tr>
<tr><th id="721">721</th><td>      <b>case</b> <kbd>'r'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="722">722</th><td>        <b>if</b> (Mnemonic[<var>2</var>] != <kbd>'s'</kbd>)</td></tr>
<tr><th id="723">723</th><td>          <b>break</b>;</td></tr>
<tr><th id="724">724</th><td>        Mnemonic = <q>"srsia"</q>;	 <i>// "srs"</i></td></tr>
<tr><th id="725">725</th><td>        <b>return</b>;</td></tr>
<tr><th id="726">726</th><td>      <b>case</b> <kbd>'w'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="727">727</th><td>        <b>if</b> (Mnemonic[<var>2</var>] != <kbd>'i'</kbd>)</td></tr>
<tr><th id="728">728</th><td>          <b>break</b>;</td></tr>
<tr><th id="729">729</th><td>        Mnemonic = <q>"svc"</q>;	 <i>// "swi"</i></td></tr>
<tr><th id="730">730</th><td>        <b>return</b>;</td></tr>
<tr><th id="731">731</th><td>      }</td></tr>
<tr><th id="732">732</th><td>      <b>break</b>;</td></tr>
<tr><th id="733">733</th><td>    }</td></tr>
<tr><th id="734">734</th><td>    <b>break</b>;</td></tr>
<tr><th id="735">735</th><td>  <b>case</b> <var>4</var>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="736">736</th><td>    <b>switch</b> (Mnemonic[<var>0</var>]) {</td></tr>
<tr><th id="737">737</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="738">738</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="739">739</th><td>      <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="740">740</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="741">741</th><td>      <b>case</b> <kbd>'l'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="742">742</th><td>        <b>if</b> (Mnemonic[<var>2</var>] != <kbd>'d'</kbd>)</td></tr>
<tr><th id="743">743</th><td>          <b>break</b>;</td></tr>
<tr><th id="744">744</th><td>        <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="745">745</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="746">746</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="747">747</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fldd"</i></td></tr>
<tr><th id="748">748</th><td>            Mnemonic = <q>"vldr"</q>;</td></tr>
<tr><th id="749">749</th><td>          <b>return</b>;</td></tr>
<tr><th id="750">750</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="751">751</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "flds"</i></td></tr>
<tr><th id="752">752</th><td>            Mnemonic = <q>"vldr"</q>;</td></tr>
<tr><th id="753">753</th><td>          <b>return</b>;</td></tr>
<tr><th id="754">754</th><td>        }</td></tr>
<tr><th id="755">755</th><td>        <b>break</b>;</td></tr>
<tr><th id="756">756</th><td>      <b>case</b> <kbd>'m'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="757">757</th><td>        <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="758">758</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="759">759</th><td>        <b>case</b> <kbd>'r'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="760">760</th><td>          <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="761">761</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="762">762</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="763">763</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fmrs"</i></td></tr>
<tr><th id="764">764</th><td>              Mnemonic = <q>"vmov"</q>;</td></tr>
<tr><th id="765">765</th><td>            <b>return</b>;</td></tr>
<tr><th id="766">766</th><td>          <b>case</b> <kbd>'x'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="767">767</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fmrx"</i></td></tr>
<tr><th id="768">768</th><td>              Mnemonic = <q>"vmrs"</q>;</td></tr>
<tr><th id="769">769</th><td>            <b>return</b>;</td></tr>
<tr><th id="770">770</th><td>          }</td></tr>
<tr><th id="771">771</th><td>          <b>break</b>;</td></tr>
<tr><th id="772">772</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="773">773</th><td>          <b>if</b> (Mnemonic[<var>3</var>] != <kbd>'r'</kbd>)</td></tr>
<tr><th id="774">774</th><td>            <b>break</b>;</td></tr>
<tr><th id="775">775</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fmsr"</i></td></tr>
<tr><th id="776">776</th><td>            Mnemonic = <q>"vmov"</q>;</td></tr>
<tr><th id="777">777</th><td>          <b>return</b>;</td></tr>
<tr><th id="778">778</th><td>        <b>case</b> <kbd>'x'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="779">779</th><td>          <b>if</b> (Mnemonic[<var>3</var>] != <kbd>'r'</kbd>)</td></tr>
<tr><th id="780">780</th><td>            <b>break</b>;</td></tr>
<tr><th id="781">781</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fmxr"</i></td></tr>
<tr><th id="782">782</th><td>            Mnemonic = <q>"vmsr"</q>;</td></tr>
<tr><th id="783">783</th><td>          <b>return</b>;</td></tr>
<tr><th id="784">784</th><td>        }</td></tr>
<tr><th id="785">785</th><td>        <b>break</b>;</td></tr>
<tr><th id="786">786</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="787">787</th><td>        <b>if</b> (Mnemonic[<var>2</var>] != <kbd>'t'</kbd>)</td></tr>
<tr><th id="788">788</th><td>          <b>break</b>;</td></tr>
<tr><th id="789">789</th><td>        <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="790">790</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="791">791</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="792">792</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fstd"</i></td></tr>
<tr><th id="793">793</th><td>            Mnemonic = <q>"vstr"</q>;</td></tr>
<tr><th id="794">794</th><td>          <b>return</b>;</td></tr>
<tr><th id="795">795</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="796">796</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fsts"</i></td></tr>
<tr><th id="797">797</th><td>            Mnemonic = <q>"vstr"</q>;</td></tr>
<tr><th id="798">798</th><td>          <b>return</b>;</td></tr>
<tr><th id="799">799</th><td>        }</td></tr>
<tr><th id="800">800</th><td>        <b>break</b>;</td></tr>
<tr><th id="801">801</th><td>      }</td></tr>
<tr><th id="802">802</th><td>      <b>break</b>;</td></tr>
<tr><th id="803">803</th><td>    <b>case</b> <kbd>'v'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="804">804</th><td>      <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="805">805</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="806">806</th><td>      <b>case</b> <kbd>'l'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="807">807</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"dm"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="808">808</th><td>          <b>break</b>;</td></tr>
<tr><th id="809">809</th><td>        Mnemonic = <q>"vldmia"</q>;	 <i>// "vldm"</i></td></tr>
<tr><th id="810">810</th><td>        <b>return</b>;</td></tr>
<tr><th id="811">811</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="812">812</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"tm"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="813">813</th><td>          <b>break</b>;</td></tr>
<tr><th id="814">814</th><td>        Mnemonic = <q>"vstmia"</q>;	 <i>// "vstm"</i></td></tr>
<tr><th id="815">815</th><td>        <b>return</b>;</td></tr>
<tr><th id="816">816</th><td>      }</td></tr>
<tr><th id="817">817</th><td>      <b>break</b>;</td></tr>
<tr><th id="818">818</th><td>    }</td></tr>
<tr><th id="819">819</th><td>    <b>break</b>;</td></tr>
<tr><th id="820">820</th><td>  <b>case</b> <var>5</var>:	 <i>// 51 strings to match.</i></td></tr>
<tr><th id="821">821</th><td>    <b>switch</b> (Mnemonic[<var>0</var>]) {</td></tr>
<tr><th id="822">822</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="823">823</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 18 strings to match.</i></td></tr>
<tr><th id="824">824</th><td>      <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="825">825</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="826">826</th><td>      <b>case</b> <kbd>'a'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="827">827</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"dd"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="828">828</th><td>          <b>break</b>;</td></tr>
<tr><th id="829">829</th><td>        <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="830">830</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="831">831</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="832">832</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "faddd"</i></td></tr>
<tr><th id="833">833</th><td>            Mnemonic = <q>"vadd.f64"</q>;</td></tr>
<tr><th id="834">834</th><td>          <b>return</b>;</td></tr>
<tr><th id="835">835</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="836">836</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fadds"</i></td></tr>
<tr><th id="837">837</th><td>            Mnemonic = <q>"vadd.f32"</q>;</td></tr>
<tr><th id="838">838</th><td>          <b>return</b>;</td></tr>
<tr><th id="839">839</th><td>        }</td></tr>
<tr><th id="840">840</th><td>        <b>break</b>;</td></tr>
<tr><th id="841">841</th><td>      <b>case</b> <kbd>'c'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="842">842</th><td>        <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="843">843</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="844">844</th><td>        <b>case</b> <kbd>'m'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="845">845</th><td>          <b>if</b> (Mnemonic[<var>3</var>] != <kbd>'p'</kbd>)</td></tr>
<tr><th id="846">846</th><td>            <b>break</b>;</td></tr>
<tr><th id="847">847</th><td>          <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="848">848</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="849">849</th><td>          <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="850">850</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fcmpd"</i></td></tr>
<tr><th id="851">851</th><td>              Mnemonic = <q>"vcmp.f64"</q>;</td></tr>
<tr><th id="852">852</th><td>            <b>return</b>;</td></tr>
<tr><th id="853">853</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="854">854</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fcmps"</i></td></tr>
<tr><th id="855">855</th><td>              Mnemonic = <q>"vcmp.f32"</q>;</td></tr>
<tr><th id="856">856</th><td>            <b>return</b>;</td></tr>
<tr><th id="857">857</th><td>          }</td></tr>
<tr><th id="858">858</th><td>          <b>break</b>;</td></tr>
<tr><th id="859">859</th><td>        <b>case</b> <kbd>'p'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="860">860</th><td>          <b>if</b> (Mnemonic[<var>3</var>] != <kbd>'y'</kbd>)</td></tr>
<tr><th id="861">861</th><td>            <b>break</b>;</td></tr>
<tr><th id="862">862</th><td>          <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="863">863</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="864">864</th><td>          <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="865">865</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fcpyd"</i></td></tr>
<tr><th id="866">866</th><td>              Mnemonic = <q>"vmov.f64"</q>;</td></tr>
<tr><th id="867">867</th><td>            <b>return</b>;</td></tr>
<tr><th id="868">868</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="869">869</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fcpys"</i></td></tr>
<tr><th id="870">870</th><td>              Mnemonic = <q>"vmov.f32"</q>;</td></tr>
<tr><th id="871">871</th><td>            <b>return</b>;</td></tr>
<tr><th id="872">872</th><td>          }</td></tr>
<tr><th id="873">873</th><td>          <b>break</b>;</td></tr>
<tr><th id="874">874</th><td>        }</td></tr>
<tr><th id="875">875</th><td>        <b>break</b>;</td></tr>
<tr><th id="876">876</th><td>      <b>case</b> <kbd>'d'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="877">877</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"iv"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="878">878</th><td>          <b>break</b>;</td></tr>
<tr><th id="879">879</th><td>        <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="880">880</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="881">881</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="882">882</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fdivd"</i></td></tr>
<tr><th id="883">883</th><td>            Mnemonic = <q>"vdiv.f64"</q>;</td></tr>
<tr><th id="884">884</th><td>          <b>return</b>;</td></tr>
<tr><th id="885">885</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="886">886</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fdivs"</i></td></tr>
<tr><th id="887">887</th><td>            Mnemonic = <q>"vdiv.f32"</q>;</td></tr>
<tr><th id="888">888</th><td>          <b>return</b>;</td></tr>
<tr><th id="889">889</th><td>        }</td></tr>
<tr><th id="890">890</th><td>        <b>break</b>;</td></tr>
<tr><th id="891">891</th><td>      <b>case</b> <kbd>'m'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="892">892</th><td>        <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="893">893</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="894">894</th><td>        <b>case</b> <kbd>'a'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="895">895</th><td>          <b>if</b> (Mnemonic[<var>3</var>] != <kbd>'c'</kbd>)</td></tr>
<tr><th id="896">896</th><td>            <b>break</b>;</td></tr>
<tr><th id="897">897</th><td>          <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="898">898</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="899">899</th><td>          <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="900">900</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fmacd"</i></td></tr>
<tr><th id="901">901</th><td>              Mnemonic = <q>"vmla.f64"</q>;</td></tr>
<tr><th id="902">902</th><td>            <b>return</b>;</td></tr>
<tr><th id="903">903</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="904">904</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fmacs"</i></td></tr>
<tr><th id="905">905</th><td>              Mnemonic = <q>"vmla.f32"</q>;</td></tr>
<tr><th id="906">906</th><td>            <b>return</b>;</td></tr>
<tr><th id="907">907</th><td>          }</td></tr>
<tr><th id="908">908</th><td>          <b>break</b>;</td></tr>
<tr><th id="909">909</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="910">910</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"rr"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="911">911</th><td>            <b>break</b>;</td></tr>
<tr><th id="912">912</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fmdrr"</i></td></tr>
<tr><th id="913">913</th><td>            Mnemonic = <q>"vmov"</q>;</td></tr>
<tr><th id="914">914</th><td>          <b>return</b>;</td></tr>
<tr><th id="915">915</th><td>        <b>case</b> <kbd>'r'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="916">916</th><td>          <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="917">917</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="918">918</th><td>          <b>case</b> <kbd>'d'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="919">919</th><td>            <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="920">920</th><td>            <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="921">921</th><td>            <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="922">922</th><td>              <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fmrdd"</i></td></tr>
<tr><th id="923">923</th><td>                Mnemonic = <q>"vmov"</q>;</td></tr>
<tr><th id="924">924</th><td>              <b>return</b>;</td></tr>
<tr><th id="925">925</th><td>            <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="926">926</th><td>              <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fmrds"</i></td></tr>
<tr><th id="927">927</th><td>                Mnemonic = <q>"vmov"</q>;</td></tr>
<tr><th id="928">928</th><td>              <b>return</b>;</td></tr>
<tr><th id="929">929</th><td>            }</td></tr>
<tr><th id="930">930</th><td>            <b>break</b>;</td></tr>
<tr><th id="931">931</th><td>          <b>case</b> <kbd>'r'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="932">932</th><td>            <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'d'</kbd>)</td></tr>
<tr><th id="933">933</th><td>              <b>break</b>;</td></tr>
<tr><th id="934">934</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fmrrd"</i></td></tr>
<tr><th id="935">935</th><td>              Mnemonic = <q>"vmov"</q>;</td></tr>
<tr><th id="936">936</th><td>            <b>return</b>;</td></tr>
<tr><th id="937">937</th><td>          }</td></tr>
<tr><th id="938">938</th><td>          <b>break</b>;</td></tr>
<tr><th id="939">939</th><td>        <b>case</b> <kbd>'u'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="940">940</th><td>          <b>if</b> (Mnemonic[<var>3</var>] != <kbd>'l'</kbd>)</td></tr>
<tr><th id="941">941</th><td>            <b>break</b>;</td></tr>
<tr><th id="942">942</th><td>          <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="943">943</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="944">944</th><td>          <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="945">945</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fmuld"</i></td></tr>
<tr><th id="946">946</th><td>              Mnemonic = <q>"vmul.f64"</q>;</td></tr>
<tr><th id="947">947</th><td>            <b>return</b>;</td></tr>
<tr><th id="948">948</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="949">949</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fmuls"</i></td></tr>
<tr><th id="950">950</th><td>              Mnemonic = <q>"vmul.f32"</q>;</td></tr>
<tr><th id="951">951</th><td>            <b>return</b>;</td></tr>
<tr><th id="952">952</th><td>          }</td></tr>
<tr><th id="953">953</th><td>          <b>break</b>;</td></tr>
<tr><th id="954">954</th><td>        }</td></tr>
<tr><th id="955">955</th><td>        <b>break</b>;</td></tr>
<tr><th id="956">956</th><td>      <b>case</b> <kbd>'n'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="957">957</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"eg"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="958">958</th><td>          <b>break</b>;</td></tr>
<tr><th id="959">959</th><td>        <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="960">960</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="961">961</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="962">962</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fnegd"</i></td></tr>
<tr><th id="963">963</th><td>            Mnemonic = <q>"vneg.f64"</q>;</td></tr>
<tr><th id="964">964</th><td>          <b>return</b>;</td></tr>
<tr><th id="965">965</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="966">966</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fnegs"</i></td></tr>
<tr><th id="967">967</th><td>            Mnemonic = <q>"vneg.f32"</q>;</td></tr>
<tr><th id="968">968</th><td>          <b>return</b>;</td></tr>
<tr><th id="969">969</th><td>        }</td></tr>
<tr><th id="970">970</th><td>        <b>break</b>;</td></tr>
<tr><th id="971">971</th><td>      }</td></tr>
<tr><th id="972">972</th><td>      <b>break</b>;</td></tr>
<tr><th id="973">973</th><td>    <b>case</b> <kbd>'l'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="974">974</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"dm"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="975">975</th><td>        <b>break</b>;</td></tr>
<tr><th id="976">976</th><td>      <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="977">977</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="978">978</th><td>      <b>case</b> <kbd>'e'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="979">979</th><td>        <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="980">980</th><td>          <b>break</b>;</td></tr>
<tr><th id="981">981</th><td>        Mnemonic = <q>"ldmdb"</q>;	 <i>// "ldmea"</i></td></tr>
<tr><th id="982">982</th><td>        <b>return</b>;</td></tr>
<tr><th id="983">983</th><td>      <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="984">984</th><td>        <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'d'</kbd>)</td></tr>
<tr><th id="985">985</th><td>          <b>break</b>;</td></tr>
<tr><th id="986">986</th><td>        Mnemonic = <q>"ldm"</q>;	 <i>// "ldmfd"</i></td></tr>
<tr><th id="987">987</th><td>        <b>return</b>;</td></tr>
<tr><th id="988">988</th><td>      <b>case</b> <kbd>'i'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="989">989</th><td>        <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="990">990</th><td>          <b>break</b>;</td></tr>
<tr><th id="991">991</th><td>        Mnemonic = <q>"ldm"</q>;	 <i>// "ldmia"</i></td></tr>
<tr><th id="992">992</th><td>        <b>return</b>;</td></tr>
<tr><th id="993">993</th><td>      }</td></tr>
<tr><th id="994">994</th><td>      <b>break</b>;</td></tr>
<tr><th id="995">995</th><td>    <b>case</b> <kbd>'r'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="996">996</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"fe"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="997">997</th><td>        <b>break</b>;</td></tr>
<tr><th id="998">998</th><td>      <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="999">999</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1000">1000</th><td>      <b>case</b> <kbd>'e'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1001">1001</th><td>        <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="1002">1002</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1003">1003</th><td>        <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1004">1004</th><td>          Mnemonic = <q>"rfedb"</q>;	 <i>// "rfeea"</i></td></tr>
<tr><th id="1005">1005</th><td>          <b>return</b>;</td></tr>
<tr><th id="1006">1006</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1007">1007</th><td>          Mnemonic = <q>"rfeib"</q>;	 <i>// "rfeed"</i></td></tr>
<tr><th id="1008">1008</th><td>          <b>return</b>;</td></tr>
<tr><th id="1009">1009</th><td>        }</td></tr>
<tr><th id="1010">1010</th><td>        <b>break</b>;</td></tr>
<tr><th id="1011">1011</th><td>      <b>case</b> <kbd>'f'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1012">1012</th><td>        <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="1013">1013</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1014">1014</th><td>        <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1015">1015</th><td>          Mnemonic = <q>"rfeda"</q>;	 <i>// "rfefa"</i></td></tr>
<tr><th id="1016">1016</th><td>          <b>return</b>;</td></tr>
<tr><th id="1017">1017</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1018">1018</th><td>          Mnemonic = <q>"rfeia"</q>;	 <i>// "rfefd"</i></td></tr>
<tr><th id="1019">1019</th><td>          <b>return</b>;</td></tr>
<tr><th id="1020">1020</th><td>        }</td></tr>
<tr><th id="1021">1021</th><td>        <b>break</b>;</td></tr>
<tr><th id="1022">1022</th><td>      }</td></tr>
<tr><th id="1023">1023</th><td>      <b>break</b>;</td></tr>
<tr><th id="1024">1024</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 7 strings to match.</i></td></tr>
<tr><th id="1025">1025</th><td>      <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="1026">1026</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1027">1027</th><td>      <b>case</b> <kbd>'r'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="1028">1028</th><td>        <b>if</b> (Mnemonic[<var>2</var>] != <kbd>'s'</kbd>)</td></tr>
<tr><th id="1029">1029</th><td>          <b>break</b>;</td></tr>
<tr><th id="1030">1030</th><td>        <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="1031">1031</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1032">1032</th><td>        <b>case</b> <kbd>'e'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1033">1033</th><td>          <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="1034">1034</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1035">1035</th><td>          <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1036">1036</th><td>            Mnemonic = <q>"srsia"</q>;	 <i>// "srsea"</i></td></tr>
<tr><th id="1037">1037</th><td>            <b>return</b>;</td></tr>
<tr><th id="1038">1038</th><td>          <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1039">1039</th><td>            Mnemonic = <q>"srsda"</q>;	 <i>// "srsed"</i></td></tr>
<tr><th id="1040">1040</th><td>            <b>return</b>;</td></tr>
<tr><th id="1041">1041</th><td>          }</td></tr>
<tr><th id="1042">1042</th><td>          <b>break</b>;</td></tr>
<tr><th id="1043">1043</th><td>        <b>case</b> <kbd>'f'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1044">1044</th><td>          <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="1045">1045</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1046">1046</th><td>          <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1047">1047</th><td>            Mnemonic = <q>"srsib"</q>;	 <i>// "srsfa"</i></td></tr>
<tr><th id="1048">1048</th><td>            <b>return</b>;</td></tr>
<tr><th id="1049">1049</th><td>          <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1050">1050</th><td>            Mnemonic = <q>"srsdb"</q>;	 <i>// "srsfd"</i></td></tr>
<tr><th id="1051">1051</th><td>            <b>return</b>;</td></tr>
<tr><th id="1052">1052</th><td>          }</td></tr>
<tr><th id="1053">1053</th><td>          <b>break</b>;</td></tr>
<tr><th id="1054">1054</th><td>        }</td></tr>
<tr><th id="1055">1055</th><td>        <b>break</b>;</td></tr>
<tr><th id="1056">1056</th><td>      <b>case</b> <kbd>'t'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="1057">1057</th><td>        <b>if</b> (Mnemonic[<var>2</var>] != <kbd>'m'</kbd>)</td></tr>
<tr><th id="1058">1058</th><td>          <b>break</b>;</td></tr>
<tr><th id="1059">1059</th><td>        <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="1060">1060</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1061">1061</th><td>        <b>case</b> <kbd>'e'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1062">1062</th><td>          <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="1063">1063</th><td>            <b>break</b>;</td></tr>
<tr><th id="1064">1064</th><td>          Mnemonic = <q>"stm"</q>;	 <i>// "stmea"</i></td></tr>
<tr><th id="1065">1065</th><td>          <b>return</b>;</td></tr>
<tr><th id="1066">1066</th><td>        <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1067">1067</th><td>          <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'d'</kbd>)</td></tr>
<tr><th id="1068">1068</th><td>            <b>break</b>;</td></tr>
<tr><th id="1069">1069</th><td>          Mnemonic = <q>"stmdb"</q>;	 <i>// "stmfd"</i></td></tr>
<tr><th id="1070">1070</th><td>          <b>return</b>;</td></tr>
<tr><th id="1071">1071</th><td>        <b>case</b> <kbd>'i'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1072">1072</th><td>          <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'a'</kbd>)</td></tr>
<tr><th id="1073">1073</th><td>            <b>break</b>;</td></tr>
<tr><th id="1074">1074</th><td>          Mnemonic = <q>"stm"</q>;	 <i>// "stmia"</i></td></tr>
<tr><th id="1075">1075</th><td>          <b>return</b>;</td></tr>
<tr><th id="1076">1076</th><td>        }</td></tr>
<tr><th id="1077">1077</th><td>        <b>break</b>;</td></tr>
<tr><th id="1078">1078</th><td>      }</td></tr>
<tr><th id="1079">1079</th><td>      <b>break</b>;</td></tr>
<tr><th id="1080">1080</th><td>    <b>case</b> <kbd>'v'</kbd>:	 <i>// 19 strings to match.</i></td></tr>
<tr><th id="1081">1081</th><td>      <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="1082">1082</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1083">1083</th><td>      <b>case</b> <kbd>'a'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="1084">1084</th><td>        <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="1085">1085</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1086">1086</th><td>        <b>case</b> <kbd>'b'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1087">1087</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"sq"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1088">1088</th><td>            <b>break</b>;</td></tr>
<tr><th id="1089">1089</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vabsq"</i></td></tr>
<tr><th id="1090">1090</th><td>            Mnemonic = <q>"vabs"</q>;</td></tr>
<tr><th id="1091">1091</th><td>          <b>return</b>;</td></tr>
<tr><th id="1092">1092</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1093">1093</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"dq"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1094">1094</th><td>            <b>break</b>;</td></tr>
<tr><th id="1095">1095</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vaddq"</i></td></tr>
<tr><th id="1096">1096</th><td>            Mnemonic = <q>"vadd"</q>;</td></tr>
<tr><th id="1097">1097</th><td>          <b>return</b>;</td></tr>
<tr><th id="1098">1098</th><td>        <b>case</b> <kbd>'n'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1099">1099</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"dq"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1100">1100</th><td>            <b>break</b>;</td></tr>
<tr><th id="1101">1101</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vandq"</i></td></tr>
<tr><th id="1102">1102</th><td>            Mnemonic = <q>"vand"</q>;</td></tr>
<tr><th id="1103">1103</th><td>          <b>return</b>;</td></tr>
<tr><th id="1104">1104</th><td>        }</td></tr>
<tr><th id="1105">1105</th><td>        <b>break</b>;</td></tr>
<tr><th id="1106">1106</th><td>      <b>case</b> <kbd>'b'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1107">1107</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"icq"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1108">1108</th><td>          <b>break</b>;</td></tr>
<tr><th id="1109">1109</th><td>        <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vbicq"</i></td></tr>
<tr><th id="1110">1110</th><td>          Mnemonic = <q>"vbic"</q>;</td></tr>
<tr><th id="1111">1111</th><td>        <b>return</b>;</td></tr>
<tr><th id="1112">1112</th><td>      <b>case</b> <kbd>'c'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="1113">1113</th><td>        <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="1114">1114</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1115">1115</th><td>        <b>case</b> <kbd>'e'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1116">1116</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"qq"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1117">1117</th><td>            <b>break</b>;</td></tr>
<tr><th id="1118">1118</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vceqq"</i></td></tr>
<tr><th id="1119">1119</th><td>            Mnemonic = <q>"vceq"</q>;</td></tr>
<tr><th id="1120">1120</th><td>          <b>return</b>;</td></tr>
<tr><th id="1121">1121</th><td>        <b>case</b> <kbd>'l'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1122">1122</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"eq"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1123">1123</th><td>            <b>break</b>;</td></tr>
<tr><th id="1124">1124</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vcleq"</i></td></tr>
<tr><th id="1125">1125</th><td>            Mnemonic = <q>"vcle"</q>;</td></tr>
<tr><th id="1126">1126</th><td>          <b>return</b>;</td></tr>
<tr><th id="1127">1127</th><td>        <b>case</b> <kbd>'v'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1128">1128</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"tq"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1129">1129</th><td>            <b>break</b>;</td></tr>
<tr><th id="1130">1130</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vcvtq"</i></td></tr>
<tr><th id="1131">1131</th><td>            Mnemonic = <q>"vcvt"</q>;</td></tr>
<tr><th id="1132">1132</th><td>          <b>return</b>;</td></tr>
<tr><th id="1133">1133</th><td>        }</td></tr>
<tr><th id="1134">1134</th><td>        <b>break</b>;</td></tr>
<tr><th id="1135">1135</th><td>      <b>case</b> <kbd>'e'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1136">1136</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"orq"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1137">1137</th><td>          <b>break</b>;</td></tr>
<tr><th id="1138">1138</th><td>        <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "veorq"</i></td></tr>
<tr><th id="1139">1139</th><td>          Mnemonic = <q>"veor"</q>;</td></tr>
<tr><th id="1140">1140</th><td>        <b>return</b>;</td></tr>
<tr><th id="1141">1141</th><td>      <b>case</b> <kbd>'m'</kbd>:	 <i>// 5 strings to match.</i></td></tr>
<tr><th id="1142">1142</th><td>        <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="1143">1143</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1144">1144</th><td>        <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1145">1145</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"xq"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1146">1146</th><td>            <b>break</b>;</td></tr>
<tr><th id="1147">1147</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vmaxq"</i></td></tr>
<tr><th id="1148">1148</th><td>            Mnemonic = <q>"vmax"</q>;</td></tr>
<tr><th id="1149">1149</th><td>          <b>return</b>;</td></tr>
<tr><th id="1150">1150</th><td>        <b>case</b> <kbd>'i'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1151">1151</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"nq"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1152">1152</th><td>            <b>break</b>;</td></tr>
<tr><th id="1153">1153</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vminq"</i></td></tr>
<tr><th id="1154">1154</th><td>            Mnemonic = <q>"vmin"</q>;</td></tr>
<tr><th id="1155">1155</th><td>          <b>return</b>;</td></tr>
<tr><th id="1156">1156</th><td>        <b>case</b> <kbd>'o'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1157">1157</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"vq"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1158">1158</th><td>            <b>break</b>;</td></tr>
<tr><th id="1159">1159</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vmovq"</i></td></tr>
<tr><th id="1160">1160</th><td>            Mnemonic = <q>"vmov"</q>;</td></tr>
<tr><th id="1161">1161</th><td>          <b>return</b>;</td></tr>
<tr><th id="1162">1162</th><td>        <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1163">1163</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"lq"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1164">1164</th><td>            <b>break</b>;</td></tr>
<tr><th id="1165">1165</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vmulq"</i></td></tr>
<tr><th id="1166">1166</th><td>            Mnemonic = <q>"vmul"</q>;</td></tr>
<tr><th id="1167">1167</th><td>          <b>return</b>;</td></tr>
<tr><th id="1168">1168</th><td>        <b>case</b> <kbd>'v'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1169">1169</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"nq"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1170">1170</th><td>            <b>break</b>;</td></tr>
<tr><th id="1171">1171</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vmvnq"</i></td></tr>
<tr><th id="1172">1172</th><td>            Mnemonic = <q>"vmvn"</q>;</td></tr>
<tr><th id="1173">1173</th><td>          <b>return</b>;</td></tr>
<tr><th id="1174">1174</th><td>        }</td></tr>
<tr><th id="1175">1175</th><td>        <b>break</b>;</td></tr>
<tr><th id="1176">1176</th><td>      <b>case</b> <kbd>'o'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1177">1177</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"rrq"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1178">1178</th><td>          <b>break</b>;</td></tr>
<tr><th id="1179">1179</th><td>        <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vorrq"</i></td></tr>
<tr><th id="1180">1180</th><td>          Mnemonic = <q>"vorr"</q>;</td></tr>
<tr><th id="1181">1181</th><td>        <b>return</b>;</td></tr>
<tr><th id="1182">1182</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="1183">1183</th><td>        <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="1184">1184</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1185">1185</th><td>        <b>case</b> <kbd>'h'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1186">1186</th><td>          <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="1187">1187</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1188">1188</th><td>          <b>case</b> <kbd>'l'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1189">1189</th><td>            <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'q'</kbd>)</td></tr>
<tr><th id="1190">1190</th><td>              <b>break</b>;</td></tr>
<tr><th id="1191">1191</th><td>            <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vshlq"</i></td></tr>
<tr><th id="1192">1192</th><td>              Mnemonic = <q>"vshl"</q>;</td></tr>
<tr><th id="1193">1193</th><td>            <b>return</b>;</td></tr>
<tr><th id="1194">1194</th><td>          <b>case</b> <kbd>'r'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1195">1195</th><td>            <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'q'</kbd>)</td></tr>
<tr><th id="1196">1196</th><td>              <b>break</b>;</td></tr>
<tr><th id="1197">1197</th><td>            <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vshrq"</i></td></tr>
<tr><th id="1198">1198</th><td>              Mnemonic = <q>"vshr"</q>;</td></tr>
<tr><th id="1199">1199</th><td>            <b>return</b>;</td></tr>
<tr><th id="1200">1200</th><td>          }</td></tr>
<tr><th id="1201">1201</th><td>          <b>break</b>;</td></tr>
<tr><th id="1202">1202</th><td>        <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1203">1203</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"bq"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1204">1204</th><td>            <b>break</b>;</td></tr>
<tr><th id="1205">1205</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vsubq"</i></td></tr>
<tr><th id="1206">1206</th><td>            Mnemonic = <q>"vsub"</q>;</td></tr>
<tr><th id="1207">1207</th><td>          <b>return</b>;</td></tr>
<tr><th id="1208">1208</th><td>        <b>case</b> <kbd>'w'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1209">1209</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"pq"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1210">1210</th><td>            <b>break</b>;</td></tr>
<tr><th id="1211">1211</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vswpq"</i></td></tr>
<tr><th id="1212">1212</th><td>            Mnemonic = <q>"vswp"</q>;</td></tr>
<tr><th id="1213">1213</th><td>          <b>return</b>;</td></tr>
<tr><th id="1214">1214</th><td>        }</td></tr>
<tr><th id="1215">1215</th><td>        <b>break</b>;</td></tr>
<tr><th id="1216">1216</th><td>      <b>case</b> <kbd>'z'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1217">1217</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"ipq"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1218">1218</th><td>          <b>break</b>;</td></tr>
<tr><th id="1219">1219</th><td>        <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vzipq"</i></td></tr>
<tr><th id="1220">1220</th><td>          Mnemonic = <q>"vzip"</q>;</td></tr>
<tr><th id="1221">1221</th><td>        <b>return</b>;</td></tr>
<tr><th id="1222">1222</th><td>      }</td></tr>
<tr><th id="1223">1223</th><td>      <b>break</b>;</td></tr>
<tr><th id="1224">1224</th><td>    }</td></tr>
<tr><th id="1225">1225</th><td>    <b>break</b>;</td></tr>
<tr><th id="1226">1226</th><td>  <b>case</b> <var>6</var>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="1227">1227</th><td>    <b>if</b> (Mnemonic[<var>0</var>] != <kbd>'f'</kbd>)</td></tr>
<tr><th id="1228">1228</th><td>      <b>break</b>;</td></tr>
<tr><th id="1229">1229</th><td>    <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="1230">1230</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1231">1231</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="1232">1232</th><td>      <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="1233">1233</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1234">1234</th><td>      <b>case</b> <kbd>'i'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1235">1235</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"to"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1236">1236</th><td>          <b>break</b>;</td></tr>
<tr><th id="1237">1237</th><td>        <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1238">1238</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1239">1239</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1240">1240</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fsitod"</i></td></tr>
<tr><th id="1241">1241</th><td>            Mnemonic = <q>"vcvt.f64.s32"</q>;</td></tr>
<tr><th id="1242">1242</th><td>          <b>return</b>;</td></tr>
<tr><th id="1243">1243</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1244">1244</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fsitos"</i></td></tr>
<tr><th id="1245">1245</th><td>            Mnemonic = <q>"vcvt.f32.s32"</q>;</td></tr>
<tr><th id="1246">1246</th><td>          <b>return</b>;</td></tr>
<tr><th id="1247">1247</th><td>        }</td></tr>
<tr><th id="1248">1248</th><td>        <b>break</b>;</td></tr>
<tr><th id="1249">1249</th><td>      <b>case</b> <kbd>'q'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1250">1250</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"rt"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1251">1251</th><td>          <b>break</b>;</td></tr>
<tr><th id="1252">1252</th><td>        <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1253">1253</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1254">1254</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1255">1255</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fsqrtd"</i></td></tr>
<tr><th id="1256">1256</th><td>            Mnemonic = <q>"vsqrt"</q>;</td></tr>
<tr><th id="1257">1257</th><td>          <b>return</b>;</td></tr>
<tr><th id="1258">1258</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1259">1259</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fsqrts"</i></td></tr>
<tr><th id="1260">1260</th><td>            Mnemonic = <q>"vsqrt"</q>;</td></tr>
<tr><th id="1261">1261</th><td>          <b>return</b>;</td></tr>
<tr><th id="1262">1262</th><td>        }</td></tr>
<tr><th id="1263">1263</th><td>        <b>break</b>;</td></tr>
<tr><th id="1264">1264</th><td>      }</td></tr>
<tr><th id="1265">1265</th><td>      <b>break</b>;</td></tr>
<tr><th id="1266">1266</th><td>    <b>case</b> <kbd>'t'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="1267">1267</th><td>      <b>if</b> (Mnemonic[<var>2</var>] != <kbd>'o'</kbd>)</td></tr>
<tr><th id="1268">1268</th><td>        <b>break</b>;</td></tr>
<tr><th id="1269">1269</th><td>      <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="1270">1270</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1271">1271</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1272">1272</th><td>        <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'i'</kbd>)</td></tr>
<tr><th id="1273">1273</th><td>          <b>break</b>;</td></tr>
<tr><th id="1274">1274</th><td>        <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1275">1275</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1276">1276</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1277">1277</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "ftosid"</i></td></tr>
<tr><th id="1278">1278</th><td>            Mnemonic = <q>"vcvtr.s32.f64"</q>;</td></tr>
<tr><th id="1279">1279</th><td>          <b>return</b>;</td></tr>
<tr><th id="1280">1280</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1281">1281</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "ftosis"</i></td></tr>
<tr><th id="1282">1282</th><td>            Mnemonic = <q>"vcvtr.s32.f32"</q>;</td></tr>
<tr><th id="1283">1283</th><td>          <b>return</b>;</td></tr>
<tr><th id="1284">1284</th><td>        }</td></tr>
<tr><th id="1285">1285</th><td>        <b>break</b>;</td></tr>
<tr><th id="1286">1286</th><td>      <b>case</b> <kbd>'u'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1287">1287</th><td>        <b>if</b> (Mnemonic[<var>4</var>] != <kbd>'i'</kbd>)</td></tr>
<tr><th id="1288">1288</th><td>          <b>break</b>;</td></tr>
<tr><th id="1289">1289</th><td>        <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1290">1290</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1291">1291</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1292">1292</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "ftouid"</i></td></tr>
<tr><th id="1293">1293</th><td>            Mnemonic = <q>"vcvtr.u32.f64"</q>;</td></tr>
<tr><th id="1294">1294</th><td>          <b>return</b>;</td></tr>
<tr><th id="1295">1295</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1296">1296</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "ftouis"</i></td></tr>
<tr><th id="1297">1297</th><td>            Mnemonic = <q>"vcvtr.u32.f32"</q>;</td></tr>
<tr><th id="1298">1298</th><td>          <b>return</b>;</td></tr>
<tr><th id="1299">1299</th><td>        }</td></tr>
<tr><th id="1300">1300</th><td>        <b>break</b>;</td></tr>
<tr><th id="1301">1301</th><td>      }</td></tr>
<tr><th id="1302">1302</th><td>      <b>break</b>;</td></tr>
<tr><th id="1303">1303</th><td>    <b>case</b> <kbd>'u'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1304">1304</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"ito"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1305">1305</th><td>        <b>break</b>;</td></tr>
<tr><th id="1306">1306</th><td>      <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1307">1307</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1308">1308</th><td>      <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1309">1309</th><td>        <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fuitod"</i></td></tr>
<tr><th id="1310">1310</th><td>          Mnemonic = <q>"vcvt.f64.u32"</q>;</td></tr>
<tr><th id="1311">1311</th><td>        <b>return</b>;</td></tr>
<tr><th id="1312">1312</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1313">1313</th><td>        <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fuitos"</i></td></tr>
<tr><th id="1314">1314</th><td>          Mnemonic = <q>"vcvt.f32.u32"</q>;</td></tr>
<tr><th id="1315">1315</th><td>        <b>return</b>;</td></tr>
<tr><th id="1316">1316</th><td>      }</td></tr>
<tr><th id="1317">1317</th><td>      <b>break</b>;</td></tr>
<tr><th id="1318">1318</th><td>    }</td></tr>
<tr><th id="1319">1319</th><td>    <b>break</b>;</td></tr>
<tr><th id="1320">1320</th><td>  <b>case</b> <var>7</var>:	 <i>// 9 strings to match.</i></td></tr>
<tr><th id="1321">1321</th><td>    <b>switch</b> (Mnemonic[<var>0</var>]) {</td></tr>
<tr><th id="1322">1322</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1323">1323</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="1324">1324</th><td>      <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="1325">1325</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1326">1326</th><td>      <b>case</b> <kbd>'l'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1327">1327</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"dm"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1328">1328</th><td>          <b>break</b>;</td></tr>
<tr><th id="1329">1329</th><td>        <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="1330">1330</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1331">1331</th><td>        <b>case</b> <kbd>'e'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1332">1332</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>5</var>, <q>"ax"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1333">1333</th><td>            <b>break</b>;</td></tr>
<tr><th id="1334">1334</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fldmeax"</i></td></tr>
<tr><th id="1335">1335</th><td>            Mnemonic = <q>"fldmdbx"</q>;</td></tr>
<tr><th id="1336">1336</th><td>          <b>return</b>;</td></tr>
<tr><th id="1337">1337</th><td>        <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1338">1338</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>5</var>, <q>"dx"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1339">1339</th><td>            <b>break</b>;</td></tr>
<tr><th id="1340">1340</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fldmfdx"</i></td></tr>
<tr><th id="1341">1341</th><td>            Mnemonic = <q>"fldmiax"</q>;</td></tr>
<tr><th id="1342">1342</th><td>          <b>return</b>;</td></tr>
<tr><th id="1343">1343</th><td>        }</td></tr>
<tr><th id="1344">1344</th><td>        <b>break</b>;</td></tr>
<tr><th id="1345">1345</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1346">1346</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"tm"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1347">1347</th><td>          <b>break</b>;</td></tr>
<tr><th id="1348">1348</th><td>        <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="1349">1349</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1350">1350</th><td>        <b>case</b> <kbd>'e'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1351">1351</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>5</var>, <q>"ax"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1352">1352</th><td>            <b>break</b>;</td></tr>
<tr><th id="1353">1353</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fstmeax"</i></td></tr>
<tr><th id="1354">1354</th><td>            Mnemonic = <q>"fstmiax"</q>;</td></tr>
<tr><th id="1355">1355</th><td>          <b>return</b>;</td></tr>
<tr><th id="1356">1356</th><td>        <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1357">1357</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>5</var>, <q>"dx"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1358">1358</th><td>            <b>break</b>;</td></tr>
<tr><th id="1359">1359</th><td>          <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "fstmfdx"</i></td></tr>
<tr><th id="1360">1360</th><td>            Mnemonic = <q>"fstmdbx"</q>;</td></tr>
<tr><th id="1361">1361</th><td>          <b>return</b>;</td></tr>
<tr><th id="1362">1362</th><td>        }</td></tr>
<tr><th id="1363">1363</th><td>        <b>break</b>;</td></tr>
<tr><th id="1364">1364</th><td>      <b>case</b> <kbd>'t'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="1365">1365</th><td>        <b>if</b> (Mnemonic[<var>2</var>] != <kbd>'o'</kbd>)</td></tr>
<tr><th id="1366">1366</th><td>          <b>break</b>;</td></tr>
<tr><th id="1367">1367</th><td>        <b>switch</b> (Mnemonic[<var>3</var>]) {</td></tr>
<tr><th id="1368">1368</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1369">1369</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1370">1370</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>4</var>, <q>"iz"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1371">1371</th><td>            <b>break</b>;</td></tr>
<tr><th id="1372">1372</th><td>          <b>switch</b> (Mnemonic[<var>6</var>]) {</td></tr>
<tr><th id="1373">1373</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1374">1374</th><td>          <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1375">1375</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "ftosizd"</i></td></tr>
<tr><th id="1376">1376</th><td>              Mnemonic = <q>"vcvt.s32.f64"</q>;</td></tr>
<tr><th id="1377">1377</th><td>            <b>return</b>;</td></tr>
<tr><th id="1378">1378</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1379">1379</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "ftosizs"</i></td></tr>
<tr><th id="1380">1380</th><td>              Mnemonic = <q>"vcvt.s32.f32"</q>;</td></tr>
<tr><th id="1381">1381</th><td>            <b>return</b>;</td></tr>
<tr><th id="1382">1382</th><td>          }</td></tr>
<tr><th id="1383">1383</th><td>          <b>break</b>;</td></tr>
<tr><th id="1384">1384</th><td>        <b>case</b> <kbd>'u'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1385">1385</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>4</var>, <q>"iz"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1386">1386</th><td>            <b>break</b>;</td></tr>
<tr><th id="1387">1387</th><td>          <b>switch</b> (Mnemonic[<var>6</var>]) {</td></tr>
<tr><th id="1388">1388</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1389">1389</th><td>          <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1390">1390</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "ftouizd"</i></td></tr>
<tr><th id="1391">1391</th><td>              Mnemonic = <q>"vcvt.u32.f64"</q>;</td></tr>
<tr><th id="1392">1392</th><td>            <b>return</b>;</td></tr>
<tr><th id="1393">1393</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1394">1394</th><td>            <b>if</b> (Features.test(Feature_HasVFP2Bit))	 <i>// "ftouizs"</i></td></tr>
<tr><th id="1395">1395</th><td>              Mnemonic = <q>"vcvt.u32.f32"</q>;</td></tr>
<tr><th id="1396">1396</th><td>            <b>return</b>;</td></tr>
<tr><th id="1397">1397</th><td>          }</td></tr>
<tr><th id="1398">1398</th><td>          <b>break</b>;</td></tr>
<tr><th id="1399">1399</th><td>        }</td></tr>
<tr><th id="1400">1400</th><td>        <b>break</b>;</td></tr>
<tr><th id="1401">1401</th><td>      }</td></tr>
<tr><th id="1402">1402</th><td>      <b>break</b>;</td></tr>
<tr><th id="1403">1403</th><td>    <b>case</b> <kbd>'v'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1404">1404</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"ldrb.8"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="1405">1405</th><td>        <b>break</b>;</td></tr>
<tr><th id="1406">1406</th><td>      Mnemonic = <q>"vldrb.u8"</q>;	 <i>// "vldrb.8"</i></td></tr>
<tr><th id="1407">1407</th><td>      <b>return</b>;</td></tr>
<tr><th id="1408">1408</th><td>    }</td></tr>
<tr><th id="1409">1409</th><td>    <b>break</b>;</td></tr>
<tr><th id="1410">1410</th><td>  <b>case</b> <var>8</var>:	 <i>// 13 strings to match.</i></td></tr>
<tr><th id="1411">1411</th><td>    <b>switch</b> (Mnemonic[<var>0</var>]) {</td></tr>
<tr><th id="1412">1412</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1413">1413</th><td>    <b>case</b> <kbd>'q'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1414">1414</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>1</var>, <q>"subaddx"</q>, <var>7</var>) != <var>0</var>)</td></tr>
<tr><th id="1415">1415</th><td>        <b>break</b>;</td></tr>
<tr><th id="1416">1416</th><td>      Mnemonic = <q>"qsax"</q>;	 <i>// "qsubaddx"</i></td></tr>
<tr><th id="1417">1417</th><td>      <b>return</b>;</td></tr>
<tr><th id="1418">1418</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1419">1419</th><td>      <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="1420">1420</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1421">1421</th><td>      <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1422">1422</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"ddsubx"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="1423">1423</th><td>          <b>break</b>;</td></tr>
<tr><th id="1424">1424</th><td>        Mnemonic = <q>"sasx"</q>;	 <i>// "saddsubx"</i></td></tr>
<tr><th id="1425">1425</th><td>        <b>return</b>;</td></tr>
<tr><th id="1426">1426</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1427">1427</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"ubaddx"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="1428">1428</th><td>          <b>break</b>;</td></tr>
<tr><th id="1429">1429</th><td>        Mnemonic = <q>"ssax"</q>;	 <i>// "ssubaddx"</i></td></tr>
<tr><th id="1430">1430</th><td>        <b>return</b>;</td></tr>
<tr><th id="1431">1431</th><td>      }</td></tr>
<tr><th id="1432">1432</th><td>      <b>break</b>;</td></tr>
<tr><th id="1433">1433</th><td>    <b>case</b> <kbd>'u'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1434">1434</th><td>      <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="1435">1435</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1436">1436</th><td>      <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1437">1437</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"ddsubx"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="1438">1438</th><td>          <b>break</b>;</td></tr>
<tr><th id="1439">1439</th><td>        Mnemonic = <q>"uasx"</q>;	 <i>// "uaddsubx"</i></td></tr>
<tr><th id="1440">1440</th><td>        <b>return</b>;</td></tr>
<tr><th id="1441">1441</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1442">1442</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"ubaddx"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="1443">1443</th><td>          <b>break</b>;</td></tr>
<tr><th id="1444">1444</th><td>        Mnemonic = <q>"usax"</q>;	 <i>// "usubaddx"</i></td></tr>
<tr><th id="1445">1445</th><td>        <b>return</b>;</td></tr>
<tr><th id="1446">1446</th><td>      }</td></tr>
<tr><th id="1447">1447</th><td>      <b>break</b>;</td></tr>
<tr><th id="1448">1448</th><td>    <b>case</b> <kbd>'v'</kbd>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="1449">1449</th><td>      <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="1450">1450</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1451">1451</th><td>      <b>case</b> <kbd>'l'</kbd>:	 <i>// 6 strings to match.</i></td></tr>
<tr><th id="1452">1452</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"dr"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1453">1453</th><td>          <b>break</b>;</td></tr>
<tr><th id="1454">1454</th><td>        <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="1455">1455</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1456">1456</th><td>        <b>case</b> <kbd>'b'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="1457">1457</th><td>          <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1458">1458</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1459">1459</th><td>          <b>case</b> <kbd>'.'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1460">1460</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>6</var>, <q>"s8"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1461">1461</th><td>              <b>break</b>;</td></tr>
<tr><th id="1462">1462</th><td>            Mnemonic = <q>"vldrb.u8"</q>;	 <i>// "vldrb.s8"</i></td></tr>
<tr><th id="1463">1463</th><td>            <b>return</b>;</td></tr>
<tr><th id="1464">1464</th><td>          <b>case</b> <kbd>'e'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1465">1465</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>6</var>, <q>".8"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1466">1466</th><td>              <b>break</b>;</td></tr>
<tr><th id="1467">1467</th><td>            Mnemonic = <q>"vldrbe.u8"</q>;	 <i>// "vldrbe.8"</i></td></tr>
<tr><th id="1468">1468</th><td>            <b>return</b>;</td></tr>
<tr><th id="1469">1469</th><td>          <b>case</b> <kbd>'t'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1470">1470</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>6</var>, <q>".8"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1471">1471</th><td>              <b>break</b>;</td></tr>
<tr><th id="1472">1472</th><td>            Mnemonic = <q>"vldrbt.u8"</q>;	 <i>// "vldrbt.8"</i></td></tr>
<tr><th id="1473">1473</th><td>            <b>return</b>;</td></tr>
<tr><th id="1474">1474</th><td>          }</td></tr>
<tr><th id="1475">1475</th><td>          <b>break</b>;</td></tr>
<tr><th id="1476">1476</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1477">1477</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>5</var>, <q>".64"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1478">1478</th><td>            <b>break</b>;</td></tr>
<tr><th id="1479">1479</th><td>          Mnemonic = <q>"vldrd.u64"</q>;	 <i>// "vldrd.64"</i></td></tr>
<tr><th id="1480">1480</th><td>          <b>return</b>;</td></tr>
<tr><th id="1481">1481</th><td>        <b>case</b> <kbd>'h'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1482">1482</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>5</var>, <q>".16"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1483">1483</th><td>            <b>break</b>;</td></tr>
<tr><th id="1484">1484</th><td>          Mnemonic = <q>"vldrh.u16"</q>;	 <i>// "vldrh.16"</i></td></tr>
<tr><th id="1485">1485</th><td>          <b>return</b>;</td></tr>
<tr><th id="1486">1486</th><td>        <b>case</b> <kbd>'w'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1487">1487</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>5</var>, <q>".32"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1488">1488</th><td>            <b>break</b>;</td></tr>
<tr><th id="1489">1489</th><td>          Mnemonic = <q>"vldrw.u32"</q>;	 <i>// "vldrw.32"</i></td></tr>
<tr><th id="1490">1490</th><td>          <b>return</b>;</td></tr>
<tr><th id="1491">1491</th><td>        }</td></tr>
<tr><th id="1492">1492</th><td>        <b>break</b>;</td></tr>
<tr><th id="1493">1493</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1494">1494</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"trb."</q>, <var>4</var>) != <var>0</var>)</td></tr>
<tr><th id="1495">1495</th><td>          <b>break</b>;</td></tr>
<tr><th id="1496">1496</th><td>        <b>switch</b> (Mnemonic[<var>6</var>]) {</td></tr>
<tr><th id="1497">1497</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1498">1498</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1499">1499</th><td>          <b>if</b> (Mnemonic[<var>7</var>] != <kbd>'8'</kbd>)</td></tr>
<tr><th id="1500">1500</th><td>            <b>break</b>;</td></tr>
<tr><th id="1501">1501</th><td>          Mnemonic = <q>"vstrb.8"</q>;	 <i>// "vstrb.s8"</i></td></tr>
<tr><th id="1502">1502</th><td>          <b>return</b>;</td></tr>
<tr><th id="1503">1503</th><td>        <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1504">1504</th><td>          <b>if</b> (Mnemonic[<var>7</var>] != <kbd>'8'</kbd>)</td></tr>
<tr><th id="1505">1505</th><td>            <b>break</b>;</td></tr>
<tr><th id="1506">1506</th><td>          Mnemonic = <q>"vstrb.8"</q>;	 <i>// "vstrb.u8"</i></td></tr>
<tr><th id="1507">1507</th><td>          <b>return</b>;</td></tr>
<tr><th id="1508">1508</th><td>        }</td></tr>
<tr><th id="1509">1509</th><td>        <b>break</b>;</td></tr>
<tr><th id="1510">1510</th><td>      }</td></tr>
<tr><th id="1511">1511</th><td>      <b>break</b>;</td></tr>
<tr><th id="1512">1512</th><td>    }</td></tr>
<tr><th id="1513">1513</th><td>    <b>break</b>;</td></tr>
<tr><th id="1514">1514</th><td>  <b>case</b> <var>9</var>:	 <i>// 35 strings to match.</i></td></tr>
<tr><th id="1515">1515</th><td>    <b>switch</b> (Mnemonic[<var>0</var>]) {</td></tr>
<tr><th id="1516">1516</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1517">1517</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1518">1518</th><td>      <b>if</b> (Mnemonic[<var>1</var>] != <kbd>'h'</kbd>)</td></tr>
<tr><th id="1519">1519</th><td>        <b>break</b>;</td></tr>
<tr><th id="1520">1520</th><td>      <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="1521">1521</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1522">1522</th><td>      <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1523">1523</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"ddsubx"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="1524">1524</th><td>          <b>break</b>;</td></tr>
<tr><th id="1525">1525</th><td>        Mnemonic = <q>"shasx"</q>;	 <i>// "shaddsubx"</i></td></tr>
<tr><th id="1526">1526</th><td>        <b>return</b>;</td></tr>
<tr><th id="1527">1527</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1528">1528</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"ubaddx"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="1529">1529</th><td>          <b>break</b>;</td></tr>
<tr><th id="1530">1530</th><td>        Mnemonic = <q>"shsax"</q>;	 <i>// "shsubaddx"</i></td></tr>
<tr><th id="1531">1531</th><td>        <b>return</b>;</td></tr>
<tr><th id="1532">1532</th><td>      }</td></tr>
<tr><th id="1533">1533</th><td>      <b>break</b>;</td></tr>
<tr><th id="1534">1534</th><td>    <b>case</b> <kbd>'u'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="1535">1535</th><td>      <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="1536">1536</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1537">1537</th><td>      <b>case</b> <kbd>'h'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1538">1538</th><td>        <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="1539">1539</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1540">1540</th><td>        <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1541">1541</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"ddsubx"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="1542">1542</th><td>            <b>break</b>;</td></tr>
<tr><th id="1543">1543</th><td>          Mnemonic = <q>"uhasx"</q>;	 <i>// "uhaddsubx"</i></td></tr>
<tr><th id="1544">1544</th><td>          <b>return</b>;</td></tr>
<tr><th id="1545">1545</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1546">1546</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"ubaddx"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="1547">1547</th><td>            <b>break</b>;</td></tr>
<tr><th id="1548">1548</th><td>          Mnemonic = <q>"uhsax"</q>;	 <i>// "uhsubaddx"</i></td></tr>
<tr><th id="1549">1549</th><td>          <b>return</b>;</td></tr>
<tr><th id="1550">1550</th><td>        }</td></tr>
<tr><th id="1551">1551</th><td>        <b>break</b>;</td></tr>
<tr><th id="1552">1552</th><td>      <b>case</b> <kbd>'q'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1553">1553</th><td>        <b>switch</b> (Mnemonic[<var>2</var>]) {</td></tr>
<tr><th id="1554">1554</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1555">1555</th><td>        <b>case</b> <kbd>'a'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1556">1556</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"ddsubx"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="1557">1557</th><td>            <b>break</b>;</td></tr>
<tr><th id="1558">1558</th><td>          Mnemonic = <q>"uqasx"</q>;	 <i>// "uqaddsubx"</i></td></tr>
<tr><th id="1559">1559</th><td>          <b>return</b>;</td></tr>
<tr><th id="1560">1560</th><td>        <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1561">1561</th><td>          <b>if</b> (memcmp(Mnemonic.data()+<var>3</var>, <q>"ubaddx"</q>, <var>6</var>) != <var>0</var>)</td></tr>
<tr><th id="1562">1562</th><td>            <b>break</b>;</td></tr>
<tr><th id="1563">1563</th><td>          Mnemonic = <q>"uqsax"</q>;	 <i>// "uqsubaddx"</i></td></tr>
<tr><th id="1564">1564</th><td>          <b>return</b>;</td></tr>
<tr><th id="1565">1565</th><td>        }</td></tr>
<tr><th id="1566">1566</th><td>        <b>break</b>;</td></tr>
<tr><th id="1567">1567</th><td>      }</td></tr>
<tr><th id="1568">1568</th><td>      <b>break</b>;</td></tr>
<tr><th id="1569">1569</th><td>    <b>case</b> <kbd>'v'</kbd>:	 <i>// 29 strings to match.</i></td></tr>
<tr><th id="1570">1570</th><td>      <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="1571">1571</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1572">1572</th><td>      <b>case</b> <kbd>'l'</kbd>:	 <i>// 14 strings to match.</i></td></tr>
<tr><th id="1573">1573</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"dr"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1574">1574</th><td>          <b>break</b>;</td></tr>
<tr><th id="1575">1575</th><td>        <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="1576">1576</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1577">1577</th><td>        <b>case</b> <kbd>'b'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1578">1578</th><td>          <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1579">1579</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1580">1580</th><td>          <b>case</b> <kbd>'e'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1581">1581</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>6</var>, <q>".s8"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1582">1582</th><td>              <b>break</b>;</td></tr>
<tr><th id="1583">1583</th><td>            Mnemonic = <q>"vldrbe.u8"</q>;	 <i>// "vldrbe.s8"</i></td></tr>
<tr><th id="1584">1584</th><td>            <b>return</b>;</td></tr>
<tr><th id="1585">1585</th><td>          <b>case</b> <kbd>'t'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1586">1586</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>6</var>, <q>".s8"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1587">1587</th><td>              <b>break</b>;</td></tr>
<tr><th id="1588">1588</th><td>            Mnemonic = <q>"vldrbt.u8"</q>;	 <i>// "vldrbt.s8"</i></td></tr>
<tr><th id="1589">1589</th><td>            <b>return</b>;</td></tr>
<tr><th id="1590">1590</th><td>          }</td></tr>
<tr><th id="1591">1591</th><td>          <b>break</b>;</td></tr>
<tr><th id="1592">1592</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="1593">1593</th><td>          <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1594">1594</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1595">1595</th><td>          <b>case</b> <kbd>'.'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1596">1596</th><td>            <b>switch</b> (Mnemonic[<var>6</var>]) {</td></tr>
<tr><th id="1597">1597</th><td>            <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1598">1598</th><td>            <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1599">1599</th><td>              <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1600">1600</th><td>                <b>break</b>;</td></tr>
<tr><th id="1601">1601</th><td>              Mnemonic = <q>"vldrd.u64"</q>;	 <i>// "vldrd.f64"</i></td></tr>
<tr><th id="1602">1602</th><td>              <b>return</b>;</td></tr>
<tr><th id="1603">1603</th><td>            <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1604">1604</th><td>              <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1605">1605</th><td>                <b>break</b>;</td></tr>
<tr><th id="1606">1606</th><td>              Mnemonic = <q>"vldrd.u64"</q>;	 <i>// "vldrd.s64"</i></td></tr>
<tr><th id="1607">1607</th><td>              <b>return</b>;</td></tr>
<tr><th id="1608">1608</th><td>            }</td></tr>
<tr><th id="1609">1609</th><td>            <b>break</b>;</td></tr>
<tr><th id="1610">1610</th><td>          <b>case</b> <kbd>'e'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1611">1611</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>6</var>, <q>".64"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1612">1612</th><td>              <b>break</b>;</td></tr>
<tr><th id="1613">1613</th><td>            Mnemonic = <q>"vldrde.u64"</q>;	 <i>// "vldrde.64"</i></td></tr>
<tr><th id="1614">1614</th><td>            <b>return</b>;</td></tr>
<tr><th id="1615">1615</th><td>          <b>case</b> <kbd>'t'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1616">1616</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>6</var>, <q>".64"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1617">1617</th><td>              <b>break</b>;</td></tr>
<tr><th id="1618">1618</th><td>            Mnemonic = <q>"vldrdt.u64"</q>;	 <i>// "vldrdt.64"</i></td></tr>
<tr><th id="1619">1619</th><td>            <b>return</b>;</td></tr>
<tr><th id="1620">1620</th><td>          }</td></tr>
<tr><th id="1621">1621</th><td>          <b>break</b>;</td></tr>
<tr><th id="1622">1622</th><td>        <b>case</b> <kbd>'h'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="1623">1623</th><td>          <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1624">1624</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1625">1625</th><td>          <b>case</b> <kbd>'.'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1626">1626</th><td>            <b>switch</b> (Mnemonic[<var>6</var>]) {</td></tr>
<tr><th id="1627">1627</th><td>            <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1628">1628</th><td>            <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1629">1629</th><td>              <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1630">1630</th><td>                <b>break</b>;</td></tr>
<tr><th id="1631">1631</th><td>              Mnemonic = <q>"vldrh.u16"</q>;	 <i>// "vldrh.f16"</i></td></tr>
<tr><th id="1632">1632</th><td>              <b>return</b>;</td></tr>
<tr><th id="1633">1633</th><td>            <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1634">1634</th><td>              <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1635">1635</th><td>                <b>break</b>;</td></tr>
<tr><th id="1636">1636</th><td>              Mnemonic = <q>"vldrh.u16"</q>;	 <i>// "vldrh.s16"</i></td></tr>
<tr><th id="1637">1637</th><td>              <b>return</b>;</td></tr>
<tr><th id="1638">1638</th><td>            }</td></tr>
<tr><th id="1639">1639</th><td>            <b>break</b>;</td></tr>
<tr><th id="1640">1640</th><td>          <b>case</b> <kbd>'e'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1641">1641</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>6</var>, <q>".16"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1642">1642</th><td>              <b>break</b>;</td></tr>
<tr><th id="1643">1643</th><td>            Mnemonic = <q>"vldrhe.u16"</q>;	 <i>// "vldrhe.16"</i></td></tr>
<tr><th id="1644">1644</th><td>            <b>return</b>;</td></tr>
<tr><th id="1645">1645</th><td>          <b>case</b> <kbd>'t'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1646">1646</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>6</var>, <q>".16"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1647">1647</th><td>              <b>break</b>;</td></tr>
<tr><th id="1648">1648</th><td>            Mnemonic = <q>"vldrht.u16"</q>;	 <i>// "vldrht.16"</i></td></tr>
<tr><th id="1649">1649</th><td>            <b>return</b>;</td></tr>
<tr><th id="1650">1650</th><td>          }</td></tr>
<tr><th id="1651">1651</th><td>          <b>break</b>;</td></tr>
<tr><th id="1652">1652</th><td>        <b>case</b> <kbd>'w'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="1653">1653</th><td>          <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1654">1654</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1655">1655</th><td>          <b>case</b> <kbd>'.'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1656">1656</th><td>            <b>switch</b> (Mnemonic[<var>6</var>]) {</td></tr>
<tr><th id="1657">1657</th><td>            <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1658">1658</th><td>            <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1659">1659</th><td>              <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1660">1660</th><td>                <b>break</b>;</td></tr>
<tr><th id="1661">1661</th><td>              Mnemonic = <q>"vldrw.u32"</q>;	 <i>// "vldrw.f32"</i></td></tr>
<tr><th id="1662">1662</th><td>              <b>return</b>;</td></tr>
<tr><th id="1663">1663</th><td>            <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1664">1664</th><td>              <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1665">1665</th><td>                <b>break</b>;</td></tr>
<tr><th id="1666">1666</th><td>              Mnemonic = <q>"vldrw.u32"</q>;	 <i>// "vldrw.s32"</i></td></tr>
<tr><th id="1667">1667</th><td>              <b>return</b>;</td></tr>
<tr><th id="1668">1668</th><td>            }</td></tr>
<tr><th id="1669">1669</th><td>            <b>break</b>;</td></tr>
<tr><th id="1670">1670</th><td>          <b>case</b> <kbd>'e'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1671">1671</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>6</var>, <q>".32"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1672">1672</th><td>              <b>break</b>;</td></tr>
<tr><th id="1673">1673</th><td>            Mnemonic = <q>"vldrwe.u32"</q>;	 <i>// "vldrwe.32"</i></td></tr>
<tr><th id="1674">1674</th><td>            <b>return</b>;</td></tr>
<tr><th id="1675">1675</th><td>          <b>case</b> <kbd>'t'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1676">1676</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>6</var>, <q>".32"</q>, <var>3</var>) != <var>0</var>)</td></tr>
<tr><th id="1677">1677</th><td>              <b>break</b>;</td></tr>
<tr><th id="1678">1678</th><td>            Mnemonic = <q>"vldrwt.u32"</q>;	 <i>// "vldrwt.32"</i></td></tr>
<tr><th id="1679">1679</th><td>            <b>return</b>;</td></tr>
<tr><th id="1680">1680</th><td>          }</td></tr>
<tr><th id="1681">1681</th><td>          <b>break</b>;</td></tr>
<tr><th id="1682">1682</th><td>        }</td></tr>
<tr><th id="1683">1683</th><td>        <b>break</b>;</td></tr>
<tr><th id="1684">1684</th><td>      <b>case</b> <kbd>'m'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1685">1685</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"ovq.f"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="1686">1686</th><td>          <b>break</b>;</td></tr>
<tr><th id="1687">1687</th><td>        <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="1688">1688</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1689">1689</th><td>        <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1690">1690</th><td>          <b>if</b> (Mnemonic[<var>8</var>] != <kbd>'2'</kbd>)</td></tr>
<tr><th id="1691">1691</th><td>            <b>break</b>;</td></tr>
<tr><th id="1692">1692</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vmovq.f32"</i></td></tr>
<tr><th id="1693">1693</th><td>            Mnemonic = <q>"vmov.f32"</q>;</td></tr>
<tr><th id="1694">1694</th><td>          <b>return</b>;</td></tr>
<tr><th id="1695">1695</th><td>        <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1696">1696</th><td>          <b>if</b> (Mnemonic[<var>8</var>] != <kbd>'4'</kbd>)</td></tr>
<tr><th id="1697">1697</th><td>            <b>break</b>;</td></tr>
<tr><th id="1698">1698</th><td>          <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vmovq.f64"</i></td></tr>
<tr><th id="1699">1699</th><td>            Mnemonic = <q>"vmov.f64"</q>;</td></tr>
<tr><th id="1700">1700</th><td>          <b>return</b>;</td></tr>
<tr><th id="1701">1701</th><td>        }</td></tr>
<tr><th id="1702">1702</th><td>        <b>break</b>;</td></tr>
<tr><th id="1703">1703</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 13 strings to match.</i></td></tr>
<tr><th id="1704">1704</th><td>        <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"tr"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1705">1705</th><td>          <b>break</b>;</td></tr>
<tr><th id="1706">1706</th><td>        <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="1707">1707</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1708">1708</th><td>        <b>case</b> <kbd>'b'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="1709">1709</th><td>          <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1710">1710</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1711">1711</th><td>          <b>case</b> <kbd>'e'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1712">1712</th><td>            <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="1713">1713</th><td>              <b>break</b>;</td></tr>
<tr><th id="1714">1714</th><td>            <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="1715">1715</th><td>            <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1716">1716</th><td>            <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1717">1717</th><td>              <b>if</b> (Mnemonic[<var>8</var>] != <kbd>'8'</kbd>)</td></tr>
<tr><th id="1718">1718</th><td>                <b>break</b>;</td></tr>
<tr><th id="1719">1719</th><td>              Mnemonic = <q>"vstrbe.8"</q>;	 <i>// "vstrbe.s8"</i></td></tr>
<tr><th id="1720">1720</th><td>              <b>return</b>;</td></tr>
<tr><th id="1721">1721</th><td>            <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1722">1722</th><td>              <b>if</b> (Mnemonic[<var>8</var>] != <kbd>'8'</kbd>)</td></tr>
<tr><th id="1723">1723</th><td>                <b>break</b>;</td></tr>
<tr><th id="1724">1724</th><td>              Mnemonic = <q>"vstrbe.8"</q>;	 <i>// "vstrbe.u8"</i></td></tr>
<tr><th id="1725">1725</th><td>              <b>return</b>;</td></tr>
<tr><th id="1726">1726</th><td>            }</td></tr>
<tr><th id="1727">1727</th><td>            <b>break</b>;</td></tr>
<tr><th id="1728">1728</th><td>          <b>case</b> <kbd>'t'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1729">1729</th><td>            <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="1730">1730</th><td>              <b>break</b>;</td></tr>
<tr><th id="1731">1731</th><td>            <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="1732">1732</th><td>            <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1733">1733</th><td>            <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1734">1734</th><td>              <b>if</b> (Mnemonic[<var>8</var>] != <kbd>'8'</kbd>)</td></tr>
<tr><th id="1735">1735</th><td>                <b>break</b>;</td></tr>
<tr><th id="1736">1736</th><td>              Mnemonic = <q>"vstrbt.8"</q>;	 <i>// "vstrbt.s8"</i></td></tr>
<tr><th id="1737">1737</th><td>              <b>return</b>;</td></tr>
<tr><th id="1738">1738</th><td>            <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1739">1739</th><td>              <b>if</b> (Mnemonic[<var>8</var>] != <kbd>'8'</kbd>)</td></tr>
<tr><th id="1740">1740</th><td>                <b>break</b>;</td></tr>
<tr><th id="1741">1741</th><td>              Mnemonic = <q>"vstrbt.8"</q>;	 <i>// "vstrbt.u8"</i></td></tr>
<tr><th id="1742">1742</th><td>              <b>return</b>;</td></tr>
<tr><th id="1743">1743</th><td>            }</td></tr>
<tr><th id="1744">1744</th><td>            <b>break</b>;</td></tr>
<tr><th id="1745">1745</th><td>          }</td></tr>
<tr><th id="1746">1746</th><td>          <b>break</b>;</td></tr>
<tr><th id="1747">1747</th><td>        <b>case</b> <kbd>'d'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="1748">1748</th><td>          <b>if</b> (Mnemonic[<var>5</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="1749">1749</th><td>            <b>break</b>;</td></tr>
<tr><th id="1750">1750</th><td>          <b>switch</b> (Mnemonic[<var>6</var>]) {</td></tr>
<tr><th id="1751">1751</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1752">1752</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1753">1753</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1754">1754</th><td>              <b>break</b>;</td></tr>
<tr><th id="1755">1755</th><td>            Mnemonic = <q>"vstrd.64"</q>;	 <i>// "vstrd.f64"</i></td></tr>
<tr><th id="1756">1756</th><td>            <b>return</b>;</td></tr>
<tr><th id="1757">1757</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1758">1758</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1759">1759</th><td>              <b>break</b>;</td></tr>
<tr><th id="1760">1760</th><td>            Mnemonic = <q>"vstrd.64"</q>;	 <i>// "vstrd.s64"</i></td></tr>
<tr><th id="1761">1761</th><td>            <b>return</b>;</td></tr>
<tr><th id="1762">1762</th><td>          <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1763">1763</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1764">1764</th><td>              <b>break</b>;</td></tr>
<tr><th id="1765">1765</th><td>            Mnemonic = <q>"vstrd.64"</q>;	 <i>// "vstrd.u64"</i></td></tr>
<tr><th id="1766">1766</th><td>            <b>return</b>;</td></tr>
<tr><th id="1767">1767</th><td>          }</td></tr>
<tr><th id="1768">1768</th><td>          <b>break</b>;</td></tr>
<tr><th id="1769">1769</th><td>        <b>case</b> <kbd>'h'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="1770">1770</th><td>          <b>if</b> (Mnemonic[<var>5</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="1771">1771</th><td>            <b>break</b>;</td></tr>
<tr><th id="1772">1772</th><td>          <b>switch</b> (Mnemonic[<var>6</var>]) {</td></tr>
<tr><th id="1773">1773</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1774">1774</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1775">1775</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1776">1776</th><td>              <b>break</b>;</td></tr>
<tr><th id="1777">1777</th><td>            Mnemonic = <q>"vstrh.16"</q>;	 <i>// "vstrh.f16"</i></td></tr>
<tr><th id="1778">1778</th><td>            <b>return</b>;</td></tr>
<tr><th id="1779">1779</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1780">1780</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1781">1781</th><td>              <b>break</b>;</td></tr>
<tr><th id="1782">1782</th><td>            Mnemonic = <q>"vstrh.16"</q>;	 <i>// "vstrh.s16"</i></td></tr>
<tr><th id="1783">1783</th><td>            <b>return</b>;</td></tr>
<tr><th id="1784">1784</th><td>          <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1785">1785</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1786">1786</th><td>              <b>break</b>;</td></tr>
<tr><th id="1787">1787</th><td>            Mnemonic = <q>"vstrh.16"</q>;	 <i>// "vstrh.u16"</i></td></tr>
<tr><th id="1788">1788</th><td>            <b>return</b>;</td></tr>
<tr><th id="1789">1789</th><td>          }</td></tr>
<tr><th id="1790">1790</th><td>          <b>break</b>;</td></tr>
<tr><th id="1791">1791</th><td>        <b>case</b> <kbd>'w'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="1792">1792</th><td>          <b>if</b> (Mnemonic[<var>5</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="1793">1793</th><td>            <b>break</b>;</td></tr>
<tr><th id="1794">1794</th><td>          <b>switch</b> (Mnemonic[<var>6</var>]) {</td></tr>
<tr><th id="1795">1795</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1796">1796</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1797">1797</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1798">1798</th><td>              <b>break</b>;</td></tr>
<tr><th id="1799">1799</th><td>            Mnemonic = <q>"vstrw.32"</q>;	 <i>// "vstrw.f32"</i></td></tr>
<tr><th id="1800">1800</th><td>            <b>return</b>;</td></tr>
<tr><th id="1801">1801</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1802">1802</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1803">1803</th><td>              <b>break</b>;</td></tr>
<tr><th id="1804">1804</th><td>            Mnemonic = <q>"vstrw.32"</q>;	 <i>// "vstrw.s32"</i></td></tr>
<tr><th id="1805">1805</th><td>            <b>return</b>;</td></tr>
<tr><th id="1806">1806</th><td>          <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1807">1807</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>7</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1808">1808</th><td>              <b>break</b>;</td></tr>
<tr><th id="1809">1809</th><td>            Mnemonic = <q>"vstrw.32"</q>;	 <i>// "vstrw.u32"</i></td></tr>
<tr><th id="1810">1810</th><td>            <b>return</b>;</td></tr>
<tr><th id="1811">1811</th><td>          }</td></tr>
<tr><th id="1812">1812</th><td>          <b>break</b>;</td></tr>
<tr><th id="1813">1813</th><td>        }</td></tr>
<tr><th id="1814">1814</th><td>        <b>break</b>;</td></tr>
<tr><th id="1815">1815</th><td>      }</td></tr>
<tr><th id="1816">1816</th><td>      <b>break</b>;</td></tr>
<tr><th id="1817">1817</th><td>    }</td></tr>
<tr><th id="1818">1818</th><td>    <b>break</b>;</td></tr>
<tr><th id="1819">1819</th><td>  <b>case</b> <var>10</var>:	 <i>// 30 strings to match.</i></td></tr>
<tr><th id="1820">1820</th><td>    <b>if</b> (Mnemonic[<var>0</var>] != <kbd>'v'</kbd>)</td></tr>
<tr><th id="1821">1821</th><td>      <b>break</b>;</td></tr>
<tr><th id="1822">1822</th><td>    <b>switch</b> (Mnemonic[<var>1</var>]) {</td></tr>
<tr><th id="1823">1823</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1824">1824</th><td>    <b>case</b> <kbd>'l'</kbd>:	 <i>// 12 strings to match.</i></td></tr>
<tr><th id="1825">1825</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"dr"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1826">1826</th><td>        <b>break</b>;</td></tr>
<tr><th id="1827">1827</th><td>      <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="1828">1828</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1829">1829</th><td>      <b>case</b> <kbd>'d'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="1830">1830</th><td>        <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1831">1831</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1832">1832</th><td>        <b>case</b> <kbd>'e'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1833">1833</th><td>          <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="1834">1834</th><td>            <b>break</b>;</td></tr>
<tr><th id="1835">1835</th><td>          <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="1836">1836</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1837">1837</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1838">1838</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1839">1839</th><td>              <b>break</b>;</td></tr>
<tr><th id="1840">1840</th><td>            Mnemonic = <q>"vldrde.u64"</q>;	 <i>// "vldrde.f64"</i></td></tr>
<tr><th id="1841">1841</th><td>            <b>return</b>;</td></tr>
<tr><th id="1842">1842</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1843">1843</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1844">1844</th><td>              <b>break</b>;</td></tr>
<tr><th id="1845">1845</th><td>            Mnemonic = <q>"vldrde.u64"</q>;	 <i>// "vldrde.s64"</i></td></tr>
<tr><th id="1846">1846</th><td>            <b>return</b>;</td></tr>
<tr><th id="1847">1847</th><td>          }</td></tr>
<tr><th id="1848">1848</th><td>          <b>break</b>;</td></tr>
<tr><th id="1849">1849</th><td>        <b>case</b> <kbd>'t'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1850">1850</th><td>          <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="1851">1851</th><td>            <b>break</b>;</td></tr>
<tr><th id="1852">1852</th><td>          <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="1853">1853</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1854">1854</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1855">1855</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1856">1856</th><td>              <b>break</b>;</td></tr>
<tr><th id="1857">1857</th><td>            Mnemonic = <q>"vldrdt.u64"</q>;	 <i>// "vldrdt.f64"</i></td></tr>
<tr><th id="1858">1858</th><td>            <b>return</b>;</td></tr>
<tr><th id="1859">1859</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1860">1860</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1861">1861</th><td>              <b>break</b>;</td></tr>
<tr><th id="1862">1862</th><td>            Mnemonic = <q>"vldrdt.u64"</q>;	 <i>// "vldrdt.s64"</i></td></tr>
<tr><th id="1863">1863</th><td>            <b>return</b>;</td></tr>
<tr><th id="1864">1864</th><td>          }</td></tr>
<tr><th id="1865">1865</th><td>          <b>break</b>;</td></tr>
<tr><th id="1866">1866</th><td>        }</td></tr>
<tr><th id="1867">1867</th><td>        <b>break</b>;</td></tr>
<tr><th id="1868">1868</th><td>      <b>case</b> <kbd>'h'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="1869">1869</th><td>        <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1870">1870</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1871">1871</th><td>        <b>case</b> <kbd>'e'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1872">1872</th><td>          <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="1873">1873</th><td>            <b>break</b>;</td></tr>
<tr><th id="1874">1874</th><td>          <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="1875">1875</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1876">1876</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1877">1877</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1878">1878</th><td>              <b>break</b>;</td></tr>
<tr><th id="1879">1879</th><td>            Mnemonic = <q>"vldrhe.u16"</q>;	 <i>// "vldrhe.f16"</i></td></tr>
<tr><th id="1880">1880</th><td>            <b>return</b>;</td></tr>
<tr><th id="1881">1881</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1882">1882</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1883">1883</th><td>              <b>break</b>;</td></tr>
<tr><th id="1884">1884</th><td>            Mnemonic = <q>"vldrhe.u16"</q>;	 <i>// "vldrhe.s16"</i></td></tr>
<tr><th id="1885">1885</th><td>            <b>return</b>;</td></tr>
<tr><th id="1886">1886</th><td>          }</td></tr>
<tr><th id="1887">1887</th><td>          <b>break</b>;</td></tr>
<tr><th id="1888">1888</th><td>        <b>case</b> <kbd>'t'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1889">1889</th><td>          <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="1890">1890</th><td>            <b>break</b>;</td></tr>
<tr><th id="1891">1891</th><td>          <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="1892">1892</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1893">1893</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1894">1894</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1895">1895</th><td>              <b>break</b>;</td></tr>
<tr><th id="1896">1896</th><td>            Mnemonic = <q>"vldrht.u16"</q>;	 <i>// "vldrht.f16"</i></td></tr>
<tr><th id="1897">1897</th><td>            <b>return</b>;</td></tr>
<tr><th id="1898">1898</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1899">1899</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1900">1900</th><td>              <b>break</b>;</td></tr>
<tr><th id="1901">1901</th><td>            Mnemonic = <q>"vldrht.u16"</q>;	 <i>// "vldrht.s16"</i></td></tr>
<tr><th id="1902">1902</th><td>            <b>return</b>;</td></tr>
<tr><th id="1903">1903</th><td>          }</td></tr>
<tr><th id="1904">1904</th><td>          <b>break</b>;</td></tr>
<tr><th id="1905">1905</th><td>        }</td></tr>
<tr><th id="1906">1906</th><td>        <b>break</b>;</td></tr>
<tr><th id="1907">1907</th><td>      <b>case</b> <kbd>'w'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="1908">1908</th><td>        <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1909">1909</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1910">1910</th><td>        <b>case</b> <kbd>'e'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1911">1911</th><td>          <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="1912">1912</th><td>            <b>break</b>;</td></tr>
<tr><th id="1913">1913</th><td>          <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="1914">1914</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1915">1915</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1916">1916</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1917">1917</th><td>              <b>break</b>;</td></tr>
<tr><th id="1918">1918</th><td>            Mnemonic = <q>"vldrwe.u32"</q>;	 <i>// "vldrwe.f32"</i></td></tr>
<tr><th id="1919">1919</th><td>            <b>return</b>;</td></tr>
<tr><th id="1920">1920</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1921">1921</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1922">1922</th><td>              <b>break</b>;</td></tr>
<tr><th id="1923">1923</th><td>            Mnemonic = <q>"vldrwe.u32"</q>;	 <i>// "vldrwe.s32"</i></td></tr>
<tr><th id="1924">1924</th><td>            <b>return</b>;</td></tr>
<tr><th id="1925">1925</th><td>          }</td></tr>
<tr><th id="1926">1926</th><td>          <b>break</b>;</td></tr>
<tr><th id="1927">1927</th><td>        <b>case</b> <kbd>'t'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="1928">1928</th><td>          <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="1929">1929</th><td>            <b>break</b>;</td></tr>
<tr><th id="1930">1930</th><td>          <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="1931">1931</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1932">1932</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1933">1933</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1934">1934</th><td>              <b>break</b>;</td></tr>
<tr><th id="1935">1935</th><td>            Mnemonic = <q>"vldrwt.u32"</q>;	 <i>// "vldrwt.f32"</i></td></tr>
<tr><th id="1936">1936</th><td>            <b>return</b>;</td></tr>
<tr><th id="1937">1937</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1938">1938</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1939">1939</th><td>              <b>break</b>;</td></tr>
<tr><th id="1940">1940</th><td>            Mnemonic = <q>"vldrwt.u32"</q>;	 <i>// "vldrwt.s32"</i></td></tr>
<tr><th id="1941">1941</th><td>            <b>return</b>;</td></tr>
<tr><th id="1942">1942</th><td>          }</td></tr>
<tr><th id="1943">1943</th><td>          <b>break</b>;</td></tr>
<tr><th id="1944">1944</th><td>        }</td></tr>
<tr><th id="1945">1945</th><td>        <b>break</b>;</td></tr>
<tr><th id="1946">1946</th><td>      }</td></tr>
<tr><th id="1947">1947</th><td>      <b>break</b>;</td></tr>
<tr><th id="1948">1948</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 18 strings to match.</i></td></tr>
<tr><th id="1949">1949</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>2</var>, <q>"tr"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1950">1950</th><td>        <b>break</b>;</td></tr>
<tr><th id="1951">1951</th><td>      <b>switch</b> (Mnemonic[<var>4</var>]) {</td></tr>
<tr><th id="1952">1952</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1953">1953</th><td>      <b>case</b> <kbd>'d'</kbd>:	 <i>// 6 strings to match.</i></td></tr>
<tr><th id="1954">1954</th><td>        <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="1955">1955</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1956">1956</th><td>        <b>case</b> <kbd>'e'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="1957">1957</th><td>          <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="1958">1958</th><td>            <b>break</b>;</td></tr>
<tr><th id="1959">1959</th><td>          <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="1960">1960</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1961">1961</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1962">1962</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1963">1963</th><td>              <b>break</b>;</td></tr>
<tr><th id="1964">1964</th><td>            Mnemonic = <q>"vstrde.64"</q>;	 <i>// "vstrde.f64"</i></td></tr>
<tr><th id="1965">1965</th><td>            <b>return</b>;</td></tr>
<tr><th id="1966">1966</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1967">1967</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1968">1968</th><td>              <b>break</b>;</td></tr>
<tr><th id="1969">1969</th><td>            Mnemonic = <q>"vstrde.64"</q>;	 <i>// "vstrde.s64"</i></td></tr>
<tr><th id="1970">1970</th><td>            <b>return</b>;</td></tr>
<tr><th id="1971">1971</th><td>          <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1972">1972</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1973">1973</th><td>              <b>break</b>;</td></tr>
<tr><th id="1974">1974</th><td>            Mnemonic = <q>"vstrde.64"</q>;	 <i>// "vstrde.u64"</i></td></tr>
<tr><th id="1975">1975</th><td>            <b>return</b>;</td></tr>
<tr><th id="1976">1976</th><td>          }</td></tr>
<tr><th id="1977">1977</th><td>          <b>break</b>;</td></tr>
<tr><th id="1978">1978</th><td>        <b>case</b> <kbd>'t'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="1979">1979</th><td>          <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="1980">1980</th><td>            <b>break</b>;</td></tr>
<tr><th id="1981">1981</th><td>          <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="1982">1982</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1983">1983</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1984">1984</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1985">1985</th><td>              <b>break</b>;</td></tr>
<tr><th id="1986">1986</th><td>            Mnemonic = <q>"vstrdt.64"</q>;	 <i>// "vstrdt.f64"</i></td></tr>
<tr><th id="1987">1987</th><td>            <b>return</b>;</td></tr>
<tr><th id="1988">1988</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1989">1989</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1990">1990</th><td>              <b>break</b>;</td></tr>
<tr><th id="1991">1991</th><td>            Mnemonic = <q>"vstrdt.64"</q>;	 <i>// "vstrdt.s64"</i></td></tr>
<tr><th id="1992">1992</th><td>            <b>return</b>;</td></tr>
<tr><th id="1993">1993</th><td>          <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="1994">1994</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"64"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="1995">1995</th><td>              <b>break</b>;</td></tr>
<tr><th id="1996">1996</th><td>            Mnemonic = <q>"vstrdt.64"</q>;	 <i>// "vstrdt.u64"</i></td></tr>
<tr><th id="1997">1997</th><td>            <b>return</b>;</td></tr>
<tr><th id="1998">1998</th><td>          }</td></tr>
<tr><th id="1999">1999</th><td>          <b>break</b>;</td></tr>
<tr><th id="2000">2000</th><td>        }</td></tr>
<tr><th id="2001">2001</th><td>        <b>break</b>;</td></tr>
<tr><th id="2002">2002</th><td>      <b>case</b> <kbd>'h'</kbd>:	 <i>// 6 strings to match.</i></td></tr>
<tr><th id="2003">2003</th><td>        <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="2004">2004</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2005">2005</th><td>        <b>case</b> <kbd>'e'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="2006">2006</th><td>          <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="2007">2007</th><td>            <b>break</b>;</td></tr>
<tr><th id="2008">2008</th><td>          <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="2009">2009</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2010">2010</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2011">2011</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2012">2012</th><td>              <b>break</b>;</td></tr>
<tr><th id="2013">2013</th><td>            Mnemonic = <q>"vstrhe.16"</q>;	 <i>// "vstrhe.f16"</i></td></tr>
<tr><th id="2014">2014</th><td>            <b>return</b>;</td></tr>
<tr><th id="2015">2015</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2016">2016</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2017">2017</th><td>              <b>break</b>;</td></tr>
<tr><th id="2018">2018</th><td>            Mnemonic = <q>"vstrhe.16"</q>;	 <i>// "vstrhe.s16"</i></td></tr>
<tr><th id="2019">2019</th><td>            <b>return</b>;</td></tr>
<tr><th id="2020">2020</th><td>          <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2021">2021</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2022">2022</th><td>              <b>break</b>;</td></tr>
<tr><th id="2023">2023</th><td>            Mnemonic = <q>"vstrhe.16"</q>;	 <i>// "vstrhe.u16"</i></td></tr>
<tr><th id="2024">2024</th><td>            <b>return</b>;</td></tr>
<tr><th id="2025">2025</th><td>          }</td></tr>
<tr><th id="2026">2026</th><td>          <b>break</b>;</td></tr>
<tr><th id="2027">2027</th><td>        <b>case</b> <kbd>'t'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="2028">2028</th><td>          <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="2029">2029</th><td>            <b>break</b>;</td></tr>
<tr><th id="2030">2030</th><td>          <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="2031">2031</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2032">2032</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2033">2033</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2034">2034</th><td>              <b>break</b>;</td></tr>
<tr><th id="2035">2035</th><td>            Mnemonic = <q>"vstrht.16"</q>;	 <i>// "vstrht.f16"</i></td></tr>
<tr><th id="2036">2036</th><td>            <b>return</b>;</td></tr>
<tr><th id="2037">2037</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2038">2038</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2039">2039</th><td>              <b>break</b>;</td></tr>
<tr><th id="2040">2040</th><td>            Mnemonic = <q>"vstrht.16"</q>;	 <i>// "vstrht.s16"</i></td></tr>
<tr><th id="2041">2041</th><td>            <b>return</b>;</td></tr>
<tr><th id="2042">2042</th><td>          <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2043">2043</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2044">2044</th><td>              <b>break</b>;</td></tr>
<tr><th id="2045">2045</th><td>            Mnemonic = <q>"vstrht.16"</q>;	 <i>// "vstrht.u16"</i></td></tr>
<tr><th id="2046">2046</th><td>            <b>return</b>;</td></tr>
<tr><th id="2047">2047</th><td>          }</td></tr>
<tr><th id="2048">2048</th><td>          <b>break</b>;</td></tr>
<tr><th id="2049">2049</th><td>        }</td></tr>
<tr><th id="2050">2050</th><td>        <b>break</b>;</td></tr>
<tr><th id="2051">2051</th><td>      <b>case</b> <kbd>'w'</kbd>:	 <i>// 6 strings to match.</i></td></tr>
<tr><th id="2052">2052</th><td>        <b>switch</b> (Mnemonic[<var>5</var>]) {</td></tr>
<tr><th id="2053">2053</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2054">2054</th><td>        <b>case</b> <kbd>'e'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="2055">2055</th><td>          <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="2056">2056</th><td>            <b>break</b>;</td></tr>
<tr><th id="2057">2057</th><td>          <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="2058">2058</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2059">2059</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2060">2060</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2061">2061</th><td>              <b>break</b>;</td></tr>
<tr><th id="2062">2062</th><td>            Mnemonic = <q>"vstrwe.32"</q>;	 <i>// "vstrwe.f32"</i></td></tr>
<tr><th id="2063">2063</th><td>            <b>return</b>;</td></tr>
<tr><th id="2064">2064</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2065">2065</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2066">2066</th><td>              <b>break</b>;</td></tr>
<tr><th id="2067">2067</th><td>            Mnemonic = <q>"vstrwe.32"</q>;	 <i>// "vstrwe.s32"</i></td></tr>
<tr><th id="2068">2068</th><td>            <b>return</b>;</td></tr>
<tr><th id="2069">2069</th><td>          <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2070">2070</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2071">2071</th><td>              <b>break</b>;</td></tr>
<tr><th id="2072">2072</th><td>            Mnemonic = <q>"vstrwe.32"</q>;	 <i>// "vstrwe.u32"</i></td></tr>
<tr><th id="2073">2073</th><td>            <b>return</b>;</td></tr>
<tr><th id="2074">2074</th><td>          }</td></tr>
<tr><th id="2075">2075</th><td>          <b>break</b>;</td></tr>
<tr><th id="2076">2076</th><td>        <b>case</b> <kbd>'t'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="2077">2077</th><td>          <b>if</b> (Mnemonic[<var>6</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="2078">2078</th><td>            <b>break</b>;</td></tr>
<tr><th id="2079">2079</th><td>          <b>switch</b> (Mnemonic[<var>7</var>]) {</td></tr>
<tr><th id="2080">2080</th><td>          <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2081">2081</th><td>          <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2082">2082</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2083">2083</th><td>              <b>break</b>;</td></tr>
<tr><th id="2084">2084</th><td>            Mnemonic = <q>"vstrwt.32"</q>;	 <i>// "vstrwt.f32"</i></td></tr>
<tr><th id="2085">2085</th><td>            <b>return</b>;</td></tr>
<tr><th id="2086">2086</th><td>          <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2087">2087</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2088">2088</th><td>              <b>break</b>;</td></tr>
<tr><th id="2089">2089</th><td>            Mnemonic = <q>"vstrwt.32"</q>;	 <i>// "vstrwt.s32"</i></td></tr>
<tr><th id="2090">2090</th><td>            <b>return</b>;</td></tr>
<tr><th id="2091">2091</th><td>          <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2092">2092</th><td>            <b>if</b> (memcmp(Mnemonic.data()+<var>8</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2093">2093</th><td>              <b>break</b>;</td></tr>
<tr><th id="2094">2094</th><td>            Mnemonic = <q>"vstrwt.32"</q>;	 <i>// "vstrwt.u32"</i></td></tr>
<tr><th id="2095">2095</th><td>            <b>return</b>;</td></tr>
<tr><th id="2096">2096</th><td>          }</td></tr>
<tr><th id="2097">2097</th><td>          <b>break</b>;</td></tr>
<tr><th id="2098">2098</th><td>        }</td></tr>
<tr><th id="2099">2099</th><td>        <b>break</b>;</td></tr>
<tr><th id="2100">2100</th><td>      }</td></tr>
<tr><th id="2101">2101</th><td>      <b>break</b>;</td></tr>
<tr><th id="2102">2102</th><td>    }</td></tr>
<tr><th id="2103">2103</th><td>    <b>break</b>;</td></tr>
<tr><th id="2104">2104</th><td>  <b>case</b> <var>11</var>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="2105">2105</th><td>    <b>if</b> (memcmp(Mnemonic.data()+<var>0</var>, <q>"vrecpeq."</q>, <var>8</var>) != <var>0</var>)</td></tr>
<tr><th id="2106">2106</th><td>      <b>break</b>;</td></tr>
<tr><th id="2107">2107</th><td>    <b>switch</b> (Mnemonic[<var>8</var>]) {</td></tr>
<tr><th id="2108">2108</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2109">2109</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2110">2110</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>9</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2111">2111</th><td>        <b>break</b>;</td></tr>
<tr><th id="2112">2112</th><td>      <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vrecpeq.f32"</i></td></tr>
<tr><th id="2113">2113</th><td>        Mnemonic = <q>"vrecpe.f32"</q>;</td></tr>
<tr><th id="2114">2114</th><td>      <b>return</b>;</td></tr>
<tr><th id="2115">2115</th><td>    <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="2116">2116</th><td>      <b>if</b> (memcmp(Mnemonic.data()+<var>9</var>, <q>"32"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="2117">2117</th><td>        <b>break</b>;</td></tr>
<tr><th id="2118">2118</th><td>      <b>if</b> (Features.test(Feature_HasNEONBit))	 <i>// "vrecpeq.u32"</i></td></tr>
<tr><th id="2119">2119</th><td>        Mnemonic = <q>"vrecpe.u32"</q>;</td></tr>
<tr><th id="2120">2120</th><td>      <b>return</b>;</td></tr>
<tr><th id="2121">2121</th><td>    }</td></tr>
<tr><th id="2122">2122</th><td>    <b>break</b>;</td></tr>
<tr><th id="2123">2123</th><td>  }</td></tr>
<tr><th id="2124">2124</th><td>}</td></tr>
<tr><th id="2125">2125</th><td></td></tr>
<tr><th id="2126">2126</th><td><b>enum</b> {</td></tr>
<tr><th id="2127">2127</th><td>  Tie0_1_1,</td></tr>
<tr><th id="2128">2128</th><td>  Tie0_2_2,</td></tr>
<tr><th id="2129">2129</th><td>  Tie0_2_4,</td></tr>
<tr><th id="2130">2130</th><td>  Tie0_3_3,</td></tr>
<tr><th id="2131">2131</th><td>  Tie0_4_4,</td></tr>
<tr><th id="2132">2132</th><td>  Tie0_4_5,</td></tr>
<tr><th id="2133">2133</th><td>  Tie1_1_1,</td></tr>
<tr><th id="2134">2134</th><td>  Tie1_2_2,</td></tr>
<tr><th id="2135">2135</th><td>  Tie1_3_3,</td></tr>
<tr><th id="2136">2136</th><td>  Tie1_4_4,</td></tr>
<tr><th id="2137">2137</th><td>  Tie2_4_4,</td></tr>
<tr><th id="2138">2138</th><td>};</td></tr>
<tr><th id="2139">2139</th><td></td></tr>
<tr><th id="2140">2140</th><td><em>static</em> <em>const</em> uint8_t TiedAsmOperandTable[][<var>3</var>] = {</td></tr>
<tr><th id="2141">2141</th><td>  <i>/* Tie0_1_1 */</i> { <var>0</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="2142">2142</th><td>  <i>/* Tie0_2_2 */</i> { <var>0</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="2143">2143</th><td>  <i>/* Tie0_2_4 */</i> { <var>0</var>, <var>2</var>, <var>4</var> },</td></tr>
<tr><th id="2144">2144</th><td>  <i>/* Tie0_3_3 */</i> { <var>0</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="2145">2145</th><td>  <i>/* Tie0_4_4 */</i> { <var>0</var>, <var>4</var>, <var>4</var> },</td></tr>
<tr><th id="2146">2146</th><td>  <i>/* Tie0_4_5 */</i> { <var>0</var>, <var>4</var>, <var>5</var> },</td></tr>
<tr><th id="2147">2147</th><td>  <i>/* Tie1_1_1 */</i> { <var>1</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="2148">2148</th><td>  <i>/* Tie1_2_2 */</i> { <var>1</var>, <var>2</var>, <var>2</var> },</td></tr>
<tr><th id="2149">2149</th><td>  <i>/* Tie1_3_3 */</i> { <var>1</var>, <var>3</var>, <var>3</var> },</td></tr>
<tr><th id="2150">2150</th><td>  <i>/* Tie1_4_4 */</i> { <var>1</var>, <var>4</var>, <var>4</var> },</td></tr>
<tr><th id="2151">2151</th><td>  <i>/* Tie2_4_4 */</i> { <var>2</var>, <var>4</var>, <var>4</var> },</td></tr>
<tr><th id="2152">2152</th><td>};</td></tr>
<tr><th id="2153">2153</th><td></td></tr>
<tr><th id="2154">2154</th><td><b>namespace</b> {</td></tr>
<tr><th id="2155">2155</th><td><b>enum</b> OperatorConversionKind {</td></tr>
<tr><th id="2156">2156</th><td>  CVT_Done,</td></tr>
<tr><th id="2157">2157</th><td>  CVT_Reg,</td></tr>
<tr><th id="2158">2158</th><td>  CVT_Tied,</td></tr>
<tr><th id="2159">2159</th><td>  CVT_95_Reg,</td></tr>
<tr><th id="2160">2160</th><td>  CVT_95_addCCOutOperands,</td></tr>
<tr><th id="2161">2161</th><td>  CVT_95_addCondCodeOperands,</td></tr>
<tr><th id="2162">2162</th><td>  CVT_95_addRegShiftedRegOperands,</td></tr>
<tr><th id="2163">2163</th><td>  CVT_95_addModImmOperands,</td></tr>
<tr><th id="2164">2164</th><td>  CVT_95_addModImmNotOperands,</td></tr>
<tr><th id="2165">2165</th><td>  CVT_95_addRegShiftedImmOperands,</td></tr>
<tr><th id="2166">2166</th><td>  CVT_95_addImmOperands,</td></tr>
<tr><th id="2167">2167</th><td>  CVT_95_addT2SOImmNotOperands,</td></tr>
<tr><th id="2168">2168</th><td>  CVT_95_addImm0_95_4095NegOperands,</td></tr>
<tr><th id="2169">2169</th><td>  CVT_95_addImm0_95_508s4Operands,</td></tr>
<tr><th id="2170">2170</th><td>  CVT_regSP,</td></tr>
<tr><th id="2171">2171</th><td>  CVT_95_addImm0_95_508s4NegOperands,</td></tr>
<tr><th id="2172">2172</th><td>  CVT_95_addT2SOImmNegOperands,</td></tr>
<tr><th id="2173">2173</th><td>  CVT_95_addThumbModImmNeg8_95_255Operands,</td></tr>
<tr><th id="2174">2174</th><td>  CVT_95_addModImmNegOperands,</td></tr>
<tr><th id="2175">2175</th><td>  CVT_95_addImm0_95_1020s4Operands,</td></tr>
<tr><th id="2176">2176</th><td>  CVT_95_addThumbModImmNeg1_95_7Operands,</td></tr>
<tr><th id="2177">2177</th><td>  CVT_95_addUnsignedOffset_95_b8s2Operands,</td></tr>
<tr><th id="2178">2178</th><td>  CVT_95_addAdrLabelOperands,</td></tr>
<tr><th id="2179">2179</th><td>  CVT_95_addARMBranchTargetOperands,</td></tr>
<tr><th id="2180">2180</th><td>  CVT_cvtThumbBranches,</td></tr>
<tr><th id="2181">2181</th><td>  CVT_95_addBitfieldOperands,</td></tr>
<tr><th id="2182">2182</th><td>  CVT_95_addITCondCodeOperands,</td></tr>
<tr><th id="2183">2183</th><td>  CVT_imm_95_0,</td></tr>
<tr><th id="2184">2184</th><td>  CVT_95_addThumbBranchTargetOperands,</td></tr>
<tr><th id="2185">2185</th><td>  CVT_95_addCoprocNumOperands,</td></tr>
<tr><th id="2186">2186</th><td>  CVT_95_addCoprocRegOperands,</td></tr>
<tr><th id="2187">2187</th><td>  CVT_95_addITCondCodeInvOperands,</td></tr>
<tr><th id="2188">2188</th><td>  CVT_95_addRegListWithAPSROperands,</td></tr>
<tr><th id="2189">2189</th><td>  CVT_95_addProcIFlagsOperands,</td></tr>
<tr><th id="2190">2190</th><td>  CVT_imm_95_20,</td></tr>
<tr><th id="2191">2191</th><td>  CVT_regZR,</td></tr>
<tr><th id="2192">2192</th><td>  CVT_imm_95_12,</td></tr>
<tr><th id="2193">2193</th><td>  CVT_imm_95_15,</td></tr>
<tr><th id="2194">2194</th><td>  CVT_95_addMemBarrierOptOperands,</td></tr>
<tr><th id="2195">2195</th><td>  CVT_imm_95_16,</td></tr>
<tr><th id="2196">2196</th><td>  CVT_95_addFPImmOperands,</td></tr>
<tr><th id="2197">2197</th><td>  CVT_95_addDPRRegListOperands,</td></tr>
<tr><th id="2198">2198</th><td>  CVT_imm_95_1,</td></tr>
<tr><th id="2199">2199</th><td>  CVT_95_addInstSyncBarrierOptOperands,</td></tr>
<tr><th id="2200">2200</th><td>  CVT_95_addITMaskOperands,</td></tr>
<tr><th id="2201">2201</th><td>  CVT_95_addMemNoOffsetOperands,</td></tr>
<tr><th id="2202">2202</th><td>  CVT_95_addAddrMode5Operands,</td></tr>
<tr><th id="2203">2203</th><td>  CVT_95_addCoprocOptionOperands,</td></tr>
<tr><th id="2204">2204</th><td>  CVT_95_addPostIdxImm8s4Operands,</td></tr>
<tr><th id="2205">2205</th><td>  CVT_95_addRegListOperands,</td></tr>
<tr><th id="2206">2206</th><td>  CVT_95_addThumbMemPCOperands,</td></tr>
<tr><th id="2207">2207</th><td>  CVT_95_addConstPoolAsmImmOperands,</td></tr>
<tr><th id="2208">2208</th><td>  CVT_95_addMemThumbRIs4Operands,</td></tr>
<tr><th id="2209">2209</th><td>  CVT_95_addMemThumbRROperands,</td></tr>
<tr><th id="2210">2210</th><td>  CVT_95_addMemThumbSPIOperands,</td></tr>
<tr><th id="2211">2211</th><td>  CVT_95_addMemImm12OffsetOperands,</td></tr>
<tr><th id="2212">2212</th><td>  CVT_95_addMemImmOffsetOperands,</td></tr>
<tr><th id="2213">2213</th><td>  CVT_95_addMemRegOffsetOperands,</td></tr>
<tr><th id="2214">2214</th><td>  CVT_95_addMemUImm12OffsetOperands,</td></tr>
<tr><th id="2215">2215</th><td>  CVT_95_addT2MemRegOffsetOperands,</td></tr>
<tr><th id="2216">2216</th><td>  CVT_95_addMemPCRelImm12Operands,</td></tr>
<tr><th id="2217">2217</th><td>  CVT_95_addAM2OffsetImmOperands,</td></tr>
<tr><th id="2218">2218</th><td>  CVT_95_addPostIdxRegShiftedOperands,</td></tr>
<tr><th id="2219">2219</th><td>  CVT_95_addMemThumbRIs1Operands,</td></tr>
<tr><th id="2220">2220</th><td>  CVT_95_addMemImm8s4OffsetOperands,</td></tr>
<tr><th id="2221">2221</th><td>  CVT_95_addAddrMode3Operands,</td></tr>
<tr><th id="2222">2222</th><td>  CVT_95_addAM3OffsetOperands,</td></tr>
<tr><th id="2223">2223</th><td>  CVT_95_addMemImm0_95_1020s4OffsetOperands,</td></tr>
<tr><th id="2224">2224</th><td>  CVT_95_addMemThumbRIs2Operands,</td></tr>
<tr><th id="2225">2225</th><td>  CVT_95_addPostIdxRegOperands,</td></tr>
<tr><th id="2226">2226</th><td>  CVT_95_addPostIdxImm8Operands,</td></tr>
<tr><th id="2227">2227</th><td>  CVT_reg0,</td></tr>
<tr><th id="2228">2228</th><td>  CVT_regCPSR,</td></tr>
<tr><th id="2229">2229</th><td>  CVT_imm_95_14,</td></tr>
<tr><th id="2230">2230</th><td>  CVT_95_addBankedRegOperands,</td></tr>
<tr><th id="2231">2231</th><td>  CVT_95_addMSRMaskOperands,</td></tr>
<tr><th id="2232">2232</th><td>  CVT_cvtThumbMultiply,</td></tr>
<tr><th id="2233">2233</th><td>  CVT_regR8,</td></tr>
<tr><th id="2234">2234</th><td>  CVT_regR0,</td></tr>
<tr><th id="2235">2235</th><td>  CVT_95_addPKHASRImmOperands,</td></tr>
<tr><th id="2236">2236</th><td>  CVT_imm_95_4,</td></tr>
<tr><th id="2237">2237</th><td>  CVT_95_addImm1_95_32Operands,</td></tr>
<tr><th id="2238">2238</th><td>  CVT_imm_95_5,</td></tr>
<tr><th id="2239">2239</th><td>  CVT_95_addMveSaturateOperands,</td></tr>
<tr><th id="2240">2240</th><td>  CVT_95_addShifterImmOperands,</td></tr>
<tr><th id="2241">2241</th><td>  CVT_95_addImm1_95_16Operands,</td></tr>
<tr><th id="2242">2242</th><td>  CVT_95_addRotImmOperands,</td></tr>
<tr><th id="2243">2243</th><td>  CVT_95_addMemTBBOperands,</td></tr>
<tr><th id="2244">2244</th><td>  CVT_95_addMemTBHOperands,</td></tr>
<tr><th id="2245">2245</th><td>  CVT_95_addTraceSyncBarrierOptOperands,</td></tr>
<tr><th id="2246">2246</th><td>  CVT_95_addVPTPredNOperands,</td></tr>
<tr><th id="2247">2247</th><td>  CVT_95_addVPTPredROperands,</td></tr>
<tr><th id="2248">2248</th><td>  CVT_95_addNEONi16splatNotOperands,</td></tr>
<tr><th id="2249">2249</th><td>  CVT_95_addNEONi32splatNotOperands,</td></tr>
<tr><th id="2250">2250</th><td>  CVT_95_addNEONi16splatOperands,</td></tr>
<tr><th id="2251">2251</th><td>  CVT_95_addNEONi32splatOperands,</td></tr>
<tr><th id="2252">2252</th><td>  CVT_95_addComplexRotationOddOperands,</td></tr>
<tr><th id="2253">2253</th><td>  CVT_95_addComplexRotationEvenOperands,</td></tr>
<tr><th id="2254">2254</th><td>  CVT_95_addVectorIndex64Operands,</td></tr>
<tr><th id="2255">2255</th><td>  CVT_95_addVectorIndex32Operands,</td></tr>
<tr><th id="2256">2256</th><td>  CVT_95_addFBits16Operands,</td></tr>
<tr><th id="2257">2257</th><td>  CVT_95_addFBits32Operands,</td></tr>
<tr><th id="2258">2258</th><td>  CVT_95_addPowerTwoOperands,</td></tr>
<tr><th id="2259">2259</th><td>  CVT_95_addVectorIndex16Operands,</td></tr>
<tr><th id="2260">2260</th><td>  CVT_95_addVectorIndex8Operands,</td></tr>
<tr><th id="2261">2261</th><td>  CVT_95_addVecListOperands,</td></tr>
<tr><th id="2262">2262</th><td>  CVT_95_addDupAlignedMemory16Operands,</td></tr>
<tr><th id="2263">2263</th><td>  CVT_95_addAlignedMemory64or128Operands,</td></tr>
<tr><th id="2264">2264</th><td>  CVT_95_addAlignedMemory64or128or256Operands,</td></tr>
<tr><th id="2265">2265</th><td>  CVT_95_addAlignedMemory64Operands,</td></tr>
<tr><th id="2266">2266</th><td>  CVT_95_addVecListIndexedOperands,</td></tr>
<tr><th id="2267">2267</th><td>  CVT_95_addAlignedMemory16Operands,</td></tr>
<tr><th id="2268">2268</th><td>  CVT_95_addDupAlignedMemory32Operands,</td></tr>
<tr><th id="2269">2269</th><td>  CVT_95_addAlignedMemory32Operands,</td></tr>
<tr><th id="2270">2270</th><td>  CVT_95_addDupAlignedMemoryNoneOperands,</td></tr>
<tr><th id="2271">2271</th><td>  CVT_95_addAlignedMemoryNoneOperands,</td></tr>
<tr><th id="2272">2272</th><td>  CVT_95_addAlignedMemoryOperands,</td></tr>
<tr><th id="2273">2273</th><td>  CVT_95_addDupAlignedMemory64Operands,</td></tr>
<tr><th id="2274">2274</th><td>  CVT_95_addMVEVecListOperands,</td></tr>
<tr><th id="2275">2275</th><td>  CVT_95_addMemNoOffsetT2Operands,</td></tr>
<tr><th id="2276">2276</th><td>  CVT_95_addMemNoOffsetT2NoSpOperands,</td></tr>
<tr><th id="2277">2277</th><td>  CVT_95_addDupAlignedMemory64or128Operands,</td></tr>
<tr><th id="2278">2278</th><td>  CVT_95_addSPRRegListOperands,</td></tr>
<tr><th id="2279">2279</th><td>  CVT_95_addMemImm7s4OffsetOperands,</td></tr>
<tr><th id="2280">2280</th><td>  CVT_95_addAddrMode5FP16Operands,</td></tr>
<tr><th id="2281">2281</th><td>  CVT_95_addImm7s4Operands,</td></tr>
<tr><th id="2282">2282</th><td>  CVT_95_addMemRegRQOffsetOperands,</td></tr>
<tr><th id="2283">2283</th><td>  CVT_95_addMemNoOffsetTOperands,</td></tr>
<tr><th id="2284">2284</th><td>  CVT_95_addImm7Shift0Operands,</td></tr>
<tr><th id="2285">2285</th><td>  CVT_95_addImm7Shift1Operands,</td></tr>
<tr><th id="2286">2286</th><td>  CVT_95_addImm7Shift2Operands,</td></tr>
<tr><th id="2287">2287</th><td>  CVT_95_addNEONi32vmovOperands,</td></tr>
<tr><th id="2288">2288</th><td>  CVT_95_addNEONvmovi8ReplicateOperands,</td></tr>
<tr><th id="2289">2289</th><td>  CVT_95_addNEONvmovi16ReplicateOperands,</td></tr>
<tr><th id="2290">2290</th><td>  CVT_95_addNEONi32vmovNegOperands,</td></tr>
<tr><th id="2291">2291</th><td>  CVT_95_addNEONvmovi32ReplicateOperands,</td></tr>
<tr><th id="2292">2292</th><td>  CVT_95_addNEONi64splatOperands,</td></tr>
<tr><th id="2293">2293</th><td>  CVT_95_addNEONi8splatOperands,</td></tr>
<tr><th id="2294">2294</th><td>  CVT_95_addMVEVectorIndexOperands,</td></tr>
<tr><th id="2295">2295</th><td>  CVT_95_addMVEPairVectorIndexOperands,</td></tr>
<tr><th id="2296">2296</th><td>  CVT_cvtMVEVMOVQtoDReg,</td></tr>
<tr><th id="2297">2297</th><td>  CVT_95_addNEONinvi8ReplicateOperands,</td></tr>
<tr><th id="2298">2298</th><td>  CVT_95_addFPDRegListWithVPROperands,</td></tr>
<tr><th id="2299">2299</th><td>  CVT_95_addFPSRegListWithVPROperands,</td></tr>
<tr><th id="2300">2300</th><td>  CVT_imm_95_2,</td></tr>
<tr><th id="2301">2301</th><td>  CVT_imm_95_3,</td></tr>
<tr><th id="2302">2302</th><td>  CVT_NUM_CONVERTERS</td></tr>
<tr><th id="2303">2303</th><td>};</td></tr>
<tr><th id="2304">2304</th><td></td></tr>
<tr><th id="2305">2305</th><td><b>enum</b> InstructionConversionKind {</td></tr>
<tr><th id="2306">2306</th><td>  Convert_NoOperands,</td></tr>
<tr><th id="2307">2307</th><td>  Convert__Reg1_2__CCOut1_0__Tie0_1_1__Reg1_3__CondCode2_1,</td></tr>
<tr><th id="2308">2308</th><td>  Convert__Reg1_2__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2309">2309</th><td>  Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2310">2310</th><td>  Convert__Reg1_2__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2311">2311</th><td>  Convert__Reg1_2__Reg1_2__ModImmNot1_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2312">2312</th><td>  Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2313">2313</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2314">2314</th><td>  Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2315">2315</th><td>  Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2316">2316</th><td>  Convert__Reg1_2__Reg1_3__T2SOImmNot1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2317">2317</th><td>  Convert__Reg1_2__Reg1_3__RegShiftedReg3_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2318">2318</th><td>  Convert__Reg1_2__Reg1_3__ModImm1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2319">2319</th><td>  Convert__Reg1_2__Reg1_3__ModImmNot1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2320">2320</th><td>  Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2321">2321</th><td>  Convert__Reg1_3__Reg1_4__RegShiftedImm2_5__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2322">2322</th><td>  Convert__Reg1_1__Tie0_1_1__Reg1_2__CondCode2_0,</td></tr>
<tr><th id="2323">2323</th><td>  Convert__Reg1_1__Reg1_1__Imm0_40951_2__CondCode2_0,</td></tr>
<tr><th id="2324">2324</th><td>  Convert__Reg1_1__Reg1_1__Imm0_4095Neg1_2__CondCode2_0,</td></tr>
<tr><th id="2325">2325</th><td>  Convert__Reg1_1__Tie0_1_1__Imm0_508s41_2__CondCode2_0,</td></tr>
<tr><th id="2326">2326</th><td>  Convert__regSP__Tie0_1_1__Imm0_508s4Neg1_2__CondCode2_0,</td></tr>
<tr><th id="2327">2327</th><td>  Convert__Reg1_2__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2328">2328</th><td>  Convert__Reg1_2__Reg1_2__T2SOImmNeg1_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2329">2329</th><td>  Convert__Reg1_2__CCOut1_0__Reg1_2__Reg1_3__CondCode2_1,</td></tr>
<tr><th id="2330">2330</th><td>  Convert__Reg1_2__CCOut1_0__Tie0_1_1__Imm0_2551_3__CondCode2_1,</td></tr>
<tr><th id="2331">2331</th><td>  Convert__Reg1_2__CCOut1_0__Tie0_3_3__ThumbModImmNeg8_2551_3__CondCode2_1,</td></tr>
<tr><th id="2332">2332</th><td>  Convert__Reg1_2__Reg1_2__ModImmNeg1_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2333">2333</th><td>  Convert__Reg1_1__Reg1_2__Imm0_40951_3__CondCode2_0,</td></tr>
<tr><th id="2334">2334</th><td>  Convert__Reg1_1__Reg1_2__Imm0_4095Neg1_3__CondCode2_0,</td></tr>
<tr><th id="2335">2335</th><td>  Convert__regSP__Tie0_1_1__Imm0_508s41_3__CondCode2_0,</td></tr>
<tr><th id="2336">2336</th><td>  Convert__regSP__Tie0_1_1__Imm0_508s4Neg1_3__CondCode2_0,</td></tr>
<tr><th id="2337">2337</th><td>  Convert__Reg1_1__Reg1_2__Imm0_1020s41_3__CondCode2_0,</td></tr>
<tr><th id="2338">2338</th><td>  Convert__Reg1_1__Imm0_40951_3__CondCode2_0,</td></tr>
<tr><th id="2339">2339</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0,</td></tr>
<tr><th id="2340">2340</th><td>  Convert__Reg1_3__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2341">2341</th><td>  Convert__Reg1_3__Reg1_3__T2SOImmNeg1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2342">2342</th><td>  Convert__Reg1_2__Reg1_3__T2SOImmNeg1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2343">2343</th><td>  Convert__Reg1_2__CCOut1_0__Reg1_3__Reg1_4__CondCode2_1,</td></tr>
<tr><th id="2344">2344</th><td>  Convert__Reg1_2__CCOut1_0__Reg1_3__Imm0_71_4__CondCode2_1,</td></tr>
<tr><th id="2345">2345</th><td>  Convert__Reg1_2__CCOut1_0__Reg1_3__ThumbModImmNeg1_71_4__CondCode2_1,</td></tr>
<tr><th id="2346">2346</th><td>  Convert__Reg1_2__Reg1_3__ModImmNeg1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2347">2347</th><td>  Convert__Reg1_3__Reg1_4__T2SOImm1_5__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2348">2348</th><td>  Convert__Reg1_3__Reg1_4__T2SOImmNeg1_5__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2349">2349</th><td>  Convert__Reg1_1__UnsignedOffset_b8s21_2__CondCode2_0,</td></tr>
<tr><th id="2350">2350</th><td>  Convert__Reg1_1__Imm1_2__CondCode2_0,</td></tr>
<tr><th id="2351">2351</th><td>  Convert__Reg1_1__AdrLabel1_2__CondCode2_0,</td></tr>
<tr><th id="2352">2352</th><td>  Convert__Reg1_2__Imm1_3__CondCode2_0,</td></tr>
<tr><th id="2353">2353</th><td>  Convert__Reg1_1__Tie0_1_1__Reg1_2,</td></tr>
<tr><th id="2354">2354</th><td>  Convert__Reg1_1__Reg1_2,</td></tr>
<tr><th id="2355">2355</th><td>  Convert__Reg1_2__Reg1_2__T2SOImmNot1_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2356">2356</th><td>  Convert__Reg1_3__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2357">2357</th><td>  Convert__Reg1_3__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2358">2358</th><td>  Convert__Reg1_3__Reg1_3__T2SOImmNot1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2359">2359</th><td>  Convert__Reg1_3__Reg1_4__T2SOImmNot1_5__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2360">2360</th><td>  Convert__Reg1_2__CCOut1_0__Reg1_2__ImmThumbSR1_3__CondCode2_1,</td></tr>
<tr><th id="2361">2361</th><td>  Convert__Reg1_2__Reg1_2__ImmThumbSR1_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2362">2362</th><td>  Convert__Reg1_2__Reg1_2__Imm0_321_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2363">2363</th><td>  Convert__Reg1_3__Reg1_3__ImmThumbSR1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2364">2364</th><td>  Convert__Reg1_2__CCOut1_0__Reg1_3__ImmThumbSR1_4__CondCode2_1,</td></tr>
<tr><th id="2365">2365</th><td>  Convert__Reg1_2__Reg1_3__ImmThumbSR1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2366">2366</th><td>  Convert__Reg1_2__Reg1_3__Imm0_321_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2367">2367</th><td>  Convert__Reg1_3__Reg1_4__ImmThumbSR1_5__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2368">2368</th><td>  Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__Reg1_3__CondCode2_0,</td></tr>
<tr><th id="2369">2369</th><td>  Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__MVELongShift1_3__CondCode2_0,</td></tr>
<tr><th id="2370">2370</th><td>  Convert__ARMBranchTarget1_1__CondCode2_0,</td></tr>
<tr><th id="2371">2371</th><td>  ConvertCustom_cvtThumbBranches,</td></tr>
<tr><th id="2372">2372</th><td>  Convert__Imm1_1__Imm1_2__CondCode2_0,</td></tr>
<tr><th id="2373">2373</th><td>  Convert__Reg1_1__Tie0_1_1__Bitfield1_2__CondCode2_0,</td></tr>
<tr><th id="2374">2374</th><td>  Convert__Imm1_0__Imm1_1__Imm1_2__CondCodeNoAL1_3,</td></tr>
<tr><th id="2375">2375</th><td>  Convert__Reg1_1__Tie0_1_1__Reg1_2__Bitfield1_3__CondCode2_0,</td></tr>
<tr><th id="2376">2376</th><td>  Convert__Imm1_1__Reg1_2__CondCode2_0,</td></tr>
<tr><th id="2377">2377</th><td>  Convert__imm_95_0,</td></tr>
<tr><th id="2378">2378</th><td>  Convert__Imm0_2551_0,</td></tr>
<tr><th id="2379">2379</th><td>  Convert__Imm0_655351_0,</td></tr>
<tr><th id="2380">2380</th><td>  Convert__ARMBranchTarget1_0,</td></tr>
<tr><th id="2381">2381</th><td>  Convert__CondCode2_0__ThumbBranchTarget1_1,</td></tr>
<tr><th id="2382">2382</th><td>  Convert__Reg1_0,</td></tr>
<tr><th id="2383">2383</th><td>  Convert__ThumbBranchTarget1_0,</td></tr>
<tr><th id="2384">2384</th><td>  Convert__Reg1_1__CondCode2_0,</td></tr>
<tr><th id="2385">2385</th><td>  Convert__CondCode2_0__Reg1_1,</td></tr>
<tr><th id="2386">2386</th><td>  Convert__CondCode2_0__ARMBranchTarget1_1,</td></tr>
<tr><th id="2387">2387</th><td>  Convert__CondCode2_0,</td></tr>
<tr><th id="2388">2388</th><td>  Convert__Reg1_0__ThumbBranchTarget1_1,</td></tr>
<tr><th id="2389">2389</th><td>  Convert__CoprocNum1_1__Imm0_151_2__CoprocReg1_3__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0,</td></tr>
<tr><th id="2390">2390</th><td>  Convert__CoprocNum1_0__Imm0_151_1__CoprocReg1_2__CoprocReg1_3__CoprocReg1_4__Imm0_71_5,</td></tr>
<tr><th id="2391">2391</th><td>  Convert__Reg1_0__Reg1_1__Reg1_1__CondCodeNoALInv1_2,</td></tr>
<tr><th id="2392">2392</th><td>  Convert__CondCode2_0__RegListWithAPSR1_1,</td></tr>
<tr><th id="2393">2393</th><td>  Convert__Reg1_1__Reg1_2__CondCode2_0,</td></tr>
<tr><th id="2394">2394</th><td>  Convert__Reg1_1__ModImmNeg1_2__CondCode2_0,</td></tr>
<tr><th id="2395">2395</th><td>  Convert__Reg1_1__T2SOImmNeg1_2__CondCode2_0,</td></tr>
<tr><th id="2396">2396</th><td>  Convert__Reg1_1__RegShiftedImm2_2__CondCode2_0,</td></tr>
<tr><th id="2397">2397</th><td>  Convert__Reg1_1__RegShiftedReg3_2__CondCode2_0,</td></tr>
<tr><th id="2398">2398</th><td>  Convert__Reg1_1__T2SOImm1_2__CondCode2_0,</td></tr>
<tr><th id="2399">2399</th><td>  Convert__Reg1_1__ModImm1_2__CondCode2_0,</td></tr>
<tr><th id="2400">2400</th><td>  Convert__Reg1_2__Reg1_3__CondCode2_0,</td></tr>
<tr><th id="2401">2401</th><td>  Convert__Reg1_2__RegShiftedImm2_3__CondCode2_0,</td></tr>
<tr><th id="2402">2402</th><td>  Convert__Reg1_2__T2SOImm1_3__CondCode2_0,</td></tr>
<tr><th id="2403">2403</th><td>  Convert__Reg1_1__Imm0_2551_2__CondCode2_0,</td></tr>
<tr><th id="2404">2404</th><td>  Convert__Imm0_311_0,</td></tr>
<tr><th id="2405">2405</th><td>  Convert__Imm0_311_1,</td></tr>
<tr><th id="2406">2406</th><td>  Convert__Imm1_0__ProcIFlags1_1,</td></tr>
<tr><th id="2407">2407</th><td>  Convert__Imm1_0__ProcIFlags1_2,</td></tr>
<tr><th id="2408">2408</th><td>  Convert__Imm1_0__ProcIFlags1_1__Imm0_311_2,</td></tr>
<tr><th id="2409">2409</th><td>  Convert__Imm1_0__ProcIFlags1_1__Imm1_2,</td></tr>
<tr><th id="2410">2410</th><td>  Convert__Imm1_0__ProcIFlags1_2__Imm1_3,</td></tr>
<tr><th id="2411">2411</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2,</td></tr>
<tr><th id="2412">2412</th><td>  Convert__imm_95_20__CondCode2_0,</td></tr>
<tr><th id="2413">2413</th><td>  Convert__Reg1_0__Reg1_1__Reg1_2__CondCodeNoAL1_3,</td></tr>
<tr><th id="2414">2414</th><td>  Convert__Reg1_0__regZR__regZR__CondCodeNoALInv1_1,</td></tr>
<tr><th id="2415">2415</th><td>  Convert__Reg1_1__CoprocNum1_0__Imm13b1_2,</td></tr>
<tr><th id="2416">2416</th><td>  Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Imm13b1_3__CondCode2_0,</td></tr>
<tr><th id="2417">2417</th><td>  Convert__Reg1_1__CoprocNum1_0__Reg1_2__Imm9b1_3,</td></tr>
<tr><th id="2418">2418</th><td>  Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Imm9b1_4__CondCode2_0,</td></tr>
<tr><th id="2419">2419</th><td>  Convert__Reg1_1__CoprocNum1_0__Reg1_2__Reg1_3__Imm6b1_4,</td></tr>
<tr><th id="2420">2420</th><td>  Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Reg1_4__Imm6b1_5__CondCode2_0,</td></tr>
<tr><th id="2421">2421</th><td>  Convert__Imm0_151_1__CondCode2_0,</td></tr>
<tr><th id="2422">2422</th><td>  Convert__imm_95_12,</td></tr>
<tr><th id="2423">2423</th><td>  Convert__imm_95_12__CondCode2_0,</td></tr>
<tr><th id="2424">2424</th><td>  Convert__Reg1_0__Reg1_1,</td></tr>
<tr><th id="2425">2425</th><td>  Convert__imm_95_15,</td></tr>
<tr><th id="2426">2426</th><td>  Convert__imm_95_15__CondCode2_0,</td></tr>
<tr><th id="2427">2427</th><td>  Convert__MemBarrierOpt1_0,</td></tr>
<tr><th id="2428">2428</th><td>  Convert__MemBarrierOpt1_1__CondCode2_0,</td></tr>
<tr><th id="2429">2429</th><td>  Convert__MemBarrierOpt1_2__CondCode2_0,</td></tr>
<tr><th id="2430">2430</th><td>  Convert__imm_95_0__CondCode2_0,</td></tr>
<tr><th id="2431">2431</th><td>  Convert__imm_95_16__CondCode2_0,</td></tr>
<tr><th id="2432">2432</th><td>  Convert__Reg1_1__FPImm1_2__CondCode2_0,</td></tr>
<tr><th id="2433">2433</th><td>  Convert__Reg1_1__Tie0_2_2__CondCode2_0__DPRRegList1_3,</td></tr>
<tr><th id="2434">2434</th><td>  Convert__Reg1_1__CondCode2_0__DPRRegList1_2,</td></tr>
<tr><th id="2435">2435</th><td>  Convert__Reg1_1__Tie0_2_2__Reg1_2__imm_95_1__CondCode2_0,</td></tr>
<tr><th id="2436">2436</th><td>  Convert__Reg1_1__Tie0_2_2__Reg1_2__imm_95_0__CondCode2_0,</td></tr>
<tr><th id="2437">2437</th><td>  Convert__Imm0_2391_1__CondCode2_0,</td></tr>
<tr><th id="2438">2438</th><td>  Convert__Imm0_2391_2__CondCode2_0,</td></tr>
<tr><th id="2439">2439</th><td>  Convert__Imm0_631_0,</td></tr>
<tr><th id="2440">2440</th><td>  Convert__Imm0_655351_1,</td></tr>
<tr><th id="2441">2441</th><td>  Convert__InstSyncBarrierOpt1_0,</td></tr>
<tr><th id="2442">2442</th><td>  Convert__InstSyncBarrierOpt1_1__CondCode2_0,</td></tr>
<tr><th id="2443">2443</th><td>  Convert__ITCondCode1_1__ITMask1_0,</td></tr>
<tr><th id="2444">2444</th><td>  Convert__Reg1_1__MemNoOffset1_2__CondCode2_0,</td></tr>
<tr><th id="2445">2445</th><td>  Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0,</td></tr>
<tr><th id="2446">2446</th><td>  Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0,</td></tr>
<tr><th id="2447">2447</th><td>  Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0,</td></tr>
<tr><th id="2448">2448</th><td>  Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0,</td></tr>
<tr><th id="2449">2449</th><td>  Convert__CoprocNum1_0__CoprocReg1_1__AddrMode52_2,</td></tr>
<tr><th id="2450">2450</th><td>  Convert__CoprocNum1_0__CoprocReg1_1__MemNoOffset1_2__CoprocOption1_3,</td></tr>
<tr><th id="2451">2451</th><td>  Convert__CoprocNum1_0__CoprocReg1_1__MemNoOffset1_2__PostIdxImm8s41_3,</td></tr>
<tr><th id="2452">2452</th><td>  Convert__Reg1_1__CondCode2_0__RegList1_2,</td></tr>
<tr><th id="2453">2453</th><td>  Convert__Reg1_2__CondCode2_0__RegList1_3,</td></tr>
<tr><th id="2454">2454</th><td>  Convert__Reg1_1__CondCode2_0__RegList1_3,</td></tr>
<tr><th id="2455">2455</th><td>  Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3,</td></tr>
<tr><th id="2456">2456</th><td>  Convert__Reg1_2__Tie0_3_3__CondCode2_0__RegList1_4,</td></tr>
<tr><th id="2457">2457</th><td>  Convert__Reg1_1__ThumbMemPC1_2__CondCode2_0,</td></tr>
<tr><th id="2458">2458</th><td>  Convert__Reg1_1__ConstPoolAsmImm1_2__CondCode2_0,</td></tr>
<tr><th id="2459">2459</th><td>  Convert__Reg1_1__MemThumbRIs42_2__CondCode2_0,</td></tr>
<tr><th id="2460">2460</th><td>  Convert__Reg1_1__MemThumbRR2_2__CondCode2_0,</td></tr>
<tr><th id="2461">2461</th><td>  Convert__Reg1_1__MemThumbSPI2_2__CondCode2_0,</td></tr>
<tr><th id="2462">2462</th><td>  Convert__Reg1_1__MemImm12Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2463">2463</th><td>  Convert__Reg1_1__MemNegImm8Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2464">2464</th><td>  Convert__Reg1_1__MemRegOffset3_2__CondCode2_0,</td></tr>
<tr><th id="2465">2465</th><td>  Convert__Reg1_1__MemUImm12Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2466">2466</th><td>  Convert__Reg1_1__T2MemRegOffset3_2__CondCode2_0,</td></tr>
<tr><th id="2467">2467</th><td>  Convert__Reg1_1__MemPCRelImm121_2__CondCode2_0,</td></tr>
<tr><th id="2468">2468</th><td>  Convert__Reg1_2__ConstPoolAsmImm1_3__CondCode2_0,</td></tr>
<tr><th id="2469">2469</th><td>  Convert__Reg1_2__MemUImm12Offset2_3__CondCode2_0,</td></tr>
<tr><th id="2470">2470</th><td>  Convert__Reg1_2__T2MemRegOffset3_3__CondCode2_0,</td></tr>
<tr><th id="2471">2471</th><td>  Convert__Reg1_2__MemPCRelImm121_3__CondCode2_0,</td></tr>
<tr><th id="2472">2472</th><td>  Convert__Reg1_1__imm_95_0__MemImm12Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2473">2473</th><td>  Convert__Reg1_1__imm_95_0__MemImm8Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2474">2474</th><td>  Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__AM2OffsetImm2_3__CondCode2_0,</td></tr>
<tr><th id="2475">2475</th><td>  Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__Imm1_3__CondCode2_0,</td></tr>
<tr><th id="2476">2476</th><td>  Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxRegShifted2_3__CondCode2_0,</td></tr>
<tr><th id="2477">2477</th><td>  Convert__Reg1_1__imm_95_0__MemRegOffset3_2__CondCode2_0,</td></tr>
<tr><th id="2478">2478</th><td>  Convert__Reg1_1__MemThumbRIs12_2__CondCode2_0,</td></tr>
<tr><th id="2479">2479</th><td>  Convert__Reg1_1__MemPosImm8Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2480">2480</th><td>  Convert__Reg1_1__Reg1_2__MemImm8s4Offset2_3__CondCode2_0,</td></tr>
<tr><th id="2481">2481</th><td>  Convert__Reg1_1__Reg1_2__AddrMode33_3__CondCode2_0,</td></tr>
<tr><th id="2482">2482</th><td>  Convert__Reg1_1__Reg1_2__imm_95_0__MemImm8s4Offset2_3__CondCode2_0,</td></tr>
<tr><th id="2483">2483</th><td>  Convert__Reg1_1__Reg1_2__MemNoOffset1_3__Tie2_4_4__Imm1_4__CondCode2_0,</td></tr>
<tr><th id="2484">2484</th><td>  Convert__Reg1_1__Reg1_2__imm_95_0__AddrMode33_3__CondCode2_0,</td></tr>
<tr><th id="2485">2485</th><td>  Convert__Reg1_1__Reg1_2__MemNoOffset1_3__Tie2_4_4__AM3Offset2_4__CondCode2_0,</td></tr>
<tr><th id="2486">2486</th><td>  Convert__Reg1_1__MemImm0_1020s4Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2487">2487</th><td>  Convert__Reg1_1__MemThumbRIs22_2__CondCode2_0,</td></tr>
<tr><th id="2488">2488</th><td>  Convert__Reg1_1__AddrMode33_2__CondCode2_0,</td></tr>
<tr><th id="2489">2489</th><td>  Convert__Reg1_1__imm_95_0__AddrMode33_2__CondCode2_0,</td></tr>
<tr><th id="2490">2490</th><td>  Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__AM3Offset2_3__CondCode2_0,</td></tr>
<tr><th id="2491">2491</th><td>  Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxReg2_3__CondCode2_0,</td></tr>
<tr><th id="2492">2492</th><td>  Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxImm81_3__CondCode2_0,</td></tr>
<tr><th id="2493">2493</th><td>  Convert__LELabel1_0,</td></tr>
<tr><th id="2494">2494</th><td>  Convert__imm_95_0__Reg1_0__LELabel1_1,</td></tr>
<tr><th id="2495">2495</th><td>  Convert__Reg1_2__CCOut1_0__Reg1_2__Imm0_311_3__CondCode2_1,</td></tr>
<tr><th id="2496">2496</th><td>  Convert__Reg1_2__Reg1_2__Imm1_311_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2497">2497</th><td>  Convert__Reg1_2__Reg1_2__Imm0_311_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2498">2498</th><td>  Convert__Reg1_3__Reg1_3__Imm1_311_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2499">2499</th><td>  Convert__Reg1_2__CCOut1_0__Reg1_3__Imm0_311_4__CondCode2_1,</td></tr>
<tr><th id="2500">2500</th><td>  Convert__Reg1_2__Reg1_3__Imm1_311_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2501">2501</th><td>  Convert__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2502">2502</th><td>  Convert__Reg1_2__Reg1_3__Imm0_311_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2503">2503</th><td>  Convert__Reg1_3__Reg1_4__Imm1_311_5__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2504">2504</th><td>  Convert__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2505">2505</th><td>  Convert__CoprocNum1_1__Imm0_71_2__Reg1_3__CoprocReg1_4__CoprocReg1_5__imm_95_0__CondCode2_0,</td></tr>
<tr><th id="2506">2506</th><td>  Convert__CoprocNum1_1__Imm0_71_2__Reg1_3__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0,</td></tr>
<tr><th id="2507">2507</th><td>  Convert__CoprocNum1_0__Imm0_71_1__Reg1_2__CoprocReg1_3__CoprocReg1_4__imm_95_0,</td></tr>
<tr><th id="2508">2508</th><td>  Convert__CoprocNum1_0__Imm0_71_1__Reg1_2__CoprocReg1_3__CoprocReg1_4__Imm0_71_5,</td></tr>
<tr><th id="2509">2509</th><td>  Convert__CoprocNum1_1__Imm0_151_2__Reg1_3__Reg1_4__CoprocReg1_5__CondCode2_0,</td></tr>
<tr><th id="2510">2510</th><td>  Convert__CoprocNum1_0__Imm0_151_1__Reg1_2__Reg1_3__CoprocReg1_4,</td></tr>
<tr><th id="2511">2511</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2512">2512</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2513">2513</th><td>  Convert__Reg1_1__Imm256_65535Expr1_2__CondCode2_0,</td></tr>
<tr><th id="2514">2514</th><td>  Convert__Reg1_1__T2SOImm1_2__CondCode2_0__reg0,</td></tr>
<tr><th id="2515">2515</th><td>  Convert__Reg1_1__T2SOImmNot1_2__CondCode2_0__reg0,</td></tr>
<tr><th id="2516">2516</th><td>  Convert__Reg1_1__Imm0_65535Expr1_2__CondCode2_0,</td></tr>
<tr><th id="2517">2517</th><td>  Convert__Reg1_2__CCOut1_0__Imm0_2551_3__CondCode2_1,</td></tr>
<tr><th id="2518">2518</th><td>  Convert__Reg1_2__ModImmNot1_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2519">2519</th><td>  Convert__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2520">2520</th><td>  Convert__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2521">2521</th><td>  Convert__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2522">2522</th><td>  Convert__Reg1_2__RegShiftedReg3_3__CondCode2_0,</td></tr>
<tr><th id="2523">2523</th><td>  Convert__Reg1_2__T2SOImm1_3__CondCode2_0__reg0,</td></tr>
<tr><th id="2524">2524</th><td>  Convert__Reg1_2__Reg1_3__CondCode2_0__reg0,</td></tr>
<tr><th id="2525">2525</th><td>  Convert__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2526">2526</th><td>  Convert__Reg1_0__regCPSR__Imm0_2551_1__imm_95_14__imm_95_0,</td></tr>
<tr><th id="2527">2527</th><td>  Convert__Reg1_1__T2SOImm1_2__CondCode2_0__regCPSR,</td></tr>
<tr><th id="2528">2528</th><td>  Convert__Reg1_1__Reg1_2__CondCode2_0__regCPSR,</td></tr>
<tr><th id="2529">2529</th><td>  Convert__Reg1_2__T2SOImm1_3__CondCode2_0__regCPSR,</td></tr>
<tr><th id="2530">2530</th><td>  Convert__Reg1_2__Reg1_3__CondCode2_0__regCPSR,</td></tr>
<tr><th id="2531">2531</th><td>  Convert__Reg1_1__Tie0_1_1__Imm0_65535Expr1_2__CondCode2_0,</td></tr>
<tr><th id="2532">2532</th><td>  Convert__Reg1_3__CoprocNum1_1__Imm0_71_2__CoprocReg1_4__CoprocReg1_5__imm_95_0__CondCode2_0,</td></tr>
<tr><th id="2533">2533</th><td>  Convert__Reg1_3__CoprocNum1_1__Imm0_71_2__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0,</td></tr>
<tr><th id="2534">2534</th><td>  Convert__Reg1_2__CoprocNum1_0__Imm0_71_1__CoprocReg1_3__CoprocReg1_4__imm_95_0,</td></tr>
<tr><th id="2535">2535</th><td>  Convert__Reg1_2__CoprocNum1_0__Imm0_71_1__CoprocReg1_3__CoprocReg1_4__Imm0_71_5,</td></tr>
<tr><th id="2536">2536</th><td>  Convert__Reg1_3__Reg1_4__CoprocNum1_1__Imm0_151_2__CoprocReg1_5__CondCode2_0,</td></tr>
<tr><th id="2537">2537</th><td>  Convert__Reg1_2__Reg1_3__CoprocNum1_0__Imm0_151_1__CoprocReg1_4,</td></tr>
<tr><th id="2538">2538</th><td>  Convert__Reg1_1__BankedReg1_2__CondCode2_0,</td></tr>
<tr><th id="2539">2539</th><td>  Convert__Reg1_1__MSRMask1_2__CondCode2_0,</td></tr>
<tr><th id="2540">2540</th><td>  Convert__BankedReg1_1__Reg1_2__CondCode2_0,</td></tr>
<tr><th id="2541">2541</th><td>  Convert__MSRMask1_1__Reg1_2__CondCode2_0,</td></tr>
<tr><th id="2542">2542</th><td>  Convert__MSRMask1_1__ModImm1_2__CondCode2_0,</td></tr>
<tr><th id="2543">2543</th><td>  Convert__Reg1_1__Reg1_2__Reg1_1__CondCode2_0,</td></tr>
<tr><th id="2544">2544</th><td>  ConvertCustom_cvtThumbMultiply,</td></tr>
<tr><th id="2545">2545</th><td>  Convert__Reg1_2__CCOut1_0__Reg1_3__CondCode2_1,</td></tr>
<tr><th id="2546">2546</th><td>  Convert__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2547">2547</th><td>  Convert__Reg1_2__T2SOImmNot1_3__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2548">2548</th><td>  Convert__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2549">2549</th><td>  Convert__Reg1_2__Reg1_3__imm_95_0__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2550">2550</th><td>  Convert__regR8__regR8__imm_95_14__imm_95_0,</td></tr>
<tr><th id="2551">2551</th><td>  Convert__regR0__regR0__CondCode2_0__reg0,</td></tr>
<tr><th id="2552">2552</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0,</td></tr>
<tr><th id="2553">2553</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3__PKHLSLImm1_4__CondCode2_0,</td></tr>
<tr><th id="2554">2554</th><td>  Convert__Reg1_1__Reg1_3__Reg1_2__imm_95_0__CondCode2_0,</td></tr>
<tr><th id="2555">2555</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3__PKHASRImm1_4__CondCode2_0,</td></tr>
<tr><th id="2556">2556</th><td>  Convert__MemImm12Offset2_0,</td></tr>
<tr><th id="2557">2557</th><td>  Convert__MemRegOffset3_0,</td></tr>
<tr><th id="2558">2558</th><td>  Convert__Imm1_1__CondCode2_0,</td></tr>
<tr><th id="2559">2559</th><td>  Convert__MemNegImm8Offset2_1__CondCode2_0,</td></tr>
<tr><th id="2560">2560</th><td>  Convert__MemUImm12Offset2_1__CondCode2_0,</td></tr>
<tr><th id="2561">2561</th><td>  Convert__T2MemRegOffset3_1__CondCode2_0,</td></tr>
<tr><th id="2562">2562</th><td>  Convert__MemPCRelImm121_1__CondCode2_0,</td></tr>
<tr><th id="2563">2563</th><td>  Convert__Imm1_2__CondCode2_0,</td></tr>
<tr><th id="2564">2564</th><td>  Convert__MemNegImm8Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2565">2565</th><td>  Convert__MemUImm12Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2566">2566</th><td>  Convert__T2MemRegOffset3_2__CondCode2_0,</td></tr>
<tr><th id="2567">2567</th><td>  Convert__MemPCRelImm121_2__CondCode2_0,</td></tr>
<tr><th id="2568">2568</th><td>  Convert__CondCode2_0__RegList1_1,</td></tr>
<tr><th id="2569">2569</th><td>  Convert__regSP__Tie0_1_1__CondCode2_0__RegList1_1,</td></tr>
<tr><th id="2570">2570</th><td>  Convert__regSP__Tie0_1_1__CondCode2_0__RegList1_2,</td></tr>
<tr><th id="2571">2571</th><td>  Convert__imm_95_4__imm_95_14__imm_95_0,</td></tr>
<tr><th id="2572">2572</th><td>  Convert__imm_95_4,</td></tr>
<tr><th id="2573">2573</th><td>  Convert__Reg1_3__Reg1_3__Imm0_311_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2574">2574</th><td>  Convert__Reg1_3__Reg1_4__Imm0_311_5__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2575">2575</th><td>  Convert__Reg1_1__Reg1_2__Imm0_311_3__Imm1_321_4__CondCode2_0,</td></tr>
<tr><th id="2576">2576</th><td>  Convert__SetEndImm1_0,</td></tr>
<tr><th id="2577">2577</th><td>  Convert__Imm0_11_0,</td></tr>
<tr><th id="2578">2578</th><td>  Convert__imm_95_4__CondCode2_0,</td></tr>
<tr><th id="2579">2579</th><td>  Convert__imm_95_5__CondCode2_0,</td></tr>
<tr><th id="2580">2580</th><td>  Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3,</td></tr>
<tr><th id="2581">2581</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0,</td></tr>
<tr><th id="2582">2582</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__Tie0_1_1__Tie1_1_1__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2583">2583</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__Tie0_3_3__Tie1_4_4__CondCode2_1__CCOut1_0,</td></tr>
<tr><th id="2584">2584</th><td>  Convert__Reg1_1__Tie0_2_2__Reg1_2__CondCode2_0,</td></tr>
<tr><th id="2585">2585</th><td>  Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__Reg1_4__MveSaturate1_3__CondCode2_0,</td></tr>
<tr><th id="2586">2586</th><td>  Convert__Reg1_1__Tie0_2_2__MVELongShift1_2__CondCode2_0,</td></tr>
<tr><th id="2587">2587</th><td>  Convert__Imm0_311_2,</td></tr>
<tr><th id="2588">2588</th><td>  Convert__Imm0_311_1__CondCode2_0,</td></tr>
<tr><th id="2589">2589</th><td>  Convert__Imm0_311_2__CondCode2_0,</td></tr>
<tr><th id="2590">2590</th><td>  Convert__Imm0_311_3__CondCode2_0,</td></tr>
<tr><th id="2591">2591</th><td>  Convert__Reg1_1__Imm1_321_2__Reg1_3__imm_95_0__CondCode2_0,</td></tr>
<tr><th id="2592">2592</th><td>  Convert__Reg1_1__Imm1_321_2__Reg1_3__ShifterImm1_4__CondCode2_0,</td></tr>
<tr><th id="2593">2593</th><td>  Convert__Reg1_1__Imm1_161_2__Reg1_3__CondCode2_0,</td></tr>
<tr><th id="2594">2594</th><td>  Convert__imm_95_0__imm_95_14__imm_95_0,</td></tr>
<tr><th id="2595">2595</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3__MemNoOffset1_4__CondCode2_0,</td></tr>
<tr><th id="2596">2596</th><td>  Convert__imm_95_0__Reg1_1__MemImm8Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2597">2597</th><td>  Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__Imm1_3__CondCode2_0,</td></tr>
<tr><th id="2598">2598</th><td>  Convert__imm_95_0__Reg1_1__MemImm12Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2599">2599</th><td>  Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__AM2OffsetImm2_3__CondCode2_0,</td></tr>
<tr><th id="2600">2600</th><td>  Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__PostIdxRegShifted2_3__CondCode2_0,</td></tr>
<tr><th id="2601">2601</th><td>  Convert__imm_95_0__Reg1_1__MemRegOffset3_2__CondCode2_0,</td></tr>
<tr><th id="2602">2602</th><td>  Convert__Reg1_1__MemImm8Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2603">2603</th><td>  Convert__imm_95_0__Reg1_1__Reg1_2__MemImm8s4Offset2_3__CondCode2_0,</td></tr>
<tr><th id="2604">2604</th><td>  Convert__MemNoOffset1_3__Reg1_1__Reg1_2__Tie0_4_4__Imm1_4__CondCode2_0,</td></tr>
<tr><th id="2605">2605</th><td>  Convert__imm_95_0__Reg1_1__Reg1_2__AddrMode33_3__CondCode2_0,</td></tr>
<tr><th id="2606">2606</th><td>  Convert__MemNoOffset1_3__Reg1_1__Reg1_2__Tie0_4_4__AM3Offset2_4__CondCode2_0,</td></tr>
<tr><th id="2607">2607</th><td>  Convert__Reg1_1__Reg1_2__MemImm0_1020s4Offset2_3__CondCode2_0,</td></tr>
<tr><th id="2608">2608</th><td>  Convert__imm_95_0__Reg1_1__AddrMode33_2__CondCode2_0,</td></tr>
<tr><th id="2609">2609</th><td>  Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__AM3Offset2_3__CondCode2_0,</td></tr>
<tr><th id="2610">2610</th><td>  Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__PostIdxImm81_3__CondCode2_0,</td></tr>
<tr><th id="2611">2611</th><td>  Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__PostIdxReg2_3__CondCode2_0,</td></tr>
<tr><th id="2612">2612</th><td>  Convert__Imm0_2551_3__CondCode2_0,</td></tr>
<tr><th id="2613">2613</th><td>  Convert__Imm0_2551_1__CondCode2_0,</td></tr>
<tr><th id="2614">2614</th><td>  Convert__Imm24bit1_1__CondCode2_0,</td></tr>
<tr><th id="2615">2615</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0,</td></tr>
<tr><th id="2616">2616</th><td>  Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0,</td></tr>
<tr><th id="2617">2617</th><td>  Convert__Reg1_2__Reg1_3__imm_95_0__CondCode2_0,</td></tr>
<tr><th id="2618">2618</th><td>  Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0,</td></tr>
<tr><th id="2619">2619</th><td>  Convert__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0,</td></tr>
<tr><th id="2620">2620</th><td>  Convert__MemTBB2_1__CondCode2_0,</td></tr>
<tr><th id="2621">2621</th><td>  Convert__MemTBH2_1__CondCode2_0,</td></tr>
<tr><th id="2622">2622</th><td>  Convert__TraceSyncBarrierOpt1_0,</td></tr>
<tr><th id="2623">2623</th><td>  Convert__TraceSyncBarrierOpt1_1__CondCode2_0,</td></tr>
<tr><th id="2624">2624</th><td>  Convert__Reg1_1__Imm0_311_2__Reg1_3__imm_95_0__CondCode2_0,</td></tr>
<tr><th id="2625">2625</th><td>  Convert__Reg1_1__Imm0_311_2__Reg1_3__ShifterImm1_4__CondCode2_0,</td></tr>
<tr><th id="2626">2626</th><td>  Convert__Reg1_1__Imm0_151_2__Reg1_3__CondCode2_0,</td></tr>
<tr><th id="2627">2627</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2628">2628</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0,</td></tr>
<tr><th id="2629">2629</th><td>  Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0,</td></tr>
<tr><th id="2630">2630</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2631">2631</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0,</td></tr>
<tr><th id="2632">2632</th><td>  Convert__Reg1_2__Reg1_3__VPTPredR3_0,</td></tr>
<tr><th id="2633">2633</th><td>  Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0,</td></tr>
<tr><th id="2634">2634</th><td>  Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0,</td></tr>
<tr><th id="2635">2635</th><td>  Convert__Reg1_2__imm_95_0__Reg1_3__Reg1_4__imm_95_0__VPTPredR3_0,</td></tr>
<tr><th id="2636">2636</th><td>  Convert__Reg1_2__imm_95_0__Reg1_3__Reg1_4__VPTPredR3_0,</td></tr>
<tr><th id="2637">2637</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0,</td></tr>
<tr><th id="2638">2638</th><td>  Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__VPTPredN2_0,</td></tr>
<tr><th id="2639">2639</th><td>  Convert__Reg1_2__Reg1_3__VPTPredN2_0,</td></tr>
<tr><th id="2640">2640</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0,</td></tr>
<tr><th id="2641">2641</th><td>  Convert__Reg1_1__Reg1_1__Reg1_2__CondCode2_0,</td></tr>
<tr><th id="2642">2642</th><td>  Convert__Reg1_2__NEONi16splatNot1_3__Tie0_3_3__CondCode2_0,</td></tr>
<tr><th id="2643">2643</th><td>  Convert__Reg1_2__NEONi32splatNot1_3__Tie0_3_3__CondCode2_0,</td></tr>
<tr><th id="2644">2644</th><td>  Convert__Reg1_2__Tie0_3_3__NEONi16splatNot1_3__VPTPredN2_0,</td></tr>
<tr><th id="2645">2645</th><td>  Convert__Reg1_2__Tie0_3_3__NEONi32splatNot1_3__VPTPredN2_0,</td></tr>
<tr><th id="2646">2646</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3__VPTPredR3_0,</td></tr>
<tr><th id="2647">2647</th><td>  Convert__Reg1_2__NEONi16splat1_3__Tie0_1_1__CondCode2_0,</td></tr>
<tr><th id="2648">2648</th><td>  Convert__Reg1_2__NEONi32splat1_3__Tie0_1_1__CondCode2_0,</td></tr>
<tr><th id="2649">2649</th><td>  Convert__Reg1_2__Tie0_1_1__NEONi16splat1_3__VPTPredN2_0,</td></tr>
<tr><th id="2650">2650</th><td>  Convert__Reg1_2__Tie0_1_1__NEONi32splat1_3__VPTPredN2_0,</td></tr>
<tr><th id="2651">2651</th><td>  Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__CondCode2_0,</td></tr>
<tr><th id="2652">2652</th><td>  Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2653">2653</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3__ComplexRotationOdd1_4,</td></tr>
<tr><th id="2654">2654</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationOdd1_5__VPTPredR3_0,</td></tr>
<tr><th id="2655">2655</th><td>  Convert__Reg1_2__Reg1_2__CondCode2_0,</td></tr>
<tr><th id="2656">2656</th><td>  Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__ComplexRotationEven1_4,</td></tr>
<tr><th id="2657">2657</th><td>  Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__VectorIndex641_4__ComplexRotationEven1_5,</td></tr>
<tr><th id="2658">2658</th><td>  Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__VectorIndex321_4__ComplexRotationEven1_5,</td></tr>
<tr><th id="2659">2659</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__ComplexRotationEven1_5__VPTPredN2_0,</td></tr>
<tr><th id="2660">2660</th><td>  Convert__Reg1_2__CondCode2_0,</td></tr>
<tr><th id="2661">2661</th><td>  Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2__VPTPredN2_0,</td></tr>
<tr><th id="2662">2662</th><td>  Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2__VPTPredN2_0,</td></tr>
<tr><th id="2663">2663</th><td>  Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedFP1_2__VPTPredN2_0,</td></tr>
<tr><th id="2664">2664</th><td>  Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2__VPTPredN2_0,</td></tr>
<tr><th id="2665">2665</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationEven1_5__VPTPredR3_0,</td></tr>
<tr><th id="2666">2666</th><td>  Convert__imm_95_0__Reg1_2__VPTPredN2_0,</td></tr>
<tr><th id="2667">2667</th><td>  Convert__Reg1_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2668">2668</th><td>  Convert__Reg1_3__Reg1_4__VPTPredR3_0,</td></tr>
<tr><th id="2669">2669</th><td>  Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0,</td></tr>
<tr><th id="2670">2670</th><td>  Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0,</td></tr>
<tr><th id="2671">2671</th><td>  Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0,</td></tr>
<tr><th id="2672">2672</th><td>  Convert__Reg1_3__Reg1_4__MVEVcvtImm161_5__VPTPredR3_0,</td></tr>
<tr><th id="2673">2673</th><td>  Convert__Reg1_3__Reg1_4__MVEVcvtImm321_5__VPTPredR3_0,</td></tr>
<tr><th id="2674">2674</th><td>  Convert__Reg1_2__Reg1_3,</td></tr>
<tr><th id="2675">2675</th><td>  Convert__Reg1_3__Tie0_1_1__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2676">2676</th><td>  Convert__Reg1_3__Tie0_1_1__Reg1_4__VPTPredN2_0,</td></tr>
<tr><th id="2677">2677</th><td>  Convert__Reg1_1__CoprocNum1_0__Imm11b1_2,</td></tr>
<tr><th id="2678">2678</th><td>  Convert__Reg1_2__CoprocNum1_1__Imm12b1_3__VPTPredR3_0,</td></tr>
<tr><th id="2679">2679</th><td>  Convert__Reg1_1__CoprocNum1_0__Tie0_1_1__Imm11b1_2,</td></tr>
<tr><th id="2680">2680</th><td>  Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Imm12b1_3__VPTPredN2_0,</td></tr>
<tr><th id="2681">2681</th><td>  Convert__Reg1_1__CoprocNum1_0__Reg1_2__Imm6b1_3,</td></tr>
<tr><th id="2682">2682</th><td>  Convert__Reg1_2__CoprocNum1_1__Reg1_3__Imm7b1_4__VPTPredR3_0,</td></tr>
<tr><th id="2683">2683</th><td>  Convert__Reg1_1__CoprocNum1_0__Tie0_1_1__Reg1_2__Imm6b1_3,</td></tr>
<tr><th id="2684">2684</th><td>  Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Imm7b1_4__VPTPredN2_0,</td></tr>
<tr><th id="2685">2685</th><td>  Convert__Reg1_1__CoprocNum1_0__Reg1_2__Reg1_3__Imm3b1_4,</td></tr>
<tr><th id="2686">2686</th><td>  Convert__Reg1_2__CoprocNum1_1__Reg1_3__Reg1_4__Imm4b1_5__VPTPredR3_0,</td></tr>
<tr><th id="2687">2687</th><td>  Convert__Reg1_1__CoprocNum1_0__Tie0_1_1__Reg1_2__Reg1_3__Imm3b1_4,</td></tr>
<tr><th id="2688">2688</th><td>  Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Reg1_4__Imm4b1_5__VPTPredN2_0,</td></tr>
<tr><th id="2689">2689</th><td>  Convert__Reg1_2__Reg1_3__Tie1_1_1__VIDUP_imm1_4__VPTPredR3_0,</td></tr>
<tr><th id="2690">2690</th><td>  Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3,</td></tr>
<tr><th id="2691">2691</th><td>  Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex321_4,</td></tr>
<tr><th id="2692">2692</th><td>  Convert__Reg1_2__Reg1_3__VectorIndex161_4__CondCode2_0,</td></tr>
<tr><th id="2693">2693</th><td>  Convert__Reg1_2__Reg1_3__VectorIndex321_4__CondCode2_0,</td></tr>
<tr><th id="2694">2694</th><td>  Convert__Reg1_2__Reg1_3__VectorIndex81_4__CondCode2_0,</td></tr>
<tr><th id="2695">2695</th><td>  Convert__Reg1_2__Reg1_3__Tie1_1_1__Reg1_4__VIDUP_imm1_5__VPTPredR3_0,</td></tr>
<tr><th id="2696">2696</th><td>  Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_151_4__CondCode2_0,</td></tr>
<tr><th id="2697">2697</th><td>  Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_31_4__CondCode2_0,</td></tr>
<tr><th id="2698">2698</th><td>  Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_11_4__CondCode2_0,</td></tr>
<tr><th id="2699">2699</th><td>  Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_71_4__CondCode2_0,</td></tr>
<tr><th id="2700">2700</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_151_5__CondCode2_0,</td></tr>
<tr><th id="2701">2701</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_31_5__CondCode2_0,</td></tr>
<tr><th id="2702">2702</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_11_5__CondCode2_0,</td></tr>
<tr><th id="2703">2703</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_71_5__CondCode2_0,</td></tr>
<tr><th id="2704">2704</th><td>  Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex161_4,</td></tr>
<tr><th id="2705">2705</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3,</td></tr>
<tr><th id="2706">2706</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3__VectorIndex161_4,</td></tr>
<tr><th id="2707">2707</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3__VectorIndex321_4,</td></tr>
<tr><th id="2708">2708</th><td>  Convert__VecListDPairAllLanes1_2__DupAlignedMemory162_3__CondCode2_0,</td></tr>
<tr><th id="2709">2709</th><td>  Convert__VecListDPair1_2__AlignedMemory64or1282_3__CondCode2_0,</td></tr>
<tr><th id="2710">2710</th><td>  Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0,</td></tr>
<tr><th id="2711">2711</th><td>  Convert__VecListOneDAllLanes1_2__DupAlignedMemory162_3__CondCode2_0,</td></tr>
<tr><th id="2712">2712</th><td>  Convert__VecListOneD1_2__AlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2713">2713</th><td>  Convert__VecListOneDHWordIndexed2_2__AlignedMemory162_3__CondCode2_0,</td></tr>
<tr><th id="2714">2714</th><td>  Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2715">2715</th><td>  Convert__VecListDPairAllLanes1_2__DupAlignedMemory322_3__CondCode2_0,</td></tr>
<tr><th id="2716">2716</th><td>  Convert__VecListOneDAllLanes1_2__DupAlignedMemory322_3__CondCode2_0,</td></tr>
<tr><th id="2717">2717</th><td>  Convert__VecListOneDWordIndexed2_2__AlignedMemory322_3__CondCode2_0,</td></tr>
<tr><th id="2718">2718</th><td>  Convert__VecListDPairAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0,</td></tr>
<tr><th id="2719">2719</th><td>  Convert__VecListOneDAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0,</td></tr>
<tr><th id="2720">2720</th><td>  Convert__VecListOneDByteIndexed2_2__AlignedMemoryNone2_3__CondCode2_0,</td></tr>
<tr><th id="2721">2721</th><td>  Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory162_3__CondCode2_0,</td></tr>
<tr><th id="2722">2722</th><td>  Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory162_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2723">2723</th><td>  Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0,</td></tr>
<tr><th id="2724">2724</th><td>  Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2725">2725</th><td>  Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__CondCode2_0,</td></tr>
<tr><th id="2726">2726</th><td>  Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2727">2727</th><td>  Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemory162_3__CondCode2_0,</td></tr>
<tr><th id="2728">2728</th><td>  Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemory162_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2729">2729</th><td>  Convert__VecListOneD1_2__imm_95_0__AlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2730">2730</th><td>  Convert__VecListOneD1_2__imm_95_0__AlignedMemory642_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2731">2731</th><td>  Convert__VecListOneDHWordIndexed2_2__AlignedMemory162_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2732">2732</th><td>  Convert__VecListThreeD1_2__imm_95_0__AlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2733">2733</th><td>  Convert__VecListThreeD1_2__imm_95_0__AlignedMemory642_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2734">2734</th><td>  Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory322_3__CondCode2_0,</td></tr>
<tr><th id="2735">2735</th><td>  Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory322_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2736">2736</th><td>  Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemory322_3__CondCode2_0,</td></tr>
<tr><th id="2737">2737</th><td>  Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemory322_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2738">2738</th><td>  Convert__VecListOneDWordIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2739">2739</th><td>  Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemoryNone2_3__CondCode2_0,</td></tr>
<tr><th id="2740">2740</th><td>  Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2741">2741</th><td>  Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemoryNone2_3__CondCode2_0,</td></tr>
<tr><th id="2742">2742</th><td>  Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2743">2743</th><td>  Convert__VecListOneDByteIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2744">2744</th><td>  Convert__Reg1_3__AlignedMemory2_8__Tie0_1_1__Imm1_5__CondCode2_0,</td></tr>
<tr><th id="2745">2745</th><td>  Convert__Reg1_3__imm_95_0__AlignedMemory2_8__Imm1_9__Tie0_1_1__Imm1_5__CondCode2_0,</td></tr>
<tr><th id="2746">2746</th><td>  Convert__Reg1_3__Reg1_8__Imm1_9__Tie0_1_1__Imm1_5__CondCode2_0,</td></tr>
<tr><th id="2747">2747</th><td>  Convert__VecListDPairSpacedAllLanes1_2__DupAlignedMemory322_3__CondCode2_0,</td></tr>
<tr><th id="2748">2748</th><td>  Convert__VecListDPairSpaced1_2__AlignedMemory64or1282_3__CondCode2_0,</td></tr>
<tr><th id="2749">2749</th><td>  Convert__VecListTwoDHWordIndexed2_2__AlignedMemory322_3__CondCode2_0,</td></tr>
<tr><th id="2750">2750</th><td>  Convert__VecListTwoQHWordIndexed2_2__AlignedMemory322_3__CondCode2_0,</td></tr>
<tr><th id="2751">2751</th><td>  Convert__VecListDPairAllLanes1_2__DupAlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2752">2752</th><td>  Convert__VecListDPairSpacedAllLanes1_2__DupAlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2753">2753</th><td>  Convert__VecListTwoDWordIndexed2_2__AlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2754">2754</th><td>  Convert__VecListTwoQWordIndexed2_2__AlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2755">2755</th><td>  Convert__VecListDPairSpacedAllLanes1_2__DupAlignedMemory162_3__CondCode2_0,</td></tr>
<tr><th id="2756">2756</th><td>  Convert__VecListTwoDByteIndexed2_2__AlignedMemory162_3__CondCode2_0,</td></tr>
<tr><th id="2757">2757</th><td>  Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory322_3__CondCode2_0,</td></tr>
<tr><th id="2758">2758</th><td>  Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory322_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2759">2759</th><td>  Convert__VecListDPairSpaced1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0,</td></tr>
<tr><th id="2760">2760</th><td>  Convert__VecListDPairSpaced1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2761">2761</th><td>  Convert__VecListTwoDHWordIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2762">2762</th><td>  Convert__VecListTwoQHWordIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2763">2763</th><td>  Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2764">2764</th><td>  Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory642_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2765">2765</th><td>  Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2766">2766</th><td>  Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory642_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2767">2767</th><td>  Convert__VecListTwoDWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2768">2768</th><td>  Convert__VecListTwoQWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2769">2769</th><td>  Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory162_3__CondCode2_0,</td></tr>
<tr><th id="2770">2770</th><td>  Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory162_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2771">2771</th><td>  Convert__VecListTwoDByteIndexed2_2__AlignedMemory162_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2772">2772</th><td>  Convert__VecListTwoMQ1_1__Tie0_1_1__MemNoOffsetT21_2,</td></tr>
<tr><th id="2773">2773</th><td>  Convert__VecListTwoMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3,</td></tr>
<tr><th id="2774">2774</th><td>  Convert__VecListThreeDAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0,</td></tr>
<tr><th id="2775">2775</th><td>  Convert__VecListThreeDHWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0,</td></tr>
<tr><th id="2776">2776</th><td>  Convert__VecListThreeQAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0,</td></tr>
<tr><th id="2777">2777</th><td>  Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2778">2778</th><td>  Convert__VecListThreeQHWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0,</td></tr>
<tr><th id="2779">2779</th><td>  Convert__VecListThreeDWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0,</td></tr>
<tr><th id="2780">2780</th><td>  Convert__VecListThreeQWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0,</td></tr>
<tr><th id="2781">2781</th><td>  Convert__VecListThreeDByteIndexed2_2__AlignedMemoryNone2_3__CondCode2_0,</td></tr>
<tr><th id="2782">2782</th><td>  Convert__VecListThreeDAllLanes1_2__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2783">2783</th><td>  Convert__VecListThreeD1_2__AlignedMemory642_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2784">2784</th><td>  Convert__VecListThreeDHWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2785">2785</th><td>  Convert__VecListThreeQAllLanes1_2__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2786">2786</th><td>  Convert__VecListThreeQ1_2__AlignedMemory642_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2787">2787</th><td>  Convert__VecListThreeQHWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2788">2788</th><td>  Convert__VecListThreeDWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2789">2789</th><td>  Convert__VecListThreeQWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2790">2790</th><td>  Convert__VecListThreeDByteIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2791">2791</th><td>  Convert__Reg1_3__Reg1_4__Reg1_5__AlignedMemory2_7__CondCode2_0,</td></tr>
<tr><th id="2792">2792</th><td>  Convert__Reg1_3__Reg1_4__Reg1_5__imm_95_0__AlignedMemory2_7__Imm1_8__CondCode2_0,</td></tr>
<tr><th id="2793">2793</th><td>  Convert__Reg1_3__Reg1_6__Reg1_9__AlignedMemory2_13__CondCode2_0,</td></tr>
<tr><th id="2794">2794</th><td>  Convert__Reg1_3__Reg1_6__Reg1_9__imm_95_0__DupAlignedMemory642_13__Imm1_14__CondCode2_0,</td></tr>
<tr><th id="2795">2795</th><td>  Convert__VecListFourDAllLanes1_2__DupAlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2796">2796</th><td>  Convert__VecListFourDHWordIndexed2_2__AlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2797">2797</th><td>  Convert__VecListFourQAllLanes1_2__DupAlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2798">2798</th><td>  Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0,</td></tr>
<tr><th id="2799">2799</th><td>  Convert__VecListFourQHWordIndexed2_2__AlignedMemory642_3__CondCode2_0,</td></tr>
<tr><th id="2800">2800</th><td>  Convert__VecListFourDAllLanes1_2__DupAlignedMemory64or1282_3__CondCode2_0,</td></tr>
<tr><th id="2801">2801</th><td>  Convert__VecListFourDWordIndexed2_2__AlignedMemory64or1282_3__CondCode2_0,</td></tr>
<tr><th id="2802">2802</th><td>  Convert__VecListFourQAllLanes1_2__DupAlignedMemory64or1282_3__CondCode2_0,</td></tr>
<tr><th id="2803">2803</th><td>  Convert__VecListFourQWordIndexed2_2__AlignedMemory64or1282_3__CondCode2_0,</td></tr>
<tr><th id="2804">2804</th><td>  Convert__VecListFourDAllLanes1_2__DupAlignedMemory322_3__CondCode2_0,</td></tr>
<tr><th id="2805">2805</th><td>  Convert__VecListFourDByteIndexed2_2__AlignedMemory322_3__CondCode2_0,</td></tr>
<tr><th id="2806">2806</th><td>  Convert__VecListFourQAllLanes1_2__DupAlignedMemory322_3__CondCode2_0,</td></tr>
<tr><th id="2807">2807</th><td>  Convert__VecListFourDAllLanes1_2__DupAlignedMemory642_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2808">2808</th><td>  Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2809">2809</th><td>  Convert__VecListFourDHWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2810">2810</th><td>  Convert__VecListFourQAllLanes1_2__DupAlignedMemory642_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2811">2811</th><td>  Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2812">2812</th><td>  Convert__VecListFourQHWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2813">2813</th><td>  Convert__VecListFourDAllLanes1_2__DupAlignedMemory64or1282_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2814">2814</th><td>  Convert__VecListFourDWordIndexed2_2__AlignedMemory64or1282_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2815">2815</th><td>  Convert__VecListFourQAllLanes1_2__DupAlignedMemory64or1282_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2816">2816</th><td>  Convert__VecListFourQWordIndexed2_2__AlignedMemory64or1282_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2817">2817</th><td>  Convert__VecListFourDAllLanes1_2__DupAlignedMemory322_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2818">2818</th><td>  Convert__VecListFourDByteIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2819">2819</th><td>  Convert__VecListFourQAllLanes1_2__DupAlignedMemory322_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2820">2820</th><td>  Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__AlignedMemory2_8__CondCode2_0,</td></tr>
<tr><th id="2821">2821</th><td>  Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__imm_95_0__AlignedMemory2_8__Imm1_9__CondCode2_0,</td></tr>
<tr><th id="2822">2822</th><td>  Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__AlignedMemory2_16__CondCode2_0,</td></tr>
<tr><th id="2823">2823</th><td>  Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__imm_95_0__AlignedMemory2_16__Imm1_17__CondCode2_0,</td></tr>
<tr><th id="2824">2824</th><td>  Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2,</td></tr>
<tr><th id="2825">2825</th><td>  Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3,</td></tr>
<tr><th id="2826">2826</th><td>  Convert__Reg1_1__Tie0_2_2__CondCode2_0__SPRRegList1_3,</td></tr>
<tr><th id="2827">2827</th><td>  Convert__Reg1_1__CondCode2_0__SPRRegList1_2,</td></tr>
<tr><th id="2828">2828</th><td>  Convert__MemImm7s4Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2829">2829</th><td>  Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2830">2830</th><td>  Convert__Reg1_1__AddrMode52_2__CondCode2_0,</td></tr>
<tr><th id="2831">2831</th><td>  Convert__Reg1_2__AddrMode5FP162_3__CondCode2_0,</td></tr>
<tr><th id="2832">2832</th><td>  Convert__Reg1_2__AddrMode52_3__CondCode2_0,</td></tr>
<tr><th id="2833">2833</th><td>  Convert__MemNoOffsetT21_2__Tie0_3_3__Imm7s41_3__CondCode2_0,</td></tr>
<tr><th id="2834">2834</th><td>  Convert__imm_95_0__imm_95_0__MemImm7s4Offset2_2__CondCode2_0,</td></tr>
<tr><th id="2835">2835</th><td>  Convert__imm_95_0__MemNoOffsetT21_2__Tie1_3_3__Imm7s41_3__CondCode2_0,</td></tr>
<tr><th id="2836">2836</th><td>  Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2837">2837</th><td>  Convert__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2838">2838</th><td>  Convert__Reg1_2__MemImm7Shift0Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2839">2839</th><td>  Convert__MemNoOffsetT1_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0,</td></tr>
<tr><th id="2840">2840</th><td>  Convert__imm_95_0__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2841">2841</th><td>  Convert__imm_95_0__Reg1_2__MemImm7Shift0OffsetWB2_3__VPTPredN2_0,</td></tr>
<tr><th id="2842">2842</th><td>  Convert__MemNoOffsetT21_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0,</td></tr>
<tr><th id="2843">2843</th><td>  Convert__Reg1_2__MemRegQS3Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2844">2844</th><td>  Convert__Reg1_2__MemRegRQS3Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2845">2845</th><td>  Convert__imm_95_0__Reg1_2__MemRegQS3Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2846">2846</th><td>  Convert__Reg1_2__MemRegRQS1Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2847">2847</th><td>  Convert__Reg1_2__TMemImm7Shift1Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2848">2848</th><td>  Convert__Reg1_2__MemImm7Shift1Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2849">2849</th><td>  Convert__MemNoOffsetT1_3__Reg1_2__Tie0_4_4__Imm7Shift11_4__VPTPredN2_0,</td></tr>
<tr><th id="2850">2850</th><td>  Convert__imm_95_0__Reg1_2__TMemImm7Shift1Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2851">2851</th><td>  Convert__imm_95_0__Reg1_2__MemImm7Shift1OffsetWB2_3__VPTPredN2_0,</td></tr>
<tr><th id="2852">2852</th><td>  Convert__MemNoOffsetT21_3__Reg1_2__Tie0_4_4__Imm7Shift11_4__VPTPredN2_0,</td></tr>
<tr><th id="2853">2853</th><td>  Convert__Reg1_2__MemImm7Shift2Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2854">2854</th><td>  Convert__Reg1_2__MemRegQS2Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2855">2855</th><td>  Convert__Reg1_2__MemRegRQS2Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2856">2856</th><td>  Convert__imm_95_0__Reg1_2__MemImm7Shift2OffsetWB2_3__VPTPredN2_0,</td></tr>
<tr><th id="2857">2857</th><td>  Convert__MemNoOffsetT21_3__Reg1_2__Tie0_4_4__Imm7Shift21_4__VPTPredN2_0,</td></tr>
<tr><th id="2858">2858</th><td>  Convert__imm_95_0__Reg1_2__MemRegQS2Offset2_3__VPTPredN2_0,</td></tr>
<tr><th id="2859">2859</th><td>  Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0,</td></tr>
<tr><th id="2860">2860</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0,</td></tr>
<tr><th id="2861">2861</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0,</td></tr>
<tr><th id="2862">2862</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0,</td></tr>
<tr><th id="2863">2863</th><td>  Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0,</td></tr>
<tr><th id="2864">2864</th><td>  Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__Reg1_4__Reg1_5__VPTPredN2_0,</td></tr>
<tr><th id="2865">2865</th><td>  Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__VPTPredN2_0,</td></tr>
<tr><th id="2866">2866</th><td>  Convert__Reg1_1__Reg1_2__Reg1_2__CondCode2_0,</td></tr>
<tr><th id="2867">2867</th><td>  Convert__Reg1_1__Reg1_2__Reg1_2__VPTPredR3_0,</td></tr>
<tr><th id="2868">2868</th><td>  Convert__Reg1_2__FPImm1_3__CondCode2_0,</td></tr>
<tr><th id="2869">2869</th><td>  Convert__Reg1_2__NEONi32vmov1_3__CondCode2_0,</td></tr>
<tr><th id="2870">2870</th><td>  Convert__Reg1_2__NEONi16vmovi8Replicate1_3__CondCode2_0,</td></tr>
<tr><th id="2871">2871</th><td>  Convert__Reg1_2__NEONi16splat1_3__CondCode2_0,</td></tr>
<tr><th id="2872">2872</th><td>  Convert__Reg1_2__NEONi32vmovi8Replicate1_3__CondCode2_0,</td></tr>
<tr><th id="2873">2873</th><td>  Convert__Reg1_2__NEONi32vmovi16Replicate1_3__CondCode2_0,</td></tr>
<tr><th id="2874">2874</th><td>  Convert__Reg1_2__NEONi32vmovNeg1_3__CondCode2_0,</td></tr>
<tr><th id="2875">2875</th><td>  Convert__Reg1_2__NEONi64vmovi8Replicate1_3__CondCode2_0,</td></tr>
<tr><th id="2876">2876</th><td>  Convert__Reg1_2__NEONi64vmovi16Replicate1_3__CondCode2_0,</td></tr>
<tr><th id="2877">2877</th><td>  Convert__Reg1_2__NEONi64vmovi32Replicate1_3__CondCode2_0,</td></tr>
<tr><th id="2878">2878</th><td>  Convert__Reg1_2__NEONi64splat1_3__CondCode2_0,</td></tr>
<tr><th id="2879">2879</th><td>  Convert__Reg1_2__NEONi8splat1_3__CondCode2_0,</td></tr>
<tr><th id="2880">2880</th><td>  Convert__Reg1_2__Reg1_3__Reg1_3__CondCode2_0,</td></tr>
<tr><th id="2881">2881</th><td>  Convert__Reg1_2__FPImm1_3__VPTPredR3_0,</td></tr>
<tr><th id="2882">2882</th><td>  Convert__Reg1_2__NEONi16splat1_3__VPTPredR3_0,</td></tr>
<tr><th id="2883">2883</th><td>  Convert__Reg1_2__NEONi32vmov1_3__VPTPredR3_0,</td></tr>
<tr><th id="2884">2884</th><td>  Convert__Reg1_2__NEONi64splat1_3__VPTPredR3_0,</td></tr>
<tr><th id="2885">2885</th><td>  Convert__Reg1_2__NEONi8splat1_3__VPTPredR3_0,</td></tr>
<tr><th id="2886">2886</th><td>  Convert__Reg1_2__Reg1_3__MVEVectorIndex81_4__CondCode2_0,</td></tr>
<tr><th id="2887">2887</th><td>  Convert__Reg1_2__Reg1_3__MVEVectorIndex161_4__CondCode2_0,</td></tr>
<tr><th id="2888">2888</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_4__MVEVectorIndex81_3__CondCode2_0,</td></tr>
<tr><th id="2889">2889</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_4__VectorIndex161_3__CondCode2_0,</td></tr>
<tr><th id="2890">2890</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_4__MVEVectorIndex41_3__CondCode2_0,</td></tr>
<tr><th id="2891">2891</th><td>  Convert__Reg1_2__Reg1_3__MVEVectorIndex41_4__CondCode2_0,</td></tr>
<tr><th id="2892">2892</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_4__VectorIndex321_3__CondCode2_0,</td></tr>
<tr><th id="2893">2893</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_4__MVEVectorIndex161_3__CondCode2_0,</td></tr>
<tr><th id="2894">2894</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_4__VectorIndex81_3__CondCode2_0,</td></tr>
<tr><th id="2895">2895</th><td>  Convert__Reg1_1__Tie0_2_4__Reg1_5__Reg1_6__MVEPairVectorIndex21_2__MVEPairVectorIndex01_4__CondCode2_0,</td></tr>
<tr><th id="2896">2896</th><td>  ConvertCustom_cvtMVEVMOVQtoDReg,</td></tr>
<tr><th id="2897">2897</th><td>  Convert__Reg1_1__imm_95_0__CondCode2_0,</td></tr>
<tr><th id="2898">2898</th><td>  Convert__imm_95_0__Reg1_2__CondCode2_0,</td></tr>
<tr><th id="2899">2899</th><td>  Convert__Reg1_2__Reg1_2__Reg1_3__VectorIndex321_4__CondCode2_0,</td></tr>
<tr><th id="2900">2900</th><td>  Convert__Reg1_2__Reg1_2__Reg1_3__VectorIndex161_4__CondCode2_0,</td></tr>
<tr><th id="2901">2901</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0,</td></tr>
<tr><th id="2902">2902</th><td>  Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0,</td></tr>
<tr><th id="2903">2903</th><td>  Convert__Reg1_1__Reg1_2__VPTPredR3_0,</td></tr>
<tr><th id="2904">2904</th><td>  Convert__Reg1_2__NEONi16invi8Replicate1_3__CondCode2_0,</td></tr>
<tr><th id="2905">2905</th><td>  Convert__Reg1_2__NEONi32invi8Replicate1_3__CondCode2_0,</td></tr>
<tr><th id="2906">2906</th><td>  Convert__Reg1_2__NEONi64invi8Replicate1_3__CondCode2_0,</td></tr>
<tr><th id="2907">2907</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0,</td></tr>
<tr><th id="2908">2908</th><td>  Convert__imm_95_0__imm_95_0__VPTPredN2_0,</td></tr>
<tr><th id="2909">2909</th><td>  Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_1,</td></tr>
<tr><th id="2910">2910</th><td>  Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_1,</td></tr>
<tr><th id="2911">2911</th><td>  Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_2,</td></tr>
<tr><th id="2912">2912</th><td>  Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_2,</td></tr>
<tr><th id="2913">2913</th><td>  Convert__Reg1_1__Reg1_2__Reg1_3__VPTPredN2_0,</td></tr>
<tr><th id="2914">2914</th><td>  Convert__ITMask1_0,</td></tr>
<tr><th id="2915">2915</th><td>  Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2,</td></tr>
<tr><th id="2916">2916</th><td>  Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2,</td></tr>
<tr><th id="2917">2917</th><td>  Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedFP1_2,</td></tr>
<tr><th id="2918">2918</th><td>  Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2,</td></tr>
<tr><th id="2919">2919</th><td>  Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0,</td></tr>
<tr><th id="2920">2920</th><td>  Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0,</td></tr>
<tr><th id="2921">2921</th><td>  Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0,</td></tr>
<tr><th id="2922">2922</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0,</td></tr>
<tr><th id="2923">2923</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0,</td></tr>
<tr><th id="2924">2924</th><td>  Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0,</td></tr>
<tr><th id="2925">2925</th><td>  Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0,</td></tr>
<tr><th id="2926">2926</th><td>  Convert__Reg1_2__Reg1_3__Imm0_151_4__VPTPredR3_0,</td></tr>
<tr><th id="2927">2927</th><td>  Convert__Reg1_2__Reg1_3__Imm0_311_4__VPTPredR3_0,</td></tr>
<tr><th id="2928">2928</th><td>  Convert__Reg1_2__Reg1_3__Imm0_71_4__VPTPredR3_0,</td></tr>
<tr><th id="2929">2929</th><td>  Convert__Reg1_2__Reg1_2__ShrImm161_3__CondCode2_0,</td></tr>
<tr><th id="2930">2930</th><td>  Convert__Reg1_2__Reg1_2__ShrImm321_3__CondCode2_0,</td></tr>
<tr><th id="2931">2931</th><td>  Convert__Reg1_2__Reg1_2__ShrImm641_3__CondCode2_0,</td></tr>
<tr><th id="2932">2932</th><td>  Convert__Reg1_2__Reg1_2__ShrImm81_3__CondCode2_0,</td></tr>
<tr><th id="2933">2933</th><td>  Convert__Reg1_2__Reg1_3__ShrImm641_4__CondCode2_0,</td></tr>
<tr><th id="2934">2934</th><td>  Convert__Reg1_2__Reg1_3__ShrImm161_4__VPTPredR3_0,</td></tr>
<tr><th id="2935">2935</th><td>  Convert__Reg1_2__Reg1_3__ShrImm321_4__VPTPredR3_0,</td></tr>
<tr><th id="2936">2936</th><td>  Convert__Reg1_2__Reg1_3__ShrImm81_4__VPTPredR3_0,</td></tr>
<tr><th id="2937">2937</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm161_3__CondCode2_0,</td></tr>
<tr><th id="2938">2938</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm321_3__CondCode2_0,</td></tr>
<tr><th id="2939">2939</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm641_3__CondCode2_0,</td></tr>
<tr><th id="2940">2940</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm81_3__CondCode2_0,</td></tr>
<tr><th id="2941">2941</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__CondCode2_0,</td></tr>
<tr><th id="2942">2942</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__CondCode2_0,</td></tr>
<tr><th id="2943">2943</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm641_4__CondCode2_0,</td></tr>
<tr><th id="2944">2944</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__CondCode2_0,</td></tr>
<tr><th id="2945">2945</th><td>  Convert__CondCode2_0__FPDRegListWithVPR1_1,</td></tr>
<tr><th id="2946">2946</th><td>  Convert__CondCode2_0__FPSRegListWithVPR1_1,</td></tr>
<tr><th id="2947">2947</th><td>  Convert__Reg1_2__Reg1_1__Tie1_2_2__Tie0_3_3__MVELongShift1_3__VPTPredN2_0,</td></tr>
<tr><th id="2948">2948</th><td>  Convert__Reg1_2__Reg1_3__Imm1_151_4__CondCode2_0,</td></tr>
<tr><th id="2949">2949</th><td>  Convert__Reg1_2__Reg1_3__Imm1_311_4__CondCode2_0,</td></tr>
<tr><th id="2950">2950</th><td>  Convert__Reg1_2__Reg1_3__Imm1_71_4__CondCode2_0,</td></tr>
<tr><th id="2951">2951</th><td>  Convert__Reg1_2__Reg1_3__Imm161_4__CondCode2_0,</td></tr>
<tr><th id="2952">2952</th><td>  Convert__Reg1_2__Reg1_3__Imm321_4__CondCode2_0,</td></tr>
<tr><th id="2953">2953</th><td>  Convert__Reg1_2__Reg1_3__Imm81_4__CondCode2_0,</td></tr>
<tr><th id="2954">2954</th><td>  Convert__Reg1_2__Reg1_3__MVEShiftImm1_151_4__VPTPredR3_0,</td></tr>
<tr><th id="2955">2955</th><td>  Convert__Reg1_2__Reg1_3__MVEShiftImm1_71_4__VPTPredR3_0,</td></tr>
<tr><th id="2956">2956</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_2__Imm1_3__CondCode2_0,</td></tr>
<tr><th id="2957">2957</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm1_4__CondCode2_0,</td></tr>
<tr><th id="2958">2958</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm0_151_4__VPTPredN2_0,</td></tr>
<tr><th id="2959">2959</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm0_311_4__VPTPredN2_0,</td></tr>
<tr><th id="2960">2960</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm0_71_4__VPTPredN2_0,</td></tr>
<tr><th id="2961">2961</th><td>  Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__VPTPredN2_0,</td></tr>
<tr><th id="2962">2962</th><td>  Convert__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0,</td></tr>
<tr><th id="2963">2963</th><td>  Convert__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0,</td></tr>
<tr><th id="2964">2964</th><td>  Convert__AlignedMemory642_3__VecListOneD1_2__CondCode2_0,</td></tr>
<tr><th id="2965">2965</th><td>  Convert__AlignedMemory642_3__VecListThreeD1_2__CondCode2_0,</td></tr>
<tr><th id="2966">2966</th><td>  Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0,</td></tr>
<tr><th id="2967">2967</th><td>  Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPair1_2__CondCode2_0,</td></tr>
<tr><th id="2968">2968</th><td>  Convert__imm_95_0__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0,</td></tr>
<tr><th id="2969">2969</th><td>  Convert__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__VecListFourD1_2__CondCode2_0,</td></tr>
<tr><th id="2970">2970</th><td>  Convert__imm_95_0__AlignedMemory642_3__VecListOneD1_2__CondCode2_0,</td></tr>
<tr><th id="2971">2971</th><td>  Convert__imm_95_0__AlignedMemory642_3__Reg1_4__VecListOneD1_2__CondCode2_0,</td></tr>
<tr><th id="2972">2972</th><td>  Convert__imm_95_0__AlignedMemory642_3__VecListThreeD1_2__CondCode2_0,</td></tr>
<tr><th id="2973">2973</th><td>  Convert__imm_95_0__AlignedMemory642_3__Reg1_4__VecListThreeD1_2__CondCode2_0,</td></tr>
<tr><th id="2974">2974</th><td>  Convert__AlignedMemory2_8__Reg1_3__Imm1_5__CondCode2_0,</td></tr>
<tr><th id="2975">2975</th><td>  Convert__imm_95_0__AlignedMemory2_8__Imm1_9__Reg1_3__Imm1_5__CondCode2_0,</td></tr>
<tr><th id="2976">2976</th><td>  Convert__Reg1_8__Imm1_9__Reg1_3__Imm1_5__CondCode2_0,</td></tr>
<tr><th id="2977">2977</th><td>  Convert__imm_95_0__Reg1_8__Imm1_9__Imm1_10__Reg1_3__Imm1_5__CondCode2_0,</td></tr>
<tr><th id="2978">2978</th><td>  Convert__AlignedMemory64or1282_3__VecListDPairSpaced1_2__CondCode2_0,</td></tr>
<tr><th id="2979">2979</th><td>  Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPairSpaced1_2__CondCode2_0,</td></tr>
<tr><th id="2980">2980</th><td>  Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPairSpaced1_2__CondCode2_0,</td></tr>
<tr><th id="2981">2981</th><td>  Convert__VecListTwoMQ1_1__MemNoOffsetT21_2,</td></tr>
<tr><th id="2982">2982</th><td>  Convert__MemNoOffsetT2NoSp1_2__VecListTwoMQ1_1__Tie0_3_3,</td></tr>
<tr><th id="2983">2983</th><td>  Convert__AlignedMemory2_7__Reg1_3__Reg1_4__Reg1_5__CondCode2_0,</td></tr>
<tr><th id="2984">2984</th><td>  Convert__imm_95_0__AlignedMemory2_7__Imm1_8__Reg1_3__Reg1_4__Reg1_5__CondCode2_0,</td></tr>
<tr><th id="2985">2985</th><td>  Convert__AlignedMemory2_8__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0,</td></tr>
<tr><th id="2986">2986</th><td>  Convert__imm_95_0__AlignedMemory2_8__Imm1_9__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0,</td></tr>
<tr><th id="2987">2987</th><td>  Convert__VecListFourMQ1_1__MemNoOffsetT21_2,</td></tr>
<tr><th id="2988">2988</th><td>  Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3,</td></tr>
<tr><th id="2989">2989</th><td>  Convert__MemNoOffsetT21_2__imm_95_0__Tie0_3_3__Imm7s41_3__CondCode2_0,</td></tr>
<tr><th id="2990">2990</th><td>  Convert__MemNoOffsetT2NoSp1_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0,</td></tr>
<tr><th id="2991">2991</th><td>  Convert__MemNoOffsetT2NoSp1_3__Reg1_2__Tie0_4_4__Imm7Shift11_4__VPTPredN2_0,</td></tr>
<tr><th id="2992">2992</th><td>  Convert__MemNoOffsetT2NoSp1_3__Reg1_2__Tie0_4_4__Imm7Shift21_4__VPTPredN2_0,</td></tr>
<tr><th id="2993">2993</th><td>  Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__CondCode2_0,</td></tr>
<tr><th id="2994">2994</th><td>  Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__CondCode2_0,</td></tr>
<tr><th id="2995">2995</th><td>  Convert__Reg1_2__VecListDPair1_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2996">2996</th><td>  Convert__Reg1_2__VecListFourD1_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2997">2997</th><td>  Convert__Reg1_2__VecListOneD1_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2998">2998</th><td>  Convert__Reg1_2__VecListThreeD1_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="2999">2999</th><td>  Convert__Reg1_2__Tie0_1_1__VecListDPair1_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="3000">3000</th><td>  Convert__Reg1_2__Tie0_1_1__VecListFourD1_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="3001">3001</th><td>  Convert__Reg1_2__Tie0_1_1__VecListOneD1_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="3002">3002</th><td>  Convert__Reg1_2__Tie0_1_1__VecListThreeD1_3__Reg1_4__CondCode2_0,</td></tr>
<tr><th id="3003">3003</th><td>  Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0,</td></tr>
<tr><th id="3004">3004</th><td>  Convert__imm_95_2__CondCode2_0,</td></tr>
<tr><th id="3005">3005</th><td>  Convert__imm_95_3__CondCode2_0,</td></tr>
<tr><th id="3006">3006</th><td>  Convert__Reg1_0__Reg1_1__WLSLabel1_2,</td></tr>
<tr><th id="3007">3007</th><td>  Convert__Reg1_1__Reg1_2__WLSLabel1_3,</td></tr>
<tr><th id="3008">3008</th><td>  Convert__imm_95_1__CondCode2_0,</td></tr>
<tr><th id="3009">3009</th><td>  CVT_NUM_SIGNATURES</td></tr>
<tr><th id="3010">3010</th><td>};</td></tr>
<tr><th id="3011">3011</th><td></td></tr>
<tr><th id="3012">3012</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="3013">3013</th><td></td></tr>
<tr><th id="3014">3014</th><td><em>static</em> <em>const</em> uint8_t ConversionTable[CVT_NUM_SIGNATURES][<var>17</var>] = {</td></tr>
<tr><th id="3015">3015</th><td>  <i>// Convert_NoOperands</i></td></tr>
<tr><th id="3016">3016</th><td>  { CVT_Done },</td></tr>
<tr><th id="3017">3017</th><td>  <i>// Convert__Reg1_2__CCOut1_0__Tie0_1_1__Reg1_3__CondCode2_1</i></td></tr>
<tr><th id="3018">3018</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3019">3019</th><td>  <i>// Convert__Reg1_2__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3020">3020</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addRegShiftedRegOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3021">3021</th><td>  <i>// Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3022">3022</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3023">3023</th><td>  <i>// Convert__Reg1_2__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3024">3024</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addModImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3025">3025</th><td>  <i>// Convert__Reg1_2__Reg1_2__ModImmNot1_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3026">3026</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addModImmNotOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3027">3027</th><td>  <i>// Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3028">3028</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addRegShiftedImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3029">3029</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3030">3030</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3031">3031</th><td>  <i>// Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3032">3032</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addRegShiftedImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3033">3033</th><td>  <i>// Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3034">3034</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3035">3035</th><td>  <i>// Convert__Reg1_2__Reg1_3__T2SOImmNot1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3036">3036</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addT2SOImmNotOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3037">3037</th><td>  <i>// Convert__Reg1_2__Reg1_3__RegShiftedReg3_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3038">3038</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addRegShiftedRegOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3039">3039</th><td>  <i>// Convert__Reg1_2__Reg1_3__ModImm1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3040">3040</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addModImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3041">3041</th><td>  <i>// Convert__Reg1_2__Reg1_3__ModImmNot1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3042">3042</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addModImmNotOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3043">3043</th><td>  <i>// Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3044">3044</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3045">3045</th><td>  <i>// Convert__Reg1_3__Reg1_4__RegShiftedImm2_5__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3046">3046</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addRegShiftedImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3047">3047</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Reg1_2__CondCode2_0</i></td></tr>
<tr><th id="3048">3048</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3049">3049</th><td>  <i>// Convert__Reg1_1__Reg1_1__Imm0_40951_2__CondCode2_0</i></td></tr>
<tr><th id="3050">3050</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3051">3051</th><td>  <i>// Convert__Reg1_1__Reg1_1__Imm0_4095Neg1_2__CondCode2_0</i></td></tr>
<tr><th id="3052">3052</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImm0_95_4095NegOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3053">3053</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Imm0_508s41_2__CondCode2_0</i></td></tr>
<tr><th id="3054">3054</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addImm0_95_508s4Operands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3055">3055</th><td>  <i>// Convert__regSP__Tie0_1_1__Imm0_508s4Neg1_2__CondCode2_0</i></td></tr>
<tr><th id="3056">3056</th><td>  { CVT_regSP, <var>0</var>, CVT_Tied, Tie0_1_1, CVT_95_addImm0_95_508s4NegOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3057">3057</th><td>  <i>// Convert__Reg1_2__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3058">3058</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3059">3059</th><td>  <i>// Convert__Reg1_2__Reg1_2__T2SOImmNeg1_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3060">3060</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addT2SOImmNegOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3061">3061</th><td>  <i>// Convert__Reg1_2__CCOut1_0__Reg1_2__Reg1_3__CondCode2_1</i></td></tr>
<tr><th id="3062">3062</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3063">3063</th><td>  <i>// Convert__Reg1_2__CCOut1_0__Tie0_1_1__Imm0_2551_3__CondCode2_1</i></td></tr>
<tr><th id="3064">3064</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3065">3065</th><td>  <i>// Convert__Reg1_2__CCOut1_0__Tie0_3_3__ThumbModImmNeg8_2551_3__CondCode2_1</i></td></tr>
<tr><th id="3066">3066</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Tied, Tie0_3_3, CVT_95_addThumbModImmNeg8_95_255Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3067">3067</th><td>  <i>// Convert__Reg1_2__Reg1_2__ModImmNeg1_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3068">3068</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addModImmNegOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3069">3069</th><td>  <i>// Convert__Reg1_1__Reg1_2__Imm0_40951_3__CondCode2_0</i></td></tr>
<tr><th id="3070">3070</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3071">3071</th><td>  <i>// Convert__Reg1_1__Reg1_2__Imm0_4095Neg1_3__CondCode2_0</i></td></tr>
<tr><th id="3072">3072</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImm0_95_4095NegOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3073">3073</th><td>  <i>// Convert__regSP__Tie0_1_1__Imm0_508s41_3__CondCode2_0</i></td></tr>
<tr><th id="3074">3074</th><td>  { CVT_regSP, <var>0</var>, CVT_Tied, Tie0_1_1, CVT_95_addImm0_95_508s4Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3075">3075</th><td>  <i>// Convert__regSP__Tie0_1_1__Imm0_508s4Neg1_3__CondCode2_0</i></td></tr>
<tr><th id="3076">3076</th><td>  { CVT_regSP, <var>0</var>, CVT_Tied, Tie0_1_1, CVT_95_addImm0_95_508s4NegOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3077">3077</th><td>  <i>// Convert__Reg1_1__Reg1_2__Imm0_1020s41_3__CondCode2_0</i></td></tr>
<tr><th id="3078">3078</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImm0_95_1020s4Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3079">3079</th><td>  <i>// Convert__Reg1_1__Imm0_40951_3__CondCode2_0</i></td></tr>
<tr><th id="3080">3080</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3081">3081</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0</i></td></tr>
<tr><th id="3082">3082</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3083">3083</th><td>  <i>// Convert__Reg1_3__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3084">3084</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3085">3085</th><td>  <i>// Convert__Reg1_3__Reg1_3__T2SOImmNeg1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3086">3086</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>4</var>, CVT_95_addT2SOImmNegOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3087">3087</th><td>  <i>// Convert__Reg1_2__Reg1_3__T2SOImmNeg1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3088">3088</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addT2SOImmNegOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3089">3089</th><td>  <i>// Convert__Reg1_2__CCOut1_0__Reg1_3__Reg1_4__CondCode2_1</i></td></tr>
<tr><th id="3090">3090</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3091">3091</th><td>  <i>// Convert__Reg1_2__CCOut1_0__Reg1_3__Imm0_71_4__CondCode2_1</i></td></tr>
<tr><th id="3092">3092</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3093">3093</th><td>  <i>// Convert__Reg1_2__CCOut1_0__Reg1_3__ThumbModImmNeg1_71_4__CondCode2_1</i></td></tr>
<tr><th id="3094">3094</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_addThumbModImmNeg1_95_7Operands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3095">3095</th><td>  <i>// Convert__Reg1_2__Reg1_3__ModImmNeg1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3096">3096</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addModImmNegOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3097">3097</th><td>  <i>// Convert__Reg1_3__Reg1_4__T2SOImm1_5__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3098">3098</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3099">3099</th><td>  <i>// Convert__Reg1_3__Reg1_4__T2SOImmNeg1_5__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3100">3100</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addT2SOImmNegOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3101">3101</th><td>  <i>// Convert__Reg1_1__UnsignedOffset_b8s21_2__CondCode2_0</i></td></tr>
<tr><th id="3102">3102</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addUnsignedOffset_95_b8s2Operands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3103">3103</th><td>  <i>// Convert__Reg1_1__Imm1_2__CondCode2_0</i></td></tr>
<tr><th id="3104">3104</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3105">3105</th><td>  <i>// Convert__Reg1_1__AdrLabel1_2__CondCode2_0</i></td></tr>
<tr><th id="3106">3106</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addAdrLabelOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3107">3107</th><td>  <i>// Convert__Reg1_2__Imm1_3__CondCode2_0</i></td></tr>
<tr><th id="3108">3108</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3109">3109</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Reg1_2</i></td></tr>
<tr><th id="3110">3110</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3111">3111</th><td>  <i>// Convert__Reg1_1__Reg1_2</i></td></tr>
<tr><th id="3112">3112</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3113">3113</th><td>  <i>// Convert__Reg1_2__Reg1_2__T2SOImmNot1_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3114">3114</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addT2SOImmNotOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3115">3115</th><td>  <i>// Convert__Reg1_3__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3116">3116</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3117">3117</th><td>  <i>// Convert__Reg1_3__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3118">3118</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>4</var>, CVT_95_addRegShiftedImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3119">3119</th><td>  <i>// Convert__Reg1_3__Reg1_3__T2SOImmNot1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3120">3120</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>4</var>, CVT_95_addT2SOImmNotOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3121">3121</th><td>  <i>// Convert__Reg1_3__Reg1_4__T2SOImmNot1_5__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3122">3122</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addT2SOImmNotOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3123">3123</th><td>  <i>// Convert__Reg1_2__CCOut1_0__Reg1_2__ImmThumbSR1_3__CondCode2_1</i></td></tr>
<tr><th id="3124">3124</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3125">3125</th><td>  <i>// Convert__Reg1_2__Reg1_2__ImmThumbSR1_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3126">3126</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3127">3127</th><td>  <i>// Convert__Reg1_2__Reg1_2__Imm0_321_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3128">3128</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3129">3129</th><td>  <i>// Convert__Reg1_3__Reg1_3__ImmThumbSR1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3130">3130</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3131">3131</th><td>  <i>// Convert__Reg1_2__CCOut1_0__Reg1_3__ImmThumbSR1_4__CondCode2_1</i></td></tr>
<tr><th id="3132">3132</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3133">3133</th><td>  <i>// Convert__Reg1_2__Reg1_3__ImmThumbSR1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3134">3134</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3135">3135</th><td>  <i>// Convert__Reg1_2__Reg1_3__Imm0_321_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3136">3136</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3137">3137</th><td>  <i>// Convert__Reg1_3__Reg1_4__ImmThumbSR1_5__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3138">3138</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3139">3139</th><td>  <i>// Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__Reg1_3__CondCode2_0</i></td></tr>
<tr><th id="3140">3140</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Tied, Tie1_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3141">3141</th><td>  <i>// Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__MVELongShift1_3__CondCode2_0</i></td></tr>
<tr><th id="3142">3142</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Tied, Tie1_1_1, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3143">3143</th><td>  <i>// Convert__ARMBranchTarget1_1__CondCode2_0</i></td></tr>
<tr><th id="3144">3144</th><td>  { CVT_95_addARMBranchTargetOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3145">3145</th><td>  <i>// ConvertCustom_cvtThumbBranches</i></td></tr>
<tr><th id="3146">3146</th><td>  { CVT_cvtThumbBranches, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3147">3147</th><td>  <i>// Convert__Imm1_1__Imm1_2__CondCode2_0</i></td></tr>
<tr><th id="3148">3148</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3149">3149</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Bitfield1_2__CondCode2_0</i></td></tr>
<tr><th id="3150">3150</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addBitfieldOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3151">3151</th><td>  <i>// Convert__Imm1_0__Imm1_1__Imm1_2__CondCodeNoAL1_3</i></td></tr>
<tr><th id="3152">3152</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addITCondCodeOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3153">3153</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Reg1_2__Bitfield1_3__CondCode2_0</i></td></tr>
<tr><th id="3154">3154</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_addBitfieldOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3155">3155</th><td>  <i>// Convert__Imm1_1__Reg1_2__CondCode2_0</i></td></tr>
<tr><th id="3156">3156</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3157">3157</th><td>  <i>// Convert__imm_95_0</i></td></tr>
<tr><th id="3158">3158</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3159">3159</th><td>  <i>// Convert__Imm0_2551_0</i></td></tr>
<tr><th id="3160">3160</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3161">3161</th><td>  <i>// Convert__Imm0_655351_0</i></td></tr>
<tr><th id="3162">3162</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3163">3163</th><td>  <i>// Convert__ARMBranchTarget1_0</i></td></tr>
<tr><th id="3164">3164</th><td>  { CVT_95_addARMBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3165">3165</th><td>  <i>// Convert__CondCode2_0__ThumbBranchTarget1_1</i></td></tr>
<tr><th id="3166">3166</th><td>  { CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addThumbBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3167">3167</th><td>  <i>// Convert__Reg1_0</i></td></tr>
<tr><th id="3168">3168</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3169">3169</th><td>  <i>// Convert__ThumbBranchTarget1_0</i></td></tr>
<tr><th id="3170">3170</th><td>  { CVT_95_addThumbBranchTargetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3171">3171</th><td>  <i>// Convert__Reg1_1__CondCode2_0</i></td></tr>
<tr><th id="3172">3172</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3173">3173</th><td>  <i>// Convert__CondCode2_0__Reg1_1</i></td></tr>
<tr><th id="3174">3174</th><td>  { CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3175">3175</th><td>  <i>// Convert__CondCode2_0__ARMBranchTarget1_1</i></td></tr>
<tr><th id="3176">3176</th><td>  { CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addARMBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3177">3177</th><td>  <i>// Convert__CondCode2_0</i></td></tr>
<tr><th id="3178">3178</th><td>  { CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3179">3179</th><td>  <i>// Convert__Reg1_0__ThumbBranchTarget1_1</i></td></tr>
<tr><th id="3180">3180</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_addThumbBranchTargetOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3181">3181</th><td>  <i>// Convert__CoprocNum1_1__Imm0_151_2__CoprocReg1_3__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0</i></td></tr>
<tr><th id="3182">3182</th><td>  { CVT_95_addCoprocNumOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCoprocRegOperands, <var>4</var>, CVT_95_addCoprocRegOperands, <var>5</var>, CVT_95_addCoprocRegOperands, <var>6</var>, CVT_95_addImmOperands, <var>7</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3183">3183</th><td>  <i>// Convert__CoprocNum1_0__Imm0_151_1__CoprocReg1_2__CoprocReg1_3__CoprocReg1_4__Imm0_71_5</i></td></tr>
<tr><th id="3184">3184</th><td>  { CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addCoprocRegOperands, <var>3</var>, CVT_95_addCoprocRegOperands, <var>4</var>, CVT_95_addCoprocRegOperands, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="3185">3185</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_1__CondCodeNoALInv1_2</i></td></tr>
<tr><th id="3186">3186</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>2</var>, CVT_95_addITCondCodeInvOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3187">3187</th><td>  <i>// Convert__CondCode2_0__RegListWithAPSR1_1</i></td></tr>
<tr><th id="3188">3188</th><td>  { CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addRegListWithAPSROperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3189">3189</th><td>  <i>// Convert__Reg1_1__Reg1_2__CondCode2_0</i></td></tr>
<tr><th id="3190">3190</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3191">3191</th><td>  <i>// Convert__Reg1_1__ModImmNeg1_2__CondCode2_0</i></td></tr>
<tr><th id="3192">3192</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addModImmNegOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3193">3193</th><td>  <i>// Convert__Reg1_1__T2SOImmNeg1_2__CondCode2_0</i></td></tr>
<tr><th id="3194">3194</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addT2SOImmNegOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3195">3195</th><td>  <i>// Convert__Reg1_1__RegShiftedImm2_2__CondCode2_0</i></td></tr>
<tr><th id="3196">3196</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addRegShiftedImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3197">3197</th><td>  <i>// Convert__Reg1_1__RegShiftedReg3_2__CondCode2_0</i></td></tr>
<tr><th id="3198">3198</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addRegShiftedRegOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3199">3199</th><td>  <i>// Convert__Reg1_1__T2SOImm1_2__CondCode2_0</i></td></tr>
<tr><th id="3200">3200</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3201">3201</th><td>  <i>// Convert__Reg1_1__ModImm1_2__CondCode2_0</i></td></tr>
<tr><th id="3202">3202</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addModImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3203">3203</th><td>  <i>// Convert__Reg1_2__Reg1_3__CondCode2_0</i></td></tr>
<tr><th id="3204">3204</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3205">3205</th><td>  <i>// Convert__Reg1_2__RegShiftedImm2_3__CondCode2_0</i></td></tr>
<tr><th id="3206">3206</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addRegShiftedImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3207">3207</th><td>  <i>// Convert__Reg1_2__T2SOImm1_3__CondCode2_0</i></td></tr>
<tr><th id="3208">3208</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3209">3209</th><td>  <i>// Convert__Reg1_1__Imm0_2551_2__CondCode2_0</i></td></tr>
<tr><th id="3210">3210</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3211">3211</th><td>  <i>// Convert__Imm0_311_0</i></td></tr>
<tr><th id="3212">3212</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3213">3213</th><td>  <i>// Convert__Imm0_311_1</i></td></tr>
<tr><th id="3214">3214</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3215">3215</th><td>  <i>// Convert__Imm1_0__ProcIFlags1_1</i></td></tr>
<tr><th id="3216">3216</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addProcIFlagsOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3217">3217</th><td>  <i>// Convert__Imm1_0__ProcIFlags1_2</i></td></tr>
<tr><th id="3218">3218</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addProcIFlagsOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3219">3219</th><td>  <i>// Convert__Imm1_0__ProcIFlags1_1__Imm0_311_2</i></td></tr>
<tr><th id="3220">3220</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addProcIFlagsOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3221">3221</th><td>  <i>// Convert__Imm1_0__ProcIFlags1_1__Imm1_2</i></td></tr>
<tr><th id="3222">3222</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addProcIFlagsOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3223">3223</th><td>  <i>// Convert__Imm1_0__ProcIFlags1_2__Imm1_3</i></td></tr>
<tr><th id="3224">3224</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_95_addProcIFlagsOperands, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3225">3225</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2</i></td></tr>
<tr><th id="3226">3226</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3227">3227</th><td>  <i>// Convert__imm_95_20__CondCode2_0</i></td></tr>
<tr><th id="3228">3228</th><td>  { CVT_imm_95_20, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3229">3229</th><td>  <i>// Convert__Reg1_0__Reg1_1__Reg1_2__CondCodeNoAL1_3</i></td></tr>
<tr><th id="3230">3230</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addITCondCodeOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3231">3231</th><td>  <i>// Convert__Reg1_0__regZR__regZR__CondCodeNoALInv1_1</i></td></tr>
<tr><th id="3232">3232</th><td>  { CVT_95_Reg, <var>1</var>, CVT_regZR, <var>0</var>, CVT_regZR, <var>0</var>, CVT_95_addITCondCodeInvOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3233">3233</th><td>  <i>// Convert__Reg1_1__CoprocNum1_0__Imm13b1_2</i></td></tr>
<tr><th id="3234">3234</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3235">3235</th><td>  <i>// Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Imm13b1_3__CondCode2_0</i></td></tr>
<tr><th id="3236">3236</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCoprocNumOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3237">3237</th><td>  <i>// Convert__Reg1_1__CoprocNum1_0__Reg1_2__Imm9b1_3</i></td></tr>
<tr><th id="3238">3238</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3239">3239</th><td>  <i>// Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Imm9b1_4__CondCode2_0</i></td></tr>
<tr><th id="3240">3240</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCoprocNumOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3241">3241</th><td>  <i>// Convert__Reg1_1__CoprocNum1_0__Reg1_2__Reg1_3__Imm6b1_4</i></td></tr>
<tr><th id="3242">3242</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="3243">3243</th><td>  <i>// Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Reg1_4__Imm6b1_5__CondCode2_0</i></td></tr>
<tr><th id="3244">3244</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCoprocNumOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3245">3245</th><td>  <i>// Convert__Imm0_151_1__CondCode2_0</i></td></tr>
<tr><th id="3246">3246</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3247">3247</th><td>  <i>// Convert__imm_95_12</i></td></tr>
<tr><th id="3248">3248</th><td>  { CVT_imm_95_12, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3249">3249</th><td>  <i>// Convert__imm_95_12__CondCode2_0</i></td></tr>
<tr><th id="3250">3250</th><td>  { CVT_imm_95_12, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3251">3251</th><td>  <i>// Convert__Reg1_0__Reg1_1</i></td></tr>
<tr><th id="3252">3252</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3253">3253</th><td>  <i>// Convert__imm_95_15</i></td></tr>
<tr><th id="3254">3254</th><td>  { CVT_imm_95_15, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3255">3255</th><td>  <i>// Convert__imm_95_15__CondCode2_0</i></td></tr>
<tr><th id="3256">3256</th><td>  { CVT_imm_95_15, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3257">3257</th><td>  <i>// Convert__MemBarrierOpt1_0</i></td></tr>
<tr><th id="3258">3258</th><td>  { CVT_95_addMemBarrierOptOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3259">3259</th><td>  <i>// Convert__MemBarrierOpt1_1__CondCode2_0</i></td></tr>
<tr><th id="3260">3260</th><td>  { CVT_95_addMemBarrierOptOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3261">3261</th><td>  <i>// Convert__MemBarrierOpt1_2__CondCode2_0</i></td></tr>
<tr><th id="3262">3262</th><td>  { CVT_95_addMemBarrierOptOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3263">3263</th><td>  <i>// Convert__imm_95_0__CondCode2_0</i></td></tr>
<tr><th id="3264">3264</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3265">3265</th><td>  <i>// Convert__imm_95_16__CondCode2_0</i></td></tr>
<tr><th id="3266">3266</th><td>  { CVT_imm_95_16, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3267">3267</th><td>  <i>// Convert__Reg1_1__FPImm1_2__CondCode2_0</i></td></tr>
<tr><th id="3268">3268</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addFPImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3269">3269</th><td>  <i>// Convert__Reg1_1__Tie0_2_2__CondCode2_0__DPRRegList1_3</i></td></tr>
<tr><th id="3270">3270</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_2_2, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addDPRRegListOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3271">3271</th><td>  <i>// Convert__Reg1_1__CondCode2_0__DPRRegList1_2</i></td></tr>
<tr><th id="3272">3272</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addDPRRegListOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3273">3273</th><td>  <i>// Convert__Reg1_1__Tie0_2_2__Reg1_2__imm_95_1__CondCode2_0</i></td></tr>
<tr><th id="3274">3274</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_2_2, CVT_95_Reg, <var>3</var>, CVT_imm_95_1, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3275">3275</th><td>  <i>// Convert__Reg1_1__Tie0_2_2__Reg1_2__imm_95_0__CondCode2_0</i></td></tr>
<tr><th id="3276">3276</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_2_2, CVT_95_Reg, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3277">3277</th><td>  <i>// Convert__Imm0_2391_1__CondCode2_0</i></td></tr>
<tr><th id="3278">3278</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3279">3279</th><td>  <i>// Convert__Imm0_2391_2__CondCode2_0</i></td></tr>
<tr><th id="3280">3280</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3281">3281</th><td>  <i>// Convert__Imm0_631_0</i></td></tr>
<tr><th id="3282">3282</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3283">3283</th><td>  <i>// Convert__Imm0_655351_1</i></td></tr>
<tr><th id="3284">3284</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3285">3285</th><td>  <i>// Convert__InstSyncBarrierOpt1_0</i></td></tr>
<tr><th id="3286">3286</th><td>  { CVT_95_addInstSyncBarrierOptOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3287">3287</th><td>  <i>// Convert__InstSyncBarrierOpt1_1__CondCode2_0</i></td></tr>
<tr><th id="3288">3288</th><td>  { CVT_95_addInstSyncBarrierOptOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3289">3289</th><td>  <i>// Convert__ITCondCode1_1__ITMask1_0</i></td></tr>
<tr><th id="3290">3290</th><td>  { CVT_95_addITCondCodeOperands, <var>2</var>, CVT_95_addITMaskOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3291">3291</th><td>  <i>// Convert__Reg1_1__MemNoOffset1_2__CondCode2_0</i></td></tr>
<tr><th id="3292">3292</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3293">3293</th><td>  <i>// Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0</i></td></tr>
<tr><th id="3294">3294</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addMemNoOffsetOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3295">3295</th><td>  <i>// Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0</i></td></tr>
<tr><th id="3296">3296</th><td>  { CVT_95_addCoprocNumOperands, <var>2</var>, CVT_95_addCoprocRegOperands, <var>3</var>, CVT_95_addAddrMode5Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3297">3297</th><td>  <i>// Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0</i></td></tr>
<tr><th id="3298">3298</th><td>  { CVT_95_addCoprocNumOperands, <var>2</var>, CVT_95_addCoprocRegOperands, <var>3</var>, CVT_95_addMemNoOffsetOperands, <var>4</var>, CVT_95_addCoprocOptionOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3299">3299</th><td>  <i>// Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0</i></td></tr>
<tr><th id="3300">3300</th><td>  { CVT_95_addCoprocNumOperands, <var>2</var>, CVT_95_addCoprocRegOperands, <var>3</var>, CVT_95_addMemNoOffsetOperands, <var>4</var>, CVT_95_addPostIdxImm8s4Operands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3301">3301</th><td>  <i>// Convert__CoprocNum1_0__CoprocReg1_1__AddrMode52_2</i></td></tr>
<tr><th id="3302">3302</th><td>  { CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_addCoprocRegOperands, <var>2</var>, CVT_95_addAddrMode5Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3303">3303</th><td>  <i>// Convert__CoprocNum1_0__CoprocReg1_1__MemNoOffset1_2__CoprocOption1_3</i></td></tr>
<tr><th id="3304">3304</th><td>  { CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_addCoprocRegOperands, <var>2</var>, CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_95_addCoprocOptionOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3305">3305</th><td>  <i>// Convert__CoprocNum1_0__CoprocReg1_1__MemNoOffset1_2__PostIdxImm8s41_3</i></td></tr>
<tr><th id="3306">3306</th><td>  { CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_addCoprocRegOperands, <var>2</var>, CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_95_addPostIdxImm8s4Operands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3307">3307</th><td>  <i>// Convert__Reg1_1__CondCode2_0__RegList1_2</i></td></tr>
<tr><th id="3308">3308</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addRegListOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3309">3309</th><td>  <i>// Convert__Reg1_2__CondCode2_0__RegList1_3</i></td></tr>
<tr><th id="3310">3310</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addRegListOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3311">3311</th><td>  <i>// Convert__Reg1_1__CondCode2_0__RegList1_3</i></td></tr>
<tr><th id="3312">3312</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addRegListOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3313">3313</th><td>  <i>// Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3</i></td></tr>
<tr><th id="3314">3314</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_2_2, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addRegListOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3315">3315</th><td>  <i>// Convert__Reg1_2__Tie0_3_3__CondCode2_0__RegList1_4</i></td></tr>
<tr><th id="3316">3316</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_3_3, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addRegListOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="3317">3317</th><td>  <i>// Convert__Reg1_1__ThumbMemPC1_2__CondCode2_0</i></td></tr>
<tr><th id="3318">3318</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addThumbMemPCOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3319">3319</th><td>  <i>// Convert__Reg1_1__ConstPoolAsmImm1_2__CondCode2_0</i></td></tr>
<tr><th id="3320">3320</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addConstPoolAsmImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3321">3321</th><td>  <i>// Convert__Reg1_1__MemThumbRIs42_2__CondCode2_0</i></td></tr>
<tr><th id="3322">3322</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemThumbRIs4Operands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3323">3323</th><td>  <i>// Convert__Reg1_1__MemThumbRR2_2__CondCode2_0</i></td></tr>
<tr><th id="3324">3324</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemThumbRROperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3325">3325</th><td>  <i>// Convert__Reg1_1__MemThumbSPI2_2__CondCode2_0</i></td></tr>
<tr><th id="3326">3326</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemThumbSPIOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3327">3327</th><td>  <i>// Convert__Reg1_1__MemImm12Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="3328">3328</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemImm12OffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3329">3329</th><td>  <i>// Convert__Reg1_1__MemNegImm8Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="3330">3330</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemImmOffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3331">3331</th><td>  <i>// Convert__Reg1_1__MemRegOffset3_2__CondCode2_0</i></td></tr>
<tr><th id="3332">3332</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemRegOffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3333">3333</th><td>  <i>// Convert__Reg1_1__MemUImm12Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="3334">3334</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemUImm12OffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3335">3335</th><td>  <i>// Convert__Reg1_1__T2MemRegOffset3_2__CondCode2_0</i></td></tr>
<tr><th id="3336">3336</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addT2MemRegOffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3337">3337</th><td>  <i>// Convert__Reg1_1__MemPCRelImm121_2__CondCode2_0</i></td></tr>
<tr><th id="3338">3338</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemPCRelImm12Operands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3339">3339</th><td>  <i>// Convert__Reg1_2__ConstPoolAsmImm1_3__CondCode2_0</i></td></tr>
<tr><th id="3340">3340</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addConstPoolAsmImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3341">3341</th><td>  <i>// Convert__Reg1_2__MemUImm12Offset2_3__CondCode2_0</i></td></tr>
<tr><th id="3342">3342</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addMemUImm12OffsetOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3343">3343</th><td>  <i>// Convert__Reg1_2__T2MemRegOffset3_3__CondCode2_0</i></td></tr>
<tr><th id="3344">3344</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addT2MemRegOffsetOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3345">3345</th><td>  <i>// Convert__Reg1_2__MemPCRelImm121_3__CondCode2_0</i></td></tr>
<tr><th id="3346">3346</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addMemPCRelImm12Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3347">3347</th><td>  <i>// Convert__Reg1_1__imm_95_0__MemImm12Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="3348">3348</th><td>  { CVT_95_Reg, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addMemImm12OffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3349">3349</th><td>  <i>// Convert__Reg1_1__imm_95_0__MemImm8Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="3350">3350</th><td>  { CVT_95_Reg, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addMemImmOffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3351">3351</th><td>  <i>// Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__AM2OffsetImm2_3__CondCode2_0</i></td></tr>
<tr><th id="3352">3352</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_Tied, Tie1_3_3, CVT_95_addAM2OffsetImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3353">3353</th><td>  <i>// Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__Imm1_3__CondCode2_0</i></td></tr>
<tr><th id="3354">3354</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_Tied, Tie1_3_3, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3355">3355</th><td>  <i>// Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxRegShifted2_3__CondCode2_0</i></td></tr>
<tr><th id="3356">3356</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_Tied, Tie1_3_3, CVT_95_addPostIdxRegShiftedOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3357">3357</th><td>  <i>// Convert__Reg1_1__imm_95_0__MemRegOffset3_2__CondCode2_0</i></td></tr>
<tr><th id="3358">3358</th><td>  { CVT_95_Reg, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addMemRegOffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3359">3359</th><td>  <i>// Convert__Reg1_1__MemThumbRIs12_2__CondCode2_0</i></td></tr>
<tr><th id="3360">3360</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemThumbRIs1Operands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3361">3361</th><td>  <i>// Convert__Reg1_1__MemPosImm8Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="3362">3362</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemImmOffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3363">3363</th><td>  <i>// Convert__Reg1_1__Reg1_2__MemImm8s4Offset2_3__CondCode2_0</i></td></tr>
<tr><th id="3364">3364</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addMemImm8s4OffsetOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3365">3365</th><td>  <i>// Convert__Reg1_1__Reg1_2__AddrMode33_3__CondCode2_0</i></td></tr>
<tr><th id="3366">3366</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addAddrMode3Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3367">3367</th><td>  <i>// Convert__Reg1_1__Reg1_2__imm_95_0__MemImm8s4Offset2_3__CondCode2_0</i></td></tr>
<tr><th id="3368">3368</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addMemImm8s4OffsetOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3369">3369</th><td>  <i>// Convert__Reg1_1__Reg1_2__MemNoOffset1_3__Tie2_4_4__Imm1_4__CondCode2_0</i></td></tr>
<tr><th id="3370">3370</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addMemNoOffsetOperands, <var>4</var>, CVT_Tied, Tie2_4_4, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3371">3371</th><td>  <i>// Convert__Reg1_1__Reg1_2__imm_95_0__AddrMode33_3__CondCode2_0</i></td></tr>
<tr><th id="3372">3372</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAddrMode3Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3373">3373</th><td>  <i>// Convert__Reg1_1__Reg1_2__MemNoOffset1_3__Tie2_4_4__AM3Offset2_4__CondCode2_0</i></td></tr>
<tr><th id="3374">3374</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addMemNoOffsetOperands, <var>4</var>, CVT_Tied, Tie2_4_4, CVT_95_addAM3OffsetOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3375">3375</th><td>  <i>// Convert__Reg1_1__MemImm0_1020s4Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="3376">3376</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemImm0_95_1020s4OffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3377">3377</th><td>  <i>// Convert__Reg1_1__MemThumbRIs22_2__CondCode2_0</i></td></tr>
<tr><th id="3378">3378</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemThumbRIs2Operands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3379">3379</th><td>  <i>// Convert__Reg1_1__AddrMode33_2__CondCode2_0</i></td></tr>
<tr><th id="3380">3380</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addAddrMode3Operands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3381">3381</th><td>  <i>// Convert__Reg1_1__imm_95_0__AddrMode33_2__CondCode2_0</i></td></tr>
<tr><th id="3382">3382</th><td>  { CVT_95_Reg, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAddrMode3Operands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3383">3383</th><td>  <i>// Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__AM3Offset2_3__CondCode2_0</i></td></tr>
<tr><th id="3384">3384</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_Tied, Tie1_3_3, CVT_95_addAM3OffsetOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3385">3385</th><td>  <i>// Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxReg2_3__CondCode2_0</i></td></tr>
<tr><th id="3386">3386</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_Tied, Tie1_3_3, CVT_95_addPostIdxRegOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3387">3387</th><td>  <i>// Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxImm81_3__CondCode2_0</i></td></tr>
<tr><th id="3388">3388</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_Tied, Tie1_3_3, CVT_95_addPostIdxImm8Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3389">3389</th><td>  <i>// Convert__LELabel1_0</i></td></tr>
<tr><th id="3390">3390</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3391">3391</th><td>  <i>// Convert__imm_95_0__Reg1_0__LELabel1_1</i></td></tr>
<tr><th id="3392">3392</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3393">3393</th><td>  <i>// Convert__Reg1_2__CCOut1_0__Reg1_2__Imm0_311_3__CondCode2_1</i></td></tr>
<tr><th id="3394">3394</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3395">3395</th><td>  <i>// Convert__Reg1_2__Reg1_2__Imm1_311_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3396">3396</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3397">3397</th><td>  <i>// Convert__Reg1_2__Reg1_2__Imm0_311_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3398">3398</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3399">3399</th><td>  <i>// Convert__Reg1_3__Reg1_3__Imm1_311_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3400">3400</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3401">3401</th><td>  <i>// Convert__Reg1_2__CCOut1_0__Reg1_3__Imm0_311_4__CondCode2_1</i></td></tr>
<tr><th id="3402">3402</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3403">3403</th><td>  <i>// Convert__Reg1_2__Reg1_3__Imm1_311_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3404">3404</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3405">3405</th><td>  <i>// Convert__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3406">3406</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3407">3407</th><td>  <i>// Convert__Reg1_2__Reg1_3__Imm0_311_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3408">3408</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3409">3409</th><td>  <i>// Convert__Reg1_3__Reg1_4__Imm1_311_5__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3410">3410</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3411">3411</th><td>  <i>// Convert__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3412">3412</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3413">3413</th><td>  <i>// Convert__CoprocNum1_1__Imm0_71_2__Reg1_3__CoprocReg1_4__CoprocReg1_5__imm_95_0__CondCode2_0</i></td></tr>
<tr><th id="3414">3414</th><td>  { CVT_95_addCoprocNumOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCoprocRegOperands, <var>5</var>, CVT_95_addCoprocRegOperands, <var>6</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3415">3415</th><td>  <i>// Convert__CoprocNum1_1__Imm0_71_2__Reg1_3__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0</i></td></tr>
<tr><th id="3416">3416</th><td>  { CVT_95_addCoprocNumOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCoprocRegOperands, <var>5</var>, CVT_95_addCoprocRegOperands, <var>6</var>, CVT_95_addImmOperands, <var>7</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3417">3417</th><td>  <i>// Convert__CoprocNum1_0__Imm0_71_1__Reg1_2__CoprocReg1_3__CoprocReg1_4__imm_95_0</i></td></tr>
<tr><th id="3418">3418</th><td>  { CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addCoprocRegOperands, <var>4</var>, CVT_95_addCoprocRegOperands, <var>5</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3419">3419</th><td>  <i>// Convert__CoprocNum1_0__Imm0_71_1__Reg1_2__CoprocReg1_3__CoprocReg1_4__Imm0_71_5</i></td></tr>
<tr><th id="3420">3420</th><td>  { CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addCoprocRegOperands, <var>4</var>, CVT_95_addCoprocRegOperands, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="3421">3421</th><td>  <i>// Convert__CoprocNum1_1__Imm0_151_2__Reg1_3__Reg1_4__CoprocReg1_5__CondCode2_0</i></td></tr>
<tr><th id="3422">3422</th><td>  { CVT_95_addCoprocNumOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCoprocRegOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3423">3423</th><td>  <i>// Convert__CoprocNum1_0__Imm0_151_1__Reg1_2__Reg1_3__CoprocReg1_4</i></td></tr>
<tr><th id="3424">3424</th><td>  { CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCoprocRegOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="3425">3425</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3426">3426</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3427">3427</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3428">3428</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3429">3429</th><td>  <i>// Convert__Reg1_1__Imm256_65535Expr1_2__CondCode2_0</i></td></tr>
<tr><th id="3430">3430</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3431">3431</th><td>  <i>// Convert__Reg1_1__T2SOImm1_2__CondCode2_0__reg0</i></td></tr>
<tr><th id="3432">3432</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_reg0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3433">3433</th><td>  <i>// Convert__Reg1_1__T2SOImmNot1_2__CondCode2_0__reg0</i></td></tr>
<tr><th id="3434">3434</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addT2SOImmNotOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_reg0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3435">3435</th><td>  <i>// Convert__Reg1_1__Imm0_65535Expr1_2__CondCode2_0</i></td></tr>
<tr><th id="3436">3436</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3437">3437</th><td>  <i>// Convert__Reg1_2__CCOut1_0__Imm0_2551_3__CondCode2_1</i></td></tr>
<tr><th id="3438">3438</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3439">3439</th><td>  <i>// Convert__Reg1_2__ModImmNot1_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3440">3440</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addModImmNotOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3441">3441</th><td>  <i>// Convert__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3442">3442</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addRegShiftedRegOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3443">3443</th><td>  <i>// Convert__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3444">3444</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addModImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3445">3445</th><td>  <i>// Convert__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3446">3446</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addRegShiftedImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3447">3447</th><td>  <i>// Convert__Reg1_2__RegShiftedReg3_3__CondCode2_0</i></td></tr>
<tr><th id="3448">3448</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addRegShiftedRegOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3449">3449</th><td>  <i>// Convert__Reg1_2__T2SOImm1_3__CondCode2_0__reg0</i></td></tr>
<tr><th id="3450">3450</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_reg0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3451">3451</th><td>  <i>// Convert__Reg1_2__Reg1_3__CondCode2_0__reg0</i></td></tr>
<tr><th id="3452">3452</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_reg0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3453">3453</th><td>  <i>// Convert__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3454">3454</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3455">3455</th><td>  <i>// Convert__Reg1_0__regCPSR__Imm0_2551_1__imm_95_14__imm_95_0</i></td></tr>
<tr><th id="3456">3456</th><td>  { CVT_95_Reg, <var>1</var>, CVT_regCPSR, <var>0</var>, CVT_95_addImmOperands, <var>2</var>, CVT_imm_95_14, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3457">3457</th><td>  <i>// Convert__Reg1_1__T2SOImm1_2__CondCode2_0__regCPSR</i></td></tr>
<tr><th id="3458">3458</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_regCPSR, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3459">3459</th><td>  <i>// Convert__Reg1_1__Reg1_2__CondCode2_0__regCPSR</i></td></tr>
<tr><th id="3460">3460</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_regCPSR, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3461">3461</th><td>  <i>// Convert__Reg1_2__T2SOImm1_3__CondCode2_0__regCPSR</i></td></tr>
<tr><th id="3462">3462</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_regCPSR, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3463">3463</th><td>  <i>// Convert__Reg1_2__Reg1_3__CondCode2_0__regCPSR</i></td></tr>
<tr><th id="3464">3464</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_regCPSR, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3465">3465</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Imm0_65535Expr1_2__CondCode2_0</i></td></tr>
<tr><th id="3466">3466</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3467">3467</th><td>  <i>// Convert__Reg1_3__CoprocNum1_1__Imm0_71_2__CoprocReg1_4__CoprocReg1_5__imm_95_0__CondCode2_0</i></td></tr>
<tr><th id="3468">3468</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_addCoprocNumOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCoprocRegOperands, <var>5</var>, CVT_95_addCoprocRegOperands, <var>6</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3469">3469</th><td>  <i>// Convert__Reg1_3__CoprocNum1_1__Imm0_71_2__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0</i></td></tr>
<tr><th id="3470">3470</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_addCoprocNumOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCoprocRegOperands, <var>5</var>, CVT_95_addCoprocRegOperands, <var>6</var>, CVT_95_addImmOperands, <var>7</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3471">3471</th><td>  <i>// Convert__Reg1_2__CoprocNum1_0__Imm0_71_1__CoprocReg1_3__CoprocReg1_4__imm_95_0</i></td></tr>
<tr><th id="3472">3472</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addCoprocRegOperands, <var>4</var>, CVT_95_addCoprocRegOperands, <var>5</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3473">3473</th><td>  <i>// Convert__Reg1_2__CoprocNum1_0__Imm0_71_1__CoprocReg1_3__CoprocReg1_4__Imm0_71_5</i></td></tr>
<tr><th id="3474">3474</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addCoprocRegOperands, <var>4</var>, CVT_95_addCoprocRegOperands, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="3475">3475</th><td>  <i>// Convert__Reg1_3__Reg1_4__CoprocNum1_1__Imm0_151_2__CoprocReg1_5__CondCode2_0</i></td></tr>
<tr><th id="3476">3476</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCoprocNumOperands, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCoprocRegOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3477">3477</th><td>  <i>// Convert__Reg1_2__Reg1_3__CoprocNum1_0__Imm0_151_1__CoprocReg1_4</i></td></tr>
<tr><th id="3478">3478</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_addImmOperands, <var>2</var>, CVT_95_addCoprocRegOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="3479">3479</th><td>  <i>// Convert__Reg1_1__BankedReg1_2__CondCode2_0</i></td></tr>
<tr><th id="3480">3480</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addBankedRegOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3481">3481</th><td>  <i>// Convert__Reg1_1__MSRMask1_2__CondCode2_0</i></td></tr>
<tr><th id="3482">3482</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMSRMaskOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3483">3483</th><td>  <i>// Convert__BankedReg1_1__Reg1_2__CondCode2_0</i></td></tr>
<tr><th id="3484">3484</th><td>  { CVT_95_addBankedRegOperands, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3485">3485</th><td>  <i>// Convert__MSRMask1_1__Reg1_2__CondCode2_0</i></td></tr>
<tr><th id="3486">3486</th><td>  { CVT_95_addMSRMaskOperands, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3487">3487</th><td>  <i>// Convert__MSRMask1_1__ModImm1_2__CondCode2_0</i></td></tr>
<tr><th id="3488">3488</th><td>  { CVT_95_addMSRMaskOperands, <var>2</var>, CVT_95_addModImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3489">3489</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_1__CondCode2_0</i></td></tr>
<tr><th id="3490">3490</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3491">3491</th><td>  <i>// ConvertCustom_cvtThumbMultiply</i></td></tr>
<tr><th id="3492">3492</th><td>  { CVT_cvtThumbMultiply, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3493">3493</th><td>  <i>// Convert__Reg1_2__CCOut1_0__Reg1_3__CondCode2_1</i></td></tr>
<tr><th id="3494">3494</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3495">3495</th><td>  <i>// Convert__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3496">3496</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3497">3497</th><td>  <i>// Convert__Reg1_2__T2SOImmNot1_3__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3498">3498</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addT2SOImmNotOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3499">3499</th><td>  <i>// Convert__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3500">3500</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_addRegShiftedImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3501">3501</th><td>  <i>// Convert__Reg1_2__Reg1_3__imm_95_0__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3502">3502</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3503">3503</th><td>  <i>// Convert__regR8__regR8__imm_95_14__imm_95_0</i></td></tr>
<tr><th id="3504">3504</th><td>  { CVT_regR8, <var>0</var>, CVT_regR8, <var>0</var>, CVT_imm_95_14, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3505">3505</th><td>  <i>// Convert__regR0__regR0__CondCode2_0__reg0</i></td></tr>
<tr><th id="3506">3506</th><td>  { CVT_regR0, <var>0</var>, CVT_regR0, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_reg0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3507">3507</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0</i></td></tr>
<tr><th id="3508">3508</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3509">3509</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3__PKHLSLImm1_4__CondCode2_0</i></td></tr>
<tr><th id="3510">3510</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3511">3511</th><td>  <i>// Convert__Reg1_1__Reg1_3__Reg1_2__imm_95_0__CondCode2_0</i></td></tr>
<tr><th id="3512">3512</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3513">3513</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3__PKHASRImm1_4__CondCode2_0</i></td></tr>
<tr><th id="3514">3514</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addPKHASRImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3515">3515</th><td>  <i>// Convert__MemImm12Offset2_0</i></td></tr>
<tr><th id="3516">3516</th><td>  { CVT_95_addMemImm12OffsetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3517">3517</th><td>  <i>// Convert__MemRegOffset3_0</i></td></tr>
<tr><th id="3518">3518</th><td>  { CVT_95_addMemRegOffsetOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3519">3519</th><td>  <i>// Convert__Imm1_1__CondCode2_0</i></td></tr>
<tr><th id="3520">3520</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3521">3521</th><td>  <i>// Convert__MemNegImm8Offset2_1__CondCode2_0</i></td></tr>
<tr><th id="3522">3522</th><td>  { CVT_95_addMemImmOffsetOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3523">3523</th><td>  <i>// Convert__MemUImm12Offset2_1__CondCode2_0</i></td></tr>
<tr><th id="3524">3524</th><td>  { CVT_95_addMemUImm12OffsetOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3525">3525</th><td>  <i>// Convert__T2MemRegOffset3_1__CondCode2_0</i></td></tr>
<tr><th id="3526">3526</th><td>  { CVT_95_addT2MemRegOffsetOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3527">3527</th><td>  <i>// Convert__MemPCRelImm121_1__CondCode2_0</i></td></tr>
<tr><th id="3528">3528</th><td>  { CVT_95_addMemPCRelImm12Operands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3529">3529</th><td>  <i>// Convert__Imm1_2__CondCode2_0</i></td></tr>
<tr><th id="3530">3530</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3531">3531</th><td>  <i>// Convert__MemNegImm8Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="3532">3532</th><td>  { CVT_95_addMemImmOffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3533">3533</th><td>  <i>// Convert__MemUImm12Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="3534">3534</th><td>  { CVT_95_addMemUImm12OffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3535">3535</th><td>  <i>// Convert__T2MemRegOffset3_2__CondCode2_0</i></td></tr>
<tr><th id="3536">3536</th><td>  { CVT_95_addT2MemRegOffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3537">3537</th><td>  <i>// Convert__MemPCRelImm121_2__CondCode2_0</i></td></tr>
<tr><th id="3538">3538</th><td>  { CVT_95_addMemPCRelImm12Operands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3539">3539</th><td>  <i>// Convert__CondCode2_0__RegList1_1</i></td></tr>
<tr><th id="3540">3540</th><td>  { CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addRegListOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3541">3541</th><td>  <i>// Convert__regSP__Tie0_1_1__CondCode2_0__RegList1_1</i></td></tr>
<tr><th id="3542">3542</th><td>  { CVT_regSP, <var>0</var>, CVT_Tied, Tie0_1_1, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addRegListOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="3543">3543</th><td>  <i>// Convert__regSP__Tie0_1_1__CondCode2_0__RegList1_2</i></td></tr>
<tr><th id="3544">3544</th><td>  { CVT_regSP, <var>0</var>, CVT_Tied, Tie0_1_1, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addRegListOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3545">3545</th><td>  <i>// Convert__imm_95_4__imm_95_14__imm_95_0</i></td></tr>
<tr><th id="3546">3546</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_imm_95_14, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3547">3547</th><td>  <i>// Convert__imm_95_4</i></td></tr>
<tr><th id="3548">3548</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3549">3549</th><td>  <i>// Convert__Reg1_3__Reg1_3__Imm0_311_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3550">3550</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3551">3551</th><td>  <i>// Convert__Reg1_3__Reg1_4__Imm0_311_5__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3552">3552</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3553">3553</th><td>  <i>// Convert__Reg1_1__Reg1_2__Imm0_311_3__Imm1_321_4__CondCode2_0</i></td></tr>
<tr><th id="3554">3554</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addImm1_95_32Operands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3555">3555</th><td>  <i>// Convert__SetEndImm1_0</i></td></tr>
<tr><th id="3556">3556</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3557">3557</th><td>  <i>// Convert__Imm0_11_0</i></td></tr>
<tr><th id="3558">3558</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3559">3559</th><td>  <i>// Convert__imm_95_4__CondCode2_0</i></td></tr>
<tr><th id="3560">3560</th><td>  { CVT_imm_95_4, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3561">3561</th><td>  <i>// Convert__imm_95_5__CondCode2_0</i></td></tr>
<tr><th id="3562">3562</th><td>  { CVT_imm_95_5, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3563">3563</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3</i></td></tr>
<tr><th id="3564">3564</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3565">3565</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0</i></td></tr>
<tr><th id="3566">3566</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_Tied, Tie0_1_1, CVT_Tied, Tie1_1_1, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3567">3567</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__Tie0_1_1__Tie1_1_1__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3568">3568</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_Tied, Tie0_1_1, CVT_Tied, Tie1_1_1, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3569">3569</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__Tie0_3_3__Tie1_4_4__CondCode2_1__CCOut1_0</i></td></tr>
<tr><th id="3570">3570</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_Tied, Tie0_3_3, CVT_Tied, Tie1_4_4, CVT_95_addCondCodeOperands, <var>2</var>, CVT_95_addCCOutOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3571">3571</th><td>  <i>// Convert__Reg1_1__Tie0_2_2__Reg1_2__CondCode2_0</i></td></tr>
<tr><th id="3572">3572</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_2_2, CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3573">3573</th><td>  <i>// Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__Reg1_4__MveSaturate1_3__CondCode2_0</i></td></tr>
<tr><th id="3574">3574</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Tied, Tie1_1_1, CVT_95_Reg, <var>5</var>, CVT_95_addMveSaturateOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3575">3575</th><td>  <i>// Convert__Reg1_1__Tie0_2_2__MVELongShift1_2__CondCode2_0</i></td></tr>
<tr><th id="3576">3576</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_2_2, CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3577">3577</th><td>  <i>// Convert__Imm0_311_2</i></td></tr>
<tr><th id="3578">3578</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3579">3579</th><td>  <i>// Convert__Imm0_311_1__CondCode2_0</i></td></tr>
<tr><th id="3580">3580</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3581">3581</th><td>  <i>// Convert__Imm0_311_2__CondCode2_0</i></td></tr>
<tr><th id="3582">3582</th><td>  { CVT_95_addImmOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3583">3583</th><td>  <i>// Convert__Imm0_311_3__CondCode2_0</i></td></tr>
<tr><th id="3584">3584</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3585">3585</th><td>  <i>// Convert__Reg1_1__Imm1_321_2__Reg1_3__imm_95_0__CondCode2_0</i></td></tr>
<tr><th id="3586">3586</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImm1_95_32Operands, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3587">3587</th><td>  <i>// Convert__Reg1_1__Imm1_321_2__Reg1_3__ShifterImm1_4__CondCode2_0</i></td></tr>
<tr><th id="3588">3588</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImm1_95_32Operands, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addShifterImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3589">3589</th><td>  <i>// Convert__Reg1_1__Imm1_161_2__Reg1_3__CondCode2_0</i></td></tr>
<tr><th id="3590">3590</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImm1_95_16Operands, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3591">3591</th><td>  <i>// Convert__imm_95_0__imm_95_14__imm_95_0</i></td></tr>
<tr><th id="3592">3592</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_imm_95_14, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="3593">3593</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3__MemNoOffset1_4__CondCode2_0</i></td></tr>
<tr><th id="3594">3594</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addMemNoOffsetOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3595">3595</th><td>  <i>// Convert__imm_95_0__Reg1_1__MemImm8Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="3596">3596</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_95_addMemImmOffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3597">3597</th><td>  <i>// Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__Imm1_3__CondCode2_0</i></td></tr>
<tr><th id="3598">3598</th><td>  { CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3599">3599</th><td>  <i>// Convert__imm_95_0__Reg1_1__MemImm12Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="3600">3600</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_95_addMemImm12OffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3601">3601</th><td>  <i>// Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__AM2OffsetImm2_3__CondCode2_0</i></td></tr>
<tr><th id="3602">3602</th><td>  { CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_95_addAM2OffsetImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3603">3603</th><td>  <i>// Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__PostIdxRegShifted2_3__CondCode2_0</i></td></tr>
<tr><th id="3604">3604</th><td>  { CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_95_addPostIdxRegShiftedOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3605">3605</th><td>  <i>// Convert__imm_95_0__Reg1_1__MemRegOffset3_2__CondCode2_0</i></td></tr>
<tr><th id="3606">3606</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_95_addMemRegOffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3607">3607</th><td>  <i>// Convert__Reg1_1__MemImm8Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="3608">3608</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemImmOffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3609">3609</th><td>  <i>// Convert__imm_95_0__Reg1_1__Reg1_2__MemImm8s4Offset2_3__CondCode2_0</i></td></tr>
<tr><th id="3610">3610</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addMemImm8s4OffsetOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3611">3611</th><td>  <i>// Convert__MemNoOffset1_3__Reg1_1__Reg1_2__Tie0_4_4__Imm1_4__CondCode2_0</i></td></tr>
<tr><th id="3612">3612</th><td>  { CVT_95_addMemNoOffsetOperands, <var>4</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_4_4, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3613">3613</th><td>  <i>// Convert__imm_95_0__Reg1_1__Reg1_2__AddrMode33_3__CondCode2_0</i></td></tr>
<tr><th id="3614">3614</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addAddrMode3Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3615">3615</th><td>  <i>// Convert__MemNoOffset1_3__Reg1_1__Reg1_2__Tie0_4_4__AM3Offset2_4__CondCode2_0</i></td></tr>
<tr><th id="3616">3616</th><td>  { CVT_95_addMemNoOffsetOperands, <var>4</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_4_4, CVT_95_addAM3OffsetOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3617">3617</th><td>  <i>// Convert__Reg1_1__Reg1_2__MemImm0_1020s4Offset2_3__CondCode2_0</i></td></tr>
<tr><th id="3618">3618</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addMemImm0_95_1020s4OffsetOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3619">3619</th><td>  <i>// Convert__imm_95_0__Reg1_1__AddrMode33_2__CondCode2_0</i></td></tr>
<tr><th id="3620">3620</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>2</var>, CVT_95_addAddrMode3Operands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3621">3621</th><td>  <i>// Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__AM3Offset2_3__CondCode2_0</i></td></tr>
<tr><th id="3622">3622</th><td>  { CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_95_addAM3OffsetOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3623">3623</th><td>  <i>// Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__PostIdxImm81_3__CondCode2_0</i></td></tr>
<tr><th id="3624">3624</th><td>  { CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_95_addPostIdxImm8Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3625">3625</th><td>  <i>// Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__PostIdxReg2_3__CondCode2_0</i></td></tr>
<tr><th id="3626">3626</th><td>  { CVT_95_addMemNoOffsetOperands, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_95_addPostIdxRegOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3627">3627</th><td>  <i>// Convert__Imm0_2551_3__CondCode2_0</i></td></tr>
<tr><th id="3628">3628</th><td>  { CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3629">3629</th><td>  <i>// Convert__Imm0_2551_1__CondCode2_0</i></td></tr>
<tr><th id="3630">3630</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3631">3631</th><td>  <i>// Convert__Imm24bit1_1__CondCode2_0</i></td></tr>
<tr><th id="3632">3632</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3633">3633</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0</i></td></tr>
<tr><th id="3634">3634</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addRotImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3635">3635</th><td>  <i>// Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0</i></td></tr>
<tr><th id="3636">3636</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3637">3637</th><td>  <i>// Convert__Reg1_2__Reg1_3__imm_95_0__CondCode2_0</i></td></tr>
<tr><th id="3638">3638</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3639">3639</th><td>  <i>// Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0</i></td></tr>
<tr><th id="3640">3640</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addRotImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3641">3641</th><td>  <i>// Convert__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0</i></td></tr>
<tr><th id="3642">3642</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addRotImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3643">3643</th><td>  <i>// Convert__MemTBB2_1__CondCode2_0</i></td></tr>
<tr><th id="3644">3644</th><td>  { CVT_95_addMemTBBOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3645">3645</th><td>  <i>// Convert__MemTBH2_1__CondCode2_0</i></td></tr>
<tr><th id="3646">3646</th><td>  { CVT_95_addMemTBHOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3647">3647</th><td>  <i>// Convert__TraceSyncBarrierOpt1_0</i></td></tr>
<tr><th id="3648">3648</th><td>  { CVT_95_addTraceSyncBarrierOptOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3649">3649</th><td>  <i>// Convert__TraceSyncBarrierOpt1_1__CondCode2_0</i></td></tr>
<tr><th id="3650">3650</th><td>  { CVT_95_addTraceSyncBarrierOptOperands, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3651">3651</th><td>  <i>// Convert__Reg1_1__Imm0_311_2__Reg1_3__imm_95_0__CondCode2_0</i></td></tr>
<tr><th id="3652">3652</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3653">3653</th><td>  <i>// Convert__Reg1_1__Imm0_311_2__Reg1_3__ShifterImm1_4__CondCode2_0</i></td></tr>
<tr><th id="3654">3654</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addShifterImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3655">3655</th><td>  <i>// Convert__Reg1_1__Imm0_151_2__Reg1_3__CondCode2_0</i></td></tr>
<tr><th id="3656">3656</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3657">3657</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3658">3658</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3659">3659</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0</i></td></tr>
<tr><th id="3660">3660</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3661">3661</th><td>  <i>// Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0</i></td></tr>
<tr><th id="3662">3662</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3663">3663</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3664">3664</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3665">3665</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0</i></td></tr>
<tr><th id="3666">3666</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3667">3667</th><td>  <i>// Convert__Reg1_2__Reg1_3__VPTPredR3_0</i></td></tr>
<tr><th id="3668">3668</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3669">3669</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0</i></td></tr>
<tr><th id="3670">3670</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3671">3671</th><td>  <i>// Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0</i></td></tr>
<tr><th id="3672">3672</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3673">3673</th><td>  <i>// Convert__Reg1_2__imm_95_0__Reg1_3__Reg1_4__imm_95_0__VPTPredR3_0</i></td></tr>
<tr><th id="3674">3674</th><td>  { CVT_95_Reg, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3675">3675</th><td>  <i>// Convert__Reg1_2__imm_95_0__Reg1_3__Reg1_4__VPTPredR3_0</i></td></tr>
<tr><th id="3676">3676</th><td>  { CVT_95_Reg, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3677">3677</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0</i></td></tr>
<tr><th id="3678">3678</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3679">3679</th><td>  <i>// Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__VPTPredN2_0</i></td></tr>
<tr><th id="3680">3680</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_Tied, Tie0_1_1, CVT_Tied, Tie1_1_1, CVT_95_Reg, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3681">3681</th><td>  <i>// Convert__Reg1_2__Reg1_3__VPTPredN2_0</i></td></tr>
<tr><th id="3682">3682</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3683">3683</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0</i></td></tr>
<tr><th id="3684">3684</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3685">3685</th><td>  <i>// Convert__Reg1_1__Reg1_1__Reg1_2__CondCode2_0</i></td></tr>
<tr><th id="3686">3686</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3687">3687</th><td>  <i>// Convert__Reg1_2__NEONi16splatNot1_3__Tie0_3_3__CondCode2_0</i></td></tr>
<tr><th id="3688">3688</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONi16splatNotOperands, <var>4</var>, CVT_Tied, Tie0_3_3, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3689">3689</th><td>  <i>// Convert__Reg1_2__NEONi32splatNot1_3__Tie0_3_3__CondCode2_0</i></td></tr>
<tr><th id="3690">3690</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONi32splatNotOperands, <var>4</var>, CVT_Tied, Tie0_3_3, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3691">3691</th><td>  <i>// Convert__Reg1_2__Tie0_3_3__NEONi16splatNot1_3__VPTPredN2_0</i></td></tr>
<tr><th id="3692">3692</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_3_3, CVT_95_addNEONi16splatNotOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3693">3693</th><td>  <i>// Convert__Reg1_2__Tie0_3_3__NEONi32splatNot1_3__VPTPredN2_0</i></td></tr>
<tr><th id="3694">3694</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_3_3, CVT_95_addNEONi32splatNotOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3695">3695</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3__VPTPredR3_0</i></td></tr>
<tr><th id="3696">3696</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3697">3697</th><td>  <i>// Convert__Reg1_2__NEONi16splat1_3__Tie0_1_1__CondCode2_0</i></td></tr>
<tr><th id="3698">3698</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONi16splatOperands, <var>4</var>, CVT_Tied, Tie0_1_1, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3699">3699</th><td>  <i>// Convert__Reg1_2__NEONi32splat1_3__Tie0_1_1__CondCode2_0</i></td></tr>
<tr><th id="3700">3700</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONi32splatOperands, <var>4</var>, CVT_Tied, Tie0_1_1, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3701">3701</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__NEONi16splat1_3__VPTPredN2_0</i></td></tr>
<tr><th id="3702">3702</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_addNEONi16splatOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3703">3703</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__NEONi32splat1_3__VPTPredN2_0</i></td></tr>
<tr><th id="3704">3704</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_addNEONi32splatOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3705">3705</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__CondCode2_0</i></td></tr>
<tr><th id="3706">3706</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3707">3707</th><td>  <i>// Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3708">3708</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_3_3, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3709">3709</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3__ComplexRotationOdd1_4</i></td></tr>
<tr><th id="3710">3710</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addComplexRotationOddOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="3711">3711</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationOdd1_5__VPTPredR3_0</i></td></tr>
<tr><th id="3712">3712</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addComplexRotationOddOperands, <var>6</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3713">3713</th><td>  <i>// Convert__Reg1_2__Reg1_2__CondCode2_0</i></td></tr>
<tr><th id="3714">3714</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3715">3715</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__ComplexRotationEven1_4</i></td></tr>
<tr><th id="3716">3716</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addComplexRotationEvenOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="3717">3717</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__VectorIndex641_4__ComplexRotationEven1_5</i></td></tr>
<tr><th id="3718">3718</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVectorIndex64Operands, <var>5</var>, CVT_95_addComplexRotationEvenOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="3719">3719</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__VectorIndex321_4__ComplexRotationEven1_5</i></td></tr>
<tr><th id="3720">3720</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVectorIndex32Operands, <var>5</var>, CVT_95_addComplexRotationEvenOperands, <var>6</var>, CVT_Done },</td></tr>
<tr><th id="3721">3721</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__ComplexRotationEven1_5__VPTPredN2_0</i></td></tr>
<tr><th id="3722">3722</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addComplexRotationEvenOperands, <var>6</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3723">3723</th><td>  <i>// Convert__Reg1_2__CondCode2_0</i></td></tr>
<tr><th id="3724">3724</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3725">3725</th><td>  <i>// Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2__VPTPredN2_0</i></td></tr>
<tr><th id="3726">3726</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addITCondCodeOperands, <var>3</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3727">3727</th><td>  <i>// Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2__VPTPredN2_0</i></td></tr>
<tr><th id="3728">3728</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addITCondCodeOperands, <var>3</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3729">3729</th><td>  <i>// Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedFP1_2__VPTPredN2_0</i></td></tr>
<tr><th id="3730">3730</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addITCondCodeOperands, <var>3</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3731">3731</th><td>  <i>// Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2__VPTPredN2_0</i></td></tr>
<tr><th id="3732">3732</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addITCondCodeOperands, <var>3</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3733">3733</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationEven1_5__VPTPredR3_0</i></td></tr>
<tr><th id="3734">3734</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addComplexRotationEvenOperands, <var>6</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3735">3735</th><td>  <i>// Convert__imm_95_0__Reg1_2__VPTPredN2_0</i></td></tr>
<tr><th id="3736">3736</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3737">3737</th><td>  <i>// Convert__Reg1_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3738">3738</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3739">3739</th><td>  <i>// Convert__Reg1_3__Reg1_4__VPTPredR3_0</i></td></tr>
<tr><th id="3740">3740</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3741">3741</th><td>  <i>// Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0</i></td></tr>
<tr><th id="3742">3742</th><td>  { CVT_95_Reg, <var>4</var>, CVT_Tied, Tie0_4_5, CVT_95_addFBits16Operands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3743">3743</th><td>  <i>// Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0</i></td></tr>
<tr><th id="3744">3744</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3745">3745</th><td>  <i>// Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0</i></td></tr>
<tr><th id="3746">3746</th><td>  { CVT_95_Reg, <var>4</var>, CVT_Tied, Tie0_4_5, CVT_95_addFBits32Operands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3747">3747</th><td>  <i>// Convert__Reg1_3__Reg1_4__MVEVcvtImm161_5__VPTPredR3_0</i></td></tr>
<tr><th id="3748">3748</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3749">3749</th><td>  <i>// Convert__Reg1_3__Reg1_4__MVEVcvtImm321_5__VPTPredR3_0</i></td></tr>
<tr><th id="3750">3750</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3751">3751</th><td>  <i>// Convert__Reg1_2__Reg1_3</i></td></tr>
<tr><th id="3752">3752</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3753">3753</th><td>  <i>// Convert__Reg1_3__Tie0_1_1__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3754">3754</th><td>  { CVT_95_Reg, <var>4</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3755">3755</th><td>  <i>// Convert__Reg1_3__Tie0_1_1__Reg1_4__VPTPredN2_0</i></td></tr>
<tr><th id="3756">3756</th><td>  { CVT_95_Reg, <var>4</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3757">3757</th><td>  <i>// Convert__Reg1_1__CoprocNum1_0__Imm11b1_2</i></td></tr>
<tr><th id="3758">3758</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3759">3759</th><td>  <i>// Convert__Reg1_2__CoprocNum1_1__Imm12b1_3__VPTPredR3_0</i></td></tr>
<tr><th id="3760">3760</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCoprocNumOperands, <var>2</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3761">3761</th><td>  <i>// Convert__Reg1_1__CoprocNum1_0__Tie0_1_1__Imm11b1_2</i></td></tr>
<tr><th id="3762">3762</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCoprocNumOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3763">3763</th><td>  <i>// Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Imm12b1_3__VPTPredN2_0</i></td></tr>
<tr><th id="3764">3764</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCoprocNumOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3765">3765</th><td>  <i>// Convert__Reg1_1__CoprocNum1_0__Reg1_2__Imm6b1_3</i></td></tr>
<tr><th id="3766">3766</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3767">3767</th><td>  <i>// Convert__Reg1_2__CoprocNum1_1__Reg1_3__Imm7b1_4__VPTPredR3_0</i></td></tr>
<tr><th id="3768">3768</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCoprocNumOperands, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3769">3769</th><td>  <i>// Convert__Reg1_1__CoprocNum1_0__Tie0_1_1__Reg1_2__Imm6b1_3</i></td></tr>
<tr><th id="3770">3770</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCoprocNumOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3771">3771</th><td>  <i>// Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Imm7b1_4__VPTPredN2_0</i></td></tr>
<tr><th id="3772">3772</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCoprocNumOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3773">3773</th><td>  <i>// Convert__Reg1_1__CoprocNum1_0__Reg1_2__Reg1_3__Imm3b1_4</i></td></tr>
<tr><th id="3774">3774</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCoprocNumOperands, <var>1</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="3775">3775</th><td>  <i>// Convert__Reg1_2__CoprocNum1_1__Reg1_3__Reg1_4__Imm4b1_5__VPTPredR3_0</i></td></tr>
<tr><th id="3776">3776</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCoprocNumOperands, <var>2</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3777">3777</th><td>  <i>// Convert__Reg1_1__CoprocNum1_0__Tie0_1_1__Reg1_2__Reg1_3__Imm3b1_4</i></td></tr>
<tr><th id="3778">3778</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCoprocNumOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="3779">3779</th><td>  <i>// Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Reg1_4__Imm4b1_5__VPTPredN2_0</i></td></tr>
<tr><th id="3780">3780</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addCoprocNumOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3781">3781</th><td>  <i>// Convert__Reg1_2__Reg1_3__Tie1_1_1__VIDUP_imm1_4__VPTPredR3_0</i></td></tr>
<tr><th id="3782">3782</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_Tied, Tie1_1_1, CVT_95_addPowerTwoOperands, <var>5</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3783">3783</th><td>  <i>// Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3</i></td></tr>
<tr><th id="3784">3784</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_2_2, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3785">3785</th><td>  <i>// Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex321_4</i></td></tr>
<tr><th id="3786">3786</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_2_2, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVectorIndex32Operands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="3787">3787</th><td>  <i>// Convert__Reg1_2__Reg1_3__VectorIndex161_4__CondCode2_0</i></td></tr>
<tr><th id="3788">3788</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVectorIndex16Operands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3789">3789</th><td>  <i>// Convert__Reg1_2__Reg1_3__VectorIndex321_4__CondCode2_0</i></td></tr>
<tr><th id="3790">3790</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVectorIndex32Operands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3791">3791</th><td>  <i>// Convert__Reg1_2__Reg1_3__VectorIndex81_4__CondCode2_0</i></td></tr>
<tr><th id="3792">3792</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVectorIndex8Operands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3793">3793</th><td>  <i>// Convert__Reg1_2__Reg1_3__Tie1_1_1__Reg1_4__VIDUP_imm1_5__VPTPredR3_0</i></td></tr>
<tr><th id="3794">3794</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_Tied, Tie1_1_1, CVT_95_Reg, <var>5</var>, CVT_95_addPowerTwoOperands, <var>6</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3795">3795</th><td>  <i>// Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_151_4__CondCode2_0</i></td></tr>
<tr><th id="3796">3796</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3797">3797</th><td>  <i>// Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_31_4__CondCode2_0</i></td></tr>
<tr><th id="3798">3798</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3799">3799</th><td>  <i>// Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_11_4__CondCode2_0</i></td></tr>
<tr><th id="3800">3800</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3801">3801</th><td>  <i>// Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_71_4__CondCode2_0</i></td></tr>
<tr><th id="3802">3802</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3803">3803</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_151_5__CondCode2_0</i></td></tr>
<tr><th id="3804">3804</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3805">3805</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_31_5__CondCode2_0</i></td></tr>
<tr><th id="3806">3806</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3807">3807</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_11_5__CondCode2_0</i></td></tr>
<tr><th id="3808">3808</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3809">3809</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_71_5__CondCode2_0</i></td></tr>
<tr><th id="3810">3810</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3811">3811</th><td>  <i>// Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex161_4</i></td></tr>
<tr><th id="3812">3812</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_2_2, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVectorIndex16Operands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="3813">3813</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3</i></td></tr>
<tr><th id="3814">3814</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="3815">3815</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3__VectorIndex161_4</i></td></tr>
<tr><th id="3816">3816</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVectorIndex16Operands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="3817">3817</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3__VectorIndex321_4</i></td></tr>
<tr><th id="3818">3818</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVectorIndex32Operands, <var>5</var>, CVT_Done },</td></tr>
<tr><th id="3819">3819</th><td>  <i>// Convert__VecListDPairAllLanes1_2__DupAlignedMemory162_3__CondCode2_0</i></td></tr>
<tr><th id="3820">3820</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory16Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3821">3821</th><td>  <i>// Convert__VecListDPair1_2__AlignedMemory64or1282_3__CondCode2_0</i></td></tr>
<tr><th id="3822">3822</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3823">3823</th><td>  <i>// Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0</i></td></tr>
<tr><th id="3824">3824</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addAlignedMemory64or128or256Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3825">3825</th><td>  <i>// Convert__VecListOneDAllLanes1_2__DupAlignedMemory162_3__CondCode2_0</i></td></tr>
<tr><th id="3826">3826</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory16Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3827">3827</th><td>  <i>// Convert__VecListOneD1_2__AlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3828">3828</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3829">3829</th><td>  <i>// Convert__VecListOneDHWordIndexed2_2__AlignedMemory162_3__CondCode2_0</i></td></tr>
<tr><th id="3830">3830</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory16Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3831">3831</th><td>  <i>// Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3832">3832</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3833">3833</th><td>  <i>// Convert__VecListDPairAllLanes1_2__DupAlignedMemory322_3__CondCode2_0</i></td></tr>
<tr><th id="3834">3834</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory32Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3835">3835</th><td>  <i>// Convert__VecListOneDAllLanes1_2__DupAlignedMemory322_3__CondCode2_0</i></td></tr>
<tr><th id="3836">3836</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory32Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3837">3837</th><td>  <i>// Convert__VecListOneDWordIndexed2_2__AlignedMemory322_3__CondCode2_0</i></td></tr>
<tr><th id="3838">3838</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory32Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3839">3839</th><td>  <i>// Convert__VecListDPairAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0</i></td></tr>
<tr><th id="3840">3840</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemoryNoneOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3841">3841</th><td>  <i>// Convert__VecListOneDAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0</i></td></tr>
<tr><th id="3842">3842</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemoryNoneOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3843">3843</th><td>  <i>// Convert__VecListOneDByteIndexed2_2__AlignedMemoryNone2_3__CondCode2_0</i></td></tr>
<tr><th id="3844">3844</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemoryNoneOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3845">3845</th><td>  <i>// Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory162_3__CondCode2_0</i></td></tr>
<tr><th id="3846">3846</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory16Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3847">3847</th><td>  <i>// Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory162_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3848">3848</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory16Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3849">3849</th><td>  <i>// Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0</i></td></tr>
<tr><th id="3850">3850</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3851">3851</th><td>  <i>// Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3852">3852</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3853">3853</th><td>  <i>// Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__CondCode2_0</i></td></tr>
<tr><th id="3854">3854</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64or128or256Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3855">3855</th><td>  <i>// Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3856">3856</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64or128or256Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3857">3857</th><td>  <i>// Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemory162_3__CondCode2_0</i></td></tr>
<tr><th id="3858">3858</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory16Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3859">3859</th><td>  <i>// Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemory162_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3860">3860</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory16Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3861">3861</th><td>  <i>// Convert__VecListOneD1_2__imm_95_0__AlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3862">3862</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3863">3863</th><td>  <i>// Convert__VecListOneD1_2__imm_95_0__AlignedMemory642_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3864">3864</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3865">3865</th><td>  <i>// Convert__VecListOneDHWordIndexed2_2__AlignedMemory162_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3866">3866</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory16Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3867">3867</th><td>  <i>// Convert__VecListThreeD1_2__imm_95_0__AlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3868">3868</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3869">3869</th><td>  <i>// Convert__VecListThreeD1_2__imm_95_0__AlignedMemory642_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3870">3870</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3871">3871</th><td>  <i>// Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory322_3__CondCode2_0</i></td></tr>
<tr><th id="3872">3872</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory32Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3873">3873</th><td>  <i>// Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory322_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3874">3874</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory32Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3875">3875</th><td>  <i>// Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemory322_3__CondCode2_0</i></td></tr>
<tr><th id="3876">3876</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory32Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3877">3877</th><td>  <i>// Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemory322_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3878">3878</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory32Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3879">3879</th><td>  <i>// Convert__VecListOneDWordIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3880">3880</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory32Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3881">3881</th><td>  <i>// Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemoryNone2_3__CondCode2_0</i></td></tr>
<tr><th id="3882">3882</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemoryNoneOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3883">3883</th><td>  <i>// Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3884">3884</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemoryNoneOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3885">3885</th><td>  <i>// Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemoryNone2_3__CondCode2_0</i></td></tr>
<tr><th id="3886">3886</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemoryNoneOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3887">3887</th><td>  <i>// Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3888">3888</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemoryNoneOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3889">3889</th><td>  <i>// Convert__VecListOneDByteIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3890">3890</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemoryNoneOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3891">3891</th><td>  <i>// Convert__Reg1_3__AlignedMemory2_8__Tie0_1_1__Imm1_5__CondCode2_0</i></td></tr>
<tr><th id="3892">3892</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_addAlignedMemoryOperands, <var>9</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3893">3893</th><td>  <i>// Convert__Reg1_3__imm_95_0__AlignedMemory2_8__Imm1_9__Tie0_1_1__Imm1_5__CondCode2_0</i></td></tr>
<tr><th id="3894">3894</th><td>  { CVT_95_Reg, <var>4</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemoryOperands, <var>9</var>, CVT_95_addImmOperands, <var>10</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3895">3895</th><td>  <i>// Convert__Reg1_3__Reg1_8__Imm1_9__Tie0_1_1__Imm1_5__CondCode2_0</i></td></tr>
<tr><th id="3896">3896</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>9</var>, CVT_95_addImmOperands, <var>10</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3897">3897</th><td>  <i>// Convert__VecListDPairSpacedAllLanes1_2__DupAlignedMemory322_3__CondCode2_0</i></td></tr>
<tr><th id="3898">3898</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory32Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3899">3899</th><td>  <i>// Convert__VecListDPairSpaced1_2__AlignedMemory64or1282_3__CondCode2_0</i></td></tr>
<tr><th id="3900">3900</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3901">3901</th><td>  <i>// Convert__VecListTwoDHWordIndexed2_2__AlignedMemory322_3__CondCode2_0</i></td></tr>
<tr><th id="3902">3902</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory32Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3903">3903</th><td>  <i>// Convert__VecListTwoQHWordIndexed2_2__AlignedMemory322_3__CondCode2_0</i></td></tr>
<tr><th id="3904">3904</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory32Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3905">3905</th><td>  <i>// Convert__VecListDPairAllLanes1_2__DupAlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3906">3906</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3907">3907</th><td>  <i>// Convert__VecListDPairSpacedAllLanes1_2__DupAlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3908">3908</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3909">3909</th><td>  <i>// Convert__VecListTwoDWordIndexed2_2__AlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3910">3910</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3911">3911</th><td>  <i>// Convert__VecListTwoQWordIndexed2_2__AlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3912">3912</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3913">3913</th><td>  <i>// Convert__VecListDPairSpacedAllLanes1_2__DupAlignedMemory162_3__CondCode2_0</i></td></tr>
<tr><th id="3914">3914</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory16Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3915">3915</th><td>  <i>// Convert__VecListTwoDByteIndexed2_2__AlignedMemory162_3__CondCode2_0</i></td></tr>
<tr><th id="3916">3916</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory16Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3917">3917</th><td>  <i>// Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory322_3__CondCode2_0</i></td></tr>
<tr><th id="3918">3918</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory32Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3919">3919</th><td>  <i>// Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory322_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3920">3920</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory32Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3921">3921</th><td>  <i>// Convert__VecListDPairSpaced1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0</i></td></tr>
<tr><th id="3922">3922</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3923">3923</th><td>  <i>// Convert__VecListDPairSpaced1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3924">3924</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3925">3925</th><td>  <i>// Convert__VecListTwoDHWordIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3926">3926</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory32Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3927">3927</th><td>  <i>// Convert__VecListTwoQHWordIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3928">3928</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory32Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3929">3929</th><td>  <i>// Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3930">3930</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3931">3931</th><td>  <i>// Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory642_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3932">3932</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3933">3933</th><td>  <i>// Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3934">3934</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3935">3935</th><td>  <i>// Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory642_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3936">3936</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3937">3937</th><td>  <i>// Convert__VecListTwoDWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3938">3938</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3939">3939</th><td>  <i>// Convert__VecListTwoQWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3940">3940</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3941">3941</th><td>  <i>// Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory162_3__CondCode2_0</i></td></tr>
<tr><th id="3942">3942</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory16Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3943">3943</th><td>  <i>// Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory162_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3944">3944</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory16Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3945">3945</th><td>  <i>// Convert__VecListTwoDByteIndexed2_2__AlignedMemory162_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3946">3946</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory16Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3947">3947</th><td>  <i>// Convert__VecListTwoMQ1_1__Tie0_1_1__MemNoOffsetT21_2</i></td></tr>
<tr><th id="3948">3948</th><td>  { CVT_95_addMVEVecListOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addMemNoOffsetT2Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="3949">3949</th><td>  <i>// Convert__VecListTwoMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3</i></td></tr>
<tr><th id="3950">3950</th><td>  { CVT_95_addMVEVecListOperands, <var>2</var>, CVT_95_addMemNoOffsetT2NoSpOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Tied, Tie1_3_3, CVT_Done },</td></tr>
<tr><th id="3951">3951</th><td>  <i>// Convert__VecListThreeDAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0</i></td></tr>
<tr><th id="3952">3952</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemoryNoneOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3953">3953</th><td>  <i>// Convert__VecListThreeDHWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0</i></td></tr>
<tr><th id="3954">3954</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemoryNoneOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3955">3955</th><td>  <i>// Convert__VecListThreeQAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0</i></td></tr>
<tr><th id="3956">3956</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemoryNoneOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3957">3957</th><td>  <i>// Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3958">3958</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3959">3959</th><td>  <i>// Convert__VecListThreeQHWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0</i></td></tr>
<tr><th id="3960">3960</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemoryNoneOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3961">3961</th><td>  <i>// Convert__VecListThreeDWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0</i></td></tr>
<tr><th id="3962">3962</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemoryNoneOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3963">3963</th><td>  <i>// Convert__VecListThreeQWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0</i></td></tr>
<tr><th id="3964">3964</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemoryNoneOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3965">3965</th><td>  <i>// Convert__VecListThreeDByteIndexed2_2__AlignedMemoryNone2_3__CondCode2_0</i></td></tr>
<tr><th id="3966">3966</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemoryNoneOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3967">3967</th><td>  <i>// Convert__VecListThreeDAllLanes1_2__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3968">3968</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemoryNoneOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3969">3969</th><td>  <i>// Convert__VecListThreeD1_2__AlignedMemory642_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3970">3970</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3971">3971</th><td>  <i>// Convert__VecListThreeDHWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3972">3972</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemoryNoneOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3973">3973</th><td>  <i>// Convert__VecListThreeQAllLanes1_2__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3974">3974</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemoryNoneOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3975">3975</th><td>  <i>// Convert__VecListThreeQ1_2__AlignedMemory642_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3976">3976</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3977">3977</th><td>  <i>// Convert__VecListThreeQHWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3978">3978</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemoryNoneOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3979">3979</th><td>  <i>// Convert__VecListThreeDWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3980">3980</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemoryNoneOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3981">3981</th><td>  <i>// Convert__VecListThreeQWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3982">3982</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemoryNoneOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3983">3983</th><td>  <i>// Convert__VecListThreeDByteIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="3984">3984</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemoryNoneOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3985">3985</th><td>  <i>// Convert__Reg1_3__Reg1_4__Reg1_5__AlignedMemory2_7__CondCode2_0</i></td></tr>
<tr><th id="3986">3986</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_95_addAlignedMemoryOperands, <var>8</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3987">3987</th><td>  <i>// Convert__Reg1_3__Reg1_4__Reg1_5__imm_95_0__AlignedMemory2_7__Imm1_8__CondCode2_0</i></td></tr>
<tr><th id="3988">3988</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemoryOperands, <var>8</var>, CVT_95_addImmOperands, <var>9</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3989">3989</th><td>  <i>// Convert__Reg1_3__Reg1_6__Reg1_9__AlignedMemory2_13__CondCode2_0</i></td></tr>
<tr><th id="3990">3990</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>7</var>, CVT_95_Reg, <var>10</var>, CVT_95_addAlignedMemoryOperands, <var>14</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3991">3991</th><td>  <i>// Convert__Reg1_3__Reg1_6__Reg1_9__imm_95_0__DupAlignedMemory642_13__Imm1_14__CondCode2_0</i></td></tr>
<tr><th id="3992">3992</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>7</var>, CVT_95_Reg, <var>10</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addDupAlignedMemory64Operands, <var>14</var>, CVT_95_addImmOperands, <var>15</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3993">3993</th><td>  <i>// Convert__VecListFourDAllLanes1_2__DupAlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3994">3994</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3995">3995</th><td>  <i>// Convert__VecListFourDHWordIndexed2_2__AlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3996">3996</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3997">3997</th><td>  <i>// Convert__VecListFourQAllLanes1_2__DupAlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="3998">3998</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="3999">3999</th><td>  <i>// Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0</i></td></tr>
<tr><th id="4000">4000</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addAlignedMemory64or128or256Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4001">4001</th><td>  <i>// Convert__VecListFourQHWordIndexed2_2__AlignedMemory642_3__CondCode2_0</i></td></tr>
<tr><th id="4002">4002</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4003">4003</th><td>  <i>// Convert__VecListFourDAllLanes1_2__DupAlignedMemory64or1282_3__CondCode2_0</i></td></tr>
<tr><th id="4004">4004</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory64or128Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4005">4005</th><td>  <i>// Convert__VecListFourDWordIndexed2_2__AlignedMemory64or1282_3__CondCode2_0</i></td></tr>
<tr><th id="4006">4006</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4007">4007</th><td>  <i>// Convert__VecListFourQAllLanes1_2__DupAlignedMemory64or1282_3__CondCode2_0</i></td></tr>
<tr><th id="4008">4008</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory64or128Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4009">4009</th><td>  <i>// Convert__VecListFourQWordIndexed2_2__AlignedMemory64or1282_3__CondCode2_0</i></td></tr>
<tr><th id="4010">4010</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4011">4011</th><td>  <i>// Convert__VecListFourDAllLanes1_2__DupAlignedMemory322_3__CondCode2_0</i></td></tr>
<tr><th id="4012">4012</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory32Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4013">4013</th><td>  <i>// Convert__VecListFourDByteIndexed2_2__AlignedMemory322_3__CondCode2_0</i></td></tr>
<tr><th id="4014">4014</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory32Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4015">4015</th><td>  <i>// Convert__VecListFourQAllLanes1_2__DupAlignedMemory322_3__CondCode2_0</i></td></tr>
<tr><th id="4016">4016</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory32Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4017">4017</th><td>  <i>// Convert__VecListFourDAllLanes1_2__DupAlignedMemory642_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4018">4018</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4019">4019</th><td>  <i>// Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4020">4020</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addAlignedMemory64or128or256Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4021">4021</th><td>  <i>// Convert__VecListFourDHWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4022">4022</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4023">4023</th><td>  <i>// Convert__VecListFourQAllLanes1_2__DupAlignedMemory642_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4024">4024</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4025">4025</th><td>  <i>// Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4026">4026</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addAlignedMemory64or128or256Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4027">4027</th><td>  <i>// Convert__VecListFourQHWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4028">4028</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4029">4029</th><td>  <i>// Convert__VecListFourDAllLanes1_2__DupAlignedMemory64or1282_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4030">4030</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory64or128Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4031">4031</th><td>  <i>// Convert__VecListFourDWordIndexed2_2__AlignedMemory64or1282_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4032">4032</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4033">4033</th><td>  <i>// Convert__VecListFourQAllLanes1_2__DupAlignedMemory64or1282_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4034">4034</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory64or128Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4035">4035</th><td>  <i>// Convert__VecListFourQWordIndexed2_2__AlignedMemory64or1282_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4036">4036</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4037">4037</th><td>  <i>// Convert__VecListFourDAllLanes1_2__DupAlignedMemory322_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4038">4038</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory32Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4039">4039</th><td>  <i>// Convert__VecListFourDByteIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4040">4040</th><td>  { CVT_95_addVecListIndexedOperands, <var>3</var>, CVT_95_addAlignedMemory32Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4041">4041</th><td>  <i>// Convert__VecListFourQAllLanes1_2__DupAlignedMemory322_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4042">4042</th><td>  { CVT_95_addVecListOperands, <var>3</var>, CVT_95_addDupAlignedMemory32Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4043">4043</th><td>  <i>// Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__AlignedMemory2_8__CondCode2_0</i></td></tr>
<tr><th id="4044">4044</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_95_Reg, <var>7</var>, CVT_95_addAlignedMemoryOperands, <var>9</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4045">4045</th><td>  <i>// Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__imm_95_0__AlignedMemory2_8__Imm1_9__CondCode2_0</i></td></tr>
<tr><th id="4046">4046</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_95_Reg, <var>7</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemoryOperands, <var>9</var>, CVT_95_addImmOperands, <var>10</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4047">4047</th><td>  <i>// Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__AlignedMemory2_16__CondCode2_0</i></td></tr>
<tr><th id="4048">4048</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>7</var>, CVT_95_Reg, <var>10</var>, CVT_95_Reg, <var>13</var>, CVT_95_addAlignedMemoryOperands, <var>17</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4049">4049</th><td>  <i>// Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__imm_95_0__AlignedMemory2_16__Imm1_17__CondCode2_0</i></td></tr>
<tr><th id="4050">4050</th><td>  { CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>7</var>, CVT_95_Reg, <var>10</var>, CVT_95_Reg, <var>13</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemoryOperands, <var>17</var>, CVT_95_addImmOperands, <var>18</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4051">4051</th><td>  <i>// Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2</i></td></tr>
<tr><th id="4052">4052</th><td>  { CVT_95_addMVEVecListOperands, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addMemNoOffsetT2Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="4053">4053</th><td>  <i>// Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3</i></td></tr>
<tr><th id="4054">4054</th><td>  { CVT_95_addMVEVecListOperands, <var>2</var>, CVT_95_addMemNoOffsetT2NoSpOperands, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Tied, Tie1_3_3, CVT_Done },</td></tr>
<tr><th id="4055">4055</th><td>  <i>// Convert__Reg1_1__Tie0_2_2__CondCode2_0__SPRRegList1_3</i></td></tr>
<tr><th id="4056">4056</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_2_2, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addSPRRegListOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="4057">4057</th><td>  <i>// Convert__Reg1_1__CondCode2_0__SPRRegList1_2</i></td></tr>
<tr><th id="4058">4058</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addSPRRegListOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="4059">4059</th><td>  <i>// Convert__MemImm7s4Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="4060">4060</th><td>  { CVT_95_addMemImm7s4OffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4061">4061</th><td>  <i>// Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="4062">4062</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addMemImm7s4OffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4063">4063</th><td>  <i>// Convert__Reg1_1__AddrMode52_2__CondCode2_0</i></td></tr>
<tr><th id="4064">4064</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addAddrMode5Operands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4065">4065</th><td>  <i>// Convert__Reg1_2__AddrMode5FP162_3__CondCode2_0</i></td></tr>
<tr><th id="4066">4066</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addAddrMode5FP16Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4067">4067</th><td>  <i>// Convert__Reg1_2__AddrMode52_3__CondCode2_0</i></td></tr>
<tr><th id="4068">4068</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addAddrMode5Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4069">4069</th><td>  <i>// Convert__MemNoOffsetT21_2__Tie0_3_3__Imm7s41_3__CondCode2_0</i></td></tr>
<tr><th id="4070">4070</th><td>  { CVT_95_addMemNoOffsetT2Operands, <var>3</var>, CVT_Tied, Tie0_3_3, CVT_95_addImm7s4Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4071">4071</th><td>  <i>// Convert__imm_95_0__imm_95_0__MemImm7s4Offset2_2__CondCode2_0</i></td></tr>
<tr><th id="4072">4072</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addMemImm7s4OffsetOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4073">4073</th><td>  <i>// Convert__imm_95_0__MemNoOffsetT21_2__Tie1_3_3__Imm7s41_3__CondCode2_0</i></td></tr>
<tr><th id="4074">4074</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addMemNoOffsetT2Operands, <var>3</var>, CVT_Tied, Tie1_3_3, CVT_95_addImm7s4Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4075">4075</th><td>  <i>// Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4076">4076</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addMemRegRQOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4077">4077</th><td>  <i>// Convert__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4078">4078</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4079">4079</th><td>  <i>// Convert__Reg1_2__MemImm7Shift0Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4080">4080</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4081">4081</th><td>  <i>// Convert__MemNoOffsetT1_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0</i></td></tr>
<tr><th id="4082">4082</th><td>  { CVT_95_addMemNoOffsetTOperands, <var>4</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_4_4, CVT_95_addImm7Shift0Operands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4083">4083</th><td>  <i>// Convert__imm_95_0__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4084">4084</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4085">4085</th><td>  <i>// Convert__imm_95_0__Reg1_2__MemImm7Shift0OffsetWB2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4086">4086</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4087">4087</th><td>  <i>// Convert__MemNoOffsetT21_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0</i></td></tr>
<tr><th id="4088">4088</th><td>  { CVT_95_addMemNoOffsetT2Operands, <var>4</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_4_4, CVT_95_addImm7Shift0Operands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4089">4089</th><td>  <i>// Convert__Reg1_2__MemRegQS3Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4090">4090</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4091">4091</th><td>  <i>// Convert__Reg1_2__MemRegRQS3Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4092">4092</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addMemRegRQOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4093">4093</th><td>  <i>// Convert__imm_95_0__Reg1_2__MemRegQS3Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4094">4094</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4095">4095</th><td>  <i>// Convert__Reg1_2__MemRegRQS1Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4096">4096</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addMemRegRQOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4097">4097</th><td>  <i>// Convert__Reg1_2__TMemImm7Shift1Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4098">4098</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4099">4099</th><td>  <i>// Convert__Reg1_2__MemImm7Shift1Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4100">4100</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4101">4101</th><td>  <i>// Convert__MemNoOffsetT1_3__Reg1_2__Tie0_4_4__Imm7Shift11_4__VPTPredN2_0</i></td></tr>
<tr><th id="4102">4102</th><td>  { CVT_95_addMemNoOffsetTOperands, <var>4</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_4_4, CVT_95_addImm7Shift1Operands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4103">4103</th><td>  <i>// Convert__imm_95_0__Reg1_2__TMemImm7Shift1Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4104">4104</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4105">4105</th><td>  <i>// Convert__imm_95_0__Reg1_2__MemImm7Shift1OffsetWB2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4106">4106</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4107">4107</th><td>  <i>// Convert__MemNoOffsetT21_3__Reg1_2__Tie0_4_4__Imm7Shift11_4__VPTPredN2_0</i></td></tr>
<tr><th id="4108">4108</th><td>  { CVT_95_addMemNoOffsetT2Operands, <var>4</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_4_4, CVT_95_addImm7Shift1Operands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4109">4109</th><td>  <i>// Convert__Reg1_2__MemImm7Shift2Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4110">4110</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4111">4111</th><td>  <i>// Convert__Reg1_2__MemRegQS2Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4112">4112</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4113">4113</th><td>  <i>// Convert__Reg1_2__MemRegRQS2Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4114">4114</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addMemRegRQOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4115">4115</th><td>  <i>// Convert__imm_95_0__Reg1_2__MemImm7Shift2OffsetWB2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4116">4116</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4117">4117</th><td>  <i>// Convert__MemNoOffsetT21_3__Reg1_2__Tie0_4_4__Imm7Shift21_4__VPTPredN2_0</i></td></tr>
<tr><th id="4118">4118</th><td>  { CVT_95_addMemNoOffsetT2Operands, <var>4</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_4_4, CVT_95_addImm7Shift2Operands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4119">4119</th><td>  <i>// Convert__imm_95_0__Reg1_2__MemRegQS2Offset2_3__VPTPredN2_0</i></td></tr>
<tr><th id="4120">4120</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_95_addMemImmOffsetOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4121">4121</th><td>  <i>// Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0</i></td></tr>
<tr><th id="4122">4122</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_3_3, CVT_95_Reg, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4123">4123</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0</i></td></tr>
<tr><th id="4124">4124</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVectorIndex32Operands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4125">4125</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0</i></td></tr>
<tr><th id="4126">4126</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVectorIndex16Operands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4127">4127</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0</i></td></tr>
<tr><th id="4128">4128</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4129">4129</th><td>  <i>// Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0</i></td></tr>
<tr><th id="4130">4130</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_Tied, Tie0_1_1, CVT_Tied, Tie1_1_1, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4131">4131</th><td>  <i>// Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__Reg1_4__Reg1_5__VPTPredN2_0</i></td></tr>
<tr><th id="4132">4132</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_Tied, Tie0_3_3, CVT_Tied, Tie1_4_4, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4133">4133</th><td>  <i>// Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__VPTPredN2_0</i></td></tr>
<tr><th id="4134">4134</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_3_3, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4135">4135</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_2__CondCode2_0</i></td></tr>
<tr><th id="4136">4136</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4137">4137</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_2__VPTPredR3_0</i></td></tr>
<tr><th id="4138">4138</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4139">4139</th><td>  <i>// Convert__Reg1_2__FPImm1_3__CondCode2_0</i></td></tr>
<tr><th id="4140">4140</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addFPImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4141">4141</th><td>  <i>// Convert__Reg1_2__NEONi32vmov1_3__CondCode2_0</i></td></tr>
<tr><th id="4142">4142</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONi32vmovOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4143">4143</th><td>  <i>// Convert__Reg1_2__NEONi16vmovi8Replicate1_3__CondCode2_0</i></td></tr>
<tr><th id="4144">4144</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONvmovi8ReplicateOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4145">4145</th><td>  <i>// Convert__Reg1_2__NEONi16splat1_3__CondCode2_0</i></td></tr>
<tr><th id="4146">4146</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONi16splatOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4147">4147</th><td>  <i>// Convert__Reg1_2__NEONi32vmovi8Replicate1_3__CondCode2_0</i></td></tr>
<tr><th id="4148">4148</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONvmovi8ReplicateOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4149">4149</th><td>  <i>// Convert__Reg1_2__NEONi32vmovi16Replicate1_3__CondCode2_0</i></td></tr>
<tr><th id="4150">4150</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONvmovi16ReplicateOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4151">4151</th><td>  <i>// Convert__Reg1_2__NEONi32vmovNeg1_3__CondCode2_0</i></td></tr>
<tr><th id="4152">4152</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONi32vmovNegOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4153">4153</th><td>  <i>// Convert__Reg1_2__NEONi64vmovi8Replicate1_3__CondCode2_0</i></td></tr>
<tr><th id="4154">4154</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONvmovi8ReplicateOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4155">4155</th><td>  <i>// Convert__Reg1_2__NEONi64vmovi16Replicate1_3__CondCode2_0</i></td></tr>
<tr><th id="4156">4156</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONvmovi16ReplicateOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4157">4157</th><td>  <i>// Convert__Reg1_2__NEONi64vmovi32Replicate1_3__CondCode2_0</i></td></tr>
<tr><th id="4158">4158</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONvmovi32ReplicateOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4159">4159</th><td>  <i>// Convert__Reg1_2__NEONi64splat1_3__CondCode2_0</i></td></tr>
<tr><th id="4160">4160</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONi64splatOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4161">4161</th><td>  <i>// Convert__Reg1_2__NEONi8splat1_3__CondCode2_0</i></td></tr>
<tr><th id="4162">4162</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONi8splatOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4163">4163</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_3__CondCode2_0</i></td></tr>
<tr><th id="4164">4164</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4165">4165</th><td>  <i>// Convert__Reg1_2__FPImm1_3__VPTPredR3_0</i></td></tr>
<tr><th id="4166">4166</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addFPImmOperands, <var>4</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4167">4167</th><td>  <i>// Convert__Reg1_2__NEONi16splat1_3__VPTPredR3_0</i></td></tr>
<tr><th id="4168">4168</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONi16splatOperands, <var>4</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4169">4169</th><td>  <i>// Convert__Reg1_2__NEONi32vmov1_3__VPTPredR3_0</i></td></tr>
<tr><th id="4170">4170</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONi32vmovOperands, <var>4</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4171">4171</th><td>  <i>// Convert__Reg1_2__NEONi64splat1_3__VPTPredR3_0</i></td></tr>
<tr><th id="4172">4172</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONi64splatOperands, <var>4</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4173">4173</th><td>  <i>// Convert__Reg1_2__NEONi8splat1_3__VPTPredR3_0</i></td></tr>
<tr><th id="4174">4174</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONi8splatOperands, <var>4</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4175">4175</th><td>  <i>// Convert__Reg1_2__Reg1_3__MVEVectorIndex81_4__CondCode2_0</i></td></tr>
<tr><th id="4176">4176</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addMVEVectorIndexOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4177">4177</th><td>  <i>// Convert__Reg1_2__Reg1_3__MVEVectorIndex161_4__CondCode2_0</i></td></tr>
<tr><th id="4178">4178</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addMVEVectorIndexOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4179">4179</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_4__MVEVectorIndex81_3__CondCode2_0</i></td></tr>
<tr><th id="4180">4180</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>5</var>, CVT_95_addMVEVectorIndexOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4181">4181</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_4__VectorIndex161_3__CondCode2_0</i></td></tr>
<tr><th id="4182">4182</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>5</var>, CVT_95_addVectorIndex16Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4183">4183</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_4__MVEVectorIndex41_3__CondCode2_0</i></td></tr>
<tr><th id="4184">4184</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>5</var>, CVT_95_addMVEVectorIndexOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4185">4185</th><td>  <i>// Convert__Reg1_2__Reg1_3__MVEVectorIndex41_4__CondCode2_0</i></td></tr>
<tr><th id="4186">4186</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addMVEVectorIndexOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4187">4187</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_4__VectorIndex321_3__CondCode2_0</i></td></tr>
<tr><th id="4188">4188</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>5</var>, CVT_95_addVectorIndex32Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4189">4189</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_4__MVEVectorIndex161_3__CondCode2_0</i></td></tr>
<tr><th id="4190">4190</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>5</var>, CVT_95_addMVEVectorIndexOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4191">4191</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_4__VectorIndex81_3__CondCode2_0</i></td></tr>
<tr><th id="4192">4192</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>5</var>, CVT_95_addVectorIndex8Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4193">4193</th><td>  <i>// Convert__Reg1_1__Tie0_2_4__Reg1_5__Reg1_6__MVEPairVectorIndex21_2__MVEPairVectorIndex01_4__CondCode2_0</i></td></tr>
<tr><th id="4194">4194</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_2_4, CVT_95_Reg, <var>6</var>, CVT_95_Reg, <var>7</var>, CVT_95_addMVEPairVectorIndexOperands, <var>3</var>, CVT_95_addMVEPairVectorIndexOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4195">4195</th><td>  <i>// ConvertCustom_cvtMVEVMOVQtoDReg</i></td></tr>
<tr><th id="4196">4196</th><td>  { CVT_cvtMVEVMOVQtoDReg, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="4197">4197</th><td>  <i>// Convert__Reg1_1__imm_95_0__CondCode2_0</i></td></tr>
<tr><th id="4198">4198</th><td>  { CVT_95_Reg, <var>2</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4199">4199</th><td>  <i>// Convert__imm_95_0__Reg1_2__CondCode2_0</i></td></tr>
<tr><th id="4200">4200</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4201">4201</th><td>  <i>// Convert__Reg1_2__Reg1_2__Reg1_3__VectorIndex321_4__CondCode2_0</i></td></tr>
<tr><th id="4202">4202</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVectorIndex32Operands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4203">4203</th><td>  <i>// Convert__Reg1_2__Reg1_2__Reg1_3__VectorIndex161_4__CondCode2_0</i></td></tr>
<tr><th id="4204">4204</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVectorIndex16Operands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4205">4205</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0</i></td></tr>
<tr><th id="4206">4206</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVectorIndex32Operands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4207">4207</th><td>  <i>// Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0</i></td></tr>
<tr><th id="4208">4208</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVectorIndex16Operands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4209">4209</th><td>  <i>// Convert__Reg1_1__Reg1_2__VPTPredR3_0</i></td></tr>
<tr><th id="4210">4210</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4211">4211</th><td>  <i>// Convert__Reg1_2__NEONi16invi8Replicate1_3__CondCode2_0</i></td></tr>
<tr><th id="4212">4212</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONinvi8ReplicateOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4213">4213</th><td>  <i>// Convert__Reg1_2__NEONi32invi8Replicate1_3__CondCode2_0</i></td></tr>
<tr><th id="4214">4214</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONinvi8ReplicateOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4215">4215</th><td>  <i>// Convert__Reg1_2__NEONi64invi8Replicate1_3__CondCode2_0</i></td></tr>
<tr><th id="4216">4216</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addNEONinvi8ReplicateOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4217">4217</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0</i></td></tr>
<tr><th id="4218">4218</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4219">4219</th><td>  <i>// Convert__imm_95_0__imm_95_0__VPTPredN2_0</i></td></tr>
<tr><th id="4220">4220</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4221">4221</th><td>  <i>// Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_1</i></td></tr>
<tr><th id="4222">4222</th><td>  { CVT_regSP, <var>0</var>, CVT_Tied, Tie0_1_1, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addDPRRegListOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="4223">4223</th><td>  <i>// Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_1</i></td></tr>
<tr><th id="4224">4224</th><td>  { CVT_regSP, <var>0</var>, CVT_Tied, Tie0_1_1, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addSPRRegListOperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="4225">4225</th><td>  <i>// Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_2</i></td></tr>
<tr><th id="4226">4226</th><td>  { CVT_regSP, <var>0</var>, CVT_Tied, Tie0_1_1, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addDPRRegListOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="4227">4227</th><td>  <i>// Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_2</i></td></tr>
<tr><th id="4228">4228</th><td>  { CVT_regSP, <var>0</var>, CVT_Tied, Tie0_1_1, CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addSPRRegListOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="4229">4229</th><td>  <i>// Convert__Reg1_1__Reg1_2__Reg1_3__VPTPredN2_0</i></td></tr>
<tr><th id="4230">4230</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4231">4231</th><td>  <i>// Convert__ITMask1_0</i></td></tr>
<tr><th id="4232">4232</th><td>  { CVT_95_addITMaskOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4233">4233</th><td>  <i>// Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2</i></td></tr>
<tr><th id="4234">4234</th><td>  { CVT_95_addITMaskOperands, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addITCondCodeOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="4235">4235</th><td>  <i>// Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2</i></td></tr>
<tr><th id="4236">4236</th><td>  { CVT_95_addITMaskOperands, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addITCondCodeOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="4237">4237</th><td>  <i>// Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedFP1_2</i></td></tr>
<tr><th id="4238">4238</th><td>  { CVT_95_addITMaskOperands, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addITCondCodeOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="4239">4239</th><td>  <i>// Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2</i></td></tr>
<tr><th id="4240">4240</th><td>  { CVT_95_addITMaskOperands, <var>1</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addITCondCodeOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="4241">4241</th><td>  <i>// Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0</i></td></tr>
<tr><th id="4242">4242</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4243">4243</th><td>  <i>// Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0</i></td></tr>
<tr><th id="4244">4244</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4245">4245</th><td>  <i>// Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0</i></td></tr>
<tr><th id="4246">4246</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4247">4247</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0</i></td></tr>
<tr><th id="4248">4248</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4249">4249</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0</i></td></tr>
<tr><th id="4250">4250</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4251">4251</th><td>  <i>// Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0</i></td></tr>
<tr><th id="4252">4252</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4253">4253</th><td>  <i>// Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0</i></td></tr>
<tr><th id="4254">4254</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4255">4255</th><td>  <i>// Convert__Reg1_2__Reg1_3__Imm0_151_4__VPTPredR3_0</i></td></tr>
<tr><th id="4256">4256</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4257">4257</th><td>  <i>// Convert__Reg1_2__Reg1_3__Imm0_311_4__VPTPredR3_0</i></td></tr>
<tr><th id="4258">4258</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4259">4259</th><td>  <i>// Convert__Reg1_2__Reg1_3__Imm0_71_4__VPTPredR3_0</i></td></tr>
<tr><th id="4260">4260</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4261">4261</th><td>  <i>// Convert__Reg1_2__Reg1_2__ShrImm161_3__CondCode2_0</i></td></tr>
<tr><th id="4262">4262</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4263">4263</th><td>  <i>// Convert__Reg1_2__Reg1_2__ShrImm321_3__CondCode2_0</i></td></tr>
<tr><th id="4264">4264</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4265">4265</th><td>  <i>// Convert__Reg1_2__Reg1_2__ShrImm641_3__CondCode2_0</i></td></tr>
<tr><th id="4266">4266</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4267">4267</th><td>  <i>// Convert__Reg1_2__Reg1_2__ShrImm81_3__CondCode2_0</i></td></tr>
<tr><th id="4268">4268</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4269">4269</th><td>  <i>// Convert__Reg1_2__Reg1_3__ShrImm641_4__CondCode2_0</i></td></tr>
<tr><th id="4270">4270</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4271">4271</th><td>  <i>// Convert__Reg1_2__Reg1_3__ShrImm161_4__VPTPredR3_0</i></td></tr>
<tr><th id="4272">4272</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4273">4273</th><td>  <i>// Convert__Reg1_2__Reg1_3__ShrImm321_4__VPTPredR3_0</i></td></tr>
<tr><th id="4274">4274</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4275">4275</th><td>  <i>// Convert__Reg1_2__Reg1_3__ShrImm81_4__VPTPredR3_0</i></td></tr>
<tr><th id="4276">4276</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4277">4277</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm161_3__CondCode2_0</i></td></tr>
<tr><th id="4278">4278</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4279">4279</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm321_3__CondCode2_0</i></td></tr>
<tr><th id="4280">4280</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4281">4281</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm641_3__CondCode2_0</i></td></tr>
<tr><th id="4282">4282</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4283">4283</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm81_3__CondCode2_0</i></td></tr>
<tr><th id="4284">4284</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4285">4285</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__CondCode2_0</i></td></tr>
<tr><th id="4286">4286</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4287">4287</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__CondCode2_0</i></td></tr>
<tr><th id="4288">4288</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4289">4289</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm641_4__CondCode2_0</i></td></tr>
<tr><th id="4290">4290</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4291">4291</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__CondCode2_0</i></td></tr>
<tr><th id="4292">4292</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4293">4293</th><td>  <i>// Convert__CondCode2_0__FPDRegListWithVPR1_1</i></td></tr>
<tr><th id="4294">4294</th><td>  { CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addFPDRegListWithVPROperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="4295">4295</th><td>  <i>// Convert__CondCode2_0__FPSRegListWithVPR1_1</i></td></tr>
<tr><th id="4296">4296</th><td>  { CVT_95_addCondCodeOperands, <var>1</var>, CVT_95_addFPSRegListWithVPROperands, <var>2</var>, CVT_Done },</td></tr>
<tr><th id="4297">4297</th><td>  <i>// Convert__Reg1_2__Reg1_1__Tie1_2_2__Tie0_3_3__MVELongShift1_3__VPTPredN2_0</i></td></tr>
<tr><th id="4298">4298</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>2</var>, CVT_Tied, Tie1_2_2, CVT_Tied, Tie0_3_3, CVT_95_addImmOperands, <var>4</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4299">4299</th><td>  <i>// Convert__Reg1_2__Reg1_3__Imm1_151_4__CondCode2_0</i></td></tr>
<tr><th id="4300">4300</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4301">4301</th><td>  <i>// Convert__Reg1_2__Reg1_3__Imm1_311_4__CondCode2_0</i></td></tr>
<tr><th id="4302">4302</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4303">4303</th><td>  <i>// Convert__Reg1_2__Reg1_3__Imm1_71_4__CondCode2_0</i></td></tr>
<tr><th id="4304">4304</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4305">4305</th><td>  <i>// Convert__Reg1_2__Reg1_3__Imm161_4__CondCode2_0</i></td></tr>
<tr><th id="4306">4306</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4307">4307</th><td>  <i>// Convert__Reg1_2__Reg1_3__Imm321_4__CondCode2_0</i></td></tr>
<tr><th id="4308">4308</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4309">4309</th><td>  <i>// Convert__Reg1_2__Reg1_3__Imm81_4__CondCode2_0</i></td></tr>
<tr><th id="4310">4310</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4311">4311</th><td>  <i>// Convert__Reg1_2__Reg1_3__MVEShiftImm1_151_4__VPTPredR3_0</i></td></tr>
<tr><th id="4312">4312</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4313">4313</th><td>  <i>// Convert__Reg1_2__Reg1_3__MVEShiftImm1_71_4__VPTPredR3_0</i></td></tr>
<tr><th id="4314">4314</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredROperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4315">4315</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_2__Imm1_3__CondCode2_0</i></td></tr>
<tr><th id="4316">4316</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4317">4317</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm1_4__CondCode2_0</i></td></tr>
<tr><th id="4318">4318</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4319">4319</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm0_151_4__VPTPredN2_0</i></td></tr>
<tr><th id="4320">4320</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4321">4321</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm0_311_4__VPTPredN2_0</i></td></tr>
<tr><th id="4322">4322</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4323">4323</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm0_71_4__VPTPredN2_0</i></td></tr>
<tr><th id="4324">4324</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4325">4325</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__VPTPredN2_0</i></td></tr>
<tr><th id="4326">4326</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4327">4327</th><td>  <i>// Convert__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0</i></td></tr>
<tr><th id="4328">4328</th><td>  { CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4329">4329</th><td>  <i>// Convert__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0</i></td></tr>
<tr><th id="4330">4330</th><td>  { CVT_95_addAlignedMemory64or128or256Operands, <var>4</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4331">4331</th><td>  <i>// Convert__AlignedMemory642_3__VecListOneD1_2__CondCode2_0</i></td></tr>
<tr><th id="4332">4332</th><td>  { CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4333">4333</th><td>  <i>// Convert__AlignedMemory642_3__VecListThreeD1_2__CondCode2_0</i></td></tr>
<tr><th id="4334">4334</th><td>  { CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4335">4335</th><td>  <i>// Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0</i></td></tr>
<tr><th id="4336">4336</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4337">4337</th><td>  <i>// Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPair1_2__CondCode2_0</i></td></tr>
<tr><th id="4338">4338</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4339">4339</th><td>  <i>// Convert__imm_95_0__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0</i></td></tr>
<tr><th id="4340">4340</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64or128or256Operands, <var>4</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4341">4341</th><td>  <i>// Convert__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__VecListFourD1_2__CondCode2_0</i></td></tr>
<tr><th id="4342">4342</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64or128or256Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4343">4343</th><td>  <i>// Convert__imm_95_0__AlignedMemory642_3__VecListOneD1_2__CondCode2_0</i></td></tr>
<tr><th id="4344">4344</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4345">4345</th><td>  <i>// Convert__imm_95_0__AlignedMemory642_3__Reg1_4__VecListOneD1_2__CondCode2_0</i></td></tr>
<tr><th id="4346">4346</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4347">4347</th><td>  <i>// Convert__imm_95_0__AlignedMemory642_3__VecListThreeD1_2__CondCode2_0</i></td></tr>
<tr><th id="4348">4348</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4349">4349</th><td>  <i>// Convert__imm_95_0__AlignedMemory642_3__Reg1_4__VecListThreeD1_2__CondCode2_0</i></td></tr>
<tr><th id="4350">4350</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4351">4351</th><td>  <i>// Convert__AlignedMemory2_8__Reg1_3__Imm1_5__CondCode2_0</i></td></tr>
<tr><th id="4352">4352</th><td>  { CVT_95_addAlignedMemoryOperands, <var>9</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4353">4353</th><td>  <i>// Convert__imm_95_0__AlignedMemory2_8__Imm1_9__Reg1_3__Imm1_5__CondCode2_0</i></td></tr>
<tr><th id="4354">4354</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemoryOperands, <var>9</var>, CVT_95_addImmOperands, <var>10</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4355">4355</th><td>  <i>// Convert__Reg1_8__Imm1_9__Reg1_3__Imm1_5__CondCode2_0</i></td></tr>
<tr><th id="4356">4356</th><td>  { CVT_95_Reg, <var>9</var>, CVT_95_addImmOperands, <var>10</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4357">4357</th><td>  <i>// Convert__imm_95_0__Reg1_8__Imm1_9__Imm1_10__Reg1_3__Imm1_5__CondCode2_0</i></td></tr>
<tr><th id="4358">4358</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_Reg, <var>9</var>, CVT_95_addImmOperands, <var>10</var>, CVT_95_addImmOperands, <var>11</var>, CVT_95_Reg, <var>4</var>, CVT_95_addImmOperands, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4359">4359</th><td>  <i>// Convert__AlignedMemory64or1282_3__VecListDPairSpaced1_2__CondCode2_0</i></td></tr>
<tr><th id="4360">4360</th><td>  { CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4361">4361</th><td>  <i>// Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPairSpaced1_2__CondCode2_0</i></td></tr>
<tr><th id="4362">4362</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4363">4363</th><td>  <i>// Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPairSpaced1_2__CondCode2_0</i></td></tr>
<tr><th id="4364">4364</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemory64or128Operands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addVecListOperands, <var>3</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4365">4365</th><td>  <i>// Convert__VecListTwoMQ1_1__MemNoOffsetT21_2</i></td></tr>
<tr><th id="4366">4366</th><td>  { CVT_95_addMVEVecListOperands, <var>2</var>, CVT_95_addMemNoOffsetT2Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="4367">4367</th><td>  <i>// Convert__MemNoOffsetT2NoSp1_2__VecListTwoMQ1_1__Tie0_3_3</i></td></tr>
<tr><th id="4368">4368</th><td>  { CVT_95_addMemNoOffsetT2NoSpOperands, <var>3</var>, CVT_95_addMVEVecListOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_Done },</td></tr>
<tr><th id="4369">4369</th><td>  <i>// Convert__AlignedMemory2_7__Reg1_3__Reg1_4__Reg1_5__CondCode2_0</i></td></tr>
<tr><th id="4370">4370</th><td>  { CVT_95_addAlignedMemoryOperands, <var>8</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4371">4371</th><td>  <i>// Convert__imm_95_0__AlignedMemory2_7__Imm1_8__Reg1_3__Reg1_4__Reg1_5__CondCode2_0</i></td></tr>
<tr><th id="4372">4372</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemoryOperands, <var>8</var>, CVT_95_addImmOperands, <var>9</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4373">4373</th><td>  <i>// Convert__AlignedMemory2_8__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0</i></td></tr>
<tr><th id="4374">4374</th><td>  { CVT_95_addAlignedMemoryOperands, <var>9</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_95_Reg, <var>7</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4375">4375</th><td>  <i>// Convert__imm_95_0__AlignedMemory2_8__Imm1_9__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0</i></td></tr>
<tr><th id="4376">4376</th><td>  { CVT_imm_95_0, <var>0</var>, CVT_95_addAlignedMemoryOperands, <var>9</var>, CVT_95_addImmOperands, <var>10</var>, CVT_95_Reg, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_Reg, <var>6</var>, CVT_95_Reg, <var>7</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4377">4377</th><td>  <i>// Convert__VecListFourMQ1_1__MemNoOffsetT21_2</i></td></tr>
<tr><th id="4378">4378</th><td>  { CVT_95_addMVEVecListOperands, <var>2</var>, CVT_95_addMemNoOffsetT2Operands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="4379">4379</th><td>  <i>// Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3</i></td></tr>
<tr><th id="4380">4380</th><td>  { CVT_95_addMemNoOffsetT2NoSpOperands, <var>3</var>, CVT_95_addMVEVecListOperands, <var>2</var>, CVT_Tied, Tie0_3_3, CVT_Done },</td></tr>
<tr><th id="4381">4381</th><td>  <i>// Convert__MemNoOffsetT21_2__imm_95_0__Tie0_3_3__Imm7s41_3__CondCode2_0</i></td></tr>
<tr><th id="4382">4382</th><td>  { CVT_95_addMemNoOffsetT2Operands, <var>3</var>, CVT_imm_95_0, <var>0</var>, CVT_Tied, Tie0_3_3, CVT_95_addImm7s4Operands, <var>4</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4383">4383</th><td>  <i>// Convert__MemNoOffsetT2NoSp1_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0</i></td></tr>
<tr><th id="4384">4384</th><td>  { CVT_95_addMemNoOffsetT2NoSpOperands, <var>4</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_4_4, CVT_95_addImm7Shift0Operands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4385">4385</th><td>  <i>// Convert__MemNoOffsetT2NoSp1_3__Reg1_2__Tie0_4_4__Imm7Shift11_4__VPTPredN2_0</i></td></tr>
<tr><th id="4386">4386</th><td>  { CVT_95_addMemNoOffsetT2NoSpOperands, <var>4</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_4_4, CVT_95_addImm7Shift1Operands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4387">4387</th><td>  <i>// Convert__MemNoOffsetT2NoSp1_3__Reg1_2__Tie0_4_4__Imm7Shift21_4__VPTPredN2_0</i></td></tr>
<tr><th id="4388">4388</th><td>  { CVT_95_addMemNoOffsetT2NoSpOperands, <var>4</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_4_4, CVT_95_addImm7Shift2Operands, <var>5</var>, CVT_95_addVPTPredNOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4389">4389</th><td>  <i>// Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__CondCode2_0</i></td></tr>
<tr><th id="4390">4390</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_Tied, Tie1_1_1, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4391">4391</th><td>  <i>// Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__CondCode2_0</i></td></tr>
<tr><th id="4392">4392</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_Tied, Tie0_3_3, CVT_Tied, Tie1_4_4, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4393">4393</th><td>  <i>// Convert__Reg1_2__VecListDPair1_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4394">4394</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addVecListOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4395">4395</th><td>  <i>// Convert__Reg1_2__VecListFourD1_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4396">4396</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addVecListOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4397">4397</th><td>  <i>// Convert__Reg1_2__VecListOneD1_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4398">4398</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addVecListOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4399">4399</th><td>  <i>// Convert__Reg1_2__VecListThreeD1_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4400">4400</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_addVecListOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4401">4401</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__VecListDPair1_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4402">4402</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_addVecListOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4403">4403</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__VecListFourD1_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4404">4404</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_addVecListOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4405">4405</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__VecListOneD1_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4406">4406</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_addVecListOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4407">4407</th><td>  <i>// Convert__Reg1_2__Tie0_1_1__VecListThreeD1_3__Reg1_4__CondCode2_0</i></td></tr>
<tr><th id="4408">4408</th><td>  { CVT_95_Reg, <var>3</var>, CVT_Tied, Tie0_1_1, CVT_95_addVecListOperands, <var>4</var>, CVT_95_Reg, <var>5</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4409">4409</th><td>  <i>// Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0</i></td></tr>
<tr><th id="4410">4410</th><td>  { CVT_95_Reg, <var>3</var>, CVT_95_Reg, <var>4</var>, CVT_Tied, Tie0_1_1, CVT_Tied, Tie1_1_1, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4411">4411</th><td>  <i>// Convert__imm_95_2__CondCode2_0</i></td></tr>
<tr><th id="4412">4412</th><td>  { CVT_imm_95_2, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4413">4413</th><td>  <i>// Convert__imm_95_3__CondCode2_0</i></td></tr>
<tr><th id="4414">4414</th><td>  { CVT_imm_95_3, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4415">4415</th><td>  <i>// Convert__Reg1_0__Reg1_1__WLSLabel1_2</i></td></tr>
<tr><th id="4416">4416</th><td>  { CVT_95_Reg, <var>1</var>, CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>3</var>, CVT_Done },</td></tr>
<tr><th id="4417">4417</th><td>  <i>// Convert__Reg1_1__Reg1_2__WLSLabel1_3</i></td></tr>
<tr><th id="4418">4418</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>3</var>, CVT_95_addImmOperands, <var>4</var>, CVT_Done },</td></tr>
<tr><th id="4419">4419</th><td>  <i>// Convert__imm_95_1__CondCode2_0</i></td></tr>
<tr><th id="4420">4420</th><td>  { CVT_imm_95_1, <var>0</var>, CVT_95_addCondCodeOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="4421">4421</th><td>};</td></tr>
<tr><th id="4422">4422</th><td></td></tr>
<tr><th id="4423">4423</th><td><em>void</em> ARMAsmParser::</td></tr>
<tr><th id="4424">4424</th><td>convertToMCInst(<em>unsigned</em> Kind, MCInst &amp;Inst, <em>unsigned</em> Opcode,</td></tr>
<tr><th id="4425">4425</th><td>                <em>const</em> OperandVector &amp;Operands) {</td></tr>
<tr><th id="4426">4426</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="4427">4427</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="4428">4428</th><td>  <em>unsigned</em> OpIdx;</td></tr>
<tr><th id="4429">4429</th><td>  Inst.setOpcode(Opcode);</td></tr>
<tr><th id="4430">4430</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="4431">4431</th><td>    OpIdx = *(p + <var>1</var>);</td></tr>
<tr><th id="4432">4432</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="4433">4433</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="4434">4434</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="4435">4435</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4436">4436</th><td>      <b>break</b>;</td></tr>
<tr><th id="4437">4437</th><td>    <b>case</b> CVT_Tied: {</td></tr>
<tr><th id="4438">4438</th><td>      assert(OpIdx &lt; (size_t)(std::end(TiedAsmOperandTable) -</td></tr>
<tr><th id="4439">4439</th><td>                              std::begin(TiedAsmOperandTable)) &amp;&amp;</td></tr>
<tr><th id="4440">4440</th><td>             <q>"Tied operand not found"</q>);</td></tr>
<tr><th id="4441">4441</th><td>      <em>unsigned</em> TiedResOpnd = TiedAsmOperandTable[OpIdx][<var>0</var>];</td></tr>
<tr><th id="4442">4442</th><td>      <b>if</b> (TiedResOpnd != (uint8_t)-<var>1</var>)</td></tr>
<tr><th id="4443">4443</th><td>        Inst.addOperand(Inst.getOperand(TiedResOpnd));</td></tr>
<tr><th id="4444">4444</th><td>      <b>break</b>;</td></tr>
<tr><th id="4445">4445</th><td>    }</td></tr>
<tr><th id="4446">4446</th><td>    <b>case</b> CVT_95_Reg:</td></tr>
<tr><th id="4447">4447</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4448">4448</th><td>      <b>break</b>;</td></tr>
<tr><th id="4449">4449</th><td>    <b>case</b> CVT_95_addCCOutOperands:</td></tr>
<tr><th id="4450">4450</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addCCOutOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4451">4451</th><td>      <b>break</b>;</td></tr>
<tr><th id="4452">4452</th><td>    <b>case</b> CVT_95_addCondCodeOperands:</td></tr>
<tr><th id="4453">4453</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addCondCodeOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4454">4454</th><td>      <b>break</b>;</td></tr>
<tr><th id="4455">4455</th><td>    <b>case</b> CVT_95_addRegShiftedRegOperands:</td></tr>
<tr><th id="4456">4456</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addRegShiftedRegOperands(Inst, <var>3</var>);</td></tr>
<tr><th id="4457">4457</th><td>      <b>break</b>;</td></tr>
<tr><th id="4458">4458</th><td>    <b>case</b> CVT_95_addModImmOperands:</td></tr>
<tr><th id="4459">4459</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addModImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4460">4460</th><td>      <b>break</b>;</td></tr>
<tr><th id="4461">4461</th><td>    <b>case</b> CVT_95_addModImmNotOperands:</td></tr>
<tr><th id="4462">4462</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addModImmNotOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4463">4463</th><td>      <b>break</b>;</td></tr>
<tr><th id="4464">4464</th><td>    <b>case</b> CVT_95_addRegShiftedImmOperands:</td></tr>
<tr><th id="4465">4465</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addRegShiftedImmOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4466">4466</th><td>      <b>break</b>;</td></tr>
<tr><th id="4467">4467</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="4468">4468</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4469">4469</th><td>      <b>break</b>;</td></tr>
<tr><th id="4470">4470</th><td>    <b>case</b> CVT_95_addT2SOImmNotOperands:</td></tr>
<tr><th id="4471">4471</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addT2SOImmNotOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4472">4472</th><td>      <b>break</b>;</td></tr>
<tr><th id="4473">4473</th><td>    <b>case</b> CVT_95_addImm0_95_4095NegOperands:</td></tr>
<tr><th id="4474">4474</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addImm0_4095NegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4475">4475</th><td>      <b>break</b>;</td></tr>
<tr><th id="4476">4476</th><td>    <b>case</b> CVT_95_addImm0_95_508s4Operands:</td></tr>
<tr><th id="4477">4477</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addImm0_508s4Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4478">4478</th><td>      <b>break</b>;</td></tr>
<tr><th id="4479">4479</th><td>    <b>case</b> CVT_regSP:</td></tr>
<tr><th id="4480">4480</th><td>      Inst.addOperand(MCOperand::createReg(ARM::SP));</td></tr>
<tr><th id="4481">4481</th><td>      <b>break</b>;</td></tr>
<tr><th id="4482">4482</th><td>    <b>case</b> CVT_95_addImm0_95_508s4NegOperands:</td></tr>
<tr><th id="4483">4483</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addImm0_508s4NegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4484">4484</th><td>      <b>break</b>;</td></tr>
<tr><th id="4485">4485</th><td>    <b>case</b> CVT_95_addT2SOImmNegOperands:</td></tr>
<tr><th id="4486">4486</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addT2SOImmNegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4487">4487</th><td>      <b>break</b>;</td></tr>
<tr><th id="4488">4488</th><td>    <b>case</b> CVT_95_addThumbModImmNeg8_95_255Operands:</td></tr>
<tr><th id="4489">4489</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addThumbModImmNeg8_255Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4490">4490</th><td>      <b>break</b>;</td></tr>
<tr><th id="4491">4491</th><td>    <b>case</b> CVT_95_addModImmNegOperands:</td></tr>
<tr><th id="4492">4492</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addModImmNegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4493">4493</th><td>      <b>break</b>;</td></tr>
<tr><th id="4494">4494</th><td>    <b>case</b> CVT_95_addImm0_95_1020s4Operands:</td></tr>
<tr><th id="4495">4495</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addImm0_1020s4Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4496">4496</th><td>      <b>break</b>;</td></tr>
<tr><th id="4497">4497</th><td>    <b>case</b> CVT_95_addThumbModImmNeg1_95_7Operands:</td></tr>
<tr><th id="4498">4498</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addThumbModImmNeg1_7Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4499">4499</th><td>      <b>break</b>;</td></tr>
<tr><th id="4500">4500</th><td>    <b>case</b> CVT_95_addUnsignedOffset_95_b8s2Operands:</td></tr>
<tr><th id="4501">4501</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addUnsignedOffset_b8s2Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4502">4502</th><td>      <b>break</b>;</td></tr>
<tr><th id="4503">4503</th><td>    <b>case</b> CVT_95_addAdrLabelOperands:</td></tr>
<tr><th id="4504">4504</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addAdrLabelOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4505">4505</th><td>      <b>break</b>;</td></tr>
<tr><th id="4506">4506</th><td>    <b>case</b> CVT_95_addARMBranchTargetOperands:</td></tr>
<tr><th id="4507">4507</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addARMBranchTargetOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4508">4508</th><td>      <b>break</b>;</td></tr>
<tr><th id="4509">4509</th><td>    <b>case</b> CVT_cvtThumbBranches:</td></tr>
<tr><th id="4510">4510</th><td>      cvtThumbBranches(Inst, Operands);</td></tr>
<tr><th id="4511">4511</th><td>      <b>break</b>;</td></tr>
<tr><th id="4512">4512</th><td>    <b>case</b> CVT_95_addBitfieldOperands:</td></tr>
<tr><th id="4513">4513</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addBitfieldOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4514">4514</th><td>      <b>break</b>;</td></tr>
<tr><th id="4515">4515</th><td>    <b>case</b> CVT_95_addITCondCodeOperands:</td></tr>
<tr><th id="4516">4516</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addITCondCodeOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4517">4517</th><td>      <b>break</b>;</td></tr>
<tr><th id="4518">4518</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="4519">4519</th><td>      Inst.addOperand(MCOperand::createImm(<var>0</var>));</td></tr>
<tr><th id="4520">4520</th><td>      <b>break</b>;</td></tr>
<tr><th id="4521">4521</th><td>    <b>case</b> CVT_95_addThumbBranchTargetOperands:</td></tr>
<tr><th id="4522">4522</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addThumbBranchTargetOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4523">4523</th><td>      <b>break</b>;</td></tr>
<tr><th id="4524">4524</th><td>    <b>case</b> CVT_95_addCoprocNumOperands:</td></tr>
<tr><th id="4525">4525</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addCoprocNumOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4526">4526</th><td>      <b>break</b>;</td></tr>
<tr><th id="4527">4527</th><td>    <b>case</b> CVT_95_addCoprocRegOperands:</td></tr>
<tr><th id="4528">4528</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addCoprocRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4529">4529</th><td>      <b>break</b>;</td></tr>
<tr><th id="4530">4530</th><td>    <b>case</b> CVT_95_addITCondCodeInvOperands:</td></tr>
<tr><th id="4531">4531</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addITCondCodeInvOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4532">4532</th><td>      <b>break</b>;</td></tr>
<tr><th id="4533">4533</th><td>    <b>case</b> CVT_95_addRegListWithAPSROperands:</td></tr>
<tr><th id="4534">4534</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addRegListWithAPSROperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4535">4535</th><td>      <b>break</b>;</td></tr>
<tr><th id="4536">4536</th><td>    <b>case</b> CVT_95_addProcIFlagsOperands:</td></tr>
<tr><th id="4537">4537</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addProcIFlagsOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4538">4538</th><td>      <b>break</b>;</td></tr>
<tr><th id="4539">4539</th><td>    <b>case</b> CVT_imm_95_20:</td></tr>
<tr><th id="4540">4540</th><td>      Inst.addOperand(MCOperand::createImm(<var>20</var>));</td></tr>
<tr><th id="4541">4541</th><td>      <b>break</b>;</td></tr>
<tr><th id="4542">4542</th><td>    <b>case</b> CVT_regZR:</td></tr>
<tr><th id="4543">4543</th><td>      Inst.addOperand(MCOperand::createReg(ARM::ZR));</td></tr>
<tr><th id="4544">4544</th><td>      <b>break</b>;</td></tr>
<tr><th id="4545">4545</th><td>    <b>case</b> CVT_imm_95_12:</td></tr>
<tr><th id="4546">4546</th><td>      Inst.addOperand(MCOperand::createImm(<var>12</var>));</td></tr>
<tr><th id="4547">4547</th><td>      <b>break</b>;</td></tr>
<tr><th id="4548">4548</th><td>    <b>case</b> CVT_imm_95_15:</td></tr>
<tr><th id="4549">4549</th><td>      Inst.addOperand(MCOperand::createImm(<var>15</var>));</td></tr>
<tr><th id="4550">4550</th><td>      <b>break</b>;</td></tr>
<tr><th id="4551">4551</th><td>    <b>case</b> CVT_95_addMemBarrierOptOperands:</td></tr>
<tr><th id="4552">4552</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemBarrierOptOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4553">4553</th><td>      <b>break</b>;</td></tr>
<tr><th id="4554">4554</th><td>    <b>case</b> CVT_imm_95_16:</td></tr>
<tr><th id="4555">4555</th><td>      Inst.addOperand(MCOperand::createImm(<var>16</var>));</td></tr>
<tr><th id="4556">4556</th><td>      <b>break</b>;</td></tr>
<tr><th id="4557">4557</th><td>    <b>case</b> CVT_95_addFPImmOperands:</td></tr>
<tr><th id="4558">4558</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addFPImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4559">4559</th><td>      <b>break</b>;</td></tr>
<tr><th id="4560">4560</th><td>    <b>case</b> CVT_95_addDPRRegListOperands:</td></tr>
<tr><th id="4561">4561</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addDPRRegListOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4562">4562</th><td>      <b>break</b>;</td></tr>
<tr><th id="4563">4563</th><td>    <b>case</b> CVT_imm_95_1:</td></tr>
<tr><th id="4564">4564</th><td>      Inst.addOperand(MCOperand::createImm(<var>1</var>));</td></tr>
<tr><th id="4565">4565</th><td>      <b>break</b>;</td></tr>
<tr><th id="4566">4566</th><td>    <b>case</b> CVT_95_addInstSyncBarrierOptOperands:</td></tr>
<tr><th id="4567">4567</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addInstSyncBarrierOptOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4568">4568</th><td>      <b>break</b>;</td></tr>
<tr><th id="4569">4569</th><td>    <b>case</b> CVT_95_addITMaskOperands:</td></tr>
<tr><th id="4570">4570</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addITMaskOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4571">4571</th><td>      <b>break</b>;</td></tr>
<tr><th id="4572">4572</th><td>    <b>case</b> CVT_95_addMemNoOffsetOperands:</td></tr>
<tr><th id="4573">4573</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemNoOffsetOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4574">4574</th><td>      <b>break</b>;</td></tr>
<tr><th id="4575">4575</th><td>    <b>case</b> CVT_95_addAddrMode5Operands:</td></tr>
<tr><th id="4576">4576</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addAddrMode5Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4577">4577</th><td>      <b>break</b>;</td></tr>
<tr><th id="4578">4578</th><td>    <b>case</b> CVT_95_addCoprocOptionOperands:</td></tr>
<tr><th id="4579">4579</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addCoprocOptionOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4580">4580</th><td>      <b>break</b>;</td></tr>
<tr><th id="4581">4581</th><td>    <b>case</b> CVT_95_addPostIdxImm8s4Operands:</td></tr>
<tr><th id="4582">4582</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addPostIdxImm8s4Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4583">4583</th><td>      <b>break</b>;</td></tr>
<tr><th id="4584">4584</th><td>    <b>case</b> CVT_95_addRegListOperands:</td></tr>
<tr><th id="4585">4585</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addRegListOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4586">4586</th><td>      <b>break</b>;</td></tr>
<tr><th id="4587">4587</th><td>    <b>case</b> CVT_95_addThumbMemPCOperands:</td></tr>
<tr><th id="4588">4588</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addThumbMemPCOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4589">4589</th><td>      <b>break</b>;</td></tr>
<tr><th id="4590">4590</th><td>    <b>case</b> CVT_95_addConstPoolAsmImmOperands:</td></tr>
<tr><th id="4591">4591</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addConstPoolAsmImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4592">4592</th><td>      <b>break</b>;</td></tr>
<tr><th id="4593">4593</th><td>    <b>case</b> CVT_95_addMemThumbRIs4Operands:</td></tr>
<tr><th id="4594">4594</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemThumbRIs4Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4595">4595</th><td>      <b>break</b>;</td></tr>
<tr><th id="4596">4596</th><td>    <b>case</b> CVT_95_addMemThumbRROperands:</td></tr>
<tr><th id="4597">4597</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemThumbRROperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4598">4598</th><td>      <b>break</b>;</td></tr>
<tr><th id="4599">4599</th><td>    <b>case</b> CVT_95_addMemThumbSPIOperands:</td></tr>
<tr><th id="4600">4600</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemThumbSPIOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4601">4601</th><td>      <b>break</b>;</td></tr>
<tr><th id="4602">4602</th><td>    <b>case</b> CVT_95_addMemImm12OffsetOperands:</td></tr>
<tr><th id="4603">4603</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemImm12OffsetOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4604">4604</th><td>      <b>break</b>;</td></tr>
<tr><th id="4605">4605</th><td>    <b>case</b> CVT_95_addMemImmOffsetOperands:</td></tr>
<tr><th id="4606">4606</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemImmOffsetOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4607">4607</th><td>      <b>break</b>;</td></tr>
<tr><th id="4608">4608</th><td>    <b>case</b> CVT_95_addMemRegOffsetOperands:</td></tr>
<tr><th id="4609">4609</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemRegOffsetOperands(Inst, <var>3</var>);</td></tr>
<tr><th id="4610">4610</th><td>      <b>break</b>;</td></tr>
<tr><th id="4611">4611</th><td>    <b>case</b> CVT_95_addMemUImm12OffsetOperands:</td></tr>
<tr><th id="4612">4612</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemUImm12OffsetOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4613">4613</th><td>      <b>break</b>;</td></tr>
<tr><th id="4614">4614</th><td>    <b>case</b> CVT_95_addT2MemRegOffsetOperands:</td></tr>
<tr><th id="4615">4615</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addT2MemRegOffsetOperands(Inst, <var>3</var>);</td></tr>
<tr><th id="4616">4616</th><td>      <b>break</b>;</td></tr>
<tr><th id="4617">4617</th><td>    <b>case</b> CVT_95_addMemPCRelImm12Operands:</td></tr>
<tr><th id="4618">4618</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemPCRelImm12Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4619">4619</th><td>      <b>break</b>;</td></tr>
<tr><th id="4620">4620</th><td>    <b>case</b> CVT_95_addAM2OffsetImmOperands:</td></tr>
<tr><th id="4621">4621</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addAM2OffsetImmOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4622">4622</th><td>      <b>break</b>;</td></tr>
<tr><th id="4623">4623</th><td>    <b>case</b> CVT_95_addPostIdxRegShiftedOperands:</td></tr>
<tr><th id="4624">4624</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addPostIdxRegShiftedOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4625">4625</th><td>      <b>break</b>;</td></tr>
<tr><th id="4626">4626</th><td>    <b>case</b> CVT_95_addMemThumbRIs1Operands:</td></tr>
<tr><th id="4627">4627</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemThumbRIs1Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4628">4628</th><td>      <b>break</b>;</td></tr>
<tr><th id="4629">4629</th><td>    <b>case</b> CVT_95_addMemImm8s4OffsetOperands:</td></tr>
<tr><th id="4630">4630</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemImm8s4OffsetOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4631">4631</th><td>      <b>break</b>;</td></tr>
<tr><th id="4632">4632</th><td>    <b>case</b> CVT_95_addAddrMode3Operands:</td></tr>
<tr><th id="4633">4633</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addAddrMode3Operands(Inst, <var>3</var>);</td></tr>
<tr><th id="4634">4634</th><td>      <b>break</b>;</td></tr>
<tr><th id="4635">4635</th><td>    <b>case</b> CVT_95_addAM3OffsetOperands:</td></tr>
<tr><th id="4636">4636</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addAM3OffsetOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4637">4637</th><td>      <b>break</b>;</td></tr>
<tr><th id="4638">4638</th><td>    <b>case</b> CVT_95_addMemImm0_95_1020s4OffsetOperands:</td></tr>
<tr><th id="4639">4639</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemImm0_1020s4OffsetOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4640">4640</th><td>      <b>break</b>;</td></tr>
<tr><th id="4641">4641</th><td>    <b>case</b> CVT_95_addMemThumbRIs2Operands:</td></tr>
<tr><th id="4642">4642</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemThumbRIs2Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4643">4643</th><td>      <b>break</b>;</td></tr>
<tr><th id="4644">4644</th><td>    <b>case</b> CVT_95_addPostIdxRegOperands:</td></tr>
<tr><th id="4645">4645</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addPostIdxRegOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4646">4646</th><td>      <b>break</b>;</td></tr>
<tr><th id="4647">4647</th><td>    <b>case</b> CVT_95_addPostIdxImm8Operands:</td></tr>
<tr><th id="4648">4648</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addPostIdxImm8Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4649">4649</th><td>      <b>break</b>;</td></tr>
<tr><th id="4650">4650</th><td>    <b>case</b> CVT_reg0:</td></tr>
<tr><th id="4651">4651</th><td>      Inst.addOperand(MCOperand::createReg(<var>0</var>));</td></tr>
<tr><th id="4652">4652</th><td>      <b>break</b>;</td></tr>
<tr><th id="4653">4653</th><td>    <b>case</b> CVT_regCPSR:</td></tr>
<tr><th id="4654">4654</th><td>      Inst.addOperand(MCOperand::createReg(ARM::CPSR));</td></tr>
<tr><th id="4655">4655</th><td>      <b>break</b>;</td></tr>
<tr><th id="4656">4656</th><td>    <b>case</b> CVT_imm_95_14:</td></tr>
<tr><th id="4657">4657</th><td>      Inst.addOperand(MCOperand::createImm(<var>14</var>));</td></tr>
<tr><th id="4658">4658</th><td>      <b>break</b>;</td></tr>
<tr><th id="4659">4659</th><td>    <b>case</b> CVT_95_addBankedRegOperands:</td></tr>
<tr><th id="4660">4660</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addBankedRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4661">4661</th><td>      <b>break</b>;</td></tr>
<tr><th id="4662">4662</th><td>    <b>case</b> CVT_95_addMSRMaskOperands:</td></tr>
<tr><th id="4663">4663</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMSRMaskOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4664">4664</th><td>      <b>break</b>;</td></tr>
<tr><th id="4665">4665</th><td>    <b>case</b> CVT_cvtThumbMultiply:</td></tr>
<tr><th id="4666">4666</th><td>      cvtThumbMultiply(Inst, Operands);</td></tr>
<tr><th id="4667">4667</th><td>      <b>break</b>;</td></tr>
<tr><th id="4668">4668</th><td>    <b>case</b> CVT_regR8:</td></tr>
<tr><th id="4669">4669</th><td>      Inst.addOperand(MCOperand::createReg(ARM::R8));</td></tr>
<tr><th id="4670">4670</th><td>      <b>break</b>;</td></tr>
<tr><th id="4671">4671</th><td>    <b>case</b> CVT_regR0:</td></tr>
<tr><th id="4672">4672</th><td>      Inst.addOperand(MCOperand::createReg(ARM::R0));</td></tr>
<tr><th id="4673">4673</th><td>      <b>break</b>;</td></tr>
<tr><th id="4674">4674</th><td>    <b>case</b> CVT_95_addPKHASRImmOperands:</td></tr>
<tr><th id="4675">4675</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addPKHASRImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4676">4676</th><td>      <b>break</b>;</td></tr>
<tr><th id="4677">4677</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="4678">4678</th><td>      Inst.addOperand(MCOperand::createImm(<var>4</var>));</td></tr>
<tr><th id="4679">4679</th><td>      <b>break</b>;</td></tr>
<tr><th id="4680">4680</th><td>    <b>case</b> CVT_95_addImm1_95_32Operands:</td></tr>
<tr><th id="4681">4681</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addImm1_32Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4682">4682</th><td>      <b>break</b>;</td></tr>
<tr><th id="4683">4683</th><td>    <b>case</b> CVT_imm_95_5:</td></tr>
<tr><th id="4684">4684</th><td>      Inst.addOperand(MCOperand::createImm(<var>5</var>));</td></tr>
<tr><th id="4685">4685</th><td>      <b>break</b>;</td></tr>
<tr><th id="4686">4686</th><td>    <b>case</b> CVT_95_addMveSaturateOperands:</td></tr>
<tr><th id="4687">4687</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMveSaturateOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4688">4688</th><td>      <b>break</b>;</td></tr>
<tr><th id="4689">4689</th><td>    <b>case</b> CVT_95_addShifterImmOperands:</td></tr>
<tr><th id="4690">4690</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addShifterImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4691">4691</th><td>      <b>break</b>;</td></tr>
<tr><th id="4692">4692</th><td>    <b>case</b> CVT_95_addImm1_95_16Operands:</td></tr>
<tr><th id="4693">4693</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addImm1_16Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4694">4694</th><td>      <b>break</b>;</td></tr>
<tr><th id="4695">4695</th><td>    <b>case</b> CVT_95_addRotImmOperands:</td></tr>
<tr><th id="4696">4696</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addRotImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4697">4697</th><td>      <b>break</b>;</td></tr>
<tr><th id="4698">4698</th><td>    <b>case</b> CVT_95_addMemTBBOperands:</td></tr>
<tr><th id="4699">4699</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemTBBOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4700">4700</th><td>      <b>break</b>;</td></tr>
<tr><th id="4701">4701</th><td>    <b>case</b> CVT_95_addMemTBHOperands:</td></tr>
<tr><th id="4702">4702</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemTBHOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4703">4703</th><td>      <b>break</b>;</td></tr>
<tr><th id="4704">4704</th><td>    <b>case</b> CVT_95_addTraceSyncBarrierOptOperands:</td></tr>
<tr><th id="4705">4705</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addTraceSyncBarrierOptOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4706">4706</th><td>      <b>break</b>;</td></tr>
<tr><th id="4707">4707</th><td>    <b>case</b> CVT_95_addVPTPredNOperands:</td></tr>
<tr><th id="4708">4708</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addVPTPredNOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4709">4709</th><td>      <b>break</b>;</td></tr>
<tr><th id="4710">4710</th><td>    <b>case</b> CVT_95_addVPTPredROperands:</td></tr>
<tr><th id="4711">4711</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addVPTPredROperands(Inst, <var>3</var>);</td></tr>
<tr><th id="4712">4712</th><td>      <b>break</b>;</td></tr>
<tr><th id="4713">4713</th><td>    <b>case</b> CVT_95_addNEONi16splatNotOperands:</td></tr>
<tr><th id="4714">4714</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addNEONi16splatNotOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4715">4715</th><td>      <b>break</b>;</td></tr>
<tr><th id="4716">4716</th><td>    <b>case</b> CVT_95_addNEONi32splatNotOperands:</td></tr>
<tr><th id="4717">4717</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addNEONi32splatNotOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4718">4718</th><td>      <b>break</b>;</td></tr>
<tr><th id="4719">4719</th><td>    <b>case</b> CVT_95_addNEONi16splatOperands:</td></tr>
<tr><th id="4720">4720</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addNEONi16splatOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4721">4721</th><td>      <b>break</b>;</td></tr>
<tr><th id="4722">4722</th><td>    <b>case</b> CVT_95_addNEONi32splatOperands:</td></tr>
<tr><th id="4723">4723</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addNEONi32splatOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4724">4724</th><td>      <b>break</b>;</td></tr>
<tr><th id="4725">4725</th><td>    <b>case</b> CVT_95_addComplexRotationOddOperands:</td></tr>
<tr><th id="4726">4726</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addComplexRotationOddOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4727">4727</th><td>      <b>break</b>;</td></tr>
<tr><th id="4728">4728</th><td>    <b>case</b> CVT_95_addComplexRotationEvenOperands:</td></tr>
<tr><th id="4729">4729</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addComplexRotationEvenOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4730">4730</th><td>      <b>break</b>;</td></tr>
<tr><th id="4731">4731</th><td>    <b>case</b> CVT_95_addVectorIndex64Operands:</td></tr>
<tr><th id="4732">4732</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addVectorIndex64Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4733">4733</th><td>      <b>break</b>;</td></tr>
<tr><th id="4734">4734</th><td>    <b>case</b> CVT_95_addVectorIndex32Operands:</td></tr>
<tr><th id="4735">4735</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addVectorIndex32Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4736">4736</th><td>      <b>break</b>;</td></tr>
<tr><th id="4737">4737</th><td>    <b>case</b> CVT_95_addFBits16Operands:</td></tr>
<tr><th id="4738">4738</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addFBits16Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4739">4739</th><td>      <b>break</b>;</td></tr>
<tr><th id="4740">4740</th><td>    <b>case</b> CVT_95_addFBits32Operands:</td></tr>
<tr><th id="4741">4741</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addFBits32Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4742">4742</th><td>      <b>break</b>;</td></tr>
<tr><th id="4743">4743</th><td>    <b>case</b> CVT_95_addPowerTwoOperands:</td></tr>
<tr><th id="4744">4744</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addPowerTwoOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4745">4745</th><td>      <b>break</b>;</td></tr>
<tr><th id="4746">4746</th><td>    <b>case</b> CVT_95_addVectorIndex16Operands:</td></tr>
<tr><th id="4747">4747</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addVectorIndex16Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4748">4748</th><td>      <b>break</b>;</td></tr>
<tr><th id="4749">4749</th><td>    <b>case</b> CVT_95_addVectorIndex8Operands:</td></tr>
<tr><th id="4750">4750</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addVectorIndex8Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4751">4751</th><td>      <b>break</b>;</td></tr>
<tr><th id="4752">4752</th><td>    <b>case</b> CVT_95_addVecListOperands:</td></tr>
<tr><th id="4753">4753</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addVecListOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4754">4754</th><td>      <b>break</b>;</td></tr>
<tr><th id="4755">4755</th><td>    <b>case</b> CVT_95_addDupAlignedMemory16Operands:</td></tr>
<tr><th id="4756">4756</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addDupAlignedMemory16Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4757">4757</th><td>      <b>break</b>;</td></tr>
<tr><th id="4758">4758</th><td>    <b>case</b> CVT_95_addAlignedMemory64or128Operands:</td></tr>
<tr><th id="4759">4759</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addAlignedMemory64or128Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4760">4760</th><td>      <b>break</b>;</td></tr>
<tr><th id="4761">4761</th><td>    <b>case</b> CVT_95_addAlignedMemory64or128or256Operands:</td></tr>
<tr><th id="4762">4762</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addAlignedMemory64or128or256Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4763">4763</th><td>      <b>break</b>;</td></tr>
<tr><th id="4764">4764</th><td>    <b>case</b> CVT_95_addAlignedMemory64Operands:</td></tr>
<tr><th id="4765">4765</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addAlignedMemory64Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4766">4766</th><td>      <b>break</b>;</td></tr>
<tr><th id="4767">4767</th><td>    <b>case</b> CVT_95_addVecListIndexedOperands:</td></tr>
<tr><th id="4768">4768</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addVecListIndexedOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4769">4769</th><td>      <b>break</b>;</td></tr>
<tr><th id="4770">4770</th><td>    <b>case</b> CVT_95_addAlignedMemory16Operands:</td></tr>
<tr><th id="4771">4771</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addAlignedMemory16Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4772">4772</th><td>      <b>break</b>;</td></tr>
<tr><th id="4773">4773</th><td>    <b>case</b> CVT_95_addDupAlignedMemory32Operands:</td></tr>
<tr><th id="4774">4774</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addDupAlignedMemory32Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4775">4775</th><td>      <b>break</b>;</td></tr>
<tr><th id="4776">4776</th><td>    <b>case</b> CVT_95_addAlignedMemory32Operands:</td></tr>
<tr><th id="4777">4777</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addAlignedMemory32Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4778">4778</th><td>      <b>break</b>;</td></tr>
<tr><th id="4779">4779</th><td>    <b>case</b> CVT_95_addDupAlignedMemoryNoneOperands:</td></tr>
<tr><th id="4780">4780</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addDupAlignedMemoryNoneOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4781">4781</th><td>      <b>break</b>;</td></tr>
<tr><th id="4782">4782</th><td>    <b>case</b> CVT_95_addAlignedMemoryNoneOperands:</td></tr>
<tr><th id="4783">4783</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addAlignedMemoryNoneOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4784">4784</th><td>      <b>break</b>;</td></tr>
<tr><th id="4785">4785</th><td>    <b>case</b> CVT_95_addAlignedMemoryOperands:</td></tr>
<tr><th id="4786">4786</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addAlignedMemoryOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4787">4787</th><td>      <b>break</b>;</td></tr>
<tr><th id="4788">4788</th><td>    <b>case</b> CVT_95_addDupAlignedMemory64Operands:</td></tr>
<tr><th id="4789">4789</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addDupAlignedMemory64Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4790">4790</th><td>      <b>break</b>;</td></tr>
<tr><th id="4791">4791</th><td>    <b>case</b> CVT_95_addMVEVecListOperands:</td></tr>
<tr><th id="4792">4792</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMVEVecListOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4793">4793</th><td>      <b>break</b>;</td></tr>
<tr><th id="4794">4794</th><td>    <b>case</b> CVT_95_addMemNoOffsetT2Operands:</td></tr>
<tr><th id="4795">4795</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemNoOffsetT2Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4796">4796</th><td>      <b>break</b>;</td></tr>
<tr><th id="4797">4797</th><td>    <b>case</b> CVT_95_addMemNoOffsetT2NoSpOperands:</td></tr>
<tr><th id="4798">4798</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemNoOffsetT2NoSpOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4799">4799</th><td>      <b>break</b>;</td></tr>
<tr><th id="4800">4800</th><td>    <b>case</b> CVT_95_addDupAlignedMemory64or128Operands:</td></tr>
<tr><th id="4801">4801</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addDupAlignedMemory64or128Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4802">4802</th><td>      <b>break</b>;</td></tr>
<tr><th id="4803">4803</th><td>    <b>case</b> CVT_95_addSPRRegListOperands:</td></tr>
<tr><th id="4804">4804</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addSPRRegListOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4805">4805</th><td>      <b>break</b>;</td></tr>
<tr><th id="4806">4806</th><td>    <b>case</b> CVT_95_addMemImm7s4OffsetOperands:</td></tr>
<tr><th id="4807">4807</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemImm7s4OffsetOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4808">4808</th><td>      <b>break</b>;</td></tr>
<tr><th id="4809">4809</th><td>    <b>case</b> CVT_95_addAddrMode5FP16Operands:</td></tr>
<tr><th id="4810">4810</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addAddrMode5FP16Operands(Inst, <var>2</var>);</td></tr>
<tr><th id="4811">4811</th><td>      <b>break</b>;</td></tr>
<tr><th id="4812">4812</th><td>    <b>case</b> CVT_95_addImm7s4Operands:</td></tr>
<tr><th id="4813">4813</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addImm7s4Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4814">4814</th><td>      <b>break</b>;</td></tr>
<tr><th id="4815">4815</th><td>    <b>case</b> CVT_95_addMemRegRQOffsetOperands:</td></tr>
<tr><th id="4816">4816</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemRegRQOffsetOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="4817">4817</th><td>      <b>break</b>;</td></tr>
<tr><th id="4818">4818</th><td>    <b>case</b> CVT_95_addMemNoOffsetTOperands:</td></tr>
<tr><th id="4819">4819</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMemNoOffsetTOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4820">4820</th><td>      <b>break</b>;</td></tr>
<tr><th id="4821">4821</th><td>    <b>case</b> CVT_95_addImm7Shift0Operands:</td></tr>
<tr><th id="4822">4822</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addImm7Shift0Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4823">4823</th><td>      <b>break</b>;</td></tr>
<tr><th id="4824">4824</th><td>    <b>case</b> CVT_95_addImm7Shift1Operands:</td></tr>
<tr><th id="4825">4825</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addImm7Shift1Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4826">4826</th><td>      <b>break</b>;</td></tr>
<tr><th id="4827">4827</th><td>    <b>case</b> CVT_95_addImm7Shift2Operands:</td></tr>
<tr><th id="4828">4828</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addImm7Shift2Operands(Inst, <var>1</var>);</td></tr>
<tr><th id="4829">4829</th><td>      <b>break</b>;</td></tr>
<tr><th id="4830">4830</th><td>    <b>case</b> CVT_95_addNEONi32vmovOperands:</td></tr>
<tr><th id="4831">4831</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addNEONi32vmovOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4832">4832</th><td>      <b>break</b>;</td></tr>
<tr><th id="4833">4833</th><td>    <b>case</b> CVT_95_addNEONvmovi8ReplicateOperands:</td></tr>
<tr><th id="4834">4834</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addNEONvmovi8ReplicateOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4835">4835</th><td>      <b>break</b>;</td></tr>
<tr><th id="4836">4836</th><td>    <b>case</b> CVT_95_addNEONvmovi16ReplicateOperands:</td></tr>
<tr><th id="4837">4837</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addNEONvmovi16ReplicateOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4838">4838</th><td>      <b>break</b>;</td></tr>
<tr><th id="4839">4839</th><td>    <b>case</b> CVT_95_addNEONi32vmovNegOperands:</td></tr>
<tr><th id="4840">4840</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addNEONi32vmovNegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4841">4841</th><td>      <b>break</b>;</td></tr>
<tr><th id="4842">4842</th><td>    <b>case</b> CVT_95_addNEONvmovi32ReplicateOperands:</td></tr>
<tr><th id="4843">4843</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addNEONvmovi32ReplicateOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4844">4844</th><td>      <b>break</b>;</td></tr>
<tr><th id="4845">4845</th><td>    <b>case</b> CVT_95_addNEONi64splatOperands:</td></tr>
<tr><th id="4846">4846</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addNEONi64splatOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4847">4847</th><td>      <b>break</b>;</td></tr>
<tr><th id="4848">4848</th><td>    <b>case</b> CVT_95_addNEONi8splatOperands:</td></tr>
<tr><th id="4849">4849</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addNEONi8splatOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4850">4850</th><td>      <b>break</b>;</td></tr>
<tr><th id="4851">4851</th><td>    <b>case</b> CVT_95_addMVEVectorIndexOperands:</td></tr>
<tr><th id="4852">4852</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMVEVectorIndexOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4853">4853</th><td>      <b>break</b>;</td></tr>
<tr><th id="4854">4854</th><td>    <b>case</b> CVT_95_addMVEPairVectorIndexOperands:</td></tr>
<tr><th id="4855">4855</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addMVEPairVectorIndexOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4856">4856</th><td>      <b>break</b>;</td></tr>
<tr><th id="4857">4857</th><td>    <b>case</b> CVT_cvtMVEVMOVQtoDReg:</td></tr>
<tr><th id="4858">4858</th><td>      cvtMVEVMOVQtoDReg(Inst, Operands);</td></tr>
<tr><th id="4859">4859</th><td>      <b>break</b>;</td></tr>
<tr><th id="4860">4860</th><td>    <b>case</b> CVT_95_addNEONinvi8ReplicateOperands:</td></tr>
<tr><th id="4861">4861</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addNEONinvi8ReplicateOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4862">4862</th><td>      <b>break</b>;</td></tr>
<tr><th id="4863">4863</th><td>    <b>case</b> CVT_95_addFPDRegListWithVPROperands:</td></tr>
<tr><th id="4864">4864</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addFPDRegListWithVPROperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4865">4865</th><td>      <b>break</b>;</td></tr>
<tr><th id="4866">4866</th><td>    <b>case</b> CVT_95_addFPSRegListWithVPROperands:</td></tr>
<tr><th id="4867">4867</th><td>      <b>static_cast</b>&lt;ARMOperand &amp;&gt;(*Operands[OpIdx]).addFPSRegListWithVPROperands(Inst, <var>1</var>);</td></tr>
<tr><th id="4868">4868</th><td>      <b>break</b>;</td></tr>
<tr><th id="4869">4869</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="4870">4870</th><td>      Inst.addOperand(MCOperand::createImm(<var>2</var>));</td></tr>
<tr><th id="4871">4871</th><td>      <b>break</b>;</td></tr>
<tr><th id="4872">4872</th><td>    <b>case</b> CVT_imm_95_3:</td></tr>
<tr><th id="4873">4873</th><td>      Inst.addOperand(MCOperand::createImm(<var>3</var>));</td></tr>
<tr><th id="4874">4874</th><td>      <b>break</b>;</td></tr>
<tr><th id="4875">4875</th><td>    }</td></tr>
<tr><th id="4876">4876</th><td>  }</td></tr>
<tr><th id="4877">4877</th><td>}</td></tr>
<tr><th id="4878">4878</th><td></td></tr>
<tr><th id="4879">4879</th><td><em>void</em> ARMAsmParser::</td></tr>
<tr><th id="4880">4880</th><td>convertToMapAndConstraints(<em>unsigned</em> Kind,</td></tr>
<tr><th id="4881">4881</th><td>                           <em>const</em> OperandVector &amp;Operands) {</td></tr>
<tr><th id="4882">4882</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="4883">4883</th><td>  <em>unsigned</em> NumMCOperands = <var>0</var>;</td></tr>
<tr><th id="4884">4884</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="4885">4885</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="4886">4886</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="4887">4887</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="4888">4888</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="4889">4889</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4890">4890</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"r"</q>);</td></tr>
<tr><th id="4891">4891</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="4892">4892</th><td>      <b>break</b>;</td></tr>
<tr><th id="4893">4893</th><td>    <b>case</b> CVT_Tied:</td></tr>
<tr><th id="4894">4894</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="4895">4895</th><td>      <b>break</b>;</td></tr>
<tr><th id="4896">4896</th><td>    <b>case</b> CVT_95_Reg:</td></tr>
<tr><th id="4897">4897</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4898">4898</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"r"</q>);</td></tr>
<tr><th id="4899">4899</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4900">4900</th><td>      <b>break</b>;</td></tr>
<tr><th id="4901">4901</th><td>    <b>case</b> CVT_95_addCCOutOperands:</td></tr>
<tr><th id="4902">4902</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4903">4903</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4904">4904</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4905">4905</th><td>      <b>break</b>;</td></tr>
<tr><th id="4906">4906</th><td>    <b>case</b> CVT_95_addCondCodeOperands:</td></tr>
<tr><th id="4907">4907</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4908">4908</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4909">4909</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="4910">4910</th><td>      <b>break</b>;</td></tr>
<tr><th id="4911">4911</th><td>    <b>case</b> CVT_95_addRegShiftedRegOperands:</td></tr>
<tr><th id="4912">4912</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4913">4913</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4914">4914</th><td>      NumMCOperands += <var>3</var>;</td></tr>
<tr><th id="4915">4915</th><td>      <b>break</b>;</td></tr>
<tr><th id="4916">4916</th><td>    <b>case</b> CVT_95_addModImmOperands:</td></tr>
<tr><th id="4917">4917</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4918">4918</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4919">4919</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4920">4920</th><td>      <b>break</b>;</td></tr>
<tr><th id="4921">4921</th><td>    <b>case</b> CVT_95_addModImmNotOperands:</td></tr>
<tr><th id="4922">4922</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4923">4923</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4924">4924</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4925">4925</th><td>      <b>break</b>;</td></tr>
<tr><th id="4926">4926</th><td>    <b>case</b> CVT_95_addRegShiftedImmOperands:</td></tr>
<tr><th id="4927">4927</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4928">4928</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4929">4929</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="4930">4930</th><td>      <b>break</b>;</td></tr>
<tr><th id="4931">4931</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="4932">4932</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4933">4933</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4934">4934</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4935">4935</th><td>      <b>break</b>;</td></tr>
<tr><th id="4936">4936</th><td>    <b>case</b> CVT_95_addT2SOImmNotOperands:</td></tr>
<tr><th id="4937">4937</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4938">4938</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4939">4939</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4940">4940</th><td>      <b>break</b>;</td></tr>
<tr><th id="4941">4941</th><td>    <b>case</b> CVT_95_addImm0_95_4095NegOperands:</td></tr>
<tr><th id="4942">4942</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4943">4943</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4944">4944</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4945">4945</th><td>      <b>break</b>;</td></tr>
<tr><th id="4946">4946</th><td>    <b>case</b> CVT_95_addImm0_95_508s4Operands:</td></tr>
<tr><th id="4947">4947</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4948">4948</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4949">4949</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4950">4950</th><td>      <b>break</b>;</td></tr>
<tr><th id="4951">4951</th><td>    <b>case</b> CVT_regSP:</td></tr>
<tr><th id="4952">4952</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4953">4953</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4954">4954</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="4955">4955</th><td>      <b>break</b>;</td></tr>
<tr><th id="4956">4956</th><td>    <b>case</b> CVT_95_addImm0_95_508s4NegOperands:</td></tr>
<tr><th id="4957">4957</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4958">4958</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4959">4959</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4960">4960</th><td>      <b>break</b>;</td></tr>
<tr><th id="4961">4961</th><td>    <b>case</b> CVT_95_addT2SOImmNegOperands:</td></tr>
<tr><th id="4962">4962</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4963">4963</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4964">4964</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4965">4965</th><td>      <b>break</b>;</td></tr>
<tr><th id="4966">4966</th><td>    <b>case</b> CVT_95_addThumbModImmNeg8_95_255Operands:</td></tr>
<tr><th id="4967">4967</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4968">4968</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4969">4969</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4970">4970</th><td>      <b>break</b>;</td></tr>
<tr><th id="4971">4971</th><td>    <b>case</b> CVT_95_addModImmNegOperands:</td></tr>
<tr><th id="4972">4972</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4973">4973</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4974">4974</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4975">4975</th><td>      <b>break</b>;</td></tr>
<tr><th id="4976">4976</th><td>    <b>case</b> CVT_95_addImm0_95_1020s4Operands:</td></tr>
<tr><th id="4977">4977</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4978">4978</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4979">4979</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4980">4980</th><td>      <b>break</b>;</td></tr>
<tr><th id="4981">4981</th><td>    <b>case</b> CVT_95_addThumbModImmNeg1_95_7Operands:</td></tr>
<tr><th id="4982">4982</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4983">4983</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4984">4984</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4985">4985</th><td>      <b>break</b>;</td></tr>
<tr><th id="4986">4986</th><td>    <b>case</b> CVT_95_addUnsignedOffset_95_b8s2Operands:</td></tr>
<tr><th id="4987">4987</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4988">4988</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4989">4989</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4990">4990</th><td>      <b>break</b>;</td></tr>
<tr><th id="4991">4991</th><td>    <b>case</b> CVT_95_addAdrLabelOperands:</td></tr>
<tr><th id="4992">4992</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4993">4993</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4994">4994</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="4995">4995</th><td>      <b>break</b>;</td></tr>
<tr><th id="4996">4996</th><td>    <b>case</b> CVT_95_addARMBranchTargetOperands:</td></tr>
<tr><th id="4997">4997</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="4998">4998</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="4999">4999</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5000">5000</th><td>      <b>break</b>;</td></tr>
<tr><th id="5001">5001</th><td>    <b>case</b> CVT_95_addBitfieldOperands:</td></tr>
<tr><th id="5002">5002</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5003">5003</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5004">5004</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5005">5005</th><td>      <b>break</b>;</td></tr>
<tr><th id="5006">5006</th><td>    <b>case</b> CVT_95_addITCondCodeOperands:</td></tr>
<tr><th id="5007">5007</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5008">5008</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5009">5009</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5010">5010</th><td>      <b>break</b>;</td></tr>
<tr><th id="5011">5011</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="5012">5012</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5013">5013</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="5014">5014</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5015">5015</th><td>      <b>break</b>;</td></tr>
<tr><th id="5016">5016</th><td>    <b>case</b> CVT_95_addThumbBranchTargetOperands:</td></tr>
<tr><th id="5017">5017</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5018">5018</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5019">5019</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5020">5020</th><td>      <b>break</b>;</td></tr>
<tr><th id="5021">5021</th><td>    <b>case</b> CVT_95_addCoprocNumOperands:</td></tr>
<tr><th id="5022">5022</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5023">5023</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5024">5024</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5025">5025</th><td>      <b>break</b>;</td></tr>
<tr><th id="5026">5026</th><td>    <b>case</b> CVT_95_addCoprocRegOperands:</td></tr>
<tr><th id="5027">5027</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5028">5028</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5029">5029</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5030">5030</th><td>      <b>break</b>;</td></tr>
<tr><th id="5031">5031</th><td>    <b>case</b> CVT_95_addITCondCodeInvOperands:</td></tr>
<tr><th id="5032">5032</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5033">5033</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5034">5034</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5035">5035</th><td>      <b>break</b>;</td></tr>
<tr><th id="5036">5036</th><td>    <b>case</b> CVT_95_addRegListWithAPSROperands:</td></tr>
<tr><th id="5037">5037</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5038">5038</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5039">5039</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5040">5040</th><td>      <b>break</b>;</td></tr>
<tr><th id="5041">5041</th><td>    <b>case</b> CVT_95_addProcIFlagsOperands:</td></tr>
<tr><th id="5042">5042</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5043">5043</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5044">5044</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5045">5045</th><td>      <b>break</b>;</td></tr>
<tr><th id="5046">5046</th><td>    <b>case</b> CVT_imm_95_20:</td></tr>
<tr><th id="5047">5047</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5048">5048</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="5049">5049</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5050">5050</th><td>      <b>break</b>;</td></tr>
<tr><th id="5051">5051</th><td>    <b>case</b> CVT_regZR:</td></tr>
<tr><th id="5052">5052</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5053">5053</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5054">5054</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5055">5055</th><td>      <b>break</b>;</td></tr>
<tr><th id="5056">5056</th><td>    <b>case</b> CVT_imm_95_12:</td></tr>
<tr><th id="5057">5057</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5058">5058</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="5059">5059</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5060">5060</th><td>      <b>break</b>;</td></tr>
<tr><th id="5061">5061</th><td>    <b>case</b> CVT_imm_95_15:</td></tr>
<tr><th id="5062">5062</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5063">5063</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="5064">5064</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5065">5065</th><td>      <b>break</b>;</td></tr>
<tr><th id="5066">5066</th><td>    <b>case</b> CVT_95_addMemBarrierOptOperands:</td></tr>
<tr><th id="5067">5067</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5068">5068</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5069">5069</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5070">5070</th><td>      <b>break</b>;</td></tr>
<tr><th id="5071">5071</th><td>    <b>case</b> CVT_imm_95_16:</td></tr>
<tr><th id="5072">5072</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5073">5073</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="5074">5074</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5075">5075</th><td>      <b>break</b>;</td></tr>
<tr><th id="5076">5076</th><td>    <b>case</b> CVT_95_addFPImmOperands:</td></tr>
<tr><th id="5077">5077</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5078">5078</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5079">5079</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5080">5080</th><td>      <b>break</b>;</td></tr>
<tr><th id="5081">5081</th><td>    <b>case</b> CVT_95_addDPRRegListOperands:</td></tr>
<tr><th id="5082">5082</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5083">5083</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5084">5084</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5085">5085</th><td>      <b>break</b>;</td></tr>
<tr><th id="5086">5086</th><td>    <b>case</b> CVT_imm_95_1:</td></tr>
<tr><th id="5087">5087</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5088">5088</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="5089">5089</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5090">5090</th><td>      <b>break</b>;</td></tr>
<tr><th id="5091">5091</th><td>    <b>case</b> CVT_95_addInstSyncBarrierOptOperands:</td></tr>
<tr><th id="5092">5092</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5093">5093</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5094">5094</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5095">5095</th><td>      <b>break</b>;</td></tr>
<tr><th id="5096">5096</th><td>    <b>case</b> CVT_95_addITMaskOperands:</td></tr>
<tr><th id="5097">5097</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5098">5098</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5099">5099</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5100">5100</th><td>      <b>break</b>;</td></tr>
<tr><th id="5101">5101</th><td>    <b>case</b> CVT_95_addMemNoOffsetOperands:</td></tr>
<tr><th id="5102">5102</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5103">5103</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5104">5104</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5105">5105</th><td>      <b>break</b>;</td></tr>
<tr><th id="5106">5106</th><td>    <b>case</b> CVT_95_addAddrMode5Operands:</td></tr>
<tr><th id="5107">5107</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5108">5108</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5109">5109</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5110">5110</th><td>      <b>break</b>;</td></tr>
<tr><th id="5111">5111</th><td>    <b>case</b> CVT_95_addCoprocOptionOperands:</td></tr>
<tr><th id="5112">5112</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5113">5113</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5114">5114</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5115">5115</th><td>      <b>break</b>;</td></tr>
<tr><th id="5116">5116</th><td>    <b>case</b> CVT_95_addPostIdxImm8s4Operands:</td></tr>
<tr><th id="5117">5117</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5118">5118</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5119">5119</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5120">5120</th><td>      <b>break</b>;</td></tr>
<tr><th id="5121">5121</th><td>    <b>case</b> CVT_95_addRegListOperands:</td></tr>
<tr><th id="5122">5122</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5123">5123</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5124">5124</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5125">5125</th><td>      <b>break</b>;</td></tr>
<tr><th id="5126">5126</th><td>    <b>case</b> CVT_95_addThumbMemPCOperands:</td></tr>
<tr><th id="5127">5127</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5128">5128</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5129">5129</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5130">5130</th><td>      <b>break</b>;</td></tr>
<tr><th id="5131">5131</th><td>    <b>case</b> CVT_95_addConstPoolAsmImmOperands:</td></tr>
<tr><th id="5132">5132</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5133">5133</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5134">5134</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5135">5135</th><td>      <b>break</b>;</td></tr>
<tr><th id="5136">5136</th><td>    <b>case</b> CVT_95_addMemThumbRIs4Operands:</td></tr>
<tr><th id="5137">5137</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5138">5138</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5139">5139</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5140">5140</th><td>      <b>break</b>;</td></tr>
<tr><th id="5141">5141</th><td>    <b>case</b> CVT_95_addMemThumbRROperands:</td></tr>
<tr><th id="5142">5142</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5143">5143</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5144">5144</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5145">5145</th><td>      <b>break</b>;</td></tr>
<tr><th id="5146">5146</th><td>    <b>case</b> CVT_95_addMemThumbSPIOperands:</td></tr>
<tr><th id="5147">5147</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5148">5148</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5149">5149</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5150">5150</th><td>      <b>break</b>;</td></tr>
<tr><th id="5151">5151</th><td>    <b>case</b> CVT_95_addMemImm12OffsetOperands:</td></tr>
<tr><th id="5152">5152</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5153">5153</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5154">5154</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5155">5155</th><td>      <b>break</b>;</td></tr>
<tr><th id="5156">5156</th><td>    <b>case</b> CVT_95_addMemImmOffsetOperands:</td></tr>
<tr><th id="5157">5157</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5158">5158</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5159">5159</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5160">5160</th><td>      <b>break</b>;</td></tr>
<tr><th id="5161">5161</th><td>    <b>case</b> CVT_95_addMemRegOffsetOperands:</td></tr>
<tr><th id="5162">5162</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5163">5163</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5164">5164</th><td>      NumMCOperands += <var>3</var>;</td></tr>
<tr><th id="5165">5165</th><td>      <b>break</b>;</td></tr>
<tr><th id="5166">5166</th><td>    <b>case</b> CVT_95_addMemUImm12OffsetOperands:</td></tr>
<tr><th id="5167">5167</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5168">5168</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5169">5169</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5170">5170</th><td>      <b>break</b>;</td></tr>
<tr><th id="5171">5171</th><td>    <b>case</b> CVT_95_addT2MemRegOffsetOperands:</td></tr>
<tr><th id="5172">5172</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5173">5173</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5174">5174</th><td>      NumMCOperands += <var>3</var>;</td></tr>
<tr><th id="5175">5175</th><td>      <b>break</b>;</td></tr>
<tr><th id="5176">5176</th><td>    <b>case</b> CVT_95_addMemPCRelImm12Operands:</td></tr>
<tr><th id="5177">5177</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5178">5178</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5179">5179</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5180">5180</th><td>      <b>break</b>;</td></tr>
<tr><th id="5181">5181</th><td>    <b>case</b> CVT_95_addAM2OffsetImmOperands:</td></tr>
<tr><th id="5182">5182</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5183">5183</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5184">5184</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5185">5185</th><td>      <b>break</b>;</td></tr>
<tr><th id="5186">5186</th><td>    <b>case</b> CVT_95_addPostIdxRegShiftedOperands:</td></tr>
<tr><th id="5187">5187</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5188">5188</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5189">5189</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5190">5190</th><td>      <b>break</b>;</td></tr>
<tr><th id="5191">5191</th><td>    <b>case</b> CVT_95_addMemThumbRIs1Operands:</td></tr>
<tr><th id="5192">5192</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5193">5193</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5194">5194</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5195">5195</th><td>      <b>break</b>;</td></tr>
<tr><th id="5196">5196</th><td>    <b>case</b> CVT_95_addMemImm8s4OffsetOperands:</td></tr>
<tr><th id="5197">5197</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5198">5198</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5199">5199</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5200">5200</th><td>      <b>break</b>;</td></tr>
<tr><th id="5201">5201</th><td>    <b>case</b> CVT_95_addAddrMode3Operands:</td></tr>
<tr><th id="5202">5202</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5203">5203</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5204">5204</th><td>      NumMCOperands += <var>3</var>;</td></tr>
<tr><th id="5205">5205</th><td>      <b>break</b>;</td></tr>
<tr><th id="5206">5206</th><td>    <b>case</b> CVT_95_addAM3OffsetOperands:</td></tr>
<tr><th id="5207">5207</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5208">5208</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5209">5209</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5210">5210</th><td>      <b>break</b>;</td></tr>
<tr><th id="5211">5211</th><td>    <b>case</b> CVT_95_addMemImm0_95_1020s4OffsetOperands:</td></tr>
<tr><th id="5212">5212</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5213">5213</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5214">5214</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5215">5215</th><td>      <b>break</b>;</td></tr>
<tr><th id="5216">5216</th><td>    <b>case</b> CVT_95_addMemThumbRIs2Operands:</td></tr>
<tr><th id="5217">5217</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5218">5218</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5219">5219</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5220">5220</th><td>      <b>break</b>;</td></tr>
<tr><th id="5221">5221</th><td>    <b>case</b> CVT_95_addPostIdxRegOperands:</td></tr>
<tr><th id="5222">5222</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5223">5223</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5224">5224</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5225">5225</th><td>      <b>break</b>;</td></tr>
<tr><th id="5226">5226</th><td>    <b>case</b> CVT_95_addPostIdxImm8Operands:</td></tr>
<tr><th id="5227">5227</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5228">5228</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5229">5229</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5230">5230</th><td>      <b>break</b>;</td></tr>
<tr><th id="5231">5231</th><td>    <b>case</b> CVT_reg0:</td></tr>
<tr><th id="5232">5232</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5233">5233</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5234">5234</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5235">5235</th><td>      <b>break</b>;</td></tr>
<tr><th id="5236">5236</th><td>    <b>case</b> CVT_regCPSR:</td></tr>
<tr><th id="5237">5237</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5238">5238</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5239">5239</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5240">5240</th><td>      <b>break</b>;</td></tr>
<tr><th id="5241">5241</th><td>    <b>case</b> CVT_imm_95_14:</td></tr>
<tr><th id="5242">5242</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5243">5243</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="5244">5244</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5245">5245</th><td>      <b>break</b>;</td></tr>
<tr><th id="5246">5246</th><td>    <b>case</b> CVT_95_addBankedRegOperands:</td></tr>
<tr><th id="5247">5247</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5248">5248</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5249">5249</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5250">5250</th><td>      <b>break</b>;</td></tr>
<tr><th id="5251">5251</th><td>    <b>case</b> CVT_95_addMSRMaskOperands:</td></tr>
<tr><th id="5252">5252</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5253">5253</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5254">5254</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5255">5255</th><td>      <b>break</b>;</td></tr>
<tr><th id="5256">5256</th><td>    <b>case</b> CVT_regR8:</td></tr>
<tr><th id="5257">5257</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5258">5258</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5259">5259</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5260">5260</th><td>      <b>break</b>;</td></tr>
<tr><th id="5261">5261</th><td>    <b>case</b> CVT_regR0:</td></tr>
<tr><th id="5262">5262</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5263">5263</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5264">5264</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5265">5265</th><td>      <b>break</b>;</td></tr>
<tr><th id="5266">5266</th><td>    <b>case</b> CVT_95_addPKHASRImmOperands:</td></tr>
<tr><th id="5267">5267</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5268">5268</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5269">5269</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5270">5270</th><td>      <b>break</b>;</td></tr>
<tr><th id="5271">5271</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="5272">5272</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5273">5273</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="5274">5274</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5275">5275</th><td>      <b>break</b>;</td></tr>
<tr><th id="5276">5276</th><td>    <b>case</b> CVT_95_addImm1_95_32Operands:</td></tr>
<tr><th id="5277">5277</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5278">5278</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5279">5279</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5280">5280</th><td>      <b>break</b>;</td></tr>
<tr><th id="5281">5281</th><td>    <b>case</b> CVT_imm_95_5:</td></tr>
<tr><th id="5282">5282</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5283">5283</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="5284">5284</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5285">5285</th><td>      <b>break</b>;</td></tr>
<tr><th id="5286">5286</th><td>    <b>case</b> CVT_95_addMveSaturateOperands:</td></tr>
<tr><th id="5287">5287</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5288">5288</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5289">5289</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5290">5290</th><td>      <b>break</b>;</td></tr>
<tr><th id="5291">5291</th><td>    <b>case</b> CVT_95_addShifterImmOperands:</td></tr>
<tr><th id="5292">5292</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5293">5293</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5294">5294</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5295">5295</th><td>      <b>break</b>;</td></tr>
<tr><th id="5296">5296</th><td>    <b>case</b> CVT_95_addImm1_95_16Operands:</td></tr>
<tr><th id="5297">5297</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5298">5298</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5299">5299</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5300">5300</th><td>      <b>break</b>;</td></tr>
<tr><th id="5301">5301</th><td>    <b>case</b> CVT_95_addRotImmOperands:</td></tr>
<tr><th id="5302">5302</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5303">5303</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5304">5304</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5305">5305</th><td>      <b>break</b>;</td></tr>
<tr><th id="5306">5306</th><td>    <b>case</b> CVT_95_addMemTBBOperands:</td></tr>
<tr><th id="5307">5307</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5308">5308</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5309">5309</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5310">5310</th><td>      <b>break</b>;</td></tr>
<tr><th id="5311">5311</th><td>    <b>case</b> CVT_95_addMemTBHOperands:</td></tr>
<tr><th id="5312">5312</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5313">5313</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5314">5314</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5315">5315</th><td>      <b>break</b>;</td></tr>
<tr><th id="5316">5316</th><td>    <b>case</b> CVT_95_addTraceSyncBarrierOptOperands:</td></tr>
<tr><th id="5317">5317</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5318">5318</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5319">5319</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5320">5320</th><td>      <b>break</b>;</td></tr>
<tr><th id="5321">5321</th><td>    <b>case</b> CVT_95_addVPTPredNOperands:</td></tr>
<tr><th id="5322">5322</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5323">5323</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5324">5324</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5325">5325</th><td>      <b>break</b>;</td></tr>
<tr><th id="5326">5326</th><td>    <b>case</b> CVT_95_addVPTPredROperands:</td></tr>
<tr><th id="5327">5327</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5328">5328</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5329">5329</th><td>      NumMCOperands += <var>3</var>;</td></tr>
<tr><th id="5330">5330</th><td>      <b>break</b>;</td></tr>
<tr><th id="5331">5331</th><td>    <b>case</b> CVT_95_addNEONi16splatNotOperands:</td></tr>
<tr><th id="5332">5332</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5333">5333</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5334">5334</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5335">5335</th><td>      <b>break</b>;</td></tr>
<tr><th id="5336">5336</th><td>    <b>case</b> CVT_95_addNEONi32splatNotOperands:</td></tr>
<tr><th id="5337">5337</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5338">5338</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5339">5339</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5340">5340</th><td>      <b>break</b>;</td></tr>
<tr><th id="5341">5341</th><td>    <b>case</b> CVT_95_addNEONi16splatOperands:</td></tr>
<tr><th id="5342">5342</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5343">5343</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5344">5344</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5345">5345</th><td>      <b>break</b>;</td></tr>
<tr><th id="5346">5346</th><td>    <b>case</b> CVT_95_addNEONi32splatOperands:</td></tr>
<tr><th id="5347">5347</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5348">5348</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5349">5349</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5350">5350</th><td>      <b>break</b>;</td></tr>
<tr><th id="5351">5351</th><td>    <b>case</b> CVT_95_addComplexRotationOddOperands:</td></tr>
<tr><th id="5352">5352</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5353">5353</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5354">5354</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5355">5355</th><td>      <b>break</b>;</td></tr>
<tr><th id="5356">5356</th><td>    <b>case</b> CVT_95_addComplexRotationEvenOperands:</td></tr>
<tr><th id="5357">5357</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5358">5358</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5359">5359</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5360">5360</th><td>      <b>break</b>;</td></tr>
<tr><th id="5361">5361</th><td>    <b>case</b> CVT_95_addVectorIndex64Operands:</td></tr>
<tr><th id="5362">5362</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5363">5363</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5364">5364</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5365">5365</th><td>      <b>break</b>;</td></tr>
<tr><th id="5366">5366</th><td>    <b>case</b> CVT_95_addVectorIndex32Operands:</td></tr>
<tr><th id="5367">5367</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5368">5368</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5369">5369</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5370">5370</th><td>      <b>break</b>;</td></tr>
<tr><th id="5371">5371</th><td>    <b>case</b> CVT_95_addFBits16Operands:</td></tr>
<tr><th id="5372">5372</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5373">5373</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5374">5374</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5375">5375</th><td>      <b>break</b>;</td></tr>
<tr><th id="5376">5376</th><td>    <b>case</b> CVT_95_addFBits32Operands:</td></tr>
<tr><th id="5377">5377</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5378">5378</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5379">5379</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5380">5380</th><td>      <b>break</b>;</td></tr>
<tr><th id="5381">5381</th><td>    <b>case</b> CVT_95_addPowerTwoOperands:</td></tr>
<tr><th id="5382">5382</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5383">5383</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5384">5384</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5385">5385</th><td>      <b>break</b>;</td></tr>
<tr><th id="5386">5386</th><td>    <b>case</b> CVT_95_addVectorIndex16Operands:</td></tr>
<tr><th id="5387">5387</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5388">5388</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5389">5389</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5390">5390</th><td>      <b>break</b>;</td></tr>
<tr><th id="5391">5391</th><td>    <b>case</b> CVT_95_addVectorIndex8Operands:</td></tr>
<tr><th id="5392">5392</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5393">5393</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5394">5394</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5395">5395</th><td>      <b>break</b>;</td></tr>
<tr><th id="5396">5396</th><td>    <b>case</b> CVT_95_addVecListOperands:</td></tr>
<tr><th id="5397">5397</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5398">5398</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5399">5399</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5400">5400</th><td>      <b>break</b>;</td></tr>
<tr><th id="5401">5401</th><td>    <b>case</b> CVT_95_addDupAlignedMemory16Operands:</td></tr>
<tr><th id="5402">5402</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5403">5403</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5404">5404</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5405">5405</th><td>      <b>break</b>;</td></tr>
<tr><th id="5406">5406</th><td>    <b>case</b> CVT_95_addAlignedMemory64or128Operands:</td></tr>
<tr><th id="5407">5407</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5408">5408</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5409">5409</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5410">5410</th><td>      <b>break</b>;</td></tr>
<tr><th id="5411">5411</th><td>    <b>case</b> CVT_95_addAlignedMemory64or128or256Operands:</td></tr>
<tr><th id="5412">5412</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5413">5413</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5414">5414</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5415">5415</th><td>      <b>break</b>;</td></tr>
<tr><th id="5416">5416</th><td>    <b>case</b> CVT_95_addAlignedMemory64Operands:</td></tr>
<tr><th id="5417">5417</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5418">5418</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5419">5419</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5420">5420</th><td>      <b>break</b>;</td></tr>
<tr><th id="5421">5421</th><td>    <b>case</b> CVT_95_addVecListIndexedOperands:</td></tr>
<tr><th id="5422">5422</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5423">5423</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5424">5424</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5425">5425</th><td>      <b>break</b>;</td></tr>
<tr><th id="5426">5426</th><td>    <b>case</b> CVT_95_addAlignedMemory16Operands:</td></tr>
<tr><th id="5427">5427</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5428">5428</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5429">5429</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5430">5430</th><td>      <b>break</b>;</td></tr>
<tr><th id="5431">5431</th><td>    <b>case</b> CVT_95_addDupAlignedMemory32Operands:</td></tr>
<tr><th id="5432">5432</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5433">5433</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5434">5434</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5435">5435</th><td>      <b>break</b>;</td></tr>
<tr><th id="5436">5436</th><td>    <b>case</b> CVT_95_addAlignedMemory32Operands:</td></tr>
<tr><th id="5437">5437</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5438">5438</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5439">5439</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5440">5440</th><td>      <b>break</b>;</td></tr>
<tr><th id="5441">5441</th><td>    <b>case</b> CVT_95_addDupAlignedMemoryNoneOperands:</td></tr>
<tr><th id="5442">5442</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5443">5443</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5444">5444</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5445">5445</th><td>      <b>break</b>;</td></tr>
<tr><th id="5446">5446</th><td>    <b>case</b> CVT_95_addAlignedMemoryNoneOperands:</td></tr>
<tr><th id="5447">5447</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5448">5448</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5449">5449</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5450">5450</th><td>      <b>break</b>;</td></tr>
<tr><th id="5451">5451</th><td>    <b>case</b> CVT_95_addAlignedMemoryOperands:</td></tr>
<tr><th id="5452">5452</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5453">5453</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5454">5454</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5455">5455</th><td>      <b>break</b>;</td></tr>
<tr><th id="5456">5456</th><td>    <b>case</b> CVT_95_addDupAlignedMemory64Operands:</td></tr>
<tr><th id="5457">5457</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5458">5458</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5459">5459</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5460">5460</th><td>      <b>break</b>;</td></tr>
<tr><th id="5461">5461</th><td>    <b>case</b> CVT_95_addMVEVecListOperands:</td></tr>
<tr><th id="5462">5462</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5463">5463</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5464">5464</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5465">5465</th><td>      <b>break</b>;</td></tr>
<tr><th id="5466">5466</th><td>    <b>case</b> CVT_95_addMemNoOffsetT2Operands:</td></tr>
<tr><th id="5467">5467</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5468">5468</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5469">5469</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5470">5470</th><td>      <b>break</b>;</td></tr>
<tr><th id="5471">5471</th><td>    <b>case</b> CVT_95_addMemNoOffsetT2NoSpOperands:</td></tr>
<tr><th id="5472">5472</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5473">5473</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5474">5474</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5475">5475</th><td>      <b>break</b>;</td></tr>
<tr><th id="5476">5476</th><td>    <b>case</b> CVT_95_addDupAlignedMemory64or128Operands:</td></tr>
<tr><th id="5477">5477</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5478">5478</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5479">5479</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5480">5480</th><td>      <b>break</b>;</td></tr>
<tr><th id="5481">5481</th><td>    <b>case</b> CVT_95_addSPRRegListOperands:</td></tr>
<tr><th id="5482">5482</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5483">5483</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5484">5484</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5485">5485</th><td>      <b>break</b>;</td></tr>
<tr><th id="5486">5486</th><td>    <b>case</b> CVT_95_addMemImm7s4OffsetOperands:</td></tr>
<tr><th id="5487">5487</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5488">5488</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5489">5489</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5490">5490</th><td>      <b>break</b>;</td></tr>
<tr><th id="5491">5491</th><td>    <b>case</b> CVT_95_addAddrMode5FP16Operands:</td></tr>
<tr><th id="5492">5492</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5493">5493</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5494">5494</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5495">5495</th><td>      <b>break</b>;</td></tr>
<tr><th id="5496">5496</th><td>    <b>case</b> CVT_95_addImm7s4Operands:</td></tr>
<tr><th id="5497">5497</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5498">5498</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5499">5499</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5500">5500</th><td>      <b>break</b>;</td></tr>
<tr><th id="5501">5501</th><td>    <b>case</b> CVT_95_addMemRegRQOffsetOperands:</td></tr>
<tr><th id="5502">5502</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5503">5503</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5504">5504</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="5505">5505</th><td>      <b>break</b>;</td></tr>
<tr><th id="5506">5506</th><td>    <b>case</b> CVT_95_addMemNoOffsetTOperands:</td></tr>
<tr><th id="5507">5507</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5508">5508</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5509">5509</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5510">5510</th><td>      <b>break</b>;</td></tr>
<tr><th id="5511">5511</th><td>    <b>case</b> CVT_95_addImm7Shift0Operands:</td></tr>
<tr><th id="5512">5512</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5513">5513</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5514">5514</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5515">5515</th><td>      <b>break</b>;</td></tr>
<tr><th id="5516">5516</th><td>    <b>case</b> CVT_95_addImm7Shift1Operands:</td></tr>
<tr><th id="5517">5517</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5518">5518</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5519">5519</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5520">5520</th><td>      <b>break</b>;</td></tr>
<tr><th id="5521">5521</th><td>    <b>case</b> CVT_95_addImm7Shift2Operands:</td></tr>
<tr><th id="5522">5522</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5523">5523</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5524">5524</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5525">5525</th><td>      <b>break</b>;</td></tr>
<tr><th id="5526">5526</th><td>    <b>case</b> CVT_95_addNEONi32vmovOperands:</td></tr>
<tr><th id="5527">5527</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5528">5528</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5529">5529</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5530">5530</th><td>      <b>break</b>;</td></tr>
<tr><th id="5531">5531</th><td>    <b>case</b> CVT_95_addNEONvmovi8ReplicateOperands:</td></tr>
<tr><th id="5532">5532</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5533">5533</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5534">5534</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5535">5535</th><td>      <b>break</b>;</td></tr>
<tr><th id="5536">5536</th><td>    <b>case</b> CVT_95_addNEONvmovi16ReplicateOperands:</td></tr>
<tr><th id="5537">5537</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5538">5538</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5539">5539</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5540">5540</th><td>      <b>break</b>;</td></tr>
<tr><th id="5541">5541</th><td>    <b>case</b> CVT_95_addNEONi32vmovNegOperands:</td></tr>
<tr><th id="5542">5542</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5543">5543</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5544">5544</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5545">5545</th><td>      <b>break</b>;</td></tr>
<tr><th id="5546">5546</th><td>    <b>case</b> CVT_95_addNEONvmovi32ReplicateOperands:</td></tr>
<tr><th id="5547">5547</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5548">5548</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5549">5549</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5550">5550</th><td>      <b>break</b>;</td></tr>
<tr><th id="5551">5551</th><td>    <b>case</b> CVT_95_addNEONi64splatOperands:</td></tr>
<tr><th id="5552">5552</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5553">5553</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5554">5554</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5555">5555</th><td>      <b>break</b>;</td></tr>
<tr><th id="5556">5556</th><td>    <b>case</b> CVT_95_addNEONi8splatOperands:</td></tr>
<tr><th id="5557">5557</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5558">5558</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5559">5559</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5560">5560</th><td>      <b>break</b>;</td></tr>
<tr><th id="5561">5561</th><td>    <b>case</b> CVT_95_addMVEVectorIndexOperands:</td></tr>
<tr><th id="5562">5562</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5563">5563</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5564">5564</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5565">5565</th><td>      <b>break</b>;</td></tr>
<tr><th id="5566">5566</th><td>    <b>case</b> CVT_95_addMVEPairVectorIndexOperands:</td></tr>
<tr><th id="5567">5567</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5568">5568</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5569">5569</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5570">5570</th><td>      <b>break</b>;</td></tr>
<tr><th id="5571">5571</th><td>    <b>case</b> CVT_95_addNEONinvi8ReplicateOperands:</td></tr>
<tr><th id="5572">5572</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5573">5573</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5574">5574</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5575">5575</th><td>      <b>break</b>;</td></tr>
<tr><th id="5576">5576</th><td>    <b>case</b> CVT_95_addFPDRegListWithVPROperands:</td></tr>
<tr><th id="5577">5577</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5578">5578</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5579">5579</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5580">5580</th><td>      <b>break</b>;</td></tr>
<tr><th id="5581">5581</th><td>    <b>case</b> CVT_95_addFPSRegListWithVPROperands:</td></tr>
<tr><th id="5582">5582</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5583">5583</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="5584">5584</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="5585">5585</th><td>      <b>break</b>;</td></tr>
<tr><th id="5586">5586</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="5587">5587</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5588">5588</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="5589">5589</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5590">5590</th><td>      <b>break</b>;</td></tr>
<tr><th id="5591">5591</th><td>    <b>case</b> CVT_imm_95_3:</td></tr>
<tr><th id="5592">5592</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="5593">5593</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="5594">5594</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="5595">5595</th><td>      <b>break</b>;</td></tr>
<tr><th id="5596">5596</th><td>    }</td></tr>
<tr><th id="5597">5597</th><td>  }</td></tr>
<tr><th id="5598">5598</th><td>}</td></tr>
<tr><th id="5599">5599</th><td></td></tr>
<tr><th id="5600">5600</th><td><b>namespace</b> {</td></tr>
<tr><th id="5601">5601</th><td></td></tr>
<tr><th id="5602">5602</th><td><i class="doc">/// MatchClassKind - The kinds of classes which participate in</i></td></tr>
<tr><th id="5603">5603</th><td><i class="doc">/// instruction matching.</i></td></tr>
<tr><th id="5604">5604</th><td><b>enum</b> MatchClassKind {</td></tr>
<tr><th id="5605">5605</th><td>  InvalidMatchClass = <var>0</var>,</td></tr>
<tr><th id="5606">5606</th><td>  OptionalMatchClass = <var>1</var>,</td></tr>
<tr><th id="5607">5607</th><td>  MCK__DOT_d, <i>// '.d'</i></td></tr>
<tr><th id="5608">5608</th><td>  MCK__DOT_f, <i>// '.f'</i></td></tr>
<tr><th id="5609">5609</th><td>  MCK__DOT_s16, <i>// '.s16'</i></td></tr>
<tr><th id="5610">5610</th><td>  MCK__DOT_s32, <i>// '.s32'</i></td></tr>
<tr><th id="5611">5611</th><td>  MCK__DOT_s64, <i>// '.s64'</i></td></tr>
<tr><th id="5612">5612</th><td>  MCK__DOT_s8, <i>// '.s8'</i></td></tr>
<tr><th id="5613">5613</th><td>  MCK__DOT_u16, <i>// '.u16'</i></td></tr>
<tr><th id="5614">5614</th><td>  MCK__DOT_u32, <i>// '.u32'</i></td></tr>
<tr><th id="5615">5615</th><td>  MCK__DOT_u64, <i>// '.u64'</i></td></tr>
<tr><th id="5616">5616</th><td>  MCK__DOT_u8, <i>// '.u8'</i></td></tr>
<tr><th id="5617">5617</th><td>  MCK__DOT_f32, <i>// '.f32'</i></td></tr>
<tr><th id="5618">5618</th><td>  MCK__DOT_f64, <i>// '.f64'</i></td></tr>
<tr><th id="5619">5619</th><td>  MCK__DOT_i16, <i>// '.i16'</i></td></tr>
<tr><th id="5620">5620</th><td>  MCK__DOT_i32, <i>// '.i32'</i></td></tr>
<tr><th id="5621">5621</th><td>  MCK__DOT_i64, <i>// '.i64'</i></td></tr>
<tr><th id="5622">5622</th><td>  MCK__DOT_i8, <i>// '.i8'</i></td></tr>
<tr><th id="5623">5623</th><td>  MCK__DOT_p16, <i>// '.p16'</i></td></tr>
<tr><th id="5624">5624</th><td>  MCK__DOT_p8, <i>// '.p8'</i></td></tr>
<tr><th id="5625">5625</th><td>  MCK__EXCLAIM_, <i>// '!'</i></td></tr>
<tr><th id="5626">5626</th><td>  MCK__HASH_0, <i>// '#0'</i></td></tr>
<tr><th id="5627">5627</th><td>  MCK__HASH_16, <i>// '#16'</i></td></tr>
<tr><th id="5628">5628</th><td>  MCK__HASH_8, <i>// '#8'</i></td></tr>
<tr><th id="5629">5629</th><td>  MCK__DOT_16, <i>// '.16'</i></td></tr>
<tr><th id="5630">5630</th><td>  MCK__DOT_32, <i>// '.32'</i></td></tr>
<tr><th id="5631">5631</th><td>  MCK__DOT_64, <i>// '.64'</i></td></tr>
<tr><th id="5632">5632</th><td>  MCK__DOT_8, <i>// '.8'</i></td></tr>
<tr><th id="5633">5633</th><td>  MCK__DOT_bf16, <i>// '.bf16'</i></td></tr>
<tr><th id="5634">5634</th><td>  MCK__DOT_f16, <i>// '.f16'</i></td></tr>
<tr><th id="5635">5635</th><td>  MCK__DOT_p64, <i>// '.p64'</i></td></tr>
<tr><th id="5636">5636</th><td>  MCK__DOT_w, <i>// '.w'</i></td></tr>
<tr><th id="5637">5637</th><td>  MCK__91_, <i>// '['</i></td></tr>
<tr><th id="5638">5638</th><td>  MCK__93_, <i>// ']'</i></td></tr>
<tr><th id="5639">5639</th><td>  MCK__94_, <i>// '^'</i></td></tr>
<tr><th id="5640">5640</th><td>  MCK__123_, <i>// '{'</i></td></tr>
<tr><th id="5641">5641</th><td>  MCK__125_, <i>// '}'</i></td></tr>
<tr><th id="5642">5642</th><td>  MCK_LAST_TOKEN = MCK__125_,</td></tr>
<tr><th id="5643">5643</th><td>  MCK_Reg103, <i>// derived register class</i></td></tr>
<tr><th id="5644">5644</th><td>  MCK_Reg87, <i>// derived register class</i></td></tr>
<tr><th id="5645">5645</th><td>  MCK_Reg32, <i>// derived register class</i></td></tr>
<tr><th id="5646">5646</th><td>  MCK_APSR, <i>// register class 'APSR'</i></td></tr>
<tr><th id="5647">5647</th><td>  MCK_APSR_NZCV, <i>// register class 'APSR_NZCV'</i></td></tr>
<tr><th id="5648">5648</th><td>  MCK_CCR, <i>// register class 'CCR,CPSR'</i></td></tr>
<tr><th id="5649">5649</th><td>  MCK_FPCXTRegs, <i>// register class 'FPCXTRegs,FPCXTNS'</i></td></tr>
<tr><th id="5650">5650</th><td>  MCK_FPCXTS, <i>// register class 'FPCXTS'</i></td></tr>
<tr><th id="5651">5651</th><td>  MCK_FPEXC, <i>// register class 'FPEXC'</i></td></tr>
<tr><th id="5652">5652</th><td>  MCK_FPINST, <i>// register class 'FPINST'</i></td></tr>
<tr><th id="5653">5653</th><td>  MCK_FPINST2, <i>// register class 'FPINST2'</i></td></tr>
<tr><th id="5654">5654</th><td>  MCK_FPSCR, <i>// register class 'FPSCR'</i></td></tr>
<tr><th id="5655">5655</th><td>  MCK_FPSCR_NZCVQC, <i>// register class 'FPSCR_NZCVQC'</i></td></tr>
<tr><th id="5656">5656</th><td>  MCK_FPSID, <i>// register class 'FPSID'</i></td></tr>
<tr><th id="5657">5657</th><td>  MCK_GPRlr, <i>// register class 'GPRlr,LR'</i></td></tr>
<tr><th id="5658">5658</th><td>  MCK_GPRsp, <i>// register class 'GPRsp,SP'</i></td></tr>
<tr><th id="5659">5659</th><td>  MCK_MVFR0, <i>// register class 'MVFR0'</i></td></tr>
<tr><th id="5660">5660</th><td>  MCK_MVFR1, <i>// register class 'MVFR1'</i></td></tr>
<tr><th id="5661">5661</th><td>  MCK_MVFR2, <i>// register class 'MVFR2'</i></td></tr>
<tr><th id="5662">5662</th><td>  MCK_P0, <i>// register class 'P0'</i></td></tr>
<tr><th id="5663">5663</th><td>  MCK_PC, <i>// register class 'PC'</i></td></tr>
<tr><th id="5664">5664</th><td>  MCK_SPSR, <i>// register class 'SPSR'</i></td></tr>
<tr><th id="5665">5665</th><td>  MCK_VCCR, <i>// register class 'VCCR,VPR'</i></td></tr>
<tr><th id="5666">5666</th><td>  MCK_cl_FPSCR_NZCV, <i>// register class 'cl_FPSCR_NZCV'</i></td></tr>
<tr><th id="5667">5667</th><td>  MCK_Reg128, <i>// derived register class</i></td></tr>
<tr><th id="5668">5668</th><td>  MCK_Reg101, <i>// derived register class</i></td></tr>
<tr><th id="5669">5669</th><td>  MCK_Reg96, <i>// derived register class</i></td></tr>
<tr><th id="5670">5670</th><td>  MCK_Reg88, <i>// derived register class</i></td></tr>
<tr><th id="5671">5671</th><td>  MCK_Reg31, <i>// derived register class</i></td></tr>
<tr><th id="5672">5672</th><td>  MCK_Reg29, <i>// derived register class</i></td></tr>
<tr><th id="5673">5673</th><td>  MCK_Reg20, <i>// derived register class</i></td></tr>
<tr><th id="5674">5674</th><td>  MCK_Reg15, <i>// derived register class</i></td></tr>
<tr><th id="5675">5675</th><td>  MCK_Reg129, <i>// derived register class</i></td></tr>
<tr><th id="5676">5676</th><td>  MCK_Reg116, <i>// derived register class</i></td></tr>
<tr><th id="5677">5677</th><td>  MCK_Reg111, <i>// derived register class</i></td></tr>
<tr><th id="5678">5678</th><td>  MCK_Reg102, <i>// derived register class</i></td></tr>
<tr><th id="5679">5679</th><td>  MCK_Reg100, <i>// derived register class</i></td></tr>
<tr><th id="5680">5680</th><td>  MCK_Reg89, <i>// derived register class</i></td></tr>
<tr><th id="5681">5681</th><td>  MCK_Reg73, <i>// derived register class</i></td></tr>
<tr><th id="5682">5682</th><td>  MCK_Reg19, <i>// derived register class</i></td></tr>
<tr><th id="5683">5683</th><td>  MCK_Reg130, <i>// derived register class</i></td></tr>
<tr><th id="5684">5684</th><td>  MCK_Reg121, <i>// derived register class</i></td></tr>
<tr><th id="5685">5685</th><td>  MCK_Reg117, <i>// derived register class</i></td></tr>
<tr><th id="5686">5686</th><td>  MCK_Reg112, <i>// derived register class</i></td></tr>
<tr><th id="5687">5687</th><td>  MCK_Reg97, <i>// derived register class</i></td></tr>
<tr><th id="5688">5688</th><td>  MCK_Reg90, <i>// derived register class</i></td></tr>
<tr><th id="5689">5689</th><td>  MCK_Reg74, <i>// derived register class</i></td></tr>
<tr><th id="5690">5690</th><td>  MCK_Reg30, <i>// derived register class</i></td></tr>
<tr><th id="5691">5691</th><td>  MCK_Reg23, <i>// derived register class</i></td></tr>
<tr><th id="5692">5692</th><td>  MCK_Reg21, <i>// derived register class</i></td></tr>
<tr><th id="5693">5693</th><td>  MCK_Reg16, <i>// derived register class</i></td></tr>
<tr><th id="5694">5694</th><td>  MCK_Reg0, <i>// derived register class</i></td></tr>
<tr><th id="5695">5695</th><td>  MCK_QPR_8, <i>// register class 'QPR_8'</i></td></tr>
<tr><th id="5696">5696</th><td>  MCK_Reg91, <i>// derived register class</i></td></tr>
<tr><th id="5697">5697</th><td>  MCK_Reg85, <i>// derived register class</i></td></tr>
<tr><th id="5698">5698</th><td>  MCK_Reg27, <i>// derived register class</i></td></tr>
<tr><th id="5699">5699</th><td>  MCK_tcGPR, <i>// register class 'tcGPR'</i></td></tr>
<tr><th id="5700">5700</th><td>  MCK_Reg131, <i>// derived register class</i></td></tr>
<tr><th id="5701">5701</th><td>  MCK_Reg122, <i>// derived register class</i></td></tr>
<tr><th id="5702">5702</th><td>  MCK_Reg104, <i>// derived register class</i></td></tr>
<tr><th id="5703">5703</th><td>  MCK_Reg92, <i>// derived register class</i></td></tr>
<tr><th id="5704">5704</th><td>  MCK_Reg86, <i>// derived register class</i></td></tr>
<tr><th id="5705">5705</th><td>  MCK_Reg68, <i>// derived register class</i></td></tr>
<tr><th id="5706">5706</th><td>  MCK_Reg28, <i>// derived register class</i></td></tr>
<tr><th id="5707">5707</th><td>  MCK_Reg26, <i>// derived register class</i></td></tr>
<tr><th id="5708">5708</th><td>  MCK_Reg17, <i>// derived register class</i></td></tr>
<tr><th id="5709">5709</th><td>  MCK_GPRPairnosp, <i>// register class 'GPRPairnosp'</i></td></tr>
<tr><th id="5710">5710</th><td>  MCK_tGPROdd, <i>// register class 'tGPROdd'</i></td></tr>
<tr><th id="5711">5711</th><td>  MCK_Reg132, <i>// derived register class</i></td></tr>
<tr><th id="5712">5712</th><td>  MCK_Reg118, <i>// derived register class</i></td></tr>
<tr><th id="5713">5713</th><td>  MCK_Reg113, <i>// derived register class</i></td></tr>
<tr><th id="5714">5714</th><td>  MCK_Reg105, <i>// derived register class</i></td></tr>
<tr><th id="5715">5715</th><td>  MCK_Reg93, <i>// derived register class</i></td></tr>
<tr><th id="5716">5716</th><td>  MCK_Reg83, <i>// derived register class</i></td></tr>
<tr><th id="5717">5717</th><td>  MCK_Reg75, <i>// derived register class</i></td></tr>
<tr><th id="5718">5718</th><td>  MCK_Reg48, <i>// derived register class</i></td></tr>
<tr><th id="5719">5719</th><td>  MCK_Reg24, <i>// derived register class</i></td></tr>
<tr><th id="5720">5720</th><td>  MCK_GPRPair, <i>// register class 'GPRPair'</i></td></tr>
<tr><th id="5721">5721</th><td>  MCK_Reg133, <i>// derived register class</i></td></tr>
<tr><th id="5722">5722</th><td>  MCK_Reg123, <i>// derived register class</i></td></tr>
<tr><th id="5723">5723</th><td>  MCK_Reg119, <i>// derived register class</i></td></tr>
<tr><th id="5724">5724</th><td>  MCK_Reg114, <i>// derived register class</i></td></tr>
<tr><th id="5725">5725</th><td>  MCK_Reg106, <i>// derived register class</i></td></tr>
<tr><th id="5726">5726</th><td>  MCK_Reg94, <i>// derived register class</i></td></tr>
<tr><th id="5727">5727</th><td>  MCK_Reg84, <i>// derived register class</i></td></tr>
<tr><th id="5728">5728</th><td>  MCK_Reg76, <i>// derived register class</i></td></tr>
<tr><th id="5729">5729</th><td>  MCK_Reg69, <i>// derived register class</i></td></tr>
<tr><th id="5730">5730</th><td>  MCK_Reg49, <i>// derived register class</i></td></tr>
<tr><th id="5731">5731</th><td>  MCK_DPR_8, <i>// register class 'DPR_8'</i></td></tr>
<tr><th id="5732">5732</th><td>  MCK_MQPR, <i>// register class 'MQPR,QPR_VFP2'</i></td></tr>
<tr><th id="5733">5733</th><td>  MCK_hGPR, <i>// register class 'hGPR'</i></td></tr>
<tr><th id="5734">5734</th><td>  MCK_tGPR, <i>// register class 'tGPR'</i></td></tr>
<tr><th id="5735">5735</th><td>  MCK_tGPREven, <i>// register class 'tGPREven'</i></td></tr>
<tr><th id="5736">5736</th><td>  MCK_tGPRwithpc, <i>// register class 'tGPRwithpc'</i></td></tr>
<tr><th id="5737">5737</th><td>  MCK_Reg124, <i>// derived register class</i></td></tr>
<tr><th id="5738">5738</th><td>  MCK_Reg2, <i>// derived register class</i></td></tr>
<tr><th id="5739">5739</th><td>  MCK_Reg81, <i>// derived register class</i></td></tr>
<tr><th id="5740">5740</th><td>  MCK_Reg11, <i>// derived register class</i></td></tr>
<tr><th id="5741">5741</th><td>  MCK_QQQQPR, <i>// register class 'QQQQPR'</i></td></tr>
<tr><th id="5742">5742</th><td>  MCK_Reg134, <i>// derived register class</i></td></tr>
<tr><th id="5743">5743</th><td>  MCK_Reg125, <i>// derived register class</i></td></tr>
<tr><th id="5744">5744</th><td>  MCK_Reg107, <i>// derived register class</i></td></tr>
<tr><th id="5745">5745</th><td>  MCK_Reg82, <i>// derived register class</i></td></tr>
<tr><th id="5746">5746</th><td>  MCK_Reg70, <i>// derived register class</i></td></tr>
<tr><th id="5747">5747</th><td>  MCK_GPRnoip, <i>// register class 'GPRnoip'</i></td></tr>
<tr><th id="5748">5748</th><td>  MCK_rGPR, <i>// register class 'rGPR'</i></td></tr>
<tr><th id="5749">5749</th><td>  MCK_Reg120, <i>// derived register class</i></td></tr>
<tr><th id="5750">5750</th><td>  MCK_Reg115, <i>// derived register class</i></td></tr>
<tr><th id="5751">5751</th><td>  MCK_Reg108, <i>// derived register class</i></td></tr>
<tr><th id="5752">5752</th><td>  MCK_Reg79, <i>// derived register class</i></td></tr>
<tr><th id="5753">5753</th><td>  MCK_Reg46, <i>// derived register class</i></td></tr>
<tr><th id="5754">5754</th><td>  MCK_GPRnopc, <i>// register class 'GPRnopc'</i></td></tr>
<tr><th id="5755">5755</th><td>  MCK_GPRwithAPSR_NZCVnosp, <i>// register class 'GPRwithAPSR_NZCVnosp'</i></td></tr>
<tr><th id="5756">5756</th><td>  MCK_GPRwithAPSRnosp, <i>// register class 'GPRwithAPSRnosp'</i></td></tr>
<tr><th id="5757">5757</th><td>  MCK_GPRwithZRnosp, <i>// register class 'GPRwithZRnosp'</i></td></tr>
<tr><th id="5758">5758</th><td>  MCK_QQPR, <i>// register class 'QQPR'</i></td></tr>
<tr><th id="5759">5759</th><td>  MCK_Reg126, <i>// derived register class</i></td></tr>
<tr><th id="5760">5760</th><td>  MCK_Reg109, <i>// derived register class</i></td></tr>
<tr><th id="5761">5761</th><td>  MCK_Reg80, <i>// derived register class</i></td></tr>
<tr><th id="5762">5762</th><td>  MCK_Reg71, <i>// derived register class</i></td></tr>
<tr><th id="5763">5763</th><td>  MCK_Reg47, <i>// derived register class</i></td></tr>
<tr><th id="5764">5764</th><td>  MCK_DPR_VFP2, <i>// register class 'DPR_VFP2'</i></td></tr>
<tr><th id="5765">5765</th><td>  MCK_GPR, <i>// register class 'GPR'</i></td></tr>
<tr><th id="5766">5766</th><td>  MCK_GPRwithAPSR, <i>// register class 'GPRwithAPSR'</i></td></tr>
<tr><th id="5767">5767</th><td>  MCK_GPRwithZR, <i>// register class 'GPRwithZR'</i></td></tr>
<tr><th id="5768">5768</th><td>  MCK_QPR, <i>// register class 'QPR'</i></td></tr>
<tr><th id="5769">5769</th><td>  MCK_SPR_8, <i>// register class 'SPR_8'</i></td></tr>
<tr><th id="5770">5770</th><td>  MCK_DTripleSpc, <i>// register class 'DTripleSpc,DQuadSpc'</i></td></tr>
<tr><th id="5771">5771</th><td>  MCK_DQuad, <i>// register class 'DQuad'</i></td></tr>
<tr><th id="5772">5772</th><td>  MCK_DPairSpc, <i>// register class 'DPairSpc'</i></td></tr>
<tr><th id="5773">5773</th><td>  MCK_DTriple, <i>// register class 'DTriple'</i></td></tr>
<tr><th id="5774">5774</th><td>  MCK_DPair, <i>// register class 'DPair'</i></td></tr>
<tr><th id="5775">5775</th><td>  MCK_DPR, <i>// register class 'DPR'</i></td></tr>
<tr><th id="5776">5776</th><td>  MCK_HPR, <i>// register class 'HPR,SPR'</i></td></tr>
<tr><th id="5777">5777</th><td>  MCK_FPWithVPR, <i>// register class 'FPWithVPR'</i></td></tr>
<tr><th id="5778">5778</th><td>  MCK_LAST_REGISTER = MCK_FPWithVPR,</td></tr>
<tr><th id="5779">5779</th><td>  MCK_AM2OffsetImm, <i>// user defined class 'AM2OffsetImmAsmOperand'</i></td></tr>
<tr><th id="5780">5780</th><td>  MCK_AM3Offset, <i>// user defined class 'AM3OffsetAsmOperand'</i></td></tr>
<tr><th id="5781">5781</th><td>  MCK_ARMBranchTarget, <i>// user defined class 'ARMBranchTarget'</i></td></tr>
<tr><th id="5782">5782</th><td>  MCK_AddrMode3, <i>// user defined class 'AddrMode3AsmOperand'</i></td></tr>
<tr><th id="5783">5783</th><td>  MCK_AddrMode5, <i>// user defined class 'AddrMode5AsmOperand'</i></td></tr>
<tr><th id="5784">5784</th><td>  MCK_AddrMode5FP16, <i>// user defined class 'AddrMode5FP16AsmOperand'</i></td></tr>
<tr><th id="5785">5785</th><td>  MCK_AlignedMemory16, <i>// user defined class 'AddrMode6Align16AsmOperand'</i></td></tr>
<tr><th id="5786">5786</th><td>  MCK_AlignedMemory32, <i>// user defined class 'AddrMode6Align32AsmOperand'</i></td></tr>
<tr><th id="5787">5787</th><td>  MCK_AlignedMemory64, <i>// user defined class 'AddrMode6Align64AsmOperand'</i></td></tr>
<tr><th id="5788">5788</th><td>  MCK_AlignedMemory64or128, <i>// user defined class 'AddrMode6Align64or128AsmOperand'</i></td></tr>
<tr><th id="5789">5789</th><td>  MCK_AlignedMemory64or128or256, <i>// user defined class 'AddrMode6Align64or128or256AsmOperand'</i></td></tr>
<tr><th id="5790">5790</th><td>  MCK_AlignedMemoryNone, <i>// user defined class 'AddrMode6AlignNoneAsmOperand'</i></td></tr>
<tr><th id="5791">5791</th><td>  MCK_AlignedMemory, <i>// user defined class 'AddrMode6AsmOperand'</i></td></tr>
<tr><th id="5792">5792</th><td>  MCK_DupAlignedMemory16, <i>// user defined class 'AddrMode6dupAlign16AsmOperand'</i></td></tr>
<tr><th id="5793">5793</th><td>  MCK_DupAlignedMemory32, <i>// user defined class 'AddrMode6dupAlign32AsmOperand'</i></td></tr>
<tr><th id="5794">5794</th><td>  MCK_DupAlignedMemory64, <i>// user defined class 'AddrMode6dupAlign64AsmOperand'</i></td></tr>
<tr><th id="5795">5795</th><td>  MCK_DupAlignedMemory64or128, <i>// user defined class 'AddrMode6dupAlign64or128AsmOperand'</i></td></tr>
<tr><th id="5796">5796</th><td>  MCK_DupAlignedMemoryNone, <i>// user defined class 'AddrMode6dupAlignNoneAsmOperand'</i></td></tr>
<tr><th id="5797">5797</th><td>  MCK_AdrLabel, <i>// user defined class 'AdrLabelAsmOperand'</i></td></tr>
<tr><th id="5798">5798</th><td>  MCK_BankedReg, <i>// user defined class 'BankedRegOperand'</i></td></tr>
<tr><th id="5799">5799</th><td>  MCK_Bitfield, <i>// user defined class 'BitfieldAsmOperand'</i></td></tr>
<tr><th id="5800">5800</th><td>  MCK_CCOut, <i>// user defined class 'CCOutOperand'</i></td></tr>
<tr><th id="5801">5801</th><td>  MCK_CondCode, <i>// user defined class 'CondCodeOperand'</i></td></tr>
<tr><th id="5802">5802</th><td>  MCK_CoprocNum, <i>// user defined class 'CoprocNumAsmOperand'</i></td></tr>
<tr><th id="5803">5803</th><td>  MCK_CoprocOption, <i>// user defined class 'CoprocOptionAsmOperand'</i></td></tr>
<tr><th id="5804">5804</th><td>  MCK_CoprocReg, <i>// user defined class 'CoprocRegAsmOperand'</i></td></tr>
<tr><th id="5805">5805</th><td>  MCK_DPRRegList, <i>// user defined class 'DPRRegListAsmOperand'</i></td></tr>
<tr><th id="5806">5806</th><td>  MCK_FPDRegListWithVPR, <i>// user defined class 'FPDRegListWithVPRAsmOperand'</i></td></tr>
<tr><th id="5807">5807</th><td>  MCK_FPImm, <i>// user defined class 'FPImmOperand'</i></td></tr>
<tr><th id="5808">5808</th><td>  MCK_FPSRegListWithVPR, <i>// user defined class 'FPSRegListWithVPRAsmOperand'</i></td></tr>
<tr><th id="5809">5809</th><td>  MCK_Imm0_15, <i>// user defined class 'Imm0_15AsmOperand'</i></td></tr>
<tr><th id="5810">5810</th><td>  MCK_Imm0_1, <i>// user defined class 'Imm0_1AsmOperand'</i></td></tr>
<tr><th id="5811">5811</th><td>  MCK_Imm0_239, <i>// user defined class 'Imm0_239AsmOperand'</i></td></tr>
<tr><th id="5812">5812</th><td>  MCK_Imm0_255, <i>// user defined class 'Imm0_255AsmOperand'</i></td></tr>
<tr><th id="5813">5813</th><td>  MCK_Imm0_31, <i>// user defined class 'Imm0_31AsmOperand'</i></td></tr>
<tr><th id="5814">5814</th><td>  MCK_Imm0_32, <i>// user defined class 'Imm0_32AsmOperand'</i></td></tr>
<tr><th id="5815">5815</th><td>  MCK_Imm0_3, <i>// user defined class 'Imm0_3AsmOperand'</i></td></tr>
<tr><th id="5816">5816</th><td>  MCK_Imm0_63, <i>// user defined class 'Imm0_63AsmOperand'</i></td></tr>
<tr><th id="5817">5817</th><td>  MCK_Imm0_65535, <i>// user defined class 'Imm0_65535AsmOperand'</i></td></tr>
<tr><th id="5818">5818</th><td>  MCK_Imm0_65535Expr, <i>// user defined class 'Imm0_65535ExprAsmOperand'</i></td></tr>
<tr><th id="5819">5819</th><td>  MCK_Imm0_7, <i>// user defined class 'Imm0_7AsmOperand'</i></td></tr>
<tr><th id="5820">5820</th><td>  MCK_Imm16, <i>// user defined class 'Imm16AsmOperand'</i></td></tr>
<tr><th id="5821">5821</th><td>  MCK_Imm1_15, <i>// user defined class 'Imm1_15AsmOperand'</i></td></tr>
<tr><th id="5822">5822</th><td>  MCK_Imm1_16, <i>// user defined class 'Imm1_16AsmOperand'</i></td></tr>
<tr><th id="5823">5823</th><td>  MCK_Imm1_31, <i>// user defined class 'Imm1_31AsmOperand'</i></td></tr>
<tr><th id="5824">5824</th><td>  MCK_Imm1_32, <i>// user defined class 'Imm1_32AsmOperand'</i></td></tr>
<tr><th id="5825">5825</th><td>  MCK_Imm1_7, <i>// user defined class 'Imm1_7AsmOperand'</i></td></tr>
<tr><th id="5826">5826</th><td>  MCK_Imm24bit, <i>// user defined class 'Imm24bitAsmOperand'</i></td></tr>
<tr><th id="5827">5827</th><td>  MCK_Imm256_65535Expr, <i>// user defined class 'Imm256_65535ExprAsmOperand'</i></td></tr>
<tr><th id="5828">5828</th><td>  MCK_Imm32, <i>// user defined class 'Imm32AsmOperand'</i></td></tr>
<tr><th id="5829">5829</th><td>  MCK_Imm8, <i>// user defined class 'Imm8AsmOperand'</i></td></tr>
<tr><th id="5830">5830</th><td>  MCK_Imm8_255, <i>// user defined class 'Imm8_255AsmOperand'</i></td></tr>
<tr><th id="5831">5831</th><td>  MCK_Imm, <i>// user defined class 'ImmAsmOperand'</i></td></tr>
<tr><th id="5832">5832</th><td>  MCK_InstSyncBarrierOpt, <i>// user defined class 'InstSyncBarrierOptOperand'</i></td></tr>
<tr><th id="5833">5833</th><td>  MCK_MSRMask, <i>// user defined class 'MSRMaskOperand'</i></td></tr>
<tr><th id="5834">5834</th><td>  MCK_MVEShiftImm1_15, <i>// user defined class 'MVEShiftImm1_15AsmOperand'</i></td></tr>
<tr><th id="5835">5835</th><td>  MCK_MVEShiftImm1_7, <i>// user defined class 'MVEShiftImm1_7AsmOperand'</i></td></tr>
<tr><th id="5836">5836</th><td>  MCK_VIDUP_imm, <i>// user defined class 'MVE_VIDUP_imm_asmoperand'</i></td></tr>
<tr><th id="5837">5837</th><td>  MCK_MemBarrierOpt, <i>// user defined class 'MemBarrierOptOperand'</i></td></tr>
<tr><th id="5838">5838</th><td>  MCK_MemImm0_1020s4Offset, <i>// user defined class 'MemImm0_1020s4OffsetAsmOperand'</i></td></tr>
<tr><th id="5839">5839</th><td>  MCK_MemImm12Offset, <i>// user defined class 'MemImm12OffsetAsmOperand'</i></td></tr>
<tr><th id="5840">5840</th><td>  MCK_MemImm7Shift0Offset, <i>// user defined class 'MemImm7Shift0OffsetAsmOperand'</i></td></tr>
<tr><th id="5841">5841</th><td>  MCK_MemImm7Shift0OffsetWB, <i>// user defined class 'MemImm7Shift0OffsetWBAsmOperand'</i></td></tr>
<tr><th id="5842">5842</th><td>  MCK_MemImm7Shift1Offset, <i>// user defined class 'MemImm7Shift1OffsetAsmOperand'</i></td></tr>
<tr><th id="5843">5843</th><td>  MCK_MemImm7Shift1OffsetWB, <i>// user defined class 'MemImm7Shift1OffsetWBAsmOperand'</i></td></tr>
<tr><th id="5844">5844</th><td>  MCK_MemImm7Shift2Offset, <i>// user defined class 'MemImm7Shift2OffsetAsmOperand'</i></td></tr>
<tr><th id="5845">5845</th><td>  MCK_MemImm7Shift2OffsetWB, <i>// user defined class 'MemImm7Shift2OffsetWBAsmOperand'</i></td></tr>
<tr><th id="5846">5846</th><td>  MCK_MemImm7s4Offset, <i>// user defined class 'MemImm7s4OffsetAsmOperand'</i></td></tr>
<tr><th id="5847">5847</th><td>  MCK_MemImm8Offset, <i>// user defined class 'MemImm8OffsetAsmOperand'</i></td></tr>
<tr><th id="5848">5848</th><td>  MCK_MemImm8s4Offset, <i>// user defined class 'MemImm8s4OffsetAsmOperand'</i></td></tr>
<tr><th id="5849">5849</th><td>  MCK_MemNegImm8Offset, <i>// user defined class 'MemNegImm8OffsetAsmOperand'</i></td></tr>
<tr><th id="5850">5850</th><td>  MCK_MemNoOffset, <i>// user defined class 'MemNoOffsetAsmOperand'</i></td></tr>
<tr><th id="5851">5851</th><td>  MCK_MemNoOffsetT2, <i>// user defined class 'MemNoOffsetT2AsmOperand'</i></td></tr>
<tr><th id="5852">5852</th><td>  MCK_MemNoOffsetT2NoSp, <i>// user defined class 'MemNoOffsetT2NoSpAsmOperand'</i></td></tr>
<tr><th id="5853">5853</th><td>  MCK_MemNoOffsetT, <i>// user defined class 'MemNoOffsetTAsmOperand'</i></td></tr>
<tr><th id="5854">5854</th><td>  MCK_MemPosImm8Offset, <i>// user defined class 'MemPosImm8OffsetAsmOperand'</i></td></tr>
<tr><th id="5855">5855</th><td>  MCK_MemRegOffset, <i>// user defined class 'MemRegOffsetAsmOperand'</i></td></tr>
<tr><th id="5856">5856</th><td>  MCK_MemRegQS2Offset, <i>// user defined class 'MemRegQS2OffsetAsmOperand'</i></td></tr>
<tr><th id="5857">5857</th><td>  MCK_MemRegQS3Offset, <i>// user defined class 'MemRegQS3OffsetAsmOperand'</i></td></tr>
<tr><th id="5858">5858</th><td>  MCK_MemRegRQS0Offset, <i>// user defined class 'MemRegRQS0OffsetAsmOperand'</i></td></tr>
<tr><th id="5859">5859</th><td>  MCK_MemRegRQS1Offset, <i>// user defined class 'MemRegRQS1OffsetAsmOperand'</i></td></tr>
<tr><th id="5860">5860</th><td>  MCK_MemRegRQS2Offset, <i>// user defined class 'MemRegRQS2OffsetAsmOperand'</i></td></tr>
<tr><th id="5861">5861</th><td>  MCK_MemRegRQS3Offset, <i>// user defined class 'MemRegRQS3OffsetAsmOperand'</i></td></tr>
<tr><th id="5862">5862</th><td>  MCK_ModImm, <i>// user defined class 'ModImmAsmOperand'</i></td></tr>
<tr><th id="5863">5863</th><td>  MCK_ModImmNeg, <i>// user defined class 'ModImmNegAsmOperand'</i></td></tr>
<tr><th id="5864">5864</th><td>  MCK_ModImmNot, <i>// user defined class 'ModImmNotAsmOperand'</i></td></tr>
<tr><th id="5865">5865</th><td>  MCK_MveSaturate, <i>// user defined class 'MveSaturateOperand'</i></td></tr>
<tr><th id="5866">5866</th><td>  MCK_PKHASRImm, <i>// user defined class 'PKHASRAsmOperand'</i></td></tr>
<tr><th id="5867">5867</th><td>  MCK_PKHLSLImm, <i>// user defined class 'PKHLSLAsmOperand'</i></td></tr>
<tr><th id="5868">5868</th><td>  MCK_PostIdxImm8, <i>// user defined class 'PostIdxImm8AsmOperand'</i></td></tr>
<tr><th id="5869">5869</th><td>  MCK_PostIdxImm8s4, <i>// user defined class 'PostIdxImm8s4AsmOperand'</i></td></tr>
<tr><th id="5870">5870</th><td>  MCK_PostIdxReg, <i>// user defined class 'PostIdxRegAsmOperand'</i></td></tr>
<tr><th id="5871">5871</th><td>  MCK_PostIdxRegShifted, <i>// user defined class 'PostIdxRegShiftedAsmOperand'</i></td></tr>
<tr><th id="5872">5872</th><td>  MCK_ProcIFlags, <i>// user defined class 'ProcIFlagsOperand'</i></td></tr>
<tr><th id="5873">5873</th><td>  MCK_RegList, <i>// user defined class 'RegListAsmOperand'</i></td></tr>
<tr><th id="5874">5874</th><td>  MCK_RegListWithAPSR, <i>// user defined class 'RegListWithAPSRAsmOperand'</i></td></tr>
<tr><th id="5875">5875</th><td>  MCK_RotImm, <i>// user defined class 'RotImmAsmOperand'</i></td></tr>
<tr><th id="5876">5876</th><td>  MCK_SPRRegList, <i>// user defined class 'SPRRegListAsmOperand'</i></td></tr>
<tr><th id="5877">5877</th><td>  MCK_SetEndImm, <i>// user defined class 'SetEndAsmOperand'</i></td></tr>
<tr><th id="5878">5878</th><td>  MCK_RegShiftedImm, <i>// user defined class 'ShiftedImmAsmOperand'</i></td></tr>
<tr><th id="5879">5879</th><td>  MCK_RegShiftedReg, <i>// user defined class 'ShiftedRegAsmOperand'</i></td></tr>
<tr><th id="5880">5880</th><td>  MCK_ShifterImm, <i>// user defined class 'ShifterImmAsmOperand'</i></td></tr>
<tr><th id="5881">5881</th><td>  MCK_ThumbBranchTarget, <i>// user defined class 'ThumbBranchTarget'</i></td></tr>
<tr><th id="5882">5882</th><td>  MCK_ThumbMemPC, <i>// user defined class 'ThumbMemPC'</i></td></tr>
<tr><th id="5883">5883</th><td>  MCK_ThumbModImmNeg1_7, <i>// user defined class 'ThumbModImmNeg1_7AsmOperand'</i></td></tr>
<tr><th id="5884">5884</th><td>  MCK_ThumbModImmNeg8_255, <i>// user defined class 'ThumbModImmNeg8_255AsmOperand'</i></td></tr>
<tr><th id="5885">5885</th><td>  MCK_ImmThumbSR, <i>// user defined class 'ThumbSRImmAsmOperand'</i></td></tr>
<tr><th id="5886">5886</th><td>  MCK_TraceSyncBarrierOpt, <i>// user defined class 'TraceSyncBarrierOptOperand'</i></td></tr>
<tr><th id="5887">5887</th><td>  MCK_UnsignedOffset_b8s2, <i>// user defined class 'UnsignedOffset_b8s2'</i></td></tr>
<tr><th id="5888">5888</th><td>  MCK_VPTPredN, <i>// user defined class 'VPTPredNOperand'</i></td></tr>
<tr><th id="5889">5889</th><td>  MCK_VPTPredR, <i>// user defined class 'VPTPredROperand'</i></td></tr>
<tr><th id="5890">5890</th><td>  MCK_VecListTwoMQ, <i>// user defined class 'VecList2QAsmOperand'</i></td></tr>
<tr><th id="5891">5891</th><td>  MCK_VecListFourMQ, <i>// user defined class 'VecList4QAsmOperand'</i></td></tr>
<tr><th id="5892">5892</th><td>  MCK_VecListDPairAllLanes, <i>// user defined class 'VecListDPairAllLanesAsmOperand'</i></td></tr>
<tr><th id="5893">5893</th><td>  MCK_VecListDPair, <i>// user defined class 'VecListDPairAsmOperand'</i></td></tr>
<tr><th id="5894">5894</th><td>  MCK_VecListDPairSpacedAllLanes, <i>// user defined class 'VecListDPairSpacedAllLanesAsmOperand'</i></td></tr>
<tr><th id="5895">5895</th><td>  MCK_VecListDPairSpaced, <i>// user defined class 'VecListDPairSpacedAsmOperand'</i></td></tr>
<tr><th id="5896">5896</th><td>  MCK_VecListFourDAllLanes, <i>// user defined class 'VecListFourDAllLanesAsmOperand'</i></td></tr>
<tr><th id="5897">5897</th><td>  MCK_VecListFourD, <i>// user defined class 'VecListFourDAsmOperand'</i></td></tr>
<tr><th id="5898">5898</th><td>  MCK_VecListFourDByteIndexed, <i>// user defined class 'VecListFourDByteIndexAsmOperand'</i></td></tr>
<tr><th id="5899">5899</th><td>  MCK_VecListFourDHWordIndexed, <i>// user defined class 'VecListFourDHWordIndexAsmOperand'</i></td></tr>
<tr><th id="5900">5900</th><td>  MCK_VecListFourDWordIndexed, <i>// user defined class 'VecListFourDWordIndexAsmOperand'</i></td></tr>
<tr><th id="5901">5901</th><td>  MCK_VecListFourQAllLanes, <i>// user defined class 'VecListFourQAllLanesAsmOperand'</i></td></tr>
<tr><th id="5902">5902</th><td>  MCK_VecListFourQ, <i>// user defined class 'VecListFourQAsmOperand'</i></td></tr>
<tr><th id="5903">5903</th><td>  MCK_VecListFourQHWordIndexed, <i>// user defined class 'VecListFourQHWordIndexAsmOperand'</i></td></tr>
<tr><th id="5904">5904</th><td>  MCK_VecListFourQWordIndexed, <i>// user defined class 'VecListFourQWordIndexAsmOperand'</i></td></tr>
<tr><th id="5905">5905</th><td>  MCK_VecListOneDAllLanes, <i>// user defined class 'VecListOneDAllLanesAsmOperand'</i></td></tr>
<tr><th id="5906">5906</th><td>  MCK_VecListOneD, <i>// user defined class 'VecListOneDAsmOperand'</i></td></tr>
<tr><th id="5907">5907</th><td>  MCK_VecListOneDByteIndexed, <i>// user defined class 'VecListOneDByteIndexAsmOperand'</i></td></tr>
<tr><th id="5908">5908</th><td>  MCK_VecListOneDHWordIndexed, <i>// user defined class 'VecListOneDHWordIndexAsmOperand'</i></td></tr>
<tr><th id="5909">5909</th><td>  MCK_VecListOneDWordIndexed, <i>// user defined class 'VecListOneDWordIndexAsmOperand'</i></td></tr>
<tr><th id="5910">5910</th><td>  MCK_VecListThreeDAllLanes, <i>// user defined class 'VecListThreeDAllLanesAsmOperand'</i></td></tr>
<tr><th id="5911">5911</th><td>  MCK_VecListThreeD, <i>// user defined class 'VecListThreeDAsmOperand'</i></td></tr>
<tr><th id="5912">5912</th><td>  MCK_VecListThreeDByteIndexed, <i>// user defined class 'VecListThreeDByteIndexAsmOperand'</i></td></tr>
<tr><th id="5913">5913</th><td>  MCK_VecListThreeDHWordIndexed, <i>// user defined class 'VecListThreeDHWordIndexAsmOperand'</i></td></tr>
<tr><th id="5914">5914</th><td>  MCK_VecListThreeDWordIndexed, <i>// user defined class 'VecListThreeDWordIndexAsmOperand'</i></td></tr>
<tr><th id="5915">5915</th><td>  MCK_VecListThreeQAllLanes, <i>// user defined class 'VecListThreeQAllLanesAsmOperand'</i></td></tr>
<tr><th id="5916">5916</th><td>  MCK_VecListThreeQ, <i>// user defined class 'VecListThreeQAsmOperand'</i></td></tr>
<tr><th id="5917">5917</th><td>  MCK_VecListThreeQHWordIndexed, <i>// user defined class 'VecListThreeQHWordIndexAsmOperand'</i></td></tr>
<tr><th id="5918">5918</th><td>  MCK_VecListThreeQWordIndexed, <i>// user defined class 'VecListThreeQWordIndexAsmOperand'</i></td></tr>
<tr><th id="5919">5919</th><td>  MCK_VecListTwoDByteIndexed, <i>// user defined class 'VecListTwoDByteIndexAsmOperand'</i></td></tr>
<tr><th id="5920">5920</th><td>  MCK_VecListTwoDHWordIndexed, <i>// user defined class 'VecListTwoDHWordIndexAsmOperand'</i></td></tr>
<tr><th id="5921">5921</th><td>  MCK_VecListTwoDWordIndexed, <i>// user defined class 'VecListTwoDWordIndexAsmOperand'</i></td></tr>
<tr><th id="5922">5922</th><td>  MCK_VecListTwoQHWordIndexed, <i>// user defined class 'VecListTwoQHWordIndexAsmOperand'</i></td></tr>
<tr><th id="5923">5923</th><td>  MCK_VecListTwoQWordIndexed, <i>// user defined class 'VecListTwoQWordIndexAsmOperand'</i></td></tr>
<tr><th id="5924">5924</th><td>  MCK_VectorIndex16, <i>// user defined class 'VectorIndex16Operand'</i></td></tr>
<tr><th id="5925">5925</th><td>  MCK_VectorIndex32, <i>// user defined class 'VectorIndex32Operand'</i></td></tr>
<tr><th id="5926">5926</th><td>  MCK_VectorIndex64, <i>// user defined class 'VectorIndex64Operand'</i></td></tr>
<tr><th id="5927">5927</th><td>  MCK_VectorIndex8, <i>// user defined class 'VectorIndex8Operand'</i></td></tr>
<tr><th id="5928">5928</th><td>  MCK_MemTBB, <i>// user defined class 'addrmode_tbb_asmoperand'</i></td></tr>
<tr><th id="5929">5929</th><td>  MCK_MemTBH, <i>// user defined class 'addrmode_tbh_asmoperand'</i></td></tr>
<tr><th id="5930">5930</th><td>  MCK_MVEPairVectorIndex0, <i>// user defined class 'anonymous_2447'</i></td></tr>
<tr><th id="5931">5931</th><td>  MCK_MVEPairVectorIndex2, <i>// user defined class 'anonymous_2448'</i></td></tr>
<tr><th id="5932">5932</th><td>  MCK_ComplexRotationEven, <i>// user defined class 'anonymous_2457'</i></td></tr>
<tr><th id="5933">5933</th><td>  MCK_ComplexRotationOdd, <i>// user defined class 'anonymous_2458'</i></td></tr>
<tr><th id="5934">5934</th><td>  MCK_NEONi16vmovi8Replicate, <i>// user defined class 'anonymous_3672'</i></td></tr>
<tr><th id="5935">5935</th><td>  MCK_NEONi16invi8Replicate, <i>// user defined class 'anonymous_3674'</i></td></tr>
<tr><th id="5936">5936</th><td>  MCK_NEONi32vmovi8Replicate, <i>// user defined class 'anonymous_3677'</i></td></tr>
<tr><th id="5937">5937</th><td>  MCK_NEONi32invi8Replicate, <i>// user defined class 'anonymous_3679'</i></td></tr>
<tr><th id="5938">5938</th><td>  MCK_NEONi64vmovi8Replicate, <i>// user defined class 'anonymous_3686'</i></td></tr>
<tr><th id="5939">5939</th><td>  MCK_NEONi64invi8Replicate, <i>// user defined class 'anonymous_3688'</i></td></tr>
<tr><th id="5940">5940</th><td>  MCK_NEONi32vmovi16Replicate, <i>// user defined class 'anonymous_3699'</i></td></tr>
<tr><th id="5941">5941</th><td>  MCK_NEONi64vmovi16Replicate, <i>// user defined class 'anonymous_3702'</i></td></tr>
<tr><th id="5942">5942</th><td>  MCK_NEONi64vmovi32Replicate, <i>// user defined class 'anonymous_3709'</i></td></tr>
<tr><th id="5943">5943</th><td>  MCK_MVEVectorIndex4, <i>// user defined class 'anonymous_4973'</i></td></tr>
<tr><th id="5944">5944</th><td>  MCK_MVEVectorIndex8, <i>// user defined class 'anonymous_4975'</i></td></tr>
<tr><th id="5945">5945</th><td>  MCK_MVEVectorIndex16, <i>// user defined class 'anonymous_4977'</i></td></tr>
<tr><th id="5946">5946</th><td>  MCK_MVEVcvtImm32, <i>// user defined class 'anonymous_5644'</i></td></tr>
<tr><th id="5947">5947</th><td>  MCK_MVEVcvtImm16, <i>// user defined class 'anonymous_5646'</i></td></tr>
<tr><th id="5948">5948</th><td>  MCK_TMemImm7Shift2Offset, <i>// user defined class 'anonymous_5878'</i></td></tr>
<tr><th id="5949">5949</th><td>  MCK_TMemImm7Shift0Offset, <i>// user defined class 'anonymous_6544'</i></td></tr>
<tr><th id="5950">5950</th><td>  MCK_TMemImm7Shift1Offset, <i>// user defined class 'anonymous_6547'</i></td></tr>
<tr><th id="5951">5951</th><td>  MCK_Imm3b, <i>// user defined class 'anonymous_7072'</i></td></tr>
<tr><th id="5952">5952</th><td>  MCK_Imm4b, <i>// user defined class 'anonymous_7073'</i></td></tr>
<tr><th id="5953">5953</th><td>  MCK_Imm6b, <i>// user defined class 'anonymous_7074'</i></td></tr>
<tr><th id="5954">5954</th><td>  MCK_Imm7b, <i>// user defined class 'anonymous_7075'</i></td></tr>
<tr><th id="5955">5955</th><td>  MCK_Imm9b, <i>// user defined class 'anonymous_7076'</i></td></tr>
<tr><th id="5956">5956</th><td>  MCK_Imm11b, <i>// user defined class 'anonymous_7077'</i></td></tr>
<tr><th id="5957">5957</th><td>  MCK_Imm12b, <i>// user defined class 'anonymous_7078'</i></td></tr>
<tr><th id="5958">5958</th><td>  MCK_Imm13b, <i>// user defined class 'anonymous_7079'</i></td></tr>
<tr><th id="5959">5959</th><td>  MCK_ConstPoolAsmImm, <i>// user defined class 'const_pool_asm_operand'</i></td></tr>
<tr><th id="5960">5960</th><td>  MCK_FBits16, <i>// user defined class 'fbits16_asm_operand'</i></td></tr>
<tr><th id="5961">5961</th><td>  MCK_FBits32, <i>// user defined class 'fbits32_asm_operand'</i></td></tr>
<tr><th id="5962">5962</th><td>  MCK_Imm0_4095, <i>// user defined class 'imm0_4095_asmoperand'</i></td></tr>
<tr><th id="5963">5963</th><td>  MCK_Imm0_4095Neg, <i>// user defined class 'imm0_4095_neg_asmoperand'</i></td></tr>
<tr><th id="5964">5964</th><td>  MCK_ITMask, <i>// user defined class 'it_mask_asmoperand'</i></td></tr>
<tr><th id="5965">5965</th><td>  MCK_ITCondCode, <i>// user defined class 'it_pred_asmoperand'</i></td></tr>
<tr><th id="5966">5966</th><td>  MCK_LELabel, <i>// user defined class 'lelabel_u11_asmoperand'</i></td></tr>
<tr><th id="5967">5967</th><td>  MCK_MVELongShift, <i>// user defined class 'mve_shift_imm'</i></td></tr>
<tr><th id="5968">5968</th><td>  MCK_NEONi16splat, <i>// user defined class 'nImmSplatI16AsmOperand'</i></td></tr>
<tr><th id="5969">5969</th><td>  MCK_NEONi32splat, <i>// user defined class 'nImmSplatI32AsmOperand'</i></td></tr>
<tr><th id="5970">5970</th><td>  MCK_NEONi64splat, <i>// user defined class 'nImmSplatI64AsmOperand'</i></td></tr>
<tr><th id="5971">5971</th><td>  MCK_NEONi8splat, <i>// user defined class 'nImmSplatI8AsmOperand'</i></td></tr>
<tr><th id="5972">5972</th><td>  MCK_NEONi16splatNot, <i>// user defined class 'nImmSplatNotI16AsmOperand'</i></td></tr>
<tr><th id="5973">5973</th><td>  MCK_NEONi32splatNot, <i>// user defined class 'nImmSplatNotI32AsmOperand'</i></td></tr>
<tr><th id="5974">5974</th><td>  MCK_NEONi32vmov, <i>// user defined class 'nImmVMOVI32AsmOperand'</i></td></tr>
<tr><th id="5975">5975</th><td>  MCK_NEONi32vmovNeg, <i>// user defined class 'nImmVMOVI32NegAsmOperand'</i></td></tr>
<tr><th id="5976">5976</th><td>  MCK_CondCodeNoAL, <i>// user defined class 'pred_noal_asmoperand'</i></td></tr>
<tr><th id="5977">5977</th><td>  MCK_CondCodeNoALInv, <i>// user defined class 'pred_noal_inv_asmoperand'</i></td></tr>
<tr><th id="5978">5978</th><td>  MCK_CondCodeRestrictedFP, <i>// user defined class 'pred_restricted_fp_asmoperand'</i></td></tr>
<tr><th id="5979">5979</th><td>  MCK_CondCodeRestrictedI, <i>// user defined class 'pred_restricted_i_asmoperand'</i></td></tr>
<tr><th id="5980">5980</th><td>  MCK_CondCodeRestrictedS, <i>// user defined class 'pred_restricted_s_asmoperand'</i></td></tr>
<tr><th id="5981">5981</th><td>  MCK_CondCodeRestrictedU, <i>// user defined class 'pred_restricted_u_asmoperand'</i></td></tr>
<tr><th id="5982">5982</th><td>  MCK_ShrImm16, <i>// user defined class 'shr_imm16_asm_operand'</i></td></tr>
<tr><th id="5983">5983</th><td>  MCK_ShrImm32, <i>// user defined class 'shr_imm32_asm_operand'</i></td></tr>
<tr><th id="5984">5984</th><td>  MCK_ShrImm64, <i>// user defined class 'shr_imm64_asm_operand'</i></td></tr>
<tr><th id="5985">5985</th><td>  MCK_ShrImm8, <i>// user defined class 'shr_imm8_asm_operand'</i></td></tr>
<tr><th id="5986">5986</th><td>  MCK_T2SOImm, <i>// user defined class 't2_so_imm_asmoperand'</i></td></tr>
<tr><th id="5987">5987</th><td>  MCK_T2SOImmNeg, <i>// user defined class 't2_so_imm_neg_asmoperand'</i></td></tr>
<tr><th id="5988">5988</th><td>  MCK_T2SOImmNot, <i>// user defined class 't2_so_imm_not_asmoperand'</i></td></tr>
<tr><th id="5989">5989</th><td>  MCK_MemUImm12Offset, <i>// user defined class 't2addrmode_imm12_asmoperand'</i></td></tr>
<tr><th id="5990">5990</th><td>  MCK_T2MemRegOffset, <i>// user defined class 't2addrmode_so_reg_asmoperand'</i></td></tr>
<tr><th id="5991">5991</th><td>  MCK_Imm7s4, <i>// user defined class 't2am_imm7s4_offset_asmoperand'</i></td></tr>
<tr><th id="5992">5992</th><td>  MCK_Imm7Shift0, <i>// user defined class 't2am_imm7shift0OffsetAsmOperand'</i></td></tr>
<tr><th id="5993">5993</th><td>  MCK_Imm7Shift1, <i>// user defined class 't2am_imm7shift1OffsetAsmOperand'</i></td></tr>
<tr><th id="5994">5994</th><td>  MCK_Imm7Shift2, <i>// user defined class 't2am_imm7shift2OffsetAsmOperand'</i></td></tr>
<tr><th id="5995">5995</th><td>  MCK_Imm8s4, <i>// user defined class 't2am_imm8s4_offset_asmoperand'</i></td></tr>
<tr><th id="5996">5996</th><td>  MCK_MemPCRelImm12, <i>// user defined class 't2ldr_pcrel_imm12_asmoperand'</i></td></tr>
<tr><th id="5997">5997</th><td>  MCK_MemThumbRIs1, <i>// user defined class 't_addrmode_is1_asm_operand'</i></td></tr>
<tr><th id="5998">5998</th><td>  MCK_MemThumbRIs2, <i>// user defined class 't_addrmode_is2_asm_operand'</i></td></tr>
<tr><th id="5999">5999</th><td>  MCK_MemThumbRIs4, <i>// user defined class 't_addrmode_is4_asm_operand'</i></td></tr>
<tr><th id="6000">6000</th><td>  MCK_MemThumbRR, <i>// user defined class 't_addrmode_rr_asm_operand'</i></td></tr>
<tr><th id="6001">6001</th><td>  MCK_MemThumbSPI, <i>// user defined class 't_addrmode_sp_asm_operand'</i></td></tr>
<tr><th id="6002">6002</th><td>  MCK_Imm0_1020s4, <i>// user defined class 't_imm0_1020s4_asmoperand'</i></td></tr>
<tr><th id="6003">6003</th><td>  MCK_Imm0_508s4, <i>// user defined class 't_imm0_508s4_asmoperand'</i></td></tr>
<tr><th id="6004">6004</th><td>  MCK_Imm0_508s4Neg, <i>// user defined class 't_imm0_508s4_neg_asmoperand'</i></td></tr>
<tr><th id="6005">6005</th><td>  MCK_WLSLabel, <i>// user defined class 'wlslabel_u11_asmoperand'</i></td></tr>
<tr><th id="6006">6006</th><td>  NumMatchClassKinds</td></tr>
<tr><th id="6007">6007</th><td>};</td></tr>
<tr><th id="6008">6008</th><td></td></tr>
<tr><th id="6009">6009</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="6010">6010</th><td></td></tr>
<tr><th id="6011">6011</th><td><em>static</em> <em>const</em> <em>char</em> *getMatchKindDiag(ARMAsmParser::ARMMatchResultTy MatchResult) {</td></tr>
<tr><th id="6012">6012</th><td>  <b>switch</b> (MatchResult) {</td></tr>
<tr><th id="6013">6013</th><td>  <b>case</b> ARMAsmParser::Match_GPRsp:</td></tr>
<tr><th id="6014">6014</th><td>    <b>return</b> <q>"operand must be a register sp"</q>;</td></tr>
<tr><th id="6015">6015</th><td>  <b>case</b> ARMAsmParser::Match_QPR_8:</td></tr>
<tr><th id="6016">6016</th><td>    <b>return</b> <q>"operand must be a register in range [q0, q3]"</q>;</td></tr>
<tr><th id="6017">6017</th><td>  <b>case</b> ARMAsmParser::Match_tGPROdd:</td></tr>
<tr><th id="6018">6018</th><td>    <b>return</b> <q>"operand must be an odd-numbered register in range [r1,r11]"</q>;</td></tr>
<tr><th id="6019">6019</th><td>  <b>case</b> ARMAsmParser::Match_DPR_8:</td></tr>
<tr><th id="6020">6020</th><td>    <b>return</b> <q>"operand must be a register in range [d0, d7]"</q>;</td></tr>
<tr><th id="6021">6021</th><td>  <b>case</b> ARMAsmParser::Match_QPR_VFP2:</td></tr>
<tr><th id="6022">6022</th><td>    <b>return</b> <q>"operand must be a register in range [q0, q7]"</q>;</td></tr>
<tr><th id="6023">6023</th><td>  <b>case</b> ARMAsmParser::Match_hGPR:</td></tr>
<tr><th id="6024">6024</th><td>    <b>return</b> <q>"operand must be a register in range [r8, r15]"</q>;</td></tr>
<tr><th id="6025">6025</th><td>  <b>case</b> ARMAsmParser::Match_tGPR:</td></tr>
<tr><th id="6026">6026</th><td>    <b>return</b> <q>"operand must be a register in range [r0, r7]"</q>;</td></tr>
<tr><th id="6027">6027</th><td>  <b>case</b> ARMAsmParser::Match_tGPREven:</td></tr>
<tr><th id="6028">6028</th><td>    <b>return</b> <q>"operand must be an even-numbered register"</q>;</td></tr>
<tr><th id="6029">6029</th><td>  <b>case</b> ARMAsmParser::Match_GPRnoip:</td></tr>
<tr><th id="6030">6030</th><td>    <b>return</b> <q>"operand must be a register in range [r0, r14]"</q>;</td></tr>
<tr><th id="6031">6031</th><td>  <b>case</b> ARMAsmParser::Match_GPRnopc:</td></tr>
<tr><th id="6032">6032</th><td>    <b>return</b> <q>"operand must be a register in range [r0, r14]"</q>;</td></tr>
<tr><th id="6033">6033</th><td>  <b>case</b> ARMAsmParser::Match_GPRwithAPSR_NZCVnosp:</td></tr>
<tr><th id="6034">6034</th><td>    <b>return</b> <q>"operand must be a register in the range [r0, r12], r14 or apsr_nzcv"</q>;</td></tr>
<tr><th id="6035">6035</th><td>  <b>case</b> ARMAsmParser::Match_GPRwithZRnosp:</td></tr>
<tr><th id="6036">6036</th><td>    <b>return</b> <q>"operand must be a register in range [r0, r12] or r14 or zr"</q>;</td></tr>
<tr><th id="6037">6037</th><td>  <b>case</b> ARMAsmParser::Match_DPR_VFP2:</td></tr>
<tr><th id="6038">6038</th><td>    <b>return</b> <q>"operand must be a register in range [d0, d15]"</q>;</td></tr>
<tr><th id="6039">6039</th><td>  <b>case</b> ARMAsmParser::Match_GPR:</td></tr>
<tr><th id="6040">6040</th><td>    <b>return</b> <q>"operand must be a register in range [r0, r15]"</q>;</td></tr>
<tr><th id="6041">6041</th><td>  <b>case</b> ARMAsmParser::Match_GPRwithAPSR:</td></tr>
<tr><th id="6042">6042</th><td>    <b>return</b> <q>"operand must be a register in range [r0, r14] or apsr_nzcv"</q>;</td></tr>
<tr><th id="6043">6043</th><td>  <b>case</b> ARMAsmParser::Match_GPRwithZR:</td></tr>
<tr><th id="6044">6044</th><td>    <b>return</b> <q>"operand must be a register in range [r0, r14] or zr"</q>;</td></tr>
<tr><th id="6045">6045</th><td>  <b>case</b> ARMAsmParser::Match_QPR:</td></tr>
<tr><th id="6046">6046</th><td>    <b>return</b> <q>"operand must be a register in range [q0, q15]"</q>;</td></tr>
<tr><th id="6047">6047</th><td>  <b>case</b> ARMAsmParser::Match_SPR_8:</td></tr>
<tr><th id="6048">6048</th><td>    <b>return</b> <q>"operand must be a register in range [s0, s15]"</q>;</td></tr>
<tr><th id="6049">6049</th><td>  <b>case</b> ARMAsmParser::Match_SPR:</td></tr>
<tr><th id="6050">6050</th><td>    <b>return</b> <q>"operand must be a register in range [s0, s31]"</q>;</td></tr>
<tr><th id="6051">6051</th><td>  <b>case</b> ARMAsmParser::Match_AlignedMemory16:</td></tr>
<tr><th id="6052">6052</th><td>    <b>return</b> <q>"alignment must be 16 or omitted"</q>;</td></tr>
<tr><th id="6053">6053</th><td>  <b>case</b> ARMAsmParser::Match_AlignedMemory32:</td></tr>
<tr><th id="6054">6054</th><td>    <b>return</b> <q>"alignment must be 32 or omitted"</q>;</td></tr>
<tr><th id="6055">6055</th><td>  <b>case</b> ARMAsmParser::Match_AlignedMemory64:</td></tr>
<tr><th id="6056">6056</th><td>    <b>return</b> <q>"alignment must be 64 or omitted"</q>;</td></tr>
<tr><th id="6057">6057</th><td>  <b>case</b> ARMAsmParser::Match_AlignedMemory64or128:</td></tr>
<tr><th id="6058">6058</th><td>    <b>return</b> <q>"alignment must be 64, 128 or omitted"</q>;</td></tr>
<tr><th id="6059">6059</th><td>  <b>case</b> ARMAsmParser::Match_AlignedMemory64or128or256:</td></tr>
<tr><th id="6060">6060</th><td>    <b>return</b> <q>"alignment must be 64, 128, 256 or omitted"</q>;</td></tr>
<tr><th id="6061">6061</th><td>  <b>case</b> ARMAsmParser::Match_AlignedMemoryNone:</td></tr>
<tr><th id="6062">6062</th><td>    <b>return</b> <q>"alignment must be omitted"</q>;</td></tr>
<tr><th id="6063">6063</th><td>  <b>case</b> ARMAsmParser::Match_DupAlignedMemory16:</td></tr>
<tr><th id="6064">6064</th><td>    <b>return</b> <q>"alignment must be 16 or omitted"</q>;</td></tr>
<tr><th id="6065">6065</th><td>  <b>case</b> ARMAsmParser::Match_DupAlignedMemory32:</td></tr>
<tr><th id="6066">6066</th><td>    <b>return</b> <q>"alignment must be 32 or omitted"</q>;</td></tr>
<tr><th id="6067">6067</th><td>  <b>case</b> ARMAsmParser::Match_DupAlignedMemory64:</td></tr>
<tr><th id="6068">6068</th><td>    <b>return</b> <q>"alignment must be 64 or omitted"</q>;</td></tr>
<tr><th id="6069">6069</th><td>  <b>case</b> ARMAsmParser::Match_DupAlignedMemory64or128:</td></tr>
<tr><th id="6070">6070</th><td>    <b>return</b> <q>"alignment must be 64, 128 or omitted"</q>;</td></tr>
<tr><th id="6071">6071</th><td>  <b>case</b> ARMAsmParser::Match_DupAlignedMemoryNone:</td></tr>
<tr><th id="6072">6072</th><td>    <b>return</b> <q>"alignment must be omitted"</q>;</td></tr>
<tr><th id="6073">6073</th><td>  <b>case</b> ARMAsmParser::Match_Imm0_15:</td></tr>
<tr><th id="6074">6074</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,15]"</q>;</td></tr>
<tr><th id="6075">6075</th><td>  <b>case</b> ARMAsmParser::Match_Imm0_1:</td></tr>
<tr><th id="6076">6076</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,1]"</q>;</td></tr>
<tr><th id="6077">6077</th><td>  <b>case</b> ARMAsmParser::Match_Imm0_239:</td></tr>
<tr><th id="6078">6078</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,239]"</q>;</td></tr>
<tr><th id="6079">6079</th><td>  <b>case</b> ARMAsmParser::Match_Imm0_255:</td></tr>
<tr><th id="6080">6080</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,255]"</q>;</td></tr>
<tr><th id="6081">6081</th><td>  <b>case</b> ARMAsmParser::Match_Imm0_31:</td></tr>
<tr><th id="6082">6082</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,31]"</q>;</td></tr>
<tr><th id="6083">6083</th><td>  <b>case</b> ARMAsmParser::Match_Imm0_32:</td></tr>
<tr><th id="6084">6084</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,32]"</q>;</td></tr>
<tr><th id="6085">6085</th><td>  <b>case</b> ARMAsmParser::Match_Imm0_3:</td></tr>
<tr><th id="6086">6086</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,3]"</q>;</td></tr>
<tr><th id="6087">6087</th><td>  <b>case</b> ARMAsmParser::Match_Imm0_63:</td></tr>
<tr><th id="6088">6088</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,63]"</q>;</td></tr>
<tr><th id="6089">6089</th><td>  <b>case</b> ARMAsmParser::Match_Imm0_65535:</td></tr>
<tr><th id="6090">6090</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,65535]"</q>;</td></tr>
<tr><th id="6091">6091</th><td>  <b>case</b> ARMAsmParser::Match_Imm0_65535Expr:</td></tr>
<tr><th id="6092">6092</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,0xffff] or a relocatable expression"</q>;</td></tr>
<tr><th id="6093">6093</th><td>  <b>case</b> ARMAsmParser::Match_Imm0_7:</td></tr>
<tr><th id="6094">6094</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,7]"</q>;</td></tr>
<tr><th id="6095">6095</th><td>  <b>case</b> ARMAsmParser::Match_Imm16:</td></tr>
<tr><th id="6096">6096</th><td>    <b>return</b> <q>"operand must be an immediate in the range [16,16]"</q>;</td></tr>
<tr><th id="6097">6097</th><td>  <b>case</b> ARMAsmParser::Match_Imm1_15:</td></tr>
<tr><th id="6098">6098</th><td>    <b>return</b> <q>"operand must be an immediate in the range [1,15]"</q>;</td></tr>
<tr><th id="6099">6099</th><td>  <b>case</b> ARMAsmParser::Match_ImmRange1_16:</td></tr>
<tr><th id="6100">6100</th><td>    <b>return</b> <q>"operand must be an immediate in the range [1,16]"</q>;</td></tr>
<tr><th id="6101">6101</th><td>  <b>case</b> ARMAsmParser::Match_Imm1_31:</td></tr>
<tr><th id="6102">6102</th><td>    <b>return</b> <q>"operand must be an immediate in the range [1,31]"</q>;</td></tr>
<tr><th id="6103">6103</th><td>  <b>case</b> ARMAsmParser::Match_ImmRange1_32:</td></tr>
<tr><th id="6104">6104</th><td>    <b>return</b> <q>"operand must be an immediate in the range [1,32]"</q>;</td></tr>
<tr><th id="6105">6105</th><td>  <b>case</b> ARMAsmParser::Match_Imm1_7:</td></tr>
<tr><th id="6106">6106</th><td>    <b>return</b> <q>"operand must be an immediate in the range [1,7]"</q>;</td></tr>
<tr><th id="6107">6107</th><td>  <b>case</b> ARMAsmParser::Match_Imm24bit:</td></tr>
<tr><th id="6108">6108</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,0xffffff]"</q>;</td></tr>
<tr><th id="6109">6109</th><td>  <b>case</b> ARMAsmParser::Match_Imm256_65535Expr:</td></tr>
<tr><th id="6110">6110</th><td>    <b>return</b> <q>"operand must be an immediate in the range [256,65535]"</q>;</td></tr>
<tr><th id="6111">6111</th><td>  <b>case</b> ARMAsmParser::Match_Imm32:</td></tr>
<tr><th id="6112">6112</th><td>    <b>return</b> <q>"operand must be an immediate in the range [32,32]"</q>;</td></tr>
<tr><th id="6113">6113</th><td>  <b>case</b> ARMAsmParser::Match_Imm8:</td></tr>
<tr><th id="6114">6114</th><td>    <b>return</b> <q>"operand must be an immediate in the range [8,8]"</q>;</td></tr>
<tr><th id="6115">6115</th><td>  <b>case</b> ARMAsmParser::Match_Imm8_255:</td></tr>
<tr><th id="6116">6116</th><td>    <b>return</b> <q>"operand must be an immediate in the range [8,255]"</q>;</td></tr>
<tr><th id="6117">6117</th><td>  <b>case</b> ARMAsmParser::Match_MVEShiftImm1_15:</td></tr>
<tr><th id="6118">6118</th><td>    <b>return</b> <q>"operand must be an immediate in the range [1,16]"</q>;</td></tr>
<tr><th id="6119">6119</th><td>  <b>case</b> ARMAsmParser::Match_MVEShiftImm1_7:</td></tr>
<tr><th id="6120">6120</th><td>    <b>return</b> <q>"operand must be an immediate in the range [1,8]"</q>;</td></tr>
<tr><th id="6121">6121</th><td>  <b>case</b> ARMAsmParser::Match_VIDUP_imm:</td></tr>
<tr><th id="6122">6122</th><td>    <b>return</b> <q>"vector increment immediate must be 1, 2, 4 or 8"</q>;</td></tr>
<tr><th id="6123">6123</th><td>  <b>case</b> ARMAsmParser::Match_MveSaturate:</td></tr>
<tr><th id="6124">6124</th><td>    <b>return</b> <q>"saturate operand must be 48 or 64"</q>;</td></tr>
<tr><th id="6125">6125</th><td>  <b>case</b> ARMAsmParser::Match_PKHLSLImm:</td></tr>
<tr><th id="6126">6126</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,31]"</q>;</td></tr>
<tr><th id="6127">6127</th><td>  <b>case</b> ARMAsmParser::Match_SPRRegList:</td></tr>
<tr><th id="6128">6128</th><td>    <b>return</b> <q>"operand must be a list of registers in range [s0, s31]"</q>;</td></tr>
<tr><th id="6129">6129</th><td>  <b>case</b> ARMAsmParser::Match_SetEndImm:</td></tr>
<tr><th id="6130">6130</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,1]"</q>;</td></tr>
<tr><th id="6131">6131</th><td>  <b>case</b> ARMAsmParser::Match_ImmThumbSR:</td></tr>
<tr><th id="6132">6132</th><td>    <b>return</b> <q>"operand must be an immediate in the range [1,32]"</q>;</td></tr>
<tr><th id="6133">6133</th><td>  <b>case</b> ARMAsmParser::Match_VecListTwoMQ:</td></tr>
<tr><th id="6134">6134</th><td>    <b>return</b> <q>"operand must be a list of two consecutive q-registers in range [q0,q7]"</q>;</td></tr>
<tr><th id="6135">6135</th><td>  <b>case</b> ARMAsmParser::Match_VecListFourMQ:</td></tr>
<tr><th id="6136">6136</th><td>    <b>return</b> <q>"operand must be a list of four consecutive q-registers in range [q0,q7]"</q>;</td></tr>
<tr><th id="6137">6137</th><td>  <b>case</b> ARMAsmParser::Match_ComplexRotationEven:</td></tr>
<tr><th id="6138">6138</th><td>    <b>return</b> <q>"complex rotation must be 0, 90, 180 or 270"</q>;</td></tr>
<tr><th id="6139">6139</th><td>  <b>case</b> ARMAsmParser::Match_ComplexRotationOdd:</td></tr>
<tr><th id="6140">6140</th><td>    <b>return</b> <q>"complex rotation must be 90 or 270"</q>;</td></tr>
<tr><th id="6141">6141</th><td>  <b>case</b> ARMAsmParser::Match_MVEVcvtImm32:</td></tr>
<tr><th id="6142">6142</th><td>    <b>return</b> <q>"MVE fixed-point immediate operand must be between 1 and 32"</q>;</td></tr>
<tr><th id="6143">6143</th><td>  <b>case</b> ARMAsmParser::Match_MVEVcvtImm16:</td></tr>
<tr><th id="6144">6144</th><td>    <b>return</b> <q>"MVE fixed-point immediate operand must be between 1 and 16"</q>;</td></tr>
<tr><th id="6145">6145</th><td>  <b>case</b> ARMAsmParser::Match_Imm3b:</td></tr>
<tr><th id="6146">6146</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,7]"</q>;</td></tr>
<tr><th id="6147">6147</th><td>  <b>case</b> ARMAsmParser::Match_Imm4b:</td></tr>
<tr><th id="6148">6148</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,15]"</q>;</td></tr>
<tr><th id="6149">6149</th><td>  <b>case</b> ARMAsmParser::Match_Imm6b:</td></tr>
<tr><th id="6150">6150</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,63]"</q>;</td></tr>
<tr><th id="6151">6151</th><td>  <b>case</b> ARMAsmParser::Match_Imm7b:</td></tr>
<tr><th id="6152">6152</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,127]"</q>;</td></tr>
<tr><th id="6153">6153</th><td>  <b>case</b> ARMAsmParser::Match_Imm9b:</td></tr>
<tr><th id="6154">6154</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,511]"</q>;</td></tr>
<tr><th id="6155">6155</th><td>  <b>case</b> ARMAsmParser::Match_Imm11b:</td></tr>
<tr><th id="6156">6156</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,2047]"</q>;</td></tr>
<tr><th id="6157">6157</th><td>  <b>case</b> ARMAsmParser::Match_Imm12b:</td></tr>
<tr><th id="6158">6158</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,4095]"</q>;</td></tr>
<tr><th id="6159">6159</th><td>  <b>case</b> ARMAsmParser::Match_Imm13b:</td></tr>
<tr><th id="6160">6160</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,8191]"</q>;</td></tr>
<tr><th id="6161">6161</th><td>  <b>case</b> ARMAsmParser::Match_Imm0_4095:</td></tr>
<tr><th id="6162">6162</th><td>    <b>return</b> <q>"operand must be an immediate in the range [0,4095]"</q>;</td></tr>
<tr><th id="6163">6163</th><td>  <b>case</b> ARMAsmParser::Match_LELabel:</td></tr>
<tr><th id="6164">6164</th><td>    <b>return</b> <q>"loop start is out of range or not a negative multiple of 2"</q>;</td></tr>
<tr><th id="6165">6165</th><td>  <b>case</b> ARMAsmParser::Match_MVELongShift:</td></tr>
<tr><th id="6166">6166</th><td>    <b>return</b> <q>"operand must be an immediate in the range [1,32]"</q>;</td></tr>
<tr><th id="6167">6167</th><td>  <b>case</b> ARMAsmParser::Match_CondCodeRestrictedFP:</td></tr>
<tr><th id="6168">6168</th><td>    <b>return</b> <q>"condition code for floating-point comparison must be EQ, NE, LT, GT, LE or GE"</q>;</td></tr>
<tr><th id="6169">6169</th><td>  <b>case</b> ARMAsmParser::Match_CondCodeRestrictedI:</td></tr>
<tr><th id="6170">6170</th><td>    <b>return</b> <q>"condition code for sign-independent integer comparison must be EQ or NE"</q>;</td></tr>
<tr><th id="6171">6171</th><td>  <b>case</b> ARMAsmParser::Match_CondCodeRestrictedS:</td></tr>
<tr><th id="6172">6172</th><td>    <b>return</b> <q>"condition code for signed integer comparison must be EQ, NE, LT, GT, LE or GE"</q>;</td></tr>
<tr><th id="6173">6173</th><td>  <b>case</b> ARMAsmParser::Match_CondCodeRestrictedU:</td></tr>
<tr><th id="6174">6174</th><td>    <b>return</b> <q>"condition code for unsigned integer comparison must be EQ, NE, HS or HI"</q>;</td></tr>
<tr><th id="6175">6175</th><td>  <b>case</b> ARMAsmParser::Match_ShrImm16:</td></tr>
<tr><th id="6176">6176</th><td>    <b>return</b> <q>"operand must be an immediate in the range [1,16]"</q>;</td></tr>
<tr><th id="6177">6177</th><td>  <b>case</b> ARMAsmParser::Match_ShrImm32:</td></tr>
<tr><th id="6178">6178</th><td>    <b>return</b> <q>"operand must be an immediate in the range [1,32]"</q>;</td></tr>
<tr><th id="6179">6179</th><td>  <b>case</b> ARMAsmParser::Match_ShrImm64:</td></tr>
<tr><th id="6180">6180</th><td>    <b>return</b> <q>"operand must be an immediate in the range [1,64]"</q>;</td></tr>
<tr><th id="6181">6181</th><td>  <b>case</b> ARMAsmParser::Match_ShrImm8:</td></tr>
<tr><th id="6182">6182</th><td>    <b>return</b> <q>"operand must be an immediate in the range [1,8]"</q>;</td></tr>
<tr><th id="6183">6183</th><td>  <b>case</b> ARMAsmParser::Match_WLSLabel:</td></tr>
<tr><th id="6184">6184</th><td>    <b>return</b> <q>"loop end is out of range or not a positive multiple of 2"</q>;</td></tr>
<tr><th id="6185">6185</th><td>  <b>default</b>:</td></tr>
<tr><th id="6186">6186</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6187">6187</th><td>  }</td></tr>
<tr><th id="6188">6188</th><td>}</td></tr>
<tr><th id="6189">6189</th><td></td></tr>
<tr><th id="6190">6190</th><td><em>static</em> <em>unsigned</em> getDiagKindFromRegisterClass(MatchClassKind RegisterClass) {</td></tr>
<tr><th id="6191">6191</th><td>  <b>switch</b> (RegisterClass) {</td></tr>
<tr><th id="6192">6192</th><td>  <b>case</b> MCK_GPRsp:</td></tr>
<tr><th id="6193">6193</th><td>    <b>return</b> ARMAsmParser::Match_GPRsp;</td></tr>
<tr><th id="6194">6194</th><td>  <b>case</b> MCK_QPR_8:</td></tr>
<tr><th id="6195">6195</th><td>    <b>return</b> ARMAsmParser::Match_QPR_8;</td></tr>
<tr><th id="6196">6196</th><td>  <b>case</b> MCK_tGPROdd:</td></tr>
<tr><th id="6197">6197</th><td>    <b>return</b> ARMAsmParser::Match_tGPROdd;</td></tr>
<tr><th id="6198">6198</th><td>  <b>case</b> MCK_DPR_8:</td></tr>
<tr><th id="6199">6199</th><td>    <b>return</b> ARMAsmParser::Match_DPR_8;</td></tr>
<tr><th id="6200">6200</th><td>  <b>case</b> MCK_MQPR:</td></tr>
<tr><th id="6201">6201</th><td>    <b>return</b> ARMAsmParser::Match_QPR_VFP2;</td></tr>
<tr><th id="6202">6202</th><td>  <b>case</b> MCK_hGPR:</td></tr>
<tr><th id="6203">6203</th><td>    <b>return</b> ARMAsmParser::Match_hGPR;</td></tr>
<tr><th id="6204">6204</th><td>  <b>case</b> MCK_tGPR:</td></tr>
<tr><th id="6205">6205</th><td>    <b>return</b> ARMAsmParser::Match_tGPR;</td></tr>
<tr><th id="6206">6206</th><td>  <b>case</b> MCK_tGPREven:</td></tr>
<tr><th id="6207">6207</th><td>    <b>return</b> ARMAsmParser::Match_tGPREven;</td></tr>
<tr><th id="6208">6208</th><td>  <b>case</b> MCK_GPRnoip:</td></tr>
<tr><th id="6209">6209</th><td>    <b>return</b> ARMAsmParser::Match_GPRnoip;</td></tr>
<tr><th id="6210">6210</th><td>  <b>case</b> MCK_rGPR:</td></tr>
<tr><th id="6211">6211</th><td>    <b>return</b> ARMAsmParser::Match_rGPR;</td></tr>
<tr><th id="6212">6212</th><td>  <b>case</b> MCK_GPRnopc:</td></tr>
<tr><th id="6213">6213</th><td>    <b>return</b> ARMAsmParser::Match_GPRnopc;</td></tr>
<tr><th id="6214">6214</th><td>  <b>case</b> MCK_GPRwithAPSR_NZCVnosp:</td></tr>
<tr><th id="6215">6215</th><td>    <b>return</b> ARMAsmParser::Match_GPRwithAPSR_NZCVnosp;</td></tr>
<tr><th id="6216">6216</th><td>  <b>case</b> MCK_GPRwithZRnosp:</td></tr>
<tr><th id="6217">6217</th><td>    <b>return</b> ARMAsmParser::Match_GPRwithZRnosp;</td></tr>
<tr><th id="6218">6218</th><td>  <b>case</b> MCK_DPR_VFP2:</td></tr>
<tr><th id="6219">6219</th><td>    <b>return</b> ARMAsmParser::Match_DPR_VFP2;</td></tr>
<tr><th id="6220">6220</th><td>  <b>case</b> MCK_GPR:</td></tr>
<tr><th id="6221">6221</th><td>    <b>return</b> ARMAsmParser::Match_GPR;</td></tr>
<tr><th id="6222">6222</th><td>  <b>case</b> MCK_GPRwithAPSR:</td></tr>
<tr><th id="6223">6223</th><td>    <b>return</b> ARMAsmParser::Match_GPRwithAPSR;</td></tr>
<tr><th id="6224">6224</th><td>  <b>case</b> MCK_GPRwithZR:</td></tr>
<tr><th id="6225">6225</th><td>    <b>return</b> ARMAsmParser::Match_GPRwithZR;</td></tr>
<tr><th id="6226">6226</th><td>  <b>case</b> MCK_QPR:</td></tr>
<tr><th id="6227">6227</th><td>    <b>return</b> ARMAsmParser::Match_QPR;</td></tr>
<tr><th id="6228">6228</th><td>  <b>case</b> MCK_SPR_8:</td></tr>
<tr><th id="6229">6229</th><td>    <b>return</b> ARMAsmParser::Match_SPR_8;</td></tr>
<tr><th id="6230">6230</th><td>  <b>case</b> MCK_DPR:</td></tr>
<tr><th id="6231">6231</th><td>    <b>return</b> ARMAsmParser::Match_DPR;</td></tr>
<tr><th id="6232">6232</th><td>  <b>case</b> MCK_HPR:</td></tr>
<tr><th id="6233">6233</th><td>    <b>return</b> ARMAsmParser::Match_SPR;</td></tr>
<tr><th id="6234">6234</th><td>  <b>default</b>:</td></tr>
<tr><th id="6235">6235</th><td>    <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="6236">6236</th><td>  }</td></tr>
<tr><th id="6237">6237</th><td>}</td></tr>
<tr><th id="6238">6238</th><td></td></tr>
<tr><th id="6239">6239</th><td><em>static</em> MatchClassKind matchTokenString(StringRef Name) {</td></tr>
<tr><th id="6240">6240</th><td>  <b>switch</b> (Name.size()) {</td></tr>
<tr><th id="6241">6241</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6242">6242</th><td>  <b>case</b> <var>1</var>:	 <i>// 6 strings to match.</i></td></tr>
<tr><th id="6243">6243</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="6244">6244</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6245">6245</th><td>    <b>case</b> <kbd>'!'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6246">6246</th><td>      <b>return</b> MCK__EXCLAIM_;	 <i>// "!"</i></td></tr>
<tr><th id="6247">6247</th><td>    <b>case</b> <kbd>'['</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6248">6248</th><td>      <b>return</b> MCK__91_;	 <i>// "["</i></td></tr>
<tr><th id="6249">6249</th><td>    <b>case</b> <kbd>']'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6250">6250</th><td>      <b>return</b> MCK__93_;	 <i>// "]"</i></td></tr>
<tr><th id="6251">6251</th><td>    <b>case</b> <kbd>'^'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6252">6252</th><td>      <b>return</b> MCK__94_;	 <i>// "^"</i></td></tr>
<tr><th id="6253">6253</th><td>    <b>case</b> <kbd>'{'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6254">6254</th><td>      <b>return</b> MCK__123_;	 <i>// "{"</i></td></tr>
<tr><th id="6255">6255</th><td>    <b>case</b> <kbd>'}'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6256">6256</th><td>      <b>return</b> MCK__125_;	 <i>// "}"</i></td></tr>
<tr><th id="6257">6257</th><td>    }</td></tr>
<tr><th id="6258">6258</th><td>    <b>break</b>;</td></tr>
<tr><th id="6259">6259</th><td>  <b>case</b> <var>2</var>:	 <i>// 6 strings to match.</i></td></tr>
<tr><th id="6260">6260</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="6261">6261</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6262">6262</th><td>    <b>case</b> <kbd>'#'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="6263">6263</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="6264">6264</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6265">6265</th><td>      <b>case</b> <kbd>'0'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6266">6266</th><td>        <b>return</b> MCK__HASH_0;	 <i>// "#0"</i></td></tr>
<tr><th id="6267">6267</th><td>      <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6268">6268</th><td>        <b>return</b> MCK__HASH_8;	 <i>// "#8"</i></td></tr>
<tr><th id="6269">6269</th><td>      }</td></tr>
<tr><th id="6270">6270</th><td>      <b>break</b>;</td></tr>
<tr><th id="6271">6271</th><td>    <b>case</b> <kbd>'.'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="6272">6272</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="6273">6273</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6274">6274</th><td>      <b>case</b> <kbd>'8'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6275">6275</th><td>        <b>return</b> MCK__DOT_8;	 <i>// ".8"</i></td></tr>
<tr><th id="6276">6276</th><td>      <b>case</b> <kbd>'d'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6277">6277</th><td>        <b>return</b> MCK__DOT_d;	 <i>// ".d"</i></td></tr>
<tr><th id="6278">6278</th><td>      <b>case</b> <kbd>'f'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6279">6279</th><td>        <b>return</b> MCK__DOT_f;	 <i>// ".f"</i></td></tr>
<tr><th id="6280">6280</th><td>      <b>case</b> <kbd>'w'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6281">6281</th><td>        <b>return</b> MCK__DOT_w;	 <i>// ".w"</i></td></tr>
<tr><th id="6282">6282</th><td>      }</td></tr>
<tr><th id="6283">6283</th><td>      <b>break</b>;</td></tr>
<tr><th id="6284">6284</th><td>    }</td></tr>
<tr><th id="6285">6285</th><td>    <b>break</b>;</td></tr>
<tr><th id="6286">6286</th><td>  <b>case</b> <var>3</var>:	 <i>// 8 strings to match.</i></td></tr>
<tr><th id="6287">6287</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="6288">6288</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6289">6289</th><td>    <b>case</b> <kbd>'#'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6290">6290</th><td>      <b>if</b> (memcmp(Name.data()+<var>1</var>, <q>"16"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="6291">6291</th><td>        <b>break</b>;</td></tr>
<tr><th id="6292">6292</th><td>      <b>return</b> MCK__HASH_16;	 <i>// "#16"</i></td></tr>
<tr><th id="6293">6293</th><td>    <b>case</b> <kbd>'.'</kbd>:	 <i>// 7 strings to match.</i></td></tr>
<tr><th id="6294">6294</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="6295">6295</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6296">6296</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6297">6297</th><td>        <b>if</b> (Name[<var>2</var>] != <kbd>'6'</kbd>)</td></tr>
<tr><th id="6298">6298</th><td>          <b>break</b>;</td></tr>
<tr><th id="6299">6299</th><td>        <b>return</b> MCK__DOT_16;	 <i>// ".16"</i></td></tr>
<tr><th id="6300">6300</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6301">6301</th><td>        <b>if</b> (Name[<var>2</var>] != <kbd>'2'</kbd>)</td></tr>
<tr><th id="6302">6302</th><td>          <b>break</b>;</td></tr>
<tr><th id="6303">6303</th><td>        <b>return</b> MCK__DOT_32;	 <i>// ".32"</i></td></tr>
<tr><th id="6304">6304</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6305">6305</th><td>        <b>if</b> (Name[<var>2</var>] != <kbd>'4'</kbd>)</td></tr>
<tr><th id="6306">6306</th><td>          <b>break</b>;</td></tr>
<tr><th id="6307">6307</th><td>        <b>return</b> MCK__DOT_64;	 <i>// ".64"</i></td></tr>
<tr><th id="6308">6308</th><td>      <b>case</b> <kbd>'i'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6309">6309</th><td>        <b>if</b> (Name[<var>2</var>] != <kbd>'8'</kbd>)</td></tr>
<tr><th id="6310">6310</th><td>          <b>break</b>;</td></tr>
<tr><th id="6311">6311</th><td>        <b>return</b> MCK__DOT_i8;	 <i>// ".i8"</i></td></tr>
<tr><th id="6312">6312</th><td>      <b>case</b> <kbd>'p'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6313">6313</th><td>        <b>if</b> (Name[<var>2</var>] != <kbd>'8'</kbd>)</td></tr>
<tr><th id="6314">6314</th><td>          <b>break</b>;</td></tr>
<tr><th id="6315">6315</th><td>        <b>return</b> MCK__DOT_p8;	 <i>// ".p8"</i></td></tr>
<tr><th id="6316">6316</th><td>      <b>case</b> <kbd>'s'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6317">6317</th><td>        <b>if</b> (Name[<var>2</var>] != <kbd>'8'</kbd>)</td></tr>
<tr><th id="6318">6318</th><td>          <b>break</b>;</td></tr>
<tr><th id="6319">6319</th><td>        <b>return</b> MCK__DOT_s8;	 <i>// ".s8"</i></td></tr>
<tr><th id="6320">6320</th><td>      <b>case</b> <kbd>'u'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6321">6321</th><td>        <b>if</b> (Name[<var>2</var>] != <kbd>'8'</kbd>)</td></tr>
<tr><th id="6322">6322</th><td>          <b>break</b>;</td></tr>
<tr><th id="6323">6323</th><td>        <b>return</b> MCK__DOT_u8;	 <i>// ".u8"</i></td></tr>
<tr><th id="6324">6324</th><td>      }</td></tr>
<tr><th id="6325">6325</th><td>      <b>break</b>;</td></tr>
<tr><th id="6326">6326</th><td>    }</td></tr>
<tr><th id="6327">6327</th><td>    <b>break</b>;</td></tr>
<tr><th id="6328">6328</th><td>  <b>case</b> <var>4</var>:	 <i>// 14 strings to match.</i></td></tr>
<tr><th id="6329">6329</th><td>    <b>if</b> (Name[<var>0</var>] != <kbd>'.'</kbd>)</td></tr>
<tr><th id="6330">6330</th><td>      <b>break</b>;</td></tr>
<tr><th id="6331">6331</th><td>    <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="6332">6332</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6333">6333</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="6334">6334</th><td>      <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="6335">6335</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6336">6336</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6337">6337</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'6'</kbd>)</td></tr>
<tr><th id="6338">6338</th><td>          <b>break</b>;</td></tr>
<tr><th id="6339">6339</th><td>        <b>return</b> MCK__DOT_f16;	 <i>// ".f16"</i></td></tr>
<tr><th id="6340">6340</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6341">6341</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'2'</kbd>)</td></tr>
<tr><th id="6342">6342</th><td>          <b>break</b>;</td></tr>
<tr><th id="6343">6343</th><td>        <b>return</b> MCK__DOT_f32;	 <i>// ".f32"</i></td></tr>
<tr><th id="6344">6344</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6345">6345</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'4'</kbd>)</td></tr>
<tr><th id="6346">6346</th><td>          <b>break</b>;</td></tr>
<tr><th id="6347">6347</th><td>        <b>return</b> MCK__DOT_f64;	 <i>// ".f64"</i></td></tr>
<tr><th id="6348">6348</th><td>      }</td></tr>
<tr><th id="6349">6349</th><td>      <b>break</b>;</td></tr>
<tr><th id="6350">6350</th><td>    <b>case</b> <kbd>'i'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="6351">6351</th><td>      <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="6352">6352</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6353">6353</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6354">6354</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'6'</kbd>)</td></tr>
<tr><th id="6355">6355</th><td>          <b>break</b>;</td></tr>
<tr><th id="6356">6356</th><td>        <b>return</b> MCK__DOT_i16;	 <i>// ".i16"</i></td></tr>
<tr><th id="6357">6357</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6358">6358</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'2'</kbd>)</td></tr>
<tr><th id="6359">6359</th><td>          <b>break</b>;</td></tr>
<tr><th id="6360">6360</th><td>        <b>return</b> MCK__DOT_i32;	 <i>// ".i32"</i></td></tr>
<tr><th id="6361">6361</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6362">6362</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'4'</kbd>)</td></tr>
<tr><th id="6363">6363</th><td>          <b>break</b>;</td></tr>
<tr><th id="6364">6364</th><td>        <b>return</b> MCK__DOT_i64;	 <i>// ".i64"</i></td></tr>
<tr><th id="6365">6365</th><td>      }</td></tr>
<tr><th id="6366">6366</th><td>      <b>break</b>;</td></tr>
<tr><th id="6367">6367</th><td>    <b>case</b> <kbd>'p'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="6368">6368</th><td>      <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="6369">6369</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6370">6370</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6371">6371</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'6'</kbd>)</td></tr>
<tr><th id="6372">6372</th><td>          <b>break</b>;</td></tr>
<tr><th id="6373">6373</th><td>        <b>return</b> MCK__DOT_p16;	 <i>// ".p16"</i></td></tr>
<tr><th id="6374">6374</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6375">6375</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'4'</kbd>)</td></tr>
<tr><th id="6376">6376</th><td>          <b>break</b>;</td></tr>
<tr><th id="6377">6377</th><td>        <b>return</b> MCK__DOT_p64;	 <i>// ".p64"</i></td></tr>
<tr><th id="6378">6378</th><td>      }</td></tr>
<tr><th id="6379">6379</th><td>      <b>break</b>;</td></tr>
<tr><th id="6380">6380</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="6381">6381</th><td>      <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="6382">6382</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6383">6383</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6384">6384</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'6'</kbd>)</td></tr>
<tr><th id="6385">6385</th><td>          <b>break</b>;</td></tr>
<tr><th id="6386">6386</th><td>        <b>return</b> MCK__DOT_s16;	 <i>// ".s16"</i></td></tr>
<tr><th id="6387">6387</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6388">6388</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'2'</kbd>)</td></tr>
<tr><th id="6389">6389</th><td>          <b>break</b>;</td></tr>
<tr><th id="6390">6390</th><td>        <b>return</b> MCK__DOT_s32;	 <i>// ".s32"</i></td></tr>
<tr><th id="6391">6391</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6392">6392</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'4'</kbd>)</td></tr>
<tr><th id="6393">6393</th><td>          <b>break</b>;</td></tr>
<tr><th id="6394">6394</th><td>        <b>return</b> MCK__DOT_s64;	 <i>// ".s64"</i></td></tr>
<tr><th id="6395">6395</th><td>      }</td></tr>
<tr><th id="6396">6396</th><td>      <b>break</b>;</td></tr>
<tr><th id="6397">6397</th><td>    <b>case</b> <kbd>'u'</kbd>:	 <i>// 3 strings to match.</i></td></tr>
<tr><th id="6398">6398</th><td>      <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="6399">6399</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6400">6400</th><td>      <b>case</b> <kbd>'1'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6401">6401</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'6'</kbd>)</td></tr>
<tr><th id="6402">6402</th><td>          <b>break</b>;</td></tr>
<tr><th id="6403">6403</th><td>        <b>return</b> MCK__DOT_u16;	 <i>// ".u16"</i></td></tr>
<tr><th id="6404">6404</th><td>      <b>case</b> <kbd>'3'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6405">6405</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'2'</kbd>)</td></tr>
<tr><th id="6406">6406</th><td>          <b>break</b>;</td></tr>
<tr><th id="6407">6407</th><td>        <b>return</b> MCK__DOT_u32;	 <i>// ".u32"</i></td></tr>
<tr><th id="6408">6408</th><td>      <b>case</b> <kbd>'6'</kbd>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6409">6409</th><td>        <b>if</b> (Name[<var>3</var>] != <kbd>'4'</kbd>)</td></tr>
<tr><th id="6410">6410</th><td>          <b>break</b>;</td></tr>
<tr><th id="6411">6411</th><td>        <b>return</b> MCK__DOT_u64;	 <i>// ".u64"</i></td></tr>
<tr><th id="6412">6412</th><td>      }</td></tr>
<tr><th id="6413">6413</th><td>      <b>break</b>;</td></tr>
<tr><th id="6414">6414</th><td>    }</td></tr>
<tr><th id="6415">6415</th><td>    <b>break</b>;</td></tr>
<tr><th id="6416">6416</th><td>  <b>case</b> <var>5</var>:	 <i>// 1 string to match.</i></td></tr>
<tr><th id="6417">6417</th><td>    <b>if</b> (memcmp(Name.data()+<var>0</var>, <q>".bf16"</q>, <var>5</var>) != <var>0</var>)</td></tr>
<tr><th id="6418">6418</th><td>      <b>break</b>;</td></tr>
<tr><th id="6419">6419</th><td>    <b>return</b> MCK__DOT_bf16;	 <i>// ".bf16"</i></td></tr>
<tr><th id="6420">6420</th><td>  }</td></tr>
<tr><th id="6421">6421</th><td>  <b>return</b> InvalidMatchClass;</td></tr>
<tr><th id="6422">6422</th><td>}</td></tr>
<tr><th id="6423">6423</th><td></td></tr>
<tr><th id="6424">6424</th><td><i class="doc">/// isSubclass - Compute whether<span class="command"> \p</span> <span class="arg">A</span> is a subclass of<span class="command"> \p</span> <span class="arg">B.</span></i></td></tr>
<tr><th id="6425">6425</th><td><em>static</em> <em>bool</em> isSubclass(MatchClassKind A, MatchClassKind B) {</td></tr>
<tr><th id="6426">6426</th><td>  <b>if</b> (A == B)</td></tr>
<tr><th id="6427">6427</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6428">6428</th><td></td></tr>
<tr><th id="6429">6429</th><td>  <b>switch</b> (A) {</td></tr>
<tr><th id="6430">6430</th><td>  <b>default</b>:</td></tr>
<tr><th id="6431">6431</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6432">6432</th><td></td></tr>
<tr><th id="6433">6433</th><td>  <b>case</b> MCK__DOT_d:</td></tr>
<tr><th id="6434">6434</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6435">6435</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6436">6436</th><td>    <b>case</b> MCK__DOT_f64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6437">6437</th><td>    <b>case</b> MCK__DOT_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6438">6438</th><td>    }</td></tr>
<tr><th id="6439">6439</th><td></td></tr>
<tr><th id="6440">6440</th><td>  <b>case</b> MCK__DOT_f:</td></tr>
<tr><th id="6441">6441</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6442">6442</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6443">6443</th><td>    <b>case</b> MCK__DOT_f32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6444">6444</th><td>    <b>case</b> MCK__DOT_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6445">6445</th><td>    }</td></tr>
<tr><th id="6446">6446</th><td></td></tr>
<tr><th id="6447">6447</th><td>  <b>case</b> MCK__DOT_s16:</td></tr>
<tr><th id="6448">6448</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6449">6449</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6450">6450</th><td>    <b>case</b> MCK__DOT_i16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6451">6451</th><td>    <b>case</b> MCK__DOT_16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6452">6452</th><td>    }</td></tr>
<tr><th id="6453">6453</th><td></td></tr>
<tr><th id="6454">6454</th><td>  <b>case</b> MCK__DOT_s32:</td></tr>
<tr><th id="6455">6455</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6456">6456</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6457">6457</th><td>    <b>case</b> MCK__DOT_i32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6458">6458</th><td>    <b>case</b> MCK__DOT_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6459">6459</th><td>    }</td></tr>
<tr><th id="6460">6460</th><td></td></tr>
<tr><th id="6461">6461</th><td>  <b>case</b> MCK__DOT_s64:</td></tr>
<tr><th id="6462">6462</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6463">6463</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6464">6464</th><td>    <b>case</b> MCK__DOT_i64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6465">6465</th><td>    <b>case</b> MCK__DOT_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6466">6466</th><td>    }</td></tr>
<tr><th id="6467">6467</th><td></td></tr>
<tr><th id="6468">6468</th><td>  <b>case</b> MCK__DOT_s8:</td></tr>
<tr><th id="6469">6469</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6470">6470</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6471">6471</th><td>    <b>case</b> MCK__DOT_i8: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6472">6472</th><td>    <b>case</b> MCK__DOT_8: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6473">6473</th><td>    }</td></tr>
<tr><th id="6474">6474</th><td></td></tr>
<tr><th id="6475">6475</th><td>  <b>case</b> MCK__DOT_u16:</td></tr>
<tr><th id="6476">6476</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6477">6477</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6478">6478</th><td>    <b>case</b> MCK__DOT_i16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6479">6479</th><td>    <b>case</b> MCK__DOT_16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6480">6480</th><td>    }</td></tr>
<tr><th id="6481">6481</th><td></td></tr>
<tr><th id="6482">6482</th><td>  <b>case</b> MCK__DOT_u32:</td></tr>
<tr><th id="6483">6483</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6484">6484</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6485">6485</th><td>    <b>case</b> MCK__DOT_i32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6486">6486</th><td>    <b>case</b> MCK__DOT_32: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6487">6487</th><td>    }</td></tr>
<tr><th id="6488">6488</th><td></td></tr>
<tr><th id="6489">6489</th><td>  <b>case</b> MCK__DOT_u64:</td></tr>
<tr><th id="6490">6490</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6491">6491</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6492">6492</th><td>    <b>case</b> MCK__DOT_i64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6493">6493</th><td>    <b>case</b> MCK__DOT_64: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6494">6494</th><td>    }</td></tr>
<tr><th id="6495">6495</th><td></td></tr>
<tr><th id="6496">6496</th><td>  <b>case</b> MCK__DOT_u8:</td></tr>
<tr><th id="6497">6497</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6498">6498</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6499">6499</th><td>    <b>case</b> MCK__DOT_i8: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6500">6500</th><td>    <b>case</b> MCK__DOT_8: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6501">6501</th><td>    }</td></tr>
<tr><th id="6502">6502</th><td></td></tr>
<tr><th id="6503">6503</th><td>  <b>case</b> MCK__DOT_f32:</td></tr>
<tr><th id="6504">6504</th><td>    <b>return</b> B == MCK__DOT_32;</td></tr>
<tr><th id="6505">6505</th><td></td></tr>
<tr><th id="6506">6506</th><td>  <b>case</b> MCK__DOT_f64:</td></tr>
<tr><th id="6507">6507</th><td>    <b>return</b> B == MCK__DOT_64;</td></tr>
<tr><th id="6508">6508</th><td></td></tr>
<tr><th id="6509">6509</th><td>  <b>case</b> MCK__DOT_i16:</td></tr>
<tr><th id="6510">6510</th><td>    <b>return</b> B == MCK__DOT_16;</td></tr>
<tr><th id="6511">6511</th><td></td></tr>
<tr><th id="6512">6512</th><td>  <b>case</b> MCK__DOT_i32:</td></tr>
<tr><th id="6513">6513</th><td>    <b>return</b> B == MCK__DOT_32;</td></tr>
<tr><th id="6514">6514</th><td></td></tr>
<tr><th id="6515">6515</th><td>  <b>case</b> MCK__DOT_i64:</td></tr>
<tr><th id="6516">6516</th><td>    <b>return</b> B == MCK__DOT_64;</td></tr>
<tr><th id="6517">6517</th><td></td></tr>
<tr><th id="6518">6518</th><td>  <b>case</b> MCK__DOT_i8:</td></tr>
<tr><th id="6519">6519</th><td>    <b>return</b> B == MCK__DOT_8;</td></tr>
<tr><th id="6520">6520</th><td></td></tr>
<tr><th id="6521">6521</th><td>  <b>case</b> MCK__DOT_p16:</td></tr>
<tr><th id="6522">6522</th><td>    <b>return</b> B == MCK__DOT_16;</td></tr>
<tr><th id="6523">6523</th><td></td></tr>
<tr><th id="6524">6524</th><td>  <b>case</b> MCK__DOT_p8:</td></tr>
<tr><th id="6525">6525</th><td>    <b>return</b> B == MCK__DOT_8;</td></tr>
<tr><th id="6526">6526</th><td></td></tr>
<tr><th id="6527">6527</th><td>  <b>case</b> MCK_Reg103:</td></tr>
<tr><th id="6528">6528</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6529">6529</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6530">6530</th><td>    <b>case</b> MCK_Reg102: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6531">6531</th><td>    <b>case</b> MCK_Reg100: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6532">6532</th><td>    <b>case</b> MCK_GPRPair: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6533">6533</th><td>    }</td></tr>
<tr><th id="6534">6534</th><td></td></tr>
<tr><th id="6535">6535</th><td>  <b>case</b> MCK_Reg87:</td></tr>
<tr><th id="6536">6536</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6537">6537</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6538">6538</th><td>    <b>case</b> MCK_Reg88: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6539">6539</th><td>    <b>case</b> MCK_Reg89: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6540">6540</th><td>    <b>case</b> MCK_Reg90: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6541">6541</th><td>    <b>case</b> MCK_Reg91: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6542">6542</th><td>    <b>case</b> MCK_Reg92: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6543">6543</th><td>    <b>case</b> MCK_Reg93: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6544">6544</th><td>    <b>case</b> MCK_Reg94: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6545">6545</th><td>    <b>case</b> MCK_QQQQPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6546">6546</th><td>    }</td></tr>
<tr><th id="6547">6547</th><td></td></tr>
<tr><th id="6548">6548</th><td>  <b>case</b> MCK_Reg32:</td></tr>
<tr><th id="6549">6549</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6550">6550</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6551">6551</th><td>    <b>case</b> MCK_Reg19: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6552">6552</th><td>    <b>case</b> MCK_Reg30: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6553">6553</th><td>    <b>case</b> MCK_tcGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6554">6554</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6555">6555</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6556">6556</th><td>    <b>case</b> MCK_hGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6557">6557</th><td>    <b>case</b> MCK_tGPREven: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6558">6558</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6559">6559</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6560">6560</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6561">6561</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6562">6562</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6563">6563</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6564">6564</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6565">6565</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6566">6566</th><td>    }</td></tr>
<tr><th id="6567">6567</th><td></td></tr>
<tr><th id="6568">6568</th><td>  <b>case</b> MCK_APSR:</td></tr>
<tr><th id="6569">6569</th><td>    <b>return</b> B == MCK_GPRwithAPSRnosp;</td></tr>
<tr><th id="6570">6570</th><td></td></tr>
<tr><th id="6571">6571</th><td>  <b>case</b> MCK_APSR_NZCV:</td></tr>
<tr><th id="6572">6572</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6573">6573</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6574">6574</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6575">6575</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6576">6576</th><td>    }</td></tr>
<tr><th id="6577">6577</th><td></td></tr>
<tr><th id="6578">6578</th><td>  <b>case</b> MCK_GPRlr:</td></tr>
<tr><th id="6579">6579</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6580">6580</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6581">6581</th><td>    <b>case</b> MCK_Reg30: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6582">6582</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6583">6583</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6584">6584</th><td>    <b>case</b> MCK_hGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6585">6585</th><td>    <b>case</b> MCK_tGPREven: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6586">6586</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6587">6587</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6588">6588</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6589">6589</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6590">6590</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6591">6591</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6592">6592</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6593">6593</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6594">6594</th><td>    }</td></tr>
<tr><th id="6595">6595</th><td></td></tr>
<tr><th id="6596">6596</th><td>  <b>case</b> MCK_GPRsp:</td></tr>
<tr><th id="6597">6597</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6598">6598</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6599">6599</th><td>    <b>case</b> MCK_Reg27: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6600">6600</th><td>    <b>case</b> MCK_Reg28: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6601">6601</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6602">6602</th><td>    <b>case</b> MCK_hGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6603">6603</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6604">6604</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6605">6605</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6606">6606</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6607">6607</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6608">6608</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6609">6609</th><td>    }</td></tr>
<tr><th id="6610">6610</th><td></td></tr>
<tr><th id="6611">6611</th><td>  <b>case</b> MCK_PC:</td></tr>
<tr><th id="6612">6612</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6613">6613</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6614">6614</th><td>    <b>case</b> MCK_Reg28: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6615">6615</th><td>    <b>case</b> MCK_hGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6616">6616</th><td>    <b>case</b> MCK_tGPRwithpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6617">6617</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6618">6618</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6619">6619</th><td>    }</td></tr>
<tr><th id="6620">6620</th><td></td></tr>
<tr><th id="6621">6621</th><td>  <b>case</b> MCK_VCCR:</td></tr>
<tr><th id="6622">6622</th><td>    <b>return</b> B == MCK_FPWithVPR;</td></tr>
<tr><th id="6623">6623</th><td></td></tr>
<tr><th id="6624">6624</th><td>  <b>case</b> MCK_Reg128:</td></tr>
<tr><th id="6625">6625</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6626">6626</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6627">6627</th><td>    <b>case</b> MCK_Reg129: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6628">6628</th><td>    <b>case</b> MCK_Reg130: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6629">6629</th><td>    <b>case</b> MCK_Reg85: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6630">6630</th><td>    <b>case</b> MCK_Reg131: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6631">6631</th><td>    <b>case</b> MCK_Reg86: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6632">6632</th><td>    <b>case</b> MCK_Reg132: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6633">6633</th><td>    <b>case</b> MCK_Reg83: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6634">6634</th><td>    <b>case</b> MCK_Reg133: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6635">6635</th><td>    <b>case</b> MCK_Reg84: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6636">6636</th><td>    <b>case</b> MCK_Reg81: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6637">6637</th><td>    <b>case</b> MCK_Reg134: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6638">6638</th><td>    <b>case</b> MCK_Reg82: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6639">6639</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6640">6640</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6641">6641</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6642">6642</th><td>    }</td></tr>
<tr><th id="6643">6643</th><td></td></tr>
<tr><th id="6644">6644</th><td>  <b>case</b> MCK_Reg101:</td></tr>
<tr><th id="6645">6645</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6646">6646</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6647">6647</th><td>    <b>case</b> MCK_Reg102: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6648">6648</th><td>    <b>case</b> MCK_GPRPairnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6649">6649</th><td>    <b>case</b> MCK_GPRPair: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6650">6650</th><td>    }</td></tr>
<tr><th id="6651">6651</th><td></td></tr>
<tr><th id="6652">6652</th><td>  <b>case</b> MCK_Reg96:</td></tr>
<tr><th id="6653">6653</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6654">6654</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6655">6655</th><td>    <b>case</b> MCK_Reg100: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6656">6656</th><td>    <b>case</b> MCK_Reg97: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6657">6657</th><td>    <b>case</b> MCK_GPRPairnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6658">6658</th><td>    <b>case</b> MCK_GPRPair: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6659">6659</th><td>    }</td></tr>
<tr><th id="6660">6660</th><td></td></tr>
<tr><th id="6661">6661</th><td>  <b>case</b> MCK_Reg88:</td></tr>
<tr><th id="6662">6662</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6663">6663</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6664">6664</th><td>    <b>case</b> MCK_Reg89: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6665">6665</th><td>    <b>case</b> MCK_Reg90: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6666">6666</th><td>    <b>case</b> MCK_Reg91: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6667">6667</th><td>    <b>case</b> MCK_Reg92: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6668">6668</th><td>    <b>case</b> MCK_Reg93: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6669">6669</th><td>    <b>case</b> MCK_Reg94: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6670">6670</th><td>    <b>case</b> MCK_QQQQPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6671">6671</th><td>    }</td></tr>
<tr><th id="6672">6672</th><td></td></tr>
<tr><th id="6673">6673</th><td>  <b>case</b> MCK_Reg31:</td></tr>
<tr><th id="6674">6674</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6675">6675</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6676">6676</th><td>    <b>case</b> MCK_Reg23: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6677">6677</th><td>    <b>case</b> MCK_Reg27: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6678">6678</th><td>    <b>case</b> MCK_Reg28: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6679">6679</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6680">6680</th><td>    <b>case</b> MCK_tGPROdd: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6681">6681</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6682">6682</th><td>    <b>case</b> MCK_hGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6683">6683</th><td>    <b>case</b> MCK_Reg2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6684">6684</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6685">6685</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6686">6686</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6687">6687</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6688">6688</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6689">6689</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6690">6690</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6691">6691</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6692">6692</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6693">6693</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6694">6694</th><td>    }</td></tr>
<tr><th id="6695">6695</th><td></td></tr>
<tr><th id="6696">6696</th><td>  <b>case</b> MCK_Reg29:</td></tr>
<tr><th id="6697">6697</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6698">6698</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6699">6699</th><td>    <b>case</b> MCK_Reg30: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6700">6700</th><td>    <b>case</b> MCK_Reg23: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6701">6701</th><td>    <b>case</b> MCK_Reg27: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6702">6702</th><td>    <b>case</b> MCK_Reg28: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6703">6703</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6704">6704</th><td>    <b>case</b> MCK_Reg17: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6705">6705</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6706">6706</th><td>    <b>case</b> MCK_hGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6707">6707</th><td>    <b>case</b> MCK_tGPREven: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6708">6708</th><td>    <b>case</b> MCK_Reg2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6709">6709</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6710">6710</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6711">6711</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6712">6712</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6713">6713</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6714">6714</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6715">6715</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6716">6716</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6717">6717</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6718">6718</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6719">6719</th><td>    }</td></tr>
<tr><th id="6720">6720</th><td></td></tr>
<tr><th id="6721">6721</th><td>  <b>case</b> MCK_Reg20:</td></tr>
<tr><th id="6722">6722</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6723">6723</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6724">6724</th><td>    <b>case</b> MCK_Reg21: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6725">6725</th><td>    <b>case</b> MCK_Reg0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6726">6726</th><td>    <b>case</b> MCK_tcGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6727">6727</th><td>    <b>case</b> MCK_tGPROdd: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6728">6728</th><td>    <b>case</b> MCK_tGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6729">6729</th><td>    <b>case</b> MCK_tGPRwithpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6730">6730</th><td>    <b>case</b> MCK_Reg2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6731">6731</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6732">6732</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6733">6733</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6734">6734</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6735">6735</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6736">6736</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6737">6737</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6738">6738</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6739">6739</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6740">6740</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6741">6741</th><td>    }</td></tr>
<tr><th id="6742">6742</th><td></td></tr>
<tr><th id="6743">6743</th><td>  <b>case</b> MCK_Reg15:</td></tr>
<tr><th id="6744">6744</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6745">6745</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6746">6746</th><td>    <b>case</b> MCK_Reg19: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6747">6747</th><td>    <b>case</b> MCK_Reg16: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6748">6748</th><td>    <b>case</b> MCK_Reg0: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6749">6749</th><td>    <b>case</b> MCK_tcGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6750">6750</th><td>    <b>case</b> MCK_Reg17: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6751">6751</th><td>    <b>case</b> MCK_tGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6752">6752</th><td>    <b>case</b> MCK_tGPREven: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6753">6753</th><td>    <b>case</b> MCK_tGPRwithpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6754">6754</th><td>    <b>case</b> MCK_Reg2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6755">6755</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6756">6756</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6757">6757</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6758">6758</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6759">6759</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6760">6760</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6761">6761</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6762">6762</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6763">6763</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6764">6764</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6765">6765</th><td>    }</td></tr>
<tr><th id="6766">6766</th><td></td></tr>
<tr><th id="6767">6767</th><td>  <b>case</b> MCK_Reg129:</td></tr>
<tr><th id="6768">6768</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6769">6769</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6770">6770</th><td>    <b>case</b> MCK_Reg130: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6771">6771</th><td>    <b>case</b> MCK_Reg131: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6772">6772</th><td>    <b>case</b> MCK_Reg86: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6773">6773</th><td>    <b>case</b> MCK_Reg132: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6774">6774</th><td>    <b>case</b> MCK_Reg83: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6775">6775</th><td>    <b>case</b> MCK_Reg133: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6776">6776</th><td>    <b>case</b> MCK_Reg84: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6777">6777</th><td>    <b>case</b> MCK_Reg81: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6778">6778</th><td>    <b>case</b> MCK_Reg134: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6779">6779</th><td>    <b>case</b> MCK_Reg82: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6780">6780</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6781">6781</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6782">6782</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6783">6783</th><td>    }</td></tr>
<tr><th id="6784">6784</th><td></td></tr>
<tr><th id="6785">6785</th><td>  <b>case</b> MCK_Reg116:</td></tr>
<tr><th id="6786">6786</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6787">6787</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6788">6788</th><td>    <b>case</b> MCK_Reg117: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6789">6789</th><td>    <b>case</b> MCK_Reg104: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6790">6790</th><td>    <b>case</b> MCK_Reg118: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6791">6791</th><td>    <b>case</b> MCK_Reg105: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6792">6792</th><td>    <b>case</b> MCK_Reg119: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6793">6793</th><td>    <b>case</b> MCK_Reg106: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6794">6794</th><td>    <b>case</b> MCK_Reg107: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6795">6795</th><td>    <b>case</b> MCK_Reg120: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6796">6796</th><td>    <b>case</b> MCK_Reg108: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6797">6797</th><td>    <b>case</b> MCK_Reg109: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6798">6798</th><td>    <b>case</b> MCK_DTriple: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6799">6799</th><td>    }</td></tr>
<tr><th id="6800">6800</th><td></td></tr>
<tr><th id="6801">6801</th><td>  <b>case</b> MCK_Reg111:</td></tr>
<tr><th id="6802">6802</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6803">6803</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6804">6804</th><td>    <b>case</b> MCK_Reg112: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6805">6805</th><td>    <b>case</b> MCK_Reg104: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6806">6806</th><td>    <b>case</b> MCK_Reg113: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6807">6807</th><td>    <b>case</b> MCK_Reg105: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6808">6808</th><td>    <b>case</b> MCK_Reg114: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6809">6809</th><td>    <b>case</b> MCK_Reg106: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6810">6810</th><td>    <b>case</b> MCK_Reg107: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6811">6811</th><td>    <b>case</b> MCK_Reg115: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6812">6812</th><td>    <b>case</b> MCK_Reg108: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6813">6813</th><td>    <b>case</b> MCK_Reg109: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6814">6814</th><td>    <b>case</b> MCK_DTriple: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6815">6815</th><td>    }</td></tr>
<tr><th id="6816">6816</th><td></td></tr>
<tr><th id="6817">6817</th><td>  <b>case</b> MCK_Reg102:</td></tr>
<tr><th id="6818">6818</th><td>    <b>return</b> B == MCK_GPRPair;</td></tr>
<tr><th id="6819">6819</th><td></td></tr>
<tr><th id="6820">6820</th><td>  <b>case</b> MCK_Reg100:</td></tr>
<tr><th id="6821">6821</th><td>    <b>return</b> B == MCK_GPRPair;</td></tr>
<tr><th id="6822">6822</th><td></td></tr>
<tr><th id="6823">6823</th><td>  <b>case</b> MCK_Reg89:</td></tr>
<tr><th id="6824">6824</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6825">6825</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6826">6826</th><td>    <b>case</b> MCK_Reg90: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6827">6827</th><td>    <b>case</b> MCK_Reg91: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6828">6828</th><td>    <b>case</b> MCK_Reg92: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6829">6829</th><td>    <b>case</b> MCK_Reg93: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6830">6830</th><td>    <b>case</b> MCK_Reg94: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6831">6831</th><td>    <b>case</b> MCK_QQQQPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6832">6832</th><td>    }</td></tr>
<tr><th id="6833">6833</th><td></td></tr>
<tr><th id="6834">6834</th><td>  <b>case</b> MCK_Reg73:</td></tr>
<tr><th id="6835">6835</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6836">6836</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6837">6837</th><td>    <b>case</b> MCK_Reg74: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6838">6838</th><td>    <b>case</b> MCK_Reg85: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6839">6839</th><td>    <b>case</b> MCK_Reg86: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6840">6840</th><td>    <b>case</b> MCK_Reg83: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6841">6841</th><td>    <b>case</b> MCK_Reg75: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6842">6842</th><td>    <b>case</b> MCK_Reg84: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6843">6843</th><td>    <b>case</b> MCK_Reg76: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6844">6844</th><td>    <b>case</b> MCK_Reg81: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6845">6845</th><td>    <b>case</b> MCK_Reg82: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6846">6846</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6847">6847</th><td>    <b>case</b> MCK_QQPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6848">6848</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6849">6849</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6850">6850</th><td>    }</td></tr>
<tr><th id="6851">6851</th><td></td></tr>
<tr><th id="6852">6852</th><td>  <b>case</b> MCK_Reg19:</td></tr>
<tr><th id="6853">6853</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6854">6854</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6855">6855</th><td>    <b>case</b> MCK_tcGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6856">6856</th><td>    <b>case</b> MCK_tGPREven: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6857">6857</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6858">6858</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6859">6859</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6860">6860</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6861">6861</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6862">6862</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6863">6863</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6864">6864</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6865">6865</th><td>    }</td></tr>
<tr><th id="6866">6866</th><td></td></tr>
<tr><th id="6867">6867</th><td>  <b>case</b> MCK_Reg130:</td></tr>
<tr><th id="6868">6868</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6869">6869</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6870">6870</th><td>    <b>case</b> MCK_Reg131: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6871">6871</th><td>    <b>case</b> MCK_Reg132: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6872">6872</th><td>    <b>case</b> MCK_Reg133: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6873">6873</th><td>    <b>case</b> MCK_Reg84: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6874">6874</th><td>    <b>case</b> MCK_Reg81: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6875">6875</th><td>    <b>case</b> MCK_Reg134: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6876">6876</th><td>    <b>case</b> MCK_Reg82: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6877">6877</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6878">6878</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6879">6879</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6880">6880</th><td>    }</td></tr>
<tr><th id="6881">6881</th><td></td></tr>
<tr><th id="6882">6882</th><td>  <b>case</b> MCK_Reg121:</td></tr>
<tr><th id="6883">6883</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6884">6884</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6885">6885</th><td>    <b>case</b> MCK_Reg122: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6886">6886</th><td>    <b>case</b> MCK_Reg123: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6887">6887</th><td>    <b>case</b> MCK_Reg124: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6888">6888</th><td>    <b>case</b> MCK_Reg125: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6889">6889</th><td>    <b>case</b> MCK_Reg126: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6890">6890</th><td>    <b>case</b> MCK_DTripleSpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6891">6891</th><td>    }</td></tr>
<tr><th id="6892">6892</th><td></td></tr>
<tr><th id="6893">6893</th><td>  <b>case</b> MCK_Reg117:</td></tr>
<tr><th id="6894">6894</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6895">6895</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6896">6896</th><td>    <b>case</b> MCK_Reg118: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6897">6897</th><td>    <b>case</b> MCK_Reg119: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6898">6898</th><td>    <b>case</b> MCK_Reg106: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6899">6899</th><td>    <b>case</b> MCK_Reg107: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6900">6900</th><td>    <b>case</b> MCK_Reg120: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6901">6901</th><td>    <b>case</b> MCK_Reg108: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6902">6902</th><td>    <b>case</b> MCK_Reg109: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6903">6903</th><td>    <b>case</b> MCK_DTriple: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6904">6904</th><td>    }</td></tr>
<tr><th id="6905">6905</th><td></td></tr>
<tr><th id="6906">6906</th><td>  <b>case</b> MCK_Reg112:</td></tr>
<tr><th id="6907">6907</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6908">6908</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6909">6909</th><td>    <b>case</b> MCK_Reg113: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6910">6910</th><td>    <b>case</b> MCK_Reg105: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6911">6911</th><td>    <b>case</b> MCK_Reg114: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6912">6912</th><td>    <b>case</b> MCK_Reg106: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6913">6913</th><td>    <b>case</b> MCK_Reg107: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6914">6914</th><td>    <b>case</b> MCK_Reg115: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6915">6915</th><td>    <b>case</b> MCK_Reg108: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6916">6916</th><td>    <b>case</b> MCK_Reg109: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6917">6917</th><td>    <b>case</b> MCK_DTriple: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6918">6918</th><td>    }</td></tr>
<tr><th id="6919">6919</th><td></td></tr>
<tr><th id="6920">6920</th><td>  <b>case</b> MCK_Reg97:</td></tr>
<tr><th id="6921">6921</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6922">6922</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6923">6923</th><td>    <b>case</b> MCK_GPRPairnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6924">6924</th><td>    <b>case</b> MCK_GPRPair: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6925">6925</th><td>    }</td></tr>
<tr><th id="6926">6926</th><td></td></tr>
<tr><th id="6927">6927</th><td>  <b>case</b> MCK_Reg90:</td></tr>
<tr><th id="6928">6928</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6929">6929</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6930">6930</th><td>    <b>case</b> MCK_Reg91: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6931">6931</th><td>    <b>case</b> MCK_Reg92: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6932">6932</th><td>    <b>case</b> MCK_Reg93: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6933">6933</th><td>    <b>case</b> MCK_Reg94: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6934">6934</th><td>    <b>case</b> MCK_QQQQPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6935">6935</th><td>    }</td></tr>
<tr><th id="6936">6936</th><td></td></tr>
<tr><th id="6937">6937</th><td>  <b>case</b> MCK_Reg74:</td></tr>
<tr><th id="6938">6938</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6939">6939</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6940">6940</th><td>    <b>case</b> MCK_Reg83: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6941">6941</th><td>    <b>case</b> MCK_Reg75: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6942">6942</th><td>    <b>case</b> MCK_Reg84: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6943">6943</th><td>    <b>case</b> MCK_Reg76: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6944">6944</th><td>    <b>case</b> MCK_Reg81: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6945">6945</th><td>    <b>case</b> MCK_Reg82: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6946">6946</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6947">6947</th><td>    <b>case</b> MCK_QQPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6948">6948</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6949">6949</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6950">6950</th><td>    }</td></tr>
<tr><th id="6951">6951</th><td></td></tr>
<tr><th id="6952">6952</th><td>  <b>case</b> MCK_Reg30:</td></tr>
<tr><th id="6953">6953</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6954">6954</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6955">6955</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6956">6956</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6957">6957</th><td>    <b>case</b> MCK_hGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6958">6958</th><td>    <b>case</b> MCK_tGPREven: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6959">6959</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6960">6960</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6961">6961</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6962">6962</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6963">6963</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6964">6964</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6965">6965</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6966">6966</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6967">6967</th><td>    }</td></tr>
<tr><th id="6968">6968</th><td></td></tr>
<tr><th id="6969">6969</th><td>  <b>case</b> MCK_Reg23:</td></tr>
<tr><th id="6970">6970</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6971">6971</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6972">6972</th><td>    <b>case</b> MCK_Reg27: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6973">6973</th><td>    <b>case</b> MCK_Reg28: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6974">6974</th><td>    <b>case</b> MCK_Reg26: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6975">6975</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6976">6976</th><td>    <b>case</b> MCK_hGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6977">6977</th><td>    <b>case</b> MCK_Reg2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6978">6978</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6979">6979</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6980">6980</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6981">6981</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6982">6982</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6983">6983</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6984">6984</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6985">6985</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6986">6986</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6987">6987</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6988">6988</th><td>    }</td></tr>
<tr><th id="6989">6989</th><td></td></tr>
<tr><th id="6990">6990</th><td>  <b>case</b> MCK_Reg21:</td></tr>
<tr><th id="6991">6991</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="6992">6992</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6993">6993</th><td>    <b>case</b> MCK_tGPROdd: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6994">6994</th><td>    <b>case</b> MCK_tGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6995">6995</th><td>    <b>case</b> MCK_tGPRwithpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6996">6996</th><td>    <b>case</b> MCK_Reg2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6997">6997</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6998">6998</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6999">6999</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7000">7000</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7001">7001</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7002">7002</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7003">7003</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7004">7004</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7005">7005</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7006">7006</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7007">7007</th><td>    }</td></tr>
<tr><th id="7008">7008</th><td></td></tr>
<tr><th id="7009">7009</th><td>  <b>case</b> MCK_Reg16:</td></tr>
<tr><th id="7010">7010</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7011">7011</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7012">7012</th><td>    <b>case</b> MCK_Reg17: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7013">7013</th><td>    <b>case</b> MCK_tGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7014">7014</th><td>    <b>case</b> MCK_tGPREven: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7015">7015</th><td>    <b>case</b> MCK_tGPRwithpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7016">7016</th><td>    <b>case</b> MCK_Reg2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7017">7017</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7018">7018</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7019">7019</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7020">7020</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7021">7021</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7022">7022</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7023">7023</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7024">7024</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7025">7025</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7026">7026</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7027">7027</th><td>    }</td></tr>
<tr><th id="7028">7028</th><td></td></tr>
<tr><th id="7029">7029</th><td>  <b>case</b> MCK_Reg0:</td></tr>
<tr><th id="7030">7030</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7031">7031</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7032">7032</th><td>    <b>case</b> MCK_tcGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7033">7033</th><td>    <b>case</b> MCK_tGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7034">7034</th><td>    <b>case</b> MCK_tGPRwithpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7035">7035</th><td>    <b>case</b> MCK_Reg2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7036">7036</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7037">7037</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7038">7038</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7039">7039</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7040">7040</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7041">7041</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7042">7042</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7043">7043</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7044">7044</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7045">7045</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7046">7046</th><td>    }</td></tr>
<tr><th id="7047">7047</th><td></td></tr>
<tr><th id="7048">7048</th><td>  <b>case</b> MCK_QPR_8:</td></tr>
<tr><th id="7049">7049</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7050">7050</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7051">7051</th><td>    <b>case</b> MCK_Reg48: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7052">7052</th><td>    <b>case</b> MCK_Reg49: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7053">7053</th><td>    <b>case</b> MCK_MQPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7054">7054</th><td>    <b>case</b> MCK_Reg46: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7055">7055</th><td>    <b>case</b> MCK_Reg47: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7056">7056</th><td>    <b>case</b> MCK_QPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7057">7057</th><td>    <b>case</b> MCK_DPair: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7058">7058</th><td>    }</td></tr>
<tr><th id="7059">7059</th><td></td></tr>
<tr><th id="7060">7060</th><td>  <b>case</b> MCK_Reg91:</td></tr>
<tr><th id="7061">7061</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7062">7062</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7063">7063</th><td>    <b>case</b> MCK_Reg92: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7064">7064</th><td>    <b>case</b> MCK_Reg93: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7065">7065</th><td>    <b>case</b> MCK_Reg94: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7066">7066</th><td>    <b>case</b> MCK_QQQQPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7067">7067</th><td>    }</td></tr>
<tr><th id="7068">7068</th><td></td></tr>
<tr><th id="7069">7069</th><td>  <b>case</b> MCK_Reg85:</td></tr>
<tr><th id="7070">7070</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7071">7071</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7072">7072</th><td>    <b>case</b> MCK_Reg86: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7073">7073</th><td>    <b>case</b> MCK_Reg83: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7074">7074</th><td>    <b>case</b> MCK_Reg84: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7075">7075</th><td>    <b>case</b> MCK_Reg81: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7076">7076</th><td>    <b>case</b> MCK_Reg82: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7077">7077</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7078">7078</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7079">7079</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7080">7080</th><td>    }</td></tr>
<tr><th id="7081">7081</th><td></td></tr>
<tr><th id="7082">7082</th><td>  <b>case</b> MCK_Reg27:</td></tr>
<tr><th id="7083">7083</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7084">7084</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7085">7085</th><td>    <b>case</b> MCK_Reg28: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7086">7086</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7087">7087</th><td>    <b>case</b> MCK_hGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7088">7088</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7089">7089</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7090">7090</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7091">7091</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7092">7092</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7093">7093</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7094">7094</th><td>    }</td></tr>
<tr><th id="7095">7095</th><td></td></tr>
<tr><th id="7096">7096</th><td>  <b>case</b> MCK_tcGPR:</td></tr>
<tr><th id="7097">7097</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7098">7098</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7099">7099</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7100">7100</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7101">7101</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7102">7102</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7103">7103</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7104">7104</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7105">7105</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7106">7106</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7107">7107</th><td>    }</td></tr>
<tr><th id="7108">7108</th><td></td></tr>
<tr><th id="7109">7109</th><td>  <b>case</b> MCK_Reg131:</td></tr>
<tr><th id="7110">7110</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7111">7111</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7112">7112</th><td>    <b>case</b> MCK_Reg132: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7113">7113</th><td>    <b>case</b> MCK_Reg133: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7114">7114</th><td>    <b>case</b> MCK_Reg81: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7115">7115</th><td>    <b>case</b> MCK_Reg134: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7116">7116</th><td>    <b>case</b> MCK_Reg82: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7117">7117</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7118">7118</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7119">7119</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7120">7120</th><td>    }</td></tr>
<tr><th id="7121">7121</th><td></td></tr>
<tr><th id="7122">7122</th><td>  <b>case</b> MCK_Reg122:</td></tr>
<tr><th id="7123">7123</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7124">7124</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7125">7125</th><td>    <b>case</b> MCK_Reg123: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7126">7126</th><td>    <b>case</b> MCK_Reg124: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7127">7127</th><td>    <b>case</b> MCK_Reg125: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7128">7128</th><td>    <b>case</b> MCK_Reg126: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7129">7129</th><td>    <b>case</b> MCK_DTripleSpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7130">7130</th><td>    }</td></tr>
<tr><th id="7131">7131</th><td></td></tr>
<tr><th id="7132">7132</th><td>  <b>case</b> MCK_Reg104:</td></tr>
<tr><th id="7133">7133</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7134">7134</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7135">7135</th><td>    <b>case</b> MCK_Reg105: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7136">7136</th><td>    <b>case</b> MCK_Reg106: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7137">7137</th><td>    <b>case</b> MCK_Reg107: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7138">7138</th><td>    <b>case</b> MCK_Reg108: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7139">7139</th><td>    <b>case</b> MCK_Reg109: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7140">7140</th><td>    <b>case</b> MCK_DTriple: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7141">7141</th><td>    }</td></tr>
<tr><th id="7142">7142</th><td></td></tr>
<tr><th id="7143">7143</th><td>  <b>case</b> MCK_Reg92:</td></tr>
<tr><th id="7144">7144</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7145">7145</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7146">7146</th><td>    <b>case</b> MCK_Reg93: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7147">7147</th><td>    <b>case</b> MCK_Reg94: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7148">7148</th><td>    <b>case</b> MCK_QQQQPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7149">7149</th><td>    }</td></tr>
<tr><th id="7150">7150</th><td></td></tr>
<tr><th id="7151">7151</th><td>  <b>case</b> MCK_Reg86:</td></tr>
<tr><th id="7152">7152</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7153">7153</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7154">7154</th><td>    <b>case</b> MCK_Reg83: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7155">7155</th><td>    <b>case</b> MCK_Reg84: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7156">7156</th><td>    <b>case</b> MCK_Reg81: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7157">7157</th><td>    <b>case</b> MCK_Reg82: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7158">7158</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7159">7159</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7160">7160</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7161">7161</th><td>    }</td></tr>
<tr><th id="7162">7162</th><td></td></tr>
<tr><th id="7163">7163</th><td>  <b>case</b> MCK_Reg68:</td></tr>
<tr><th id="7164">7164</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7165">7165</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7166">7166</th><td>    <b>case</b> MCK_Reg69: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7167">7167</th><td>    <b>case</b> MCK_Reg70: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7168">7168</th><td>    <b>case</b> MCK_Reg71: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7169">7169</th><td>    <b>case</b> MCK_DPairSpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7170">7170</th><td>    }</td></tr>
<tr><th id="7171">7171</th><td></td></tr>
<tr><th id="7172">7172</th><td>  <b>case</b> MCK_Reg28:</td></tr>
<tr><th id="7173">7173</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7174">7174</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7175">7175</th><td>    <b>case</b> MCK_hGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7176">7176</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7177">7177</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7178">7178</th><td>    }</td></tr>
<tr><th id="7179">7179</th><td></td></tr>
<tr><th id="7180">7180</th><td>  <b>case</b> MCK_Reg26:</td></tr>
<tr><th id="7181">7181</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7182">7182</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7183">7183</th><td>    <b>case</b> MCK_Reg24: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7184">7184</th><td>    <b>case</b> MCK_hGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7185">7185</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7186">7186</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7187">7187</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7188">7188</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7189">7189</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7190">7190</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7191">7191</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7192">7192</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7193">7193</th><td>    }</td></tr>
<tr><th id="7194">7194</th><td></td></tr>
<tr><th id="7195">7195</th><td>  <b>case</b> MCK_Reg17:</td></tr>
<tr><th id="7196">7196</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7197">7197</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7198">7198</th><td>    <b>case</b> MCK_tGPREven: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7199">7199</th><td>    <b>case</b> MCK_Reg2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7200">7200</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7201">7201</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7202">7202</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7203">7203</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7204">7204</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7205">7205</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7206">7206</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7207">7207</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7208">7208</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7209">7209</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7210">7210</th><td>    }</td></tr>
<tr><th id="7211">7211</th><td></td></tr>
<tr><th id="7212">7212</th><td>  <b>case</b> MCK_GPRPairnosp:</td></tr>
<tr><th id="7213">7213</th><td>    <b>return</b> B == MCK_GPRPair;</td></tr>
<tr><th id="7214">7214</th><td></td></tr>
<tr><th id="7215">7215</th><td>  <b>case</b> MCK_tGPROdd:</td></tr>
<tr><th id="7216">7216</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7217">7217</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7218">7218</th><td>    <b>case</b> MCK_Reg2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7219">7219</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7220">7220</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7221">7221</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7222">7222</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7223">7223</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7224">7224</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7225">7225</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7226">7226</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7227">7227</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7228">7228</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7229">7229</th><td>    }</td></tr>
<tr><th id="7230">7230</th><td></td></tr>
<tr><th id="7231">7231</th><td>  <b>case</b> MCK_Reg132:</td></tr>
<tr><th id="7232">7232</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7233">7233</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7234">7234</th><td>    <b>case</b> MCK_Reg133: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7235">7235</th><td>    <b>case</b> MCK_Reg134: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7236">7236</th><td>    <b>case</b> MCK_Reg82: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7237">7237</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7238">7238</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7239">7239</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7240">7240</th><td>    }</td></tr>
<tr><th id="7241">7241</th><td></td></tr>
<tr><th id="7242">7242</th><td>  <b>case</b> MCK_Reg118:</td></tr>
<tr><th id="7243">7243</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7244">7244</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7245">7245</th><td>    <b>case</b> MCK_Reg119: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7246">7246</th><td>    <b>case</b> MCK_Reg107: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7247">7247</th><td>    <b>case</b> MCK_Reg120: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7248">7248</th><td>    <b>case</b> MCK_Reg108: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7249">7249</th><td>    <b>case</b> MCK_Reg109: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7250">7250</th><td>    <b>case</b> MCK_DTriple: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7251">7251</th><td>    }</td></tr>
<tr><th id="7252">7252</th><td></td></tr>
<tr><th id="7253">7253</th><td>  <b>case</b> MCK_Reg113:</td></tr>
<tr><th id="7254">7254</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7255">7255</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7256">7256</th><td>    <b>case</b> MCK_Reg114: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7257">7257</th><td>    <b>case</b> MCK_Reg107: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7258">7258</th><td>    <b>case</b> MCK_Reg115: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7259">7259</th><td>    <b>case</b> MCK_Reg108: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7260">7260</th><td>    <b>case</b> MCK_Reg109: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7261">7261</th><td>    <b>case</b> MCK_DTriple: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7262">7262</th><td>    }</td></tr>
<tr><th id="7263">7263</th><td></td></tr>
<tr><th id="7264">7264</th><td>  <b>case</b> MCK_Reg105:</td></tr>
<tr><th id="7265">7265</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7266">7266</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7267">7267</th><td>    <b>case</b> MCK_Reg106: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7268">7268</th><td>    <b>case</b> MCK_Reg107: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7269">7269</th><td>    <b>case</b> MCK_Reg108: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7270">7270</th><td>    <b>case</b> MCK_Reg109: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7271">7271</th><td>    <b>case</b> MCK_DTriple: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7272">7272</th><td>    }</td></tr>
<tr><th id="7273">7273</th><td></td></tr>
<tr><th id="7274">7274</th><td>  <b>case</b> MCK_Reg93:</td></tr>
<tr><th id="7275">7275</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7276">7276</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7277">7277</th><td>    <b>case</b> MCK_Reg94: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7278">7278</th><td>    <b>case</b> MCK_QQQQPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7279">7279</th><td>    }</td></tr>
<tr><th id="7280">7280</th><td></td></tr>
<tr><th id="7281">7281</th><td>  <b>case</b> MCK_Reg83:</td></tr>
<tr><th id="7282">7282</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7283">7283</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7284">7284</th><td>    <b>case</b> MCK_Reg84: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7285">7285</th><td>    <b>case</b> MCK_Reg81: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7286">7286</th><td>    <b>case</b> MCK_Reg82: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7287">7287</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7288">7288</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7289">7289</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7290">7290</th><td>    }</td></tr>
<tr><th id="7291">7291</th><td></td></tr>
<tr><th id="7292">7292</th><td>  <b>case</b> MCK_Reg75:</td></tr>
<tr><th id="7293">7293</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7294">7294</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7295">7295</th><td>    <b>case</b> MCK_Reg76: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7296">7296</th><td>    <b>case</b> MCK_Reg81: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7297">7297</th><td>    <b>case</b> MCK_Reg82: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7298">7298</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7299">7299</th><td>    <b>case</b> MCK_QQPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7300">7300</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7301">7301</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7302">7302</th><td>    }</td></tr>
<tr><th id="7303">7303</th><td></td></tr>
<tr><th id="7304">7304</th><td>  <b>case</b> MCK_Reg48:</td></tr>
<tr><th id="7305">7305</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7306">7306</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7307">7307</th><td>    <b>case</b> MCK_Reg49: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7308">7308</th><td>    <b>case</b> MCK_Reg46: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7309">7309</th><td>    <b>case</b> MCK_Reg47: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7310">7310</th><td>    <b>case</b> MCK_DPair: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7311">7311</th><td>    }</td></tr>
<tr><th id="7312">7312</th><td></td></tr>
<tr><th id="7313">7313</th><td>  <b>case</b> MCK_Reg24:</td></tr>
<tr><th id="7314">7314</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7315">7315</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7316">7316</th><td>    <b>case</b> MCK_hGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7317">7317</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7318">7318</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7319">7319</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7320">7320</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7321">7321</th><td>    }</td></tr>
<tr><th id="7322">7322</th><td></td></tr>
<tr><th id="7323">7323</th><td>  <b>case</b> MCK_Reg133:</td></tr>
<tr><th id="7324">7324</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7325">7325</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7326">7326</th><td>    <b>case</b> MCK_Reg134: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7327">7327</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7328">7328</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7329">7329</th><td>    }</td></tr>
<tr><th id="7330">7330</th><td></td></tr>
<tr><th id="7331">7331</th><td>  <b>case</b> MCK_Reg123:</td></tr>
<tr><th id="7332">7332</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7333">7333</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7334">7334</th><td>    <b>case</b> MCK_Reg124: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7335">7335</th><td>    <b>case</b> MCK_Reg125: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7336">7336</th><td>    <b>case</b> MCK_Reg126: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7337">7337</th><td>    <b>case</b> MCK_DTripleSpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7338">7338</th><td>    }</td></tr>
<tr><th id="7339">7339</th><td></td></tr>
<tr><th id="7340">7340</th><td>  <b>case</b> MCK_Reg119:</td></tr>
<tr><th id="7341">7341</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7342">7342</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7343">7343</th><td>    <b>case</b> MCK_Reg120: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7344">7344</th><td>    <b>case</b> MCK_Reg109: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7345">7345</th><td>    <b>case</b> MCK_DTriple: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7346">7346</th><td>    }</td></tr>
<tr><th id="7347">7347</th><td></td></tr>
<tr><th id="7348">7348</th><td>  <b>case</b> MCK_Reg114:</td></tr>
<tr><th id="7349">7349</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7350">7350</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7351">7351</th><td>    <b>case</b> MCK_Reg115: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7352">7352</th><td>    <b>case</b> MCK_Reg108: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7353">7353</th><td>    <b>case</b> MCK_Reg109: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7354">7354</th><td>    <b>case</b> MCK_DTriple: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7355">7355</th><td>    }</td></tr>
<tr><th id="7356">7356</th><td></td></tr>
<tr><th id="7357">7357</th><td>  <b>case</b> MCK_Reg106:</td></tr>
<tr><th id="7358">7358</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7359">7359</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7360">7360</th><td>    <b>case</b> MCK_Reg107: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7361">7361</th><td>    <b>case</b> MCK_Reg108: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7362">7362</th><td>    <b>case</b> MCK_Reg109: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7363">7363</th><td>    <b>case</b> MCK_DTriple: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7364">7364</th><td>    }</td></tr>
<tr><th id="7365">7365</th><td></td></tr>
<tr><th id="7366">7366</th><td>  <b>case</b> MCK_Reg94:</td></tr>
<tr><th id="7367">7367</th><td>    <b>return</b> B == MCK_QQQQPR;</td></tr>
<tr><th id="7368">7368</th><td></td></tr>
<tr><th id="7369">7369</th><td>  <b>case</b> MCK_Reg84:</td></tr>
<tr><th id="7370">7370</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7371">7371</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7372">7372</th><td>    <b>case</b> MCK_Reg81: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7373">7373</th><td>    <b>case</b> MCK_Reg82: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7374">7374</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7375">7375</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7376">7376</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7377">7377</th><td>    }</td></tr>
<tr><th id="7378">7378</th><td></td></tr>
<tr><th id="7379">7379</th><td>  <b>case</b> MCK_Reg76:</td></tr>
<tr><th id="7380">7380</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7381">7381</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7382">7382</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7383">7383</th><td>    <b>case</b> MCK_QQPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7384">7384</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7385">7385</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7386">7386</th><td>    }</td></tr>
<tr><th id="7387">7387</th><td></td></tr>
<tr><th id="7388">7388</th><td>  <b>case</b> MCK_Reg69:</td></tr>
<tr><th id="7389">7389</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7390">7390</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7391">7391</th><td>    <b>case</b> MCK_Reg70: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7392">7392</th><td>    <b>case</b> MCK_Reg71: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7393">7393</th><td>    <b>case</b> MCK_DPairSpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7394">7394</th><td>    }</td></tr>
<tr><th id="7395">7395</th><td></td></tr>
<tr><th id="7396">7396</th><td>  <b>case</b> MCK_Reg49:</td></tr>
<tr><th id="7397">7397</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7398">7398</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7399">7399</th><td>    <b>case</b> MCK_Reg46: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7400">7400</th><td>    <b>case</b> MCK_Reg47: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7401">7401</th><td>    <b>case</b> MCK_DPair: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7402">7402</th><td>    }</td></tr>
<tr><th id="7403">7403</th><td></td></tr>
<tr><th id="7404">7404</th><td>  <b>case</b> MCK_DPR_8:</td></tr>
<tr><th id="7405">7405</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7406">7406</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7407">7407</th><td>    <b>case</b> MCK_DPR_VFP2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7408">7408</th><td>    <b>case</b> MCK_DPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7409">7409</th><td>    <b>case</b> MCK_FPWithVPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7410">7410</th><td>    }</td></tr>
<tr><th id="7411">7411</th><td></td></tr>
<tr><th id="7412">7412</th><td>  <b>case</b> MCK_MQPR:</td></tr>
<tr><th id="7413">7413</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7414">7414</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7415">7415</th><td>    <b>case</b> MCK_Reg46: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7416">7416</th><td>    <b>case</b> MCK_Reg47: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7417">7417</th><td>    <b>case</b> MCK_QPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7418">7418</th><td>    <b>case</b> MCK_DPair: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7419">7419</th><td>    }</td></tr>
<tr><th id="7420">7420</th><td></td></tr>
<tr><th id="7421">7421</th><td>  <b>case</b> MCK_hGPR:</td></tr>
<tr><th id="7422">7422</th><td>    <b>return</b> B == MCK_GPR;</td></tr>
<tr><th id="7423">7423</th><td></td></tr>
<tr><th id="7424">7424</th><td>  <b>case</b> MCK_tGPR:</td></tr>
<tr><th id="7425">7425</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7426">7426</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7427">7427</th><td>    <b>case</b> MCK_tGPRwithpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7428">7428</th><td>    <b>case</b> MCK_Reg2: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7429">7429</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7430">7430</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7431">7431</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7432">7432</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7433">7433</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7434">7434</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7435">7435</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7436">7436</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7437">7437</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7438">7438</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7439">7439</th><td>    }</td></tr>
<tr><th id="7440">7440</th><td></td></tr>
<tr><th id="7441">7441</th><td>  <b>case</b> MCK_tGPREven:</td></tr>
<tr><th id="7442">7442</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7443">7443</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7444">7444</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7445">7445</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7446">7446</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7447">7447</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7448">7448</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7449">7449</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7450">7450</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7451">7451</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7452">7452</th><td>    }</td></tr>
<tr><th id="7453">7453</th><td></td></tr>
<tr><th id="7454">7454</th><td>  <b>case</b> MCK_tGPRwithpc:</td></tr>
<tr><th id="7455">7455</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7456">7456</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7457">7457</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7458">7458</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7459">7459</th><td>    }</td></tr>
<tr><th id="7460">7460</th><td></td></tr>
<tr><th id="7461">7461</th><td>  <b>case</b> MCK_Reg124:</td></tr>
<tr><th id="7462">7462</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7463">7463</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7464">7464</th><td>    <b>case</b> MCK_Reg125: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7465">7465</th><td>    <b>case</b> MCK_Reg126: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7466">7466</th><td>    <b>case</b> MCK_DTripleSpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7467">7467</th><td>    }</td></tr>
<tr><th id="7468">7468</th><td></td></tr>
<tr><th id="7469">7469</th><td>  <b>case</b> MCK_Reg2:</td></tr>
<tr><th id="7470">7470</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7471">7471</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7472">7472</th><td>    <b>case</b> MCK_Reg11: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7473">7473</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7474">7474</th><td>    <b>case</b> MCK_rGPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7475">7475</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7476">7476</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7477">7477</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7478">7478</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7479">7479</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7480">7480</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7481">7481</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7482">7482</th><td>    }</td></tr>
<tr><th id="7483">7483</th><td></td></tr>
<tr><th id="7484">7484</th><td>  <b>case</b> MCK_Reg81:</td></tr>
<tr><th id="7485">7485</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7486">7486</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7487">7487</th><td>    <b>case</b> MCK_Reg82: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7488">7488</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7489">7489</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7490">7490</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7491">7491</th><td>    }</td></tr>
<tr><th id="7492">7492</th><td></td></tr>
<tr><th id="7493">7493</th><td>  <b>case</b> MCK_Reg11:</td></tr>
<tr><th id="7494">7494</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7495">7495</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7496">7496</th><td>    <b>case</b> MCK_GPRnoip: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7497">7497</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7498">7498</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7499">7499</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7500">7500</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7501">7501</th><td>    }</td></tr>
<tr><th id="7502">7502</th><td></td></tr>
<tr><th id="7503">7503</th><td>  <b>case</b> MCK_Reg134:</td></tr>
<tr><th id="7504">7504</th><td>    <b>return</b> B == MCK_DQuad;</td></tr>
<tr><th id="7505">7505</th><td></td></tr>
<tr><th id="7506">7506</th><td>  <b>case</b> MCK_Reg125:</td></tr>
<tr><th id="7507">7507</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7508">7508</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7509">7509</th><td>    <b>case</b> MCK_Reg126: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7510">7510</th><td>    <b>case</b> MCK_DTripleSpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7511">7511</th><td>    }</td></tr>
<tr><th id="7512">7512</th><td></td></tr>
<tr><th id="7513">7513</th><td>  <b>case</b> MCK_Reg107:</td></tr>
<tr><th id="7514">7514</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7515">7515</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7516">7516</th><td>    <b>case</b> MCK_Reg108: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7517">7517</th><td>    <b>case</b> MCK_Reg109: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7518">7518</th><td>    <b>case</b> MCK_DTriple: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7519">7519</th><td>    }</td></tr>
<tr><th id="7520">7520</th><td></td></tr>
<tr><th id="7521">7521</th><td>  <b>case</b> MCK_Reg82:</td></tr>
<tr><th id="7522">7522</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7523">7523</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7524">7524</th><td>    <b>case</b> MCK_Reg79: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7525">7525</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7526">7526</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7527">7527</th><td>    }</td></tr>
<tr><th id="7528">7528</th><td></td></tr>
<tr><th id="7529">7529</th><td>  <b>case</b> MCK_Reg70:</td></tr>
<tr><th id="7530">7530</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7531">7531</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7532">7532</th><td>    <b>case</b> MCK_Reg71: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7533">7533</th><td>    <b>case</b> MCK_DPairSpc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7534">7534</th><td>    }</td></tr>
<tr><th id="7535">7535</th><td></td></tr>
<tr><th id="7536">7536</th><td>  <b>case</b> MCK_GPRnoip:</td></tr>
<tr><th id="7537">7537</th><td>    <b>return</b> B == MCK_GPR;</td></tr>
<tr><th id="7538">7538</th><td></td></tr>
<tr><th id="7539">7539</th><td>  <b>case</b> MCK_rGPR:</td></tr>
<tr><th id="7540">7540</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7541">7541</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7542">7542</th><td>    <b>case</b> MCK_GPRnopc: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7543">7543</th><td>    <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7544">7544</th><td>    <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7545">7545</th><td>    <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7546">7546</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7547">7547</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7548">7548</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7549">7549</th><td>    }</td></tr>
<tr><th id="7550">7550</th><td></td></tr>
<tr><th id="7551">7551</th><td>  <b>case</b> MCK_Reg120:</td></tr>
<tr><th id="7552">7552</th><td>    <b>return</b> B == MCK_DTriple;</td></tr>
<tr><th id="7553">7553</th><td></td></tr>
<tr><th id="7554">7554</th><td>  <b>case</b> MCK_Reg115:</td></tr>
<tr><th id="7555">7555</th><td>    <b>return</b> B == MCK_DTriple;</td></tr>
<tr><th id="7556">7556</th><td></td></tr>
<tr><th id="7557">7557</th><td>  <b>case</b> MCK_Reg108:</td></tr>
<tr><th id="7558">7558</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7559">7559</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7560">7560</th><td>    <b>case</b> MCK_Reg109: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7561">7561</th><td>    <b>case</b> MCK_DTriple: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7562">7562</th><td>    }</td></tr>
<tr><th id="7563">7563</th><td></td></tr>
<tr><th id="7564">7564</th><td>  <b>case</b> MCK_Reg79:</td></tr>
<tr><th id="7565">7565</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7566">7566</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7567">7567</th><td>    <b>case</b> MCK_Reg80: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7568">7568</th><td>    <b>case</b> MCK_DQuad: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7569">7569</th><td>    }</td></tr>
<tr><th id="7570">7570</th><td></td></tr>
<tr><th id="7571">7571</th><td>  <b>case</b> MCK_Reg46:</td></tr>
<tr><th id="7572">7572</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7573">7573</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7574">7574</th><td>    <b>case</b> MCK_Reg47: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7575">7575</th><td>    <b>case</b> MCK_DPair: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7576">7576</th><td>    }</td></tr>
<tr><th id="7577">7577</th><td></td></tr>
<tr><th id="7578">7578</th><td>  <b>case</b> MCK_GPRnopc:</td></tr>
<tr><th id="7579">7579</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7580">7580</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7581">7581</th><td>    <b>case</b> MCK_GPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7582">7582</th><td>    <b>case</b> MCK_GPRwithAPSR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7583">7583</th><td>    <b>case</b> MCK_GPRwithZR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7584">7584</th><td>    }</td></tr>
<tr><th id="7585">7585</th><td></td></tr>
<tr><th id="7586">7586</th><td>  <b>case</b> MCK_GPRwithAPSR_NZCVnosp:</td></tr>
<tr><th id="7587">7587</th><td>    <b>return</b> B == MCK_GPRwithAPSR;</td></tr>
<tr><th id="7588">7588</th><td></td></tr>
<tr><th id="7589">7589</th><td>  <b>case</b> MCK_GPRwithZRnosp:</td></tr>
<tr><th id="7590">7590</th><td>    <b>return</b> B == MCK_GPRwithZR;</td></tr>
<tr><th id="7591">7591</th><td></td></tr>
<tr><th id="7592">7592</th><td>  <b>case</b> MCK_QQPR:</td></tr>
<tr><th id="7593">7593</th><td>    <b>return</b> B == MCK_DQuad;</td></tr>
<tr><th id="7594">7594</th><td></td></tr>
<tr><th id="7595">7595</th><td>  <b>case</b> MCK_Reg126:</td></tr>
<tr><th id="7596">7596</th><td>    <b>return</b> B == MCK_DTripleSpc;</td></tr>
<tr><th id="7597">7597</th><td></td></tr>
<tr><th id="7598">7598</th><td>  <b>case</b> MCK_Reg109:</td></tr>
<tr><th id="7599">7599</th><td>    <b>return</b> B == MCK_DTriple;</td></tr>
<tr><th id="7600">7600</th><td></td></tr>
<tr><th id="7601">7601</th><td>  <b>case</b> MCK_Reg80:</td></tr>
<tr><th id="7602">7602</th><td>    <b>return</b> B == MCK_DQuad;</td></tr>
<tr><th id="7603">7603</th><td></td></tr>
<tr><th id="7604">7604</th><td>  <b>case</b> MCK_Reg71:</td></tr>
<tr><th id="7605">7605</th><td>    <b>return</b> B == MCK_DPairSpc;</td></tr>
<tr><th id="7606">7606</th><td></td></tr>
<tr><th id="7607">7607</th><td>  <b>case</b> MCK_Reg47:</td></tr>
<tr><th id="7608">7608</th><td>    <b>return</b> B == MCK_DPair;</td></tr>
<tr><th id="7609">7609</th><td></td></tr>
<tr><th id="7610">7610</th><td>  <b>case</b> MCK_DPR_VFP2:</td></tr>
<tr><th id="7611">7611</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7612">7612</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7613">7613</th><td>    <b>case</b> MCK_DPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7614">7614</th><td>    <b>case</b> MCK_FPWithVPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7615">7615</th><td>    }</td></tr>
<tr><th id="7616">7616</th><td></td></tr>
<tr><th id="7617">7617</th><td>  <b>case</b> MCK_QPR:</td></tr>
<tr><th id="7618">7618</th><td>    <b>return</b> B == MCK_DPair;</td></tr>
<tr><th id="7619">7619</th><td></td></tr>
<tr><th id="7620">7620</th><td>  <b>case</b> MCK_SPR_8:</td></tr>
<tr><th id="7621">7621</th><td>    <b>switch</b> (B) {</td></tr>
<tr><th id="7622">7622</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7623">7623</th><td>    <b>case</b> MCK_HPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7624">7624</th><td>    <b>case</b> MCK_FPWithVPR: <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7625">7625</th><td>    }</td></tr>
<tr><th id="7626">7626</th><td></td></tr>
<tr><th id="7627">7627</th><td>  <b>case</b> MCK_DPR:</td></tr>
<tr><th id="7628">7628</th><td>    <b>return</b> B == MCK_FPWithVPR;</td></tr>
<tr><th id="7629">7629</th><td></td></tr>
<tr><th id="7630">7630</th><td>  <b>case</b> MCK_HPR:</td></tr>
<tr><th id="7631">7631</th><td>    <b>return</b> B == MCK_FPWithVPR;</td></tr>
<tr><th id="7632">7632</th><td>  }</td></tr>
<tr><th id="7633">7633</th><td>}</td></tr>
<tr><th id="7634">7634</th><td></td></tr>
<tr><th id="7635">7635</th><td><em>static</em> <em>unsigned</em> validateOperandClass(MCParsedAsmOperand &amp;GOp, MatchClassKind Kind) {</td></tr>
<tr><th id="7636">7636</th><td>  ARMOperand &amp;Operand = (ARMOperand &amp;)GOp;</td></tr>
<tr><th id="7637">7637</th><td>  <b>if</b> (Kind == InvalidMatchClass)</td></tr>
<tr><th id="7638">7638</th><td>    <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="7639">7639</th><td></td></tr>
<tr><th id="7640">7640</th><td>  <b>if</b> (Operand.isToken() &amp;&amp; Kind &lt;= MCK_LAST_TOKEN)</td></tr>
<tr><th id="7641">7641</th><td>    <b>return</b> isSubclass(matchTokenString(Operand.getToken()), Kind) ?</td></tr>
<tr><th id="7642">7642</th><td>             MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="7643">7643</th><td>             MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="7644">7644</th><td></td></tr>
<tr><th id="7645">7645</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="7646">7646</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="7647">7647</th><td>  <i>// 'AM2OffsetImm' class</i></td></tr>
<tr><th id="7648">7648</th><td>  <b>case</b> MCK_AM2OffsetImm: {</td></tr>
<tr><th id="7649">7649</th><td>    DiagnosticPredicate DP(Operand.isAM2OffsetImm());</td></tr>
<tr><th id="7650">7650</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7651">7651</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7652">7652</th><td>    <b>break</b>;</td></tr>
<tr><th id="7653">7653</th><td>    }</td></tr>
<tr><th id="7654">7654</th><td>  <i>// 'AM3Offset' class</i></td></tr>
<tr><th id="7655">7655</th><td>  <b>case</b> MCK_AM3Offset: {</td></tr>
<tr><th id="7656">7656</th><td>    DiagnosticPredicate DP(Operand.isAM3Offset());</td></tr>
<tr><th id="7657">7657</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7658">7658</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7659">7659</th><td>    <b>break</b>;</td></tr>
<tr><th id="7660">7660</th><td>    }</td></tr>
<tr><th id="7661">7661</th><td>  <i>// 'ARMBranchTarget' class</i></td></tr>
<tr><th id="7662">7662</th><td>  <b>case</b> MCK_ARMBranchTarget: {</td></tr>
<tr><th id="7663">7663</th><td>    DiagnosticPredicate DP(Operand.isARMBranchTarget());</td></tr>
<tr><th id="7664">7664</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7665">7665</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7666">7666</th><td>    <b>break</b>;</td></tr>
<tr><th id="7667">7667</th><td>    }</td></tr>
<tr><th id="7668">7668</th><td>  <i>// 'AddrMode3' class</i></td></tr>
<tr><th id="7669">7669</th><td>  <b>case</b> MCK_AddrMode3: {</td></tr>
<tr><th id="7670">7670</th><td>    DiagnosticPredicate DP(Operand.isAddrMode3());</td></tr>
<tr><th id="7671">7671</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7672">7672</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7673">7673</th><td>    <b>break</b>;</td></tr>
<tr><th id="7674">7674</th><td>    }</td></tr>
<tr><th id="7675">7675</th><td>  <i>// 'AddrMode5' class</i></td></tr>
<tr><th id="7676">7676</th><td>  <b>case</b> MCK_AddrMode5: {</td></tr>
<tr><th id="7677">7677</th><td>    DiagnosticPredicate DP(Operand.isAddrMode5());</td></tr>
<tr><th id="7678">7678</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7679">7679</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7680">7680</th><td>    <b>break</b>;</td></tr>
<tr><th id="7681">7681</th><td>    }</td></tr>
<tr><th id="7682">7682</th><td>  <i>// 'AddrMode5FP16' class</i></td></tr>
<tr><th id="7683">7683</th><td>  <b>case</b> MCK_AddrMode5FP16: {</td></tr>
<tr><th id="7684">7684</th><td>    DiagnosticPredicate DP(Operand.isAddrMode5FP16());</td></tr>
<tr><th id="7685">7685</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7686">7686</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7687">7687</th><td>    <b>break</b>;</td></tr>
<tr><th id="7688">7688</th><td>    }</td></tr>
<tr><th id="7689">7689</th><td>  <i>// 'AlignedMemory16' class</i></td></tr>
<tr><th id="7690">7690</th><td>  <b>case</b> MCK_AlignedMemory16: {</td></tr>
<tr><th id="7691">7691</th><td>    DiagnosticPredicate DP(Operand.isAlignedMemory16());</td></tr>
<tr><th id="7692">7692</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7693">7693</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7694">7694</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7695">7695</th><td>      <b>return</b> ARMAsmParser::Match_AlignedMemory16;</td></tr>
<tr><th id="7696">7696</th><td>    <b>break</b>;</td></tr>
<tr><th id="7697">7697</th><td>    }</td></tr>
<tr><th id="7698">7698</th><td>  <i>// 'AlignedMemory32' class</i></td></tr>
<tr><th id="7699">7699</th><td>  <b>case</b> MCK_AlignedMemory32: {</td></tr>
<tr><th id="7700">7700</th><td>    DiagnosticPredicate DP(Operand.isAlignedMemory32());</td></tr>
<tr><th id="7701">7701</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7702">7702</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7703">7703</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7704">7704</th><td>      <b>return</b> ARMAsmParser::Match_AlignedMemory32;</td></tr>
<tr><th id="7705">7705</th><td>    <b>break</b>;</td></tr>
<tr><th id="7706">7706</th><td>    }</td></tr>
<tr><th id="7707">7707</th><td>  <i>// 'AlignedMemory64' class</i></td></tr>
<tr><th id="7708">7708</th><td>  <b>case</b> MCK_AlignedMemory64: {</td></tr>
<tr><th id="7709">7709</th><td>    DiagnosticPredicate DP(Operand.isAlignedMemory64());</td></tr>
<tr><th id="7710">7710</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7711">7711</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7712">7712</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7713">7713</th><td>      <b>return</b> ARMAsmParser::Match_AlignedMemory64;</td></tr>
<tr><th id="7714">7714</th><td>    <b>break</b>;</td></tr>
<tr><th id="7715">7715</th><td>    }</td></tr>
<tr><th id="7716">7716</th><td>  <i>// 'AlignedMemory64or128' class</i></td></tr>
<tr><th id="7717">7717</th><td>  <b>case</b> MCK_AlignedMemory64or128: {</td></tr>
<tr><th id="7718">7718</th><td>    DiagnosticPredicate DP(Operand.isAlignedMemory64or128());</td></tr>
<tr><th id="7719">7719</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7720">7720</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7721">7721</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7722">7722</th><td>      <b>return</b> ARMAsmParser::Match_AlignedMemory64or128;</td></tr>
<tr><th id="7723">7723</th><td>    <b>break</b>;</td></tr>
<tr><th id="7724">7724</th><td>    }</td></tr>
<tr><th id="7725">7725</th><td>  <i>// 'AlignedMemory64or128or256' class</i></td></tr>
<tr><th id="7726">7726</th><td>  <b>case</b> MCK_AlignedMemory64or128or256: {</td></tr>
<tr><th id="7727">7727</th><td>    DiagnosticPredicate DP(Operand.isAlignedMemory64or128or256());</td></tr>
<tr><th id="7728">7728</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7729">7729</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7730">7730</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7731">7731</th><td>      <b>return</b> ARMAsmParser::Match_AlignedMemory64or128or256;</td></tr>
<tr><th id="7732">7732</th><td>    <b>break</b>;</td></tr>
<tr><th id="7733">7733</th><td>    }</td></tr>
<tr><th id="7734">7734</th><td>  <i>// 'AlignedMemoryNone' class</i></td></tr>
<tr><th id="7735">7735</th><td>  <b>case</b> MCK_AlignedMemoryNone: {</td></tr>
<tr><th id="7736">7736</th><td>    DiagnosticPredicate DP(Operand.isAlignedMemoryNone());</td></tr>
<tr><th id="7737">7737</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7738">7738</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7739">7739</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7740">7740</th><td>      <b>return</b> ARMAsmParser::Match_AlignedMemoryNone;</td></tr>
<tr><th id="7741">7741</th><td>    <b>break</b>;</td></tr>
<tr><th id="7742">7742</th><td>    }</td></tr>
<tr><th id="7743">7743</th><td>  <i>// 'AlignedMemory' class</i></td></tr>
<tr><th id="7744">7744</th><td>  <b>case</b> MCK_AlignedMemory: {</td></tr>
<tr><th id="7745">7745</th><td>    DiagnosticPredicate DP(Operand.isAlignedMemory());</td></tr>
<tr><th id="7746">7746</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7747">7747</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7748">7748</th><td>    <b>break</b>;</td></tr>
<tr><th id="7749">7749</th><td>    }</td></tr>
<tr><th id="7750">7750</th><td>  <i>// 'DupAlignedMemory16' class</i></td></tr>
<tr><th id="7751">7751</th><td>  <b>case</b> MCK_DupAlignedMemory16: {</td></tr>
<tr><th id="7752">7752</th><td>    DiagnosticPredicate DP(Operand.isDupAlignedMemory16());</td></tr>
<tr><th id="7753">7753</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7754">7754</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7755">7755</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7756">7756</th><td>      <b>return</b> ARMAsmParser::Match_DupAlignedMemory16;</td></tr>
<tr><th id="7757">7757</th><td>    <b>break</b>;</td></tr>
<tr><th id="7758">7758</th><td>    }</td></tr>
<tr><th id="7759">7759</th><td>  <i>// 'DupAlignedMemory32' class</i></td></tr>
<tr><th id="7760">7760</th><td>  <b>case</b> MCK_DupAlignedMemory32: {</td></tr>
<tr><th id="7761">7761</th><td>    DiagnosticPredicate DP(Operand.isDupAlignedMemory32());</td></tr>
<tr><th id="7762">7762</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7763">7763</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7764">7764</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7765">7765</th><td>      <b>return</b> ARMAsmParser::Match_DupAlignedMemory32;</td></tr>
<tr><th id="7766">7766</th><td>    <b>break</b>;</td></tr>
<tr><th id="7767">7767</th><td>    }</td></tr>
<tr><th id="7768">7768</th><td>  <i>// 'DupAlignedMemory64' class</i></td></tr>
<tr><th id="7769">7769</th><td>  <b>case</b> MCK_DupAlignedMemory64: {</td></tr>
<tr><th id="7770">7770</th><td>    DiagnosticPredicate DP(Operand.isDupAlignedMemory64());</td></tr>
<tr><th id="7771">7771</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7772">7772</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7773">7773</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7774">7774</th><td>      <b>return</b> ARMAsmParser::Match_DupAlignedMemory64;</td></tr>
<tr><th id="7775">7775</th><td>    <b>break</b>;</td></tr>
<tr><th id="7776">7776</th><td>    }</td></tr>
<tr><th id="7777">7777</th><td>  <i>// 'DupAlignedMemory64or128' class</i></td></tr>
<tr><th id="7778">7778</th><td>  <b>case</b> MCK_DupAlignedMemory64or128: {</td></tr>
<tr><th id="7779">7779</th><td>    DiagnosticPredicate DP(Operand.isDupAlignedMemory64or128());</td></tr>
<tr><th id="7780">7780</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7781">7781</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7782">7782</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7783">7783</th><td>      <b>return</b> ARMAsmParser::Match_DupAlignedMemory64or128;</td></tr>
<tr><th id="7784">7784</th><td>    <b>break</b>;</td></tr>
<tr><th id="7785">7785</th><td>    }</td></tr>
<tr><th id="7786">7786</th><td>  <i>// 'DupAlignedMemoryNone' class</i></td></tr>
<tr><th id="7787">7787</th><td>  <b>case</b> MCK_DupAlignedMemoryNone: {</td></tr>
<tr><th id="7788">7788</th><td>    DiagnosticPredicate DP(Operand.isDupAlignedMemoryNone());</td></tr>
<tr><th id="7789">7789</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7790">7790</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7791">7791</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7792">7792</th><td>      <b>return</b> ARMAsmParser::Match_DupAlignedMemoryNone;</td></tr>
<tr><th id="7793">7793</th><td>    <b>break</b>;</td></tr>
<tr><th id="7794">7794</th><td>    }</td></tr>
<tr><th id="7795">7795</th><td>  <i>// 'AdrLabel' class</i></td></tr>
<tr><th id="7796">7796</th><td>  <b>case</b> MCK_AdrLabel: {</td></tr>
<tr><th id="7797">7797</th><td>    DiagnosticPredicate DP(Operand.isAdrLabel());</td></tr>
<tr><th id="7798">7798</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7799">7799</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7800">7800</th><td>    <b>break</b>;</td></tr>
<tr><th id="7801">7801</th><td>    }</td></tr>
<tr><th id="7802">7802</th><td>  <i>// 'BankedReg' class</i></td></tr>
<tr><th id="7803">7803</th><td>  <b>case</b> MCK_BankedReg: {</td></tr>
<tr><th id="7804">7804</th><td>    DiagnosticPredicate DP(Operand.isBankedReg());</td></tr>
<tr><th id="7805">7805</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7806">7806</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7807">7807</th><td>    <b>break</b>;</td></tr>
<tr><th id="7808">7808</th><td>    }</td></tr>
<tr><th id="7809">7809</th><td>  <i>// 'Bitfield' class</i></td></tr>
<tr><th id="7810">7810</th><td>  <b>case</b> MCK_Bitfield: {</td></tr>
<tr><th id="7811">7811</th><td>    DiagnosticPredicate DP(Operand.isBitfield());</td></tr>
<tr><th id="7812">7812</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7813">7813</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7814">7814</th><td>    <b>break</b>;</td></tr>
<tr><th id="7815">7815</th><td>    }</td></tr>
<tr><th id="7816">7816</th><td>  <i>// 'CCOut' class</i></td></tr>
<tr><th id="7817">7817</th><td>  <b>case</b> MCK_CCOut: {</td></tr>
<tr><th id="7818">7818</th><td>    DiagnosticPredicate DP(Operand.isCCOut());</td></tr>
<tr><th id="7819">7819</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7820">7820</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7821">7821</th><td>    <b>break</b>;</td></tr>
<tr><th id="7822">7822</th><td>    }</td></tr>
<tr><th id="7823">7823</th><td>  <i>// 'CondCode' class</i></td></tr>
<tr><th id="7824">7824</th><td>  <b>case</b> MCK_CondCode: {</td></tr>
<tr><th id="7825">7825</th><td>    DiagnosticPredicate DP(Operand.isCondCode());</td></tr>
<tr><th id="7826">7826</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7827">7827</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7828">7828</th><td>    <b>break</b>;</td></tr>
<tr><th id="7829">7829</th><td>    }</td></tr>
<tr><th id="7830">7830</th><td>  <i>// 'CoprocNum' class</i></td></tr>
<tr><th id="7831">7831</th><td>  <b>case</b> MCK_CoprocNum: {</td></tr>
<tr><th id="7832">7832</th><td>    DiagnosticPredicate DP(Operand.isCoprocNum());</td></tr>
<tr><th id="7833">7833</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7834">7834</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7835">7835</th><td>    <b>break</b>;</td></tr>
<tr><th id="7836">7836</th><td>    }</td></tr>
<tr><th id="7837">7837</th><td>  <i>// 'CoprocOption' class</i></td></tr>
<tr><th id="7838">7838</th><td>  <b>case</b> MCK_CoprocOption: {</td></tr>
<tr><th id="7839">7839</th><td>    DiagnosticPredicate DP(Operand.isCoprocOption());</td></tr>
<tr><th id="7840">7840</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7841">7841</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7842">7842</th><td>    <b>break</b>;</td></tr>
<tr><th id="7843">7843</th><td>    }</td></tr>
<tr><th id="7844">7844</th><td>  <i>// 'CoprocReg' class</i></td></tr>
<tr><th id="7845">7845</th><td>  <b>case</b> MCK_CoprocReg: {</td></tr>
<tr><th id="7846">7846</th><td>    DiagnosticPredicate DP(Operand.isCoprocReg());</td></tr>
<tr><th id="7847">7847</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7848">7848</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7849">7849</th><td>    <b>break</b>;</td></tr>
<tr><th id="7850">7850</th><td>    }</td></tr>
<tr><th id="7851">7851</th><td>  <i>// 'DPRRegList' class</i></td></tr>
<tr><th id="7852">7852</th><td>  <b>case</b> MCK_DPRRegList: {</td></tr>
<tr><th id="7853">7853</th><td>    DiagnosticPredicate DP(Operand.isDPRRegList());</td></tr>
<tr><th id="7854">7854</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7855">7855</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7856">7856</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7857">7857</th><td>      <b>return</b> ARMAsmParser::Match_DPR_RegList;</td></tr>
<tr><th id="7858">7858</th><td>    <b>break</b>;</td></tr>
<tr><th id="7859">7859</th><td>    }</td></tr>
<tr><th id="7860">7860</th><td>  <i>// 'FPDRegListWithVPR' class</i></td></tr>
<tr><th id="7861">7861</th><td>  <b>case</b> MCK_FPDRegListWithVPR: {</td></tr>
<tr><th id="7862">7862</th><td>    DiagnosticPredicate DP(Operand.isFPDRegListWithVPR());</td></tr>
<tr><th id="7863">7863</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7864">7864</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7865">7865</th><td>    <b>break</b>;</td></tr>
<tr><th id="7866">7866</th><td>    }</td></tr>
<tr><th id="7867">7867</th><td>  <i>// 'FPImm' class</i></td></tr>
<tr><th id="7868">7868</th><td>  <b>case</b> MCK_FPImm: {</td></tr>
<tr><th id="7869">7869</th><td>    DiagnosticPredicate DP(Operand.isFPImm());</td></tr>
<tr><th id="7870">7870</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7871">7871</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7872">7872</th><td>    <b>break</b>;</td></tr>
<tr><th id="7873">7873</th><td>    }</td></tr>
<tr><th id="7874">7874</th><td>  <i>// 'FPSRegListWithVPR' class</i></td></tr>
<tr><th id="7875">7875</th><td>  <b>case</b> MCK_FPSRegListWithVPR: {</td></tr>
<tr><th id="7876">7876</th><td>    DiagnosticPredicate DP(Operand.isFPSRegListWithVPR());</td></tr>
<tr><th id="7877">7877</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7878">7878</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7879">7879</th><td>    <b>break</b>;</td></tr>
<tr><th id="7880">7880</th><td>    }</td></tr>
<tr><th id="7881">7881</th><td>  <i>// 'Imm0_15' class</i></td></tr>
<tr><th id="7882">7882</th><td>  <b>case</b> MCK_Imm0_15: {</td></tr>
<tr><th id="7883">7883</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>15</var>&gt;());</td></tr>
<tr><th id="7884">7884</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7885">7885</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7886">7886</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7887">7887</th><td>      <b>return</b> ARMAsmParser::Match_Imm0_15;</td></tr>
<tr><th id="7888">7888</th><td>    <b>break</b>;</td></tr>
<tr><th id="7889">7889</th><td>    }</td></tr>
<tr><th id="7890">7890</th><td>  <i>// 'Imm0_1' class</i></td></tr>
<tr><th id="7891">7891</th><td>  <b>case</b> MCK_Imm0_1: {</td></tr>
<tr><th id="7892">7892</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>1</var>&gt;());</td></tr>
<tr><th id="7893">7893</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7894">7894</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7895">7895</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7896">7896</th><td>      <b>return</b> ARMAsmParser::Match_Imm0_1;</td></tr>
<tr><th id="7897">7897</th><td>    <b>break</b>;</td></tr>
<tr><th id="7898">7898</th><td>    }</td></tr>
<tr><th id="7899">7899</th><td>  <i>// 'Imm0_239' class</i></td></tr>
<tr><th id="7900">7900</th><td>  <b>case</b> MCK_Imm0_239: {</td></tr>
<tr><th id="7901">7901</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>239</var>&gt;());</td></tr>
<tr><th id="7902">7902</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7903">7903</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7904">7904</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7905">7905</th><td>      <b>return</b> ARMAsmParser::Match_Imm0_239;</td></tr>
<tr><th id="7906">7906</th><td>    <b>break</b>;</td></tr>
<tr><th id="7907">7907</th><td>    }</td></tr>
<tr><th id="7908">7908</th><td>  <i>// 'Imm0_255' class</i></td></tr>
<tr><th id="7909">7909</th><td>  <b>case</b> MCK_Imm0_255: {</td></tr>
<tr><th id="7910">7910</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>255</var>&gt;());</td></tr>
<tr><th id="7911">7911</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7912">7912</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7913">7913</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7914">7914</th><td>      <b>return</b> ARMAsmParser::Match_Imm0_255;</td></tr>
<tr><th id="7915">7915</th><td>    <b>break</b>;</td></tr>
<tr><th id="7916">7916</th><td>    }</td></tr>
<tr><th id="7917">7917</th><td>  <i>// 'Imm0_31' class</i></td></tr>
<tr><th id="7918">7918</th><td>  <b>case</b> MCK_Imm0_31: {</td></tr>
<tr><th id="7919">7919</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>31</var>&gt;());</td></tr>
<tr><th id="7920">7920</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7921">7921</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7922">7922</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7923">7923</th><td>      <b>return</b> ARMAsmParser::Match_Imm0_31;</td></tr>
<tr><th id="7924">7924</th><td>    <b>break</b>;</td></tr>
<tr><th id="7925">7925</th><td>    }</td></tr>
<tr><th id="7926">7926</th><td>  <i>// 'Imm0_32' class</i></td></tr>
<tr><th id="7927">7927</th><td>  <b>case</b> MCK_Imm0_32: {</td></tr>
<tr><th id="7928">7928</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>32</var>&gt;());</td></tr>
<tr><th id="7929">7929</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7930">7930</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7931">7931</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7932">7932</th><td>      <b>return</b> ARMAsmParser::Match_Imm0_32;</td></tr>
<tr><th id="7933">7933</th><td>    <b>break</b>;</td></tr>
<tr><th id="7934">7934</th><td>    }</td></tr>
<tr><th id="7935">7935</th><td>  <i>// 'Imm0_3' class</i></td></tr>
<tr><th id="7936">7936</th><td>  <b>case</b> MCK_Imm0_3: {</td></tr>
<tr><th id="7937">7937</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>3</var>&gt;());</td></tr>
<tr><th id="7938">7938</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7939">7939</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7940">7940</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7941">7941</th><td>      <b>return</b> ARMAsmParser::Match_Imm0_3;</td></tr>
<tr><th id="7942">7942</th><td>    <b>break</b>;</td></tr>
<tr><th id="7943">7943</th><td>    }</td></tr>
<tr><th id="7944">7944</th><td>  <i>// 'Imm0_63' class</i></td></tr>
<tr><th id="7945">7945</th><td>  <b>case</b> MCK_Imm0_63: {</td></tr>
<tr><th id="7946">7946</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>63</var>&gt;());</td></tr>
<tr><th id="7947">7947</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7948">7948</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7949">7949</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7950">7950</th><td>      <b>return</b> ARMAsmParser::Match_Imm0_63;</td></tr>
<tr><th id="7951">7951</th><td>    <b>break</b>;</td></tr>
<tr><th id="7952">7952</th><td>    }</td></tr>
<tr><th id="7953">7953</th><td>  <i>// 'Imm0_65535' class</i></td></tr>
<tr><th id="7954">7954</th><td>  <b>case</b> MCK_Imm0_65535: {</td></tr>
<tr><th id="7955">7955</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>65535</var>&gt;());</td></tr>
<tr><th id="7956">7956</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7957">7957</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7958">7958</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7959">7959</th><td>      <b>return</b> ARMAsmParser::Match_Imm0_65535;</td></tr>
<tr><th id="7960">7960</th><td>    <b>break</b>;</td></tr>
<tr><th id="7961">7961</th><td>    }</td></tr>
<tr><th id="7962">7962</th><td>  <i>// 'Imm0_65535Expr' class</i></td></tr>
<tr><th id="7963">7963</th><td>  <b>case</b> MCK_Imm0_65535Expr: {</td></tr>
<tr><th id="7964">7964</th><td>    DiagnosticPredicate DP(Operand.isImm0_65535Expr());</td></tr>
<tr><th id="7965">7965</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7966">7966</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7967">7967</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7968">7968</th><td>      <b>return</b> ARMAsmParser::Match_Imm0_65535Expr;</td></tr>
<tr><th id="7969">7969</th><td>    <b>break</b>;</td></tr>
<tr><th id="7970">7970</th><td>    }</td></tr>
<tr><th id="7971">7971</th><td>  <i>// 'Imm0_7' class</i></td></tr>
<tr><th id="7972">7972</th><td>  <b>case</b> MCK_Imm0_7: {</td></tr>
<tr><th id="7973">7973</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>7</var>&gt;());</td></tr>
<tr><th id="7974">7974</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7975">7975</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7976">7976</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7977">7977</th><td>      <b>return</b> ARMAsmParser::Match_Imm0_7;</td></tr>
<tr><th id="7978">7978</th><td>    <b>break</b>;</td></tr>
<tr><th id="7979">7979</th><td>    }</td></tr>
<tr><th id="7980">7980</th><td>  <i>// 'Imm16' class</i></td></tr>
<tr><th id="7981">7981</th><td>  <b>case</b> MCK_Imm16: {</td></tr>
<tr><th id="7982">7982</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>16</var>,<var>16</var>&gt;());</td></tr>
<tr><th id="7983">7983</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7984">7984</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7985">7985</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7986">7986</th><td>      <b>return</b> ARMAsmParser::Match_Imm16;</td></tr>
<tr><th id="7987">7987</th><td>    <b>break</b>;</td></tr>
<tr><th id="7988">7988</th><td>    }</td></tr>
<tr><th id="7989">7989</th><td>  <i>// 'Imm1_15' class</i></td></tr>
<tr><th id="7990">7990</th><td>  <b>case</b> MCK_Imm1_15: {</td></tr>
<tr><th id="7991">7991</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>15</var>&gt;());</td></tr>
<tr><th id="7992">7992</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="7993">7993</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="7994">7994</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="7995">7995</th><td>      <b>return</b> ARMAsmParser::Match_Imm1_15;</td></tr>
<tr><th id="7996">7996</th><td>    <b>break</b>;</td></tr>
<tr><th id="7997">7997</th><td>    }</td></tr>
<tr><th id="7998">7998</th><td>  <i>// 'Imm1_16' class</i></td></tr>
<tr><th id="7999">7999</th><td>  <b>case</b> MCK_Imm1_16: {</td></tr>
<tr><th id="8000">8000</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>16</var>&gt;());</td></tr>
<tr><th id="8001">8001</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8002">8002</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8003">8003</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8004">8004</th><td>      <b>return</b> ARMAsmParser::Match_ImmRange1_16;</td></tr>
<tr><th id="8005">8005</th><td>    <b>break</b>;</td></tr>
<tr><th id="8006">8006</th><td>    }</td></tr>
<tr><th id="8007">8007</th><td>  <i>// 'Imm1_31' class</i></td></tr>
<tr><th id="8008">8008</th><td>  <b>case</b> MCK_Imm1_31: {</td></tr>
<tr><th id="8009">8009</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>31</var>&gt;());</td></tr>
<tr><th id="8010">8010</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8011">8011</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8012">8012</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8013">8013</th><td>      <b>return</b> ARMAsmParser::Match_Imm1_31;</td></tr>
<tr><th id="8014">8014</th><td>    <b>break</b>;</td></tr>
<tr><th id="8015">8015</th><td>    }</td></tr>
<tr><th id="8016">8016</th><td>  <i>// 'Imm1_32' class</i></td></tr>
<tr><th id="8017">8017</th><td>  <b>case</b> MCK_Imm1_32: {</td></tr>
<tr><th id="8018">8018</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>32</var>&gt;());</td></tr>
<tr><th id="8019">8019</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8020">8020</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8021">8021</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8022">8022</th><td>      <b>return</b> ARMAsmParser::Match_ImmRange1_32;</td></tr>
<tr><th id="8023">8023</th><td>    <b>break</b>;</td></tr>
<tr><th id="8024">8024</th><td>    }</td></tr>
<tr><th id="8025">8025</th><td>  <i>// 'Imm1_7' class</i></td></tr>
<tr><th id="8026">8026</th><td>  <b>case</b> MCK_Imm1_7: {</td></tr>
<tr><th id="8027">8027</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>7</var>&gt;());</td></tr>
<tr><th id="8028">8028</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8029">8029</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8030">8030</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8031">8031</th><td>      <b>return</b> ARMAsmParser::Match_Imm1_7;</td></tr>
<tr><th id="8032">8032</th><td>    <b>break</b>;</td></tr>
<tr><th id="8033">8033</th><td>    }</td></tr>
<tr><th id="8034">8034</th><td>  <i>// 'Imm24bit' class</i></td></tr>
<tr><th id="8035">8035</th><td>  <b>case</b> MCK_Imm24bit: {</td></tr>
<tr><th id="8036">8036</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>16777215</var>&gt;());</td></tr>
<tr><th id="8037">8037</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8038">8038</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8039">8039</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8040">8040</th><td>      <b>return</b> ARMAsmParser::Match_Imm24bit;</td></tr>
<tr><th id="8041">8041</th><td>    <b>break</b>;</td></tr>
<tr><th id="8042">8042</th><td>    }</td></tr>
<tr><th id="8043">8043</th><td>  <i>// 'Imm256_65535Expr' class</i></td></tr>
<tr><th id="8044">8044</th><td>  <b>case</b> MCK_Imm256_65535Expr: {</td></tr>
<tr><th id="8045">8045</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>256</var>,<var>65535</var>&gt;());</td></tr>
<tr><th id="8046">8046</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8047">8047</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8048">8048</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8049">8049</th><td>      <b>return</b> ARMAsmParser::Match_Imm256_65535Expr;</td></tr>
<tr><th id="8050">8050</th><td>    <b>break</b>;</td></tr>
<tr><th id="8051">8051</th><td>    }</td></tr>
<tr><th id="8052">8052</th><td>  <i>// 'Imm32' class</i></td></tr>
<tr><th id="8053">8053</th><td>  <b>case</b> MCK_Imm32: {</td></tr>
<tr><th id="8054">8054</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>32</var>,<var>32</var>&gt;());</td></tr>
<tr><th id="8055">8055</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8056">8056</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8057">8057</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8058">8058</th><td>      <b>return</b> ARMAsmParser::Match_Imm32;</td></tr>
<tr><th id="8059">8059</th><td>    <b>break</b>;</td></tr>
<tr><th id="8060">8060</th><td>    }</td></tr>
<tr><th id="8061">8061</th><td>  <i>// 'Imm8' class</i></td></tr>
<tr><th id="8062">8062</th><td>  <b>case</b> MCK_Imm8: {</td></tr>
<tr><th id="8063">8063</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>8</var>,<var>8</var>&gt;());</td></tr>
<tr><th id="8064">8064</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8065">8065</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8066">8066</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8067">8067</th><td>      <b>return</b> ARMAsmParser::Match_Imm8;</td></tr>
<tr><th id="8068">8068</th><td>    <b>break</b>;</td></tr>
<tr><th id="8069">8069</th><td>    }</td></tr>
<tr><th id="8070">8070</th><td>  <i>// 'Imm8_255' class</i></td></tr>
<tr><th id="8071">8071</th><td>  <b>case</b> MCK_Imm8_255: {</td></tr>
<tr><th id="8072">8072</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>8</var>,<var>255</var>&gt;());</td></tr>
<tr><th id="8073">8073</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8074">8074</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8075">8075</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8076">8076</th><td>      <b>return</b> ARMAsmParser::Match_Imm8_255;</td></tr>
<tr><th id="8077">8077</th><td>    <b>break</b>;</td></tr>
<tr><th id="8078">8078</th><td>    }</td></tr>
<tr><th id="8079">8079</th><td>  <i>// 'Imm' class</i></td></tr>
<tr><th id="8080">8080</th><td>  <b>case</b> MCK_Imm: {</td></tr>
<tr><th id="8081">8081</th><td>    DiagnosticPredicate DP(Operand.isImm());</td></tr>
<tr><th id="8082">8082</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8083">8083</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8084">8084</th><td>    <b>break</b>;</td></tr>
<tr><th id="8085">8085</th><td>    }</td></tr>
<tr><th id="8086">8086</th><td>  <i>// 'InstSyncBarrierOpt' class</i></td></tr>
<tr><th id="8087">8087</th><td>  <b>case</b> MCK_InstSyncBarrierOpt: {</td></tr>
<tr><th id="8088">8088</th><td>    DiagnosticPredicate DP(Operand.isInstSyncBarrierOpt());</td></tr>
<tr><th id="8089">8089</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8090">8090</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8091">8091</th><td>    <b>break</b>;</td></tr>
<tr><th id="8092">8092</th><td>    }</td></tr>
<tr><th id="8093">8093</th><td>  <i>// 'MSRMask' class</i></td></tr>
<tr><th id="8094">8094</th><td>  <b>case</b> MCK_MSRMask: {</td></tr>
<tr><th id="8095">8095</th><td>    DiagnosticPredicate DP(Operand.isMSRMask());</td></tr>
<tr><th id="8096">8096</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8097">8097</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8098">8098</th><td>    <b>break</b>;</td></tr>
<tr><th id="8099">8099</th><td>    }</td></tr>
<tr><th id="8100">8100</th><td>  <i>// 'MVEShiftImm1_15' class</i></td></tr>
<tr><th id="8101">8101</th><td>  <b>case</b> MCK_MVEShiftImm1_15: {</td></tr>
<tr><th id="8102">8102</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>15</var>&gt;());</td></tr>
<tr><th id="8103">8103</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8104">8104</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8105">8105</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8106">8106</th><td>      <b>return</b> ARMAsmParser::Match_MVEShiftImm1_15;</td></tr>
<tr><th id="8107">8107</th><td>    <b>break</b>;</td></tr>
<tr><th id="8108">8108</th><td>    }</td></tr>
<tr><th id="8109">8109</th><td>  <i>// 'MVEShiftImm1_7' class</i></td></tr>
<tr><th id="8110">8110</th><td>  <b>case</b> MCK_MVEShiftImm1_7: {</td></tr>
<tr><th id="8111">8111</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>7</var>&gt;());</td></tr>
<tr><th id="8112">8112</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8113">8113</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8114">8114</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8115">8115</th><td>      <b>return</b> ARMAsmParser::Match_MVEShiftImm1_7;</td></tr>
<tr><th id="8116">8116</th><td>    <b>break</b>;</td></tr>
<tr><th id="8117">8117</th><td>    }</td></tr>
<tr><th id="8118">8118</th><td>  <i>// 'VIDUP_imm' class</i></td></tr>
<tr><th id="8119">8119</th><td>  <b>case</b> MCK_VIDUP_imm: {</td></tr>
<tr><th id="8120">8120</th><td>    DiagnosticPredicate DP(Operand.isPowerTwoInRange&lt;<var>1</var>,<var>8</var>&gt;());</td></tr>
<tr><th id="8121">8121</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8122">8122</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8123">8123</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8124">8124</th><td>      <b>return</b> ARMAsmParser::Match_VIDUP_imm;</td></tr>
<tr><th id="8125">8125</th><td>    <b>break</b>;</td></tr>
<tr><th id="8126">8126</th><td>    }</td></tr>
<tr><th id="8127">8127</th><td>  <i>// 'MemBarrierOpt' class</i></td></tr>
<tr><th id="8128">8128</th><td>  <b>case</b> MCK_MemBarrierOpt: {</td></tr>
<tr><th id="8129">8129</th><td>    DiagnosticPredicate DP(Operand.isMemBarrierOpt());</td></tr>
<tr><th id="8130">8130</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8131">8131</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8132">8132</th><td>    <b>break</b>;</td></tr>
<tr><th id="8133">8133</th><td>    }</td></tr>
<tr><th id="8134">8134</th><td>  <i>// 'MemImm0_1020s4Offset' class</i></td></tr>
<tr><th id="8135">8135</th><td>  <b>case</b> MCK_MemImm0_1020s4Offset: {</td></tr>
<tr><th id="8136">8136</th><td>    DiagnosticPredicate DP(Operand.isMemImm0_1020s4Offset());</td></tr>
<tr><th id="8137">8137</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8138">8138</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8139">8139</th><td>    <b>break</b>;</td></tr>
<tr><th id="8140">8140</th><td>    }</td></tr>
<tr><th id="8141">8141</th><td>  <i>// 'MemImm12Offset' class</i></td></tr>
<tr><th id="8142">8142</th><td>  <b>case</b> MCK_MemImm12Offset: {</td></tr>
<tr><th id="8143">8143</th><td>    DiagnosticPredicate DP(Operand.isMemImm12Offset());</td></tr>
<tr><th id="8144">8144</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8145">8145</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8146">8146</th><td>    <b>break</b>;</td></tr>
<tr><th id="8147">8147</th><td>    }</td></tr>
<tr><th id="8148">8148</th><td>  <i>// 'MemImm7Shift0Offset' class</i></td></tr>
<tr><th id="8149">8149</th><td>  <b>case</b> MCK_MemImm7Shift0Offset: {</td></tr>
<tr><th id="8150">8150</th><td>    DiagnosticPredicate DP(Operand.isMemImm7ShiftedOffset&lt;<var>0</var>,ARM::GPRnopcRegClassID&gt;());</td></tr>
<tr><th id="8151">8151</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8152">8152</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8153">8153</th><td>    <b>break</b>;</td></tr>
<tr><th id="8154">8154</th><td>    }</td></tr>
<tr><th id="8155">8155</th><td>  <i>// 'MemImm7Shift0OffsetWB' class</i></td></tr>
<tr><th id="8156">8156</th><td>  <b>case</b> MCK_MemImm7Shift0OffsetWB: {</td></tr>
<tr><th id="8157">8157</th><td>    DiagnosticPredicate DP(Operand.isMemImm7ShiftedOffset&lt;<var>0</var>,ARM::rGPRRegClassID&gt;());</td></tr>
<tr><th id="8158">8158</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8159">8159</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8160">8160</th><td>    <b>break</b>;</td></tr>
<tr><th id="8161">8161</th><td>    }</td></tr>
<tr><th id="8162">8162</th><td>  <i>// 'MemImm7Shift1Offset' class</i></td></tr>
<tr><th id="8163">8163</th><td>  <b>case</b> MCK_MemImm7Shift1Offset: {</td></tr>
<tr><th id="8164">8164</th><td>    DiagnosticPredicate DP(Operand.isMemImm7ShiftedOffset&lt;<var>1</var>,ARM::GPRnopcRegClassID&gt;());</td></tr>
<tr><th id="8165">8165</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8166">8166</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8167">8167</th><td>    <b>break</b>;</td></tr>
<tr><th id="8168">8168</th><td>    }</td></tr>
<tr><th id="8169">8169</th><td>  <i>// 'MemImm7Shift1OffsetWB' class</i></td></tr>
<tr><th id="8170">8170</th><td>  <b>case</b> MCK_MemImm7Shift1OffsetWB: {</td></tr>
<tr><th id="8171">8171</th><td>    DiagnosticPredicate DP(Operand.isMemImm7ShiftedOffset&lt;<var>1</var>,ARM::rGPRRegClassID&gt;());</td></tr>
<tr><th id="8172">8172</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8173">8173</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8174">8174</th><td>    <b>break</b>;</td></tr>
<tr><th id="8175">8175</th><td>    }</td></tr>
<tr><th id="8176">8176</th><td>  <i>// 'MemImm7Shift2Offset' class</i></td></tr>
<tr><th id="8177">8177</th><td>  <b>case</b> MCK_MemImm7Shift2Offset: {</td></tr>
<tr><th id="8178">8178</th><td>    DiagnosticPredicate DP(Operand.isMemImm7ShiftedOffset&lt;<var>2</var>,ARM::GPRnopcRegClassID&gt;());</td></tr>
<tr><th id="8179">8179</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8180">8180</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8181">8181</th><td>    <b>break</b>;</td></tr>
<tr><th id="8182">8182</th><td>    }</td></tr>
<tr><th id="8183">8183</th><td>  <i>// 'MemImm7Shift2OffsetWB' class</i></td></tr>
<tr><th id="8184">8184</th><td>  <b>case</b> MCK_MemImm7Shift2OffsetWB: {</td></tr>
<tr><th id="8185">8185</th><td>    DiagnosticPredicate DP(Operand.isMemImm7ShiftedOffset&lt;<var>2</var>,ARM::rGPRRegClassID&gt;());</td></tr>
<tr><th id="8186">8186</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8187">8187</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8188">8188</th><td>    <b>break</b>;</td></tr>
<tr><th id="8189">8189</th><td>    }</td></tr>
<tr><th id="8190">8190</th><td>  <i>// 'MemImm7s4Offset' class</i></td></tr>
<tr><th id="8191">8191</th><td>  <b>case</b> MCK_MemImm7s4Offset: {</td></tr>
<tr><th id="8192">8192</th><td>    DiagnosticPredicate DP(Operand.isMemImm7s4Offset());</td></tr>
<tr><th id="8193">8193</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8194">8194</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8195">8195</th><td>    <b>break</b>;</td></tr>
<tr><th id="8196">8196</th><td>    }</td></tr>
<tr><th id="8197">8197</th><td>  <i>// 'MemImm8Offset' class</i></td></tr>
<tr><th id="8198">8198</th><td>  <b>case</b> MCK_MemImm8Offset: {</td></tr>
<tr><th id="8199">8199</th><td>    DiagnosticPredicate DP(Operand.isMemImm8Offset());</td></tr>
<tr><th id="8200">8200</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8201">8201</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8202">8202</th><td>    <b>break</b>;</td></tr>
<tr><th id="8203">8203</th><td>    }</td></tr>
<tr><th id="8204">8204</th><td>  <i>// 'MemImm8s4Offset' class</i></td></tr>
<tr><th id="8205">8205</th><td>  <b>case</b> MCK_MemImm8s4Offset: {</td></tr>
<tr><th id="8206">8206</th><td>    DiagnosticPredicate DP(Operand.isMemImm8s4Offset());</td></tr>
<tr><th id="8207">8207</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8208">8208</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8209">8209</th><td>    <b>break</b>;</td></tr>
<tr><th id="8210">8210</th><td>    }</td></tr>
<tr><th id="8211">8211</th><td>  <i>// 'MemNegImm8Offset' class</i></td></tr>
<tr><th id="8212">8212</th><td>  <b>case</b> MCK_MemNegImm8Offset: {</td></tr>
<tr><th id="8213">8213</th><td>    DiagnosticPredicate DP(Operand.isMemNegImm8Offset());</td></tr>
<tr><th id="8214">8214</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8215">8215</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8216">8216</th><td>    <b>break</b>;</td></tr>
<tr><th id="8217">8217</th><td>    }</td></tr>
<tr><th id="8218">8218</th><td>  <i>// 'MemNoOffset' class</i></td></tr>
<tr><th id="8219">8219</th><td>  <b>case</b> MCK_MemNoOffset: {</td></tr>
<tr><th id="8220">8220</th><td>    DiagnosticPredicate DP(Operand.isMemNoOffset());</td></tr>
<tr><th id="8221">8221</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8222">8222</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8223">8223</th><td>    <b>break</b>;</td></tr>
<tr><th id="8224">8224</th><td>    }</td></tr>
<tr><th id="8225">8225</th><td>  <i>// 'MemNoOffsetT2' class</i></td></tr>
<tr><th id="8226">8226</th><td>  <b>case</b> MCK_MemNoOffsetT2: {</td></tr>
<tr><th id="8227">8227</th><td>    DiagnosticPredicate DP(Operand.isMemNoOffsetT2());</td></tr>
<tr><th id="8228">8228</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8229">8229</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8230">8230</th><td>    <b>break</b>;</td></tr>
<tr><th id="8231">8231</th><td>    }</td></tr>
<tr><th id="8232">8232</th><td>  <i>// 'MemNoOffsetT2NoSp' class</i></td></tr>
<tr><th id="8233">8233</th><td>  <b>case</b> MCK_MemNoOffsetT2NoSp: {</td></tr>
<tr><th id="8234">8234</th><td>    DiagnosticPredicate DP(Operand.isMemNoOffsetT2NoSp());</td></tr>
<tr><th id="8235">8235</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8236">8236</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8237">8237</th><td>    <b>break</b>;</td></tr>
<tr><th id="8238">8238</th><td>    }</td></tr>
<tr><th id="8239">8239</th><td>  <i>// 'MemNoOffsetT' class</i></td></tr>
<tr><th id="8240">8240</th><td>  <b>case</b> MCK_MemNoOffsetT: {</td></tr>
<tr><th id="8241">8241</th><td>    DiagnosticPredicate DP(Operand.isMemNoOffsetT());</td></tr>
<tr><th id="8242">8242</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8243">8243</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8244">8244</th><td>    <b>break</b>;</td></tr>
<tr><th id="8245">8245</th><td>    }</td></tr>
<tr><th id="8246">8246</th><td>  <i>// 'MemPosImm8Offset' class</i></td></tr>
<tr><th id="8247">8247</th><td>  <b>case</b> MCK_MemPosImm8Offset: {</td></tr>
<tr><th id="8248">8248</th><td>    DiagnosticPredicate DP(Operand.isMemPosImm8Offset());</td></tr>
<tr><th id="8249">8249</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8250">8250</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8251">8251</th><td>    <b>break</b>;</td></tr>
<tr><th id="8252">8252</th><td>    }</td></tr>
<tr><th id="8253">8253</th><td>  <i>// 'MemRegOffset' class</i></td></tr>
<tr><th id="8254">8254</th><td>  <b>case</b> MCK_MemRegOffset: {</td></tr>
<tr><th id="8255">8255</th><td>    DiagnosticPredicate DP(Operand.isMemRegOffset());</td></tr>
<tr><th id="8256">8256</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8257">8257</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8258">8258</th><td>    <b>break</b>;</td></tr>
<tr><th id="8259">8259</th><td>    }</td></tr>
<tr><th id="8260">8260</th><td>  <i>// 'MemRegQS2Offset' class</i></td></tr>
<tr><th id="8261">8261</th><td>  <b>case</b> MCK_MemRegQS2Offset: {</td></tr>
<tr><th id="8262">8262</th><td>    DiagnosticPredicate DP(Operand.isMemRegQOffset&lt;<var>2</var>&gt;());</td></tr>
<tr><th id="8263">8263</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8264">8264</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8265">8265</th><td>    <b>break</b>;</td></tr>
<tr><th id="8266">8266</th><td>    }</td></tr>
<tr><th id="8267">8267</th><td>  <i>// 'MemRegQS3Offset' class</i></td></tr>
<tr><th id="8268">8268</th><td>  <b>case</b> MCK_MemRegQS3Offset: {</td></tr>
<tr><th id="8269">8269</th><td>    DiagnosticPredicate DP(Operand.isMemRegQOffset&lt;<var>3</var>&gt;());</td></tr>
<tr><th id="8270">8270</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8271">8271</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8272">8272</th><td>    <b>break</b>;</td></tr>
<tr><th id="8273">8273</th><td>    }</td></tr>
<tr><th id="8274">8274</th><td>  <i>// 'MemRegRQS0Offset' class</i></td></tr>
<tr><th id="8275">8275</th><td>  <b>case</b> MCK_MemRegRQS0Offset: {</td></tr>
<tr><th id="8276">8276</th><td>    DiagnosticPredicate DP(Operand.isMemRegRQOffset&lt;<var>0</var>&gt;());</td></tr>
<tr><th id="8277">8277</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8278">8278</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8279">8279</th><td>    <b>break</b>;</td></tr>
<tr><th id="8280">8280</th><td>    }</td></tr>
<tr><th id="8281">8281</th><td>  <i>// 'MemRegRQS1Offset' class</i></td></tr>
<tr><th id="8282">8282</th><td>  <b>case</b> MCK_MemRegRQS1Offset: {</td></tr>
<tr><th id="8283">8283</th><td>    DiagnosticPredicate DP(Operand.isMemRegRQOffset&lt;<var>1</var>&gt;());</td></tr>
<tr><th id="8284">8284</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8285">8285</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8286">8286</th><td>    <b>break</b>;</td></tr>
<tr><th id="8287">8287</th><td>    }</td></tr>
<tr><th id="8288">8288</th><td>  <i>// 'MemRegRQS2Offset' class</i></td></tr>
<tr><th id="8289">8289</th><td>  <b>case</b> MCK_MemRegRQS2Offset: {</td></tr>
<tr><th id="8290">8290</th><td>    DiagnosticPredicate DP(Operand.isMemRegRQOffset&lt;<var>2</var>&gt;());</td></tr>
<tr><th id="8291">8291</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8292">8292</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8293">8293</th><td>    <b>break</b>;</td></tr>
<tr><th id="8294">8294</th><td>    }</td></tr>
<tr><th id="8295">8295</th><td>  <i>// 'MemRegRQS3Offset' class</i></td></tr>
<tr><th id="8296">8296</th><td>  <b>case</b> MCK_MemRegRQS3Offset: {</td></tr>
<tr><th id="8297">8297</th><td>    DiagnosticPredicate DP(Operand.isMemRegRQOffset&lt;<var>3</var>&gt;());</td></tr>
<tr><th id="8298">8298</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8299">8299</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8300">8300</th><td>    <b>break</b>;</td></tr>
<tr><th id="8301">8301</th><td>    }</td></tr>
<tr><th id="8302">8302</th><td>  <i>// 'ModImm' class</i></td></tr>
<tr><th id="8303">8303</th><td>  <b>case</b> MCK_ModImm: {</td></tr>
<tr><th id="8304">8304</th><td>    DiagnosticPredicate DP(Operand.isModImm());</td></tr>
<tr><th id="8305">8305</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8306">8306</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8307">8307</th><td>    <b>break</b>;</td></tr>
<tr><th id="8308">8308</th><td>    }</td></tr>
<tr><th id="8309">8309</th><td>  <i>// 'ModImmNeg' class</i></td></tr>
<tr><th id="8310">8310</th><td>  <b>case</b> MCK_ModImmNeg: {</td></tr>
<tr><th id="8311">8311</th><td>    DiagnosticPredicate DP(Operand.isModImmNeg());</td></tr>
<tr><th id="8312">8312</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8313">8313</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8314">8314</th><td>    <b>break</b>;</td></tr>
<tr><th id="8315">8315</th><td>    }</td></tr>
<tr><th id="8316">8316</th><td>  <i>// 'ModImmNot' class</i></td></tr>
<tr><th id="8317">8317</th><td>  <b>case</b> MCK_ModImmNot: {</td></tr>
<tr><th id="8318">8318</th><td>    DiagnosticPredicate DP(Operand.isModImmNot());</td></tr>
<tr><th id="8319">8319</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8320">8320</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8321">8321</th><td>    <b>break</b>;</td></tr>
<tr><th id="8322">8322</th><td>    }</td></tr>
<tr><th id="8323">8323</th><td>  <i>// 'MveSaturate' class</i></td></tr>
<tr><th id="8324">8324</th><td>  <b>case</b> MCK_MveSaturate: {</td></tr>
<tr><th id="8325">8325</th><td>    DiagnosticPredicate DP(Operand.isMveSaturateOp());</td></tr>
<tr><th id="8326">8326</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8327">8327</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8328">8328</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8329">8329</th><td>      <b>return</b> ARMAsmParser::Match_MveSaturate;</td></tr>
<tr><th id="8330">8330</th><td>    <b>break</b>;</td></tr>
<tr><th id="8331">8331</th><td>    }</td></tr>
<tr><th id="8332">8332</th><td>  <i>// 'PKHASRImm' class</i></td></tr>
<tr><th id="8333">8333</th><td>  <b>case</b> MCK_PKHASRImm: {</td></tr>
<tr><th id="8334">8334</th><td>    DiagnosticPredicate DP(Operand.isPKHASRImm());</td></tr>
<tr><th id="8335">8335</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8336">8336</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8337">8337</th><td>    <b>break</b>;</td></tr>
<tr><th id="8338">8338</th><td>    }</td></tr>
<tr><th id="8339">8339</th><td>  <i>// 'PKHLSLImm' class</i></td></tr>
<tr><th id="8340">8340</th><td>  <b>case</b> MCK_PKHLSLImm: {</td></tr>
<tr><th id="8341">8341</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>31</var>&gt;());</td></tr>
<tr><th id="8342">8342</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8343">8343</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8344">8344</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8345">8345</th><td>      <b>return</b> ARMAsmParser::Match_PKHLSLImm;</td></tr>
<tr><th id="8346">8346</th><td>    <b>break</b>;</td></tr>
<tr><th id="8347">8347</th><td>    }</td></tr>
<tr><th id="8348">8348</th><td>  <i>// 'PostIdxImm8' class</i></td></tr>
<tr><th id="8349">8349</th><td>  <b>case</b> MCK_PostIdxImm8: {</td></tr>
<tr><th id="8350">8350</th><td>    DiagnosticPredicate DP(Operand.isPostIdxImm8());</td></tr>
<tr><th id="8351">8351</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8352">8352</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8353">8353</th><td>    <b>break</b>;</td></tr>
<tr><th id="8354">8354</th><td>    }</td></tr>
<tr><th id="8355">8355</th><td>  <i>// 'PostIdxImm8s4' class</i></td></tr>
<tr><th id="8356">8356</th><td>  <b>case</b> MCK_PostIdxImm8s4: {</td></tr>
<tr><th id="8357">8357</th><td>    DiagnosticPredicate DP(Operand.isPostIdxImm8s4());</td></tr>
<tr><th id="8358">8358</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8359">8359</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8360">8360</th><td>    <b>break</b>;</td></tr>
<tr><th id="8361">8361</th><td>    }</td></tr>
<tr><th id="8362">8362</th><td>  <i>// 'PostIdxReg' class</i></td></tr>
<tr><th id="8363">8363</th><td>  <b>case</b> MCK_PostIdxReg: {</td></tr>
<tr><th id="8364">8364</th><td>    DiagnosticPredicate DP(Operand.isPostIdxReg());</td></tr>
<tr><th id="8365">8365</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8366">8366</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8367">8367</th><td>    <b>break</b>;</td></tr>
<tr><th id="8368">8368</th><td>    }</td></tr>
<tr><th id="8369">8369</th><td>  <i>// 'PostIdxRegShifted' class</i></td></tr>
<tr><th id="8370">8370</th><td>  <b>case</b> MCK_PostIdxRegShifted: {</td></tr>
<tr><th id="8371">8371</th><td>    DiagnosticPredicate DP(Operand.isPostIdxRegShifted());</td></tr>
<tr><th id="8372">8372</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8373">8373</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8374">8374</th><td>    <b>break</b>;</td></tr>
<tr><th id="8375">8375</th><td>    }</td></tr>
<tr><th id="8376">8376</th><td>  <i>// 'ProcIFlags' class</i></td></tr>
<tr><th id="8377">8377</th><td>  <b>case</b> MCK_ProcIFlags: {</td></tr>
<tr><th id="8378">8378</th><td>    DiagnosticPredicate DP(Operand.isProcIFlags());</td></tr>
<tr><th id="8379">8379</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8380">8380</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8381">8381</th><td>    <b>break</b>;</td></tr>
<tr><th id="8382">8382</th><td>    }</td></tr>
<tr><th id="8383">8383</th><td>  <i>// 'RegList' class</i></td></tr>
<tr><th id="8384">8384</th><td>  <b>case</b> MCK_RegList: {</td></tr>
<tr><th id="8385">8385</th><td>    DiagnosticPredicate DP(Operand.isRegList());</td></tr>
<tr><th id="8386">8386</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8387">8387</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8388">8388</th><td>    <b>break</b>;</td></tr>
<tr><th id="8389">8389</th><td>    }</td></tr>
<tr><th id="8390">8390</th><td>  <i>// 'RegListWithAPSR' class</i></td></tr>
<tr><th id="8391">8391</th><td>  <b>case</b> MCK_RegListWithAPSR: {</td></tr>
<tr><th id="8392">8392</th><td>    DiagnosticPredicate DP(Operand.isRegListWithAPSR());</td></tr>
<tr><th id="8393">8393</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8394">8394</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8395">8395</th><td>    <b>break</b>;</td></tr>
<tr><th id="8396">8396</th><td>    }</td></tr>
<tr><th id="8397">8397</th><td>  <i>// 'RotImm' class</i></td></tr>
<tr><th id="8398">8398</th><td>  <b>case</b> MCK_RotImm: {</td></tr>
<tr><th id="8399">8399</th><td>    DiagnosticPredicate DP(Operand.isRotImm());</td></tr>
<tr><th id="8400">8400</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8401">8401</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8402">8402</th><td>    <b>break</b>;</td></tr>
<tr><th id="8403">8403</th><td>    }</td></tr>
<tr><th id="8404">8404</th><td>  <i>// 'SPRRegList' class</i></td></tr>
<tr><th id="8405">8405</th><td>  <b>case</b> MCK_SPRRegList: {</td></tr>
<tr><th id="8406">8406</th><td>    DiagnosticPredicate DP(Operand.isSPRRegList());</td></tr>
<tr><th id="8407">8407</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8408">8408</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8409">8409</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8410">8410</th><td>      <b>return</b> ARMAsmParser::Match_SPRRegList;</td></tr>
<tr><th id="8411">8411</th><td>    <b>break</b>;</td></tr>
<tr><th id="8412">8412</th><td>    }</td></tr>
<tr><th id="8413">8413</th><td>  <i>// 'SetEndImm' class</i></td></tr>
<tr><th id="8414">8414</th><td>  <b>case</b> MCK_SetEndImm: {</td></tr>
<tr><th id="8415">8415</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>1</var>&gt;());</td></tr>
<tr><th id="8416">8416</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8417">8417</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8418">8418</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8419">8419</th><td>      <b>return</b> ARMAsmParser::Match_SetEndImm;</td></tr>
<tr><th id="8420">8420</th><td>    <b>break</b>;</td></tr>
<tr><th id="8421">8421</th><td>    }</td></tr>
<tr><th id="8422">8422</th><td>  <i>// 'RegShiftedImm' class</i></td></tr>
<tr><th id="8423">8423</th><td>  <b>case</b> MCK_RegShiftedImm: {</td></tr>
<tr><th id="8424">8424</th><td>    DiagnosticPredicate DP(Operand.isRegShiftedImm());</td></tr>
<tr><th id="8425">8425</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8426">8426</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8427">8427</th><td>    <b>break</b>;</td></tr>
<tr><th id="8428">8428</th><td>    }</td></tr>
<tr><th id="8429">8429</th><td>  <i>// 'RegShiftedReg' class</i></td></tr>
<tr><th id="8430">8430</th><td>  <b>case</b> MCK_RegShiftedReg: {</td></tr>
<tr><th id="8431">8431</th><td>    DiagnosticPredicate DP(Operand.isRegShiftedReg());</td></tr>
<tr><th id="8432">8432</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8433">8433</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8434">8434</th><td>    <b>break</b>;</td></tr>
<tr><th id="8435">8435</th><td>    }</td></tr>
<tr><th id="8436">8436</th><td>  <i>// 'ShifterImm' class</i></td></tr>
<tr><th id="8437">8437</th><td>  <b>case</b> MCK_ShifterImm: {</td></tr>
<tr><th id="8438">8438</th><td>    DiagnosticPredicate DP(Operand.isShifterImm());</td></tr>
<tr><th id="8439">8439</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8440">8440</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8441">8441</th><td>    <b>break</b>;</td></tr>
<tr><th id="8442">8442</th><td>    }</td></tr>
<tr><th id="8443">8443</th><td>  <i>// 'ThumbBranchTarget' class</i></td></tr>
<tr><th id="8444">8444</th><td>  <b>case</b> MCK_ThumbBranchTarget: {</td></tr>
<tr><th id="8445">8445</th><td>    DiagnosticPredicate DP(Operand.isThumbBranchTarget());</td></tr>
<tr><th id="8446">8446</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8447">8447</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8448">8448</th><td>    <b>break</b>;</td></tr>
<tr><th id="8449">8449</th><td>    }</td></tr>
<tr><th id="8450">8450</th><td>  <i>// 'ThumbMemPC' class</i></td></tr>
<tr><th id="8451">8451</th><td>  <b>case</b> MCK_ThumbMemPC: {</td></tr>
<tr><th id="8452">8452</th><td>    DiagnosticPredicate DP(Operand.isThumbMemPC());</td></tr>
<tr><th id="8453">8453</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8454">8454</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8455">8455</th><td>    <b>break</b>;</td></tr>
<tr><th id="8456">8456</th><td>    }</td></tr>
<tr><th id="8457">8457</th><td>  <i>// 'ThumbModImmNeg1_7' class</i></td></tr>
<tr><th id="8458">8458</th><td>  <b>case</b> MCK_ThumbModImmNeg1_7: {</td></tr>
<tr><th id="8459">8459</th><td>    DiagnosticPredicate DP(Operand.isThumbModImmNeg1_7());</td></tr>
<tr><th id="8460">8460</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8461">8461</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8462">8462</th><td>    <b>break</b>;</td></tr>
<tr><th id="8463">8463</th><td>    }</td></tr>
<tr><th id="8464">8464</th><td>  <i>// 'ThumbModImmNeg8_255' class</i></td></tr>
<tr><th id="8465">8465</th><td>  <b>case</b> MCK_ThumbModImmNeg8_255: {</td></tr>
<tr><th id="8466">8466</th><td>    DiagnosticPredicate DP(Operand.isThumbModImmNeg8_255());</td></tr>
<tr><th id="8467">8467</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8468">8468</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8469">8469</th><td>    <b>break</b>;</td></tr>
<tr><th id="8470">8470</th><td>    }</td></tr>
<tr><th id="8471">8471</th><td>  <i>// 'ImmThumbSR' class</i></td></tr>
<tr><th id="8472">8472</th><td>  <b>case</b> MCK_ImmThumbSR: {</td></tr>
<tr><th id="8473">8473</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>32</var>&gt;());</td></tr>
<tr><th id="8474">8474</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8475">8475</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8476">8476</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8477">8477</th><td>      <b>return</b> ARMAsmParser::Match_ImmThumbSR;</td></tr>
<tr><th id="8478">8478</th><td>    <b>break</b>;</td></tr>
<tr><th id="8479">8479</th><td>    }</td></tr>
<tr><th id="8480">8480</th><td>  <i>// 'TraceSyncBarrierOpt' class</i></td></tr>
<tr><th id="8481">8481</th><td>  <b>case</b> MCK_TraceSyncBarrierOpt: {</td></tr>
<tr><th id="8482">8482</th><td>    DiagnosticPredicate DP(Operand.isTraceSyncBarrierOpt());</td></tr>
<tr><th id="8483">8483</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8484">8484</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8485">8485</th><td>    <b>break</b>;</td></tr>
<tr><th id="8486">8486</th><td>    }</td></tr>
<tr><th id="8487">8487</th><td>  <i>// 'UnsignedOffset_b8s2' class</i></td></tr>
<tr><th id="8488">8488</th><td>  <b>case</b> MCK_UnsignedOffset_b8s2: {</td></tr>
<tr><th id="8489">8489</th><td>    DiagnosticPredicate DP(Operand.isUnsignedOffset&lt;<var>8</var>, <var>2</var>&gt;());</td></tr>
<tr><th id="8490">8490</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8491">8491</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8492">8492</th><td>    <b>break</b>;</td></tr>
<tr><th id="8493">8493</th><td>    }</td></tr>
<tr><th id="8494">8494</th><td>  <i>// 'VPTPredN' class</i></td></tr>
<tr><th id="8495">8495</th><td>  <b>case</b> MCK_VPTPredN: {</td></tr>
<tr><th id="8496">8496</th><td>    DiagnosticPredicate DP(Operand.isVPTPred());</td></tr>
<tr><th id="8497">8497</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8498">8498</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8499">8499</th><td>    <b>break</b>;</td></tr>
<tr><th id="8500">8500</th><td>    }</td></tr>
<tr><th id="8501">8501</th><td>  <i>// 'VPTPredR' class</i></td></tr>
<tr><th id="8502">8502</th><td>  <b>case</b> MCK_VPTPredR: {</td></tr>
<tr><th id="8503">8503</th><td>    DiagnosticPredicate DP(Operand.isVPTPred());</td></tr>
<tr><th id="8504">8504</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8505">8505</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8506">8506</th><td>    <b>break</b>;</td></tr>
<tr><th id="8507">8507</th><td>    }</td></tr>
<tr><th id="8508">8508</th><td>  <i>// 'VecListTwoMQ' class</i></td></tr>
<tr><th id="8509">8509</th><td>  <b>case</b> MCK_VecListTwoMQ: {</td></tr>
<tr><th id="8510">8510</th><td>    DiagnosticPredicate DP(Operand.isVecListTwoMQ());</td></tr>
<tr><th id="8511">8511</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8512">8512</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8513">8513</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8514">8514</th><td>      <b>return</b> ARMAsmParser::Match_VecListTwoMQ;</td></tr>
<tr><th id="8515">8515</th><td>    <b>break</b>;</td></tr>
<tr><th id="8516">8516</th><td>    }</td></tr>
<tr><th id="8517">8517</th><td>  <i>// 'VecListFourMQ' class</i></td></tr>
<tr><th id="8518">8518</th><td>  <b>case</b> MCK_VecListFourMQ: {</td></tr>
<tr><th id="8519">8519</th><td>    DiagnosticPredicate DP(Operand.isVecListFourMQ());</td></tr>
<tr><th id="8520">8520</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8521">8521</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8522">8522</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8523">8523</th><td>      <b>return</b> ARMAsmParser::Match_VecListFourMQ;</td></tr>
<tr><th id="8524">8524</th><td>    <b>break</b>;</td></tr>
<tr><th id="8525">8525</th><td>    }</td></tr>
<tr><th id="8526">8526</th><td>  <i>// 'VecListDPairAllLanes' class</i></td></tr>
<tr><th id="8527">8527</th><td>  <b>case</b> MCK_VecListDPairAllLanes: {</td></tr>
<tr><th id="8528">8528</th><td>    DiagnosticPredicate DP(Operand.isVecListDPairAllLanes());</td></tr>
<tr><th id="8529">8529</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8530">8530</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8531">8531</th><td>    <b>break</b>;</td></tr>
<tr><th id="8532">8532</th><td>    }</td></tr>
<tr><th id="8533">8533</th><td>  <i>// 'VecListDPair' class</i></td></tr>
<tr><th id="8534">8534</th><td>  <b>case</b> MCK_VecListDPair: {</td></tr>
<tr><th id="8535">8535</th><td>    DiagnosticPredicate DP(Operand.isVecListDPair());</td></tr>
<tr><th id="8536">8536</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8537">8537</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8538">8538</th><td>    <b>break</b>;</td></tr>
<tr><th id="8539">8539</th><td>    }</td></tr>
<tr><th id="8540">8540</th><td>  <i>// 'VecListDPairSpacedAllLanes' class</i></td></tr>
<tr><th id="8541">8541</th><td>  <b>case</b> MCK_VecListDPairSpacedAllLanes: {</td></tr>
<tr><th id="8542">8542</th><td>    DiagnosticPredicate DP(Operand.isVecListDPairSpacedAllLanes());</td></tr>
<tr><th id="8543">8543</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8544">8544</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8545">8545</th><td>    <b>break</b>;</td></tr>
<tr><th id="8546">8546</th><td>    }</td></tr>
<tr><th id="8547">8547</th><td>  <i>// 'VecListDPairSpaced' class</i></td></tr>
<tr><th id="8548">8548</th><td>  <b>case</b> MCK_VecListDPairSpaced: {</td></tr>
<tr><th id="8549">8549</th><td>    DiagnosticPredicate DP(Operand.isVecListDPairSpaced());</td></tr>
<tr><th id="8550">8550</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8551">8551</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8552">8552</th><td>    <b>break</b>;</td></tr>
<tr><th id="8553">8553</th><td>    }</td></tr>
<tr><th id="8554">8554</th><td>  <i>// 'VecListFourDAllLanes' class</i></td></tr>
<tr><th id="8555">8555</th><td>  <b>case</b> MCK_VecListFourDAllLanes: {</td></tr>
<tr><th id="8556">8556</th><td>    DiagnosticPredicate DP(Operand.isVecListFourDAllLanes());</td></tr>
<tr><th id="8557">8557</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8558">8558</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8559">8559</th><td>    <b>break</b>;</td></tr>
<tr><th id="8560">8560</th><td>    }</td></tr>
<tr><th id="8561">8561</th><td>  <i>// 'VecListFourD' class</i></td></tr>
<tr><th id="8562">8562</th><td>  <b>case</b> MCK_VecListFourD: {</td></tr>
<tr><th id="8563">8563</th><td>    DiagnosticPredicate DP(Operand.isVecListFourD());</td></tr>
<tr><th id="8564">8564</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8565">8565</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8566">8566</th><td>    <b>break</b>;</td></tr>
<tr><th id="8567">8567</th><td>    }</td></tr>
<tr><th id="8568">8568</th><td>  <i>// 'VecListFourDByteIndexed' class</i></td></tr>
<tr><th id="8569">8569</th><td>  <b>case</b> MCK_VecListFourDByteIndexed: {</td></tr>
<tr><th id="8570">8570</th><td>    DiagnosticPredicate DP(Operand.isVecListFourDByteIndexed());</td></tr>
<tr><th id="8571">8571</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8572">8572</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8573">8573</th><td>    <b>break</b>;</td></tr>
<tr><th id="8574">8574</th><td>    }</td></tr>
<tr><th id="8575">8575</th><td>  <i>// 'VecListFourDHWordIndexed' class</i></td></tr>
<tr><th id="8576">8576</th><td>  <b>case</b> MCK_VecListFourDHWordIndexed: {</td></tr>
<tr><th id="8577">8577</th><td>    DiagnosticPredicate DP(Operand.isVecListFourDHWordIndexed());</td></tr>
<tr><th id="8578">8578</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8579">8579</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8580">8580</th><td>    <b>break</b>;</td></tr>
<tr><th id="8581">8581</th><td>    }</td></tr>
<tr><th id="8582">8582</th><td>  <i>// 'VecListFourDWordIndexed' class</i></td></tr>
<tr><th id="8583">8583</th><td>  <b>case</b> MCK_VecListFourDWordIndexed: {</td></tr>
<tr><th id="8584">8584</th><td>    DiagnosticPredicate DP(Operand.isVecListFourDWordIndexed());</td></tr>
<tr><th id="8585">8585</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8586">8586</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8587">8587</th><td>    <b>break</b>;</td></tr>
<tr><th id="8588">8588</th><td>    }</td></tr>
<tr><th id="8589">8589</th><td>  <i>// 'VecListFourQAllLanes' class</i></td></tr>
<tr><th id="8590">8590</th><td>  <b>case</b> MCK_VecListFourQAllLanes: {</td></tr>
<tr><th id="8591">8591</th><td>    DiagnosticPredicate DP(Operand.isVecListFourQAllLanes());</td></tr>
<tr><th id="8592">8592</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8593">8593</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8594">8594</th><td>    <b>break</b>;</td></tr>
<tr><th id="8595">8595</th><td>    }</td></tr>
<tr><th id="8596">8596</th><td>  <i>// 'VecListFourQ' class</i></td></tr>
<tr><th id="8597">8597</th><td>  <b>case</b> MCK_VecListFourQ: {</td></tr>
<tr><th id="8598">8598</th><td>    DiagnosticPredicate DP(Operand.isVecListFourQ());</td></tr>
<tr><th id="8599">8599</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8600">8600</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8601">8601</th><td>    <b>break</b>;</td></tr>
<tr><th id="8602">8602</th><td>    }</td></tr>
<tr><th id="8603">8603</th><td>  <i>// 'VecListFourQHWordIndexed' class</i></td></tr>
<tr><th id="8604">8604</th><td>  <b>case</b> MCK_VecListFourQHWordIndexed: {</td></tr>
<tr><th id="8605">8605</th><td>    DiagnosticPredicate DP(Operand.isVecListFourQHWordIndexed());</td></tr>
<tr><th id="8606">8606</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8607">8607</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8608">8608</th><td>    <b>break</b>;</td></tr>
<tr><th id="8609">8609</th><td>    }</td></tr>
<tr><th id="8610">8610</th><td>  <i>// 'VecListFourQWordIndexed' class</i></td></tr>
<tr><th id="8611">8611</th><td>  <b>case</b> MCK_VecListFourQWordIndexed: {</td></tr>
<tr><th id="8612">8612</th><td>    DiagnosticPredicate DP(Operand.isVecListFourQWordIndexed());</td></tr>
<tr><th id="8613">8613</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8614">8614</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8615">8615</th><td>    <b>break</b>;</td></tr>
<tr><th id="8616">8616</th><td>    }</td></tr>
<tr><th id="8617">8617</th><td>  <i>// 'VecListOneDAllLanes' class</i></td></tr>
<tr><th id="8618">8618</th><td>  <b>case</b> MCK_VecListOneDAllLanes: {</td></tr>
<tr><th id="8619">8619</th><td>    DiagnosticPredicate DP(Operand.isVecListOneDAllLanes());</td></tr>
<tr><th id="8620">8620</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8621">8621</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8622">8622</th><td>    <b>break</b>;</td></tr>
<tr><th id="8623">8623</th><td>    }</td></tr>
<tr><th id="8624">8624</th><td>  <i>// 'VecListOneD' class</i></td></tr>
<tr><th id="8625">8625</th><td>  <b>case</b> MCK_VecListOneD: {</td></tr>
<tr><th id="8626">8626</th><td>    DiagnosticPredicate DP(Operand.isVecListOneD());</td></tr>
<tr><th id="8627">8627</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8628">8628</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8629">8629</th><td>    <b>break</b>;</td></tr>
<tr><th id="8630">8630</th><td>    }</td></tr>
<tr><th id="8631">8631</th><td>  <i>// 'VecListOneDByteIndexed' class</i></td></tr>
<tr><th id="8632">8632</th><td>  <b>case</b> MCK_VecListOneDByteIndexed: {</td></tr>
<tr><th id="8633">8633</th><td>    DiagnosticPredicate DP(Operand.isVecListOneDByteIndexed());</td></tr>
<tr><th id="8634">8634</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8635">8635</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8636">8636</th><td>    <b>break</b>;</td></tr>
<tr><th id="8637">8637</th><td>    }</td></tr>
<tr><th id="8638">8638</th><td>  <i>// 'VecListOneDHWordIndexed' class</i></td></tr>
<tr><th id="8639">8639</th><td>  <b>case</b> MCK_VecListOneDHWordIndexed: {</td></tr>
<tr><th id="8640">8640</th><td>    DiagnosticPredicate DP(Operand.isVecListOneDHWordIndexed());</td></tr>
<tr><th id="8641">8641</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8642">8642</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8643">8643</th><td>    <b>break</b>;</td></tr>
<tr><th id="8644">8644</th><td>    }</td></tr>
<tr><th id="8645">8645</th><td>  <i>// 'VecListOneDWordIndexed' class</i></td></tr>
<tr><th id="8646">8646</th><td>  <b>case</b> MCK_VecListOneDWordIndexed: {</td></tr>
<tr><th id="8647">8647</th><td>    DiagnosticPredicate DP(Operand.isVecListOneDWordIndexed());</td></tr>
<tr><th id="8648">8648</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8649">8649</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8650">8650</th><td>    <b>break</b>;</td></tr>
<tr><th id="8651">8651</th><td>    }</td></tr>
<tr><th id="8652">8652</th><td>  <i>// 'VecListThreeDAllLanes' class</i></td></tr>
<tr><th id="8653">8653</th><td>  <b>case</b> MCK_VecListThreeDAllLanes: {</td></tr>
<tr><th id="8654">8654</th><td>    DiagnosticPredicate DP(Operand.isVecListThreeDAllLanes());</td></tr>
<tr><th id="8655">8655</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8656">8656</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8657">8657</th><td>    <b>break</b>;</td></tr>
<tr><th id="8658">8658</th><td>    }</td></tr>
<tr><th id="8659">8659</th><td>  <i>// 'VecListThreeD' class</i></td></tr>
<tr><th id="8660">8660</th><td>  <b>case</b> MCK_VecListThreeD: {</td></tr>
<tr><th id="8661">8661</th><td>    DiagnosticPredicate DP(Operand.isVecListThreeD());</td></tr>
<tr><th id="8662">8662</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8663">8663</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8664">8664</th><td>    <b>break</b>;</td></tr>
<tr><th id="8665">8665</th><td>    }</td></tr>
<tr><th id="8666">8666</th><td>  <i>// 'VecListThreeDByteIndexed' class</i></td></tr>
<tr><th id="8667">8667</th><td>  <b>case</b> MCK_VecListThreeDByteIndexed: {</td></tr>
<tr><th id="8668">8668</th><td>    DiagnosticPredicate DP(Operand.isVecListThreeDByteIndexed());</td></tr>
<tr><th id="8669">8669</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8670">8670</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8671">8671</th><td>    <b>break</b>;</td></tr>
<tr><th id="8672">8672</th><td>    }</td></tr>
<tr><th id="8673">8673</th><td>  <i>// 'VecListThreeDHWordIndexed' class</i></td></tr>
<tr><th id="8674">8674</th><td>  <b>case</b> MCK_VecListThreeDHWordIndexed: {</td></tr>
<tr><th id="8675">8675</th><td>    DiagnosticPredicate DP(Operand.isVecListThreeDHWordIndexed());</td></tr>
<tr><th id="8676">8676</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8677">8677</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8678">8678</th><td>    <b>break</b>;</td></tr>
<tr><th id="8679">8679</th><td>    }</td></tr>
<tr><th id="8680">8680</th><td>  <i>// 'VecListThreeDWordIndexed' class</i></td></tr>
<tr><th id="8681">8681</th><td>  <b>case</b> MCK_VecListThreeDWordIndexed: {</td></tr>
<tr><th id="8682">8682</th><td>    DiagnosticPredicate DP(Operand.isVecListThreeDWordIndexed());</td></tr>
<tr><th id="8683">8683</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8684">8684</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8685">8685</th><td>    <b>break</b>;</td></tr>
<tr><th id="8686">8686</th><td>    }</td></tr>
<tr><th id="8687">8687</th><td>  <i>// 'VecListThreeQAllLanes' class</i></td></tr>
<tr><th id="8688">8688</th><td>  <b>case</b> MCK_VecListThreeQAllLanes: {</td></tr>
<tr><th id="8689">8689</th><td>    DiagnosticPredicate DP(Operand.isVecListThreeQAllLanes());</td></tr>
<tr><th id="8690">8690</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8691">8691</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8692">8692</th><td>    <b>break</b>;</td></tr>
<tr><th id="8693">8693</th><td>    }</td></tr>
<tr><th id="8694">8694</th><td>  <i>// 'VecListThreeQ' class</i></td></tr>
<tr><th id="8695">8695</th><td>  <b>case</b> MCK_VecListThreeQ: {</td></tr>
<tr><th id="8696">8696</th><td>    DiagnosticPredicate DP(Operand.isVecListThreeQ());</td></tr>
<tr><th id="8697">8697</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8698">8698</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8699">8699</th><td>    <b>break</b>;</td></tr>
<tr><th id="8700">8700</th><td>    }</td></tr>
<tr><th id="8701">8701</th><td>  <i>// 'VecListThreeQHWordIndexed' class</i></td></tr>
<tr><th id="8702">8702</th><td>  <b>case</b> MCK_VecListThreeQHWordIndexed: {</td></tr>
<tr><th id="8703">8703</th><td>    DiagnosticPredicate DP(Operand.isVecListThreeQHWordIndexed());</td></tr>
<tr><th id="8704">8704</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8705">8705</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8706">8706</th><td>    <b>break</b>;</td></tr>
<tr><th id="8707">8707</th><td>    }</td></tr>
<tr><th id="8708">8708</th><td>  <i>// 'VecListThreeQWordIndexed' class</i></td></tr>
<tr><th id="8709">8709</th><td>  <b>case</b> MCK_VecListThreeQWordIndexed: {</td></tr>
<tr><th id="8710">8710</th><td>    DiagnosticPredicate DP(Operand.isVecListThreeQWordIndexed());</td></tr>
<tr><th id="8711">8711</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8712">8712</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8713">8713</th><td>    <b>break</b>;</td></tr>
<tr><th id="8714">8714</th><td>    }</td></tr>
<tr><th id="8715">8715</th><td>  <i>// 'VecListTwoDByteIndexed' class</i></td></tr>
<tr><th id="8716">8716</th><td>  <b>case</b> MCK_VecListTwoDByteIndexed: {</td></tr>
<tr><th id="8717">8717</th><td>    DiagnosticPredicate DP(Operand.isVecListTwoDByteIndexed());</td></tr>
<tr><th id="8718">8718</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8719">8719</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8720">8720</th><td>    <b>break</b>;</td></tr>
<tr><th id="8721">8721</th><td>    }</td></tr>
<tr><th id="8722">8722</th><td>  <i>// 'VecListTwoDHWordIndexed' class</i></td></tr>
<tr><th id="8723">8723</th><td>  <b>case</b> MCK_VecListTwoDHWordIndexed: {</td></tr>
<tr><th id="8724">8724</th><td>    DiagnosticPredicate DP(Operand.isVecListTwoDHWordIndexed());</td></tr>
<tr><th id="8725">8725</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8726">8726</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8727">8727</th><td>    <b>break</b>;</td></tr>
<tr><th id="8728">8728</th><td>    }</td></tr>
<tr><th id="8729">8729</th><td>  <i>// 'VecListTwoDWordIndexed' class</i></td></tr>
<tr><th id="8730">8730</th><td>  <b>case</b> MCK_VecListTwoDWordIndexed: {</td></tr>
<tr><th id="8731">8731</th><td>    DiagnosticPredicate DP(Operand.isVecListTwoDWordIndexed());</td></tr>
<tr><th id="8732">8732</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8733">8733</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8734">8734</th><td>    <b>break</b>;</td></tr>
<tr><th id="8735">8735</th><td>    }</td></tr>
<tr><th id="8736">8736</th><td>  <i>// 'VecListTwoQHWordIndexed' class</i></td></tr>
<tr><th id="8737">8737</th><td>  <b>case</b> MCK_VecListTwoQHWordIndexed: {</td></tr>
<tr><th id="8738">8738</th><td>    DiagnosticPredicate DP(Operand.isVecListTwoQHWordIndexed());</td></tr>
<tr><th id="8739">8739</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8740">8740</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8741">8741</th><td>    <b>break</b>;</td></tr>
<tr><th id="8742">8742</th><td>    }</td></tr>
<tr><th id="8743">8743</th><td>  <i>// 'VecListTwoQWordIndexed' class</i></td></tr>
<tr><th id="8744">8744</th><td>  <b>case</b> MCK_VecListTwoQWordIndexed: {</td></tr>
<tr><th id="8745">8745</th><td>    DiagnosticPredicate DP(Operand.isVecListTwoQWordIndexed());</td></tr>
<tr><th id="8746">8746</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8747">8747</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8748">8748</th><td>    <b>break</b>;</td></tr>
<tr><th id="8749">8749</th><td>    }</td></tr>
<tr><th id="8750">8750</th><td>  <i>// 'VectorIndex16' class</i></td></tr>
<tr><th id="8751">8751</th><td>  <b>case</b> MCK_VectorIndex16: {</td></tr>
<tr><th id="8752">8752</th><td>    DiagnosticPredicate DP(Operand.isVectorIndex16());</td></tr>
<tr><th id="8753">8753</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8754">8754</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8755">8755</th><td>    <b>break</b>;</td></tr>
<tr><th id="8756">8756</th><td>    }</td></tr>
<tr><th id="8757">8757</th><td>  <i>// 'VectorIndex32' class</i></td></tr>
<tr><th id="8758">8758</th><td>  <b>case</b> MCK_VectorIndex32: {</td></tr>
<tr><th id="8759">8759</th><td>    DiagnosticPredicate DP(Operand.isVectorIndex32());</td></tr>
<tr><th id="8760">8760</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8761">8761</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8762">8762</th><td>    <b>break</b>;</td></tr>
<tr><th id="8763">8763</th><td>    }</td></tr>
<tr><th id="8764">8764</th><td>  <i>// 'VectorIndex64' class</i></td></tr>
<tr><th id="8765">8765</th><td>  <b>case</b> MCK_VectorIndex64: {</td></tr>
<tr><th id="8766">8766</th><td>    DiagnosticPredicate DP(Operand.isVectorIndex64());</td></tr>
<tr><th id="8767">8767</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8768">8768</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8769">8769</th><td>    <b>break</b>;</td></tr>
<tr><th id="8770">8770</th><td>    }</td></tr>
<tr><th id="8771">8771</th><td>  <i>// 'VectorIndex8' class</i></td></tr>
<tr><th id="8772">8772</th><td>  <b>case</b> MCK_VectorIndex8: {</td></tr>
<tr><th id="8773">8773</th><td>    DiagnosticPredicate DP(Operand.isVectorIndex8());</td></tr>
<tr><th id="8774">8774</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8775">8775</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8776">8776</th><td>    <b>break</b>;</td></tr>
<tr><th id="8777">8777</th><td>    }</td></tr>
<tr><th id="8778">8778</th><td>  <i>// 'MemTBB' class</i></td></tr>
<tr><th id="8779">8779</th><td>  <b>case</b> MCK_MemTBB: {</td></tr>
<tr><th id="8780">8780</th><td>    DiagnosticPredicate DP(Operand.isMemTBB());</td></tr>
<tr><th id="8781">8781</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8782">8782</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8783">8783</th><td>    <b>break</b>;</td></tr>
<tr><th id="8784">8784</th><td>    }</td></tr>
<tr><th id="8785">8785</th><td>  <i>// 'MemTBH' class</i></td></tr>
<tr><th id="8786">8786</th><td>  <b>case</b> MCK_MemTBH: {</td></tr>
<tr><th id="8787">8787</th><td>    DiagnosticPredicate DP(Operand.isMemTBH());</td></tr>
<tr><th id="8788">8788</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8789">8789</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8790">8790</th><td>    <b>break</b>;</td></tr>
<tr><th id="8791">8791</th><td>    }</td></tr>
<tr><th id="8792">8792</th><td>  <i>// 'MVEPairVectorIndex0' class</i></td></tr>
<tr><th id="8793">8793</th><td>  <b>case</b> MCK_MVEPairVectorIndex0: {</td></tr>
<tr><th id="8794">8794</th><td>    DiagnosticPredicate DP(Operand.isMVEPairVectorIndex&lt;<var>0</var>, <var>1</var>&gt;());</td></tr>
<tr><th id="8795">8795</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8796">8796</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8797">8797</th><td>    <b>break</b>;</td></tr>
<tr><th id="8798">8798</th><td>    }</td></tr>
<tr><th id="8799">8799</th><td>  <i>// 'MVEPairVectorIndex2' class</i></td></tr>
<tr><th id="8800">8800</th><td>  <b>case</b> MCK_MVEPairVectorIndex2: {</td></tr>
<tr><th id="8801">8801</th><td>    DiagnosticPredicate DP(Operand.isMVEPairVectorIndex&lt;<var>2</var>, <var>3</var>&gt;());</td></tr>
<tr><th id="8802">8802</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8803">8803</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8804">8804</th><td>    <b>break</b>;</td></tr>
<tr><th id="8805">8805</th><td>    }</td></tr>
<tr><th id="8806">8806</th><td>  <i>// 'ComplexRotationEven' class</i></td></tr>
<tr><th id="8807">8807</th><td>  <b>case</b> MCK_ComplexRotationEven: {</td></tr>
<tr><th id="8808">8808</th><td>    DiagnosticPredicate DP(Operand.isComplexRotation&lt;<var>90</var>, <var>0</var>&gt;());</td></tr>
<tr><th id="8809">8809</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8810">8810</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8811">8811</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8812">8812</th><td>      <b>return</b> ARMAsmParser::Match_ComplexRotationEven;</td></tr>
<tr><th id="8813">8813</th><td>    <b>break</b>;</td></tr>
<tr><th id="8814">8814</th><td>    }</td></tr>
<tr><th id="8815">8815</th><td>  <i>// 'ComplexRotationOdd' class</i></td></tr>
<tr><th id="8816">8816</th><td>  <b>case</b> MCK_ComplexRotationOdd: {</td></tr>
<tr><th id="8817">8817</th><td>    DiagnosticPredicate DP(Operand.isComplexRotation&lt;<var>180</var>, <var>90</var>&gt;());</td></tr>
<tr><th id="8818">8818</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8819">8819</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8820">8820</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8821">8821</th><td>      <b>return</b> ARMAsmParser::Match_ComplexRotationOdd;</td></tr>
<tr><th id="8822">8822</th><td>    <b>break</b>;</td></tr>
<tr><th id="8823">8823</th><td>    }</td></tr>
<tr><th id="8824">8824</th><td>  <i>// 'NEONi16vmovi8Replicate' class</i></td></tr>
<tr><th id="8825">8825</th><td>  <b>case</b> MCK_NEONi16vmovi8Replicate: {</td></tr>
<tr><th id="8826">8826</th><td>    DiagnosticPredicate DP(Operand.isNEONmovReplicate&lt;<var>8</var>, <var>16</var>&gt;());</td></tr>
<tr><th id="8827">8827</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8828">8828</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8829">8829</th><td>    <b>break</b>;</td></tr>
<tr><th id="8830">8830</th><td>    }</td></tr>
<tr><th id="8831">8831</th><td>  <i>// 'NEONi16invi8Replicate' class</i></td></tr>
<tr><th id="8832">8832</th><td>  <b>case</b> MCK_NEONi16invi8Replicate: {</td></tr>
<tr><th id="8833">8833</th><td>    DiagnosticPredicate DP(Operand.isNEONinvReplicate&lt;<var>8</var>, <var>16</var>&gt;());</td></tr>
<tr><th id="8834">8834</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8835">8835</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8836">8836</th><td>    <b>break</b>;</td></tr>
<tr><th id="8837">8837</th><td>    }</td></tr>
<tr><th id="8838">8838</th><td>  <i>// 'NEONi32vmovi8Replicate' class</i></td></tr>
<tr><th id="8839">8839</th><td>  <b>case</b> MCK_NEONi32vmovi8Replicate: {</td></tr>
<tr><th id="8840">8840</th><td>    DiagnosticPredicate DP(Operand.isNEONmovReplicate&lt;<var>8</var>, <var>32</var>&gt;());</td></tr>
<tr><th id="8841">8841</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8842">8842</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8843">8843</th><td>    <b>break</b>;</td></tr>
<tr><th id="8844">8844</th><td>    }</td></tr>
<tr><th id="8845">8845</th><td>  <i>// 'NEONi32invi8Replicate' class</i></td></tr>
<tr><th id="8846">8846</th><td>  <b>case</b> MCK_NEONi32invi8Replicate: {</td></tr>
<tr><th id="8847">8847</th><td>    DiagnosticPredicate DP(Operand.isNEONinvReplicate&lt;<var>8</var>, <var>32</var>&gt;());</td></tr>
<tr><th id="8848">8848</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8849">8849</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8850">8850</th><td>    <b>break</b>;</td></tr>
<tr><th id="8851">8851</th><td>    }</td></tr>
<tr><th id="8852">8852</th><td>  <i>// 'NEONi64vmovi8Replicate' class</i></td></tr>
<tr><th id="8853">8853</th><td>  <b>case</b> MCK_NEONi64vmovi8Replicate: {</td></tr>
<tr><th id="8854">8854</th><td>    DiagnosticPredicate DP(Operand.isNEONmovReplicate&lt;<var>8</var>, <var>64</var>&gt;());</td></tr>
<tr><th id="8855">8855</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8856">8856</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8857">8857</th><td>    <b>break</b>;</td></tr>
<tr><th id="8858">8858</th><td>    }</td></tr>
<tr><th id="8859">8859</th><td>  <i>// 'NEONi64invi8Replicate' class</i></td></tr>
<tr><th id="8860">8860</th><td>  <b>case</b> MCK_NEONi64invi8Replicate: {</td></tr>
<tr><th id="8861">8861</th><td>    DiagnosticPredicate DP(Operand.isNEONinvReplicate&lt;<var>8</var>, <var>64</var>&gt;());</td></tr>
<tr><th id="8862">8862</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8863">8863</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8864">8864</th><td>    <b>break</b>;</td></tr>
<tr><th id="8865">8865</th><td>    }</td></tr>
<tr><th id="8866">8866</th><td>  <i>// 'NEONi32vmovi16Replicate' class</i></td></tr>
<tr><th id="8867">8867</th><td>  <b>case</b> MCK_NEONi32vmovi16Replicate: {</td></tr>
<tr><th id="8868">8868</th><td>    DiagnosticPredicate DP(Operand.isNEONmovReplicate&lt;<var>16</var>, <var>32</var>&gt;());</td></tr>
<tr><th id="8869">8869</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8870">8870</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8871">8871</th><td>    <b>break</b>;</td></tr>
<tr><th id="8872">8872</th><td>    }</td></tr>
<tr><th id="8873">8873</th><td>  <i>// 'NEONi64vmovi16Replicate' class</i></td></tr>
<tr><th id="8874">8874</th><td>  <b>case</b> MCK_NEONi64vmovi16Replicate: {</td></tr>
<tr><th id="8875">8875</th><td>    DiagnosticPredicate DP(Operand.isNEONmovReplicate&lt;<var>16</var>, <var>64</var>&gt;());</td></tr>
<tr><th id="8876">8876</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8877">8877</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8878">8878</th><td>    <b>break</b>;</td></tr>
<tr><th id="8879">8879</th><td>    }</td></tr>
<tr><th id="8880">8880</th><td>  <i>// 'NEONi64vmovi32Replicate' class</i></td></tr>
<tr><th id="8881">8881</th><td>  <b>case</b> MCK_NEONi64vmovi32Replicate: {</td></tr>
<tr><th id="8882">8882</th><td>    DiagnosticPredicate DP(Operand.isNEONmovReplicate&lt;<var>32</var>, <var>64</var>&gt;());</td></tr>
<tr><th id="8883">8883</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8884">8884</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8885">8885</th><td>    <b>break</b>;</td></tr>
<tr><th id="8886">8886</th><td>    }</td></tr>
<tr><th id="8887">8887</th><td>  <i>// 'MVEVectorIndex4' class</i></td></tr>
<tr><th id="8888">8888</th><td>  <b>case</b> MCK_MVEVectorIndex4: {</td></tr>
<tr><th id="8889">8889</th><td>    DiagnosticPredicate DP(Operand.isVectorIndexInRange&lt;<var>4</var>&gt;());</td></tr>
<tr><th id="8890">8890</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8891">8891</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8892">8892</th><td>    <b>break</b>;</td></tr>
<tr><th id="8893">8893</th><td>    }</td></tr>
<tr><th id="8894">8894</th><td>  <i>// 'MVEVectorIndex8' class</i></td></tr>
<tr><th id="8895">8895</th><td>  <b>case</b> MCK_MVEVectorIndex8: {</td></tr>
<tr><th id="8896">8896</th><td>    DiagnosticPredicate DP(Operand.isVectorIndexInRange&lt;<var>8</var>&gt;());</td></tr>
<tr><th id="8897">8897</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8898">8898</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8899">8899</th><td>    <b>break</b>;</td></tr>
<tr><th id="8900">8900</th><td>    }</td></tr>
<tr><th id="8901">8901</th><td>  <i>// 'MVEVectorIndex16' class</i></td></tr>
<tr><th id="8902">8902</th><td>  <b>case</b> MCK_MVEVectorIndex16: {</td></tr>
<tr><th id="8903">8903</th><td>    DiagnosticPredicate DP(Operand.isVectorIndexInRange&lt;<var>16</var>&gt;());</td></tr>
<tr><th id="8904">8904</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8905">8905</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8906">8906</th><td>    <b>break</b>;</td></tr>
<tr><th id="8907">8907</th><td>    }</td></tr>
<tr><th id="8908">8908</th><td>  <i>// 'MVEVcvtImm32' class</i></td></tr>
<tr><th id="8909">8909</th><td>  <b>case</b> MCK_MVEVcvtImm32: {</td></tr>
<tr><th id="8910">8910</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>32</var>&gt;());</td></tr>
<tr><th id="8911">8911</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8912">8912</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8913">8913</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8914">8914</th><td>      <b>return</b> ARMAsmParser::Match_MVEVcvtImm32;</td></tr>
<tr><th id="8915">8915</th><td>    <b>break</b>;</td></tr>
<tr><th id="8916">8916</th><td>    }</td></tr>
<tr><th id="8917">8917</th><td>  <i>// 'MVEVcvtImm16' class</i></td></tr>
<tr><th id="8918">8918</th><td>  <b>case</b> MCK_MVEVcvtImm16: {</td></tr>
<tr><th id="8919">8919</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>16</var>&gt;());</td></tr>
<tr><th id="8920">8920</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8921">8921</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8922">8922</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8923">8923</th><td>      <b>return</b> ARMAsmParser::Match_MVEVcvtImm16;</td></tr>
<tr><th id="8924">8924</th><td>    <b>break</b>;</td></tr>
<tr><th id="8925">8925</th><td>    }</td></tr>
<tr><th id="8926">8926</th><td>  <i>// 'TMemImm7Shift2Offset' class</i></td></tr>
<tr><th id="8927">8927</th><td>  <b>case</b> MCK_TMemImm7Shift2Offset: {</td></tr>
<tr><th id="8928">8928</th><td>    DiagnosticPredicate DP(Operand.isMemImm7ShiftedOffset&lt;<var>2</var>,ARM::tGPRRegClassID&gt;());</td></tr>
<tr><th id="8929">8929</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8930">8930</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8931">8931</th><td>    <b>break</b>;</td></tr>
<tr><th id="8932">8932</th><td>    }</td></tr>
<tr><th id="8933">8933</th><td>  <i>// 'TMemImm7Shift0Offset' class</i></td></tr>
<tr><th id="8934">8934</th><td>  <b>case</b> MCK_TMemImm7Shift0Offset: {</td></tr>
<tr><th id="8935">8935</th><td>    DiagnosticPredicate DP(Operand.isMemImm7ShiftedOffset&lt;<var>0</var>,ARM::tGPRRegClassID&gt;());</td></tr>
<tr><th id="8936">8936</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8937">8937</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8938">8938</th><td>    <b>break</b>;</td></tr>
<tr><th id="8939">8939</th><td>    }</td></tr>
<tr><th id="8940">8940</th><td>  <i>// 'TMemImm7Shift1Offset' class</i></td></tr>
<tr><th id="8941">8941</th><td>  <b>case</b> MCK_TMemImm7Shift1Offset: {</td></tr>
<tr><th id="8942">8942</th><td>    DiagnosticPredicate DP(Operand.isMemImm7ShiftedOffset&lt;<var>1</var>,ARM::tGPRRegClassID&gt;());</td></tr>
<tr><th id="8943">8943</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8944">8944</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8945">8945</th><td>    <b>break</b>;</td></tr>
<tr><th id="8946">8946</th><td>    }</td></tr>
<tr><th id="8947">8947</th><td>  <i>// 'Imm3b' class</i></td></tr>
<tr><th id="8948">8948</th><td>  <b>case</b> MCK_Imm3b: {</td></tr>
<tr><th id="8949">8949</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>7</var>&gt;());</td></tr>
<tr><th id="8950">8950</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8951">8951</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8952">8952</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8953">8953</th><td>      <b>return</b> ARMAsmParser::Match_Imm3b;</td></tr>
<tr><th id="8954">8954</th><td>    <b>break</b>;</td></tr>
<tr><th id="8955">8955</th><td>    }</td></tr>
<tr><th id="8956">8956</th><td>  <i>// 'Imm4b' class</i></td></tr>
<tr><th id="8957">8957</th><td>  <b>case</b> MCK_Imm4b: {</td></tr>
<tr><th id="8958">8958</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>15</var>&gt;());</td></tr>
<tr><th id="8959">8959</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8960">8960</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8961">8961</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8962">8962</th><td>      <b>return</b> ARMAsmParser::Match_Imm4b;</td></tr>
<tr><th id="8963">8963</th><td>    <b>break</b>;</td></tr>
<tr><th id="8964">8964</th><td>    }</td></tr>
<tr><th id="8965">8965</th><td>  <i>// 'Imm6b' class</i></td></tr>
<tr><th id="8966">8966</th><td>  <b>case</b> MCK_Imm6b: {</td></tr>
<tr><th id="8967">8967</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>63</var>&gt;());</td></tr>
<tr><th id="8968">8968</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8969">8969</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8970">8970</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8971">8971</th><td>      <b>return</b> ARMAsmParser::Match_Imm6b;</td></tr>
<tr><th id="8972">8972</th><td>    <b>break</b>;</td></tr>
<tr><th id="8973">8973</th><td>    }</td></tr>
<tr><th id="8974">8974</th><td>  <i>// 'Imm7b' class</i></td></tr>
<tr><th id="8975">8975</th><td>  <b>case</b> MCK_Imm7b: {</td></tr>
<tr><th id="8976">8976</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>127</var>&gt;());</td></tr>
<tr><th id="8977">8977</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8978">8978</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8979">8979</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8980">8980</th><td>      <b>return</b> ARMAsmParser::Match_Imm7b;</td></tr>
<tr><th id="8981">8981</th><td>    <b>break</b>;</td></tr>
<tr><th id="8982">8982</th><td>    }</td></tr>
<tr><th id="8983">8983</th><td>  <i>// 'Imm9b' class</i></td></tr>
<tr><th id="8984">8984</th><td>  <b>case</b> MCK_Imm9b: {</td></tr>
<tr><th id="8985">8985</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>511</var>&gt;());</td></tr>
<tr><th id="8986">8986</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8987">8987</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8988">8988</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8989">8989</th><td>      <b>return</b> ARMAsmParser::Match_Imm9b;</td></tr>
<tr><th id="8990">8990</th><td>    <b>break</b>;</td></tr>
<tr><th id="8991">8991</th><td>    }</td></tr>
<tr><th id="8992">8992</th><td>  <i>// 'Imm11b' class</i></td></tr>
<tr><th id="8993">8993</th><td>  <b>case</b> MCK_Imm11b: {</td></tr>
<tr><th id="8994">8994</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>2047</var>&gt;());</td></tr>
<tr><th id="8995">8995</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="8996">8996</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="8997">8997</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="8998">8998</th><td>      <b>return</b> ARMAsmParser::Match_Imm11b;</td></tr>
<tr><th id="8999">8999</th><td>    <b>break</b>;</td></tr>
<tr><th id="9000">9000</th><td>    }</td></tr>
<tr><th id="9001">9001</th><td>  <i>// 'Imm12b' class</i></td></tr>
<tr><th id="9002">9002</th><td>  <b>case</b> MCK_Imm12b: {</td></tr>
<tr><th id="9003">9003</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>4095</var>&gt;());</td></tr>
<tr><th id="9004">9004</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9005">9005</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9006">9006</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9007">9007</th><td>      <b>return</b> ARMAsmParser::Match_Imm12b;</td></tr>
<tr><th id="9008">9008</th><td>    <b>break</b>;</td></tr>
<tr><th id="9009">9009</th><td>    }</td></tr>
<tr><th id="9010">9010</th><td>  <i>// 'Imm13b' class</i></td></tr>
<tr><th id="9011">9011</th><td>  <b>case</b> MCK_Imm13b: {</td></tr>
<tr><th id="9012">9012</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>8191</var>&gt;());</td></tr>
<tr><th id="9013">9013</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9014">9014</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9015">9015</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9016">9016</th><td>      <b>return</b> ARMAsmParser::Match_Imm13b;</td></tr>
<tr><th id="9017">9017</th><td>    <b>break</b>;</td></tr>
<tr><th id="9018">9018</th><td>    }</td></tr>
<tr><th id="9019">9019</th><td>  <i>// 'ConstPoolAsmImm' class</i></td></tr>
<tr><th id="9020">9020</th><td>  <b>case</b> MCK_ConstPoolAsmImm: {</td></tr>
<tr><th id="9021">9021</th><td>    DiagnosticPredicate DP(Operand.isConstPoolAsmImm());</td></tr>
<tr><th id="9022">9022</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9023">9023</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9024">9024</th><td>    <b>break</b>;</td></tr>
<tr><th id="9025">9025</th><td>    }</td></tr>
<tr><th id="9026">9026</th><td>  <i>// 'FBits16' class</i></td></tr>
<tr><th id="9027">9027</th><td>  <b>case</b> MCK_FBits16: {</td></tr>
<tr><th id="9028">9028</th><td>    DiagnosticPredicate DP(Operand.isFBits16());</td></tr>
<tr><th id="9029">9029</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9030">9030</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9031">9031</th><td>    <b>break</b>;</td></tr>
<tr><th id="9032">9032</th><td>    }</td></tr>
<tr><th id="9033">9033</th><td>  <i>// 'FBits32' class</i></td></tr>
<tr><th id="9034">9034</th><td>  <b>case</b> MCK_FBits32: {</td></tr>
<tr><th id="9035">9035</th><td>    DiagnosticPredicate DP(Operand.isFBits32());</td></tr>
<tr><th id="9036">9036</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9037">9037</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9038">9038</th><td>    <b>break</b>;</td></tr>
<tr><th id="9039">9039</th><td>    }</td></tr>
<tr><th id="9040">9040</th><td>  <i>// 'Imm0_4095' class</i></td></tr>
<tr><th id="9041">9041</th><td>  <b>case</b> MCK_Imm0_4095: {</td></tr>
<tr><th id="9042">9042</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>0</var>,<var>4095</var>&gt;());</td></tr>
<tr><th id="9043">9043</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9044">9044</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9045">9045</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9046">9046</th><td>      <b>return</b> ARMAsmParser::Match_Imm0_4095;</td></tr>
<tr><th id="9047">9047</th><td>    <b>break</b>;</td></tr>
<tr><th id="9048">9048</th><td>    }</td></tr>
<tr><th id="9049">9049</th><td>  <i>// 'Imm0_4095Neg' class</i></td></tr>
<tr><th id="9050">9050</th><td>  <b>case</b> MCK_Imm0_4095Neg: {</td></tr>
<tr><th id="9051">9051</th><td>    DiagnosticPredicate DP(Operand.isImm0_4095Neg());</td></tr>
<tr><th id="9052">9052</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9053">9053</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9054">9054</th><td>    <b>break</b>;</td></tr>
<tr><th id="9055">9055</th><td>    }</td></tr>
<tr><th id="9056">9056</th><td>  <i>// 'ITMask' class</i></td></tr>
<tr><th id="9057">9057</th><td>  <b>case</b> MCK_ITMask: {</td></tr>
<tr><th id="9058">9058</th><td>    DiagnosticPredicate DP(Operand.isITMask());</td></tr>
<tr><th id="9059">9059</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9060">9060</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9061">9061</th><td>    <b>break</b>;</td></tr>
<tr><th id="9062">9062</th><td>    }</td></tr>
<tr><th id="9063">9063</th><td>  <i>// 'ITCondCode' class</i></td></tr>
<tr><th id="9064">9064</th><td>  <b>case</b> MCK_ITCondCode: {</td></tr>
<tr><th id="9065">9065</th><td>    DiagnosticPredicate DP(Operand.isITCondCode());</td></tr>
<tr><th id="9066">9066</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9067">9067</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9068">9068</th><td>    <b>break</b>;</td></tr>
<tr><th id="9069">9069</th><td>    }</td></tr>
<tr><th id="9070">9070</th><td>  <i>// 'LELabel' class</i></td></tr>
<tr><th id="9071">9071</th><td>  <b>case</b> MCK_LELabel: {</td></tr>
<tr><th id="9072">9072</th><td>    DiagnosticPredicate DP(Operand.isLEOffset());</td></tr>
<tr><th id="9073">9073</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9074">9074</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9075">9075</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9076">9076</th><td>      <b>return</b> ARMAsmParser::Match_LELabel;</td></tr>
<tr><th id="9077">9077</th><td>    <b>break</b>;</td></tr>
<tr><th id="9078">9078</th><td>    }</td></tr>
<tr><th id="9079">9079</th><td>  <i>// 'MVELongShift' class</i></td></tr>
<tr><th id="9080">9080</th><td>  <b>case</b> MCK_MVELongShift: {</td></tr>
<tr><th id="9081">9081</th><td>    DiagnosticPredicate DP(Operand.isMVELongShift());</td></tr>
<tr><th id="9082">9082</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9083">9083</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9084">9084</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9085">9085</th><td>      <b>return</b> ARMAsmParser::Match_MVELongShift;</td></tr>
<tr><th id="9086">9086</th><td>    <b>break</b>;</td></tr>
<tr><th id="9087">9087</th><td>    }</td></tr>
<tr><th id="9088">9088</th><td>  <i>// 'NEONi16splat' class</i></td></tr>
<tr><th id="9089">9089</th><td>  <b>case</b> MCK_NEONi16splat: {</td></tr>
<tr><th id="9090">9090</th><td>    DiagnosticPredicate DP(Operand.isNEONi16splat());</td></tr>
<tr><th id="9091">9091</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9092">9092</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9093">9093</th><td>    <b>break</b>;</td></tr>
<tr><th id="9094">9094</th><td>    }</td></tr>
<tr><th id="9095">9095</th><td>  <i>// 'NEONi32splat' class</i></td></tr>
<tr><th id="9096">9096</th><td>  <b>case</b> MCK_NEONi32splat: {</td></tr>
<tr><th id="9097">9097</th><td>    DiagnosticPredicate DP(Operand.isNEONi32splat());</td></tr>
<tr><th id="9098">9098</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9099">9099</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9100">9100</th><td>    <b>break</b>;</td></tr>
<tr><th id="9101">9101</th><td>    }</td></tr>
<tr><th id="9102">9102</th><td>  <i>// 'NEONi64splat' class</i></td></tr>
<tr><th id="9103">9103</th><td>  <b>case</b> MCK_NEONi64splat: {</td></tr>
<tr><th id="9104">9104</th><td>    DiagnosticPredicate DP(Operand.isNEONi64splat());</td></tr>
<tr><th id="9105">9105</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9106">9106</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9107">9107</th><td>    <b>break</b>;</td></tr>
<tr><th id="9108">9108</th><td>    }</td></tr>
<tr><th id="9109">9109</th><td>  <i>// 'NEONi8splat' class</i></td></tr>
<tr><th id="9110">9110</th><td>  <b>case</b> MCK_NEONi8splat: {</td></tr>
<tr><th id="9111">9111</th><td>    DiagnosticPredicate DP(Operand.isNEONi8splat());</td></tr>
<tr><th id="9112">9112</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9113">9113</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9114">9114</th><td>    <b>break</b>;</td></tr>
<tr><th id="9115">9115</th><td>    }</td></tr>
<tr><th id="9116">9116</th><td>  <i>// 'NEONi16splatNot' class</i></td></tr>
<tr><th id="9117">9117</th><td>  <b>case</b> MCK_NEONi16splatNot: {</td></tr>
<tr><th id="9118">9118</th><td>    DiagnosticPredicate DP(Operand.isNEONi16splatNot());</td></tr>
<tr><th id="9119">9119</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9120">9120</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9121">9121</th><td>    <b>break</b>;</td></tr>
<tr><th id="9122">9122</th><td>    }</td></tr>
<tr><th id="9123">9123</th><td>  <i>// 'NEONi32splatNot' class</i></td></tr>
<tr><th id="9124">9124</th><td>  <b>case</b> MCK_NEONi32splatNot: {</td></tr>
<tr><th id="9125">9125</th><td>    DiagnosticPredicate DP(Operand.isNEONi32splatNot());</td></tr>
<tr><th id="9126">9126</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9127">9127</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9128">9128</th><td>    <b>break</b>;</td></tr>
<tr><th id="9129">9129</th><td>    }</td></tr>
<tr><th id="9130">9130</th><td>  <i>// 'NEONi32vmov' class</i></td></tr>
<tr><th id="9131">9131</th><td>  <b>case</b> MCK_NEONi32vmov: {</td></tr>
<tr><th id="9132">9132</th><td>    DiagnosticPredicate DP(Operand.isNEONi32vmov());</td></tr>
<tr><th id="9133">9133</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9134">9134</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9135">9135</th><td>    <b>break</b>;</td></tr>
<tr><th id="9136">9136</th><td>    }</td></tr>
<tr><th id="9137">9137</th><td>  <i>// 'NEONi32vmovNeg' class</i></td></tr>
<tr><th id="9138">9138</th><td>  <b>case</b> MCK_NEONi32vmovNeg: {</td></tr>
<tr><th id="9139">9139</th><td>    DiagnosticPredicate DP(Operand.isNEONi32vmovNeg());</td></tr>
<tr><th id="9140">9140</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9141">9141</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9142">9142</th><td>    <b>break</b>;</td></tr>
<tr><th id="9143">9143</th><td>    }</td></tr>
<tr><th id="9144">9144</th><td>  <i>// 'CondCodeNoAL' class</i></td></tr>
<tr><th id="9145">9145</th><td>  <b>case</b> MCK_CondCodeNoAL: {</td></tr>
<tr><th id="9146">9146</th><td>    DiagnosticPredicate DP(Operand.isITCondCodeNoAL());</td></tr>
<tr><th id="9147">9147</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9148">9148</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9149">9149</th><td>    <b>break</b>;</td></tr>
<tr><th id="9150">9150</th><td>    }</td></tr>
<tr><th id="9151">9151</th><td>  <i>// 'CondCodeNoALInv' class</i></td></tr>
<tr><th id="9152">9152</th><td>  <b>case</b> MCK_CondCodeNoALInv: {</td></tr>
<tr><th id="9153">9153</th><td>    DiagnosticPredicate DP(Operand.isITCondCodeNoAL());</td></tr>
<tr><th id="9154">9154</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9155">9155</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9156">9156</th><td>    <b>break</b>;</td></tr>
<tr><th id="9157">9157</th><td>    }</td></tr>
<tr><th id="9158">9158</th><td>  <i>// 'CondCodeRestrictedFP' class</i></td></tr>
<tr><th id="9159">9159</th><td>  <b>case</b> MCK_CondCodeRestrictedFP: {</td></tr>
<tr><th id="9160">9160</th><td>    DiagnosticPredicate DP(Operand.isITCondCodeRestrictedFP());</td></tr>
<tr><th id="9161">9161</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9162">9162</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9163">9163</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9164">9164</th><td>      <b>return</b> ARMAsmParser::Match_CondCodeRestrictedFP;</td></tr>
<tr><th id="9165">9165</th><td>    <b>break</b>;</td></tr>
<tr><th id="9166">9166</th><td>    }</td></tr>
<tr><th id="9167">9167</th><td>  <i>// 'CondCodeRestrictedI' class</i></td></tr>
<tr><th id="9168">9168</th><td>  <b>case</b> MCK_CondCodeRestrictedI: {</td></tr>
<tr><th id="9169">9169</th><td>    DiagnosticPredicate DP(Operand.isITCondCodeRestrictedI());</td></tr>
<tr><th id="9170">9170</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9171">9171</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9172">9172</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9173">9173</th><td>      <b>return</b> ARMAsmParser::Match_CondCodeRestrictedI;</td></tr>
<tr><th id="9174">9174</th><td>    <b>break</b>;</td></tr>
<tr><th id="9175">9175</th><td>    }</td></tr>
<tr><th id="9176">9176</th><td>  <i>// 'CondCodeRestrictedS' class</i></td></tr>
<tr><th id="9177">9177</th><td>  <b>case</b> MCK_CondCodeRestrictedS: {</td></tr>
<tr><th id="9178">9178</th><td>    DiagnosticPredicate DP(Operand.isITCondCodeRestrictedS());</td></tr>
<tr><th id="9179">9179</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9180">9180</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9181">9181</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9182">9182</th><td>      <b>return</b> ARMAsmParser::Match_CondCodeRestrictedS;</td></tr>
<tr><th id="9183">9183</th><td>    <b>break</b>;</td></tr>
<tr><th id="9184">9184</th><td>    }</td></tr>
<tr><th id="9185">9185</th><td>  <i>// 'CondCodeRestrictedU' class</i></td></tr>
<tr><th id="9186">9186</th><td>  <b>case</b> MCK_CondCodeRestrictedU: {</td></tr>
<tr><th id="9187">9187</th><td>    DiagnosticPredicate DP(Operand.isITCondCodeRestrictedU());</td></tr>
<tr><th id="9188">9188</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9189">9189</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9190">9190</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9191">9191</th><td>      <b>return</b> ARMAsmParser::Match_CondCodeRestrictedU;</td></tr>
<tr><th id="9192">9192</th><td>    <b>break</b>;</td></tr>
<tr><th id="9193">9193</th><td>    }</td></tr>
<tr><th id="9194">9194</th><td>  <i>// 'ShrImm16' class</i></td></tr>
<tr><th id="9195">9195</th><td>  <b>case</b> MCK_ShrImm16: {</td></tr>
<tr><th id="9196">9196</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>16</var>&gt;());</td></tr>
<tr><th id="9197">9197</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9198">9198</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9199">9199</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9200">9200</th><td>      <b>return</b> ARMAsmParser::Match_ShrImm16;</td></tr>
<tr><th id="9201">9201</th><td>    <b>break</b>;</td></tr>
<tr><th id="9202">9202</th><td>    }</td></tr>
<tr><th id="9203">9203</th><td>  <i>// 'ShrImm32' class</i></td></tr>
<tr><th id="9204">9204</th><td>  <b>case</b> MCK_ShrImm32: {</td></tr>
<tr><th id="9205">9205</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>32</var>&gt;());</td></tr>
<tr><th id="9206">9206</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9207">9207</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9208">9208</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9209">9209</th><td>      <b>return</b> ARMAsmParser::Match_ShrImm32;</td></tr>
<tr><th id="9210">9210</th><td>    <b>break</b>;</td></tr>
<tr><th id="9211">9211</th><td>    }</td></tr>
<tr><th id="9212">9212</th><td>  <i>// 'ShrImm64' class</i></td></tr>
<tr><th id="9213">9213</th><td>  <b>case</b> MCK_ShrImm64: {</td></tr>
<tr><th id="9214">9214</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>64</var>&gt;());</td></tr>
<tr><th id="9215">9215</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9216">9216</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9217">9217</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9218">9218</th><td>      <b>return</b> ARMAsmParser::Match_ShrImm64;</td></tr>
<tr><th id="9219">9219</th><td>    <b>break</b>;</td></tr>
<tr><th id="9220">9220</th><td>    }</td></tr>
<tr><th id="9221">9221</th><td>  <i>// 'ShrImm8' class</i></td></tr>
<tr><th id="9222">9222</th><td>  <b>case</b> MCK_ShrImm8: {</td></tr>
<tr><th id="9223">9223</th><td>    DiagnosticPredicate DP(Operand.isImmediate&lt;<var>1</var>,<var>8</var>&gt;());</td></tr>
<tr><th id="9224">9224</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9225">9225</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9226">9226</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9227">9227</th><td>      <b>return</b> ARMAsmParser::Match_ShrImm8;</td></tr>
<tr><th id="9228">9228</th><td>    <b>break</b>;</td></tr>
<tr><th id="9229">9229</th><td>    }</td></tr>
<tr><th id="9230">9230</th><td>  <i>// 'T2SOImm' class</i></td></tr>
<tr><th id="9231">9231</th><td>  <b>case</b> MCK_T2SOImm: {</td></tr>
<tr><th id="9232">9232</th><td>    DiagnosticPredicate DP(Operand.isT2SOImm());</td></tr>
<tr><th id="9233">9233</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9234">9234</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9235">9235</th><td>    <b>break</b>;</td></tr>
<tr><th id="9236">9236</th><td>    }</td></tr>
<tr><th id="9237">9237</th><td>  <i>// 'T2SOImmNeg' class</i></td></tr>
<tr><th id="9238">9238</th><td>  <b>case</b> MCK_T2SOImmNeg: {</td></tr>
<tr><th id="9239">9239</th><td>    DiagnosticPredicate DP(Operand.isT2SOImmNeg());</td></tr>
<tr><th id="9240">9240</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9241">9241</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9242">9242</th><td>    <b>break</b>;</td></tr>
<tr><th id="9243">9243</th><td>    }</td></tr>
<tr><th id="9244">9244</th><td>  <i>// 'T2SOImmNot' class</i></td></tr>
<tr><th id="9245">9245</th><td>  <b>case</b> MCK_T2SOImmNot: {</td></tr>
<tr><th id="9246">9246</th><td>    DiagnosticPredicate DP(Operand.isT2SOImmNot());</td></tr>
<tr><th id="9247">9247</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9248">9248</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9249">9249</th><td>    <b>break</b>;</td></tr>
<tr><th id="9250">9250</th><td>    }</td></tr>
<tr><th id="9251">9251</th><td>  <i>// 'MemUImm12Offset' class</i></td></tr>
<tr><th id="9252">9252</th><td>  <b>case</b> MCK_MemUImm12Offset: {</td></tr>
<tr><th id="9253">9253</th><td>    DiagnosticPredicate DP(Operand.isMemUImm12Offset());</td></tr>
<tr><th id="9254">9254</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9255">9255</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9256">9256</th><td>    <b>break</b>;</td></tr>
<tr><th id="9257">9257</th><td>    }</td></tr>
<tr><th id="9258">9258</th><td>  <i>// 'T2MemRegOffset' class</i></td></tr>
<tr><th id="9259">9259</th><td>  <b>case</b> MCK_T2MemRegOffset: {</td></tr>
<tr><th id="9260">9260</th><td>    DiagnosticPredicate DP(Operand.isT2MemRegOffset());</td></tr>
<tr><th id="9261">9261</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9262">9262</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9263">9263</th><td>    <b>break</b>;</td></tr>
<tr><th id="9264">9264</th><td>    }</td></tr>
<tr><th id="9265">9265</th><td>  <i>// 'Imm7s4' class</i></td></tr>
<tr><th id="9266">9266</th><td>  <b>case</b> MCK_Imm7s4: {</td></tr>
<tr><th id="9267">9267</th><td>    DiagnosticPredicate DP(Operand.isImm7s4());</td></tr>
<tr><th id="9268">9268</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9269">9269</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9270">9270</th><td>    <b>break</b>;</td></tr>
<tr><th id="9271">9271</th><td>    }</td></tr>
<tr><th id="9272">9272</th><td>  <i>// 'Imm7Shift0' class</i></td></tr>
<tr><th id="9273">9273</th><td>  <b>case</b> MCK_Imm7Shift0: {</td></tr>
<tr><th id="9274">9274</th><td>    DiagnosticPredicate DP(Operand.isImm7Shift0());</td></tr>
<tr><th id="9275">9275</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9276">9276</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9277">9277</th><td>    <b>break</b>;</td></tr>
<tr><th id="9278">9278</th><td>    }</td></tr>
<tr><th id="9279">9279</th><td>  <i>// 'Imm7Shift1' class</i></td></tr>
<tr><th id="9280">9280</th><td>  <b>case</b> MCK_Imm7Shift1: {</td></tr>
<tr><th id="9281">9281</th><td>    DiagnosticPredicate DP(Operand.isImm7Shift1());</td></tr>
<tr><th id="9282">9282</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9283">9283</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9284">9284</th><td>    <b>break</b>;</td></tr>
<tr><th id="9285">9285</th><td>    }</td></tr>
<tr><th id="9286">9286</th><td>  <i>// 'Imm7Shift2' class</i></td></tr>
<tr><th id="9287">9287</th><td>  <b>case</b> MCK_Imm7Shift2: {</td></tr>
<tr><th id="9288">9288</th><td>    DiagnosticPredicate DP(Operand.isImm7Shift2());</td></tr>
<tr><th id="9289">9289</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9290">9290</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9291">9291</th><td>    <b>break</b>;</td></tr>
<tr><th id="9292">9292</th><td>    }</td></tr>
<tr><th id="9293">9293</th><td>  <i>// 'Imm8s4' class</i></td></tr>
<tr><th id="9294">9294</th><td>  <b>case</b> MCK_Imm8s4: {</td></tr>
<tr><th id="9295">9295</th><td>    DiagnosticPredicate DP(Operand.isImm8s4());</td></tr>
<tr><th id="9296">9296</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9297">9297</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9298">9298</th><td>    <b>break</b>;</td></tr>
<tr><th id="9299">9299</th><td>    }</td></tr>
<tr><th id="9300">9300</th><td>  <i>// 'MemPCRelImm12' class</i></td></tr>
<tr><th id="9301">9301</th><td>  <b>case</b> MCK_MemPCRelImm12: {</td></tr>
<tr><th id="9302">9302</th><td>    DiagnosticPredicate DP(Operand.isMemPCRelImm12());</td></tr>
<tr><th id="9303">9303</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9304">9304</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9305">9305</th><td>    <b>break</b>;</td></tr>
<tr><th id="9306">9306</th><td>    }</td></tr>
<tr><th id="9307">9307</th><td>  <i>// 'MemThumbRIs1' class</i></td></tr>
<tr><th id="9308">9308</th><td>  <b>case</b> MCK_MemThumbRIs1: {</td></tr>
<tr><th id="9309">9309</th><td>    DiagnosticPredicate DP(Operand.isMemThumbRIs1());</td></tr>
<tr><th id="9310">9310</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9311">9311</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9312">9312</th><td>    <b>break</b>;</td></tr>
<tr><th id="9313">9313</th><td>    }</td></tr>
<tr><th id="9314">9314</th><td>  <i>// 'MemThumbRIs2' class</i></td></tr>
<tr><th id="9315">9315</th><td>  <b>case</b> MCK_MemThumbRIs2: {</td></tr>
<tr><th id="9316">9316</th><td>    DiagnosticPredicate DP(Operand.isMemThumbRIs2());</td></tr>
<tr><th id="9317">9317</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9318">9318</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9319">9319</th><td>    <b>break</b>;</td></tr>
<tr><th id="9320">9320</th><td>    }</td></tr>
<tr><th id="9321">9321</th><td>  <i>// 'MemThumbRIs4' class</i></td></tr>
<tr><th id="9322">9322</th><td>  <b>case</b> MCK_MemThumbRIs4: {</td></tr>
<tr><th id="9323">9323</th><td>    DiagnosticPredicate DP(Operand.isMemThumbRIs4());</td></tr>
<tr><th id="9324">9324</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9325">9325</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9326">9326</th><td>    <b>break</b>;</td></tr>
<tr><th id="9327">9327</th><td>    }</td></tr>
<tr><th id="9328">9328</th><td>  <i>// 'MemThumbRR' class</i></td></tr>
<tr><th id="9329">9329</th><td>  <b>case</b> MCK_MemThumbRR: {</td></tr>
<tr><th id="9330">9330</th><td>    DiagnosticPredicate DP(Operand.isMemThumbRR());</td></tr>
<tr><th id="9331">9331</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9332">9332</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9333">9333</th><td>    <b>break</b>;</td></tr>
<tr><th id="9334">9334</th><td>    }</td></tr>
<tr><th id="9335">9335</th><td>  <i>// 'MemThumbSPI' class</i></td></tr>
<tr><th id="9336">9336</th><td>  <b>case</b> MCK_MemThumbSPI: {</td></tr>
<tr><th id="9337">9337</th><td>    DiagnosticPredicate DP(Operand.isMemThumbSPI());</td></tr>
<tr><th id="9338">9338</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9339">9339</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9340">9340</th><td>    <b>break</b>;</td></tr>
<tr><th id="9341">9341</th><td>    }</td></tr>
<tr><th id="9342">9342</th><td>  <i>// 'Imm0_1020s4' class</i></td></tr>
<tr><th id="9343">9343</th><td>  <b>case</b> MCK_Imm0_1020s4: {</td></tr>
<tr><th id="9344">9344</th><td>    DiagnosticPredicate DP(Operand.isImm0_1020s4());</td></tr>
<tr><th id="9345">9345</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9346">9346</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9347">9347</th><td>    <b>break</b>;</td></tr>
<tr><th id="9348">9348</th><td>    }</td></tr>
<tr><th id="9349">9349</th><td>  <i>// 'Imm0_508s4' class</i></td></tr>
<tr><th id="9350">9350</th><td>  <b>case</b> MCK_Imm0_508s4: {</td></tr>
<tr><th id="9351">9351</th><td>    DiagnosticPredicate DP(Operand.isImm0_508s4());</td></tr>
<tr><th id="9352">9352</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9353">9353</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9354">9354</th><td>    <b>break</b>;</td></tr>
<tr><th id="9355">9355</th><td>    }</td></tr>
<tr><th id="9356">9356</th><td>  <i>// 'Imm0_508s4Neg' class</i></td></tr>
<tr><th id="9357">9357</th><td>  <b>case</b> MCK_Imm0_508s4Neg: {</td></tr>
<tr><th id="9358">9358</th><td>    DiagnosticPredicate DP(Operand.isImm0_508s4Neg());</td></tr>
<tr><th id="9359">9359</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9360">9360</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9361">9361</th><td>    <b>break</b>;</td></tr>
<tr><th id="9362">9362</th><td>    }</td></tr>
<tr><th id="9363">9363</th><td>  <i>// 'WLSLabel' class</i></td></tr>
<tr><th id="9364">9364</th><td>  <b>case</b> MCK_WLSLabel: {</td></tr>
<tr><th id="9365">9365</th><td>    DiagnosticPredicate DP(Operand.isUnsignedOffset&lt;<var>11</var>, <var>1</var>&gt;());</td></tr>
<tr><th id="9366">9366</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="9367">9367</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="9368">9368</th><td>    <b>if</b> (DP.isNearMatch())</td></tr>
<tr><th id="9369">9369</th><td>      <b>return</b> ARMAsmParser::Match_WLSLabel;</td></tr>
<tr><th id="9370">9370</th><td>    <b>break</b>;</td></tr>
<tr><th id="9371">9371</th><td>    }</td></tr>
<tr><th id="9372">9372</th><td>  } <i>// end switch (Kind)</i></td></tr>
<tr><th id="9373">9373</th><td></td></tr>
<tr><th id="9374">9374</th><td>  <b>if</b> (Operand.isReg()) {</td></tr>
<tr><th id="9375">9375</th><td>    MatchClassKind OpKind;</td></tr>
<tr><th id="9376">9376</th><td>    <b>switch</b> (Operand.getReg()) {</td></tr>
<tr><th id="9377">9377</th><td>    <b>default</b>: OpKind = InvalidMatchClass; <b>break</b>;</td></tr>
<tr><th id="9378">9378</th><td>    <b>case</b> ARM::R0: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="9379">9379</th><td>    <b>case</b> ARM::R1: OpKind = MCK_Reg20; <b>break</b>;</td></tr>
<tr><th id="9380">9380</th><td>    <b>case</b> ARM::R2: OpKind = MCK_Reg15; <b>break</b>;</td></tr>
<tr><th id="9381">9381</th><td>    <b>case</b> ARM::R3: OpKind = MCK_Reg20; <b>break</b>;</td></tr>
<tr><th id="9382">9382</th><td>    <b>case</b> ARM::R4: OpKind = MCK_Reg16; <b>break</b>;</td></tr>
<tr><th id="9383">9383</th><td>    <b>case</b> ARM::R5: OpKind = MCK_Reg21; <b>break</b>;</td></tr>
<tr><th id="9384">9384</th><td>    <b>case</b> ARM::R6: OpKind = MCK_Reg16; <b>break</b>;</td></tr>
<tr><th id="9385">9385</th><td>    <b>case</b> ARM::R7: OpKind = MCK_Reg21; <b>break</b>;</td></tr>
<tr><th id="9386">9386</th><td>    <b>case</b> ARM::R8: OpKind = MCK_Reg29; <b>break</b>;</td></tr>
<tr><th id="9387">9387</th><td>    <b>case</b> ARM::R9: OpKind = MCK_Reg31; <b>break</b>;</td></tr>
<tr><th id="9388">9388</th><td>    <b>case</b> ARM::R10: OpKind = MCK_Reg29; <b>break</b>;</td></tr>
<tr><th id="9389">9389</th><td>    <b>case</b> ARM::R11: OpKind = MCK_Reg31; <b>break</b>;</td></tr>
<tr><th id="9390">9390</th><td>    <b>case</b> ARM::R12: OpKind = MCK_Reg32; <b>break</b>;</td></tr>
<tr><th id="9391">9391</th><td>    <b>case</b> ARM::SP: OpKind = MCK_GPRsp; <b>break</b>;</td></tr>
<tr><th id="9392">9392</th><td>    <b>case</b> ARM::LR: OpKind = MCK_GPRlr; <b>break</b>;</td></tr>
<tr><th id="9393">9393</th><td>    <b>case</b> ARM::PC: OpKind = MCK_PC; <b>break</b>;</td></tr>
<tr><th id="9394">9394</th><td>    <b>case</b> ARM::S0: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9395">9395</th><td>    <b>case</b> ARM::S1: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9396">9396</th><td>    <b>case</b> ARM::S2: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9397">9397</th><td>    <b>case</b> ARM::S3: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9398">9398</th><td>    <b>case</b> ARM::S4: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9399">9399</th><td>    <b>case</b> ARM::S5: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9400">9400</th><td>    <b>case</b> ARM::S6: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9401">9401</th><td>    <b>case</b> ARM::S7: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9402">9402</th><td>    <b>case</b> ARM::S8: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9403">9403</th><td>    <b>case</b> ARM::S9: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9404">9404</th><td>    <b>case</b> ARM::S10: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9405">9405</th><td>    <b>case</b> ARM::S11: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9406">9406</th><td>    <b>case</b> ARM::S12: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9407">9407</th><td>    <b>case</b> ARM::S13: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9408">9408</th><td>    <b>case</b> ARM::S14: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9409">9409</th><td>    <b>case</b> ARM::S15: OpKind = MCK_SPR_8; <b>break</b>;</td></tr>
<tr><th id="9410">9410</th><td>    <b>case</b> ARM::S16: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9411">9411</th><td>    <b>case</b> ARM::S17: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9412">9412</th><td>    <b>case</b> ARM::S18: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9413">9413</th><td>    <b>case</b> ARM::S19: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9414">9414</th><td>    <b>case</b> ARM::S20: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9415">9415</th><td>    <b>case</b> ARM::S21: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9416">9416</th><td>    <b>case</b> ARM::S22: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9417">9417</th><td>    <b>case</b> ARM::S23: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9418">9418</th><td>    <b>case</b> ARM::S24: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9419">9419</th><td>    <b>case</b> ARM::S25: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9420">9420</th><td>    <b>case</b> ARM::S26: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9421">9421</th><td>    <b>case</b> ARM::S27: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9422">9422</th><td>    <b>case</b> ARM::S28: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9423">9423</th><td>    <b>case</b> ARM::S29: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9424">9424</th><td>    <b>case</b> ARM::S30: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9425">9425</th><td>    <b>case</b> ARM::S31: OpKind = MCK_HPR; <b>break</b>;</td></tr>
<tr><th id="9426">9426</th><td>    <b>case</b> ARM::D0: OpKind = MCK_DPR_8; <b>break</b>;</td></tr>
<tr><th id="9427">9427</th><td>    <b>case</b> ARM::D1: OpKind = MCK_DPR_8; <b>break</b>;</td></tr>
<tr><th id="9428">9428</th><td>    <b>case</b> ARM::D2: OpKind = MCK_DPR_8; <b>break</b>;</td></tr>
<tr><th id="9429">9429</th><td>    <b>case</b> ARM::D3: OpKind = MCK_DPR_8; <b>break</b>;</td></tr>
<tr><th id="9430">9430</th><td>    <b>case</b> ARM::D4: OpKind = MCK_DPR_8; <b>break</b>;</td></tr>
<tr><th id="9431">9431</th><td>    <b>case</b> ARM::D5: OpKind = MCK_DPR_8; <b>break</b>;</td></tr>
<tr><th id="9432">9432</th><td>    <b>case</b> ARM::D6: OpKind = MCK_DPR_8; <b>break</b>;</td></tr>
<tr><th id="9433">9433</th><td>    <b>case</b> ARM::D7: OpKind = MCK_DPR_8; <b>break</b>;</td></tr>
<tr><th id="9434">9434</th><td>    <b>case</b> ARM::D8: OpKind = MCK_DPR_VFP2; <b>break</b>;</td></tr>
<tr><th id="9435">9435</th><td>    <b>case</b> ARM::D9: OpKind = MCK_DPR_VFP2; <b>break</b>;</td></tr>
<tr><th id="9436">9436</th><td>    <b>case</b> ARM::D10: OpKind = MCK_DPR_VFP2; <b>break</b>;</td></tr>
<tr><th id="9437">9437</th><td>    <b>case</b> ARM::D11: OpKind = MCK_DPR_VFP2; <b>break</b>;</td></tr>
<tr><th id="9438">9438</th><td>    <b>case</b> ARM::D12: OpKind = MCK_DPR_VFP2; <b>break</b>;</td></tr>
<tr><th id="9439">9439</th><td>    <b>case</b> ARM::D13: OpKind = MCK_DPR_VFP2; <b>break</b>;</td></tr>
<tr><th id="9440">9440</th><td>    <b>case</b> ARM::D14: OpKind = MCK_DPR_VFP2; <b>break</b>;</td></tr>
<tr><th id="9441">9441</th><td>    <b>case</b> ARM::D15: OpKind = MCK_DPR_VFP2; <b>break</b>;</td></tr>
<tr><th id="9442">9442</th><td>    <b>case</b> ARM::D16: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9443">9443</th><td>    <b>case</b> ARM::D17: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9444">9444</th><td>    <b>case</b> ARM::D18: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9445">9445</th><td>    <b>case</b> ARM::D19: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9446">9446</th><td>    <b>case</b> ARM::D20: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9447">9447</th><td>    <b>case</b> ARM::D21: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9448">9448</th><td>    <b>case</b> ARM::D22: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9449">9449</th><td>    <b>case</b> ARM::D23: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9450">9450</th><td>    <b>case</b> ARM::D24: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9451">9451</th><td>    <b>case</b> ARM::D25: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9452">9452</th><td>    <b>case</b> ARM::D26: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9453">9453</th><td>    <b>case</b> ARM::D27: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9454">9454</th><td>    <b>case</b> ARM::D28: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9455">9455</th><td>    <b>case</b> ARM::D29: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9456">9456</th><td>    <b>case</b> ARM::D30: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9457">9457</th><td>    <b>case</b> ARM::D31: OpKind = MCK_DPR; <b>break</b>;</td></tr>
<tr><th id="9458">9458</th><td>    <b>case</b> ARM::Q0: OpKind = MCK_QPR_8; <b>break</b>;</td></tr>
<tr><th id="9459">9459</th><td>    <b>case</b> ARM::Q1: OpKind = MCK_QPR_8; <b>break</b>;</td></tr>
<tr><th id="9460">9460</th><td>    <b>case</b> ARM::Q2: OpKind = MCK_QPR_8; <b>break</b>;</td></tr>
<tr><th id="9461">9461</th><td>    <b>case</b> ARM::Q3: OpKind = MCK_QPR_8; <b>break</b>;</td></tr>
<tr><th id="9462">9462</th><td>    <b>case</b> ARM::Q4: OpKind = MCK_MQPR; <b>break</b>;</td></tr>
<tr><th id="9463">9463</th><td>    <b>case</b> ARM::Q5: OpKind = MCK_MQPR; <b>break</b>;</td></tr>
<tr><th id="9464">9464</th><td>    <b>case</b> ARM::Q6: OpKind = MCK_MQPR; <b>break</b>;</td></tr>
<tr><th id="9465">9465</th><td>    <b>case</b> ARM::Q7: OpKind = MCK_MQPR; <b>break</b>;</td></tr>
<tr><th id="9466">9466</th><td>    <b>case</b> ARM::Q8: OpKind = MCK_QPR; <b>break</b>;</td></tr>
<tr><th id="9467">9467</th><td>    <b>case</b> ARM::Q9: OpKind = MCK_QPR; <b>break</b>;</td></tr>
<tr><th id="9468">9468</th><td>    <b>case</b> ARM::Q10: OpKind = MCK_QPR; <b>break</b>;</td></tr>
<tr><th id="9469">9469</th><td>    <b>case</b> ARM::Q11: OpKind = MCK_QPR; <b>break</b>;</td></tr>
<tr><th id="9470">9470</th><td>    <b>case</b> ARM::Q12: OpKind = MCK_QPR; <b>break</b>;</td></tr>
<tr><th id="9471">9471</th><td>    <b>case</b> ARM::Q13: OpKind = MCK_QPR; <b>break</b>;</td></tr>
<tr><th id="9472">9472</th><td>    <b>case</b> ARM::Q14: OpKind = MCK_QPR; <b>break</b>;</td></tr>
<tr><th id="9473">9473</th><td>    <b>case</b> ARM::Q15: OpKind = MCK_QPR; <b>break</b>;</td></tr>
<tr><th id="9474">9474</th><td>    <b>case</b> ARM::CPSR: OpKind = MCK_CCR; <b>break</b>;</td></tr>
<tr><th id="9475">9475</th><td>    <b>case</b> ARM::APSR: OpKind = MCK_APSR; <b>break</b>;</td></tr>
<tr><th id="9476">9476</th><td>    <b>case</b> ARM::APSR_NZCV: OpKind = MCK_APSR_NZCV; <b>break</b>;</td></tr>
<tr><th id="9477">9477</th><td>    <b>case</b> ARM::SPSR: OpKind = MCK_SPSR; <b>break</b>;</td></tr>
<tr><th id="9478">9478</th><td>    <b>case</b> ARM::FPSCR: OpKind = MCK_FPSCR; <b>break</b>;</td></tr>
<tr><th id="9479">9479</th><td>    <b>case</b> ARM::FPSCR_NZCV: OpKind = MCK_cl_FPSCR_NZCV; <b>break</b>;</td></tr>
<tr><th id="9480">9480</th><td>    <b>case</b> ARM::FPSID: OpKind = MCK_FPSID; <b>break</b>;</td></tr>
<tr><th id="9481">9481</th><td>    <b>case</b> ARM::MVFR2: OpKind = MCK_MVFR2; <b>break</b>;</td></tr>
<tr><th id="9482">9482</th><td>    <b>case</b> ARM::MVFR1: OpKind = MCK_MVFR1; <b>break</b>;</td></tr>
<tr><th id="9483">9483</th><td>    <b>case</b> ARM::MVFR0: OpKind = MCK_MVFR0; <b>break</b>;</td></tr>
<tr><th id="9484">9484</th><td>    <b>case</b> ARM::FPEXC: OpKind = MCK_FPEXC; <b>break</b>;</td></tr>
<tr><th id="9485">9485</th><td>    <b>case</b> ARM::FPINST: OpKind = MCK_FPINST; <b>break</b>;</td></tr>
<tr><th id="9486">9486</th><td>    <b>case</b> ARM::FPINST2: OpKind = MCK_FPINST2; <b>break</b>;</td></tr>
<tr><th id="9487">9487</th><td>    <b>case</b> ARM::VPR: OpKind = MCK_VCCR; <b>break</b>;</td></tr>
<tr><th id="9488">9488</th><td>    <b>case</b> ARM::FPSCR_NZCVQC: OpKind = MCK_FPSCR_NZCVQC; <b>break</b>;</td></tr>
<tr><th id="9489">9489</th><td>    <b>case</b> ARM::P0: OpKind = MCK_P0; <b>break</b>;</td></tr>
<tr><th id="9490">9490</th><td>    <b>case</b> ARM::FPCXTNS: OpKind = MCK_FPCXTRegs; <b>break</b>;</td></tr>
<tr><th id="9491">9491</th><td>    <b>case</b> ARM::FPCXTS: OpKind = MCK_FPCXTS; <b>break</b>;</td></tr>
<tr><th id="9492">9492</th><td>    <b>case</b> ARM::ZR: OpKind = MCK_GPRwithZRnosp; <b>break</b>;</td></tr>
<tr><th id="9493">9493</th><td>    <b>case</b> ARM::D0_D2: OpKind = MCK_Reg68; <b>break</b>;</td></tr>
<tr><th id="9494">9494</th><td>    <b>case</b> ARM::D1_D3: OpKind = MCK_Reg68; <b>break</b>;</td></tr>
<tr><th id="9495">9495</th><td>    <b>case</b> ARM::D2_D4: OpKind = MCK_Reg68; <b>break</b>;</td></tr>
<tr><th id="9496">9496</th><td>    <b>case</b> ARM::D3_D5: OpKind = MCK_Reg68; <b>break</b>;</td></tr>
<tr><th id="9497">9497</th><td>    <b>case</b> ARM::D4_D6: OpKind = MCK_Reg68; <b>break</b>;</td></tr>
<tr><th id="9498">9498</th><td>    <b>case</b> ARM::D5_D7: OpKind = MCK_Reg68; <b>break</b>;</td></tr>
<tr><th id="9499">9499</th><td>    <b>case</b> ARM::D6_D8: OpKind = MCK_Reg69; <b>break</b>;</td></tr>
<tr><th id="9500">9500</th><td>    <b>case</b> ARM::D7_D9: OpKind = MCK_Reg69; <b>break</b>;</td></tr>
<tr><th id="9501">9501</th><td>    <b>case</b> ARM::D8_D10: OpKind = MCK_Reg70; <b>break</b>;</td></tr>
<tr><th id="9502">9502</th><td>    <b>case</b> ARM::D9_D11: OpKind = MCK_Reg70; <b>break</b>;</td></tr>
<tr><th id="9503">9503</th><td>    <b>case</b> ARM::D10_D12: OpKind = MCK_Reg70; <b>break</b>;</td></tr>
<tr><th id="9504">9504</th><td>    <b>case</b> ARM::D11_D13: OpKind = MCK_Reg70; <b>break</b>;</td></tr>
<tr><th id="9505">9505</th><td>    <b>case</b> ARM::D12_D14: OpKind = MCK_Reg70; <b>break</b>;</td></tr>
<tr><th id="9506">9506</th><td>    <b>case</b> ARM::D13_D15: OpKind = MCK_Reg70; <b>break</b>;</td></tr>
<tr><th id="9507">9507</th><td>    <b>case</b> ARM::D14_D16: OpKind = MCK_Reg71; <b>break</b>;</td></tr>
<tr><th id="9508">9508</th><td>    <b>case</b> ARM::D15_D17: OpKind = MCK_Reg71; <b>break</b>;</td></tr>
<tr><th id="9509">9509</th><td>    <b>case</b> ARM::D16_D18: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9510">9510</th><td>    <b>case</b> ARM::D17_D19: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9511">9511</th><td>    <b>case</b> ARM::D18_D20: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9512">9512</th><td>    <b>case</b> ARM::D19_D21: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9513">9513</th><td>    <b>case</b> ARM::D20_D22: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9514">9514</th><td>    <b>case</b> ARM::D21_D23: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9515">9515</th><td>    <b>case</b> ARM::D22_D24: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9516">9516</th><td>    <b>case</b> ARM::D23_D25: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9517">9517</th><td>    <b>case</b> ARM::D24_D26: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9518">9518</th><td>    <b>case</b> ARM::D25_D27: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9519">9519</th><td>    <b>case</b> ARM::D26_D28: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9520">9520</th><td>    <b>case</b> ARM::D27_D29: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9521">9521</th><td>    <b>case</b> ARM::D28_D30: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9522">9522</th><td>    <b>case</b> ARM::D29_D31: OpKind = MCK_DPairSpc; <b>break</b>;</td></tr>
<tr><th id="9523">9523</th><td>    <b>case</b> ARM::Q0_Q1: OpKind = MCK_Reg73; <b>break</b>;</td></tr>
<tr><th id="9524">9524</th><td>    <b>case</b> ARM::Q1_Q2: OpKind = MCK_Reg73; <b>break</b>;</td></tr>
<tr><th id="9525">9525</th><td>    <b>case</b> ARM::Q2_Q3: OpKind = MCK_Reg73; <b>break</b>;</td></tr>
<tr><th id="9526">9526</th><td>    <b>case</b> ARM::Q3_Q4: OpKind = MCK_Reg74; <b>break</b>;</td></tr>
<tr><th id="9527">9527</th><td>    <b>case</b> ARM::Q4_Q5: OpKind = MCK_Reg75; <b>break</b>;</td></tr>
<tr><th id="9528">9528</th><td>    <b>case</b> ARM::Q5_Q6: OpKind = MCK_Reg75; <b>break</b>;</td></tr>
<tr><th id="9529">9529</th><td>    <b>case</b> ARM::Q6_Q7: OpKind = MCK_Reg75; <b>break</b>;</td></tr>
<tr><th id="9530">9530</th><td>    <b>case</b> ARM::Q7_Q8: OpKind = MCK_Reg76; <b>break</b>;</td></tr>
<tr><th id="9531">9531</th><td>    <b>case</b> ARM::Q8_Q9: OpKind = MCK_QQPR; <b>break</b>;</td></tr>
<tr><th id="9532">9532</th><td>    <b>case</b> ARM::Q9_Q10: OpKind = MCK_QQPR; <b>break</b>;</td></tr>
<tr><th id="9533">9533</th><td>    <b>case</b> ARM::Q10_Q11: OpKind = MCK_QQPR; <b>break</b>;</td></tr>
<tr><th id="9534">9534</th><td>    <b>case</b> ARM::Q11_Q12: OpKind = MCK_QQPR; <b>break</b>;</td></tr>
<tr><th id="9535">9535</th><td>    <b>case</b> ARM::Q12_Q13: OpKind = MCK_QQPR; <b>break</b>;</td></tr>
<tr><th id="9536">9536</th><td>    <b>case</b> ARM::Q13_Q14: OpKind = MCK_QQPR; <b>break</b>;</td></tr>
<tr><th id="9537">9537</th><td>    <b>case</b> ARM::Q14_Q15: OpKind = MCK_QQPR; <b>break</b>;</td></tr>
<tr><th id="9538">9538</th><td>    <b>case</b> ARM::Q0_Q1_Q2_Q3: OpKind = MCK_Reg87; <b>break</b>;</td></tr>
<tr><th id="9539">9539</th><td>    <b>case</b> ARM::Q1_Q2_Q3_Q4: OpKind = MCK_Reg88; <b>break</b>;</td></tr>
<tr><th id="9540">9540</th><td>    <b>case</b> ARM::Q2_Q3_Q4_Q5: OpKind = MCK_Reg89; <b>break</b>;</td></tr>
<tr><th id="9541">9541</th><td>    <b>case</b> ARM::Q3_Q4_Q5_Q6: OpKind = MCK_Reg90; <b>break</b>;</td></tr>
<tr><th id="9542">9542</th><td>    <b>case</b> ARM::Q4_Q5_Q6_Q7: OpKind = MCK_Reg91; <b>break</b>;</td></tr>
<tr><th id="9543">9543</th><td>    <b>case</b> ARM::Q5_Q6_Q7_Q8: OpKind = MCK_Reg92; <b>break</b>;</td></tr>
<tr><th id="9544">9544</th><td>    <b>case</b> ARM::Q6_Q7_Q8_Q9: OpKind = MCK_Reg93; <b>break</b>;</td></tr>
<tr><th id="9545">9545</th><td>    <b>case</b> ARM::Q7_Q8_Q9_Q10: OpKind = MCK_Reg94; <b>break</b>;</td></tr>
<tr><th id="9546">9546</th><td>    <b>case</b> ARM::Q8_Q9_Q10_Q11: OpKind = MCK_QQQQPR; <b>break</b>;</td></tr>
<tr><th id="9547">9547</th><td>    <b>case</b> ARM::Q9_Q10_Q11_Q12: OpKind = MCK_QQQQPR; <b>break</b>;</td></tr>
<tr><th id="9548">9548</th><td>    <b>case</b> ARM::Q10_Q11_Q12_Q13: OpKind = MCK_QQQQPR; <b>break</b>;</td></tr>
<tr><th id="9549">9549</th><td>    <b>case</b> ARM::Q11_Q12_Q13_Q14: OpKind = MCK_QQQQPR; <b>break</b>;</td></tr>
<tr><th id="9550">9550</th><td>    <b>case</b> ARM::Q12_Q13_Q14_Q15: OpKind = MCK_QQQQPR; <b>break</b>;</td></tr>
<tr><th id="9551">9551</th><td>    <b>case</b> ARM::R0_R1: OpKind = MCK_Reg96; <b>break</b>;</td></tr>
<tr><th id="9552">9552</th><td>    <b>case</b> ARM::R2_R3: OpKind = MCK_Reg96; <b>break</b>;</td></tr>
<tr><th id="9553">9553</th><td>    <b>case</b> ARM::R4_R5: OpKind = MCK_Reg97; <b>break</b>;</td></tr>
<tr><th id="9554">9554</th><td>    <b>case</b> ARM::R6_R7: OpKind = MCK_Reg97; <b>break</b>;</td></tr>
<tr><th id="9555">9555</th><td>    <b>case</b> ARM::R8_R9: OpKind = MCK_Reg101; <b>break</b>;</td></tr>
<tr><th id="9556">9556</th><td>    <b>case</b> ARM::R10_R11: OpKind = MCK_Reg101; <b>break</b>;</td></tr>
<tr><th id="9557">9557</th><td>    <b>case</b> ARM::R12_SP: OpKind = MCK_Reg103; <b>break</b>;</td></tr>
<tr><th id="9558">9558</th><td>    <b>case</b> ARM::D0_D1_D2: OpKind = MCK_Reg111; <b>break</b>;</td></tr>
<tr><th id="9559">9559</th><td>    <b>case</b> ARM::D1_D2_D3: OpKind = MCK_Reg116; <b>break</b>;</td></tr>
<tr><th id="9560">9560</th><td>    <b>case</b> ARM::D2_D3_D4: OpKind = MCK_Reg111; <b>break</b>;</td></tr>
<tr><th id="9561">9561</th><td>    <b>case</b> ARM::D3_D4_D5: OpKind = MCK_Reg116; <b>break</b>;</td></tr>
<tr><th id="9562">9562</th><td>    <b>case</b> ARM::D4_D5_D6: OpKind = MCK_Reg111; <b>break</b>;</td></tr>
<tr><th id="9563">9563</th><td>    <b>case</b> ARM::D5_D6_D7: OpKind = MCK_Reg116; <b>break</b>;</td></tr>
<tr><th id="9564">9564</th><td>    <b>case</b> ARM::D6_D7_D8: OpKind = MCK_Reg112; <b>break</b>;</td></tr>
<tr><th id="9565">9565</th><td>    <b>case</b> ARM::D7_D8_D9: OpKind = MCK_Reg117; <b>break</b>;</td></tr>
<tr><th id="9566">9566</th><td>    <b>case</b> ARM::D8_D9_D10: OpKind = MCK_Reg113; <b>break</b>;</td></tr>
<tr><th id="9567">9567</th><td>    <b>case</b> ARM::D9_D10_D11: OpKind = MCK_Reg118; <b>break</b>;</td></tr>
<tr><th id="9568">9568</th><td>    <b>case</b> ARM::D10_D11_D12: OpKind = MCK_Reg113; <b>break</b>;</td></tr>
<tr><th id="9569">9569</th><td>    <b>case</b> ARM::D11_D12_D13: OpKind = MCK_Reg118; <b>break</b>;</td></tr>
<tr><th id="9570">9570</th><td>    <b>case</b> ARM::D12_D13_D14: OpKind = MCK_Reg113; <b>break</b>;</td></tr>
<tr><th id="9571">9571</th><td>    <b>case</b> ARM::D13_D14_D15: OpKind = MCK_Reg118; <b>break</b>;</td></tr>
<tr><th id="9572">9572</th><td>    <b>case</b> ARM::D14_D15_D16: OpKind = MCK_Reg114; <b>break</b>;</td></tr>
<tr><th id="9573">9573</th><td>    <b>case</b> ARM::D15_D16_D17: OpKind = MCK_Reg119; <b>break</b>;</td></tr>
<tr><th id="9574">9574</th><td>    <b>case</b> ARM::D16_D17_D18: OpKind = MCK_Reg115; <b>break</b>;</td></tr>
<tr><th id="9575">9575</th><td>    <b>case</b> ARM::D17_D18_D19: OpKind = MCK_Reg120; <b>break</b>;</td></tr>
<tr><th id="9576">9576</th><td>    <b>case</b> ARM::D18_D19_D20: OpKind = MCK_Reg115; <b>break</b>;</td></tr>
<tr><th id="9577">9577</th><td>    <b>case</b> ARM::D19_D20_D21: OpKind = MCK_Reg120; <b>break</b>;</td></tr>
<tr><th id="9578">9578</th><td>    <b>case</b> ARM::D20_D21_D22: OpKind = MCK_Reg115; <b>break</b>;</td></tr>
<tr><th id="9579">9579</th><td>    <b>case</b> ARM::D21_D22_D23: OpKind = MCK_Reg120; <b>break</b>;</td></tr>
<tr><th id="9580">9580</th><td>    <b>case</b> ARM::D22_D23_D24: OpKind = MCK_Reg115; <b>break</b>;</td></tr>
<tr><th id="9581">9581</th><td>    <b>case</b> ARM::D23_D24_D25: OpKind = MCK_Reg120; <b>break</b>;</td></tr>
<tr><th id="9582">9582</th><td>    <b>case</b> ARM::D24_D25_D26: OpKind = MCK_Reg115; <b>break</b>;</td></tr>
<tr><th id="9583">9583</th><td>    <b>case</b> ARM::D25_D26_D27: OpKind = MCK_Reg120; <b>break</b>;</td></tr>
<tr><th id="9584">9584</th><td>    <b>case</b> ARM::D26_D27_D28: OpKind = MCK_Reg115; <b>break</b>;</td></tr>
<tr><th id="9585">9585</th><td>    <b>case</b> ARM::D27_D28_D29: OpKind = MCK_Reg120; <b>break</b>;</td></tr>
<tr><th id="9586">9586</th><td>    <b>case</b> ARM::D28_D29_D30: OpKind = MCK_Reg115; <b>break</b>;</td></tr>
<tr><th id="9587">9587</th><td>    <b>case</b> ARM::D29_D30_D31: OpKind = MCK_Reg120; <b>break</b>;</td></tr>
<tr><th id="9588">9588</th><td>    <b>case</b> ARM::D0_D2_D4: OpKind = MCK_Reg121; <b>break</b>;</td></tr>
<tr><th id="9589">9589</th><td>    <b>case</b> ARM::D1_D3_D5: OpKind = MCK_Reg121; <b>break</b>;</td></tr>
<tr><th id="9590">9590</th><td>    <b>case</b> ARM::D2_D4_D6: OpKind = MCK_Reg121; <b>break</b>;</td></tr>
<tr><th id="9591">9591</th><td>    <b>case</b> ARM::D3_D5_D7: OpKind = MCK_Reg121; <b>break</b>;</td></tr>
<tr><th id="9592">9592</th><td>    <b>case</b> ARM::D4_D6_D8: OpKind = MCK_Reg122; <b>break</b>;</td></tr>
<tr><th id="9593">9593</th><td>    <b>case</b> ARM::D5_D7_D9: OpKind = MCK_Reg122; <b>break</b>;</td></tr>
<tr><th id="9594">9594</th><td>    <b>case</b> ARM::D6_D8_D10: OpKind = MCK_Reg123; <b>break</b>;</td></tr>
<tr><th id="9595">9595</th><td>    <b>case</b> ARM::D7_D9_D11: OpKind = MCK_Reg123; <b>break</b>;</td></tr>
<tr><th id="9596">9596</th><td>    <b>case</b> ARM::D8_D10_D12: OpKind = MCK_Reg124; <b>break</b>;</td></tr>
<tr><th id="9597">9597</th><td>    <b>case</b> ARM::D9_D11_D13: OpKind = MCK_Reg124; <b>break</b>;</td></tr>
<tr><th id="9598">9598</th><td>    <b>case</b> ARM::D10_D12_D14: OpKind = MCK_Reg124; <b>break</b>;</td></tr>
<tr><th id="9599">9599</th><td>    <b>case</b> ARM::D11_D13_D15: OpKind = MCK_Reg124; <b>break</b>;</td></tr>
<tr><th id="9600">9600</th><td>    <b>case</b> ARM::D12_D14_D16: OpKind = MCK_Reg125; <b>break</b>;</td></tr>
<tr><th id="9601">9601</th><td>    <b>case</b> ARM::D13_D15_D17: OpKind = MCK_Reg125; <b>break</b>;</td></tr>
<tr><th id="9602">9602</th><td>    <b>case</b> ARM::D14_D16_D18: OpKind = MCK_Reg126; <b>break</b>;</td></tr>
<tr><th id="9603">9603</th><td>    <b>case</b> ARM::D15_D17_D19: OpKind = MCK_Reg126; <b>break</b>;</td></tr>
<tr><th id="9604">9604</th><td>    <b>case</b> ARM::D16_D18_D20: OpKind = MCK_DTripleSpc; <b>break</b>;</td></tr>
<tr><th id="9605">9605</th><td>    <b>case</b> ARM::D17_D19_D21: OpKind = MCK_DTripleSpc; <b>break</b>;</td></tr>
<tr><th id="9606">9606</th><td>    <b>case</b> ARM::D18_D20_D22: OpKind = MCK_DTripleSpc; <b>break</b>;</td></tr>
<tr><th id="9607">9607</th><td>    <b>case</b> ARM::D19_D21_D23: OpKind = MCK_DTripleSpc; <b>break</b>;</td></tr>
<tr><th id="9608">9608</th><td>    <b>case</b> ARM::D20_D22_D24: OpKind = MCK_DTripleSpc; <b>break</b>;</td></tr>
<tr><th id="9609">9609</th><td>    <b>case</b> ARM::D21_D23_D25: OpKind = MCK_DTripleSpc; <b>break</b>;</td></tr>
<tr><th id="9610">9610</th><td>    <b>case</b> ARM::D22_D24_D26: OpKind = MCK_DTripleSpc; <b>break</b>;</td></tr>
<tr><th id="9611">9611</th><td>    <b>case</b> ARM::D23_D25_D27: OpKind = MCK_DTripleSpc; <b>break</b>;</td></tr>
<tr><th id="9612">9612</th><td>    <b>case</b> ARM::D24_D26_D28: OpKind = MCK_DTripleSpc; <b>break</b>;</td></tr>
<tr><th id="9613">9613</th><td>    <b>case</b> ARM::D25_D27_D29: OpKind = MCK_DTripleSpc; <b>break</b>;</td></tr>
<tr><th id="9614">9614</th><td>    <b>case</b> ARM::D26_D28_D30: OpKind = MCK_DTripleSpc; <b>break</b>;</td></tr>
<tr><th id="9615">9615</th><td>    <b>case</b> ARM::D27_D29_D31: OpKind = MCK_DTripleSpc; <b>break</b>;</td></tr>
<tr><th id="9616">9616</th><td>    <b>case</b> ARM::D1_D2: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="9617">9617</th><td>    <b>case</b> ARM::D3_D4: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="9618">9618</th><td>    <b>case</b> ARM::D5_D6: OpKind = MCK_Reg48; <b>break</b>;</td></tr>
<tr><th id="9619">9619</th><td>    <b>case</b> ARM::D7_D8: OpKind = MCK_Reg49; <b>break</b>;</td></tr>
<tr><th id="9620">9620</th><td>    <b>case</b> ARM::D9_D10: OpKind = MCK_Reg46; <b>break</b>;</td></tr>
<tr><th id="9621">9621</th><td>    <b>case</b> ARM::D11_D12: OpKind = MCK_Reg46; <b>break</b>;</td></tr>
<tr><th id="9622">9622</th><td>    <b>case</b> ARM::D13_D14: OpKind = MCK_Reg46; <b>break</b>;</td></tr>
<tr><th id="9623">9623</th><td>    <b>case</b> ARM::D15_D16: OpKind = MCK_Reg47; <b>break</b>;</td></tr>
<tr><th id="9624">9624</th><td>    <b>case</b> ARM::D17_D18: OpKind = MCK_DPair; <b>break</b>;</td></tr>
<tr><th id="9625">9625</th><td>    <b>case</b> ARM::D19_D20: OpKind = MCK_DPair; <b>break</b>;</td></tr>
<tr><th id="9626">9626</th><td>    <b>case</b> ARM::D21_D22: OpKind = MCK_DPair; <b>break</b>;</td></tr>
<tr><th id="9627">9627</th><td>    <b>case</b> ARM::D23_D24: OpKind = MCK_DPair; <b>break</b>;</td></tr>
<tr><th id="9628">9628</th><td>    <b>case</b> ARM::D25_D26: OpKind = MCK_DPair; <b>break</b>;</td></tr>
<tr><th id="9629">9629</th><td>    <b>case</b> ARM::D27_D28: OpKind = MCK_DPair; <b>break</b>;</td></tr>
<tr><th id="9630">9630</th><td>    <b>case</b> ARM::D29_D30: OpKind = MCK_DPair; <b>break</b>;</td></tr>
<tr><th id="9631">9631</th><td>    <b>case</b> ARM::D1_D2_D3_D4: OpKind = MCK_Reg128; <b>break</b>;</td></tr>
<tr><th id="9632">9632</th><td>    <b>case</b> ARM::D3_D4_D5_D6: OpKind = MCK_Reg128; <b>break</b>;</td></tr>
<tr><th id="9633">9633</th><td>    <b>case</b> ARM::D5_D6_D7_D8: OpKind = MCK_Reg129; <b>break</b>;</td></tr>
<tr><th id="9634">9634</th><td>    <b>case</b> ARM::D7_D8_D9_D10: OpKind = MCK_Reg130; <b>break</b>;</td></tr>
<tr><th id="9635">9635</th><td>    <b>case</b> ARM::D9_D10_D11_D12: OpKind = MCK_Reg131; <b>break</b>;</td></tr>
<tr><th id="9636">9636</th><td>    <b>case</b> ARM::D11_D12_D13_D14: OpKind = MCK_Reg131; <b>break</b>;</td></tr>
<tr><th id="9637">9637</th><td>    <b>case</b> ARM::D13_D14_D15_D16: OpKind = MCK_Reg132; <b>break</b>;</td></tr>
<tr><th id="9638">9638</th><td>    <b>case</b> ARM::D15_D16_D17_D18: OpKind = MCK_Reg133; <b>break</b>;</td></tr>
<tr><th id="9639">9639</th><td>    <b>case</b> ARM::D17_D18_D19_D20: OpKind = MCK_Reg134; <b>break</b>;</td></tr>
<tr><th id="9640">9640</th><td>    <b>case</b> ARM::D19_D20_D21_D22: OpKind = MCK_Reg134; <b>break</b>;</td></tr>
<tr><th id="9641">9641</th><td>    <b>case</b> ARM::D21_D22_D23_D24: OpKind = MCK_Reg134; <b>break</b>;</td></tr>
<tr><th id="9642">9642</th><td>    <b>case</b> ARM::D23_D24_D25_D26: OpKind = MCK_Reg134; <b>break</b>;</td></tr>
<tr><th id="9643">9643</th><td>    <b>case</b> ARM::D25_D26_D27_D28: OpKind = MCK_Reg134; <b>break</b>;</td></tr>
<tr><th id="9644">9644</th><td>    <b>case</b> ARM::D27_D28_D29_D30: OpKind = MCK_Reg134; <b>break</b>;</td></tr>
<tr><th id="9645">9645</th><td>    }</td></tr>
<tr><th id="9646">9646</th><td>    <b>return</b> isSubclass(OpKind, Kind) ? (<em>unsigned</em>)MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="9647">9647</th><td>                                      getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="9648">9648</th><td>  }</td></tr>
<tr><th id="9649">9649</th><td></td></tr>
<tr><th id="9650">9650</th><td>  <b>if</b> (Kind &gt; MCK_LAST_TOKEN &amp;&amp; Kind &lt;= MCK_LAST_REGISTER)</td></tr>
<tr><th id="9651">9651</th><td>    <b>return</b> getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="9652">9652</th><td></td></tr>
<tr><th id="9653">9653</th><td>  <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="9654">9654</th><td>}</td></tr>
<tr><th id="9655">9655</th><td></td></tr>
<tr><th id="9656">9656</th><td><u>#ifndef NDEBUG</u></td></tr>
<tr><th id="9657">9657</th><td><em>const</em> <em>char</em> *getMatchClassName(MatchClassKind Kind) {</td></tr>
<tr><th id="9658">9658</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="9659">9659</th><td>  <b>case</b> InvalidMatchClass: <b>return</b> <q>"InvalidMatchClass"</q>;</td></tr>
<tr><th id="9660">9660</th><td>  <b>case</b> OptionalMatchClass: <b>return</b> <q>"OptionalMatchClass"</q>;</td></tr>
<tr><th id="9661">9661</th><td>  <b>case</b> MCK__DOT_d: <b>return</b> <q>"MCK__DOT_d"</q>;</td></tr>
<tr><th id="9662">9662</th><td>  <b>case</b> MCK__DOT_f: <b>return</b> <q>"MCK__DOT_f"</q>;</td></tr>
<tr><th id="9663">9663</th><td>  <b>case</b> MCK__DOT_s16: <b>return</b> <q>"MCK__DOT_s16"</q>;</td></tr>
<tr><th id="9664">9664</th><td>  <b>case</b> MCK__DOT_s32: <b>return</b> <q>"MCK__DOT_s32"</q>;</td></tr>
<tr><th id="9665">9665</th><td>  <b>case</b> MCK__DOT_s64: <b>return</b> <q>"MCK__DOT_s64"</q>;</td></tr>
<tr><th id="9666">9666</th><td>  <b>case</b> MCK__DOT_s8: <b>return</b> <q>"MCK__DOT_s8"</q>;</td></tr>
<tr><th id="9667">9667</th><td>  <b>case</b> MCK__DOT_u16: <b>return</b> <q>"MCK__DOT_u16"</q>;</td></tr>
<tr><th id="9668">9668</th><td>  <b>case</b> MCK__DOT_u32: <b>return</b> <q>"MCK__DOT_u32"</q>;</td></tr>
<tr><th id="9669">9669</th><td>  <b>case</b> MCK__DOT_u64: <b>return</b> <q>"MCK__DOT_u64"</q>;</td></tr>
<tr><th id="9670">9670</th><td>  <b>case</b> MCK__DOT_u8: <b>return</b> <q>"MCK__DOT_u8"</q>;</td></tr>
<tr><th id="9671">9671</th><td>  <b>case</b> MCK__DOT_f32: <b>return</b> <q>"MCK__DOT_f32"</q>;</td></tr>
<tr><th id="9672">9672</th><td>  <b>case</b> MCK__DOT_f64: <b>return</b> <q>"MCK__DOT_f64"</q>;</td></tr>
<tr><th id="9673">9673</th><td>  <b>case</b> MCK__DOT_i16: <b>return</b> <q>"MCK__DOT_i16"</q>;</td></tr>
<tr><th id="9674">9674</th><td>  <b>case</b> MCK__DOT_i32: <b>return</b> <q>"MCK__DOT_i32"</q>;</td></tr>
<tr><th id="9675">9675</th><td>  <b>case</b> MCK__DOT_i64: <b>return</b> <q>"MCK__DOT_i64"</q>;</td></tr>
<tr><th id="9676">9676</th><td>  <b>case</b> MCK__DOT_i8: <b>return</b> <q>"MCK__DOT_i8"</q>;</td></tr>
<tr><th id="9677">9677</th><td>  <b>case</b> MCK__DOT_p16: <b>return</b> <q>"MCK__DOT_p16"</q>;</td></tr>
<tr><th id="9678">9678</th><td>  <b>case</b> MCK__DOT_p8: <b>return</b> <q>"MCK__DOT_p8"</q>;</td></tr>
<tr><th id="9679">9679</th><td>  <b>case</b> MCK__EXCLAIM_: <b>return</b> <q>"MCK__EXCLAIM_"</q>;</td></tr>
<tr><th id="9680">9680</th><td>  <b>case</b> MCK__HASH_0: <b>return</b> <q>"MCK__HASH_0"</q>;</td></tr>
<tr><th id="9681">9681</th><td>  <b>case</b> MCK__HASH_16: <b>return</b> <q>"MCK__HASH_16"</q>;</td></tr>
<tr><th id="9682">9682</th><td>  <b>case</b> MCK__HASH_8: <b>return</b> <q>"MCK__HASH_8"</q>;</td></tr>
<tr><th id="9683">9683</th><td>  <b>case</b> MCK__DOT_16: <b>return</b> <q>"MCK__DOT_16"</q>;</td></tr>
<tr><th id="9684">9684</th><td>  <b>case</b> MCK__DOT_32: <b>return</b> <q>"MCK__DOT_32"</q>;</td></tr>
<tr><th id="9685">9685</th><td>  <b>case</b> MCK__DOT_64: <b>return</b> <q>"MCK__DOT_64"</q>;</td></tr>
<tr><th id="9686">9686</th><td>  <b>case</b> MCK__DOT_8: <b>return</b> <q>"MCK__DOT_8"</q>;</td></tr>
<tr><th id="9687">9687</th><td>  <b>case</b> MCK__DOT_bf16: <b>return</b> <q>"MCK__DOT_bf16"</q>;</td></tr>
<tr><th id="9688">9688</th><td>  <b>case</b> MCK__DOT_f16: <b>return</b> <q>"MCK__DOT_f16"</q>;</td></tr>
<tr><th id="9689">9689</th><td>  <b>case</b> MCK__DOT_p64: <b>return</b> <q>"MCK__DOT_p64"</q>;</td></tr>
<tr><th id="9690">9690</th><td>  <b>case</b> MCK__DOT_w: <b>return</b> <q>"MCK__DOT_w"</q>;</td></tr>
<tr><th id="9691">9691</th><td>  <b>case</b> MCK__91_: <b>return</b> <q>"MCK__91_"</q>;</td></tr>
<tr><th id="9692">9692</th><td>  <b>case</b> MCK__93_: <b>return</b> <q>"MCK__93_"</q>;</td></tr>
<tr><th id="9693">9693</th><td>  <b>case</b> MCK__94_: <b>return</b> <q>"MCK__94_"</q>;</td></tr>
<tr><th id="9694">9694</th><td>  <b>case</b> MCK__123_: <b>return</b> <q>"MCK__123_"</q>;</td></tr>
<tr><th id="9695">9695</th><td>  <b>case</b> MCK__125_: <b>return</b> <q>"MCK__125_"</q>;</td></tr>
<tr><th id="9696">9696</th><td>  <b>case</b> MCK_Reg103: <b>return</b> <q>"MCK_Reg103"</q>;</td></tr>
<tr><th id="9697">9697</th><td>  <b>case</b> MCK_Reg87: <b>return</b> <q>"MCK_Reg87"</q>;</td></tr>
<tr><th id="9698">9698</th><td>  <b>case</b> MCK_Reg32: <b>return</b> <q>"MCK_Reg32"</q>;</td></tr>
<tr><th id="9699">9699</th><td>  <b>case</b> MCK_APSR: <b>return</b> <q>"MCK_APSR"</q>;</td></tr>
<tr><th id="9700">9700</th><td>  <b>case</b> MCK_APSR_NZCV: <b>return</b> <q>"MCK_APSR_NZCV"</q>;</td></tr>
<tr><th id="9701">9701</th><td>  <b>case</b> MCK_CCR: <b>return</b> <q>"MCK_CCR"</q>;</td></tr>
<tr><th id="9702">9702</th><td>  <b>case</b> MCK_FPCXTRegs: <b>return</b> <q>"MCK_FPCXTRegs"</q>;</td></tr>
<tr><th id="9703">9703</th><td>  <b>case</b> MCK_FPCXTS: <b>return</b> <q>"MCK_FPCXTS"</q>;</td></tr>
<tr><th id="9704">9704</th><td>  <b>case</b> MCK_FPEXC: <b>return</b> <q>"MCK_FPEXC"</q>;</td></tr>
<tr><th id="9705">9705</th><td>  <b>case</b> MCK_FPINST: <b>return</b> <q>"MCK_FPINST"</q>;</td></tr>
<tr><th id="9706">9706</th><td>  <b>case</b> MCK_FPINST2: <b>return</b> <q>"MCK_FPINST2"</q>;</td></tr>
<tr><th id="9707">9707</th><td>  <b>case</b> MCK_FPSCR: <b>return</b> <q>"MCK_FPSCR"</q>;</td></tr>
<tr><th id="9708">9708</th><td>  <b>case</b> MCK_FPSCR_NZCVQC: <b>return</b> <q>"MCK_FPSCR_NZCVQC"</q>;</td></tr>
<tr><th id="9709">9709</th><td>  <b>case</b> MCK_FPSID: <b>return</b> <q>"MCK_FPSID"</q>;</td></tr>
<tr><th id="9710">9710</th><td>  <b>case</b> MCK_GPRlr: <b>return</b> <q>"MCK_GPRlr"</q>;</td></tr>
<tr><th id="9711">9711</th><td>  <b>case</b> MCK_GPRsp: <b>return</b> <q>"MCK_GPRsp"</q>;</td></tr>
<tr><th id="9712">9712</th><td>  <b>case</b> MCK_MVFR0: <b>return</b> <q>"MCK_MVFR0"</q>;</td></tr>
<tr><th id="9713">9713</th><td>  <b>case</b> MCK_MVFR1: <b>return</b> <q>"MCK_MVFR1"</q>;</td></tr>
<tr><th id="9714">9714</th><td>  <b>case</b> MCK_MVFR2: <b>return</b> <q>"MCK_MVFR2"</q>;</td></tr>
<tr><th id="9715">9715</th><td>  <b>case</b> MCK_P0: <b>return</b> <q>"MCK_P0"</q>;</td></tr>
<tr><th id="9716">9716</th><td>  <b>case</b> MCK_PC: <b>return</b> <q>"MCK_PC"</q>;</td></tr>
<tr><th id="9717">9717</th><td>  <b>case</b> MCK_SPSR: <b>return</b> <q>"MCK_SPSR"</q>;</td></tr>
<tr><th id="9718">9718</th><td>  <b>case</b> MCK_VCCR: <b>return</b> <q>"MCK_VCCR"</q>;</td></tr>
<tr><th id="9719">9719</th><td>  <b>case</b> MCK_cl_FPSCR_NZCV: <b>return</b> <q>"MCK_cl_FPSCR_NZCV"</q>;</td></tr>
<tr><th id="9720">9720</th><td>  <b>case</b> MCK_Reg128: <b>return</b> <q>"MCK_Reg128"</q>;</td></tr>
<tr><th id="9721">9721</th><td>  <b>case</b> MCK_Reg101: <b>return</b> <q>"MCK_Reg101"</q>;</td></tr>
<tr><th id="9722">9722</th><td>  <b>case</b> MCK_Reg96: <b>return</b> <q>"MCK_Reg96"</q>;</td></tr>
<tr><th id="9723">9723</th><td>  <b>case</b> MCK_Reg88: <b>return</b> <q>"MCK_Reg88"</q>;</td></tr>
<tr><th id="9724">9724</th><td>  <b>case</b> MCK_Reg31: <b>return</b> <q>"MCK_Reg31"</q>;</td></tr>
<tr><th id="9725">9725</th><td>  <b>case</b> MCK_Reg29: <b>return</b> <q>"MCK_Reg29"</q>;</td></tr>
<tr><th id="9726">9726</th><td>  <b>case</b> MCK_Reg20: <b>return</b> <q>"MCK_Reg20"</q>;</td></tr>
<tr><th id="9727">9727</th><td>  <b>case</b> MCK_Reg15: <b>return</b> <q>"MCK_Reg15"</q>;</td></tr>
<tr><th id="9728">9728</th><td>  <b>case</b> MCK_Reg129: <b>return</b> <q>"MCK_Reg129"</q>;</td></tr>
<tr><th id="9729">9729</th><td>  <b>case</b> MCK_Reg116: <b>return</b> <q>"MCK_Reg116"</q>;</td></tr>
<tr><th id="9730">9730</th><td>  <b>case</b> MCK_Reg111: <b>return</b> <q>"MCK_Reg111"</q>;</td></tr>
<tr><th id="9731">9731</th><td>  <b>case</b> MCK_Reg102: <b>return</b> <q>"MCK_Reg102"</q>;</td></tr>
<tr><th id="9732">9732</th><td>  <b>case</b> MCK_Reg100: <b>return</b> <q>"MCK_Reg100"</q>;</td></tr>
<tr><th id="9733">9733</th><td>  <b>case</b> MCK_Reg89: <b>return</b> <q>"MCK_Reg89"</q>;</td></tr>
<tr><th id="9734">9734</th><td>  <b>case</b> MCK_Reg73: <b>return</b> <q>"MCK_Reg73"</q>;</td></tr>
<tr><th id="9735">9735</th><td>  <b>case</b> MCK_Reg19: <b>return</b> <q>"MCK_Reg19"</q>;</td></tr>
<tr><th id="9736">9736</th><td>  <b>case</b> MCK_Reg130: <b>return</b> <q>"MCK_Reg130"</q>;</td></tr>
<tr><th id="9737">9737</th><td>  <b>case</b> MCK_Reg121: <b>return</b> <q>"MCK_Reg121"</q>;</td></tr>
<tr><th id="9738">9738</th><td>  <b>case</b> MCK_Reg117: <b>return</b> <q>"MCK_Reg117"</q>;</td></tr>
<tr><th id="9739">9739</th><td>  <b>case</b> MCK_Reg112: <b>return</b> <q>"MCK_Reg112"</q>;</td></tr>
<tr><th id="9740">9740</th><td>  <b>case</b> MCK_Reg97: <b>return</b> <q>"MCK_Reg97"</q>;</td></tr>
<tr><th id="9741">9741</th><td>  <b>case</b> MCK_Reg90: <b>return</b> <q>"MCK_Reg90"</q>;</td></tr>
<tr><th id="9742">9742</th><td>  <b>case</b> MCK_Reg74: <b>return</b> <q>"MCK_Reg74"</q>;</td></tr>
<tr><th id="9743">9743</th><td>  <b>case</b> MCK_Reg30: <b>return</b> <q>"MCK_Reg30"</q>;</td></tr>
<tr><th id="9744">9744</th><td>  <b>case</b> MCK_Reg23: <b>return</b> <q>"MCK_Reg23"</q>;</td></tr>
<tr><th id="9745">9745</th><td>  <b>case</b> MCK_Reg21: <b>return</b> <q>"MCK_Reg21"</q>;</td></tr>
<tr><th id="9746">9746</th><td>  <b>case</b> MCK_Reg16: <b>return</b> <q>"MCK_Reg16"</q>;</td></tr>
<tr><th id="9747">9747</th><td>  <b>case</b> MCK_Reg0: <b>return</b> <q>"MCK_Reg0"</q>;</td></tr>
<tr><th id="9748">9748</th><td>  <b>case</b> MCK_QPR_8: <b>return</b> <q>"MCK_QPR_8"</q>;</td></tr>
<tr><th id="9749">9749</th><td>  <b>case</b> MCK_Reg91: <b>return</b> <q>"MCK_Reg91"</q>;</td></tr>
<tr><th id="9750">9750</th><td>  <b>case</b> MCK_Reg85: <b>return</b> <q>"MCK_Reg85"</q>;</td></tr>
<tr><th id="9751">9751</th><td>  <b>case</b> MCK_Reg27: <b>return</b> <q>"MCK_Reg27"</q>;</td></tr>
<tr><th id="9752">9752</th><td>  <b>case</b> MCK_tcGPR: <b>return</b> <q>"MCK_tcGPR"</q>;</td></tr>
<tr><th id="9753">9753</th><td>  <b>case</b> MCK_Reg131: <b>return</b> <q>"MCK_Reg131"</q>;</td></tr>
<tr><th id="9754">9754</th><td>  <b>case</b> MCK_Reg122: <b>return</b> <q>"MCK_Reg122"</q>;</td></tr>
<tr><th id="9755">9755</th><td>  <b>case</b> MCK_Reg104: <b>return</b> <q>"MCK_Reg104"</q>;</td></tr>
<tr><th id="9756">9756</th><td>  <b>case</b> MCK_Reg92: <b>return</b> <q>"MCK_Reg92"</q>;</td></tr>
<tr><th id="9757">9757</th><td>  <b>case</b> MCK_Reg86: <b>return</b> <q>"MCK_Reg86"</q>;</td></tr>
<tr><th id="9758">9758</th><td>  <b>case</b> MCK_Reg68: <b>return</b> <q>"MCK_Reg68"</q>;</td></tr>
<tr><th id="9759">9759</th><td>  <b>case</b> MCK_Reg28: <b>return</b> <q>"MCK_Reg28"</q>;</td></tr>
<tr><th id="9760">9760</th><td>  <b>case</b> MCK_Reg26: <b>return</b> <q>"MCK_Reg26"</q>;</td></tr>
<tr><th id="9761">9761</th><td>  <b>case</b> MCK_Reg17: <b>return</b> <q>"MCK_Reg17"</q>;</td></tr>
<tr><th id="9762">9762</th><td>  <b>case</b> MCK_GPRPairnosp: <b>return</b> <q>"MCK_GPRPairnosp"</q>;</td></tr>
<tr><th id="9763">9763</th><td>  <b>case</b> MCK_tGPROdd: <b>return</b> <q>"MCK_tGPROdd"</q>;</td></tr>
<tr><th id="9764">9764</th><td>  <b>case</b> MCK_Reg132: <b>return</b> <q>"MCK_Reg132"</q>;</td></tr>
<tr><th id="9765">9765</th><td>  <b>case</b> MCK_Reg118: <b>return</b> <q>"MCK_Reg118"</q>;</td></tr>
<tr><th id="9766">9766</th><td>  <b>case</b> MCK_Reg113: <b>return</b> <q>"MCK_Reg113"</q>;</td></tr>
<tr><th id="9767">9767</th><td>  <b>case</b> MCK_Reg105: <b>return</b> <q>"MCK_Reg105"</q>;</td></tr>
<tr><th id="9768">9768</th><td>  <b>case</b> MCK_Reg93: <b>return</b> <q>"MCK_Reg93"</q>;</td></tr>
<tr><th id="9769">9769</th><td>  <b>case</b> MCK_Reg83: <b>return</b> <q>"MCK_Reg83"</q>;</td></tr>
<tr><th id="9770">9770</th><td>  <b>case</b> MCK_Reg75: <b>return</b> <q>"MCK_Reg75"</q>;</td></tr>
<tr><th id="9771">9771</th><td>  <b>case</b> MCK_Reg48: <b>return</b> <q>"MCK_Reg48"</q>;</td></tr>
<tr><th id="9772">9772</th><td>  <b>case</b> MCK_Reg24: <b>return</b> <q>"MCK_Reg24"</q>;</td></tr>
<tr><th id="9773">9773</th><td>  <b>case</b> MCK_GPRPair: <b>return</b> <q>"MCK_GPRPair"</q>;</td></tr>
<tr><th id="9774">9774</th><td>  <b>case</b> MCK_Reg133: <b>return</b> <q>"MCK_Reg133"</q>;</td></tr>
<tr><th id="9775">9775</th><td>  <b>case</b> MCK_Reg123: <b>return</b> <q>"MCK_Reg123"</q>;</td></tr>
<tr><th id="9776">9776</th><td>  <b>case</b> MCK_Reg119: <b>return</b> <q>"MCK_Reg119"</q>;</td></tr>
<tr><th id="9777">9777</th><td>  <b>case</b> MCK_Reg114: <b>return</b> <q>"MCK_Reg114"</q>;</td></tr>
<tr><th id="9778">9778</th><td>  <b>case</b> MCK_Reg106: <b>return</b> <q>"MCK_Reg106"</q>;</td></tr>
<tr><th id="9779">9779</th><td>  <b>case</b> MCK_Reg94: <b>return</b> <q>"MCK_Reg94"</q>;</td></tr>
<tr><th id="9780">9780</th><td>  <b>case</b> MCK_Reg84: <b>return</b> <q>"MCK_Reg84"</q>;</td></tr>
<tr><th id="9781">9781</th><td>  <b>case</b> MCK_Reg76: <b>return</b> <q>"MCK_Reg76"</q>;</td></tr>
<tr><th id="9782">9782</th><td>  <b>case</b> MCK_Reg69: <b>return</b> <q>"MCK_Reg69"</q>;</td></tr>
<tr><th id="9783">9783</th><td>  <b>case</b> MCK_Reg49: <b>return</b> <q>"MCK_Reg49"</q>;</td></tr>
<tr><th id="9784">9784</th><td>  <b>case</b> MCK_DPR_8: <b>return</b> <q>"MCK_DPR_8"</q>;</td></tr>
<tr><th id="9785">9785</th><td>  <b>case</b> MCK_MQPR: <b>return</b> <q>"MCK_MQPR"</q>;</td></tr>
<tr><th id="9786">9786</th><td>  <b>case</b> MCK_hGPR: <b>return</b> <q>"MCK_hGPR"</q>;</td></tr>
<tr><th id="9787">9787</th><td>  <b>case</b> MCK_tGPR: <b>return</b> <q>"MCK_tGPR"</q>;</td></tr>
<tr><th id="9788">9788</th><td>  <b>case</b> MCK_tGPREven: <b>return</b> <q>"MCK_tGPREven"</q>;</td></tr>
<tr><th id="9789">9789</th><td>  <b>case</b> MCK_tGPRwithpc: <b>return</b> <q>"MCK_tGPRwithpc"</q>;</td></tr>
<tr><th id="9790">9790</th><td>  <b>case</b> MCK_Reg124: <b>return</b> <q>"MCK_Reg124"</q>;</td></tr>
<tr><th id="9791">9791</th><td>  <b>case</b> MCK_Reg2: <b>return</b> <q>"MCK_Reg2"</q>;</td></tr>
<tr><th id="9792">9792</th><td>  <b>case</b> MCK_Reg81: <b>return</b> <q>"MCK_Reg81"</q>;</td></tr>
<tr><th id="9793">9793</th><td>  <b>case</b> MCK_Reg11: <b>return</b> <q>"MCK_Reg11"</q>;</td></tr>
<tr><th id="9794">9794</th><td>  <b>case</b> MCK_QQQQPR: <b>return</b> <q>"MCK_QQQQPR"</q>;</td></tr>
<tr><th id="9795">9795</th><td>  <b>case</b> MCK_Reg134: <b>return</b> <q>"MCK_Reg134"</q>;</td></tr>
<tr><th id="9796">9796</th><td>  <b>case</b> MCK_Reg125: <b>return</b> <q>"MCK_Reg125"</q>;</td></tr>
<tr><th id="9797">9797</th><td>  <b>case</b> MCK_Reg107: <b>return</b> <q>"MCK_Reg107"</q>;</td></tr>
<tr><th id="9798">9798</th><td>  <b>case</b> MCK_Reg82: <b>return</b> <q>"MCK_Reg82"</q>;</td></tr>
<tr><th id="9799">9799</th><td>  <b>case</b> MCK_Reg70: <b>return</b> <q>"MCK_Reg70"</q>;</td></tr>
<tr><th id="9800">9800</th><td>  <b>case</b> MCK_GPRnoip: <b>return</b> <q>"MCK_GPRnoip"</q>;</td></tr>
<tr><th id="9801">9801</th><td>  <b>case</b> MCK_rGPR: <b>return</b> <q>"MCK_rGPR"</q>;</td></tr>
<tr><th id="9802">9802</th><td>  <b>case</b> MCK_Reg120: <b>return</b> <q>"MCK_Reg120"</q>;</td></tr>
<tr><th id="9803">9803</th><td>  <b>case</b> MCK_Reg115: <b>return</b> <q>"MCK_Reg115"</q>;</td></tr>
<tr><th id="9804">9804</th><td>  <b>case</b> MCK_Reg108: <b>return</b> <q>"MCK_Reg108"</q>;</td></tr>
<tr><th id="9805">9805</th><td>  <b>case</b> MCK_Reg79: <b>return</b> <q>"MCK_Reg79"</q>;</td></tr>
<tr><th id="9806">9806</th><td>  <b>case</b> MCK_Reg46: <b>return</b> <q>"MCK_Reg46"</q>;</td></tr>
<tr><th id="9807">9807</th><td>  <b>case</b> MCK_GPRnopc: <b>return</b> <q>"MCK_GPRnopc"</q>;</td></tr>
<tr><th id="9808">9808</th><td>  <b>case</b> MCK_GPRwithAPSR_NZCVnosp: <b>return</b> <q>"MCK_GPRwithAPSR_NZCVnosp"</q>;</td></tr>
<tr><th id="9809">9809</th><td>  <b>case</b> MCK_GPRwithAPSRnosp: <b>return</b> <q>"MCK_GPRwithAPSRnosp"</q>;</td></tr>
<tr><th id="9810">9810</th><td>  <b>case</b> MCK_GPRwithZRnosp: <b>return</b> <q>"MCK_GPRwithZRnosp"</q>;</td></tr>
<tr><th id="9811">9811</th><td>  <b>case</b> MCK_QQPR: <b>return</b> <q>"MCK_QQPR"</q>;</td></tr>
<tr><th id="9812">9812</th><td>  <b>case</b> MCK_Reg126: <b>return</b> <q>"MCK_Reg126"</q>;</td></tr>
<tr><th id="9813">9813</th><td>  <b>case</b> MCK_Reg109: <b>return</b> <q>"MCK_Reg109"</q>;</td></tr>
<tr><th id="9814">9814</th><td>  <b>case</b> MCK_Reg80: <b>return</b> <q>"MCK_Reg80"</q>;</td></tr>
<tr><th id="9815">9815</th><td>  <b>case</b> MCK_Reg71: <b>return</b> <q>"MCK_Reg71"</q>;</td></tr>
<tr><th id="9816">9816</th><td>  <b>case</b> MCK_Reg47: <b>return</b> <q>"MCK_Reg47"</q>;</td></tr>
<tr><th id="9817">9817</th><td>  <b>case</b> MCK_DPR_VFP2: <b>return</b> <q>"MCK_DPR_VFP2"</q>;</td></tr>
<tr><th id="9818">9818</th><td>  <b>case</b> MCK_GPR: <b>return</b> <q>"MCK_GPR"</q>;</td></tr>
<tr><th id="9819">9819</th><td>  <b>case</b> MCK_GPRwithAPSR: <b>return</b> <q>"MCK_GPRwithAPSR"</q>;</td></tr>
<tr><th id="9820">9820</th><td>  <b>case</b> MCK_GPRwithZR: <b>return</b> <q>"MCK_GPRwithZR"</q>;</td></tr>
<tr><th id="9821">9821</th><td>  <b>case</b> MCK_QPR: <b>return</b> <q>"MCK_QPR"</q>;</td></tr>
<tr><th id="9822">9822</th><td>  <b>case</b> MCK_SPR_8: <b>return</b> <q>"MCK_SPR_8"</q>;</td></tr>
<tr><th id="9823">9823</th><td>  <b>case</b> MCK_DTripleSpc: <b>return</b> <q>"MCK_DTripleSpc"</q>;</td></tr>
<tr><th id="9824">9824</th><td>  <b>case</b> MCK_DQuad: <b>return</b> <q>"MCK_DQuad"</q>;</td></tr>
<tr><th id="9825">9825</th><td>  <b>case</b> MCK_DPairSpc: <b>return</b> <q>"MCK_DPairSpc"</q>;</td></tr>
<tr><th id="9826">9826</th><td>  <b>case</b> MCK_DTriple: <b>return</b> <q>"MCK_DTriple"</q>;</td></tr>
<tr><th id="9827">9827</th><td>  <b>case</b> MCK_DPair: <b>return</b> <q>"MCK_DPair"</q>;</td></tr>
<tr><th id="9828">9828</th><td>  <b>case</b> MCK_DPR: <b>return</b> <q>"MCK_DPR"</q>;</td></tr>
<tr><th id="9829">9829</th><td>  <b>case</b> MCK_HPR: <b>return</b> <q>"MCK_HPR"</q>;</td></tr>
<tr><th id="9830">9830</th><td>  <b>case</b> MCK_FPWithVPR: <b>return</b> <q>"MCK_FPWithVPR"</q>;</td></tr>
<tr><th id="9831">9831</th><td>  <b>case</b> MCK_AM2OffsetImm: <b>return</b> <q>"MCK_AM2OffsetImm"</q>;</td></tr>
<tr><th id="9832">9832</th><td>  <b>case</b> MCK_AM3Offset: <b>return</b> <q>"MCK_AM3Offset"</q>;</td></tr>
<tr><th id="9833">9833</th><td>  <b>case</b> MCK_ARMBranchTarget: <b>return</b> <q>"MCK_ARMBranchTarget"</q>;</td></tr>
<tr><th id="9834">9834</th><td>  <b>case</b> MCK_AddrMode3: <b>return</b> <q>"MCK_AddrMode3"</q>;</td></tr>
<tr><th id="9835">9835</th><td>  <b>case</b> MCK_AddrMode5: <b>return</b> <q>"MCK_AddrMode5"</q>;</td></tr>
<tr><th id="9836">9836</th><td>  <b>case</b> MCK_AddrMode5FP16: <b>return</b> <q>"MCK_AddrMode5FP16"</q>;</td></tr>
<tr><th id="9837">9837</th><td>  <b>case</b> MCK_AlignedMemory16: <b>return</b> <q>"MCK_AlignedMemory16"</q>;</td></tr>
<tr><th id="9838">9838</th><td>  <b>case</b> MCK_AlignedMemory32: <b>return</b> <q>"MCK_AlignedMemory32"</q>;</td></tr>
<tr><th id="9839">9839</th><td>  <b>case</b> MCK_AlignedMemory64: <b>return</b> <q>"MCK_AlignedMemory64"</q>;</td></tr>
<tr><th id="9840">9840</th><td>  <b>case</b> MCK_AlignedMemory64or128: <b>return</b> <q>"MCK_AlignedMemory64or128"</q>;</td></tr>
<tr><th id="9841">9841</th><td>  <b>case</b> MCK_AlignedMemory64or128or256: <b>return</b> <q>"MCK_AlignedMemory64or128or256"</q>;</td></tr>
<tr><th id="9842">9842</th><td>  <b>case</b> MCK_AlignedMemoryNone: <b>return</b> <q>"MCK_AlignedMemoryNone"</q>;</td></tr>
<tr><th id="9843">9843</th><td>  <b>case</b> MCK_AlignedMemory: <b>return</b> <q>"MCK_AlignedMemory"</q>;</td></tr>
<tr><th id="9844">9844</th><td>  <b>case</b> MCK_DupAlignedMemory16: <b>return</b> <q>"MCK_DupAlignedMemory16"</q>;</td></tr>
<tr><th id="9845">9845</th><td>  <b>case</b> MCK_DupAlignedMemory32: <b>return</b> <q>"MCK_DupAlignedMemory32"</q>;</td></tr>
<tr><th id="9846">9846</th><td>  <b>case</b> MCK_DupAlignedMemory64: <b>return</b> <q>"MCK_DupAlignedMemory64"</q>;</td></tr>
<tr><th id="9847">9847</th><td>  <b>case</b> MCK_DupAlignedMemory64or128: <b>return</b> <q>"MCK_DupAlignedMemory64or128"</q>;</td></tr>
<tr><th id="9848">9848</th><td>  <b>case</b> MCK_DupAlignedMemoryNone: <b>return</b> <q>"MCK_DupAlignedMemoryNone"</q>;</td></tr>
<tr><th id="9849">9849</th><td>  <b>case</b> MCK_AdrLabel: <b>return</b> <q>"MCK_AdrLabel"</q>;</td></tr>
<tr><th id="9850">9850</th><td>  <b>case</b> MCK_BankedReg: <b>return</b> <q>"MCK_BankedReg"</q>;</td></tr>
<tr><th id="9851">9851</th><td>  <b>case</b> MCK_Bitfield: <b>return</b> <q>"MCK_Bitfield"</q>;</td></tr>
<tr><th id="9852">9852</th><td>  <b>case</b> MCK_CCOut: <b>return</b> <q>"MCK_CCOut"</q>;</td></tr>
<tr><th id="9853">9853</th><td>  <b>case</b> MCK_CondCode: <b>return</b> <q>"MCK_CondCode"</q>;</td></tr>
<tr><th id="9854">9854</th><td>  <b>case</b> MCK_CoprocNum: <b>return</b> <q>"MCK_CoprocNum"</q>;</td></tr>
<tr><th id="9855">9855</th><td>  <b>case</b> MCK_CoprocOption: <b>return</b> <q>"MCK_CoprocOption"</q>;</td></tr>
<tr><th id="9856">9856</th><td>  <b>case</b> MCK_CoprocReg: <b>return</b> <q>"MCK_CoprocReg"</q>;</td></tr>
<tr><th id="9857">9857</th><td>  <b>case</b> MCK_DPRRegList: <b>return</b> <q>"MCK_DPRRegList"</q>;</td></tr>
<tr><th id="9858">9858</th><td>  <b>case</b> MCK_FPDRegListWithVPR: <b>return</b> <q>"MCK_FPDRegListWithVPR"</q>;</td></tr>
<tr><th id="9859">9859</th><td>  <b>case</b> MCK_FPImm: <b>return</b> <q>"MCK_FPImm"</q>;</td></tr>
<tr><th id="9860">9860</th><td>  <b>case</b> MCK_FPSRegListWithVPR: <b>return</b> <q>"MCK_FPSRegListWithVPR"</q>;</td></tr>
<tr><th id="9861">9861</th><td>  <b>case</b> MCK_Imm0_15: <b>return</b> <q>"MCK_Imm0_15"</q>;</td></tr>
<tr><th id="9862">9862</th><td>  <b>case</b> MCK_Imm0_1: <b>return</b> <q>"MCK_Imm0_1"</q>;</td></tr>
<tr><th id="9863">9863</th><td>  <b>case</b> MCK_Imm0_239: <b>return</b> <q>"MCK_Imm0_239"</q>;</td></tr>
<tr><th id="9864">9864</th><td>  <b>case</b> MCK_Imm0_255: <b>return</b> <q>"MCK_Imm0_255"</q>;</td></tr>
<tr><th id="9865">9865</th><td>  <b>case</b> MCK_Imm0_31: <b>return</b> <q>"MCK_Imm0_31"</q>;</td></tr>
<tr><th id="9866">9866</th><td>  <b>case</b> MCK_Imm0_32: <b>return</b> <q>"MCK_Imm0_32"</q>;</td></tr>
<tr><th id="9867">9867</th><td>  <b>case</b> MCK_Imm0_3: <b>return</b> <q>"MCK_Imm0_3"</q>;</td></tr>
<tr><th id="9868">9868</th><td>  <b>case</b> MCK_Imm0_63: <b>return</b> <q>"MCK_Imm0_63"</q>;</td></tr>
<tr><th id="9869">9869</th><td>  <b>case</b> MCK_Imm0_65535: <b>return</b> <q>"MCK_Imm0_65535"</q>;</td></tr>
<tr><th id="9870">9870</th><td>  <b>case</b> MCK_Imm0_65535Expr: <b>return</b> <q>"MCK_Imm0_65535Expr"</q>;</td></tr>
<tr><th id="9871">9871</th><td>  <b>case</b> MCK_Imm0_7: <b>return</b> <q>"MCK_Imm0_7"</q>;</td></tr>
<tr><th id="9872">9872</th><td>  <b>case</b> MCK_Imm16: <b>return</b> <q>"MCK_Imm16"</q>;</td></tr>
<tr><th id="9873">9873</th><td>  <b>case</b> MCK_Imm1_15: <b>return</b> <q>"MCK_Imm1_15"</q>;</td></tr>
<tr><th id="9874">9874</th><td>  <b>case</b> MCK_Imm1_16: <b>return</b> <q>"MCK_Imm1_16"</q>;</td></tr>
<tr><th id="9875">9875</th><td>  <b>case</b> MCK_Imm1_31: <b>return</b> <q>"MCK_Imm1_31"</q>;</td></tr>
<tr><th id="9876">9876</th><td>  <b>case</b> MCK_Imm1_32: <b>return</b> <q>"MCK_Imm1_32"</q>;</td></tr>
<tr><th id="9877">9877</th><td>  <b>case</b> MCK_Imm1_7: <b>return</b> <q>"MCK_Imm1_7"</q>;</td></tr>
<tr><th id="9878">9878</th><td>  <b>case</b> MCK_Imm24bit: <b>return</b> <q>"MCK_Imm24bit"</q>;</td></tr>
<tr><th id="9879">9879</th><td>  <b>case</b> MCK_Imm256_65535Expr: <b>return</b> <q>"MCK_Imm256_65535Expr"</q>;</td></tr>
<tr><th id="9880">9880</th><td>  <b>case</b> MCK_Imm32: <b>return</b> <q>"MCK_Imm32"</q>;</td></tr>
<tr><th id="9881">9881</th><td>  <b>case</b> MCK_Imm8: <b>return</b> <q>"MCK_Imm8"</q>;</td></tr>
<tr><th id="9882">9882</th><td>  <b>case</b> MCK_Imm8_255: <b>return</b> <q>"MCK_Imm8_255"</q>;</td></tr>
<tr><th id="9883">9883</th><td>  <b>case</b> MCK_Imm: <b>return</b> <q>"MCK_Imm"</q>;</td></tr>
<tr><th id="9884">9884</th><td>  <b>case</b> MCK_InstSyncBarrierOpt: <b>return</b> <q>"MCK_InstSyncBarrierOpt"</q>;</td></tr>
<tr><th id="9885">9885</th><td>  <b>case</b> MCK_MSRMask: <b>return</b> <q>"MCK_MSRMask"</q>;</td></tr>
<tr><th id="9886">9886</th><td>  <b>case</b> MCK_MVEShiftImm1_15: <b>return</b> <q>"MCK_MVEShiftImm1_15"</q>;</td></tr>
<tr><th id="9887">9887</th><td>  <b>case</b> MCK_MVEShiftImm1_7: <b>return</b> <q>"MCK_MVEShiftImm1_7"</q>;</td></tr>
<tr><th id="9888">9888</th><td>  <b>case</b> MCK_VIDUP_imm: <b>return</b> <q>"MCK_VIDUP_imm"</q>;</td></tr>
<tr><th id="9889">9889</th><td>  <b>case</b> MCK_MemBarrierOpt: <b>return</b> <q>"MCK_MemBarrierOpt"</q>;</td></tr>
<tr><th id="9890">9890</th><td>  <b>case</b> MCK_MemImm0_1020s4Offset: <b>return</b> <q>"MCK_MemImm0_1020s4Offset"</q>;</td></tr>
<tr><th id="9891">9891</th><td>  <b>case</b> MCK_MemImm12Offset: <b>return</b> <q>"MCK_MemImm12Offset"</q>;</td></tr>
<tr><th id="9892">9892</th><td>  <b>case</b> MCK_MemImm7Shift0Offset: <b>return</b> <q>"MCK_MemImm7Shift0Offset"</q>;</td></tr>
<tr><th id="9893">9893</th><td>  <b>case</b> MCK_MemImm7Shift0OffsetWB: <b>return</b> <q>"MCK_MemImm7Shift0OffsetWB"</q>;</td></tr>
<tr><th id="9894">9894</th><td>  <b>case</b> MCK_MemImm7Shift1Offset: <b>return</b> <q>"MCK_MemImm7Shift1Offset"</q>;</td></tr>
<tr><th id="9895">9895</th><td>  <b>case</b> MCK_MemImm7Shift1OffsetWB: <b>return</b> <q>"MCK_MemImm7Shift1OffsetWB"</q>;</td></tr>
<tr><th id="9896">9896</th><td>  <b>case</b> MCK_MemImm7Shift2Offset: <b>return</b> <q>"MCK_MemImm7Shift2Offset"</q>;</td></tr>
<tr><th id="9897">9897</th><td>  <b>case</b> MCK_MemImm7Shift2OffsetWB: <b>return</b> <q>"MCK_MemImm7Shift2OffsetWB"</q>;</td></tr>
<tr><th id="9898">9898</th><td>  <b>case</b> MCK_MemImm7s4Offset: <b>return</b> <q>"MCK_MemImm7s4Offset"</q>;</td></tr>
<tr><th id="9899">9899</th><td>  <b>case</b> MCK_MemImm8Offset: <b>return</b> <q>"MCK_MemImm8Offset"</q>;</td></tr>
<tr><th id="9900">9900</th><td>  <b>case</b> MCK_MemImm8s4Offset: <b>return</b> <q>"MCK_MemImm8s4Offset"</q>;</td></tr>
<tr><th id="9901">9901</th><td>  <b>case</b> MCK_MemNegImm8Offset: <b>return</b> <q>"MCK_MemNegImm8Offset"</q>;</td></tr>
<tr><th id="9902">9902</th><td>  <b>case</b> MCK_MemNoOffset: <b>return</b> <q>"MCK_MemNoOffset"</q>;</td></tr>
<tr><th id="9903">9903</th><td>  <b>case</b> MCK_MemNoOffsetT2: <b>return</b> <q>"MCK_MemNoOffsetT2"</q>;</td></tr>
<tr><th id="9904">9904</th><td>  <b>case</b> MCK_MemNoOffsetT2NoSp: <b>return</b> <q>"MCK_MemNoOffsetT2NoSp"</q>;</td></tr>
<tr><th id="9905">9905</th><td>  <b>case</b> MCK_MemNoOffsetT: <b>return</b> <q>"MCK_MemNoOffsetT"</q>;</td></tr>
<tr><th id="9906">9906</th><td>  <b>case</b> MCK_MemPosImm8Offset: <b>return</b> <q>"MCK_MemPosImm8Offset"</q>;</td></tr>
<tr><th id="9907">9907</th><td>  <b>case</b> MCK_MemRegOffset: <b>return</b> <q>"MCK_MemRegOffset"</q>;</td></tr>
<tr><th id="9908">9908</th><td>  <b>case</b> MCK_MemRegQS2Offset: <b>return</b> <q>"MCK_MemRegQS2Offset"</q>;</td></tr>
<tr><th id="9909">9909</th><td>  <b>case</b> MCK_MemRegQS3Offset: <b>return</b> <q>"MCK_MemRegQS3Offset"</q>;</td></tr>
<tr><th id="9910">9910</th><td>  <b>case</b> MCK_MemRegRQS0Offset: <b>return</b> <q>"MCK_MemRegRQS0Offset"</q>;</td></tr>
<tr><th id="9911">9911</th><td>  <b>case</b> MCK_MemRegRQS1Offset: <b>return</b> <q>"MCK_MemRegRQS1Offset"</q>;</td></tr>
<tr><th id="9912">9912</th><td>  <b>case</b> MCK_MemRegRQS2Offset: <b>return</b> <q>"MCK_MemRegRQS2Offset"</q>;</td></tr>
<tr><th id="9913">9913</th><td>  <b>case</b> MCK_MemRegRQS3Offset: <b>return</b> <q>"MCK_MemRegRQS3Offset"</q>;</td></tr>
<tr><th id="9914">9914</th><td>  <b>case</b> MCK_ModImm: <b>return</b> <q>"MCK_ModImm"</q>;</td></tr>
<tr><th id="9915">9915</th><td>  <b>case</b> MCK_ModImmNeg: <b>return</b> <q>"MCK_ModImmNeg"</q>;</td></tr>
<tr><th id="9916">9916</th><td>  <b>case</b> MCK_ModImmNot: <b>return</b> <q>"MCK_ModImmNot"</q>;</td></tr>
<tr><th id="9917">9917</th><td>  <b>case</b> MCK_MveSaturate: <b>return</b> <q>"MCK_MveSaturate"</q>;</td></tr>
<tr><th id="9918">9918</th><td>  <b>case</b> MCK_PKHASRImm: <b>return</b> <q>"MCK_PKHASRImm"</q>;</td></tr>
<tr><th id="9919">9919</th><td>  <b>case</b> MCK_PKHLSLImm: <b>return</b> <q>"MCK_PKHLSLImm"</q>;</td></tr>
<tr><th id="9920">9920</th><td>  <b>case</b> MCK_PostIdxImm8: <b>return</b> <q>"MCK_PostIdxImm8"</q>;</td></tr>
<tr><th id="9921">9921</th><td>  <b>case</b> MCK_PostIdxImm8s4: <b>return</b> <q>"MCK_PostIdxImm8s4"</q>;</td></tr>
<tr><th id="9922">9922</th><td>  <b>case</b> MCK_PostIdxReg: <b>return</b> <q>"MCK_PostIdxReg"</q>;</td></tr>
<tr><th id="9923">9923</th><td>  <b>case</b> MCK_PostIdxRegShifted: <b>return</b> <q>"MCK_PostIdxRegShifted"</q>;</td></tr>
<tr><th id="9924">9924</th><td>  <b>case</b> MCK_ProcIFlags: <b>return</b> <q>"MCK_ProcIFlags"</q>;</td></tr>
<tr><th id="9925">9925</th><td>  <b>case</b> MCK_RegList: <b>return</b> <q>"MCK_RegList"</q>;</td></tr>
<tr><th id="9926">9926</th><td>  <b>case</b> MCK_RegListWithAPSR: <b>return</b> <q>"MCK_RegListWithAPSR"</q>;</td></tr>
<tr><th id="9927">9927</th><td>  <b>case</b> MCK_RotImm: <b>return</b> <q>"MCK_RotImm"</q>;</td></tr>
<tr><th id="9928">9928</th><td>  <b>case</b> MCK_SPRRegList: <b>return</b> <q>"MCK_SPRRegList"</q>;</td></tr>
<tr><th id="9929">9929</th><td>  <b>case</b> MCK_SetEndImm: <b>return</b> <q>"MCK_SetEndImm"</q>;</td></tr>
<tr><th id="9930">9930</th><td>  <b>case</b> MCK_RegShiftedImm: <b>return</b> <q>"MCK_RegShiftedImm"</q>;</td></tr>
<tr><th id="9931">9931</th><td>  <b>case</b> MCK_RegShiftedReg: <b>return</b> <q>"MCK_RegShiftedReg"</q>;</td></tr>
<tr><th id="9932">9932</th><td>  <b>case</b> MCK_ShifterImm: <b>return</b> <q>"MCK_ShifterImm"</q>;</td></tr>
<tr><th id="9933">9933</th><td>  <b>case</b> MCK_ThumbBranchTarget: <b>return</b> <q>"MCK_ThumbBranchTarget"</q>;</td></tr>
<tr><th id="9934">9934</th><td>  <b>case</b> MCK_ThumbMemPC: <b>return</b> <q>"MCK_ThumbMemPC"</q>;</td></tr>
<tr><th id="9935">9935</th><td>  <b>case</b> MCK_ThumbModImmNeg1_7: <b>return</b> <q>"MCK_ThumbModImmNeg1_7"</q>;</td></tr>
<tr><th id="9936">9936</th><td>  <b>case</b> MCK_ThumbModImmNeg8_255: <b>return</b> <q>"MCK_ThumbModImmNeg8_255"</q>;</td></tr>
<tr><th id="9937">9937</th><td>  <b>case</b> MCK_ImmThumbSR: <b>return</b> <q>"MCK_ImmThumbSR"</q>;</td></tr>
<tr><th id="9938">9938</th><td>  <b>case</b> MCK_TraceSyncBarrierOpt: <b>return</b> <q>"MCK_TraceSyncBarrierOpt"</q>;</td></tr>
<tr><th id="9939">9939</th><td>  <b>case</b> MCK_UnsignedOffset_b8s2: <b>return</b> <q>"MCK_UnsignedOffset_b8s2"</q>;</td></tr>
<tr><th id="9940">9940</th><td>  <b>case</b> MCK_VPTPredN: <b>return</b> <q>"MCK_VPTPredN"</q>;</td></tr>
<tr><th id="9941">9941</th><td>  <b>case</b> MCK_VPTPredR: <b>return</b> <q>"MCK_VPTPredR"</q>;</td></tr>
<tr><th id="9942">9942</th><td>  <b>case</b> MCK_VecListTwoMQ: <b>return</b> <q>"MCK_VecListTwoMQ"</q>;</td></tr>
<tr><th id="9943">9943</th><td>  <b>case</b> MCK_VecListFourMQ: <b>return</b> <q>"MCK_VecListFourMQ"</q>;</td></tr>
<tr><th id="9944">9944</th><td>  <b>case</b> MCK_VecListDPairAllLanes: <b>return</b> <q>"MCK_VecListDPairAllLanes"</q>;</td></tr>
<tr><th id="9945">9945</th><td>  <b>case</b> MCK_VecListDPair: <b>return</b> <q>"MCK_VecListDPair"</q>;</td></tr>
<tr><th id="9946">9946</th><td>  <b>case</b> MCK_VecListDPairSpacedAllLanes: <b>return</b> <q>"MCK_VecListDPairSpacedAllLanes"</q>;</td></tr>
<tr><th id="9947">9947</th><td>  <b>case</b> MCK_VecListDPairSpaced: <b>return</b> <q>"MCK_VecListDPairSpaced"</q>;</td></tr>
<tr><th id="9948">9948</th><td>  <b>case</b> MCK_VecListFourDAllLanes: <b>return</b> <q>"MCK_VecListFourDAllLanes"</q>;</td></tr>
<tr><th id="9949">9949</th><td>  <b>case</b> MCK_VecListFourD: <b>return</b> <q>"MCK_VecListFourD"</q>;</td></tr>
<tr><th id="9950">9950</th><td>  <b>case</b> MCK_VecListFourDByteIndexed: <b>return</b> <q>"MCK_VecListFourDByteIndexed"</q>;</td></tr>
<tr><th id="9951">9951</th><td>  <b>case</b> MCK_VecListFourDHWordIndexed: <b>return</b> <q>"MCK_VecListFourDHWordIndexed"</q>;</td></tr>
<tr><th id="9952">9952</th><td>  <b>case</b> MCK_VecListFourDWordIndexed: <b>return</b> <q>"MCK_VecListFourDWordIndexed"</q>;</td></tr>
<tr><th id="9953">9953</th><td>  <b>case</b> MCK_VecListFourQAllLanes: <b>return</b> <q>"MCK_VecListFourQAllLanes"</q>;</td></tr>
<tr><th id="9954">9954</th><td>  <b>case</b> MCK_VecListFourQ: <b>return</b> <q>"MCK_VecListFourQ"</q>;</td></tr>
<tr><th id="9955">9955</th><td>  <b>case</b> MCK_VecListFourQHWordIndexed: <b>return</b> <q>"MCK_VecListFourQHWordIndexed"</q>;</td></tr>
<tr><th id="9956">9956</th><td>  <b>case</b> MCK_VecListFourQWordIndexed: <b>return</b> <q>"MCK_VecListFourQWordIndexed"</q>;</td></tr>
<tr><th id="9957">9957</th><td>  <b>case</b> MCK_VecListOneDAllLanes: <b>return</b> <q>"MCK_VecListOneDAllLanes"</q>;</td></tr>
<tr><th id="9958">9958</th><td>  <b>case</b> MCK_VecListOneD: <b>return</b> <q>"MCK_VecListOneD"</q>;</td></tr>
<tr><th id="9959">9959</th><td>  <b>case</b> MCK_VecListOneDByteIndexed: <b>return</b> <q>"MCK_VecListOneDByteIndexed"</q>;</td></tr>
<tr><th id="9960">9960</th><td>  <b>case</b> MCK_VecListOneDHWordIndexed: <b>return</b> <q>"MCK_VecListOneDHWordIndexed"</q>;</td></tr>
<tr><th id="9961">9961</th><td>  <b>case</b> MCK_VecListOneDWordIndexed: <b>return</b> <q>"MCK_VecListOneDWordIndexed"</q>;</td></tr>
<tr><th id="9962">9962</th><td>  <b>case</b> MCK_VecListThreeDAllLanes: <b>return</b> <q>"MCK_VecListThreeDAllLanes"</q>;</td></tr>
<tr><th id="9963">9963</th><td>  <b>case</b> MCK_VecListThreeD: <b>return</b> <q>"MCK_VecListThreeD"</q>;</td></tr>
<tr><th id="9964">9964</th><td>  <b>case</b> MCK_VecListThreeDByteIndexed: <b>return</b> <q>"MCK_VecListThreeDByteIndexed"</q>;</td></tr>
<tr><th id="9965">9965</th><td>  <b>case</b> MCK_VecListThreeDHWordIndexed: <b>return</b> <q>"MCK_VecListThreeDHWordIndexed"</q>;</td></tr>
<tr><th id="9966">9966</th><td>  <b>case</b> MCK_VecListThreeDWordIndexed: <b>return</b> <q>"MCK_VecListThreeDWordIndexed"</q>;</td></tr>
<tr><th id="9967">9967</th><td>  <b>case</b> MCK_VecListThreeQAllLanes: <b>return</b> <q>"MCK_VecListThreeQAllLanes"</q>;</td></tr>
<tr><th id="9968">9968</th><td>  <b>case</b> MCK_VecListThreeQ: <b>return</b> <q>"MCK_VecListThreeQ"</q>;</td></tr>
<tr><th id="9969">9969</th><td>  <b>case</b> MCK_VecListThreeQHWordIndexed: <b>return</b> <q>"MCK_VecListThreeQHWordIndexed"</q>;</td></tr>
<tr><th id="9970">9970</th><td>  <b>case</b> MCK_VecListThreeQWordIndexed: <b>return</b> <q>"MCK_VecListThreeQWordIndexed"</q>;</td></tr>
<tr><th id="9971">9971</th><td>  <b>case</b> MCK_VecListTwoDByteIndexed: <b>return</b> <q>"MCK_VecListTwoDByteIndexed"</q>;</td></tr>
<tr><th id="9972">9972</th><td>  <b>case</b> MCK_VecListTwoDHWordIndexed: <b>return</b> <q>"MCK_VecListTwoDHWordIndexed"</q>;</td></tr>
<tr><th id="9973">9973</th><td>  <b>case</b> MCK_VecListTwoDWordIndexed: <b>return</b> <q>"MCK_VecListTwoDWordIndexed"</q>;</td></tr>
<tr><th id="9974">9974</th><td>  <b>case</b> MCK_VecListTwoQHWordIndexed: <b>return</b> <q>"MCK_VecListTwoQHWordIndexed"</q>;</td></tr>
<tr><th id="9975">9975</th><td>  <b>case</b> MCK_VecListTwoQWordIndexed: <b>return</b> <q>"MCK_VecListTwoQWordIndexed"</q>;</td></tr>
<tr><th id="9976">9976</th><td>  <b>case</b> MCK_VectorIndex16: <b>return</b> <q>"MCK_VectorIndex16"</q>;</td></tr>
<tr><th id="9977">9977</th><td>  <b>case</b> MCK_VectorIndex32: <b>return</b> <q>"MCK_VectorIndex32"</q>;</td></tr>
<tr><th id="9978">9978</th><td>  <b>case</b> MCK_VectorIndex64: <b>return</b> <q>"MCK_VectorIndex64"</q>;</td></tr>
<tr><th id="9979">9979</th><td>  <b>case</b> MCK_VectorIndex8: <b>return</b> <q>"MCK_VectorIndex8"</q>;</td></tr>
<tr><th id="9980">9980</th><td>  <b>case</b> MCK_MemTBB: <b>return</b> <q>"MCK_MemTBB"</q>;</td></tr>
<tr><th id="9981">9981</th><td>  <b>case</b> MCK_MemTBH: <b>return</b> <q>"MCK_MemTBH"</q>;</td></tr>
<tr><th id="9982">9982</th><td>  <b>case</b> MCK_MVEPairVectorIndex0: <b>return</b> <q>"MCK_MVEPairVectorIndex0"</q>;</td></tr>
<tr><th id="9983">9983</th><td>  <b>case</b> MCK_MVEPairVectorIndex2: <b>return</b> <q>"MCK_MVEPairVectorIndex2"</q>;</td></tr>
<tr><th id="9984">9984</th><td>  <b>case</b> MCK_ComplexRotationEven: <b>return</b> <q>"MCK_ComplexRotationEven"</q>;</td></tr>
<tr><th id="9985">9985</th><td>  <b>case</b> MCK_ComplexRotationOdd: <b>return</b> <q>"MCK_ComplexRotationOdd"</q>;</td></tr>
<tr><th id="9986">9986</th><td>  <b>case</b> MCK_NEONi16vmovi8Replicate: <b>return</b> <q>"MCK_NEONi16vmovi8Replicate"</q>;</td></tr>
<tr><th id="9987">9987</th><td>  <b>case</b> MCK_NEONi16invi8Replicate: <b>return</b> <q>"MCK_NEONi16invi8Replicate"</q>;</td></tr>
<tr><th id="9988">9988</th><td>  <b>case</b> MCK_NEONi32vmovi8Replicate: <b>return</b> <q>"MCK_NEONi32vmovi8Replicate"</q>;</td></tr>
<tr><th id="9989">9989</th><td>  <b>case</b> MCK_NEONi32invi8Replicate: <b>return</b> <q>"MCK_NEONi32invi8Replicate"</q>;</td></tr>
<tr><th id="9990">9990</th><td>  <b>case</b> MCK_NEONi64vmovi8Replicate: <b>return</b> <q>"MCK_NEONi64vmovi8Replicate"</q>;</td></tr>
<tr><th id="9991">9991</th><td>  <b>case</b> MCK_NEONi64invi8Replicate: <b>return</b> <q>"MCK_NEONi64invi8Replicate"</q>;</td></tr>
<tr><th id="9992">9992</th><td>  <b>case</b> MCK_NEONi32vmovi16Replicate: <b>return</b> <q>"MCK_NEONi32vmovi16Replicate"</q>;</td></tr>
<tr><th id="9993">9993</th><td>  <b>case</b> MCK_NEONi64vmovi16Replicate: <b>return</b> <q>"MCK_NEONi64vmovi16Replicate"</q>;</td></tr>
<tr><th id="9994">9994</th><td>  <b>case</b> MCK_NEONi64vmovi32Replicate: <b>return</b> <q>"MCK_NEONi64vmovi32Replicate"</q>;</td></tr>
<tr><th id="9995">9995</th><td>  <b>case</b> MCK_MVEVectorIndex4: <b>return</b> <q>"MCK_MVEVectorIndex4"</q>;</td></tr>
<tr><th id="9996">9996</th><td>  <b>case</b> MCK_MVEVectorIndex8: <b>return</b> <q>"MCK_MVEVectorIndex8"</q>;</td></tr>
<tr><th id="9997">9997</th><td>  <b>case</b> MCK_MVEVectorIndex16: <b>return</b> <q>"MCK_MVEVectorIndex16"</q>;</td></tr>
<tr><th id="9998">9998</th><td>  <b>case</b> MCK_MVEVcvtImm32: <b>return</b> <q>"MCK_MVEVcvtImm32"</q>;</td></tr>
<tr><th id="9999">9999</th><td>  <b>case</b> MCK_MVEVcvtImm16: <b>return</b> <q>"MCK_MVEVcvtImm16"</q>;</td></tr>
<tr><th id="10000">10000</th><td>  <b>case</b> MCK_TMemImm7Shift2Offset: <b>return</b> <q>"MCK_TMemImm7Shift2Offset"</q>;</td></tr>
<tr><th id="10001">10001</th><td>  <b>case</b> MCK_TMemImm7Shift0Offset: <b>return</b> <q>"MCK_TMemImm7Shift0Offset"</q>;</td></tr>
<tr><th id="10002">10002</th><td>  <b>case</b> MCK_TMemImm7Shift1Offset: <b>return</b> <q>"MCK_TMemImm7Shift1Offset"</q>;</td></tr>
<tr><th id="10003">10003</th><td>  <b>case</b> MCK_Imm3b: <b>return</b> <q>"MCK_Imm3b"</q>;</td></tr>
<tr><th id="10004">10004</th><td>  <b>case</b> MCK_Imm4b: <b>return</b> <q>"MCK_Imm4b"</q>;</td></tr>
<tr><th id="10005">10005</th><td>  <b>case</b> MCK_Imm6b: <b>return</b> <q>"MCK_Imm6b"</q>;</td></tr>
<tr><th id="10006">10006</th><td>  <b>case</b> MCK_Imm7b: <b>return</b> <q>"MCK_Imm7b"</q>;</td></tr>
<tr><th id="10007">10007</th><td>  <b>case</b> MCK_Imm9b: <b>return</b> <q>"MCK_Imm9b"</q>;</td></tr>
<tr><th id="10008">10008</th><td>  <b>case</b> MCK_Imm11b: <b>return</b> <q>"MCK_Imm11b"</q>;</td></tr>
<tr><th id="10009">10009</th><td>  <b>case</b> MCK_Imm12b: <b>return</b> <q>"MCK_Imm12b"</q>;</td></tr>
<tr><th id="10010">10010</th><td>  <b>case</b> MCK_Imm13b: <b>return</b> <q>"MCK_Imm13b"</q>;</td></tr>
<tr><th id="10011">10011</th><td>  <b>case</b> MCK_ConstPoolAsmImm: <b>return</b> <q>"MCK_ConstPoolAsmImm"</q>;</td></tr>
<tr><th id="10012">10012</th><td>  <b>case</b> MCK_FBits16: <b>return</b> <q>"MCK_FBits16"</q>;</td></tr>
<tr><th id="10013">10013</th><td>  <b>case</b> MCK_FBits32: <b>return</b> <q>"MCK_FBits32"</q>;</td></tr>
<tr><th id="10014">10014</th><td>  <b>case</b> MCK_Imm0_4095: <b>return</b> <q>"MCK_Imm0_4095"</q>;</td></tr>
<tr><th id="10015">10015</th><td>  <b>case</b> MCK_Imm0_4095Neg: <b>return</b> <q>"MCK_Imm0_4095Neg"</q>;</td></tr>
<tr><th id="10016">10016</th><td>  <b>case</b> MCK_ITMask: <b>return</b> <q>"MCK_ITMask"</q>;</td></tr>
<tr><th id="10017">10017</th><td>  <b>case</b> MCK_ITCondCode: <b>return</b> <q>"MCK_ITCondCode"</q>;</td></tr>
<tr><th id="10018">10018</th><td>  <b>case</b> MCK_LELabel: <b>return</b> <q>"MCK_LELabel"</q>;</td></tr>
<tr><th id="10019">10019</th><td>  <b>case</b> MCK_MVELongShift: <b>return</b> <q>"MCK_MVELongShift"</q>;</td></tr>
<tr><th id="10020">10020</th><td>  <b>case</b> MCK_NEONi16splat: <b>return</b> <q>"MCK_NEONi16splat"</q>;</td></tr>
<tr><th id="10021">10021</th><td>  <b>case</b> MCK_NEONi32splat: <b>return</b> <q>"MCK_NEONi32splat"</q>;</td></tr>
<tr><th id="10022">10022</th><td>  <b>case</b> MCK_NEONi64splat: <b>return</b> <q>"MCK_NEONi64splat"</q>;</td></tr>
<tr><th id="10023">10023</th><td>  <b>case</b> MCK_NEONi8splat: <b>return</b> <q>"MCK_NEONi8splat"</q>;</td></tr>
<tr><th id="10024">10024</th><td>  <b>case</b> MCK_NEONi16splatNot: <b>return</b> <q>"MCK_NEONi16splatNot"</q>;</td></tr>
<tr><th id="10025">10025</th><td>  <b>case</b> MCK_NEONi32splatNot: <b>return</b> <q>"MCK_NEONi32splatNot"</q>;</td></tr>
<tr><th id="10026">10026</th><td>  <b>case</b> MCK_NEONi32vmov: <b>return</b> <q>"MCK_NEONi32vmov"</q>;</td></tr>
<tr><th id="10027">10027</th><td>  <b>case</b> MCK_NEONi32vmovNeg: <b>return</b> <q>"MCK_NEONi32vmovNeg"</q>;</td></tr>
<tr><th id="10028">10028</th><td>  <b>case</b> MCK_CondCodeNoAL: <b>return</b> <q>"MCK_CondCodeNoAL"</q>;</td></tr>
<tr><th id="10029">10029</th><td>  <b>case</b> MCK_CondCodeNoALInv: <b>return</b> <q>"MCK_CondCodeNoALInv"</q>;</td></tr>
<tr><th id="10030">10030</th><td>  <b>case</b> MCK_CondCodeRestrictedFP: <b>return</b> <q>"MCK_CondCodeRestrictedFP"</q>;</td></tr>
<tr><th id="10031">10031</th><td>  <b>case</b> MCK_CondCodeRestrictedI: <b>return</b> <q>"MCK_CondCodeRestrictedI"</q>;</td></tr>
<tr><th id="10032">10032</th><td>  <b>case</b> MCK_CondCodeRestrictedS: <b>return</b> <q>"MCK_CondCodeRestrictedS"</q>;</td></tr>
<tr><th id="10033">10033</th><td>  <b>case</b> MCK_CondCodeRestrictedU: <b>return</b> <q>"MCK_CondCodeRestrictedU"</q>;</td></tr>
<tr><th id="10034">10034</th><td>  <b>case</b> MCK_ShrImm16: <b>return</b> <q>"MCK_ShrImm16"</q>;</td></tr>
<tr><th id="10035">10035</th><td>  <b>case</b> MCK_ShrImm32: <b>return</b> <q>"MCK_ShrImm32"</q>;</td></tr>
<tr><th id="10036">10036</th><td>  <b>case</b> MCK_ShrImm64: <b>return</b> <q>"MCK_ShrImm64"</q>;</td></tr>
<tr><th id="10037">10037</th><td>  <b>case</b> MCK_ShrImm8: <b>return</b> <q>"MCK_ShrImm8"</q>;</td></tr>
<tr><th id="10038">10038</th><td>  <b>case</b> MCK_T2SOImm: <b>return</b> <q>"MCK_T2SOImm"</q>;</td></tr>
<tr><th id="10039">10039</th><td>  <b>case</b> MCK_T2SOImmNeg: <b>return</b> <q>"MCK_T2SOImmNeg"</q>;</td></tr>
<tr><th id="10040">10040</th><td>  <b>case</b> MCK_T2SOImmNot: <b>return</b> <q>"MCK_T2SOImmNot"</q>;</td></tr>
<tr><th id="10041">10041</th><td>  <b>case</b> MCK_MemUImm12Offset: <b>return</b> <q>"MCK_MemUImm12Offset"</q>;</td></tr>
<tr><th id="10042">10042</th><td>  <b>case</b> MCK_T2MemRegOffset: <b>return</b> <q>"MCK_T2MemRegOffset"</q>;</td></tr>
<tr><th id="10043">10043</th><td>  <b>case</b> MCK_Imm7s4: <b>return</b> <q>"MCK_Imm7s4"</q>;</td></tr>
<tr><th id="10044">10044</th><td>  <b>case</b> MCK_Imm7Shift0: <b>return</b> <q>"MCK_Imm7Shift0"</q>;</td></tr>
<tr><th id="10045">10045</th><td>  <b>case</b> MCK_Imm7Shift1: <b>return</b> <q>"MCK_Imm7Shift1"</q>;</td></tr>
<tr><th id="10046">10046</th><td>  <b>case</b> MCK_Imm7Shift2: <b>return</b> <q>"MCK_Imm7Shift2"</q>;</td></tr>
<tr><th id="10047">10047</th><td>  <b>case</b> MCK_Imm8s4: <b>return</b> <q>"MCK_Imm8s4"</q>;</td></tr>
<tr><th id="10048">10048</th><td>  <b>case</b> MCK_MemPCRelImm12: <b>return</b> <q>"MCK_MemPCRelImm12"</q>;</td></tr>
<tr><th id="10049">10049</th><td>  <b>case</b> MCK_MemThumbRIs1: <b>return</b> <q>"MCK_MemThumbRIs1"</q>;</td></tr>
<tr><th id="10050">10050</th><td>  <b>case</b> MCK_MemThumbRIs2: <b>return</b> <q>"MCK_MemThumbRIs2"</q>;</td></tr>
<tr><th id="10051">10051</th><td>  <b>case</b> MCK_MemThumbRIs4: <b>return</b> <q>"MCK_MemThumbRIs4"</q>;</td></tr>
<tr><th id="10052">10052</th><td>  <b>case</b> MCK_MemThumbRR: <b>return</b> <q>"MCK_MemThumbRR"</q>;</td></tr>
<tr><th id="10053">10053</th><td>  <b>case</b> MCK_MemThumbSPI: <b>return</b> <q>"MCK_MemThumbSPI"</q>;</td></tr>
<tr><th id="10054">10054</th><td>  <b>case</b> MCK_Imm0_1020s4: <b>return</b> <q>"MCK_Imm0_1020s4"</q>;</td></tr>
<tr><th id="10055">10055</th><td>  <b>case</b> MCK_Imm0_508s4: <b>return</b> <q>"MCK_Imm0_508s4"</q>;</td></tr>
<tr><th id="10056">10056</th><td>  <b>case</b> MCK_Imm0_508s4Neg: <b>return</b> <q>"MCK_Imm0_508s4Neg"</q>;</td></tr>
<tr><th id="10057">10057</th><td>  <b>case</b> MCK_WLSLabel: <b>return</b> <q>"MCK_WLSLabel"</q>;</td></tr>
<tr><th id="10058">10058</th><td>  <b>case</b> NumMatchClassKinds: <b>return</b> <q>"NumMatchClassKinds"</q>;</td></tr>
<tr><th id="10059">10059</th><td>  }</td></tr>
<tr><th id="10060">10060</th><td>  llvm_unreachable(<q>"unhandled MatchClassKind!"</q>);</td></tr>
<tr><th id="10061">10061</th><td>}</td></tr>
<tr><th id="10062">10062</th><td></td></tr>
<tr><th id="10063">10063</th><td><u>#endif // NDEBUG</u></td></tr>
<tr><th id="10064">10064</th><td>FeatureBitset ARMAsmParser::</td></tr>
<tr><th id="10065">10065</th><td>ComputeAvailableFeatures(<em>const</em> FeatureBitset &amp;FB) <em>const</em> {</td></tr>
<tr><th id="10066">10066</th><td>  FeatureBitset Features;</td></tr>
<tr><th id="10067">10067</th><td>  <b>if</b> (FB[ARM::HasV4TOps])</td></tr>
<tr><th id="10068">10068</th><td>    Features.set(Feature_HasV4TBit);</td></tr>
<tr><th id="10069">10069</th><td>  <b>if</b> (FB[ARM::HasV5TOps])</td></tr>
<tr><th id="10070">10070</th><td>    Features.set(Feature_HasV5TBit);</td></tr>
<tr><th id="10071">10071</th><td>  <b>if</b> (FB[ARM::HasV5TEOps])</td></tr>
<tr><th id="10072">10072</th><td>    Features.set(Feature_HasV5TEBit);</td></tr>
<tr><th id="10073">10073</th><td>  <b>if</b> (FB[ARM::HasV6Ops])</td></tr>
<tr><th id="10074">10074</th><td>    Features.set(Feature_HasV6Bit);</td></tr>
<tr><th id="10075">10075</th><td>  <b>if</b> (FB[ARM::HasV6MOps])</td></tr>
<tr><th id="10076">10076</th><td>    Features.set(Feature_HasV6MBit);</td></tr>
<tr><th id="10077">10077</th><td>  <b>if</b> (FB[ARM::HasV8MBaselineOps])</td></tr>
<tr><th id="10078">10078</th><td>    Features.set(Feature_HasV8MBaselineBit);</td></tr>
<tr><th id="10079">10079</th><td>  <b>if</b> (FB[ARM::HasV8MMainlineOps])</td></tr>
<tr><th id="10080">10080</th><td>    Features.set(Feature_HasV8MMainlineBit);</td></tr>
<tr><th id="10081">10081</th><td>  <b>if</b> (FB[ARM::HasV8_1MMainlineOps])</td></tr>
<tr><th id="10082">10082</th><td>    Features.set(Feature_HasV8_1MMainlineBit);</td></tr>
<tr><th id="10083">10083</th><td>  <b>if</b> (FB[ARM::HasMVEIntegerOps])</td></tr>
<tr><th id="10084">10084</th><td>    Features.set(Feature_HasMVEIntBit);</td></tr>
<tr><th id="10085">10085</th><td>  <b>if</b> (FB[ARM::HasMVEFloatOps])</td></tr>
<tr><th id="10086">10086</th><td>    Features.set(Feature_HasMVEFloatBit);</td></tr>
<tr><th id="10087">10087</th><td>  <b>if</b> (FB[ARM::HasCDEOps])</td></tr>
<tr><th id="10088">10088</th><td>    Features.set(Feature_HasCDEBit);</td></tr>
<tr><th id="10089">10089</th><td>  <b>if</b> (FB[ARM::FeatureFPRegs])</td></tr>
<tr><th id="10090">10090</th><td>    Features.set(Feature_HasFPRegsBit);</td></tr>
<tr><th id="10091">10091</th><td>  <b>if</b> (FB[ARM::FeatureFPRegs16])</td></tr>
<tr><th id="10092">10092</th><td>    Features.set(Feature_HasFPRegs16Bit);</td></tr>
<tr><th id="10093">10093</th><td>  <b>if</b> (!FB[ARM::FeatureFPRegs16])</td></tr>
<tr><th id="10094">10094</th><td>    Features.set(Feature_HasNoFPRegs16Bit);</td></tr>
<tr><th id="10095">10095</th><td>  <b>if</b> (FB[ARM::FeatureFPRegs64])</td></tr>
<tr><th id="10096">10096</th><td>    Features.set(Feature_HasFPRegs64Bit);</td></tr>
<tr><th id="10097">10097</th><td>  <b>if</b> (FB[ARM::FeatureFPRegs] &amp;&amp; FB[ARM::HasV8_1MMainlineOps])</td></tr>
<tr><th id="10098">10098</th><td>    Features.set(Feature_HasFPRegsV8_1MBit);</td></tr>
<tr><th id="10099">10099</th><td>  <b>if</b> (FB[ARM::HasV6T2Ops])</td></tr>
<tr><th id="10100">10100</th><td>    Features.set(Feature_HasV6T2Bit);</td></tr>
<tr><th id="10101">10101</th><td>  <b>if</b> (FB[ARM::HasV6KOps])</td></tr>
<tr><th id="10102">10102</th><td>    Features.set(Feature_HasV6KBit);</td></tr>
<tr><th id="10103">10103</th><td>  <b>if</b> (FB[ARM::HasV7Ops])</td></tr>
<tr><th id="10104">10104</th><td>    Features.set(Feature_HasV7Bit);</td></tr>
<tr><th id="10105">10105</th><td>  <b>if</b> (FB[ARM::HasV8Ops])</td></tr>
<tr><th id="10106">10106</th><td>    Features.set(Feature_HasV8Bit);</td></tr>
<tr><th id="10107">10107</th><td>  <b>if</b> (!FB[ARM::HasV8Ops])</td></tr>
<tr><th id="10108">10108</th><td>    Features.set(Feature_PreV8Bit);</td></tr>
<tr><th id="10109">10109</th><td>  <b>if</b> (FB[ARM::HasV8_1aOps])</td></tr>
<tr><th id="10110">10110</th><td>    Features.set(Feature_HasV8_1aBit);</td></tr>
<tr><th id="10111">10111</th><td>  <b>if</b> (FB[ARM::HasV8_2aOps])</td></tr>
<tr><th id="10112">10112</th><td>    Features.set(Feature_HasV8_2aBit);</td></tr>
<tr><th id="10113">10113</th><td>  <b>if</b> (FB[ARM::HasV8_3aOps])</td></tr>
<tr><th id="10114">10114</th><td>    Features.set(Feature_HasV8_3aBit);</td></tr>
<tr><th id="10115">10115</th><td>  <b>if</b> (FB[ARM::HasV8_4aOps])</td></tr>
<tr><th id="10116">10116</th><td>    Features.set(Feature_HasV8_4aBit);</td></tr>
<tr><th id="10117">10117</th><td>  <b>if</b> (FB[ARM::HasV8_5aOps])</td></tr>
<tr><th id="10118">10118</th><td>    Features.set(Feature_HasV8_5aBit);</td></tr>
<tr><th id="10119">10119</th><td>  <b>if</b> (FB[ARM::HasV8_6aOps])</td></tr>
<tr><th id="10120">10120</th><td>    Features.set(Feature_HasV8_6aBit);</td></tr>
<tr><th id="10121">10121</th><td>  <b>if</b> (FB[ARM::HasV8_7aOps])</td></tr>
<tr><th id="10122">10122</th><td>    Features.set(Feature_HasV8_7aBit);</td></tr>
<tr><th id="10123">10123</th><td>  <b>if</b> (FB[ARM::FeatureVFP2_SP])</td></tr>
<tr><th id="10124">10124</th><td>    Features.set(Feature_HasVFP2Bit);</td></tr>
<tr><th id="10125">10125</th><td>  <b>if</b> (FB[ARM::FeatureVFP3_D16_SP])</td></tr>
<tr><th id="10126">10126</th><td>    Features.set(Feature_HasVFP3Bit);</td></tr>
<tr><th id="10127">10127</th><td>  <b>if</b> (FB[ARM::FeatureVFP4_D16_SP])</td></tr>
<tr><th id="10128">10128</th><td>    Features.set(Feature_HasVFP4Bit);</td></tr>
<tr><th id="10129">10129</th><td>  <b>if</b> (FB[ARM::FeatureFP64])</td></tr>
<tr><th id="10130">10130</th><td>    Features.set(Feature_HasDPVFPBit);</td></tr>
<tr><th id="10131">10131</th><td>  <b>if</b> (FB[ARM::FeatureFPARMv8_D16_SP])</td></tr>
<tr><th id="10132">10132</th><td>    Features.set(Feature_HasFPARMv8Bit);</td></tr>
<tr><th id="10133">10133</th><td>  <b>if</b> (FB[ARM::FeatureNEON])</td></tr>
<tr><th id="10134">10134</th><td>    Features.set(Feature_HasNEONBit);</td></tr>
<tr><th id="10135">10135</th><td>  <b>if</b> (FB[ARM::FeatureSHA2])</td></tr>
<tr><th id="10136">10136</th><td>    Features.set(Feature_HasSHA2Bit);</td></tr>
<tr><th id="10137">10137</th><td>  <b>if</b> (FB[ARM::FeatureAES])</td></tr>
<tr><th id="10138">10138</th><td>    Features.set(Feature_HasAESBit);</td></tr>
<tr><th id="10139">10139</th><td>  <b>if</b> (FB[ARM::FeatureCrypto])</td></tr>
<tr><th id="10140">10140</th><td>    Features.set(Feature_HasCryptoBit);</td></tr>
<tr><th id="10141">10141</th><td>  <b>if</b> (FB[ARM::FeatureDotProd])</td></tr>
<tr><th id="10142">10142</th><td>    Features.set(Feature_HasDotProdBit);</td></tr>
<tr><th id="10143">10143</th><td>  <b>if</b> (FB[ARM::FeatureCRC])</td></tr>
<tr><th id="10144">10144</th><td>    Features.set(Feature_HasCRCBit);</td></tr>
<tr><th id="10145">10145</th><td>  <b>if</b> (FB[ARM::FeatureRAS])</td></tr>
<tr><th id="10146">10146</th><td>    Features.set(Feature_HasRASBit);</td></tr>
<tr><th id="10147">10147</th><td>  <b>if</b> (FB[ARM::FeatureLOB])</td></tr>
<tr><th id="10148">10148</th><td>    Features.set(Feature_HasLOBBit);</td></tr>
<tr><th id="10149">10149</th><td>  <b>if</b> (FB[ARM::FeatureFP16])</td></tr>
<tr><th id="10150">10150</th><td>    Features.set(Feature_HasFP16Bit);</td></tr>
<tr><th id="10151">10151</th><td>  <b>if</b> (FB[ARM::FeatureFullFP16])</td></tr>
<tr><th id="10152">10152</th><td>    Features.set(Feature_HasFullFP16Bit);</td></tr>
<tr><th id="10153">10153</th><td>  <b>if</b> (FB[ARM::FeatureFP16FML])</td></tr>
<tr><th id="10154">10154</th><td>    Features.set(Feature_HasFP16FMLBit);</td></tr>
<tr><th id="10155">10155</th><td>  <b>if</b> (FB[ARM::FeatureBF16])</td></tr>
<tr><th id="10156">10156</th><td>    Features.set(Feature_HasBF16Bit);</td></tr>
<tr><th id="10157">10157</th><td>  <b>if</b> (FB[ARM::FeatureMatMulInt8])</td></tr>
<tr><th id="10158">10158</th><td>    Features.set(Feature_HasMatMulInt8Bit);</td></tr>
<tr><th id="10159">10159</th><td>  <b>if</b> (FB[ARM::FeatureHWDivThumb])</td></tr>
<tr><th id="10160">10160</th><td>    Features.set(Feature_HasDivideInThumbBit);</td></tr>
<tr><th id="10161">10161</th><td>  <b>if</b> (FB[ARM::FeatureHWDivARM])</td></tr>
<tr><th id="10162">10162</th><td>    Features.set(Feature_HasDivideInARMBit);</td></tr>
<tr><th id="10163">10163</th><td>  <b>if</b> (FB[ARM::FeatureDSP])</td></tr>
<tr><th id="10164">10164</th><td>    Features.set(Feature_HasDSPBit);</td></tr>
<tr><th id="10165">10165</th><td>  <b>if</b> (FB[ARM::FeatureDB])</td></tr>
<tr><th id="10166">10166</th><td>    Features.set(Feature_HasDBBit);</td></tr>
<tr><th id="10167">10167</th><td>  <b>if</b> (FB[ARM::FeatureDFB])</td></tr>
<tr><th id="10168">10168</th><td>    Features.set(Feature_HasDFBBit);</td></tr>
<tr><th id="10169">10169</th><td>  <b>if</b> (FB[ARM::FeatureV7Clrex])</td></tr>
<tr><th id="10170">10170</th><td>    Features.set(Feature_HasV7ClrexBit);</td></tr>
<tr><th id="10171">10171</th><td>  <b>if</b> (FB[ARM::FeatureAcquireRelease])</td></tr>
<tr><th id="10172">10172</th><td>    Features.set(Feature_HasAcquireReleaseBit);</td></tr>
<tr><th id="10173">10173</th><td>  <b>if</b> (FB[ARM::FeatureMP])</td></tr>
<tr><th id="10174">10174</th><td>    Features.set(Feature_HasMPBit);</td></tr>
<tr><th id="10175">10175</th><td>  <b>if</b> (FB[ARM::FeatureVirtualization])</td></tr>
<tr><th id="10176">10176</th><td>    Features.set(Feature_HasVirtualizationBit);</td></tr>
<tr><th id="10177">10177</th><td>  <b>if</b> (FB[ARM::FeatureTrustZone])</td></tr>
<tr><th id="10178">10178</th><td>    Features.set(Feature_HasTrustZoneBit);</td></tr>
<tr><th id="10179">10179</th><td>  <b>if</b> (FB[ARM::Feature8MSecExt])</td></tr>
<tr><th id="10180">10180</th><td>    Features.set(Feature_Has8MSecExtBit);</td></tr>
<tr><th id="10181">10181</th><td>  <b>if</b> (FB[ARM::ModeThumb])</td></tr>
<tr><th id="10182">10182</th><td>    Features.set(Feature_IsThumbBit);</td></tr>
<tr><th id="10183">10183</th><td>  <b>if</b> (FB[ARM::ModeThumb] &amp;&amp; FB[ARM::FeatureThumb2])</td></tr>
<tr><th id="10184">10184</th><td>    Features.set(Feature_IsThumb2Bit);</td></tr>
<tr><th id="10185">10185</th><td>  <b>if</b> (FB[ARM::FeatureMClass])</td></tr>
<tr><th id="10186">10186</th><td>    Features.set(Feature_IsMClassBit);</td></tr>
<tr><th id="10187">10187</th><td>  <b>if</b> (!FB[ARM::FeatureMClass])</td></tr>
<tr><th id="10188">10188</th><td>    Features.set(Feature_IsNotMClassBit);</td></tr>
<tr><th id="10189">10189</th><td>  <b>if</b> (!FB[ARM::ModeThumb])</td></tr>
<tr><th id="10190">10190</th><td>    Features.set(Feature_IsARMBit);</td></tr>
<tr><th id="10191">10191</th><td>  <b>if</b> (FB[ARM::FeatureNaClTrap])</td></tr>
<tr><th id="10192">10192</th><td>    Features.set(Feature_UseNaClTrapBit);</td></tr>
<tr><th id="10193">10193</th><td>  <b>if</b> (!FB[ARM::FeatureNoNegativeImmediates])</td></tr>
<tr><th id="10194">10194</th><td>    Features.set(Feature_UseNegativeImmediatesBit);</td></tr>
<tr><th id="10195">10195</th><td>  <b>if</b> (FB[ARM::FeatureSB])</td></tr>
<tr><th id="10196">10196</th><td>    Features.set(Feature_HasSBBit);</td></tr>
<tr><th id="10197">10197</th><td>  <b>return</b> Features;</td></tr>
<tr><th id="10198">10198</th><td>}</td></tr>
<tr><th id="10199">10199</th><td></td></tr>
<tr><th id="10200">10200</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> MnemonicTable =</td></tr>
<tr><th id="10201">10201</th><td>    <q>"\t__brkdiv0\003adc\003add\004addw\003adr\004aesd\004aese\006aesimc\005a"</q></td></tr>
<tr><th id="10202">10202</th><td>    <q>"esmc\003and\003asr\004asrl\001b\002bf\003bfc\006bfcsel\003bfi\003bfl\004"</q></td></tr>
<tr><th id="10203">10203</th><td>    <q>"bflx\003bfx\003bic\004bkpt\002bl\003blx\005blxns\002bx\003bxj\004bxns\004"</q></td></tr>
<tr><th id="10204">10204</th><td>    <q>"cbnz\003cbz\003cdp\004cdp2\004cinc\004cinv\005clrex\004clrm\003clz\003c"</q></td></tr>
<tr><th id="10205">10205</th><td>    <q>"mn\003cmp\004cneg\003cps\006crc32b\007crc32cb\007crc32ch\007crc32cw\006"</q></td></tr>
<tr><th id="10206">10206</th><td>    <q>"crc32h\006crc32w\004csdb\004csel\004cset\005csetm\005csinc\005csinv\005"</q></td></tr>
<tr><th id="10207">10207</th><td>    <q>"csneg\003cx1\004cx1a\004cx1d\005cx1da\003cx2\004cx2a\004cx2d\005cx2da\003"</q></td></tr>
<tr><th id="10208">10208</th><td>    <q>"cx3\004cx3a\004cx3d\005cx3da\003dbg\005dcps1\005dcps2\005dcps3\003dfb\003"</q></td></tr>
<tr><th id="10209">10209</th><td>    <q>"dls\005dlstp\003dmb\003dsb\003eor\004eret\003esb\005faddd\005fadds\006f"</q></td></tr>
<tr><th id="10210">10210</th><td>    <q>"cmpzd\006fcmpzs\007fconstd\007fconsts\007fldmdbx\007fldmiax\005fmdhr\005"</q></td></tr>
<tr><th id="10211">10211</th><td>    <q>"fmdlr\006fmstat\007fstmdbx\007fstmiax\005fsubd\005fsubs\004hint\003hlt\003"</q></td></tr>
<tr><th id="10212">10212</th><td>    <q>"hvc\003isb\002it\004lctp\003lda\004ldab\005ldaex\006ldaexb\006ldaexd\006"</q></td></tr>
<tr><th id="10213">10213</th><td>    <q>"ldaexh\004ldah\003ldc\004ldc2\005ldc2l\004ldcl\003ldm\005ldmda\005ldmdb"</q></td></tr>
<tr><th id="10214">10214</th><td>    <q>"\005ldmib\003ldr\004ldrb\005ldrbt\004ldrd\005ldrex\006ldrexb\006ldrexd\006"</q></td></tr>
<tr><th id="10215">10215</th><td>    <q>"ldrexh\004ldrh\005ldrht\005ldrsb\006ldrsbt\005ldrsh\006ldrsht\004ldrt\002"</q></td></tr>
<tr><th id="10216">10216</th><td>    <q>"le\004letp\003lsl\004lsll\003lsr\004lsrl\003mcr\004mcr2\004mcrr\005mcrr"</q></td></tr>
<tr><th id="10217">10217</th><td>    <q>"2\003mla\003mls\003mov\004movs\004movt\004movw\003mrc\004mrc2\004mrrc\005"</q></td></tr>
<tr><th id="10218">10218</th><td>    <q>"mrrc2\003mrs\003msr\003mul\003mvn\003neg\003nop\003orn\003orr\005pkhbt\005"</q></td></tr>
<tr><th id="10219">10219</th><td>    <q>"pkhtb\003pld\004pldw\003pli\003pop\005pssbb\004push\004qadd\006qadd16\005"</q></td></tr>
<tr><th id="10220">10220</th><td>    <q>"qadd8\004qasx\005qdadd\005qdsub\004qsax\004qsub\006qsub16\005qsub8\004r"</q></td></tr>
<tr><th id="10221">10221</th><td>    <q>"bit\003rev\005rev16\005revsh\005rfeda\005rfedb\005rfeia\005rfeib\003ror"</q></td></tr>
<tr><th id="10222">10222</th><td>    <q>"\003rrx\003rsb\003rsc\006sadd16\005sadd8\004sasx\002sb\003sbc\004sbfx\004"</q></td></tr>
<tr><th id="10223">10223</th><td>    <q>"sdiv\003sel\006setend\006setpan\003sev\004sevl\002sg\005sha1c\005sha1h\005"</q></td></tr>
<tr><th id="10224">10224</th><td>    <q>"sha1m\005sha1p\007sha1su0\007sha1su1\007sha256h\010sha256h2\tsha256su0\t"</q></td></tr>
<tr><th id="10225">10225</th><td>    <q>"sha256su1\007shadd16\006shadd8\005shasx\005shsax\007shsub16\006shsub8\003"</q></td></tr>
<tr><th id="10226">10226</th><td>    <q>"smc\006smlabb\006smlabt\005smlad\006smladx\005smlal\007smlalbb\007smlal"</q></td></tr>
<tr><th id="10227">10227</th><td>    <q>"bt\006smlald\007smlaldx\007smlaltb\007smlaltt\006smlatb\006smlatt\006sm"</q></td></tr>
<tr><th id="10228">10228</th><td>    <q>"lawb\006smlawt\005smlsd\006smlsdx\006smlsld\007smlsldx\005smmla\006smml"</q></td></tr>
<tr><th id="10229">10229</th><td>    <q>"ar\005smmls\006smmlsr\005smmul\006smmulr\005smuad\006smuadx\006smulbb\006"</q></td></tr>
<tr><th id="10230">10230</th><td>    <q>"smulbt\005smull\006smultb\006smultt\006smulwb\006smulwt\005smusd\006smu"</q></td></tr>
<tr><th id="10231">10231</th><td>    <q>"sdx\006sqrshr\007sqrshrl\005sqshl\006sqshll\005srsda\005srsdb\005srshr\006"</q></td></tr>
<tr><th id="10232">10232</th><td>    <q>"srshrl\005srsia\005srsib\004ssat\006ssat16\004ssax\004ssbb\006ssub16\005"</q></td></tr>
<tr><th id="10233">10233</th><td>    <q>"ssub8\003stc\004stc2\005stc2l\004stcl\003stl\004stlb\005stlex\006stlexb"</q></td></tr>
<tr><th id="10234">10234</th><td>    <q>"\006stlexd\006stlexh\004stlh\003stm\005stmda\005stmdb\005stmib\003str\004"</q></td></tr>
<tr><th id="10235">10235</th><td>    <q>"strb\005strbt\004strd\005strex\006strexb\006strexd\006strexh\004strh\005"</q></td></tr>
<tr><th id="10236">10236</th><td>    <q>"strht\004strt\003sub\004subs\004subw\003svc\003swp\004swpb\005sxtab\007"</q></td></tr>
<tr><th id="10237">10237</th><td>    <q>"sxtab16\005sxtah\004sxtb\006sxtb16\004sxth\003tbb\003tbh\003teq\004trap"</q></td></tr>
<tr><th id="10238">10238</th><td>    <q>"\003tsb\003tst\002tt\003tta\004ttat\003ttt\006uadd16\005uadd8\004uasx\004"</q></td></tr>
<tr><th id="10239">10239</th><td>    <q>"ubfx\003udf\004udiv\007uhadd16\006uhadd8\005uhasx\005uhsax\007uhsub16\006"</q></td></tr>
<tr><th id="10240">10240</th><td>    <q>"uhsub8\005umaal\005umlal\005umull\007uqadd16\006uqadd8\005uqasx\006uqrs"</q></td></tr>
<tr><th id="10241">10241</th><td>    <q>"hl\007uqrshll\005uqsax\005uqshl\006uqshll\007uqsub16\006uqsub8\005urshr"</q></td></tr>
<tr><th id="10242">10242</th><td>    <q>"\006urshrl\005usad8\006usada8\004usat\006usat16\004usax\006usub16\005us"</q></td></tr>
<tr><th id="10243">10243</th><td>    <q>"ub8\005uxtab\007uxtab16\005uxtah\004uxtb\006uxtb16\004uxth\004vaba\005v"</q></td></tr>
<tr><th id="10244">10244</th><td>    <q>"abal\005vabav\004vabd\005vabdl\004vabs\005vacge\005vacgt\005vacle\005va"</q></td></tr>
<tr><th id="10245">10245</th><td>    <q>"clt\004vadc\005vadci\004vadd\006vaddhn\005vaddl\006vaddlv\007vaddlva\005"</q></td></tr>
<tr><th id="10246">10246</th><td>    <q>"vaddv\006vaddva\005vaddw\004vand\004vbic\004vbif\004vbit\005vbrsr\004vb"</q></td></tr>
<tr><th id="10247">10247</th><td>    <q>"sl\005vcadd\004vceq\004vcge\004vcgt\004vcle\004vcls\004vclt\004vclz\005"</q></td></tr>
<tr><th id="10248">10248</th><td>    <q>"vcmla\004vcmp\005vcmpe\005vcmul\004vcnt\004vctp\004vcvt\005vcvta\005vcv"</q></td></tr>
<tr><th id="10249">10249</th><td>    <q>"tb\005vcvtm\005vcvtn\005vcvtp\005vcvtr\005vcvtt\004vcx1\005vcx1a\004vcx"</q></td></tr>
<tr><th id="10250">10250</th><td>    <q>"2\005vcx2a\004vcx3\005vcx3a\005vddup\004vdiv\004vdot\004vdup\006vdwdup\004"</q></td></tr>
<tr><th id="10251">10251</th><td>    <q>"veor\004vext\004vfma\005vfmab\005vfmal\005vfmas\005vfmat\004vfms\005vfm"</q></td></tr>
<tr><th id="10252">10252</th><td>    <q>"sl\005vfnma\005vfnms\005vhadd\006vhcadd\005vhsub\005vidup\004vins\006vi"</q></td></tr>
<tr><th id="10253">10253</th><td>    <q>"wdup\005vjcvt\004vld1\004vld2\005vld20\005vld21\004vld3\004vld4\005vld4"</q></td></tr>
<tr><th id="10254">10254</th><td>    <q>"0\005vld41\005vld42\005vld43\006vldmdb\006vldmia\004vldr\005vldrb\005vl"</q></td></tr>
<tr><th id="10255">10255</th><td>    <q>"drd\005vldrh\005vldrw\005vlldm\005vlstm\004vmax\005vmaxa\006vmaxav\006v"</q></td></tr>
<tr><th id="10256">10256</th><td>    <q>"maxnm\007vmaxnma\010vmaxnmav\007vmaxnmv\005vmaxv\004vmin\005vmina\006vm"</q></td></tr>
<tr><th id="10257">10257</th><td>    <q>"inav\006vminnm\007vminnma\010vminnmav\007vminnmv\005vminv\004vmla\007vm"</q></td></tr>
<tr><th id="10258">10258</th><td>    <q>"ladav\010vmladava\tvmladavax\010vmladavx\005vmlal\010vmlaldav\tvmlaldav"</q></td></tr>
<tr><th id="10259">10259</th><td>    <q>"a\nvmlaldavax\tvmlaldavx\006vmlalv\007vmlalva\005vmlas\005vmlav\006vmla"</q></td></tr>
<tr><th id="10260">10260</th><td>    <q>"va\004vmls\007vmlsdav\010vmlsdava\tvmlsdavax\010vmlsdavx\005vmlsl\010vm"</q></td></tr>
<tr><th id="10261">10261</th><td>    <q>"lsldav\tvmlsldava\nvmlsldavax\tvmlsldavx\005vmmla\004vmov\005vmovl\006v"</q></td></tr>
<tr><th id="10262">10262</th><td>    <q>"movlb\006vmovlt\005vmovn\006vmovnb\006vmovnt\005vmovx\004vmrs\004vmsr\004"</q></td></tr>
<tr><th id="10263">10263</th><td>    <q>"vmul\005vmulh\005vmull\006vmullb\006vmullt\004vmvn\004vneg\005vnmla\005"</q></td></tr>
<tr><th id="10264">10264</th><td>    <q>"vnmls\005vnmul\004vorn\004vorr\006vpadal\005vpadd\006vpaddl\005vpmax\005"</q></td></tr>
<tr><th id="10265">10265</th><td>    <q>"vpmin\005vpnot\004vpop\005vpsel\004vpst\003vpt\005vpush\005vqabs\005vqa"</q></td></tr>
<tr><th id="10266">10266</th><td>    <q>"dd\010vqdmladh\tvqdmladhx\007vqdmlah\007vqdmlal\010vqdmlash\010vqdmlsdh"</q></td></tr>
<tr><th id="10267">10267</th><td>    <q>"\tvqdmlsdhx\007vqdmlsl\007vqdmulh\007vqdmull\010vqdmullb\010vqdmullt\006"</q></td></tr>
<tr><th id="10268">10268</th><td>    <q>"vqmovn\007vqmovnb\007vqmovnt\007vqmovun\010vqmovunb\010vqmovunt\005vqne"</q></td></tr>
<tr><th id="10269">10269</th><td>    <q>"g\tvqrdmladh\nvqrdmladhx\010vqrdmlah\tvqrdmlash\tvqrdmlsdh\nvqrdmlsdhx\010"</q></td></tr>
<tr><th id="10270">10270</th><td>    <q>"vqrdmlsh\010vqrdmulh\006vqrshl\007vqrshrn\010vqrshrnb\010vqrshrnt\010vq"</q></td></tr>
<tr><th id="10271">10271</th><td>    <q>"rshrun\tvqrshrunb\tvqrshrunt\005vqshl\006vqshlu\006vqshrn\007vqshrnb\007"</q></td></tr>
<tr><th id="10272">10272</th><td>    <q>"vqshrnt\007vqshrun\010vqshrunb\010vqshrunt\005vqsub\007vraddhn\006vrecp"</q></td></tr>
<tr><th id="10273">10273</th><td>    <q>"e\006vrecps\006vrev16\006vrev32\006vrev64\006vrhadd\006vrinta\006vrintm"</q></td></tr>
<tr><th id="10274">10274</th><td>    <q>"\006vrintn\006vrintp\006vrintr\006vrintx\006vrintz\nvrmlaldavh\013vrmla"</q></td></tr>
<tr><th id="10275">10275</th><td>    <q>"ldavha\014vrmlaldavhax\013vrmlaldavhx\010vrmlalvh\tvrmlalvha\nvrmlsldav"</q></td></tr>
<tr><th id="10276">10276</th><td>    <q>"h\013vrmlsldavha\014vrmlsldavhax\013vrmlsldavhx\006vrmulh\005vrshl\005v"</q></td></tr>
<tr><th id="10277">10277</th><td>    <q>"rshr\006vrshrn\007vrshrnb\007vrshrnt\007vrsqrte\007vrsqrts\005vrsra\007"</q></td></tr>
<tr><th id="10278">10278</th><td>    <q>"vrsubhn\004vsbc\005vsbci\007vscclrm\005vsdot\006vseleq\006vselge\006vse"</q></td></tr>
<tr><th id="10279">10279</th><td>    <q>"lgt\006vselvs\004vshl\005vshlc\005vshll\006vshllb\006vshllt\004vshr\005"</q></td></tr>
<tr><th id="10280">10280</th><td>    <q>"vshrn\006vshrnb\006vshrnt\004vsli\006vsmmla\005vsqrt\004vsra\004vsri\004"</q></td></tr>
<tr><th id="10281">10281</th><td>    <q>"vst1\004vst2\005vst20\005vst21\004vst3\004vst4\005vst40\005vst41\005vst"</q></td></tr>
<tr><th id="10282">10282</th><td>    <q>"42\005vst43\006vstmdb\006vstmia\004vstr\005vstrb\005vstrd\005vstrh\005v"</q></td></tr>
<tr><th id="10283">10283</th><td>    <q>"strw\004vsub\006vsubhn\005vsubl\005vsubw\006vsudot\004vswp\004vtbl\004v"</q></td></tr>
<tr><th id="10284">10284</th><td>    <q>"tbx\004vtrn\004vtst\005vudot\006vummla\006vusdot\007vusmmla\004vuzp\004"</q></td></tr>
<tr><th id="10285">10285</th><td>    <q>"vzip\003wfe\003wfi\003wls\005wlstp\005yield"</q>;</td></tr>
<tr><th id="10286">10286</th><td></td></tr>
<tr><th id="10287">10287</th><td><i>// Feature bitsets.</i></td></tr>
<tr><th id="10288">10288</th><td><b>enum</b> : uint8_t {</td></tr>
<tr><th id="10289">10289</th><td>  AMFBS_None,</td></tr>
<tr><th id="10290">10290</th><td>  AMFBS_Has8MSecExt,</td></tr>
<tr><th id="10291">10291</th><td>  AMFBS_HasBF16,</td></tr>
<tr><th id="10292">10292</th><td>  AMFBS_HasCDE,</td></tr>
<tr><th id="10293">10293</th><td>  AMFBS_HasDB,</td></tr>
<tr><th id="10294">10294</th><td>  AMFBS_HasDFB,</td></tr>
<tr><th id="10295">10295</th><td>  AMFBS_HasDotProd,</td></tr>
<tr><th id="10296">10296</th><td>  AMFBS_HasFP16,</td></tr>
<tr><th id="10297">10297</th><td>  AMFBS_HasFPARMv8,</td></tr>
<tr><th id="10298">10298</th><td>  AMFBS_HasFPRegs,</td></tr>
<tr><th id="10299">10299</th><td>  AMFBS_HasFPRegs16,</td></tr>
<tr><th id="10300">10300</th><td>  AMFBS_HasFPRegs64,</td></tr>
<tr><th id="10301">10301</th><td>  AMFBS_HasFPRegsV8_1M,</td></tr>
<tr><th id="10302">10302</th><td>  AMFBS_HasFullFP16,</td></tr>
<tr><th id="10303">10303</th><td>  AMFBS_HasMVEFloat,</td></tr>
<tr><th id="10304">10304</th><td>  AMFBS_HasMVEInt,</td></tr>
<tr><th id="10305">10305</th><td>  AMFBS_HasMatMulInt8,</td></tr>
<tr><th id="10306">10306</th><td>  AMFBS_HasNEON,</td></tr>
<tr><th id="10307">10307</th><td>  AMFBS_HasV8_1MMainline,</td></tr>
<tr><th id="10308">10308</th><td>  AMFBS_HasVFP2,</td></tr>
<tr><th id="10309">10309</th><td>  AMFBS_HasVFP3,</td></tr>
<tr><th id="10310">10310</th><td>  AMFBS_HasVFP4,</td></tr>
<tr><th id="10311">10311</th><td>  AMFBS_IsARM,</td></tr>
<tr><th id="10312">10312</th><td>  AMFBS_IsThumb,</td></tr>
<tr><th id="10313">10313</th><td>  AMFBS_IsThumb2,</td></tr>
<tr><th id="10314">10314</th><td>  AMFBS_HasBF16_HasNEON,</td></tr>
<tr><th id="10315">10315</th><td>  AMFBS_HasCDE_HasFPRegs,</td></tr>
<tr><th id="10316">10316</th><td>  AMFBS_HasCDE_HasMVEInt,</td></tr>
<tr><th id="10317">10317</th><td>  AMFBS_HasDB_IsThumb2,</td></tr>
<tr><th id="10318">10318</th><td>  AMFBS_HasDSP_IsThumb2,</td></tr>
<tr><th id="10319">10319</th><td>  AMFBS_HasFPARMv8_HasDPVFP,</td></tr>
<tr><th id="10320">10320</th><td>  AMFBS_HasFPARMv8_HasV8_3a,</td></tr>
<tr><th id="10321">10321</th><td>  AMFBS_HasFPRegs_HasV8_1MMainline,</td></tr>
<tr><th id="10322">10322</th><td>  AMFBS_HasMVEInt_IsThumb,</td></tr>
<tr><th id="10323">10323</th><td>  AMFBS_HasNEON_HasFP16,</td></tr>
<tr><th id="10324">10324</th><td>  AMFBS_HasNEON_HasFP16FML,</td></tr>
<tr><th id="10325">10325</th><td>  AMFBS_HasNEON_HasFullFP16,</td></tr>
<tr><th id="10326">10326</th><td>  AMFBS_HasNEON_HasV8_1a,</td></tr>
<tr><th id="10327">10327</th><td>  AMFBS_HasNEON_HasV8_3a,</td></tr>
<tr><th id="10328">10328</th><td>  AMFBS_HasNEON_HasVFP4,</td></tr>
<tr><th id="10329">10329</th><td>  AMFBS_HasV8_HasCrypto,</td></tr>
<tr><th id="10330">10330</th><td>  AMFBS_HasV8_HasNEON,</td></tr>
<tr><th id="10331">10331</th><td>  AMFBS_HasV8MMainline_Has8MSecExt,</td></tr>
<tr><th id="10332">10332</th><td>  AMFBS_HasV8_1MMainline_Has8MSecExt,</td></tr>
<tr><th id="10333">10333</th><td>  AMFBS_HasV8_1MMainline_HasFPRegs,</td></tr>
<tr><th id="10334">10334</th><td>  AMFBS_HasV8_1MMainline_HasMVEInt,</td></tr>
<tr><th id="10335">10335</th><td>  AMFBS_HasVFP2_HasDPVFP,</td></tr>
<tr><th id="10336">10336</th><td>  AMFBS_HasVFP3_HasDPVFP,</td></tr>
<tr><th id="10337">10337</th><td>  AMFBS_HasVFP4_HasDPVFP,</td></tr>
<tr><th id="10338">10338</th><td>  AMFBS_IsARM_HasAcquireRelease,</td></tr>
<tr><th id="10339">10339</th><td>  AMFBS_IsARM_HasDB,</td></tr>
<tr><th id="10340">10340</th><td>  AMFBS_IsARM_HasDFB,</td></tr>
<tr><th id="10341">10341</th><td>  AMFBS_IsARM_HasDivideInARM,</td></tr>
<tr><th id="10342">10342</th><td>  AMFBS_IsARM_HasRAS,</td></tr>
<tr><th id="10343">10343</th><td>  AMFBS_IsARM_HasSB,</td></tr>
<tr><th id="10344">10344</th><td>  AMFBS_IsARM_HasTrustZone,</td></tr>
<tr><th id="10345">10345</th><td>  AMFBS_IsARM_HasV4T,</td></tr>
<tr><th id="10346">10346</th><td>  AMFBS_IsARM_HasV5T,</td></tr>
<tr><th id="10347">10347</th><td>  AMFBS_IsARM_HasV5TE,</td></tr>
<tr><th id="10348">10348</th><td>  AMFBS_IsARM_HasV6,</td></tr>
<tr><th id="10349">10349</th><td>  AMFBS_IsARM_HasV6K,</td></tr>
<tr><th id="10350">10350</th><td>  AMFBS_IsARM_HasV6T2,</td></tr>
<tr><th id="10351">10351</th><td>  AMFBS_IsARM_HasV7,</td></tr>
<tr><th id="10352">10352</th><td>  AMFBS_IsARM_HasV8,</td></tr>
<tr><th id="10353">10353</th><td>  AMFBS_IsARM_HasV8_4a,</td></tr>
<tr><th id="10354">10354</th><td>  AMFBS_IsARM_HasVirtualization,</td></tr>
<tr><th id="10355">10355</th><td>  AMFBS_IsARM_PreV8,</td></tr>
<tr><th id="10356">10356</th><td>  AMFBS_IsARM_UseNaClTrap,</td></tr>
<tr><th id="10357">10357</th><td>  AMFBS_IsARM_UseNegativeImmediates,</td></tr>
<tr><th id="10358">10358</th><td>  AMFBS_IsThumb_Has8MSecExt,</td></tr>
<tr><th id="10359">10359</th><td>  AMFBS_IsThumb_HasAcquireRelease,</td></tr>
<tr><th id="10360">10360</th><td>  AMFBS_IsThumb_HasDB,</td></tr>
<tr><th id="10361">10361</th><td>  AMFBS_IsThumb_HasV5T,</td></tr>
<tr><th id="10362">10362</th><td>  AMFBS_IsThumb_HasV6,</td></tr>
<tr><th id="10363">10363</th><td>  AMFBS_IsThumb_HasV6M,</td></tr>
<tr><th id="10364">10364</th><td>  AMFBS_IsThumb_HasV7Clrex,</td></tr>
<tr><th id="10365">10365</th><td>  AMFBS_IsThumb_HasV8,</td></tr>
<tr><th id="10366">10366</th><td>  AMFBS_IsThumb_HasV8MBaseline,</td></tr>
<tr><th id="10367">10367</th><td>  AMFBS_IsThumb_HasV8_4a,</td></tr>
<tr><th id="10368">10368</th><td>  AMFBS_IsThumb_HasVirtualization,</td></tr>
<tr><th id="10369">10369</th><td>  AMFBS_IsThumb_IsMClass,</td></tr>
<tr><th id="10370">10370</th><td>  AMFBS_IsThumb_IsNotMClass,</td></tr>
<tr><th id="10371">10371</th><td>  AMFBS_IsThumb_UseNegativeImmediates,</td></tr>
<tr><th id="10372">10372</th><td>  AMFBS_IsThumb2_HasDSP,</td></tr>
<tr><th id="10373">10373</th><td>  AMFBS_IsThumb2_HasRAS,</td></tr>
<tr><th id="10374">10374</th><td>  AMFBS_IsThumb2_HasSB,</td></tr>
<tr><th id="10375">10375</th><td>  AMFBS_IsThumb2_HasTrustZone,</td></tr>
<tr><th id="10376">10376</th><td>  AMFBS_IsThumb2_HasV7,</td></tr>
<tr><th id="10377">10377</th><td>  AMFBS_IsThumb2_HasV8,</td></tr>
<tr><th id="10378">10378</th><td>  AMFBS_IsThumb2_HasVirtualization,</td></tr>
<tr><th id="10379">10379</th><td>  AMFBS_IsThumb2_IsNotMClass,</td></tr>
<tr><th id="10380">10380</th><td>  AMFBS_IsThumb2_PreV8,</td></tr>
<tr><th id="10381">10381</th><td>  AMFBS_IsThumb2_UseNegativeImmediates,</td></tr>
<tr><th id="10382">10382</th><td>  AMFBS_PreV8_IsThumb2,</td></tr>
<tr><th id="10383">10383</th><td>  AMFBS_HasDivideInThumb_IsThumb_HasV8MBaseline,</td></tr>
<tr><th id="10384">10384</th><td>  AMFBS_HasNEON_HasV8_3a_HasFullFP16,</td></tr>
<tr><th id="10385">10385</th><td>  AMFBS_HasV8_HasNEON_HasFullFP16,</td></tr>
<tr><th id="10386">10386</th><td>  AMFBS_IsARM_HasAcquireRelease_HasV7Clrex,</td></tr>
<tr><th id="10387">10387</th><td>  AMFBS_IsARM_HasV7_HasMP,</td></tr>
<tr><th id="10388">10388</th><td>  AMFBS_IsARM_HasV8_HasCRC,</td></tr>
<tr><th id="10389">10389</th><td>  AMFBS_IsARM_HasV8_HasV8_1a,</td></tr>
<tr><th id="10390">10390</th><td>  AMFBS_IsThumb_HasAcquireRelease_HasV7Clrex,</td></tr>
<tr><th id="10391">10391</th><td>  AMFBS_IsThumb_HasV5T_IsNotMClass,</td></tr>
<tr><th id="10392">10392</th><td>  AMFBS_IsThumb2_HasV7_HasMP,</td></tr>
<tr><th id="10393">10393</th><td>  AMFBS_IsThumb2_HasV8_HasCRC,</td></tr>
<tr><th id="10394">10394</th><td>  AMFBS_IsThumb2_HasV8_HasV8_1a,</td></tr>
<tr><th id="10395">10395</th><td>  AMFBS_IsThumb2_HasV8_1MMainline_HasLOB,</td></tr>
<tr><th id="10396">10396</th><td>  AMFBS_IsThumb_HasAcquireRelease_HasV7Clrex_IsNotMClass,</td></tr>
<tr><th id="10397">10397</th><td>};</td></tr>
<tr><th id="10398">10398</th><td></td></tr>
<tr><th id="10399">10399</th><td><em>static</em> <b>constexpr</b> FeatureBitset FeatureBitsets[] = {</td></tr>
<tr><th id="10400">10400</th><td>  {}, <i>// AMFBS_None</i></td></tr>
<tr><th id="10401">10401</th><td>  {Feature_Has8MSecExtBit, },</td></tr>
<tr><th id="10402">10402</th><td>  {Feature_HasBF16Bit, },</td></tr>
<tr><th id="10403">10403</th><td>  {Feature_HasCDEBit, },</td></tr>
<tr><th id="10404">10404</th><td>  {Feature_HasDBBit, },</td></tr>
<tr><th id="10405">10405</th><td>  {Feature_HasDFBBit, },</td></tr>
<tr><th id="10406">10406</th><td>  {Feature_HasDotProdBit, },</td></tr>
<tr><th id="10407">10407</th><td>  {Feature_HasFP16Bit, },</td></tr>
<tr><th id="10408">10408</th><td>  {Feature_HasFPARMv8Bit, },</td></tr>
<tr><th id="10409">10409</th><td>  {Feature_HasFPRegsBit, },</td></tr>
<tr><th id="10410">10410</th><td>  {Feature_HasFPRegs16Bit, },</td></tr>
<tr><th id="10411">10411</th><td>  {Feature_HasFPRegs64Bit, },</td></tr>
<tr><th id="10412">10412</th><td>  {Feature_HasFPRegsV8_1MBit, },</td></tr>
<tr><th id="10413">10413</th><td>  {Feature_HasFullFP16Bit, },</td></tr>
<tr><th id="10414">10414</th><td>  {Feature_HasMVEFloatBit, },</td></tr>
<tr><th id="10415">10415</th><td>  {Feature_HasMVEIntBit, },</td></tr>
<tr><th id="10416">10416</th><td>  {Feature_HasMatMulInt8Bit, },</td></tr>
<tr><th id="10417">10417</th><td>  {Feature_HasNEONBit, },</td></tr>
<tr><th id="10418">10418</th><td>  {Feature_HasV8_1MMainlineBit, },</td></tr>
<tr><th id="10419">10419</th><td>  {Feature_HasVFP2Bit, },</td></tr>
<tr><th id="10420">10420</th><td>  {Feature_HasVFP3Bit, },</td></tr>
<tr><th id="10421">10421</th><td>  {Feature_HasVFP4Bit, },</td></tr>
<tr><th id="10422">10422</th><td>  {Feature_IsARMBit, },</td></tr>
<tr><th id="10423">10423</th><td>  {Feature_IsThumbBit, },</td></tr>
<tr><th id="10424">10424</th><td>  {Feature_IsThumb2Bit, },</td></tr>
<tr><th id="10425">10425</th><td>  {Feature_HasBF16Bit, Feature_HasNEONBit, },</td></tr>
<tr><th id="10426">10426</th><td>  {Feature_HasCDEBit, Feature_HasFPRegsBit, },</td></tr>
<tr><th id="10427">10427</th><td>  {Feature_HasCDEBit, Feature_HasMVEIntBit, },</td></tr>
<tr><th id="10428">10428</th><td>  {Feature_HasDBBit, Feature_IsThumb2Bit, },</td></tr>
<tr><th id="10429">10429</th><td>  {Feature_HasDSPBit, Feature_IsThumb2Bit, },</td></tr>
<tr><th id="10430">10430</th><td>  {Feature_HasFPARMv8Bit, Feature_HasDPVFPBit, },</td></tr>
<tr><th id="10431">10431</th><td>  {Feature_HasFPARMv8Bit, Feature_HasV8_3aBit, },</td></tr>
<tr><th id="10432">10432</th><td>  {Feature_HasFPRegsBit, Feature_HasV8_1MMainlineBit, },</td></tr>
<tr><th id="10433">10433</th><td>  {Feature_HasMVEIntBit, Feature_IsThumbBit, },</td></tr>
<tr><th id="10434">10434</th><td>  {Feature_HasNEONBit, Feature_HasFP16Bit, },</td></tr>
<tr><th id="10435">10435</th><td>  {Feature_HasNEONBit, Feature_HasFP16FMLBit, },</td></tr>
<tr><th id="10436">10436</th><td>  {Feature_HasNEONBit, Feature_HasFullFP16Bit, },</td></tr>
<tr><th id="10437">10437</th><td>  {Feature_HasNEONBit, Feature_HasV8_1aBit, },</td></tr>
<tr><th id="10438">10438</th><td>  {Feature_HasNEONBit, Feature_HasV8_3aBit, },</td></tr>
<tr><th id="10439">10439</th><td>  {Feature_HasNEONBit, Feature_HasVFP4Bit, },</td></tr>
<tr><th id="10440">10440</th><td>  {Feature_HasV8Bit, Feature_HasCryptoBit, },</td></tr>
<tr><th id="10441">10441</th><td>  {Feature_HasV8Bit, Feature_HasNEONBit, },</td></tr>
<tr><th id="10442">10442</th><td>  {Feature_HasV8MMainlineBit, Feature_Has8MSecExtBit, },</td></tr>
<tr><th id="10443">10443</th><td>  {Feature_HasV8_1MMainlineBit, Feature_Has8MSecExtBit, },</td></tr>
<tr><th id="10444">10444</th><td>  {Feature_HasV8_1MMainlineBit, Feature_HasFPRegsBit, },</td></tr>
<tr><th id="10445">10445</th><td>  {Feature_HasV8_1MMainlineBit, Feature_HasMVEIntBit, },</td></tr>
<tr><th id="10446">10446</th><td>  {Feature_HasVFP2Bit, Feature_HasDPVFPBit, },</td></tr>
<tr><th id="10447">10447</th><td>  {Feature_HasVFP3Bit, Feature_HasDPVFPBit, },</td></tr>
<tr><th id="10448">10448</th><td>  {Feature_HasVFP4Bit, Feature_HasDPVFPBit, },</td></tr>
<tr><th id="10449">10449</th><td>  {Feature_IsARMBit, Feature_HasAcquireReleaseBit, },</td></tr>
<tr><th id="10450">10450</th><td>  {Feature_IsARMBit, Feature_HasDBBit, },</td></tr>
<tr><th id="10451">10451</th><td>  {Feature_IsARMBit, Feature_HasDFBBit, },</td></tr>
<tr><th id="10452">10452</th><td>  {Feature_IsARMBit, Feature_HasDivideInARMBit, },</td></tr>
<tr><th id="10453">10453</th><td>  {Feature_IsARMBit, Feature_HasRASBit, },</td></tr>
<tr><th id="10454">10454</th><td>  {Feature_IsARMBit, Feature_HasSBBit, },</td></tr>
<tr><th id="10455">10455</th><td>  {Feature_IsARMBit, Feature_HasTrustZoneBit, },</td></tr>
<tr><th id="10456">10456</th><td>  {Feature_IsARMBit, Feature_HasV4TBit, },</td></tr>
<tr><th id="10457">10457</th><td>  {Feature_IsARMBit, Feature_HasV5TBit, },</td></tr>
<tr><th id="10458">10458</th><td>  {Feature_IsARMBit, Feature_HasV5TEBit, },</td></tr>
<tr><th id="10459">10459</th><td>  {Feature_IsARMBit, Feature_HasV6Bit, },</td></tr>
<tr><th id="10460">10460</th><td>  {Feature_IsARMBit, Feature_HasV6KBit, },</td></tr>
<tr><th id="10461">10461</th><td>  {Feature_IsARMBit, Feature_HasV6T2Bit, },</td></tr>
<tr><th id="10462">10462</th><td>  {Feature_IsARMBit, Feature_HasV7Bit, },</td></tr>
<tr><th id="10463">10463</th><td>  {Feature_IsARMBit, Feature_HasV8Bit, },</td></tr>
<tr><th id="10464">10464</th><td>  {Feature_IsARMBit, Feature_HasV8_4aBit, },</td></tr>
<tr><th id="10465">10465</th><td>  {Feature_IsARMBit, Feature_HasVirtualizationBit, },</td></tr>
<tr><th id="10466">10466</th><td>  {Feature_IsARMBit, Feature_PreV8Bit, },</td></tr>
<tr><th id="10467">10467</th><td>  {Feature_IsARMBit, Feature_UseNaClTrapBit, },</td></tr>
<tr><th id="10468">10468</th><td>  {Feature_IsARMBit, Feature_UseNegativeImmediatesBit, },</td></tr>
<tr><th id="10469">10469</th><td>  {Feature_IsThumbBit, Feature_Has8MSecExtBit, },</td></tr>
<tr><th id="10470">10470</th><td>  {Feature_IsThumbBit, Feature_HasAcquireReleaseBit, },</td></tr>
<tr><th id="10471">10471</th><td>  {Feature_IsThumbBit, Feature_HasDBBit, },</td></tr>
<tr><th id="10472">10472</th><td>  {Feature_IsThumbBit, Feature_HasV5TBit, },</td></tr>
<tr><th id="10473">10473</th><td>  {Feature_IsThumbBit, Feature_HasV6Bit, },</td></tr>
<tr><th id="10474">10474</th><td>  {Feature_IsThumbBit, Feature_HasV6MBit, },</td></tr>
<tr><th id="10475">10475</th><td>  {Feature_IsThumbBit, Feature_HasV7ClrexBit, },</td></tr>
<tr><th id="10476">10476</th><td>  {Feature_IsThumbBit, Feature_HasV8Bit, },</td></tr>
<tr><th id="10477">10477</th><td>  {Feature_IsThumbBit, Feature_HasV8MBaselineBit, },</td></tr>
<tr><th id="10478">10478</th><td>  {Feature_IsThumbBit, Feature_HasV8_4aBit, },</td></tr>
<tr><th id="10479">10479</th><td>  {Feature_IsThumbBit, Feature_HasVirtualizationBit, },</td></tr>
<tr><th id="10480">10480</th><td>  {Feature_IsThumbBit, Feature_IsMClassBit, },</td></tr>
<tr><th id="10481">10481</th><td>  {Feature_IsThumbBit, Feature_IsNotMClassBit, },</td></tr>
<tr><th id="10482">10482</th><td>  {Feature_IsThumbBit, Feature_UseNegativeImmediatesBit, },</td></tr>
<tr><th id="10483">10483</th><td>  {Feature_IsThumb2Bit, Feature_HasDSPBit, },</td></tr>
<tr><th id="10484">10484</th><td>  {Feature_IsThumb2Bit, Feature_HasRASBit, },</td></tr>
<tr><th id="10485">10485</th><td>  {Feature_IsThumb2Bit, Feature_HasSBBit, },</td></tr>
<tr><th id="10486">10486</th><td>  {Feature_IsThumb2Bit, Feature_HasTrustZoneBit, },</td></tr>
<tr><th id="10487">10487</th><td>  {Feature_IsThumb2Bit, Feature_HasV7Bit, },</td></tr>
<tr><th id="10488">10488</th><td>  {Feature_IsThumb2Bit, Feature_HasV8Bit, },</td></tr>
<tr><th id="10489">10489</th><td>  {Feature_IsThumb2Bit, Feature_HasVirtualizationBit, },</td></tr>
<tr><th id="10490">10490</th><td>  {Feature_IsThumb2Bit, Feature_IsNotMClassBit, },</td></tr>
<tr><th id="10491">10491</th><td>  {Feature_IsThumb2Bit, Feature_PreV8Bit, },</td></tr>
<tr><th id="10492">10492</th><td>  {Feature_IsThumb2Bit, Feature_UseNegativeImmediatesBit, },</td></tr>
<tr><th id="10493">10493</th><td>  {Feature_PreV8Bit, Feature_IsThumb2Bit, },</td></tr>
<tr><th id="10494">10494</th><td>  {Feature_HasDivideInThumbBit, Feature_IsThumbBit, Feature_HasV8MBaselineBit, },</td></tr>
<tr><th id="10495">10495</th><td>  {Feature_HasNEONBit, Feature_HasV8_3aBit, Feature_HasFullFP16Bit, },</td></tr>
<tr><th id="10496">10496</th><td>  {Feature_HasV8Bit, Feature_HasNEONBit, Feature_HasFullFP16Bit, },</td></tr>
<tr><th id="10497">10497</th><td>  {Feature_IsARMBit, Feature_HasAcquireReleaseBit, Feature_HasV7ClrexBit, },</td></tr>
<tr><th id="10498">10498</th><td>  {Feature_IsARMBit, Feature_HasV7Bit, Feature_HasMPBit, },</td></tr>
<tr><th id="10499">10499</th><td>  {Feature_IsARMBit, Feature_HasV8Bit, Feature_HasCRCBit, },</td></tr>
<tr><th id="10500">10500</th><td>  {Feature_IsARMBit, Feature_HasV8Bit, Feature_HasV8_1aBit, },</td></tr>
<tr><th id="10501">10501</th><td>  {Feature_IsThumbBit, Feature_HasAcquireReleaseBit, Feature_HasV7ClrexBit, },</td></tr>
<tr><th id="10502">10502</th><td>  {Feature_IsThumbBit, Feature_HasV5TBit, Feature_IsNotMClassBit, },</td></tr>
<tr><th id="10503">10503</th><td>  {Feature_IsThumb2Bit, Feature_HasV7Bit, Feature_HasMPBit, },</td></tr>
<tr><th id="10504">10504</th><td>  {Feature_IsThumb2Bit, Feature_HasV8Bit, Feature_HasCRCBit, },</td></tr>
<tr><th id="10505">10505</th><td>  {Feature_IsThumb2Bit, Feature_HasV8Bit, Feature_HasV8_1aBit, },</td></tr>
<tr><th id="10506">10506</th><td>  {Feature_IsThumb2Bit, Feature_HasV8_1MMainlineBit, Feature_HasLOBBit, },</td></tr>
<tr><th id="10507">10507</th><td>  {Feature_IsThumbBit, Feature_HasAcquireReleaseBit, Feature_HasV7ClrexBit, Feature_IsNotMClassBit, },</td></tr>
<tr><th id="10508">10508</th><td>};</td></tr>
<tr><th id="10509">10509</th><td></td></tr>
<tr><th id="10510">10510</th><td><b>namespace</b> {</td></tr>
<tr><th id="10511">10511</th><td>  <b>struct</b> MatchEntry {</td></tr>
<tr><th id="10512">10512</th><td>    uint16_t Mnemonic;</td></tr>
<tr><th id="10513">10513</th><td>    uint16_t Opcode;</td></tr>
<tr><th id="10514">10514</th><td>    uint16_t ConvertFn;</td></tr>
<tr><th id="10515">10515</th><td>    uint8_t RequiredFeaturesIdx;</td></tr>
<tr><th id="10516">10516</th><td>    uint16_t Classes[<var>18</var>];</td></tr>
<tr><th id="10517">10517</th><td>    StringRef getMnemonic() <em>const</em> {</td></tr>
<tr><th id="10518">10518</th><td>      <b>return</b> StringRef(MnemonicTable + Mnemonic + <var>1</var>,</td></tr>
<tr><th id="10519">10519</th><td>                       MnemonicTable[Mnemonic]);</td></tr>
<tr><th id="10520">10520</th><td>    }</td></tr>
<tr><th id="10521">10521</th><td>  };</td></tr>
<tr><th id="10522">10522</th><td></td></tr>
<tr><th id="10523">10523</th><td>  <i>// Predicate for searching for an opcode.</i></td></tr>
<tr><th id="10524">10524</th><td>  <b>struct</b> LessOpcode {</td></tr>
<tr><th id="10525">10525</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, StringRef RHS) {</td></tr>
<tr><th id="10526">10526</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS;</td></tr>
<tr><th id="10527">10527</th><td>    }</td></tr>
<tr><th id="10528">10528</th><td>    <em>bool</em> <b>operator</b>()(StringRef LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="10529">10529</th><td>      <b>return</b> LHS &lt; RHS.getMnemonic();</td></tr>
<tr><th id="10530">10530</th><td>    }</td></tr>
<tr><th id="10531">10531</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="10532">10532</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS.getMnemonic();</td></tr>
<tr><th id="10533">10533</th><td>    }</td></tr>
<tr><th id="10534">10534</th><td>  };</td></tr>
<tr><th id="10535">10535</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="10536">10536</th><td></td></tr>
<tr><th id="10537">10537</th><td><em>static</em> <em>const</em> MatchEntry MatchTable0[] = {</td></tr>
<tr><th id="10538">10538</th><td>  { <var>0</var> <i>/* __brkdiv0 */</i>, ARM::t__brkdiv0, Convert_NoOperands, AMFBS_IsThumb, {  }, },</td></tr>
<tr><th id="10539">10539</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::tADC, Convert__Reg1_2__CCOut1_0__Tie0_1_1__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="10540">10540</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::ADCrsr, Convert__Reg1_2__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="10541">10541</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::ADCrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10542">10542</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::ADCri, Convert__Reg1_2__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="10543">10543</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::SBCri, Convert__Reg1_2__Reg1_2__ModImmNot1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImmNot }, },</td></tr>
<tr><th id="10544">10544</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::ADCrsi, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10545">10545</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::t2ADCrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10546">10546</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::t2ADCrs, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10547">10547</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::t2ADCri, Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10548">10548</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::t2SBCri, Convert__Reg1_2__Reg1_3__T2SOImmNot1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="10549">10549</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::ADCrsr, Convert__Reg1_2__Reg1_3__RegShiftedReg3_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="10550">10550</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::ADCrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10551">10551</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::ADCri, Convert__Reg1_2__Reg1_3__ModImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="10552">10552</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::SBCri, Convert__Reg1_2__Reg1_3__ModImmNot1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImmNot }, },</td></tr>
<tr><th id="10553">10553</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::ADCrsi, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10554">10554</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::t2ADCrr, Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10555">10555</th><td>  { <var>10</var> <i>/* adc */</i>, ARM::t2ADCrs, Convert__Reg1_3__Reg1_4__RegShiftedImm2_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10556">10556</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tADDspr, Convert__Reg1_1__Tie0_1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_GPRsp, MCK_GPR }, },</td></tr>
<tr><th id="10557">10557</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDspImm12, Convert__Reg1_1__Reg1_1__Imm0_40951_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRsp, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="10558">10558</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBspImm12, Convert__Reg1_1__Reg1_1__Imm0_4095Neg1_2__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_GPRsp, MCK_Imm0_4095Neg }, },</td></tr>
<tr><th id="10559">10559</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tADDspi, Convert__Reg1_1__Tie0_1_1__Imm0_508s41_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_GPRsp, MCK_Imm0_508s4 }, },</td></tr>
<tr><th id="10560">10560</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tSUBspi, Convert__regSP__Tie0_1_1__Imm0_508s4Neg1_2__CondCode2_0, AMFBS_IsThumb_UseNegativeImmediates, { MCK_CondCode, MCK_GPRsp, MCK_Imm0_508s4Neg }, },</td></tr>
<tr><th id="10561">10561</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDri12, Convert__Reg1_1__Reg1_1__Imm0_40951_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="10562">10562</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBri12, Convert__Reg1_1__Reg1_1__Imm0_4095Neg1_2__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_rGPR, MCK_Imm0_4095Neg }, },</td></tr>
<tr><th id="10563">10563</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tADDhirr, Convert__Reg1_1__Tie0_1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10564">10564</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDspImm, Convert__Reg1_2__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_GPRsp, MCK_T2SOImm }, },</td></tr>
<tr><th id="10565">10565</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBspImm, Convert__Reg1_2__Reg1_2__T2SOImmNeg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPRsp, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10566">10566</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBspImm, Convert__Reg1_2__Reg1_2__T2SOImmNeg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPRsp, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10567">10567</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tADDrr, Convert__Reg1_2__CCOut1_0__Reg1_2__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="10568">10568</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tADDi8, Convert__Reg1_2__CCOut1_0__Tie0_1_1__Imm0_2551_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_Imm0_255 }, },</td></tr>
<tr><th id="10569">10569</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tSUBi8, Convert__Reg1_2__CCOut1_0__Tie0_3_3__ThumbModImmNeg8_2551_3__CondCode2_1, AMFBS_IsThumb_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_ThumbModImmNeg8_255 }, },</td></tr>
<tr><th id="10570">10570</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDri, Convert__Reg1_2__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10571">10571</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBri, Convert__Reg1_2__Reg1_2__T2SOImmNeg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10572">10572</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBri, Convert__Reg1_2__Reg1_2__T2SOImmNeg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10573">10573</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_rGPR }, },</td></tr>
<tr><th id="10574">10574</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDrs, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10575">10575</th><td>  { <var>14</var> <i>/* add */</i>, ARM::ADDrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10576">10576</th><td>  { <var>14</var> <i>/* add */</i>, ARM::ADDri, Convert__Reg1_2__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="10577">10577</th><td>  { <var>14</var> <i>/* add */</i>, ARM::SUBri, Convert__Reg1_2__Reg1_2__ModImmNeg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImmNeg }, },</td></tr>
<tr><th id="10578">10578</th><td>  { <var>14</var> <i>/* add */</i>, ARM::ADDrsi, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10579">10579</th><td>  { <var>14</var> <i>/* add */</i>, ARM::ADDrsr, Convert__Reg1_2__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="10580">10580</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDspImm12, Convert__Reg1_1__Reg1_2__Imm0_40951_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="10581">10581</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBspImm12, Convert__Reg1_1__Reg1_2__Imm0_4095Neg1_3__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_Imm0_4095Neg }, },</td></tr>
<tr><th id="10582">10582</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tADDspi, Convert__regSP__Tie0_1_1__Imm0_508s41_3__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_Imm0_508s4 }, },</td></tr>
<tr><th id="10583">10583</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tSUBspi, Convert__regSP__Tie0_1_1__Imm0_508s4Neg1_3__CondCode2_0, AMFBS_IsThumb_UseNegativeImmediates, { MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_Imm0_508s4Neg }, },</td></tr>
<tr><th id="10584">10584</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tADDrSPi, Convert__Reg1_1__Reg1_2__Imm0_1020s41_3__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_GPRsp, MCK_Imm0_1020s4 }, },</td></tr>
<tr><th id="10585">10585</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADR, Convert__Reg1_1__Imm0_40951_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_PC, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="10586">10586</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDri12, Convert__Reg1_1__Reg1_2__Imm0_40951_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_GPR, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="10587">10587</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBri12, Convert__Reg1_1__Reg1_2__Imm0_4095Neg1_3__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_rGPR, MCK_GPR, MCK_Imm0_4095Neg }, },</td></tr>
<tr><th id="10588">10588</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tADDrSP, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_GPR, MCK_GPRsp, MCK_GPR }, },</td></tr>
<tr><th id="10589">10589</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDspImm, Convert__Reg1_3__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRsp, MCK_T2SOImm }, },</td></tr>
<tr><th id="10590">10590</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBspImm, Convert__Reg1_3__Reg1_3__T2SOImmNeg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRsp, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10591">10591</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBri, Convert__Reg1_3__Reg1_3__T2SOImmNeg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10592">10592</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDspImm, Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_T2SOImm }, },</td></tr>
<tr><th id="10593">10593</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBspImm, Convert__Reg1_2__Reg1_3__T2SOImmNeg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10594">10594</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBspImm, Convert__Reg1_2__Reg1_3__T2SOImmNeg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10595">10595</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tADDrr, Convert__Reg1_2__CCOut1_0__Reg1_3__Reg1_4__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="10596">10596</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tADDi3, Convert__Reg1_2__CCOut1_0__Reg1_3__Imm0_71_4__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR, MCK_Imm0_7 }, },</td></tr>
<tr><th id="10597">10597</th><td>  { <var>14</var> <i>/* add */</i>, ARM::tSUBi3, Convert__Reg1_2__CCOut1_0__Reg1_3__ThumbModImmNeg1_71_4__CondCode2_1, AMFBS_IsThumb_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR, MCK_ThumbModImmNeg1_7 }, },</td></tr>
<tr><th id="10598">10598</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDri, Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_GPRnopc, MCK_T2SOImm }, },</td></tr>
<tr><th id="10599">10599</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBri, Convert__Reg1_2__Reg1_3__T2SOImmNeg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_GPRnopc, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10600">10600</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBri, Convert__Reg1_2__Reg1_3__T2SOImmNeg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_GPRnopc, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10601">10601</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_rGPR }, },</td></tr>
<tr><th id="10602">10602</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDrs, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10603">10603</th><td>  { <var>14</var> <i>/* add */</i>, ARM::ADDrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10604">10604</th><td>  { <var>14</var> <i>/* add */</i>, ARM::ADDri, Convert__Reg1_2__Reg1_3__ModImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="10605">10605</th><td>  { <var>14</var> <i>/* add */</i>, ARM::SUBri, Convert__Reg1_2__Reg1_3__ModImmNeg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImmNeg }, },</td></tr>
<tr><th id="10606">10606</th><td>  { <var>14</var> <i>/* add */</i>, ARM::ADDrsi, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10607">10607</th><td>  { <var>14</var> <i>/* add */</i>, ARM::ADDrsr, Convert__Reg1_2__Reg1_3__RegShiftedReg3_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="10608">10608</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDspImm, Convert__Reg1_3__Reg1_4__T2SOImm1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRsp, MCK_GPRsp, MCK_T2SOImm }, },</td></tr>
<tr><th id="10609">10609</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBspImm, Convert__Reg1_3__Reg1_4__T2SOImmNeg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRsp, MCK_GPRsp, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10610">10610</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBspImm, Convert__Reg1_3__Reg1_4__T2SOImmNeg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRsp, MCK_GPRsp, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10611">10611</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDri, Convert__Reg1_3__Reg1_4__T2SOImm1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_GPRnopc, MCK_T2SOImm }, },</td></tr>
<tr><th id="10612">10612</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBri, Convert__Reg1_3__Reg1_4__T2SOImmNeg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_GPRnopc, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10613">10613</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2SUBri, Convert__Reg1_3__Reg1_4__T2SOImmNeg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_GPRnopc, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10614">10614</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDrr, Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_GPRnopc, MCK_rGPR }, },</td></tr>
<tr><th id="10615">10615</th><td>  { <var>14</var> <i>/* add */</i>, ARM::t2ADDrs, Convert__Reg1_3__Reg1_4__RegShiftedImm2_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_GPRnopc, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10616">10616</th><td>  { <var>18</var> <i>/* addw */</i>, ARM::t2ADDspImm12, Convert__Reg1_1__Reg1_1__Imm0_40951_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRsp, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="10617">10617</th><td>  { <var>18</var> <i>/* addw */</i>, ARM::t2SUBspImm12, Convert__Reg1_1__Reg1_1__Imm0_4095Neg1_2__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_GPRsp, MCK_Imm0_4095Neg }, },</td></tr>
<tr><th id="10618">10618</th><td>  { <var>18</var> <i>/* addw */</i>, ARM::t2ADDri12, Convert__Reg1_1__Reg1_1__Imm0_40951_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="10619">10619</th><td>  { <var>18</var> <i>/* addw */</i>, ARM::t2SUBri12, Convert__Reg1_1__Reg1_1__Imm0_4095Neg1_2__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_rGPR, MCK_Imm0_4095Neg }, },</td></tr>
<tr><th id="10620">10620</th><td>  { <var>18</var> <i>/* addw */</i>, ARM::t2ADDspImm12, Convert__Reg1_1__Reg1_2__Imm0_40951_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="10621">10621</th><td>  { <var>18</var> <i>/* addw */</i>, ARM::t2SUBspImm12, Convert__Reg1_1__Reg1_2__Imm0_4095Neg1_3__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_Imm0_4095Neg }, },</td></tr>
<tr><th id="10622">10622</th><td>  { <var>18</var> <i>/* addw */</i>, ARM::t2SUBri12, Convert__Reg1_1__Reg1_2__Imm0_4095Neg1_3__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_Imm0_4095Neg }, },</td></tr>
<tr><th id="10623">10623</th><td>  { <var>18</var> <i>/* addw */</i>, ARM::t2ADDri12, Convert__Reg1_1__Reg1_2__Imm0_40951_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_GPR, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="10624">10624</th><td>  { <var>23</var> <i>/* adr */</i>, ARM::tADR, Convert__Reg1_1__UnsignedOffset_b8s21_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_UnsignedOffset_b8s2 }, },</td></tr>
<tr><th id="10625">10625</th><td>  { <var>23</var> <i>/* adr */</i>, ARM::t2ADR, Convert__Reg1_1__Imm1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Imm }, },</td></tr>
<tr><th id="10626">10626</th><td>  { <var>23</var> <i>/* adr */</i>, ARM::ADR, Convert__Reg1_1__AdrLabel1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_AdrLabel }, },</td></tr>
<tr><th id="10627">10627</th><td>  { <var>23</var> <i>/* adr */</i>, ARM::t2ADR, Convert__Reg1_2__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_Imm }, },</td></tr>
<tr><th id="10628">10628</th><td>  { <var>27</var> <i>/* aesd */</i>, ARM::AESD, Convert__Reg1_1__Tie0_1_1__Reg1_2, AMFBS_HasV8_HasCrypto, { MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="10629">10629</th><td>  { <var>32</var> <i>/* aese */</i>, ARM::AESE, Convert__Reg1_1__Tie0_1_1__Reg1_2, AMFBS_HasV8_HasCrypto, { MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="10630">10630</th><td>  { <var>37</var> <i>/* aesimc */</i>, ARM::AESIMC, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasCrypto, { MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="10631">10631</th><td>  { <var>44</var> <i>/* aesmc */</i>, ARM::AESMC, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasCrypto, { MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="10632">10632</th><td>  { <var>50</var> <i>/* and */</i>, ARM::tAND, Convert__Reg1_2__CCOut1_0__Tie0_1_1__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="10633">10633</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2ANDrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10634">10634</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2ANDrs, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10635">10635</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2ANDri, Convert__Reg1_2__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10636">10636</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2BICri, Convert__Reg1_2__Reg1_2__T2SOImmNot1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="10637">10637</th><td>  { <var>50</var> <i>/* and */</i>, ARM::ANDrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10638">10638</th><td>  { <var>50</var> <i>/* and */</i>, ARM::ANDri, Convert__Reg1_2__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="10639">10639</th><td>  { <var>50</var> <i>/* and */</i>, ARM::BICri, Convert__Reg1_2__Reg1_2__ModImmNot1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImmNot }, },</td></tr>
<tr><th id="10640">10640</th><td>  { <var>50</var> <i>/* and */</i>, ARM::ANDrsi, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10641">10641</th><td>  { <var>50</var> <i>/* and */</i>, ARM::ANDrsr, Convert__Reg1_2__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="10642">10642</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2ANDrr, Convert__Reg1_3__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10643">10643</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2ANDrs, Convert__Reg1_3__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10644">10644</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2ANDri, Convert__Reg1_3__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10645">10645</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2BICri, Convert__Reg1_3__Reg1_3__T2SOImmNot1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="10646">10646</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2ANDrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10647">10647</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2ANDrs, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10648">10648</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2ANDri, Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10649">10649</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2BICri, Convert__Reg1_2__Reg1_3__T2SOImmNot1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="10650">10650</th><td>  { <var>50</var> <i>/* and */</i>, ARM::ANDrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10651">10651</th><td>  { <var>50</var> <i>/* and */</i>, ARM::ANDri, Convert__Reg1_2__Reg1_3__ModImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="10652">10652</th><td>  { <var>50</var> <i>/* and */</i>, ARM::BICri, Convert__Reg1_2__Reg1_3__ModImmNot1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImmNot }, },</td></tr>
<tr><th id="10653">10653</th><td>  { <var>50</var> <i>/* and */</i>, ARM::ANDrsi, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10654">10654</th><td>  { <var>50</var> <i>/* and */</i>, ARM::ANDrsr, Convert__Reg1_2__Reg1_3__RegShiftedReg3_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="10655">10655</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2ANDrr, Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10656">10656</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2ANDrs, Convert__Reg1_3__Reg1_4__RegShiftedImm2_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10657">10657</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2ANDri, Convert__Reg1_3__Reg1_4__T2SOImm1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10658">10658</th><td>  { <var>50</var> <i>/* and */</i>, ARM::t2BICri, Convert__Reg1_3__Reg1_4__T2SOImmNot1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="10659">10659</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::tASRrr, Convert__Reg1_2__CCOut1_0__Tie0_1_1__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="10660">10660</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::tASRri, Convert__Reg1_2__CCOut1_0__Reg1_2__ImmThumbSR1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_ImmThumbSR }, },</td></tr>
<tr><th id="10661">10661</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::t2ASRrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10662">10662</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::t2ASRri, Convert__Reg1_2__Reg1_2__ImmThumbSR1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_ImmThumbSR }, },</td></tr>
<tr><th id="10663">10663</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::ASRr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="10664">10664</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::ASRi, Convert__Reg1_2__Reg1_2__Imm0_321_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_Imm0_32 }, },</td></tr>
<tr><th id="10665">10665</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::t2ASRrr, Convert__Reg1_3__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10666">10666</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::t2ASRri, Convert__Reg1_3__Reg1_3__ImmThumbSR1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_ImmThumbSR }, },</td></tr>
<tr><th id="10667">10667</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::tASRri, Convert__Reg1_2__CCOut1_0__Reg1_3__ImmThumbSR1_4__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR, MCK_ImmThumbSR }, },</td></tr>
<tr><th id="10668">10668</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::t2ASRrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10669">10669</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::t2ASRri, Convert__Reg1_2__Reg1_3__ImmThumbSR1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_ImmThumbSR }, },</td></tr>
<tr><th id="10670">10670</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::ASRr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="10671">10671</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::ASRi, Convert__Reg1_2__Reg1_3__Imm0_321_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_Imm0_32 }, },</td></tr>
<tr><th id="10672">10672</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::t2ASRrr, Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10673">10673</th><td>  { <var>54</var> <i>/* asr */</i>, ARM::t2ASRri, Convert__Reg1_3__Reg1_4__ImmThumbSR1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_ImmThumbSR }, },</td></tr>
<tr><th id="10674">10674</th><td>  { <var>58</var> <i>/* asrl */</i>, ARM::MVE_ASRLr, Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__Reg1_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_tGPREven, MCK_tGPROdd, MCK_rGPR }, },</td></tr>
<tr><th id="10675">10675</th><td>  { <var>58</var> <i>/* asrl */</i>, ARM::MVE_ASRLi, Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__MVELongShift1_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_tGPREven, MCK_tGPROdd, MCK_MVELongShift }, },</td></tr>
<tr><th id="10676">10676</th><td>  { <var>63</var> <i>/* b */</i>, ARM::Bcc, Convert__ARMBranchTarget1_1__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_ARMBranchTarget }, },</td></tr>
<tr><th id="10677">10677</th><td>  { <var>63</var> <i>/* b */</i>, ARM::tB, ConvertCustom_cvtThumbBranches, AMFBS_IsThumb, { MCK_CondCode, MCK_Imm }, },</td></tr>
<tr><th id="10678">10678</th><td>  { <var>63</var> <i>/* b */</i>, ARM::tBcc, ConvertCustom_cvtThumbBranches, AMFBS_IsThumb, { MCK_CondCode, MCK_ThumbBranchTarget }, },</td></tr>
<tr><th id="10679">10679</th><td>  { <var>63</var> <i>/* b */</i>, ARM::t2Bcc, ConvertCustom_cvtThumbBranches, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_Imm }, },</td></tr>
<tr><th id="10680">10680</th><td>  { <var>63</var> <i>/* b */</i>, ARM::t2B, ConvertCustom_cvtThumbBranches, AMFBS_IsThumb_HasV8MBaseline, { MCK_CondCode, MCK__DOT_w, MCK_ThumbBranchTarget }, },</td></tr>
<tr><th id="10681">10681</th><td>  { <var>65</var> <i>/* bf */</i>, ARM::t2BFi, Convert__Imm1_1__Imm1_2__CondCode2_0, AMFBS_IsThumb2_HasV8_1MMainline_HasLOB, { MCK_CondCode, MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="10682">10682</th><td>  { <var>68</var> <i>/* bfc */</i>, ARM::t2BFC, Convert__Reg1_1__Tie0_1_1__Bitfield1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Bitfield }, },</td></tr>
<tr><th id="10683">10683</th><td>  { <var>68</var> <i>/* bfc */</i>, ARM::BFC, Convert__Reg1_1__Tie0_1_1__Bitfield1_2__CondCode2_0, AMFBS_IsARM_HasV6T2, { MCK_CondCode, MCK_GPR, MCK_Bitfield }, },</td></tr>
<tr><th id="10684">10684</th><td>  { <var>72</var> <i>/* bfcsel */</i>, ARM::t2BFic, Convert__Imm1_0__Imm1_1__Imm1_2__CondCodeNoAL1_3, AMFBS_IsThumb2_HasV8_1MMainline_HasLOB, { MCK_Imm, MCK_Imm, MCK_Imm, MCK_CondCodeNoAL }, },</td></tr>
<tr><th id="10685">10685</th><td>  { <var>79</var> <i>/* bfi */</i>, ARM::t2BFI, Convert__Reg1_1__Tie0_1_1__Reg1_2__Bitfield1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_Bitfield }, },</td></tr>
<tr><th id="10686">10686</th><td>  { <var>79</var> <i>/* bfi */</i>, ARM::BFI, Convert__Reg1_1__Tie0_1_1__Reg1_2__Bitfield1_3__CondCode2_0, AMFBS_IsARM_HasV6T2, { MCK_CondCode, MCK_GPRnopc, MCK_GPR, MCK_Bitfield }, },</td></tr>
<tr><th id="10687">10687</th><td>  { <var>83</var> <i>/* bfl */</i>, ARM::t2BFLi, Convert__Imm1_1__Imm1_2__CondCode2_0, AMFBS_IsThumb2_HasV8_1MMainline_HasLOB, { MCK_CondCode, MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="10688">10688</th><td>  { <var>87</var> <i>/* bflx */</i>, ARM::t2BFLr, Convert__Imm1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb2_HasV8_1MMainline_HasLOB, { MCK_CondCode, MCK_Imm, MCK_rGPR }, },</td></tr>
<tr><th id="10689">10689</th><td>  { <var>92</var> <i>/* bfx */</i>, ARM::t2BFr, Convert__Imm1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb2_HasV8_1MMainline_HasLOB, { MCK_CondCode, MCK_Imm, MCK_rGPR }, },</td></tr>
<tr><th id="10690">10690</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::tBIC, Convert__Reg1_2__CCOut1_0__Tie0_1_1__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="10691">10691</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2BICrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10692">10692</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2BICrs, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10693">10693</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2BICri, Convert__Reg1_2__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10694">10694</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2ANDri, Convert__Reg1_2__Reg1_2__T2SOImmNot1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="10695">10695</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::BICrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10696">10696</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::BICri, Convert__Reg1_2__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="10697">10697</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::ANDri, Convert__Reg1_2__Reg1_2__ModImmNot1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImmNot }, },</td></tr>
<tr><th id="10698">10698</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::BICrsi, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10699">10699</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::BICrsr, Convert__Reg1_2__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="10700">10700</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2BICrr, Convert__Reg1_3__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10701">10701</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2BICrs, Convert__Reg1_3__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10702">10702</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2BICri, Convert__Reg1_3__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10703">10703</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2ANDri, Convert__Reg1_3__Reg1_3__T2SOImmNot1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="10704">10704</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2BICrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10705">10705</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2BICrs, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10706">10706</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2BICri, Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10707">10707</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2ANDri, Convert__Reg1_2__Reg1_3__T2SOImmNot1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="10708">10708</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::BICrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10709">10709</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::BICri, Convert__Reg1_2__Reg1_3__ModImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="10710">10710</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::ANDri, Convert__Reg1_2__Reg1_3__ModImmNot1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImmNot }, },</td></tr>
<tr><th id="10711">10711</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::BICrsi, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10712">10712</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::BICrsr, Convert__Reg1_2__Reg1_3__RegShiftedReg3_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="10713">10713</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2BICrr, Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10714">10714</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2BICrs, Convert__Reg1_3__Reg1_4__RegShiftedImm2_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10715">10715</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2BICri, Convert__Reg1_3__Reg1_4__T2SOImm1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10716">10716</th><td>  { <var>96</var> <i>/* bic */</i>, ARM::t2ANDri, Convert__Reg1_3__Reg1_4__T2SOImmNot1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="10717">10717</th><td>  { <var>100</var> <i>/* bkpt */</i>, ARM::BKPT, Convert__imm_95_0, AMFBS_IsARM, {  }, },</td></tr>
<tr><th id="10718">10718</th><td>  { <var>100</var> <i>/* bkpt */</i>, ARM::tBKPT, Convert__imm_95_0, AMFBS_IsThumb, {  }, },</td></tr>
<tr><th id="10719">10719</th><td>  { <var>100</var> <i>/* bkpt */</i>, ARM::tBKPT, Convert__Imm0_2551_0, AMFBS_IsThumb, { MCK_Imm0_255 }, },</td></tr>
<tr><th id="10720">10720</th><td>  { <var>100</var> <i>/* bkpt */</i>, ARM::BKPT, Convert__Imm0_655351_0, AMFBS_IsARM, { MCK_Imm0_65535 }, },</td></tr>
<tr><th id="10721">10721</th><td>  { <var>105</var> <i>/* bl */</i>, ARM::BL, Convert__ARMBranchTarget1_0, AMFBS_IsARM, { MCK_ARMBranchTarget }, },</td></tr>
<tr><th id="10722">10722</th><td>  { <var>105</var> <i>/* bl */</i>, ARM::BL_pred, Convert__ARMBranchTarget1_1__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_ARMBranchTarget }, },</td></tr>
<tr><th id="10723">10723</th><td>  { <var>105</var> <i>/* bl */</i>, ARM::tBL, Convert__CondCode2_0__ThumbBranchTarget1_1, AMFBS_IsThumb, { MCK_CondCode, MCK_ThumbBranchTarget }, },</td></tr>
<tr><th id="10724">10724</th><td>  { <var>108</var> <i>/* blx */</i>, ARM::BLX, Convert__Reg1_0, AMFBS_IsARM_HasV5T, { MCK_GPR }, },</td></tr>
<tr><th id="10725">10725</th><td>  { <var>108</var> <i>/* blx */</i>, ARM::BLXi, Convert__ThumbBranchTarget1_0, AMFBS_IsARM_HasV5T, { MCK_ThumbBranchTarget }, },</td></tr>
<tr><th id="10726">10726</th><td>  { <var>108</var> <i>/* blx */</i>, ARM::BLX_pred, Convert__Reg1_1__CondCode2_0, AMFBS_IsARM_HasV5T, { MCK_CondCode, MCK_GPR }, },</td></tr>
<tr><th id="10727">10727</th><td>  { <var>108</var> <i>/* blx */</i>, ARM::tBLXr, Convert__CondCode2_0__Reg1_1, AMFBS_IsThumb_HasV5T, { MCK_CondCode, MCK_GPR }, },</td></tr>
<tr><th id="10728">10728</th><td>  { <var>108</var> <i>/* blx */</i>, ARM::tBLXi, Convert__CondCode2_0__ARMBranchTarget1_1, AMFBS_IsThumb_HasV5T_IsNotMClass, { MCK_CondCode, MCK_ARMBranchTarget }, },</td></tr>
<tr><th id="10729">10729</th><td>  { <var>112</var> <i>/* blxns */</i>, ARM::tBLXNSr, Convert__CondCode2_0__Reg1_1, AMFBS_IsThumb_Has8MSecExt, { MCK_CondCode, MCK_GPRnopc }, },</td></tr>
<tr><th id="10730">10730</th><td>  { <var>118</var> <i>/* bx */</i>, ARM::BX, Convert__Reg1_0, AMFBS_IsARM_HasV4T, { MCK_GPR }, },</td></tr>
<tr><th id="10731">10731</th><td>  { <var>118</var> <i>/* bx */</i>, ARM::BX_RET, Convert__CondCode2_0, AMFBS_IsARM_HasV4T, { MCK_CondCode, MCK_GPRlr }, },</td></tr>
<tr><th id="10732">10732</th><td>  { <var>118</var> <i>/* bx */</i>, ARM::BX_pred, Convert__Reg1_1__CondCode2_0, AMFBS_IsARM_HasV4T, { MCK_CondCode, MCK_GPR }, },</td></tr>
<tr><th id="10733">10733</th><td>  { <var>118</var> <i>/* bx */</i>, ARM::tBX, Convert__Reg1_1__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_GPR }, },</td></tr>
<tr><th id="10734">10734</th><td>  { <var>121</var> <i>/* bxj */</i>, ARM::t2BXJ, Convert__Reg1_1__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_GPRnopc }, },</td></tr>
<tr><th id="10735">10735</th><td>  { <var>121</var> <i>/* bxj */</i>, ARM::BXJ, Convert__Reg1_1__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR }, },</td></tr>
<tr><th id="10736">10736</th><td>  { <var>125</var> <i>/* bxns */</i>, ARM::tBXNS, Convert__Reg1_1__CondCode2_0, AMFBS_IsThumb_Has8MSecExt, { MCK_CondCode, MCK_GPR }, },</td></tr>
<tr><th id="10737">10737</th><td>  { <var>130</var> <i>/* cbnz */</i>, ARM::tCBNZ, Convert__Reg1_0__ThumbBranchTarget1_1, AMFBS_IsThumb_HasV8MBaseline, { MCK_tGPR, MCK_ThumbBranchTarget }, },</td></tr>
<tr><th id="10738">10738</th><td>  { <var>135</var> <i>/* cbz */</i>, ARM::tCBZ, Convert__Reg1_0__ThumbBranchTarget1_1, AMFBS_IsThumb_HasV8MBaseline, { MCK_tGPR, MCK_ThumbBranchTarget }, },</td></tr>
<tr><th id="10739">10739</th><td>  { <var>139</var> <i>/* cdp */</i>, ARM::CDP, Convert__CoprocNum1_1__Imm0_151_2__CoprocReg1_3__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0, AMFBS_IsARM_PreV8, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_15, MCK_CoprocReg, MCK_CoprocReg, MCK_CoprocReg, MCK_Imm0_7 }, },</td></tr>
<tr><th id="10740">10740</th><td>  { <var>139</var> <i>/* cdp */</i>, ARM::t2CDP, Convert__CoprocNum1_1__Imm0_151_2__CoprocReg1_3__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0, AMFBS_IsThumb2_PreV8, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_15, MCK_CoprocReg, MCK_CoprocReg, MCK_CoprocReg, MCK_Imm0_7 }, },</td></tr>
<tr><th id="10741">10741</th><td>  { <var>143</var> <i>/* cdp2 */</i>, ARM::CDP2, Convert__CoprocNum1_0__Imm0_151_1__CoprocReg1_2__CoprocReg1_3__CoprocReg1_4__Imm0_71_5, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_Imm0_15, MCK_CoprocReg, MCK_CoprocReg, MCK_CoprocReg, MCK_Imm0_7 }, },</td></tr>
<tr><th id="10742">10742</th><td>  { <var>143</var> <i>/* cdp2 */</i>, ARM::t2CDP2, Convert__CoprocNum1_1__Imm0_151_2__CoprocReg1_3__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0, AMFBS_IsThumb2_PreV8, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_15, MCK_CoprocReg, MCK_CoprocReg, MCK_CoprocReg, MCK_Imm0_7 }, },</td></tr>
<tr><th id="10743">10743</th><td>  { <var>148</var> <i>/* cinc */</i>, ARM::t2CSINC, Convert__Reg1_0__Reg1_1__Reg1_1__CondCodeNoALInv1_2, AMFBS_HasV8_1MMainline, { MCK_rGPR, MCK_GPRwithZRnosp, MCK_CondCodeNoALInv }, },</td></tr>
<tr><th id="10744">10744</th><td>  { <var>153</var> <i>/* cinv */</i>, ARM::t2CSINV, Convert__Reg1_0__Reg1_1__Reg1_1__CondCodeNoALInv1_2, AMFBS_HasV8_1MMainline, { MCK_rGPR, MCK_GPRwithZRnosp, MCK_CondCodeNoALInv }, },</td></tr>
<tr><th id="10745">10745</th><td>  { <var>158</var> <i>/* clrex */</i>, ARM::CLREX, Convert_NoOperands, AMFBS_IsARM_HasV6K, {  }, },</td></tr>
<tr><th id="10746">10746</th><td>  { <var>158</var> <i>/* clrex */</i>, ARM::t2CLREX, Convert__CondCode2_0, AMFBS_IsThumb_HasV7Clrex, { MCK_CondCode }, },</td></tr>
<tr><th id="10747">10747</th><td>  { <var>164</var> <i>/* clrm */</i>, ARM::t2CLRM, Convert__CondCode2_0__RegListWithAPSR1_1, AMFBS_HasV8_1MMainline, { MCK_CondCode, MCK_RegListWithAPSR }, },</td></tr>
<tr><th id="10748">10748</th><td>  { <var>169</var> <i>/* clz */</i>, ARM::t2CLZ, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10749">10749</th><td>  { <var>169</var> <i>/* clz */</i>, ARM::CLZ, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsARM_HasV5T, { MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10750">10750</th><td>  { <var>173</var> <i>/* cmn */</i>, ARM::tCMNz, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="10751">10751</th><td>  { <var>173</var> <i>/* cmn */</i>, ARM::CMPri, Convert__Reg1_1__ModImmNeg1_2__CondCode2_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CondCode, MCK_rGPR, MCK_ModImmNeg }, },</td></tr>
<tr><th id="10752">10752</th><td>  { <var>173</var> <i>/* cmn */</i>, ARM::t2CMPri, Convert__Reg1_1__T2SOImmNeg1_2__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_rGPR, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10753">10753</th><td>  { <var>173</var> <i>/* cmn */</i>, ARM::t2CMNzrr, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_rGPR }, },</td></tr>
<tr><th id="10754">10754</th><td>  { <var>173</var> <i>/* cmn */</i>, ARM::t2CMNzrs, Convert__Reg1_1__RegShiftedImm2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10755">10755</th><td>  { <var>173</var> <i>/* cmn */</i>, ARM::CMNzrsr, Convert__Reg1_1__RegShiftedReg3_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="10756">10756</th><td>  { <var>173</var> <i>/* cmn */</i>, ARM::t2CMNri, Convert__Reg1_1__T2SOImm1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_T2SOImm }, },</td></tr>
<tr><th id="10757">10757</th><td>  { <var>173</var> <i>/* cmn */</i>, ARM::CMNzrr, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10758">10758</th><td>  { <var>173</var> <i>/* cmn */</i>, ARM::CMNri, Convert__Reg1_1__ModImm1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="10759">10759</th><td>  { <var>173</var> <i>/* cmn */</i>, ARM::CMNzrsi, Convert__Reg1_1__RegShiftedImm2_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10760">10760</th><td>  { <var>173</var> <i>/* cmn */</i>, ARM::t2CMNzrr, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_rGPR }, },</td></tr>
<tr><th id="10761">10761</th><td>  { <var>173</var> <i>/* cmn */</i>, ARM::t2CMNzrs, Convert__Reg1_2__RegShiftedImm2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10762">10762</th><td>  { <var>173</var> <i>/* cmn */</i>, ARM::t2CMNri, Convert__Reg1_2__T2SOImm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_T2SOImm }, },</td></tr>
<tr><th id="10763">10763</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::tCMPr, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="10764">10764</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::tCMPi8, Convert__Reg1_1__Imm0_2551_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_Imm0_255 }, },</td></tr>
<tr><th id="10765">10765</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::CMNri, Convert__Reg1_1__ModImmNeg1_2__CondCode2_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CondCode, MCK_rGPR, MCK_ModImmNeg }, },</td></tr>
<tr><th id="10766">10766</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::t2CMNri, Convert__Reg1_1__T2SOImmNeg1_2__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_rGPR, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="10767">10767</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::t2CMPrs, Convert__Reg1_1__RegShiftedImm2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10768">10768</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::CMPrsr, Convert__Reg1_1__RegShiftedReg3_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="10769">10769</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::t2CMPri, Convert__Reg1_1__T2SOImm1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_T2SOImm }, },</td></tr>
<tr><th id="10770">10770</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::CMPrr, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10771">10771</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::tCMPhir, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10772">10772</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::CMPri, Convert__Reg1_1__ModImm1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="10773">10773</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::CMPrsi, Convert__Reg1_1__RegShiftedImm2_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10774">10774</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::t2CMPrr, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_rGPR }, },</td></tr>
<tr><th id="10775">10775</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::t2CMPrs, Convert__Reg1_2__RegShiftedImm2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10776">10776</th><td>  { <var>177</var> <i>/* cmp */</i>, ARM::t2CMPri, Convert__Reg1_2__T2SOImm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_T2SOImm }, },</td></tr>
<tr><th id="10777">10777</th><td>  { <var>181</var> <i>/* cneg */</i>, ARM::t2CSNEG, Convert__Reg1_0__Reg1_1__Reg1_1__CondCodeNoALInv1_2, AMFBS_HasV8_1MMainline, { MCK_rGPR, MCK_GPRwithZRnosp, MCK_CondCodeNoALInv }, },</td></tr>
<tr><th id="10778">10778</th><td>  { <var>186</var> <i>/* cps */</i>, ARM::t2CPS1p, Convert__Imm0_311_0, AMFBS_IsThumb2_IsNotMClass, { MCK_Imm0_31 }, },</td></tr>
<tr><th id="10779">10779</th><td>  { <var>186</var> <i>/* cps */</i>, ARM::CPS1p, Convert__Imm0_311_0, AMFBS_IsARM, { MCK_Imm0_31 }, },</td></tr>
<tr><th id="10780">10780</th><td>  { <var>186</var> <i>/* cps */</i>, ARM::t2CPS1p, Convert__Imm0_311_1, AMFBS_IsThumb2, { MCK__DOT_w, MCK_Imm0_31 }, },</td></tr>
<tr><th id="10781">10781</th><td>  { <var>186</var> <i>/* cps */</i>, ARM::CPS2p, Convert__Imm1_0__ProcIFlags1_1, AMFBS_IsARM, { MCK_Imm, MCK_ProcIFlags }, },</td></tr>
<tr><th id="10782">10782</th><td>  { <var>186</var> <i>/* cps */</i>, ARM::tCPS, Convert__Imm1_0__ProcIFlags1_1, AMFBS_IsThumb, { MCK_Imm, MCK_ProcIFlags }, },</td></tr>
<tr><th id="10783">10783</th><td>  { <var>186</var> <i>/* cps */</i>, ARM::t2CPS2p, Convert__Imm1_0__ProcIFlags1_2, AMFBS_IsThumb2_IsNotMClass, { MCK_Imm, MCK__DOT_w, MCK_ProcIFlags }, },</td></tr>
<tr><th id="10784">10784</th><td>  { <var>186</var> <i>/* cps */</i>, ARM::CPS3p, Convert__Imm1_0__ProcIFlags1_1__Imm0_311_2, AMFBS_IsARM, { MCK_Imm, MCK_ProcIFlags, MCK_Imm0_31 }, },</td></tr>
<tr><th id="10785">10785</th><td>  { <var>186</var> <i>/* cps */</i>, ARM::t2CPS3p, Convert__Imm1_0__ProcIFlags1_1__Imm1_2, AMFBS_IsThumb2_IsNotMClass, { MCK_Imm, MCK_ProcIFlags, MCK_Imm }, },</td></tr>
<tr><th id="10786">10786</th><td>  { <var>186</var> <i>/* cps */</i>, ARM::t2CPS3p, Convert__Imm1_0__ProcIFlags1_2__Imm1_3, AMFBS_IsThumb2, { MCK_Imm, MCK__DOT_w, MCK_ProcIFlags, MCK_Imm }, },</td></tr>
<tr><th id="10787">10787</th><td>  { <var>190</var> <i>/* crc32b */</i>, ARM::t2CRC32B, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsThumb2_HasV8_HasCRC, { MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10788">10788</th><td>  { <var>190</var> <i>/* crc32b */</i>, ARM::CRC32B, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsARM_HasV8_HasCRC, { MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="10789">10789</th><td>  { <var>197</var> <i>/* crc32cb */</i>, ARM::t2CRC32CB, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsThumb2_HasV8_HasCRC, { MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10790">10790</th><td>  { <var>197</var> <i>/* crc32cb */</i>, ARM::CRC32CB, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsARM_HasV8_HasCRC, { MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="10791">10791</th><td>  { <var>205</var> <i>/* crc32ch */</i>, ARM::t2CRC32CH, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsThumb2_HasV8_HasCRC, { MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10792">10792</th><td>  { <var>205</var> <i>/* crc32ch */</i>, ARM::CRC32CH, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsARM_HasV8_HasCRC, { MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="10793">10793</th><td>  { <var>213</var> <i>/* crc32cw */</i>, ARM::t2CRC32CW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsThumb2_HasV8_HasCRC, { MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10794">10794</th><td>  { <var>213</var> <i>/* crc32cw */</i>, ARM::CRC32CW, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsARM_HasV8_HasCRC, { MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="10795">10795</th><td>  { <var>221</var> <i>/* crc32h */</i>, ARM::t2CRC32H, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsThumb2_HasV8_HasCRC, { MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10796">10796</th><td>  { <var>221</var> <i>/* crc32h */</i>, ARM::CRC32H, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsARM_HasV8_HasCRC, { MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="10797">10797</th><td>  { <var>228</var> <i>/* crc32w */</i>, ARM::t2CRC32W, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsThumb2_HasV8_HasCRC, { MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10798">10798</th><td>  { <var>228</var> <i>/* crc32w */</i>, ARM::CRC32W, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_IsARM_HasV8_HasCRC, { MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="10799">10799</th><td>  { <var>235</var> <i>/* csdb */</i>, ARM::HINT, Convert__imm_95_20__CondCode2_0, AMFBS_IsARM_HasV6K, { MCK_CondCode }, },</td></tr>
<tr><th id="10800">10800</th><td>  { <var>235</var> <i>/* csdb */</i>, ARM::t2HINT, Convert__imm_95_20__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode }, },</td></tr>
<tr><th id="10801">10801</th><td>  { <var>235</var> <i>/* csdb */</i>, ARM::t2HINT, Convert__imm_95_20__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w }, },</td></tr>
<tr><th id="10802">10802</th><td>  { <var>240</var> <i>/* csel */</i>, ARM::t2CSEL, Convert__Reg1_0__Reg1_1__Reg1_2__CondCodeNoAL1_3, AMFBS_HasV8_1MMainline, { MCK_rGPR, MCK_GPRwithZRnosp, MCK_GPRwithZRnosp, MCK_CondCodeNoAL }, },</td></tr>
<tr><th id="10803">10803</th><td>  { <var>245</var> <i>/* cset */</i>, ARM::t2CSINC, Convert__Reg1_0__regZR__regZR__CondCodeNoALInv1_1, AMFBS_HasV8_1MMainline, { MCK_rGPR, MCK_CondCodeNoALInv }, },</td></tr>
<tr><th id="10804">10804</th><td>  { <var>250</var> <i>/* csetm */</i>, ARM::t2CSINV, Convert__Reg1_0__regZR__regZR__CondCodeNoALInv1_1, AMFBS_HasV8_1MMainline, { MCK_rGPR, MCK_CondCodeNoALInv }, },</td></tr>
<tr><th id="10805">10805</th><td>  { <var>256</var> <i>/* csinc */</i>, ARM::t2CSINC, Convert__Reg1_0__Reg1_1__Reg1_2__CondCodeNoAL1_3, AMFBS_HasV8_1MMainline, { MCK_rGPR, MCK_GPRwithZRnosp, MCK_GPRwithZRnosp, MCK_CondCodeNoAL }, },</td></tr>
<tr><th id="10806">10806</th><td>  { <var>262</var> <i>/* csinv */</i>, ARM::t2CSINV, Convert__Reg1_0__Reg1_1__Reg1_2__CondCodeNoAL1_3, AMFBS_HasV8_1MMainline, { MCK_rGPR, MCK_GPRwithZRnosp, MCK_GPRwithZRnosp, MCK_CondCodeNoAL }, },</td></tr>
<tr><th id="10807">10807</th><td>  { <var>268</var> <i>/* csneg */</i>, ARM::t2CSNEG, Convert__Reg1_0__Reg1_1__Reg1_2__CondCodeNoAL1_3, AMFBS_HasV8_1MMainline, { MCK_rGPR, MCK_GPRwithZRnosp, MCK_GPRwithZRnosp, MCK_CondCodeNoAL }, },</td></tr>
<tr><th id="10808">10808</th><td>  { <var>274</var> <i>/* cx1 */</i>, ARM::CDE_CX1, Convert__Reg1_1__CoprocNum1_0__Imm13b1_2, AMFBS_HasCDE, { MCK_CoprocNum, MCK_GPRwithAPSR_NZCVnosp, MCK_Imm13b }, },</td></tr>
<tr><th id="10809">10809</th><td>  { <var>278</var> <i>/* cx1a */</i>, ARM::CDE_CX1A, Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Imm13b1_3__CondCode2_0, AMFBS_HasCDE, { MCK_CondCode, MCK_CoprocNum, MCK_GPRwithAPSR_NZCVnosp, MCK_Imm13b }, },</td></tr>
<tr><th id="10810">10810</th><td>  { <var>283</var> <i>/* cx1d */</i>, ARM::CDE_CX1D, Convert__Reg1_1__CoprocNum1_0__Imm13b1_2, AMFBS_HasCDE, { MCK_CoprocNum, MCK_GPRPairnosp, MCK_Imm13b }, },</td></tr>
<tr><th id="10811">10811</th><td>  { <var>288</var> <i>/* cx1da */</i>, ARM::CDE_CX1DA, Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Imm13b1_3__CondCode2_0, AMFBS_HasCDE, { MCK_CondCode, MCK_CoprocNum, MCK_GPRPairnosp, MCK_Imm13b }, },</td></tr>
<tr><th id="10812">10812</th><td>  { <var>294</var> <i>/* cx2 */</i>, ARM::CDE_CX2, Convert__Reg1_1__CoprocNum1_0__Reg1_2__Imm9b1_3, AMFBS_HasCDE, { MCK_CoprocNum, MCK_GPRwithAPSR_NZCVnosp, MCK_GPRwithAPSR_NZCVnosp, MCK_Imm9b }, },</td></tr>
<tr><th id="10813">10813</th><td>  { <var>298</var> <i>/* cx2a */</i>, ARM::CDE_CX2A, Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Imm9b1_4__CondCode2_0, AMFBS_HasCDE, { MCK_CondCode, MCK_CoprocNum, MCK_GPRwithAPSR_NZCVnosp, MCK_GPRwithAPSR_NZCVnosp, MCK_Imm9b }, },</td></tr>
<tr><th id="10814">10814</th><td>  { <var>303</var> <i>/* cx2d */</i>, ARM::CDE_CX2D, Convert__Reg1_1__CoprocNum1_0__Reg1_2__Imm9b1_3, AMFBS_HasCDE, { MCK_CoprocNum, MCK_GPRPairnosp, MCK_GPRwithAPSR_NZCVnosp, MCK_Imm9b }, },</td></tr>
<tr><th id="10815">10815</th><td>  { <var>308</var> <i>/* cx2da */</i>, ARM::CDE_CX2DA, Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Imm9b1_4__CondCode2_0, AMFBS_HasCDE, { MCK_CondCode, MCK_CoprocNum, MCK_GPRPairnosp, MCK_GPRwithAPSR_NZCVnosp, MCK_Imm9b }, },</td></tr>
<tr><th id="10816">10816</th><td>  { <var>314</var> <i>/* cx3 */</i>, ARM::CDE_CX3, Convert__Reg1_1__CoprocNum1_0__Reg1_2__Reg1_3__Imm6b1_4, AMFBS_HasCDE, { MCK_CoprocNum, MCK_GPRwithAPSR_NZCVnosp, MCK_GPRwithAPSR_NZCVnosp, MCK_GPRwithAPSR_NZCVnosp, MCK_Imm6b }, },</td></tr>
<tr><th id="10817">10817</th><td>  { <var>318</var> <i>/* cx3a */</i>, ARM::CDE_CX3A, Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Reg1_4__Imm6b1_5__CondCode2_0, AMFBS_HasCDE, { MCK_CondCode, MCK_CoprocNum, MCK_GPRwithAPSR_NZCVnosp, MCK_GPRwithAPSR_NZCVnosp, MCK_GPRwithAPSR_NZCVnosp, MCK_Imm6b }, },</td></tr>
<tr><th id="10818">10818</th><td>  { <var>323</var> <i>/* cx3d */</i>, ARM::CDE_CX3D, Convert__Reg1_1__CoprocNum1_0__Reg1_2__Reg1_3__Imm6b1_4, AMFBS_HasCDE, { MCK_CoprocNum, MCK_GPRPairnosp, MCK_GPRwithAPSR_NZCVnosp, MCK_GPRwithAPSR_NZCVnosp, MCK_Imm6b }, },</td></tr>
<tr><th id="10819">10819</th><td>  { <var>328</var> <i>/* cx3da */</i>, ARM::CDE_CX3DA, Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Reg1_4__Imm6b1_5__CondCode2_0, AMFBS_HasCDE, { MCK_CondCode, MCK_CoprocNum, MCK_GPRPairnosp, MCK_GPRwithAPSR_NZCVnosp, MCK_GPRwithAPSR_NZCVnosp, MCK_Imm6b }, },</td></tr>
<tr><th id="10820">10820</th><td>  { <var>334</var> <i>/* dbg */</i>, ARM::DBG, Convert__Imm0_151_1__CondCode2_0, AMFBS_IsARM_HasV7, { MCK_CondCode, MCK_Imm0_15 }, },</td></tr>
<tr><th id="10821">10821</th><td>  { <var>334</var> <i>/* dbg */</i>, ARM::t2DBG, Convert__Imm0_151_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_Imm0_15 }, },</td></tr>
<tr><th id="10822">10822</th><td>  { <var>338</var> <i>/* dcps1 */</i>, ARM::t2DCPS1, Convert__CondCode2_0, AMFBS_IsThumb2_HasV8, { MCK_CondCode }, },</td></tr>
<tr><th id="10823">10823</th><td>  { <var>344</var> <i>/* dcps2 */</i>, ARM::t2DCPS2, Convert__CondCode2_0, AMFBS_IsThumb2_HasV8, { MCK_CondCode }, },</td></tr>
<tr><th id="10824">10824</th><td>  { <var>350</var> <i>/* dcps3 */</i>, ARM::t2DCPS3, Convert__CondCode2_0, AMFBS_IsThumb2_HasV8, { MCK_CondCode }, },</td></tr>
<tr><th id="10825">10825</th><td>  { <var>356</var> <i>/* dfb */</i>, ARM::DSB, Convert__imm_95_12, AMFBS_IsARM_HasDFB, {  }, },</td></tr>
<tr><th id="10826">10826</th><td>  { <var>356</var> <i>/* dfb */</i>, ARM::t2DSB, Convert__imm_95_12__CondCode2_0, AMFBS_HasDFB, { MCK_CondCode }, },</td></tr>
<tr><th id="10827">10827</th><td>  { <var>360</var> <i>/* dls */</i>, ARM::t2DLS, Convert__Reg1_0__Reg1_1, AMFBS_IsThumb2_HasV8_1MMainline_HasLOB, { MCK_GPRlr, MCK_rGPR }, },</td></tr>
<tr><th id="10828">10828</th><td>  { <var>364</var> <i>/* dlstp */</i>, ARM::MVE_DLSTP_16, Convert__Reg1_1__Reg1_2, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_GPRlr, MCK_rGPR }, },</td></tr>
<tr><th id="10829">10829</th><td>  { <var>364</var> <i>/* dlstp */</i>, ARM::MVE_DLSTP_32, Convert__Reg1_1__Reg1_2, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_GPRlr, MCK_rGPR }, },</td></tr>
<tr><th id="10830">10830</th><td>  { <var>364</var> <i>/* dlstp */</i>, ARM::MVE_DLSTP_64, Convert__Reg1_1__Reg1_2, AMFBS_HasMVEInt, { MCK__DOT_64, MCK_GPRlr, MCK_rGPR }, },</td></tr>
<tr><th id="10831">10831</th><td>  { <var>364</var> <i>/* dlstp */</i>, ARM::MVE_DLSTP_8, Convert__Reg1_1__Reg1_2, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_GPRlr, MCK_rGPR }, },</td></tr>
<tr><th id="10832">10832</th><td>  { <var>370</var> <i>/* dmb */</i>, ARM::DMB, Convert__imm_95_15, AMFBS_IsARM_HasDB, {  }, },</td></tr>
<tr><th id="10833">10833</th><td>  { <var>370</var> <i>/* dmb */</i>, ARM::t2DMB, Convert__imm_95_15__CondCode2_0, AMFBS_HasDB, { MCK_CondCode }, },</td></tr>
<tr><th id="10834">10834</th><td>  { <var>370</var> <i>/* dmb */</i>, ARM::DMB, Convert__MemBarrierOpt1_0, AMFBS_IsARM_HasDB, { MCK_MemBarrierOpt }, },</td></tr>
<tr><th id="10835">10835</th><td>  { <var>370</var> <i>/* dmb */</i>, ARM::t2DMB, Convert__imm_95_15__CondCode2_0, AMFBS_HasDB, { MCK_CondCode, MCK__DOT_w }, },</td></tr>
<tr><th id="10836">10836</th><td>  { <var>370</var> <i>/* dmb */</i>, ARM::t2DMB, Convert__MemBarrierOpt1_1__CondCode2_0, AMFBS_IsThumb_HasDB, { MCK_CondCode, MCK_MemBarrierOpt }, },</td></tr>
<tr><th id="10837">10837</th><td>  { <var>370</var> <i>/* dmb */</i>, ARM::t2DMB, Convert__MemBarrierOpt1_2__CondCode2_0, AMFBS_HasDB, { MCK_CondCode, MCK__DOT_w, MCK_MemBarrierOpt }, },</td></tr>
<tr><th id="10838">10838</th><td>  { <var>374</var> <i>/* dsb */</i>, ARM::DSB, Convert__imm_95_15, AMFBS_IsARM_HasDB, {  }, },</td></tr>
<tr><th id="10839">10839</th><td>  { <var>374</var> <i>/* dsb */</i>, ARM::t2DSB, Convert__imm_95_15__CondCode2_0, AMFBS_HasDB, { MCK_CondCode }, },</td></tr>
<tr><th id="10840">10840</th><td>  { <var>374</var> <i>/* dsb */</i>, ARM::DSB, Convert__MemBarrierOpt1_0, AMFBS_IsARM_HasDB, { MCK_MemBarrierOpt }, },</td></tr>
<tr><th id="10841">10841</th><td>  { <var>374</var> <i>/* dsb */</i>, ARM::t2DSB, Convert__imm_95_15__CondCode2_0, AMFBS_HasDB, { MCK_CondCode, MCK__DOT_w }, },</td></tr>
<tr><th id="10842">10842</th><td>  { <var>374</var> <i>/* dsb */</i>, ARM::t2DSB, Convert__MemBarrierOpt1_1__CondCode2_0, AMFBS_IsThumb_HasDB, { MCK_CondCode, MCK_MemBarrierOpt }, },</td></tr>
<tr><th id="10843">10843</th><td>  { <var>374</var> <i>/* dsb */</i>, ARM::t2DSB, Convert__MemBarrierOpt1_2__CondCode2_0, AMFBS_HasDB, { MCK_CondCode, MCK__DOT_w, MCK_MemBarrierOpt }, },</td></tr>
<tr><th id="10844">10844</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::tEOR, Convert__Reg1_2__CCOut1_0__Tie0_1_1__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="10845">10845</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::t2EORrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10846">10846</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::t2EORrs, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10847">10847</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::t2EORri, Convert__Reg1_2__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10848">10848</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::EORrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10849">10849</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::EORri, Convert__Reg1_2__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="10850">10850</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::EORrsi, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10851">10851</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::EORrsr, Convert__Reg1_2__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="10852">10852</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::t2EORrr, Convert__Reg1_3__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10853">10853</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::t2EORrs, Convert__Reg1_3__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10854">10854</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::t2EORri, Convert__Reg1_3__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10855">10855</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::t2EORrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10856">10856</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::t2EORrs, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10857">10857</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::t2EORri, Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10858">10858</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::EORrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="10859">10859</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::EORri, Convert__Reg1_2__Reg1_3__ModImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="10860">10860</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::EORrsi, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10861">10861</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::EORrsr, Convert__Reg1_2__Reg1_3__RegShiftedReg3_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="10862">10862</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::t2EORrr, Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="10863">10863</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::t2EORrs, Convert__Reg1_3__Reg1_4__RegShiftedImm2_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="10864">10864</th><td>  { <var>378</var> <i>/* eor */</i>, ARM::t2EORri, Convert__Reg1_3__Reg1_4__T2SOImm1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="10865">10865</th><td>  { <var>382</var> <i>/* eret */</i>, ARM::ERET, Convert__CondCode2_0, AMFBS_IsARM_HasVirtualization, { MCK_CondCode }, },</td></tr>
<tr><th id="10866">10866</th><td>  { <var>382</var> <i>/* eret */</i>, ARM::t2SUBS_PC_LR, Convert__imm_95_0__CondCode2_0, AMFBS_IsThumb2_HasVirtualization, { MCK_CondCode }, },</td></tr>
<tr><th id="10867">10867</th><td>  { <var>387</var> <i>/* esb */</i>, ARM::HINT, Convert__imm_95_16__CondCode2_0, AMFBS_IsARM_HasRAS, { MCK_CondCode }, },</td></tr>
<tr><th id="10868">10868</th><td>  { <var>387</var> <i>/* esb */</i>, ARM::t2HINT, Convert__imm_95_16__CondCode2_0, AMFBS_IsThumb2_HasRAS, { MCK_CondCode }, },</td></tr>
<tr><th id="10869">10869</th><td>  { <var>387</var> <i>/* esb */</i>, ARM::t2HINT, Convert__imm_95_16__CondCode2_0, AMFBS_IsThumb2_HasRAS, { MCK_CondCode, MCK__DOT_w }, },</td></tr>
<tr><th id="10870">10870</th><td>  { <var>391</var> <i>/* faddd */</i>, ARM::VADDD, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="10871">10871</th><td>  { <var>397</var> <i>/* fadds */</i>, ARM::VADDS, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="10872">10872</th><td>  { <var>403</var> <i>/* fcmpzd */</i>, ARM::VCMPZD, Convert__Reg1_1__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK_DPR }, },</td></tr>
<tr><th id="10873">10873</th><td>  { <var>410</var> <i>/* fcmpzs */</i>, ARM::VCMPZS, Convert__Reg1_1__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_HPR }, },</td></tr>
<tr><th id="10874">10874</th><td>  { <var>417</var> <i>/* fconstd */</i>, ARM::FCONSTD, Convert__Reg1_1__FPImm1_2__CondCode2_0, AMFBS_HasVFP3, { MCK_CondCode, MCK_DPR, MCK_FPImm }, },</td></tr>
<tr><th id="10875">10875</th><td>  { <var>425</var> <i>/* fconsts */</i>, ARM::FCONSTS, Convert__Reg1_1__FPImm1_2__CondCode2_0, AMFBS_HasVFP3, { MCK_CondCode, MCK_HPR, MCK_FPImm }, },</td></tr>
<tr><th id="10876">10876</th><td>  { <var>433</var> <i>/* fldmdbx */</i>, ARM::FLDMXDB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__DPRRegList1_3, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_DPRRegList }, },</td></tr>
<tr><th id="10877">10877</th><td>  { <var>441</var> <i>/* fldmiax */</i>, ARM::FLDMXIA, Convert__Reg1_1__CondCode2_0__DPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK_DPRRegList }, },</td></tr>
<tr><th id="10878">10878</th><td>  { <var>441</var> <i>/* fldmiax */</i>, ARM::FLDMXIA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__DPRRegList1_3, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_DPRRegList }, },</td></tr>
<tr><th id="10879">10879</th><td>  { <var>449</var> <i>/* fmdhr */</i>, ARM::VSETLNi32, Convert__Reg1_1__Tie0_2_2__Reg1_2__imm_95_1__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_DPR, MCK_GPR }, },</td></tr>
<tr><th id="10880">10880</th><td>  { <var>455</var> <i>/* fmdlr */</i>, ARM::VSETLNi32, Convert__Reg1_1__Tie0_2_2__Reg1_2__imm_95_0__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_DPR, MCK_GPR }, },</td></tr>
<tr><th id="10881">10881</th><td>  { <var>461</var> <i>/* fmstat */</i>, ARM::FMSTAT, Convert__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode }, },</td></tr>
<tr><th id="10882">10882</th><td>  { <var>468</var> <i>/* fstmdbx */</i>, ARM::FSTMXDB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__DPRRegList1_3, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_DPRRegList }, },</td></tr>
<tr><th id="10883">10883</th><td>  { <var>476</var> <i>/* fstmiax */</i>, ARM::FSTMXIA, Convert__Reg1_1__CondCode2_0__DPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK_DPRRegList }, },</td></tr>
<tr><th id="10884">10884</th><td>  { <var>476</var> <i>/* fstmiax */</i>, ARM::FSTMXIA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__DPRRegList1_3, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_DPRRegList }, },</td></tr>
<tr><th id="10885">10885</th><td>  { <var>484</var> <i>/* fsubd */</i>, ARM::VSUBD, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="10886">10886</th><td>  { <var>490</var> <i>/* fsubs */</i>, ARM::VSUBS, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="10887">10887</th><td>  { <var>496</var> <i>/* hint */</i>, ARM::tHINT, Convert__Imm0_151_1__CondCode2_0, AMFBS_IsThumb_HasV6M, { MCK_CondCode, MCK_Imm0_15 }, },</td></tr>
<tr><th id="10888">10888</th><td>  { <var>496</var> <i>/* hint */</i>, ARM::HINT, Convert__Imm0_2391_1__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_Imm0_239 }, },</td></tr>
<tr><th id="10889">10889</th><td>  { <var>496</var> <i>/* hint */</i>, ARM::t2HINT, Convert__Imm0_2391_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_Imm0_239 }, },</td></tr>
<tr><th id="10890">10890</th><td>  { <var>496</var> <i>/* hint */</i>, ARM::t2HINT, Convert__Imm0_2391_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_Imm0_239 }, },</td></tr>
<tr><th id="10891">10891</th><td>  { <var>501</var> <i>/* hlt */</i>, ARM::tHLT, Convert__Imm0_631_0, AMFBS_IsThumb_HasV8, { MCK_Imm0_63 }, },</td></tr>
<tr><th id="10892">10892</th><td>  { <var>501</var> <i>/* hlt */</i>, ARM::HLT, Convert__Imm0_655351_0, AMFBS_IsARM_HasV8, { MCK_Imm0_65535 }, },</td></tr>
<tr><th id="10893">10893</th><td>  { <var>505</var> <i>/* hvc */</i>, ARM::HVC, Convert__Imm0_655351_0, AMFBS_IsARM_HasVirtualization, { MCK_Imm0_65535 }, },</td></tr>
<tr><th id="10894">10894</th><td>  { <var>505</var> <i>/* hvc */</i>, ARM::t2HVC, Convert__Imm0_655351_0, AMFBS_IsThumb2, { MCK_Imm0_65535 }, },</td></tr>
<tr><th id="10895">10895</th><td>  { <var>505</var> <i>/* hvc */</i>, ARM::t2HVC, Convert__Imm0_655351_1, AMFBS_IsThumb2_HasVirtualization, { MCK__DOT_w, MCK_Imm0_65535 }, },</td></tr>
<tr><th id="10896">10896</th><td>  { <var>509</var> <i>/* isb */</i>, ARM::ISB, Convert__imm_95_15, AMFBS_IsARM_HasDB, {  }, },</td></tr>
<tr><th id="10897">10897</th><td>  { <var>509</var> <i>/* isb */</i>, ARM::t2ISB, Convert__imm_95_15__CondCode2_0, AMFBS_HasDB, { MCK_CondCode }, },</td></tr>
<tr><th id="10898">10898</th><td>  { <var>509</var> <i>/* isb */</i>, ARM::ISB, Convert__InstSyncBarrierOpt1_0, AMFBS_IsARM_HasDB, { MCK_InstSyncBarrierOpt }, },</td></tr>
<tr><th id="10899">10899</th><td>  { <var>509</var> <i>/* isb */</i>, ARM::t2ISB, Convert__imm_95_15__CondCode2_0, AMFBS_HasDB, { MCK_CondCode, MCK__DOT_w }, },</td></tr>
<tr><th id="10900">10900</th><td>  { <var>509</var> <i>/* isb */</i>, ARM::t2ISB, Convert__InstSyncBarrierOpt1_1__CondCode2_0, AMFBS_IsThumb_HasDB, { MCK_CondCode, MCK_InstSyncBarrierOpt }, },</td></tr>
<tr><th id="10901">10901</th><td>  { <var>509</var> <i>/* isb */</i>, ARM::t2ISB, Convert__MemBarrierOpt1_2__CondCode2_0, AMFBS_HasDB, { MCK_CondCode, MCK__DOT_w, MCK_MemBarrierOpt }, },</td></tr>
<tr><th id="10902">10902</th><td>  { <var>513</var> <i>/* it */</i>, ARM::ITasm, Convert__ITCondCode1_1__ITMask1_0, AMFBS_IsARM, { MCK_ITMask, MCK_ITCondCode }, },</td></tr>
<tr><th id="10903">10903</th><td>  { <var>513</var> <i>/* it */</i>, ARM::t2IT, Convert__ITCondCode1_1__ITMask1_0, AMFBS_IsThumb2, { MCK_ITMask, MCK_ITCondCode }, },</td></tr>
<tr><th id="10904">10904</th><td>  { <var>516</var> <i>/* lctp */</i>, ARM::MVE_LCTP, Convert__CondCode2_0, AMFBS_HasMVEInt, { MCK_CondCode }, },</td></tr>
<tr><th id="10905">10905</th><td>  { <var>521</var> <i>/* lda */</i>, ARM::t2LDA, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease, { MCK_CondCode, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10906">10906</th><td>  { <var>521</var> <i>/* lda */</i>, ARM::LDA, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM_HasAcquireRelease, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10907">10907</th><td>  { <var>525</var> <i>/* ldab */</i>, ARM::t2LDAB, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease, { MCK_CondCode, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10908">10908</th><td>  { <var>525</var> <i>/* ldab */</i>, ARM::LDAB, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM_HasAcquireRelease, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10909">10909</th><td>  { <var>530</var> <i>/* ldaex */</i>, ARM::t2LDAEX, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10910">10910</th><td>  { <var>530</var> <i>/* ldaex */</i>, ARM::LDAEX, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10911">10911</th><td>  { <var>536</var> <i>/* ldaexb */</i>, ARM::t2LDAEXB, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10912">10912</th><td>  { <var>536</var> <i>/* ldaexb */</i>, ARM::LDAEXB, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10913">10913</th><td>  { <var>543</var> <i>/* ldaexd */</i>, ARM::LDAEXD, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_GPRPair, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10914">10914</th><td>  { <var>543</var> <i>/* ldaexd */</i>, ARM::t2LDAEXD, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease_HasV7Clrex_IsNotMClass, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10915">10915</th><td>  { <var>550</var> <i>/* ldaexh */</i>, ARM::t2LDAEXH, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10916">10916</th><td>  { <var>550</var> <i>/* ldaexh */</i>, ARM::LDAEXH, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10917">10917</th><td>  { <var>557</var> <i>/* ldah */</i>, ARM::t2LDAH, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease, { MCK_CondCode, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10918">10918</th><td>  { <var>557</var> <i>/* ldah */</i>, ARM::LDAH, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM_HasAcquireRelease, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="10919">10919</th><td>  { <var>562</var> <i>/* ldc */</i>, ARM::LDC_OFFSET, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="10920">10920</th><td>  { <var>562</var> <i>/* ldc */</i>, ARM::t2LDC_OFFSET, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="10921">10921</th><td>  { <var>562</var> <i>/* ldc */</i>, ARM::LDC_PRE, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="10922">10922</th><td>  { <var>562</var> <i>/* ldc */</i>, ARM::t2LDC_PRE, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="10923">10923</th><td>  { <var>562</var> <i>/* ldc */</i>, ARM::LDC_OPTION, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="10924">10924</th><td>  { <var>562</var> <i>/* ldc */</i>, ARM::t2LDC_OPTION, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="10925">10925</th><td>  { <var>562</var> <i>/* ldc */</i>, ARM::LDC_POST, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="10926">10926</th><td>  { <var>562</var> <i>/* ldc */</i>, ARM::t2LDC_POST, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="10927">10927</th><td>  { <var>566</var> <i>/* ldc2 */</i>, ARM::LDC2_OFFSET, Convert__CoprocNum1_0__CoprocReg1_1__AddrMode52_2, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="10928">10928</th><td>  { <var>566</var> <i>/* ldc2 */</i>, ARM::t2LDC2_OFFSET, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="10929">10929</th><td>  { <var>566</var> <i>/* ldc2 */</i>, ARM::LDC2_PRE, Convert__CoprocNum1_0__CoprocReg1_1__AddrMode52_2, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="10930">10930</th><td>  { <var>566</var> <i>/* ldc2 */</i>, ARM::LDC2_OPTION, Convert__CoprocNum1_0__CoprocReg1_1__MemNoOffset1_2__CoprocOption1_3, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="10931">10931</th><td>  { <var>566</var> <i>/* ldc2 */</i>, ARM::LDC2_POST, Convert__CoprocNum1_0__CoprocReg1_1__MemNoOffset1_2__PostIdxImm8s41_3, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="10932">10932</th><td>  { <var>566</var> <i>/* ldc2 */</i>, ARM::t2LDC2_PRE, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="10933">10933</th><td>  { <var>566</var> <i>/* ldc2 */</i>, ARM::t2LDC2_OPTION, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="10934">10934</th><td>  { <var>566</var> <i>/* ldc2 */</i>, ARM::t2LDC2_POST, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="10935">10935</th><td>  { <var>571</var> <i>/* ldc2l */</i>, ARM::LDC2L_OFFSET, Convert__CoprocNum1_0__CoprocReg1_1__AddrMode52_2, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="10936">10936</th><td>  { <var>571</var> <i>/* ldc2l */</i>, ARM::t2LDC2L_OFFSET, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="10937">10937</th><td>  { <var>571</var> <i>/* ldc2l */</i>, ARM::LDC2L_PRE, Convert__CoprocNum1_0__CoprocReg1_1__AddrMode52_2, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="10938">10938</th><td>  { <var>571</var> <i>/* ldc2l */</i>, ARM::LDC2L_OPTION, Convert__CoprocNum1_0__CoprocReg1_1__MemNoOffset1_2__CoprocOption1_3, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="10939">10939</th><td>  { <var>571</var> <i>/* ldc2l */</i>, ARM::LDC2L_POST, Convert__CoprocNum1_0__CoprocReg1_1__MemNoOffset1_2__PostIdxImm8s41_3, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="10940">10940</th><td>  { <var>571</var> <i>/* ldc2l */</i>, ARM::t2LDC2L_PRE, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="10941">10941</th><td>  { <var>571</var> <i>/* ldc2l */</i>, ARM::t2LDC2L_OPTION, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="10942">10942</th><td>  { <var>571</var> <i>/* ldc2l */</i>, ARM::t2LDC2L_POST, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="10943">10943</th><td>  { <var>577</var> <i>/* ldcl */</i>, ARM::LDCL_OFFSET, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="10944">10944</th><td>  { <var>577</var> <i>/* ldcl */</i>, ARM::t2LDCL_OFFSET, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="10945">10945</th><td>  { <var>577</var> <i>/* ldcl */</i>, ARM::LDCL_PRE, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="10946">10946</th><td>  { <var>577</var> <i>/* ldcl */</i>, ARM::t2LDCL_PRE, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="10947">10947</th><td>  { <var>577</var> <i>/* ldcl */</i>, ARM::LDCL_OPTION, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="10948">10948</th><td>  { <var>577</var> <i>/* ldcl */</i>, ARM::t2LDCL_OPTION, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="10949">10949</th><td>  { <var>577</var> <i>/* ldcl */</i>, ARM::LDCL_POST, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="10950">10950</th><td>  { <var>577</var> <i>/* ldcl */</i>, ARM::t2LDCL_POST, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="10951">10951</th><td>  { <var>582</var> <i>/* ldm */</i>, ARM::tLDMIA, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_RegList }, },</td></tr>
<tr><th id="10952">10952</th><td>  { <var>582</var> <i>/* ldm */</i>, ARM::LDMIA, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="10953">10953</th><td>  { <var>582</var> <i>/* ldm */</i>, ARM::t2LDMIA, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="10954">10954</th><td>  { <var>582</var> <i>/* ldm */</i>, ARM::t2LDMIA, Convert__Reg1_2__CondCode2_0__RegList1_3, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="10955">10955</th><td>  { <var>582</var> <i>/* ldm */</i>, ARM::tLDMIA, Convert__Reg1_1__CondCode2_0__RegList1_3, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="10956">10956</th><td>  { <var>582</var> <i>/* ldm */</i>, ARM::LDMIA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="10957">10957</th><td>  { <var>582</var> <i>/* ldm */</i>, ARM::t2LDMIA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="10958">10958</th><td>  { <var>582</var> <i>/* ldm */</i>, ARM::sysLDMIA, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="10959">10959</th><td>  { <var>582</var> <i>/* ldm */</i>, ARM::t2LDMIA_UPD, Convert__Reg1_2__Tie0_3_3__CondCode2_0__RegList1_4, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="10960">10960</th><td>  { <var>582</var> <i>/* ldm */</i>, ARM::sysLDMIA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="10961">10961</th><td>  { <var>586</var> <i>/* ldmda */</i>, ARM::LDMDA, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="10962">10962</th><td>  { <var>586</var> <i>/* ldmda */</i>, ARM::LDMDA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="10963">10963</th><td>  { <var>586</var> <i>/* ldmda */</i>, ARM::sysLDMDA, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="10964">10964</th><td>  { <var>586</var> <i>/* ldmda */</i>, ARM::sysLDMDA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="10965">10965</th><td>  { <var>592</var> <i>/* ldmdb */</i>, ARM::LDMDB, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="10966">10966</th><td>  { <var>592</var> <i>/* ldmdb */</i>, ARM::t2LDMDB, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="10967">10967</th><td>  { <var>592</var> <i>/* ldmdb */</i>, ARM::t2LDMDB, Convert__Reg1_2__CondCode2_0__RegList1_3, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="10968">10968</th><td>  { <var>592</var> <i>/* ldmdb */</i>, ARM::LDMDB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="10969">10969</th><td>  { <var>592</var> <i>/* ldmdb */</i>, ARM::t2LDMDB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="10970">10970</th><td>  { <var>592</var> <i>/* ldmdb */</i>, ARM::sysLDMDB, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="10971">10971</th><td>  { <var>592</var> <i>/* ldmdb */</i>, ARM::t2LDMDB_UPD, Convert__Reg1_2__Tie0_3_3__CondCode2_0__RegList1_4, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="10972">10972</th><td>  { <var>592</var> <i>/* ldmdb */</i>, ARM::sysLDMDB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="10973">10973</th><td>  { <var>598</var> <i>/* ldmib */</i>, ARM::LDMIB, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="10974">10974</th><td>  { <var>598</var> <i>/* ldmib */</i>, ARM::LDMIB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="10975">10975</th><td>  { <var>598</var> <i>/* ldmib */</i>, ARM::sysLDMIB, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="10976">10976</th><td>  { <var>598</var> <i>/* ldmib */</i>, ARM::sysLDMIB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="10977">10977</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::tLDRpci, Convert__Reg1_1__ThumbMemPC1_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_ThumbMemPC }, },</td></tr>
<tr><th id="10978">10978</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::tLDRConstPool, Convert__Reg1_1__ConstPoolAsmImm1_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_ConstPoolAsmImm }, },</td></tr>
<tr><th id="10979">10979</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::tLDRi, Convert__Reg1_1__MemThumbRIs42_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRIs4 }, },</td></tr>
<tr><th id="10980">10980</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::tLDRr, Convert__Reg1_1__MemThumbRR2_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRR }, },</td></tr>
<tr><th id="10981">10981</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::tLDRspi, Convert__Reg1_1__MemThumbSPI2_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbSPI }, },</td></tr>
<tr><th id="10982">10982</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::t2LDRpci, Convert__Reg1_1__Imm1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_Imm }, },</td></tr>
<tr><th id="10983">10983</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::LDRi12, Convert__Reg1_1__MemImm12Offset2_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemImm12Offset }, },</td></tr>
<tr><th id="10984">10984</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::t2LDRi8, Convert__Reg1_1__MemNegImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="10985">10985</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::LDRrs, Convert__Reg1_1__MemRegOffset3_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemRegOffset }, },</td></tr>
<tr><th id="10986">10986</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::LDRConstPool, Convert__Reg1_1__ConstPoolAsmImm1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_ConstPoolAsmImm }, },</td></tr>
<tr><th id="10987">10987</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::t2LDRConstPool, Convert__Reg1_1__ConstPoolAsmImm1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_ConstPoolAsmImm }, },</td></tr>
<tr><th id="10988">10988</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::t2LDRi12, Convert__Reg1_1__MemUImm12Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="10989">10989</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::t2LDRs, Convert__Reg1_1__T2MemRegOffset3_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="10990">10990</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::t2LDRpcrel, Convert__Reg1_1__MemPCRelImm121_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="10991">10991</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::t2LDRConstPool, Convert__Reg1_2__ConstPoolAsmImm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_ConstPoolAsmImm }, },</td></tr>
<tr><th id="10992">10992</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::t2LDRpci, Convert__Reg1_2__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK_Imm }, },</td></tr>
<tr><th id="10993">10993</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::t2LDRi12, Convert__Reg1_2__MemUImm12Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="10994">10994</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::t2LDRs, Convert__Reg1_2__T2MemRegOffset3_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="10995">10995</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::t2LDRpcrel, Convert__Reg1_2__MemPCRelImm121_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="10996">10996</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::LDR_PRE_IMM, Convert__Reg1_1__imm_95_0__MemImm12Offset2_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemImm12Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="10997">10997</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::t2LDR_PRE, Convert__Reg1_1__imm_95_0__MemImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemImm8Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="10998">10998</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::LDR_POST_IMM, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__AM2OffsetImm2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_AM2OffsetImm }, },</td></tr>
<tr><th id="10999">10999</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::t2LDR_POST, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_Imm }, },</td></tr>
<tr><th id="11000">11000</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::LDR_POST_REG, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxRegShifted2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_PostIdxRegShifted }, },</td></tr>
<tr><th id="11001">11001</th><td>  { <var>604</var> <i>/* ldr */</i>, ARM::LDR_PRE_REG, Convert__Reg1_1__imm_95_0__MemRegOffset3_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemRegOffset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11002">11002</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::tLDRBi, Convert__Reg1_1__MemThumbRIs12_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRIs1 }, },</td></tr>
<tr><th id="11003">11003</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::tLDRBr, Convert__Reg1_1__MemThumbRR2_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRR }, },</td></tr>
<tr><th id="11004">11004</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::t2LDRBpci, Convert__Reg1_1__Imm1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Imm }, },</td></tr>
<tr><th id="11005">11005</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::t2LDRBi12, Convert__Reg1_1__MemUImm12Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11006">11006</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::t2LDRBs, Convert__Reg1_1__T2MemRegOffset3_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11007">11007</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::LDRBi12, Convert__Reg1_1__MemImm12Offset2_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_MemImm12Offset }, },</td></tr>
<tr><th id="11008">11008</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::t2LDRBi8, Convert__Reg1_1__MemNegImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="11009">11009</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::LDRBrs, Convert__Reg1_1__MemRegOffset3_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_MemRegOffset }, },</td></tr>
<tr><th id="11010">11010</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::t2LDRBpcrel, Convert__Reg1_1__MemPCRelImm121_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="11011">11011</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::t2LDRBpci, Convert__Reg1_2__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_Imm }, },</td></tr>
<tr><th id="11012">11012</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::t2LDRBi12, Convert__Reg1_2__MemUImm12Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11013">11013</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::t2LDRBs, Convert__Reg1_2__T2MemRegOffset3_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11014">11014</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::t2LDRBpcrel, Convert__Reg1_2__MemPCRelImm121_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="11015">11015</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::LDRB_PRE_IMM, Convert__Reg1_1__imm_95_0__MemImm12Offset2_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemImm12Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11016">11016</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::t2LDRB_PRE, Convert__Reg1_1__imm_95_0__MemImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemImm8Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11017">11017</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::LDRB_POST_IMM, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__AM2OffsetImm2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_AM2OffsetImm }, },</td></tr>
<tr><th id="11018">11018</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::t2LDRB_POST, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_Imm }, },</td></tr>
<tr><th id="11019">11019</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::LDRB_POST_REG, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxRegShifted2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_PostIdxRegShifted }, },</td></tr>
<tr><th id="11020">11020</th><td>  { <var>608</var> <i>/* ldrb */</i>, ARM::LDRB_PRE_REG, Convert__Reg1_1__imm_95_0__MemRegOffset3_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemRegOffset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11021">11021</th><td>  { <var>613</var> <i>/* ldrbt */</i>, ARM::t2LDRBT, Convert__Reg1_1__MemPosImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemPosImm8Offset }, },</td></tr>
<tr><th id="11022">11022</th><td>  { <var>613</var> <i>/* ldrbt */</i>, ARM::LDRBT_POST, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11023">11023</th><td>  { <var>613</var> <i>/* ldrbt */</i>, ARM::LDRBT_POST_IMM, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__AM2OffsetImm2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_AM2OffsetImm }, },</td></tr>
<tr><th id="11024">11024</th><td>  { <var>613</var> <i>/* ldrbt */</i>, ARM::LDRBT_POST_REG, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxRegShifted2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_PostIdxRegShifted }, },</td></tr>
<tr><th id="11025">11025</th><td>  { <var>619</var> <i>/* ldrd */</i>, ARM::t2LDRDi8, Convert__Reg1_1__Reg1_2__MemImm8s4Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemImm8s4Offset }, },</td></tr>
<tr><th id="11026">11026</th><td>  { <var>619</var> <i>/* ldrd */</i>, ARM::LDRD, Convert__Reg1_1__Reg1_2__AddrMode33_3__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_AddrMode3 }, },</td></tr>
<tr><th id="11027">11027</th><td>  { <var>619</var> <i>/* ldrd */</i>, ARM::t2LDRD_PRE, Convert__Reg1_1__Reg1_2__imm_95_0__MemImm8s4Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemImm8s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11028">11028</th><td>  { <var>619</var> <i>/* ldrd */</i>, ARM::t2LDRD_POST, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__Tie2_4_4__Imm1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemNoOffset, MCK_Imm }, },</td></tr>
<tr><th id="11029">11029</th><td>  { <var>619</var> <i>/* ldrd */</i>, ARM::LDRD_PRE, Convert__Reg1_1__Reg1_2__imm_95_0__AddrMode33_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_AddrMode3, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11030">11030</th><td>  { <var>619</var> <i>/* ldrd */</i>, ARM::LDRD_POST, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__Tie2_4_4__AM3Offset2_4__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_MemNoOffset, MCK_AM3Offset }, },</td></tr>
<tr><th id="11031">11031</th><td>  { <var>624</var> <i>/* ldrex */</i>, ARM::t2LDREX, Convert__Reg1_1__MemImm0_1020s4Offset2_2__CondCode2_0, AMFBS_IsThumb_HasV8MBaseline, { MCK_CondCode, MCK_rGPR, MCK_MemImm0_1020s4Offset }, },</td></tr>
<tr><th id="11032">11032</th><td>  { <var>624</var> <i>/* ldrex */</i>, ARM::LDREX, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11033">11033</th><td>  { <var>630</var> <i>/* ldrexb */</i>, ARM::t2LDREXB, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsThumb_HasV8MBaseline, { MCK_CondCode, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11034">11034</th><td>  { <var>630</var> <i>/* ldrexb */</i>, ARM::LDREXB, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11035">11035</th><td>  { <var>637</var> <i>/* ldrexd */</i>, ARM::LDREXD, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRPair, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11036">11036</th><td>  { <var>637</var> <i>/* ldrexd */</i>, ARM::t2LDREXD, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11037">11037</th><td>  { <var>644</var> <i>/* ldrexh */</i>, ARM::t2LDREXH, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsThumb_HasV8MBaseline, { MCK_CondCode, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11038">11038</th><td>  { <var>644</var> <i>/* ldrexh */</i>, ARM::LDREXH, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11039">11039</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::tLDRHi, Convert__Reg1_1__MemThumbRIs22_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRIs2 }, },</td></tr>
<tr><th id="11040">11040</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::tLDRHr, Convert__Reg1_1__MemThumbRR2_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRR }, },</td></tr>
<tr><th id="11041">11041</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::t2LDRHpci, Convert__Reg1_1__Imm1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Imm }, },</td></tr>
<tr><th id="11042">11042</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::t2LDRHi12, Convert__Reg1_1__MemUImm12Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11043">11043</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::t2LDRHs, Convert__Reg1_1__T2MemRegOffset3_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11044">11044</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::t2LDRHi8, Convert__Reg1_1__MemNegImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="11045">11045</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::t2LDRHpcrel, Convert__Reg1_1__MemPCRelImm121_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="11046">11046</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::LDRH, Convert__Reg1_1__AddrMode33_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_AddrMode3 }, },</td></tr>
<tr><th id="11047">11047</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::t2LDRHpci, Convert__Reg1_2__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_Imm }, },</td></tr>
<tr><th id="11048">11048</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::t2LDRHi12, Convert__Reg1_2__MemUImm12Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11049">11049</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::t2LDRHs, Convert__Reg1_2__T2MemRegOffset3_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11050">11050</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::t2LDRHpcrel, Convert__Reg1_2__MemPCRelImm121_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="11051">11051</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::LDRH_PRE, Convert__Reg1_1__imm_95_0__AddrMode33_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_AddrMode3, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11052">11052</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::t2LDRH_PRE, Convert__Reg1_1__imm_95_0__MemImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemImm8Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11053">11053</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::LDRH_POST, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__AM3Offset2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_AM3Offset }, },</td></tr>
<tr><th id="11054">11054</th><td>  { <var>651</var> <i>/* ldrh */</i>, ARM::t2LDRH_POST, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_Imm }, },</td></tr>
<tr><th id="11055">11055</th><td>  { <var>656</var> <i>/* ldrht */</i>, ARM::t2LDRHT, Convert__Reg1_1__MemPosImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemPosImm8Offset }, },</td></tr>
<tr><th id="11056">11056</th><td>  { <var>656</var> <i>/* ldrht */</i>, ARM::LDRHTii, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11057">11057</th><td>  { <var>656</var> <i>/* ldrht */</i>, ARM::LDRHTr, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxReg2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_MemNoOffset, MCK_PostIdxReg }, },</td></tr>
<tr><th id="11058">11058</th><td>  { <var>656</var> <i>/* ldrht */</i>, ARM::LDRHTi, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxImm81_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_PostIdxImm8 }, },</td></tr>
<tr><th id="11059">11059</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::tLDRSB, Convert__Reg1_1__MemThumbRR2_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRR }, },</td></tr>
<tr><th id="11060">11060</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::t2LDRSBpci, Convert__Reg1_1__Imm1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Imm }, },</td></tr>
<tr><th id="11061">11061</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::t2LDRSBi12, Convert__Reg1_1__MemUImm12Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11062">11062</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::t2LDRSBs, Convert__Reg1_1__T2MemRegOffset3_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11063">11063</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::t2LDRSBi8, Convert__Reg1_1__MemNegImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="11064">11064</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::t2LDRSBpcrel, Convert__Reg1_1__MemPCRelImm121_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="11065">11065</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::LDRSB, Convert__Reg1_1__AddrMode33_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_AddrMode3 }, },</td></tr>
<tr><th id="11066">11066</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::t2LDRSBpci, Convert__Reg1_2__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_Imm }, },</td></tr>
<tr><th id="11067">11067</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::t2LDRSBi12, Convert__Reg1_2__MemUImm12Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11068">11068</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::t2LDRSBs, Convert__Reg1_2__T2MemRegOffset3_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11069">11069</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::t2LDRSBpcrel, Convert__Reg1_2__MemPCRelImm121_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="11070">11070</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::LDRSB_PRE, Convert__Reg1_1__imm_95_0__AddrMode33_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_AddrMode3, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11071">11071</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::t2LDRSB_PRE, Convert__Reg1_1__imm_95_0__MemImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemImm8Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11072">11072</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::LDRSB_POST, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__AM3Offset2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_AM3Offset }, },</td></tr>
<tr><th id="11073">11073</th><td>  { <var>662</var> <i>/* ldrsb */</i>, ARM::t2LDRSB_POST, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_Imm }, },</td></tr>
<tr><th id="11074">11074</th><td>  { <var>668</var> <i>/* ldrsbt */</i>, ARM::t2LDRSBT, Convert__Reg1_1__MemPosImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemPosImm8Offset }, },</td></tr>
<tr><th id="11075">11075</th><td>  { <var>668</var> <i>/* ldrsbt */</i>, ARM::LDRSBTii, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11076">11076</th><td>  { <var>668</var> <i>/* ldrsbt */</i>, ARM::LDRSBTr, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxReg2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_MemNoOffset, MCK_PostIdxReg }, },</td></tr>
<tr><th id="11077">11077</th><td>  { <var>668</var> <i>/* ldrsbt */</i>, ARM::LDRSBTi, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxImm81_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_PostIdxImm8 }, },</td></tr>
<tr><th id="11078">11078</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::tLDRSH, Convert__Reg1_1__MemThumbRR2_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRR }, },</td></tr>
<tr><th id="11079">11079</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::t2LDRSHpci, Convert__Reg1_1__Imm1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Imm }, },</td></tr>
<tr><th id="11080">11080</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::t2LDRSHi12, Convert__Reg1_1__MemUImm12Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11081">11081</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::t2LDRSHs, Convert__Reg1_1__T2MemRegOffset3_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11082">11082</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::t2LDRSHi8, Convert__Reg1_1__MemNegImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="11083">11083</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::t2LDRSHpcrel, Convert__Reg1_1__MemPCRelImm121_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="11084">11084</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::LDRSH, Convert__Reg1_1__AddrMode33_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_AddrMode3 }, },</td></tr>
<tr><th id="11085">11085</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::t2LDRSHpci, Convert__Reg1_2__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_Imm }, },</td></tr>
<tr><th id="11086">11086</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::t2LDRSHi12, Convert__Reg1_2__MemUImm12Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11087">11087</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::t2LDRSHs, Convert__Reg1_2__T2MemRegOffset3_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11088">11088</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::t2LDRSHpcrel, Convert__Reg1_2__MemPCRelImm121_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="11089">11089</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::LDRSH_PRE, Convert__Reg1_1__imm_95_0__AddrMode33_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_AddrMode3, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11090">11090</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::t2LDRSH_PRE, Convert__Reg1_1__imm_95_0__MemImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemImm8Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11091">11091</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::LDRSH_POST, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__AM3Offset2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_AM3Offset }, },</td></tr>
<tr><th id="11092">11092</th><td>  { <var>675</var> <i>/* ldrsh */</i>, ARM::t2LDRSH_POST, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_Imm }, },</td></tr>
<tr><th id="11093">11093</th><td>  { <var>681</var> <i>/* ldrsht */</i>, ARM::t2LDRSHT, Convert__Reg1_1__MemPosImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemPosImm8Offset }, },</td></tr>
<tr><th id="11094">11094</th><td>  { <var>681</var> <i>/* ldrsht */</i>, ARM::LDRSHTii, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11095">11095</th><td>  { <var>681</var> <i>/* ldrsht */</i>, ARM::LDRSHTr, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxReg2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_MemNoOffset, MCK_PostIdxReg }, },</td></tr>
<tr><th id="11096">11096</th><td>  { <var>681</var> <i>/* ldrsht */</i>, ARM::LDRSHTi, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxImm81_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_PostIdxImm8 }, },</td></tr>
<tr><th id="11097">11097</th><td>  { <var>688</var> <i>/* ldrt */</i>, ARM::t2LDRT, Convert__Reg1_1__MemPosImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemPosImm8Offset }, },</td></tr>
<tr><th id="11098">11098</th><td>  { <var>688</var> <i>/* ldrt */</i>, ARM::LDRT_POST, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11099">11099</th><td>  { <var>688</var> <i>/* ldrt */</i>, ARM::LDRT_POST_IMM, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__AM2OffsetImm2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_AM2OffsetImm }, },</td></tr>
<tr><th id="11100">11100</th><td>  { <var>688</var> <i>/* ldrt */</i>, ARM::LDRT_POST_REG, Convert__Reg1_1__MemNoOffset1_2__Tie1_3_3__PostIdxRegShifted2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_PostIdxRegShifted }, },</td></tr>
<tr><th id="11101">11101</th><td>  { <var>693</var> <i>/* le */</i>, ARM::t2LE, Convert__LELabel1_0, AMFBS_IsThumb2_HasV8_1MMainline_HasLOB, { MCK_LELabel }, },</td></tr>
<tr><th id="11102">11102</th><td>  { <var>693</var> <i>/* le */</i>, ARM::t2LEUpdate, Convert__imm_95_0__Reg1_0__LELabel1_1, AMFBS_IsThumb2_HasV8_1MMainline_HasLOB, { MCK_GPRlr, MCK_LELabel }, },</td></tr>
<tr><th id="11103">11103</th><td>  { <var>696</var> <i>/* letp */</i>, ARM::MVE_LETP, Convert__imm_95_0__Reg1_0__LELabel1_1, AMFBS_HasMVEInt, { MCK_GPRlr, MCK_LELabel }, },</td></tr>
<tr><th id="11104">11104</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::tLSLrr, Convert__Reg1_2__CCOut1_0__Tie0_1_1__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11105">11105</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::tLSLri, Convert__Reg1_2__CCOut1_0__Reg1_2__Imm0_311_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11106">11106</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::t2LSLrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11107">11107</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::t2LSLri, Convert__Reg1_2__Reg1_2__Imm1_311_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_Imm1_31 }, },</td></tr>
<tr><th id="11108">11108</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::LSLr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11109">11109</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::LSLi, Convert__Reg1_2__Reg1_2__Imm0_311_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11110">11110</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::t2LSLrr, Convert__Reg1_3__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11111">11111</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::t2LSLri, Convert__Reg1_3__Reg1_3__Imm1_311_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_Imm1_31 }, },</td></tr>
<tr><th id="11112">11112</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::tLSLri, Convert__Reg1_2__CCOut1_0__Reg1_3__Imm0_311_4__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11113">11113</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::t2LSLrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11114">11114</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::t2LSLri, Convert__Reg1_2__Reg1_3__Imm1_311_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_Imm1_31 }, },</td></tr>
<tr><th id="11115">11115</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::t2MOVr, Convert__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK__HASH_0 }, },</td></tr>
<tr><th id="11116">11116</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::LSLr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11117">11117</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::LSLi, Convert__Reg1_2__Reg1_3__Imm0_311_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11118">11118</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::t2LSLrr, Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11119">11119</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::t2LSLri, Convert__Reg1_3__Reg1_4__Imm1_311_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_Imm1_31 }, },</td></tr>
<tr><th id="11120">11120</th><td>  { <var>701</var> <i>/* lsl */</i>, ARM::t2MOVr, Convert__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_GPRnopc, MCK__HASH_0 }, },</td></tr>
<tr><th id="11121">11121</th><td>  { <var>705</var> <i>/* lsll */</i>, ARM::MVE_LSLLr, Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__Reg1_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_tGPREven, MCK_tGPROdd, MCK_rGPR }, },</td></tr>
<tr><th id="11122">11122</th><td>  { <var>705</var> <i>/* lsll */</i>, ARM::MVE_LSLLi, Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__MVELongShift1_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_tGPREven, MCK_tGPROdd, MCK_MVELongShift }, },</td></tr>
<tr><th id="11123">11123</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::tLSRrr, Convert__Reg1_2__CCOut1_0__Tie0_1_1__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11124">11124</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::tLSRri, Convert__Reg1_2__CCOut1_0__Reg1_2__ImmThumbSR1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_ImmThumbSR }, },</td></tr>
<tr><th id="11125">11125</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::t2LSRrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11126">11126</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::t2LSRri, Convert__Reg1_2__Reg1_2__ImmThumbSR1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_ImmThumbSR }, },</td></tr>
<tr><th id="11127">11127</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::LSRr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11128">11128</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::LSRi, Convert__Reg1_2__Reg1_2__Imm0_321_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_Imm0_32 }, },</td></tr>
<tr><th id="11129">11129</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::t2LSRrr, Convert__Reg1_3__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11130">11130</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::t2LSRri, Convert__Reg1_3__Reg1_3__ImmThumbSR1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_ImmThumbSR }, },</td></tr>
<tr><th id="11131">11131</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::tLSRri, Convert__Reg1_2__CCOut1_0__Reg1_3__ImmThumbSR1_4__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR, MCK_ImmThumbSR }, },</td></tr>
<tr><th id="11132">11132</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::t2LSRrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11133">11133</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::t2LSRri, Convert__Reg1_2__Reg1_3__ImmThumbSR1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_ImmThumbSR }, },</td></tr>
<tr><th id="11134">11134</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::LSRr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11135">11135</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::LSRi, Convert__Reg1_2__Reg1_3__Imm0_321_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_Imm0_32 }, },</td></tr>
<tr><th id="11136">11136</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::t2LSRrr, Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11137">11137</th><td>  { <var>710</var> <i>/* lsr */</i>, ARM::t2LSRri, Convert__Reg1_3__Reg1_4__ImmThumbSR1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_ImmThumbSR }, },</td></tr>
<tr><th id="11138">11138</th><td>  { <var>714</var> <i>/* lsrl */</i>, ARM::MVE_LSRL, Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__MVELongShift1_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_tGPREven, MCK_tGPROdd, MCK_MVELongShift }, },</td></tr>
<tr><th id="11139">11139</th><td>  { <var>719</var> <i>/* mcr */</i>, ARM::MCR, Convert__CoprocNum1_1__Imm0_71_2__Reg1_3__CoprocReg1_4__CoprocReg1_5__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_7, MCK_GPR, MCK_CoprocReg, MCK_CoprocReg }, },</td></tr>
<tr><th id="11140">11140</th><td>  { <var>719</var> <i>/* mcr */</i>, ARM::t2MCR, Convert__CoprocNum1_1__Imm0_71_2__Reg1_3__CoprocReg1_4__CoprocReg1_5__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_7, MCK_GPR, MCK_CoprocReg, MCK_CoprocReg }, },</td></tr>
<tr><th id="11141">11141</th><td>  { <var>719</var> <i>/* mcr */</i>, ARM::MCR, Convert__CoprocNum1_1__Imm0_71_2__Reg1_3__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_7, MCK_GPR, MCK_CoprocReg, MCK_CoprocReg, MCK_Imm0_7 }, },</td></tr>
<tr><th id="11142">11142</th><td>  { <var>719</var> <i>/* mcr */</i>, ARM::t2MCR, Convert__CoprocNum1_1__Imm0_71_2__Reg1_3__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_7, MCK_GPR, MCK_CoprocReg, MCK_CoprocReg, MCK_Imm0_7 }, },</td></tr>
<tr><th id="11143">11143</th><td>  { <var>723</var> <i>/* mcr2 */</i>, ARM::MCR2, Convert__CoprocNum1_0__Imm0_71_1__Reg1_2__CoprocReg1_3__CoprocReg1_4__imm_95_0, AMFBS_IsARM, { MCK_CoprocNum, MCK_Imm0_7, MCK_GPR, MCK_CoprocReg, MCK_CoprocReg }, },</td></tr>
<tr><th id="11144">11144</th><td>  { <var>723</var> <i>/* mcr2 */</i>, ARM::t2MCR2, Convert__CoprocNum1_1__Imm0_71_2__Reg1_3__CoprocReg1_4__CoprocReg1_5__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_7, MCK_GPR, MCK_CoprocReg, MCK_CoprocReg }, },</td></tr>
<tr><th id="11145">11145</th><td>  { <var>723</var> <i>/* mcr2 */</i>, ARM::MCR2, Convert__CoprocNum1_0__Imm0_71_1__Reg1_2__CoprocReg1_3__CoprocReg1_4__Imm0_71_5, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_Imm0_7, MCK_GPR, MCK_CoprocReg, MCK_CoprocReg, MCK_Imm0_7 }, },</td></tr>
<tr><th id="11146">11146</th><td>  { <var>723</var> <i>/* mcr2 */</i>, ARM::t2MCR2, Convert__CoprocNum1_1__Imm0_71_2__Reg1_3__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0, AMFBS_IsThumb2_PreV8, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_7, MCK_GPR, MCK_CoprocReg, MCK_CoprocReg, MCK_Imm0_7 }, },</td></tr>
<tr><th id="11147">11147</th><td>  { <var>728</var> <i>/* mcrr */</i>, ARM::MCRR, Convert__CoprocNum1_1__Imm0_151_2__Reg1_3__Reg1_4__CoprocReg1_5__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_15, MCK_GPRnopc, MCK_GPRnopc, MCK_CoprocReg }, },</td></tr>
<tr><th id="11148">11148</th><td>  { <var>728</var> <i>/* mcrr */</i>, ARM::t2MCRR, Convert__CoprocNum1_1__Imm0_151_2__Reg1_3__Reg1_4__CoprocReg1_5__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_15, MCK_GPR, MCK_GPR, MCK_CoprocReg }, },</td></tr>
<tr><th id="11149">11149</th><td>  { <var>733</var> <i>/* mcrr2 */</i>, ARM::MCRR2, Convert__CoprocNum1_0__Imm0_151_1__Reg1_2__Reg1_3__CoprocReg1_4, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_Imm0_15, MCK_GPRnopc, MCK_GPRnopc, MCK_CoprocReg }, },</td></tr>
<tr><th id="11150">11150</th><td>  { <var>733</var> <i>/* mcrr2 */</i>, ARM::t2MCRR2, Convert__CoprocNum1_1__Imm0_151_2__Reg1_3__Reg1_4__CoprocReg1_5__CondCode2_0, AMFBS_IsThumb2_PreV8, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_15, MCK_GPR, MCK_GPR, MCK_CoprocReg }, },</td></tr>
<tr><th id="11151">11151</th><td>  { <var>739</var> <i>/* mla */</i>, ARM::t2MLA, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11152">11152</th><td>  { <var>739</var> <i>/* mla */</i>, ARM::MLA, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsARM_HasV6, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11153">11153</th><td>  { <var>739</var> <i>/* mla */</i>, ARM::MLA, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11154">11154</th><td>  { <var>743</var> <i>/* mls */</i>, ARM::t2MLS, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11155">11155</th><td>  { <var>743</var> <i>/* mls */</i>, ARM::MLS, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV6T2, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11156">11156</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::MOVPCLR, Convert__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_PC, MCK_GPRlr }, },</td></tr>
<tr><th id="11157">11157</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::t2MOVi16, Convert__Reg1_1__Imm256_65535Expr1_2__CondCode2_0, AMFBS_IsThumb_HasV8MBaseline, { MCK_CondCode, MCK_rGPR, MCK_Imm256_65535Expr }, },</td></tr>
<tr><th id="11158">11158</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::t2MOVsi, Convert__Reg1_1__RegShiftedImm2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11159">11159</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::t2MOVsr, Convert__Reg1_1__RegShiftedReg3_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11160">11160</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::t2MOVi, Convert__Reg1_1__T2SOImm1_2__CondCode2_0__reg0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11161">11161</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::t2MVNi, Convert__Reg1_1__T2SOImmNot1_2__CondCode2_0__reg0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="11162">11162</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::tMOVr, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11163">11163</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::MOVi16, Convert__Reg1_1__Imm0_65535Expr1_2__CondCode2_0, AMFBS_IsARM_HasV6T2, { MCK_CondCode, MCK_GPR, MCK_Imm0_65535Expr }, },</td></tr>
<tr><th id="11164">11164</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::MOVr_TC, Convert__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_tcGPR, MCK_tcGPR }, },</td></tr>
<tr><th id="11165">11165</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::tMOVi8, Convert__Reg1_2__CCOut1_0__Imm0_2551_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_Imm0_255 }, },</td></tr>
<tr><th id="11166">11166</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::MVNi, Convert__Reg1_2__ModImmNot1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_ModImmNot }, },</td></tr>
<tr><th id="11167">11167</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::MOVsr, Convert__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11168">11168</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::MOVr, Convert__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11169">11169</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::MOVi, Convert__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11170">11170</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::MOVsi, Convert__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11171">11171</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::t2MOVsi, Convert__Reg1_2__RegShiftedImm2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11172">11172</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::t2MOVsr, Convert__Reg1_2__RegShiftedReg3_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11173">11173</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::t2MOVi, Convert__Reg1_2__T2SOImm1_3__CondCode2_0__reg0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11174">11174</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::t2MOVr, Convert__Reg1_2__Reg1_3__CondCode2_0__reg0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11175">11175</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::t2MOVi, Convert__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11176">11176</th><td>  { <var>747</var> <i>/* mov */</i>, ARM::t2MOVr, Convert__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11177">11177</th><td>  { <var>751</var> <i>/* movs */</i>, ARM::tMOVSr, Convert__Reg1_0__Reg1_1, AMFBS_IsThumb, { MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11178">11178</th><td>  { <var>751</var> <i>/* movs */</i>, ARM::tMOVi8, Convert__Reg1_0__regCPSR__Imm0_2551_1__imm_95_14__imm_95_0, AMFBS_IsThumb, { MCK_tGPR, MCK_Imm0_255 }, },</td></tr>
<tr><th id="11179">11179</th><td>  { <var>751</var> <i>/* movs */</i>, ARM::t2MOVSsi, Convert__Reg1_1__RegShiftedImm2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11180">11180</th><td>  { <var>751</var> <i>/* movs */</i>, ARM::t2MOVSsr, Convert__Reg1_1__RegShiftedReg3_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11181">11181</th><td>  { <var>751</var> <i>/* movs */</i>, ARM::t2MOVi, Convert__Reg1_1__T2SOImm1_2__CondCode2_0__regCPSR, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11182">11182</th><td>  { <var>751</var> <i>/* movs */</i>, ARM::t2MOVr, Convert__Reg1_1__Reg1_2__CondCode2_0__regCPSR, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11183">11183</th><td>  { <var>751</var> <i>/* movs */</i>, ARM::t2MOVSsi, Convert__Reg1_2__RegShiftedImm2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11184">11184</th><td>  { <var>751</var> <i>/* movs */</i>, ARM::t2MOVSsr, Convert__Reg1_2__RegShiftedReg3_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11185">11185</th><td>  { <var>751</var> <i>/* movs */</i>, ARM::t2MOVi, Convert__Reg1_2__T2SOImm1_3__CondCode2_0__regCPSR, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11186">11186</th><td>  { <var>751</var> <i>/* movs */</i>, ARM::t2MOVr, Convert__Reg1_2__Reg1_3__CondCode2_0__regCPSR, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11187">11187</th><td>  { <var>756</var> <i>/* movt */</i>, ARM::t2MOVTi16, Convert__Reg1_1__Tie0_1_1__Imm0_65535Expr1_2__CondCode2_0, AMFBS_IsThumb_HasV8MBaseline, { MCK_CondCode, MCK_rGPR, MCK_Imm0_65535Expr }, },</td></tr>
<tr><th id="11188">11188</th><td>  { <var>756</var> <i>/* movt */</i>, ARM::MOVTi16, Convert__Reg1_1__Tie0_1_1__Imm0_65535Expr1_2__CondCode2_0, AMFBS_IsARM_HasV6T2, { MCK_CondCode, MCK_GPRnopc, MCK_Imm0_65535Expr }, },</td></tr>
<tr><th id="11189">11189</th><td>  { <var>761</var> <i>/* movw */</i>, ARM::t2MOVi16, Convert__Reg1_1__Imm0_65535Expr1_2__CondCode2_0, AMFBS_IsThumb_HasV8MBaseline, { MCK_CondCode, MCK_rGPR, MCK_Imm0_65535Expr }, },</td></tr>
<tr><th id="11190">11190</th><td>  { <var>761</var> <i>/* movw */</i>, ARM::MOVi16, Convert__Reg1_1__Imm0_65535Expr1_2__CondCode2_0, AMFBS_IsARM_HasV6T2, { MCK_CondCode, MCK_GPR, MCK_Imm0_65535Expr }, },</td></tr>
<tr><th id="11191">11191</th><td>  { <var>766</var> <i>/* mrc */</i>, ARM::MRC, Convert__Reg1_3__CoprocNum1_1__Imm0_71_2__CoprocReg1_4__CoprocReg1_5__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_7, MCK_GPRwithAPSR, MCK_CoprocReg, MCK_CoprocReg }, },</td></tr>
<tr><th id="11192">11192</th><td>  { <var>766</var> <i>/* mrc */</i>, ARM::t2MRC, Convert__Reg1_3__CoprocNum1_1__Imm0_71_2__CoprocReg1_4__CoprocReg1_5__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_7, MCK_GPRwithAPSR, MCK_CoprocReg, MCK_CoprocReg }, },</td></tr>
<tr><th id="11193">11193</th><td>  { <var>766</var> <i>/* mrc */</i>, ARM::MRC, Convert__Reg1_3__CoprocNum1_1__Imm0_71_2__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_7, MCK_GPRwithAPSR, MCK_CoprocReg, MCK_CoprocReg, MCK_Imm0_7 }, },</td></tr>
<tr><th id="11194">11194</th><td>  { <var>766</var> <i>/* mrc */</i>, ARM::t2MRC, Convert__Reg1_3__CoprocNum1_1__Imm0_71_2__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_7, MCK_GPRwithAPSR, MCK_CoprocReg, MCK_CoprocReg, MCK_Imm0_7 }, },</td></tr>
<tr><th id="11195">11195</th><td>  { <var>770</var> <i>/* mrc2 */</i>, ARM::MRC2, Convert__Reg1_2__CoprocNum1_0__Imm0_71_1__CoprocReg1_3__CoprocReg1_4__imm_95_0, AMFBS_IsARM, { MCK_CoprocNum, MCK_Imm0_7, MCK_GPRwithAPSR, MCK_CoprocReg, MCK_CoprocReg }, },</td></tr>
<tr><th id="11196">11196</th><td>  { <var>770</var> <i>/* mrc2 */</i>, ARM::t2MRC2, Convert__Reg1_3__CoprocNum1_1__Imm0_71_2__CoprocReg1_4__CoprocReg1_5__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_7, MCK_GPRwithAPSR, MCK_CoprocReg, MCK_CoprocReg }, },</td></tr>
<tr><th id="11197">11197</th><td>  { <var>770</var> <i>/* mrc2 */</i>, ARM::MRC2, Convert__Reg1_2__CoprocNum1_0__Imm0_71_1__CoprocReg1_3__CoprocReg1_4__Imm0_71_5, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_Imm0_7, MCK_GPRwithAPSR, MCK_CoprocReg, MCK_CoprocReg, MCK_Imm0_7 }, },</td></tr>
<tr><th id="11198">11198</th><td>  { <var>770</var> <i>/* mrc2 */</i>, ARM::t2MRC2, Convert__Reg1_3__CoprocNum1_1__Imm0_71_2__CoprocReg1_4__CoprocReg1_5__Imm0_71_6__CondCode2_0, AMFBS_IsThumb2_PreV8, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_7, MCK_GPRwithAPSR, MCK_CoprocReg, MCK_CoprocReg, MCK_Imm0_7 }, },</td></tr>
<tr><th id="11199">11199</th><td>  { <var>775</var> <i>/* mrrc */</i>, ARM::MRRC, Convert__Reg1_3__Reg1_4__CoprocNum1_1__Imm0_151_2__CoprocReg1_5__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_15, MCK_GPRnopc, MCK_GPRnopc, MCK_CoprocReg }, },</td></tr>
<tr><th id="11200">11200</th><td>  { <var>775</var> <i>/* mrrc */</i>, ARM::t2MRRC, Convert__Reg1_3__Reg1_4__CoprocNum1_1__Imm0_151_2__CoprocReg1_5__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_15, MCK_GPR, MCK_GPR, MCK_CoprocReg }, },</td></tr>
<tr><th id="11201">11201</th><td>  { <var>780</var> <i>/* mrrc2 */</i>, ARM::MRRC2, Convert__Reg1_2__Reg1_3__CoprocNum1_0__Imm0_151_1__CoprocReg1_4, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_Imm0_15, MCK_GPRnopc, MCK_GPRnopc, MCK_CoprocReg }, },</td></tr>
<tr><th id="11202">11202</th><td>  { <var>780</var> <i>/* mrrc2 */</i>, ARM::t2MRRC2, Convert__Reg1_3__Reg1_4__CoprocNum1_1__Imm0_151_2__CoprocReg1_5__CondCode2_0, AMFBS_IsThumb2_PreV8, { MCK_CondCode, MCK_CoprocNum, MCK_Imm0_15, MCK_GPR, MCK_GPR, MCK_CoprocReg }, },</td></tr>
<tr><th id="11203">11203</th><td>  { <var>786</var> <i>/* mrs */</i>, ARM::t2MRSbanked, Convert__Reg1_1__BankedReg1_2__CondCode2_0, AMFBS_IsThumb_HasVirtualization, { MCK_CondCode, MCK_rGPR, MCK_BankedReg }, },</td></tr>
<tr><th id="11204">11204</th><td>  { <var>786</var> <i>/* mrs */</i>, ARM::t2MRS_M, Convert__Reg1_1__MSRMask1_2__CondCode2_0, AMFBS_IsThumb_IsMClass, { MCK_CondCode, MCK_rGPR, MCK_MSRMask }, },</td></tr>
<tr><th id="11205">11205</th><td>  { <var>786</var> <i>/* mrs */</i>, ARM::MRS, Convert__Reg1_1__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_APSR }, },</td></tr>
<tr><th id="11206">11206</th><td>  { <var>786</var> <i>/* mrs */</i>, ARM::MRS, Convert__Reg1_1__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_CCR }, },</td></tr>
<tr><th id="11207">11207</th><td>  { <var>786</var> <i>/* mrs */</i>, ARM::MRSsys, Convert__Reg1_1__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_SPSR }, },</td></tr>
<tr><th id="11208">11208</th><td>  { <var>786</var> <i>/* mrs */</i>, ARM::MRSbanked, Convert__Reg1_1__BankedReg1_2__CondCode2_0, AMFBS_IsARM_HasVirtualization, { MCK_CondCode, MCK_GPRnopc, MCK_BankedReg }, },</td></tr>
<tr><th id="11209">11209</th><td>  { <var>786</var> <i>/* mrs */</i>, ARM::t2MRS_AR, Convert__Reg1_1__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_GPR, MCK_APSR }, },</td></tr>
<tr><th id="11210">11210</th><td>  { <var>786</var> <i>/* mrs */</i>, ARM::t2MRS_AR, Convert__Reg1_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_CCR }, },</td></tr>
<tr><th id="11211">11211</th><td>  { <var>786</var> <i>/* mrs */</i>, ARM::t2MRSsys_AR, Convert__Reg1_1__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_GPR, MCK_SPSR }, },</td></tr>
<tr><th id="11212">11212</th><td>  { <var>790</var> <i>/* msr */</i>, ARM::t2MSRbanked, Convert__BankedReg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb_HasVirtualization, { MCK_CondCode, MCK_BankedReg, MCK_rGPR }, },</td></tr>
<tr><th id="11213">11213</th><td>  { <var>790</var> <i>/* msr */</i>, ARM::MSRbanked, Convert__BankedReg1_1__Reg1_2__CondCode2_0, AMFBS_IsARM_HasVirtualization, { MCK_CondCode, MCK_BankedReg, MCK_GPRnopc }, },</td></tr>
<tr><th id="11214">11214</th><td>  { <var>790</var> <i>/* msr */</i>, ARM::t2MSR_AR, Convert__MSRMask1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_MSRMask, MCK_rGPR }, },</td></tr>
<tr><th id="11215">11215</th><td>  { <var>790</var> <i>/* msr */</i>, ARM::t2MSR_M, Convert__MSRMask1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb_IsMClass, { MCK_CondCode, MCK_MSRMask, MCK_rGPR }, },</td></tr>
<tr><th id="11216">11216</th><td>  { <var>790</var> <i>/* msr */</i>, ARM::MSR, Convert__MSRMask1_1__Reg1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_MSRMask, MCK_GPR }, },</td></tr>
<tr><th id="11217">11217</th><td>  { <var>790</var> <i>/* msr */</i>, ARM::MSRi, Convert__MSRMask1_1__ModImm1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_MSRMask, MCK_ModImm }, },</td></tr>
<tr><th id="11218">11218</th><td>  { <var>794</var> <i>/* mul */</i>, ARM::t2MUL, Convert__Reg1_1__Reg1_2__Reg1_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11219">11219</th><td>  { <var>794</var> <i>/* mul */</i>, ARM::tMUL, ConvertCustom_cvtThumbMultiply, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11220">11220</th><td>  { <var>794</var> <i>/* mul */</i>, ARM::MUL, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM_HasV6, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11221">11221</th><td>  { <var>794</var> <i>/* mul */</i>, ARM::t2MUL, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11222">11222</th><td>  { <var>794</var> <i>/* mul */</i>, ARM::tMUL, ConvertCustom_cvtThumbMultiply, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11223">11223</th><td>  { <var>794</var> <i>/* mul */</i>, ARM::MUL, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM_HasV6, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11224">11224</th><td>  { <var>794</var> <i>/* mul */</i>, ARM::MUL, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11225">11225</th><td>  { <var>798</var> <i>/* mvn */</i>, ARM::tMVN, Convert__Reg1_2__CCOut1_0__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11226">11226</th><td>  { <var>798</var> <i>/* mvn */</i>, ARM::t2MVNr, Convert__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11227">11227</th><td>  { <var>798</var> <i>/* mvn */</i>, ARM::MOVi, Convert__Reg1_2__ModImmNot1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_ModImmNot }, },</td></tr>
<tr><th id="11228">11228</th><td>  { <var>798</var> <i>/* mvn */</i>, ARM::t2MVNs, Convert__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11229">11229</th><td>  { <var>798</var> <i>/* mvn */</i>, ARM::t2MVNi, Convert__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11230">11230</th><td>  { <var>798</var> <i>/* mvn */</i>, ARM::t2MOVi, Convert__Reg1_2__T2SOImmNot1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="11231">11231</th><td>  { <var>798</var> <i>/* mvn */</i>, ARM::MVNsr, Convert__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11232">11232</th><td>  { <var>798</var> <i>/* mvn */</i>, ARM::MVNr, Convert__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11233">11233</th><td>  { <var>798</var> <i>/* mvn */</i>, ARM::MVNi, Convert__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11234">11234</th><td>  { <var>798</var> <i>/* mvn */</i>, ARM::MVNsi, Convert__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11235">11235</th><td>  { <var>798</var> <i>/* mvn */</i>, ARM::t2MVNr, Convert__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11236">11236</th><td>  { <var>798</var> <i>/* mvn */</i>, ARM::t2MVNs, Convert__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11237">11237</th><td>  { <var>798</var> <i>/* mvn */</i>, ARM::t2MVNi, Convert__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11238">11238</th><td>  { <var>802</var> <i>/* neg */</i>, ARM::tRSB, Convert__Reg1_2__CCOut1_0__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11239">11239</th><td>  { <var>802</var> <i>/* neg */</i>, ARM::t2RSBri, Convert__Reg1_2__Reg1_3__imm_95_0__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11240">11240</th><td>  { <var>802</var> <i>/* neg */</i>, ARM::RSBri, Convert__Reg1_2__Reg1_3__imm_95_0__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11241">11241</th><td>  { <var>806</var> <i>/* nop */</i>, ARM::tMOVr, Convert__regR8__regR8__imm_95_14__imm_95_0, AMFBS_IsThumb, {  }, },</td></tr>
<tr><th id="11242">11242</th><td>  { <var>806</var> <i>/* nop */</i>, ARM::HINT, Convert__imm_95_0__CondCode2_0, AMFBS_IsARM_HasV6K, { MCK_CondCode }, },</td></tr>
<tr><th id="11243">11243</th><td>  { <var>806</var> <i>/* nop */</i>, ARM::tHINT, Convert__imm_95_0__CondCode2_0, AMFBS_IsThumb_HasV6M, { MCK_CondCode }, },</td></tr>
<tr><th id="11244">11244</th><td>  { <var>806</var> <i>/* nop */</i>, ARM::MOVr, Convert__regR0__regR0__CondCode2_0__reg0, AMFBS_IsARM, { MCK_CondCode }, },</td></tr>
<tr><th id="11245">11245</th><td>  { <var>806</var> <i>/* nop */</i>, ARM::t2HINT, Convert__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w }, },</td></tr>
<tr><th id="11246">11246</th><td>  { <var>810</var> <i>/* orn */</i>, ARM::t2ORNrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11247">11247</th><td>  { <var>810</var> <i>/* orn */</i>, ARM::t2ORNrs, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11248">11248</th><td>  { <var>810</var> <i>/* orn */</i>, ARM::t2ORNri, Convert__Reg1_2__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11249">11249</th><td>  { <var>810</var> <i>/* orn */</i>, ARM::t2ORRri, Convert__Reg1_2__Reg1_2__T2SOImmNot1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="11250">11250</th><td>  { <var>810</var> <i>/* orn */</i>, ARM::t2ORNrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11251">11251</th><td>  { <var>810</var> <i>/* orn */</i>, ARM::t2ORNrs, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11252">11252</th><td>  { <var>810</var> <i>/* orn */</i>, ARM::t2ORNri, Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11253">11253</th><td>  { <var>810</var> <i>/* orn */</i>, ARM::t2ORRri, Convert__Reg1_2__Reg1_3__T2SOImmNot1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="11254">11254</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::tORR, Convert__Reg1_2__CCOut1_0__Tie0_1_1__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11255">11255</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORRrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11256">11256</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORRrs, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11257">11257</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORRri, Convert__Reg1_2__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11258">11258</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORNri, Convert__Reg1_2__Reg1_2__T2SOImmNot1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="11259">11259</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::ORRrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11260">11260</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::ORRri, Convert__Reg1_2__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11261">11261</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::ORRrsi, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11262">11262</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::ORRrsr, Convert__Reg1_2__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11263">11263</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORRrr, Convert__Reg1_3__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11264">11264</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORRrs, Convert__Reg1_3__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11265">11265</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORRri, Convert__Reg1_3__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11266">11266</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORRrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11267">11267</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORRrs, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11268">11268</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORRri, Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11269">11269</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORNri, Convert__Reg1_2__Reg1_3__T2SOImmNot1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="11270">11270</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::ORRrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11271">11271</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::ORRri, Convert__Reg1_2__Reg1_3__ModImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11272">11272</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::ORRrsi, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11273">11273</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::ORRrsr, Convert__Reg1_2__Reg1_3__RegShiftedReg3_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11274">11274</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORRrr, Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11275">11275</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORRrs, Convert__Reg1_3__Reg1_4__RegShiftedImm2_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11276">11276</th><td>  { <var>814</var> <i>/* orr */</i>, ARM::t2ORRri, Convert__Reg1_3__Reg1_4__T2SOImm1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11277">11277</th><td>  { <var>818</var> <i>/* pkhbt */</i>, ARM::t2PKHBT, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11278">11278</th><td>  { <var>818</var> <i>/* pkhbt */</i>, ARM::PKHBT, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11279">11279</th><td>  { <var>818</var> <i>/* pkhbt */</i>, ARM::t2PKHBT, Convert__Reg1_1__Reg1_2__Reg1_3__PKHLSLImm1_4__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_PKHLSLImm }, },</td></tr>
<tr><th id="11280">11280</th><td>  { <var>818</var> <i>/* pkhbt */</i>, ARM::PKHBT, Convert__Reg1_1__Reg1_2__Reg1_3__PKHLSLImm1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_PKHLSLImm }, },</td></tr>
<tr><th id="11281">11281</th><td>  { <var>824</var> <i>/* pkhtb */</i>, ARM::t2PKHBT, Convert__Reg1_1__Reg1_3__Reg1_2__imm_95_0__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11282">11282</th><td>  { <var>824</var> <i>/* pkhtb */</i>, ARM::PKHBT, Convert__Reg1_1__Reg1_3__Reg1_2__imm_95_0__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11283">11283</th><td>  { <var>824</var> <i>/* pkhtb */</i>, ARM::t2PKHTB, Convert__Reg1_1__Reg1_2__Reg1_3__PKHASRImm1_4__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_PKHASRImm }, },</td></tr>
<tr><th id="11284">11284</th><td>  { <var>824</var> <i>/* pkhtb */</i>, ARM::PKHTB, Convert__Reg1_1__Reg1_2__Reg1_3__PKHASRImm1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_PKHASRImm }, },</td></tr>
<tr><th id="11285">11285</th><td>  { <var>830</var> <i>/* pld */</i>, ARM::PLDi12, Convert__MemImm12Offset2_0, AMFBS_IsARM, { MCK_MemImm12Offset }, },</td></tr>
<tr><th id="11286">11286</th><td>  { <var>830</var> <i>/* pld */</i>, ARM::PLDrs, Convert__MemRegOffset3_0, AMFBS_IsARM, { MCK_MemRegOffset }, },</td></tr>
<tr><th id="11287">11287</th><td>  { <var>830</var> <i>/* pld */</i>, ARM::t2PLDpci, Convert__Imm1_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_Imm }, },</td></tr>
<tr><th id="11288">11288</th><td>  { <var>830</var> <i>/* pld */</i>, ARM::t2PLDi8, Convert__MemNegImm8Offset2_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="11289">11289</th><td>  { <var>830</var> <i>/* pld */</i>, ARM::t2PLDi12, Convert__MemUImm12Offset2_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11290">11290</th><td>  { <var>830</var> <i>/* pld */</i>, ARM::t2PLDs, Convert__T2MemRegOffset3_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11291">11291</th><td>  { <var>830</var> <i>/* pld */</i>, ARM::t2PLDpci, Convert__MemPCRelImm121_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="11292">11292</th><td>  { <var>830</var> <i>/* pld */</i>, ARM::t2PLDpci, Convert__Imm1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_Imm }, },</td></tr>
<tr><th id="11293">11293</th><td>  { <var>830</var> <i>/* pld */</i>, ARM::t2PLDi8, Convert__MemNegImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="11294">11294</th><td>  { <var>830</var> <i>/* pld */</i>, ARM::t2PLDi12, Convert__MemUImm12Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11295">11295</th><td>  { <var>830</var> <i>/* pld */</i>, ARM::t2PLDs, Convert__T2MemRegOffset3_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11296">11296</th><td>  { <var>830</var> <i>/* pld */</i>, ARM::t2PLDpci, Convert__MemPCRelImm121_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="11297">11297</th><td>  { <var>834</var> <i>/* pldw */</i>, ARM::PLDWi12, Convert__MemImm12Offset2_0, AMFBS_IsARM_HasV7_HasMP, { MCK_MemImm12Offset }, },</td></tr>
<tr><th id="11298">11298</th><td>  { <var>834</var> <i>/* pldw */</i>, ARM::PLDWrs, Convert__MemRegOffset3_0, AMFBS_IsARM_HasV7_HasMP, { MCK_MemRegOffset }, },</td></tr>
<tr><th id="11299">11299</th><td>  { <var>834</var> <i>/* pldw */</i>, ARM::t2PLDWi8, Convert__MemNegImm8Offset2_1__CondCode2_0, AMFBS_IsThumb2_HasV7_HasMP, { MCK_CondCode, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="11300">11300</th><td>  { <var>834</var> <i>/* pldw */</i>, ARM::t2PLDWi12, Convert__MemUImm12Offset2_1__CondCode2_0, AMFBS_IsThumb2_HasV7_HasMP, { MCK_CondCode, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11301">11301</th><td>  { <var>834</var> <i>/* pldw */</i>, ARM::t2PLDWs, Convert__T2MemRegOffset3_1__CondCode2_0, AMFBS_IsThumb2_HasV7_HasMP, { MCK_CondCode, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11302">11302</th><td>  { <var>834</var> <i>/* pldw */</i>, ARM::t2PLDWi8, Convert__MemNegImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2_HasV7_HasMP, { MCK_CondCode, MCK__DOT_w, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="11303">11303</th><td>  { <var>834</var> <i>/* pldw */</i>, ARM::t2PLDWi12, Convert__MemUImm12Offset2_2__CondCode2_0, AMFBS_IsThumb2_HasV7_HasMP, { MCK_CondCode, MCK__DOT_w, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11304">11304</th><td>  { <var>834</var> <i>/* pldw */</i>, ARM::t2PLDWs, Convert__T2MemRegOffset3_2__CondCode2_0, AMFBS_IsThumb2_HasV7_HasMP, { MCK_CondCode, MCK__DOT_w, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11305">11305</th><td>  { <var>839</var> <i>/* pli */</i>, ARM::PLIi12, Convert__MemImm12Offset2_0, AMFBS_IsARM_HasV7, { MCK_MemImm12Offset }, },</td></tr>
<tr><th id="11306">11306</th><td>  { <var>839</var> <i>/* pli */</i>, ARM::PLIrs, Convert__MemRegOffset3_0, AMFBS_IsARM_HasV7, { MCK_MemRegOffset }, },</td></tr>
<tr><th id="11307">11307</th><td>  { <var>839</var> <i>/* pli */</i>, ARM::t2PLIpci, Convert__Imm1_1__CondCode2_0, AMFBS_IsThumb2_HasV7, { MCK_CondCode, MCK_Imm }, },</td></tr>
<tr><th id="11308">11308</th><td>  { <var>839</var> <i>/* pli */</i>, ARM::t2PLIi8, Convert__MemNegImm8Offset2_1__CondCode2_0, AMFBS_IsThumb2_HasV7, { MCK_CondCode, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="11309">11309</th><td>  { <var>839</var> <i>/* pli */</i>, ARM::t2PLIi12, Convert__MemUImm12Offset2_1__CondCode2_0, AMFBS_IsThumb2_HasV7, { MCK_CondCode, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11310">11310</th><td>  { <var>839</var> <i>/* pli */</i>, ARM::t2PLIs, Convert__T2MemRegOffset3_1__CondCode2_0, AMFBS_IsThumb2_HasV7, { MCK_CondCode, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11311">11311</th><td>  { <var>839</var> <i>/* pli */</i>, ARM::t2PLIpci, Convert__MemPCRelImm121_1__CondCode2_0, AMFBS_IsThumb2_HasV7, { MCK_CondCode, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="11312">11312</th><td>  { <var>839</var> <i>/* pli */</i>, ARM::t2PLIpci, Convert__Imm1_2__CondCode2_0, AMFBS_IsThumb2_HasV7, { MCK_CondCode, MCK__DOT_w, MCK_Imm }, },</td></tr>
<tr><th id="11313">11313</th><td>  { <var>839</var> <i>/* pli */</i>, ARM::t2PLIi8, Convert__MemNegImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2_HasV7, { MCK_CondCode, MCK__DOT_w, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="11314">11314</th><td>  { <var>839</var> <i>/* pli */</i>, ARM::t2PLIi12, Convert__MemUImm12Offset2_2__CondCode2_0, AMFBS_IsThumb2_HasV7, { MCK_CondCode, MCK__DOT_w, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11315">11315</th><td>  { <var>839</var> <i>/* pli */</i>, ARM::t2PLIs, Convert__T2MemRegOffset3_2__CondCode2_0, AMFBS_IsThumb2_HasV7, { MCK_CondCode, MCK__DOT_w, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11316">11316</th><td>  { <var>839</var> <i>/* pli */</i>, ARM::t2PLIpci, Convert__MemPCRelImm121_2__CondCode2_0, AMFBS_IsThumb2_HasV7, { MCK_CondCode, MCK__DOT_w, MCK_MemPCRelImm12 }, },</td></tr>
<tr><th id="11317">11317</th><td>  { <var>843</var> <i>/* pop */</i>, ARM::tPOP, Convert__CondCode2_0__RegList1_1, AMFBS_IsThumb, { MCK_CondCode, MCK_RegList }, },</td></tr>
<tr><th id="11318">11318</th><td>  { <var>843</var> <i>/* pop */</i>, ARM::t2LDMIA_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__RegList1_1, AMFBS_IsThumb2, { MCK_CondCode, MCK_RegList }, },</td></tr>
<tr><th id="11319">11319</th><td>  { <var>843</var> <i>/* pop */</i>, ARM::LDMIA_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__RegList1_1, AMFBS_IsARM, { MCK_CondCode, MCK_RegList }, },</td></tr>
<tr><th id="11320">11320</th><td>  { <var>843</var> <i>/* pop */</i>, ARM::t2LDMIA_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__RegList1_2, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_RegList }, },</td></tr>
<tr><th id="11321">11321</th><td>  { <var>847</var> <i>/* pssbb */</i>, ARM::t2DSB, Convert__imm_95_4__imm_95_14__imm_95_0, AMFBS_HasDB_IsThumb2, {  }, },</td></tr>
<tr><th id="11322">11322</th><td>  { <var>847</var> <i>/* pssbb */</i>, ARM::DSB, Convert__imm_95_4, AMFBS_IsARM_HasDB, {  }, },</td></tr>
<tr><th id="11323">11323</th><td>  { <var>853</var> <i>/* push */</i>, ARM::tPUSH, Convert__CondCode2_0__RegList1_1, AMFBS_IsThumb, { MCK_CondCode, MCK_RegList }, },</td></tr>
<tr><th id="11324">11324</th><td>  { <var>853</var> <i>/* push */</i>, ARM::t2STMDB_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__RegList1_1, AMFBS_IsThumb2, { MCK_CondCode, MCK_RegList }, },</td></tr>
<tr><th id="11325">11325</th><td>  { <var>853</var> <i>/* push */</i>, ARM::STMDB_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__RegList1_1, AMFBS_IsARM, { MCK_CondCode, MCK_RegList }, },</td></tr>
<tr><th id="11326">11326</th><td>  { <var>853</var> <i>/* push */</i>, ARM::t2STMDB_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__RegList1_2, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_RegList }, },</td></tr>
<tr><th id="11327">11327</th><td>  { <var>858</var> <i>/* qadd */</i>, ARM::t2QADD, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11328">11328</th><td>  { <var>858</var> <i>/* qadd */</i>, ARM::QADD, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11329">11329</th><td>  { <var>863</var> <i>/* qadd16 */</i>, ARM::t2QADD16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11330">11330</th><td>  { <var>863</var> <i>/* qadd16 */</i>, ARM::QADD16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11331">11331</th><td>  { <var>870</var> <i>/* qadd8 */</i>, ARM::t2QADD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11332">11332</th><td>  { <var>870</var> <i>/* qadd8 */</i>, ARM::QADD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11333">11333</th><td>  { <var>876</var> <i>/* qasx */</i>, ARM::t2QASX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11334">11334</th><td>  { <var>876</var> <i>/* qasx */</i>, ARM::QASX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11335">11335</th><td>  { <var>881</var> <i>/* qdadd */</i>, ARM::t2QDADD, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11336">11336</th><td>  { <var>881</var> <i>/* qdadd */</i>, ARM::QDADD, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11337">11337</th><td>  { <var>887</var> <i>/* qdsub */</i>, ARM::t2QDSUB, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11338">11338</th><td>  { <var>887</var> <i>/* qdsub */</i>, ARM::QDSUB, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11339">11339</th><td>  { <var>893</var> <i>/* qsax */</i>, ARM::t2QSAX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11340">11340</th><td>  { <var>893</var> <i>/* qsax */</i>, ARM::QSAX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11341">11341</th><td>  { <var>898</var> <i>/* qsub */</i>, ARM::t2QSUB, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11342">11342</th><td>  { <var>898</var> <i>/* qsub */</i>, ARM::QSUB, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11343">11343</th><td>  { <var>903</var> <i>/* qsub16 */</i>, ARM::t2QSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11344">11344</th><td>  { <var>903</var> <i>/* qsub16 */</i>, ARM::QSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11345">11345</th><td>  { <var>910</var> <i>/* qsub8 */</i>, ARM::t2QSUB8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11346">11346</th><td>  { <var>910</var> <i>/* qsub8 */</i>, ARM::QSUB8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11347">11347</th><td>  { <var>916</var> <i>/* rbit */</i>, ARM::t2RBIT, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11348">11348</th><td>  { <var>916</var> <i>/* rbit */</i>, ARM::RBIT, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsARM_HasV6T2, { MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11349">11349</th><td>  { <var>921</var> <i>/* rev */</i>, ARM::tREV, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb_HasV6, { MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11350">11350</th><td>  { <var>921</var> <i>/* rev */</i>, ARM::t2REV, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11351">11351</th><td>  { <var>921</var> <i>/* rev */</i>, ARM::REV, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11352">11352</th><td>  { <var>921</var> <i>/* rev */</i>, ARM::t2REV, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11353">11353</th><td>  { <var>925</var> <i>/* rev16 */</i>, ARM::tREV16, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb_HasV6, { MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11354">11354</th><td>  { <var>925</var> <i>/* rev16 */</i>, ARM::t2REV16, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11355">11355</th><td>  { <var>925</var> <i>/* rev16 */</i>, ARM::REV16, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11356">11356</th><td>  { <var>925</var> <i>/* rev16 */</i>, ARM::t2REV16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11357">11357</th><td>  { <var>931</var> <i>/* revsh */</i>, ARM::tREVSH, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb_HasV6, { MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11358">11358</th><td>  { <var>931</var> <i>/* revsh */</i>, ARM::t2REVSH, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11359">11359</th><td>  { <var>931</var> <i>/* revsh */</i>, ARM::REVSH, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11360">11360</th><td>  { <var>931</var> <i>/* revsh */</i>, ARM::t2REVSH, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11361">11361</th><td>  { <var>937</var> <i>/* rfeda */</i>, ARM::RFEDA, Convert__Reg1_0, AMFBS_IsARM, { MCK_GPR }, },</td></tr>
<tr><th id="11362">11362</th><td>  { <var>937</var> <i>/* rfeda */</i>, ARM::RFEDA_UPD, Convert__Reg1_0, AMFBS_IsARM, { MCK_GPR, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11363">11363</th><td>  { <var>943</var> <i>/* rfedb */</i>, ARM::RFEDB, Convert__Reg1_0, AMFBS_IsARM, { MCK_GPR }, },</td></tr>
<tr><th id="11364">11364</th><td>  { <var>943</var> <i>/* rfedb */</i>, ARM::RFEDB_UPD, Convert__Reg1_0, AMFBS_IsARM, { MCK_GPR, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11365">11365</th><td>  { <var>943</var> <i>/* rfedb */</i>, ARM::t2RFEDB, Convert__Reg1_1__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_GPR }, },</td></tr>
<tr><th id="11366">11366</th><td>  { <var>943</var> <i>/* rfedb */</i>, ARM::t2RFEDBW, Convert__Reg1_1__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11367">11367</th><td>  { <var>949</var> <i>/* rfeia */</i>, ARM::RFEIA, Convert__Reg1_0, AMFBS_IsARM, { MCK_GPR }, },</td></tr>
<tr><th id="11368">11368</th><td>  { <var>949</var> <i>/* rfeia */</i>, ARM::RFEIA_UPD, Convert__Reg1_0, AMFBS_IsARM, { MCK_GPR, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11369">11369</th><td>  { <var>949</var> <i>/* rfeia */</i>, ARM::t2RFEIA, Convert__Reg1_1__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_GPR }, },</td></tr>
<tr><th id="11370">11370</th><td>  { <var>949</var> <i>/* rfeia */</i>, ARM::t2RFEIAW, Convert__Reg1_1__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11371">11371</th><td>  { <var>955</var> <i>/* rfeib */</i>, ARM::RFEIB, Convert__Reg1_0, AMFBS_IsARM, { MCK_GPR }, },</td></tr>
<tr><th id="11372">11372</th><td>  { <var>955</var> <i>/* rfeib */</i>, ARM::RFEIB_UPD, Convert__Reg1_0, AMFBS_IsARM, { MCK_GPR, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11373">11373</th><td>  { <var>961</var> <i>/* ror */</i>, ARM::tROR, Convert__Reg1_2__CCOut1_0__Tie0_1_1__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11374">11374</th><td>  { <var>961</var> <i>/* ror */</i>, ARM::t2RORrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11375">11375</th><td>  { <var>961</var> <i>/* ror */</i>, ARM::t2RORri, Convert__Reg1_2__Reg1_2__Imm0_311_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11376">11376</th><td>  { <var>961</var> <i>/* ror */</i>, ARM::RORr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11377">11377</th><td>  { <var>961</var> <i>/* ror */</i>, ARM::RORi, Convert__Reg1_2__Reg1_2__Imm0_311_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11378">11378</th><td>  { <var>961</var> <i>/* ror */</i>, ARM::t2RORrr, Convert__Reg1_3__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11379">11379</th><td>  { <var>961</var> <i>/* ror */</i>, ARM::t2RORri, Convert__Reg1_3__Reg1_3__Imm0_311_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11380">11380</th><td>  { <var>961</var> <i>/* ror */</i>, ARM::t2RORrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11381">11381</th><td>  { <var>961</var> <i>/* ror */</i>, ARM::t2RORri, Convert__Reg1_2__Reg1_3__Imm0_311_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11382">11382</th><td>  { <var>961</var> <i>/* ror */</i>, ARM::RORr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11383">11383</th><td>  { <var>961</var> <i>/* ror */</i>, ARM::RORi, Convert__Reg1_2__Reg1_3__Imm0_311_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11384">11384</th><td>  { <var>961</var> <i>/* ror */</i>, ARM::t2RORrr, Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11385">11385</th><td>  { <var>961</var> <i>/* ror */</i>, ARM::t2RORri, Convert__Reg1_3__Reg1_4__Imm0_311_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11386">11386</th><td>  { <var>965</var> <i>/* rrx */</i>, ARM::t2RRX, Convert__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11387">11387</th><td>  { <var>965</var> <i>/* rrx */</i>, ARM::RRXi, Convert__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11388">11388</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::t2RSBrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11389">11389</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::t2RSBrs, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11390">11390</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::t2RSBri, Convert__Reg1_2__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11391">11391</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::RSBrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11392">11392</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::RSBri, Convert__Reg1_2__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11393">11393</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::RSBrsi, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11394">11394</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::RSBrsr, Convert__Reg1_2__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11395">11395</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::tRSB, Convert__Reg1_2__CCOut1_0__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="11396">11396</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::t2RSBrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11397">11397</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::t2RSBrs, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11398">11398</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::t2RSBri, Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11399">11399</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::RSBrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11400">11400</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::RSBri, Convert__Reg1_2__Reg1_3__ModImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11401">11401</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::RSBrsi, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11402">11402</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::RSBrsr, Convert__Reg1_2__Reg1_3__RegShiftedReg3_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11403">11403</th><td>  { <var>969</var> <i>/* rsb */</i>, ARM::t2RSBri, Convert__Reg1_3__Reg1_4__T2SOImm1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11404">11404</th><td>  { <var>973</var> <i>/* rsc */</i>, ARM::RSCrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11405">11405</th><td>  { <var>973</var> <i>/* rsc */</i>, ARM::RSCri, Convert__Reg1_2__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11406">11406</th><td>  { <var>973</var> <i>/* rsc */</i>, ARM::RSCrsi, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11407">11407</th><td>  { <var>973</var> <i>/* rsc */</i>, ARM::RSCrsr, Convert__Reg1_2__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11408">11408</th><td>  { <var>973</var> <i>/* rsc */</i>, ARM::RSCrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11409">11409</th><td>  { <var>973</var> <i>/* rsc */</i>, ARM::RSCri, Convert__Reg1_2__Reg1_3__ModImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11410">11410</th><td>  { <var>973</var> <i>/* rsc */</i>, ARM::RSCrsi, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11411">11411</th><td>  { <var>973</var> <i>/* rsc */</i>, ARM::RSCrsr, Convert__Reg1_2__Reg1_3__RegShiftedReg3_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11412">11412</th><td>  { <var>977</var> <i>/* sadd16 */</i>, ARM::t2SADD16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11413">11413</th><td>  { <var>977</var> <i>/* sadd16 */</i>, ARM::SADD16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11414">11414</th><td>  { <var>984</var> <i>/* sadd8 */</i>, ARM::t2SADD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11415">11415</th><td>  { <var>984</var> <i>/* sadd8 */</i>, ARM::SADD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11416">11416</th><td>  { <var>990</var> <i>/* sasx */</i>, ARM::t2SASX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11417">11417</th><td>  { <var>990</var> <i>/* sasx */</i>, ARM::SASX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11418">11418</th><td>  { <var>995</var> <i>/* sb */</i>, ARM::SB, Convert_NoOperands, AMFBS_IsARM_HasSB, {  }, },</td></tr>
<tr><th id="11419">11419</th><td>  { <var>995</var> <i>/* sb */</i>, ARM::t2SB, Convert_NoOperands, AMFBS_IsThumb2_HasSB, {  }, },</td></tr>
<tr><th id="11420">11420</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::tSBC, Convert__Reg1_2__CCOut1_0__Tie0_1_1__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11421">11421</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::SBCrsr, Convert__Reg1_2__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11422">11422</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::SBCrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11423">11423</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::SBCri, Convert__Reg1_2__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11424">11424</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::ADCri, Convert__Reg1_2__Reg1_2__ModImmNot1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImmNot }, },</td></tr>
<tr><th id="11425">11425</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::SBCrsi, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11426">11426</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::t2SBCrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11427">11427</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::t2SBCrs, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11428">11428</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::t2SBCri, Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11429">11429</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::t2ADCri, Convert__Reg1_2__Reg1_3__T2SOImmNot1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_T2SOImmNot }, },</td></tr>
<tr><th id="11430">11430</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::SBCrsr, Convert__Reg1_2__Reg1_3__RegShiftedReg3_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11431">11431</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::SBCrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11432">11432</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::SBCri, Convert__Reg1_2__Reg1_3__ModImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11433">11433</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::ADCri, Convert__Reg1_2__Reg1_3__ModImmNot1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImmNot }, },</td></tr>
<tr><th id="11434">11434</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::SBCrsi, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11435">11435</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::t2SBCrr, Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11436">11436</th><td>  { <var>998</var> <i>/* sbc */</i>, ARM::t2SBCrs, Convert__Reg1_3__Reg1_4__RegShiftedImm2_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11437">11437</th><td>  { <var>1002</var> <i>/* sbfx */</i>, ARM::t2SBFX, Convert__Reg1_1__Reg1_2__Imm0_311_3__Imm1_321_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_Imm0_31, MCK_Imm1_32 }, },</td></tr>
<tr><th id="11438">11438</th><td>  { <var>1002</var> <i>/* sbfx */</i>, ARM::SBFX, Convert__Reg1_1__Reg1_2__Imm0_311_3__Imm1_321_4__CondCode2_0, AMFBS_IsARM_HasV6T2, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_Imm0_31, MCK_Imm1_32 }, },</td></tr>
<tr><th id="11439">11439</th><td>  { <var>1007</var> <i>/* sdiv */</i>, ARM::t2SDIV, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasDivideInThumb_IsThumb_HasV8MBaseline, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11440">11440</th><td>  { <var>1007</var> <i>/* sdiv */</i>, ARM::SDIV, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasDivideInARM, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11441">11441</th><td>  { <var>1012</var> <i>/* sel */</i>, ARM::SEL, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11442">11442</th><td>  { <var>1012</var> <i>/* sel */</i>, ARM::t2SEL, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11443">11443</th><td>  { <var>1016</var> <i>/* setend */</i>, ARM::tSETEND, Convert__SetEndImm1_0, AMFBS_IsThumb_IsNotMClass, { MCK_SetEndImm }, },</td></tr>
<tr><th id="11444">11444</th><td>  { <var>1016</var> <i>/* setend */</i>, ARM::SETEND, Convert__SetEndImm1_0, AMFBS_IsARM, { MCK_SetEndImm }, },</td></tr>
<tr><th id="11445">11445</th><td>  { <var>1023</var> <i>/* setpan */</i>, ARM::SETPAN, Convert__Imm0_11_0, AMFBS_IsARM_HasV8_HasV8_1a, { MCK_Imm0_1 }, },</td></tr>
<tr><th id="11446">11446</th><td>  { <var>1023</var> <i>/* setpan */</i>, ARM::t2SETPAN, Convert__Imm0_11_0, AMFBS_IsThumb2_HasV8_HasV8_1a, { MCK_Imm0_1 }, },</td></tr>
<tr><th id="11447">11447</th><td>  { <var>1030</var> <i>/* sev */</i>, ARM::HINT, Convert__imm_95_4__CondCode2_0, AMFBS_IsARM_HasV6K, { MCK_CondCode }, },</td></tr>
<tr><th id="11448">11448</th><td>  { <var>1030</var> <i>/* sev */</i>, ARM::tHINT, Convert__imm_95_4__CondCode2_0, AMFBS_IsThumb_HasV6M, { MCK_CondCode }, },</td></tr>
<tr><th id="11449">11449</th><td>  { <var>1030</var> <i>/* sev */</i>, ARM::t2HINT, Convert__imm_95_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w }, },</td></tr>
<tr><th id="11450">11450</th><td>  { <var>1034</var> <i>/* sevl */</i>, ARM::HINT, Convert__imm_95_5__CondCode2_0, AMFBS_IsARM_HasV8, { MCK_CondCode }, },</td></tr>
<tr><th id="11451">11451</th><td>  { <var>1034</var> <i>/* sevl */</i>, ARM::tHINT, Convert__imm_95_5__CondCode2_0, AMFBS_IsThumb2_HasV8, { MCK_CondCode }, },</td></tr>
<tr><th id="11452">11452</th><td>  { <var>1034</var> <i>/* sevl */</i>, ARM::t2HINT, Convert__imm_95_5__CondCode2_0, AMFBS_IsThumb2_HasV8, { MCK_CondCode, MCK__DOT_w }, },</td></tr>
<tr><th id="11453">11453</th><td>  { <var>1039</var> <i>/* sg */</i>, ARM::t2SG, Convert__CondCode2_0, AMFBS_Has8MSecExt, { MCK_CondCode }, },</td></tr>
<tr><th id="11454">11454</th><td>  { <var>1042</var> <i>/* sha1c */</i>, ARM::SHA1C, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasCrypto, { MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11455">11455</th><td>  { <var>1048</var> <i>/* sha1h */</i>, ARM::SHA1H, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasCrypto, { MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11456">11456</th><td>  { <var>1054</var> <i>/* sha1m */</i>, ARM::SHA1M, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasCrypto, { MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11457">11457</th><td>  { <var>1060</var> <i>/* sha1p */</i>, ARM::SHA1P, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasCrypto, { MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11458">11458</th><td>  { <var>1066</var> <i>/* sha1su0 */</i>, ARM::SHA1SU0, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasCrypto, { MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11459">11459</th><td>  { <var>1074</var> <i>/* sha1su1 */</i>, ARM::SHA1SU1, Convert__Reg1_1__Tie0_1_1__Reg1_2, AMFBS_HasV8_HasCrypto, { MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11460">11460</th><td>  { <var>1082</var> <i>/* sha256h */</i>, ARM::SHA256H, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasCrypto, { MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11461">11461</th><td>  { <var>1090</var> <i>/* sha256h2 */</i>, ARM::SHA256H2, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasCrypto, { MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11462">11462</th><td>  { <var>1099</var> <i>/* sha256su0 */</i>, ARM::SHA256SU0, Convert__Reg1_1__Tie0_1_1__Reg1_2, AMFBS_HasV8_HasCrypto, { MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11463">11463</th><td>  { <var>1109</var> <i>/* sha256su1 */</i>, ARM::SHA256SU1, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasCrypto, { MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11464">11464</th><td>  { <var>1119</var> <i>/* shadd16 */</i>, ARM::t2SHADD16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11465">11465</th><td>  { <var>1119</var> <i>/* shadd16 */</i>, ARM::SHADD16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11466">11466</th><td>  { <var>1127</var> <i>/* shadd8 */</i>, ARM::t2SHADD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11467">11467</th><td>  { <var>1127</var> <i>/* shadd8 */</i>, ARM::SHADD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11468">11468</th><td>  { <var>1134</var> <i>/* shasx */</i>, ARM::t2SHASX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11469">11469</th><td>  { <var>1134</var> <i>/* shasx */</i>, ARM::SHASX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11470">11470</th><td>  { <var>1140</var> <i>/* shsax */</i>, ARM::t2SHSAX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11471">11471</th><td>  { <var>1140</var> <i>/* shsax */</i>, ARM::SHSAX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11472">11472</th><td>  { <var>1146</var> <i>/* shsub16 */</i>, ARM::t2SHSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11473">11473</th><td>  { <var>1146</var> <i>/* shsub16 */</i>, ARM::SHSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11474">11474</th><td>  { <var>1154</var> <i>/* shsub8 */</i>, ARM::t2SHSUB8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11475">11475</th><td>  { <var>1154</var> <i>/* shsub8 */</i>, ARM::SHSUB8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11476">11476</th><td>  { <var>1161</var> <i>/* smc */</i>, ARM::SMC, Convert__Imm0_151_1__CondCode2_0, AMFBS_IsARM_HasTrustZone, { MCK_CondCode, MCK_Imm0_15 }, },</td></tr>
<tr><th id="11477">11477</th><td>  { <var>1161</var> <i>/* smc */</i>, ARM::t2SMC, Convert__Imm0_151_1__CondCode2_0, AMFBS_IsThumb2_HasTrustZone, { MCK_CondCode, MCK_Imm0_15 }, },</td></tr>
<tr><th id="11478">11478</th><td>  { <var>1165</var> <i>/* smlabb */</i>, ARM::t2SMLABB, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11479">11479</th><td>  { <var>1165</var> <i>/* smlabb */</i>, ARM::SMLABB, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPR }, },</td></tr>
<tr><th id="11480">11480</th><td>  { <var>1172</var> <i>/* smlabt */</i>, ARM::t2SMLABT, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11481">11481</th><td>  { <var>1172</var> <i>/* smlabt */</i>, ARM::SMLABT, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPR }, },</td></tr>
<tr><th id="11482">11482</th><td>  { <var>1179</var> <i>/* smlad */</i>, ARM::t2SMLAD, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11483">11483</th><td>  { <var>1179</var> <i>/* smlad */</i>, ARM::SMLAD, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPR }, },</td></tr>
<tr><th id="11484">11484</th><td>  { <var>1185</var> <i>/* smladx */</i>, ARM::t2SMLADX, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11485">11485</th><td>  { <var>1185</var> <i>/* smladx */</i>, ARM::SMLADX, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPR }, },</td></tr>
<tr><th id="11486">11486</th><td>  { <var>1192</var> <i>/* smlal */</i>, ARM::t2SMLAL, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11487">11487</th><td>  { <var>1192</var> <i>/* smlal */</i>, ARM::SMLAL, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__Tie0_1_1__Tie1_1_1__CondCode2_1__CCOut1_0, AMFBS_IsARM_HasV6, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11488">11488</th><td>  { <var>1192</var> <i>/* smlal */</i>, ARM::SMLAL, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__Tie0_3_3__Tie1_4_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11489">11489</th><td>  { <var>1198</var> <i>/* smlalbb */</i>, ARM::t2SMLALBB, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11490">11490</th><td>  { <var>1198</var> <i>/* smlalbb */</i>, ARM::SMLALBB, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11491">11491</th><td>  { <var>1206</var> <i>/* smlalbt */</i>, ARM::t2SMLALBT, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11492">11492</th><td>  { <var>1206</var> <i>/* smlalbt */</i>, ARM::SMLALBT, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11493">11493</th><td>  { <var>1214</var> <i>/* smlald */</i>, ARM::t2SMLALD, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11494">11494</th><td>  { <var>1214</var> <i>/* smlald */</i>, ARM::SMLALD, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11495">11495</th><td>  { <var>1221</var> <i>/* smlaldx */</i>, ARM::t2SMLALDX, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11496">11496</th><td>  { <var>1221</var> <i>/* smlaldx */</i>, ARM::SMLALDX, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11497">11497</th><td>  { <var>1229</var> <i>/* smlaltb */</i>, ARM::t2SMLALTB, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11498">11498</th><td>  { <var>1229</var> <i>/* smlaltb */</i>, ARM::SMLALTB, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11499">11499</th><td>  { <var>1237</var> <i>/* smlaltt */</i>, ARM::t2SMLALTT, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11500">11500</th><td>  { <var>1237</var> <i>/* smlaltt */</i>, ARM::SMLALTT, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11501">11501</th><td>  { <var>1245</var> <i>/* smlatb */</i>, ARM::t2SMLATB, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11502">11502</th><td>  { <var>1245</var> <i>/* smlatb */</i>, ARM::SMLATB, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPR }, },</td></tr>
<tr><th id="11503">11503</th><td>  { <var>1252</var> <i>/* smlatt */</i>, ARM::t2SMLATT, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11504">11504</th><td>  { <var>1252</var> <i>/* smlatt */</i>, ARM::SMLATT, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPR }, },</td></tr>
<tr><th id="11505">11505</th><td>  { <var>1259</var> <i>/* smlawb */</i>, ARM::t2SMLAWB, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11506">11506</th><td>  { <var>1259</var> <i>/* smlawb */</i>, ARM::SMLAWB, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPR }, },</td></tr>
<tr><th id="11507">11507</th><td>  { <var>1266</var> <i>/* smlawt */</i>, ARM::t2SMLAWT, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11508">11508</th><td>  { <var>1266</var> <i>/* smlawt */</i>, ARM::SMLAWT, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPR }, },</td></tr>
<tr><th id="11509">11509</th><td>  { <var>1273</var> <i>/* smlsd */</i>, ARM::t2SMLSD, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11510">11510</th><td>  { <var>1273</var> <i>/* smlsd */</i>, ARM::SMLSD, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPR }, },</td></tr>
<tr><th id="11511">11511</th><td>  { <var>1279</var> <i>/* smlsdx */</i>, ARM::t2SMLSDX, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11512">11512</th><td>  { <var>1279</var> <i>/* smlsdx */</i>, ARM::SMLSDX, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPR }, },</td></tr>
<tr><th id="11513">11513</th><td>  { <var>1286</var> <i>/* smlsld */</i>, ARM::t2SMLSLD, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11514">11514</th><td>  { <var>1286</var> <i>/* smlsld */</i>, ARM::SMLSLD, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11515">11515</th><td>  { <var>1293</var> <i>/* smlsldx */</i>, ARM::t2SMLSLDX, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11516">11516</th><td>  { <var>1293</var> <i>/* smlsldx */</i>, ARM::SMLSLDX, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11517">11517</th><td>  { <var>1301</var> <i>/* smmla */</i>, ARM::t2SMMLA, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11518">11518</th><td>  { <var>1301</var> <i>/* smmla */</i>, ARM::SMMLA, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11519">11519</th><td>  { <var>1307</var> <i>/* smmlar */</i>, ARM::t2SMMLAR, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11520">11520</th><td>  { <var>1307</var> <i>/* smmlar */</i>, ARM::SMMLAR, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11521">11521</th><td>  { <var>1314</var> <i>/* smmls */</i>, ARM::t2SMMLS, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11522">11522</th><td>  { <var>1314</var> <i>/* smmls */</i>, ARM::SMMLS, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11523">11523</th><td>  { <var>1320</var> <i>/* smmlsr */</i>, ARM::t2SMMLSR, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11524">11524</th><td>  { <var>1320</var> <i>/* smmlsr */</i>, ARM::SMMLSR, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11525">11525</th><td>  { <var>1327</var> <i>/* smmul */</i>, ARM::t2SMMUL, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11526">11526</th><td>  { <var>1327</var> <i>/* smmul */</i>, ARM::SMMUL, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11527">11527</th><td>  { <var>1333</var> <i>/* smmulr */</i>, ARM::t2SMMULR, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11528">11528</th><td>  { <var>1333</var> <i>/* smmulr */</i>, ARM::SMMULR, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11529">11529</th><td>  { <var>1340</var> <i>/* smuad */</i>, ARM::t2SMUAD, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11530">11530</th><td>  { <var>1340</var> <i>/* smuad */</i>, ARM::SMUAD, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11531">11531</th><td>  { <var>1346</var> <i>/* smuadx */</i>, ARM::t2SMUADX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11532">11532</th><td>  { <var>1346</var> <i>/* smuadx */</i>, ARM::SMUADX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11533">11533</th><td>  { <var>1353</var> <i>/* smulbb */</i>, ARM::t2SMULBB, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11534">11534</th><td>  { <var>1353</var> <i>/* smulbb */</i>, ARM::SMULBB, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11535">11535</th><td>  { <var>1360</var> <i>/* smulbt */</i>, ARM::t2SMULBT, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11536">11536</th><td>  { <var>1360</var> <i>/* smulbt */</i>, ARM::SMULBT, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11537">11537</th><td>  { <var>1367</var> <i>/* smull */</i>, ARM::t2SMULL, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11538">11538</th><td>  { <var>1367</var> <i>/* smull */</i>, ARM::SMULL, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsARM_HasV6, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11539">11539</th><td>  { <var>1367</var> <i>/* smull */</i>, ARM::SMULL, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11540">11540</th><td>  { <var>1373</var> <i>/* smultb */</i>, ARM::t2SMULTB, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11541">11541</th><td>  { <var>1373</var> <i>/* smultb */</i>, ARM::SMULTB, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11542">11542</th><td>  { <var>1380</var> <i>/* smultt */</i>, ARM::t2SMULTT, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11543">11543</th><td>  { <var>1380</var> <i>/* smultt */</i>, ARM::SMULTT, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11544">11544</th><td>  { <var>1387</var> <i>/* smulwb */</i>, ARM::t2SMULWB, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11545">11545</th><td>  { <var>1387</var> <i>/* smulwb */</i>, ARM::SMULWB, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11546">11546</th><td>  { <var>1394</var> <i>/* smulwt */</i>, ARM::t2SMULWT, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11547">11547</th><td>  { <var>1394</var> <i>/* smulwt */</i>, ARM::SMULWT, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11548">11548</th><td>  { <var>1401</var> <i>/* smusd */</i>, ARM::t2SMUSD, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11549">11549</th><td>  { <var>1401</var> <i>/* smusd */</i>, ARM::SMUSD, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11550">11550</th><td>  { <var>1407</var> <i>/* smusdx */</i>, ARM::t2SMUSDX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11551">11551</th><td>  { <var>1407</var> <i>/* smusdx */</i>, ARM::SMUSDX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11552">11552</th><td>  { <var>1414</var> <i>/* sqrshr */</i>, ARM::MVE_SQRSHR, Convert__Reg1_1__Tie0_2_2__Reg1_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11553">11553</th><td>  { <var>1421</var> <i>/* sqrshrl */</i>, ARM::MVE_SQRSHRL, Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__Reg1_4__MveSaturate1_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_tGPREven, MCK_tGPROdd, MCK_MveSaturate, MCK_rGPR }, },</td></tr>
<tr><th id="11554">11554</th><td>  { <var>1429</var> <i>/* sqshl */</i>, ARM::MVE_SQSHL, Convert__Reg1_1__Tie0_2_2__MVELongShift1_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_rGPR, MCK_MVELongShift }, },</td></tr>
<tr><th id="11555">11555</th><td>  { <var>1435</var> <i>/* sqshll */</i>, ARM::MVE_SQSHLL, Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__MVELongShift1_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_tGPREven, MCK_tGPROdd, MCK_MVELongShift }, },</td></tr>
<tr><th id="11556">11556</th><td>  { <var>1442</var> <i>/* srsda */</i>, ARM::SRSDA, Convert__Imm0_311_0, AMFBS_IsARM, { MCK_Imm0_31 }, },</td></tr>
<tr><th id="11557">11557</th><td>  { <var>1442</var> <i>/* srsda */</i>, ARM::SRSDA, Convert__Imm0_311_1, AMFBS_IsARM, { MCK_GPRsp, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11558">11558</th><td>  { <var>1442</var> <i>/* srsda */</i>, ARM::SRSDA_UPD, Convert__Imm0_311_0, AMFBS_IsARM, { MCK_Imm0_31, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11559">11559</th><td>  { <var>1442</var> <i>/* srsda */</i>, ARM::SRSDA_UPD, Convert__Imm0_311_2, AMFBS_IsARM, { MCK_GPRsp, MCK__EXCLAIM_, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11560">11560</th><td>  { <var>1448</var> <i>/* srsdb */</i>, ARM::SRSDB, Convert__Imm0_311_0, AMFBS_IsARM, { MCK_Imm0_31 }, },</td></tr>
<tr><th id="11561">11561</th><td>  { <var>1448</var> <i>/* srsdb */</i>, ARM::SRSDB, Convert__Imm0_311_1, AMFBS_IsARM, { MCK_GPRsp, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11562">11562</th><td>  { <var>1448</var> <i>/* srsdb */</i>, ARM::t2SRSDB, Convert__Imm0_311_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11563">11563</th><td>  { <var>1448</var> <i>/* srsdb */</i>, ARM::SRSDB_UPD, Convert__Imm0_311_0, AMFBS_IsARM, { MCK_Imm0_31, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11564">11564</th><td>  { <var>1448</var> <i>/* srsdb */</i>, ARM::SRSDB_UPD, Convert__Imm0_311_2, AMFBS_IsARM, { MCK_GPRsp, MCK__EXCLAIM_, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11565">11565</th><td>  { <var>1448</var> <i>/* srsdb */</i>, ARM::t2SRSDB, Convert__Imm0_311_2__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_GPRsp, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11566">11566</th><td>  { <var>1448</var> <i>/* srsdb */</i>, ARM::t2SRSDB_UPD, Convert__Imm0_311_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_Imm0_31, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11567">11567</th><td>  { <var>1448</var> <i>/* srsdb */</i>, ARM::t2SRSDB_UPD, Convert__Imm0_311_3__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_GPRsp, MCK__EXCLAIM_, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11568">11568</th><td>  { <var>1454</var> <i>/* srshr */</i>, ARM::MVE_SRSHR, Convert__Reg1_1__Tie0_2_2__MVELongShift1_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_rGPR, MCK_MVELongShift }, },</td></tr>
<tr><th id="11569">11569</th><td>  { <var>1460</var> <i>/* srshrl */</i>, ARM::MVE_SRSHRL, Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__MVELongShift1_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_tGPREven, MCK_tGPROdd, MCK_MVELongShift }, },</td></tr>
<tr><th id="11570">11570</th><td>  { <var>1467</var> <i>/* srsia */</i>, ARM::SRSIA, Convert__Imm0_311_0, AMFBS_IsARM, { MCK_Imm0_31 }, },</td></tr>
<tr><th id="11571">11571</th><td>  { <var>1467</var> <i>/* srsia */</i>, ARM::SRSIA, Convert__Imm0_311_1, AMFBS_IsARM, { MCK_GPRsp, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11572">11572</th><td>  { <var>1467</var> <i>/* srsia */</i>, ARM::t2SRSIA, Convert__Imm0_311_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11573">11573</th><td>  { <var>1467</var> <i>/* srsia */</i>, ARM::SRSIA_UPD, Convert__Imm0_311_0, AMFBS_IsARM, { MCK_Imm0_31, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11574">11574</th><td>  { <var>1467</var> <i>/* srsia */</i>, ARM::SRSIA_UPD, Convert__Imm0_311_2, AMFBS_IsARM, { MCK_GPRsp, MCK__EXCLAIM_, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11575">11575</th><td>  { <var>1467</var> <i>/* srsia */</i>, ARM::t2SRSIA, Convert__Imm0_311_2__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_GPRsp, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11576">11576</th><td>  { <var>1467</var> <i>/* srsia */</i>, ARM::t2SRSIA_UPD, Convert__Imm0_311_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_Imm0_31, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11577">11577</th><td>  { <var>1467</var> <i>/* srsia */</i>, ARM::t2SRSIA_UPD, Convert__Imm0_311_3__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_GPRsp, MCK__EXCLAIM_, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11578">11578</th><td>  { <var>1473</var> <i>/* srsib */</i>, ARM::SRSIB, Convert__Imm0_311_0, AMFBS_IsARM, { MCK_Imm0_31 }, },</td></tr>
<tr><th id="11579">11579</th><td>  { <var>1473</var> <i>/* srsib */</i>, ARM::SRSIB, Convert__Imm0_311_1, AMFBS_IsARM, { MCK_GPRsp, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11580">11580</th><td>  { <var>1473</var> <i>/* srsib */</i>, ARM::SRSIB_UPD, Convert__Imm0_311_0, AMFBS_IsARM, { MCK_Imm0_31, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11581">11581</th><td>  { <var>1473</var> <i>/* srsib */</i>, ARM::SRSIB_UPD, Convert__Imm0_311_2, AMFBS_IsARM, { MCK_GPRsp, MCK__EXCLAIM_, MCK_Imm0_31 }, },</td></tr>
<tr><th id="11582">11582</th><td>  { <var>1479</var> <i>/* ssat */</i>, ARM::t2SSAT, Convert__Reg1_1__Imm1_321_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Imm1_32, MCK_rGPR }, },</td></tr>
<tr><th id="11583">11583</th><td>  { <var>1479</var> <i>/* ssat */</i>, ARM::SSAT, Convert__Reg1_1__Imm1_321_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_Imm1_32, MCK_GPRnopc }, },</td></tr>
<tr><th id="11584">11584</th><td>  { <var>1479</var> <i>/* ssat */</i>, ARM::t2SSAT, Convert__Reg1_1__Imm1_321_2__Reg1_3__ShifterImm1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Imm1_32, MCK_rGPR, MCK_ShifterImm }, },</td></tr>
<tr><th id="11585">11585</th><td>  { <var>1479</var> <i>/* ssat */</i>, ARM::SSAT, Convert__Reg1_1__Imm1_321_2__Reg1_3__ShifterImm1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_Imm1_32, MCK_GPRnopc, MCK_ShifterImm }, },</td></tr>
<tr><th id="11586">11586</th><td>  { <var>1484</var> <i>/* ssat16 */</i>, ARM::t2SSAT16, Convert__Reg1_1__Imm1_161_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_Imm1_16, MCK_rGPR }, },</td></tr>
<tr><th id="11587">11587</th><td>  { <var>1484</var> <i>/* ssat16 */</i>, ARM::SSAT16, Convert__Reg1_1__Imm1_161_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_Imm1_16, MCK_GPRnopc }, },</td></tr>
<tr><th id="11588">11588</th><td>  { <var>1491</var> <i>/* ssax */</i>, ARM::t2SSAX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11589">11589</th><td>  { <var>1491</var> <i>/* ssax */</i>, ARM::SSAX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11590">11590</th><td>  { <var>1496</var> <i>/* ssbb */</i>, ARM::t2DSB, Convert__imm_95_0__imm_95_14__imm_95_0, AMFBS_HasDB_IsThumb2, {  }, },</td></tr>
<tr><th id="11591">11591</th><td>  { <var>1496</var> <i>/* ssbb */</i>, ARM::DSB, Convert__imm_95_0, AMFBS_IsARM_HasDB, {  }, },</td></tr>
<tr><th id="11592">11592</th><td>  { <var>1501</var> <i>/* ssub16 */</i>, ARM::t2SSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11593">11593</th><td>  { <var>1501</var> <i>/* ssub16 */</i>, ARM::SSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11594">11594</th><td>  { <var>1508</var> <i>/* ssub8 */</i>, ARM::t2SSUB8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11595">11595</th><td>  { <var>1508</var> <i>/* ssub8 */</i>, ARM::SSUB8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11596">11596</th><td>  { <var>1514</var> <i>/* stc */</i>, ARM::STC_OFFSET, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="11597">11597</th><td>  { <var>1514</var> <i>/* stc */</i>, ARM::t2STC_OFFSET, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="11598">11598</th><td>  { <var>1514</var> <i>/* stc */</i>, ARM::STC_PRE, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11599">11599</th><td>  { <var>1514</var> <i>/* stc */</i>, ARM::t2STC_PRE, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11600">11600</th><td>  { <var>1514</var> <i>/* stc */</i>, ARM::STC_OPTION, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="11601">11601</th><td>  { <var>1514</var> <i>/* stc */</i>, ARM::t2STC_OPTION, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="11602">11602</th><td>  { <var>1514</var> <i>/* stc */</i>, ARM::STC_POST, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="11603">11603</th><td>  { <var>1514</var> <i>/* stc */</i>, ARM::t2STC_POST, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="11604">11604</th><td>  { <var>1518</var> <i>/* stc2 */</i>, ARM::STC2_OFFSET, Convert__CoprocNum1_0__CoprocReg1_1__AddrMode52_2, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="11605">11605</th><td>  { <var>1518</var> <i>/* stc2 */</i>, ARM::t2STC2_OFFSET, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="11606">11606</th><td>  { <var>1518</var> <i>/* stc2 */</i>, ARM::STC2_PRE, Convert__CoprocNum1_0__CoprocReg1_1__AddrMode52_2, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11607">11607</th><td>  { <var>1518</var> <i>/* stc2 */</i>, ARM::STC2_OPTION, Convert__CoprocNum1_0__CoprocReg1_1__MemNoOffset1_2__CoprocOption1_3, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="11608">11608</th><td>  { <var>1518</var> <i>/* stc2 */</i>, ARM::STC2_POST, Convert__CoprocNum1_0__CoprocReg1_1__MemNoOffset1_2__PostIdxImm8s41_3, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="11609">11609</th><td>  { <var>1518</var> <i>/* stc2 */</i>, ARM::t2STC2_PRE, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11610">11610</th><td>  { <var>1518</var> <i>/* stc2 */</i>, ARM::t2STC2_OPTION, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="11611">11611</th><td>  { <var>1518</var> <i>/* stc2 */</i>, ARM::t2STC2_POST, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="11612">11612</th><td>  { <var>1523</var> <i>/* stc2l */</i>, ARM::STC2L_OFFSET, Convert__CoprocNum1_0__CoprocReg1_1__AddrMode52_2, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="11613">11613</th><td>  { <var>1523</var> <i>/* stc2l */</i>, ARM::t2STC2L_OFFSET, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="11614">11614</th><td>  { <var>1523</var> <i>/* stc2l */</i>, ARM::STC2L_PRE, Convert__CoprocNum1_0__CoprocReg1_1__AddrMode52_2, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11615">11615</th><td>  { <var>1523</var> <i>/* stc2l */</i>, ARM::STC2L_OPTION, Convert__CoprocNum1_0__CoprocReg1_1__MemNoOffset1_2__CoprocOption1_3, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="11616">11616</th><td>  { <var>1523</var> <i>/* stc2l */</i>, ARM::STC2L_POST, Convert__CoprocNum1_0__CoprocReg1_1__MemNoOffset1_2__PostIdxImm8s41_3, AMFBS_IsARM_PreV8, { MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="11617">11617</th><td>  { <var>1523</var> <i>/* stc2l */</i>, ARM::t2STC2L_PRE, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11618">11618</th><td>  { <var>1523</var> <i>/* stc2l */</i>, ARM::t2STC2L_OPTION, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="11619">11619</th><td>  { <var>1523</var> <i>/* stc2l */</i>, ARM::t2STC2L_POST, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0, AMFBS_PreV8_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="11620">11620</th><td>  { <var>1529</var> <i>/* stcl */</i>, ARM::STCL_OFFSET, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="11621">11621</th><td>  { <var>1529</var> <i>/* stcl */</i>, ARM::t2STCL_OFFSET, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5 }, },</td></tr>
<tr><th id="11622">11622</th><td>  { <var>1529</var> <i>/* stcl */</i>, ARM::STCL_PRE, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11623">11623</th><td>  { <var>1529</var> <i>/* stcl */</i>, ARM::t2STCL_PRE, Convert__CoprocNum1_1__CoprocReg1_2__AddrMode52_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_AddrMode5, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11624">11624</th><td>  { <var>1529</var> <i>/* stcl */</i>, ARM::STCL_OPTION, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="11625">11625</th><td>  { <var>1529</var> <i>/* stcl */</i>, ARM::t2STCL_OPTION, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__CoprocOption1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_CoprocOption }, },</td></tr>
<tr><th id="11626">11626</th><td>  { <var>1529</var> <i>/* stcl */</i>, ARM::STCL_POST, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="11627">11627</th><td>  { <var>1529</var> <i>/* stcl */</i>, ARM::t2STCL_POST, Convert__CoprocNum1_1__CoprocReg1_2__MemNoOffset1_3__PostIdxImm8s41_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_CoprocNum, MCK_CoprocReg, MCK_MemNoOffset, MCK_PostIdxImm8s4 }, },</td></tr>
<tr><th id="11628">11628</th><td>  { <var>1534</var> <i>/* stl */</i>, ARM::t2STL, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease, { MCK_CondCode, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11629">11629</th><td>  { <var>1534</var> <i>/* stl */</i>, ARM::STL, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM_HasAcquireRelease, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11630">11630</th><td>  { <var>1538</var> <i>/* stlb */</i>, ARM::t2STLB, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease, { MCK_CondCode, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11631">11631</th><td>  { <var>1538</var> <i>/* stlb */</i>, ARM::STLB, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM_HasAcquireRelease, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11632">11632</th><td>  { <var>1543</var> <i>/* stlex */</i>, ARM::t2STLEX, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11633">11633</th><td>  { <var>1543</var> <i>/* stlex */</i>, ARM::STLEX, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsARM_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11634">11634</th><td>  { <var>1549</var> <i>/* stlexb */</i>, ARM::t2STLEXB, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11635">11635</th><td>  { <var>1549</var> <i>/* stlexb */</i>, ARM::STLEXB, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsARM_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11636">11636</th><td>  { <var>1556</var> <i>/* stlexd */</i>, ARM::STLEXD, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsARM_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_GPR, MCK_GPRPair, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11637">11637</th><td>  { <var>1556</var> <i>/* stlexd */</i>, ARM::t2STLEXD, Convert__Reg1_1__Reg1_2__Reg1_3__MemNoOffset1_4__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease_HasV7Clrex_IsNotMClass, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11638">11638</th><td>  { <var>1563</var> <i>/* stlexh */</i>, ARM::t2STLEXH, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11639">11639</th><td>  { <var>1563</var> <i>/* stlexh */</i>, ARM::STLEXH, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsARM_HasAcquireRelease_HasV7Clrex, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11640">11640</th><td>  { <var>1570</var> <i>/* stlh */</i>, ARM::t2STLH, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsThumb_HasAcquireRelease, { MCK_CondCode, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11641">11641</th><td>  { <var>1570</var> <i>/* stlh */</i>, ARM::STLH, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM_HasAcquireRelease, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11642">11642</th><td>  { <var>1575</var> <i>/* stm */</i>, ARM::STMIA, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="11643">11643</th><td>  { <var>1575</var> <i>/* stm */</i>, ARM::t2STMIA, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="11644">11644</th><td>  { <var>1575</var> <i>/* stm */</i>, ARM::t2STMIA, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="11645">11645</th><td>  { <var>1575</var> <i>/* stm */</i>, ARM::t2STMIA, Convert__Reg1_2__CondCode2_0__RegList1_3, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="11646">11646</th><td>  { <var>1575</var> <i>/* stm */</i>, ARM::tSTMIA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="11647">11647</th><td>  { <var>1575</var> <i>/* stm */</i>, ARM::STMIA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="11648">11648</th><td>  { <var>1575</var> <i>/* stm */</i>, ARM::t2STMIA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="11649">11649</th><td>  { <var>1575</var> <i>/* stm */</i>, ARM::sysSTMIA, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="11650">11650</th><td>  { <var>1575</var> <i>/* stm */</i>, ARM::t2STMIA_UPD, Convert__Reg1_2__Tie0_3_3__CondCode2_0__RegList1_4, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="11651">11651</th><td>  { <var>1575</var> <i>/* stm */</i>, ARM::sysSTMIA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="11652">11652</th><td>  { <var>1579</var> <i>/* stmda */</i>, ARM::STMDA, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="11653">11653</th><td>  { <var>1579</var> <i>/* stmda */</i>, ARM::STMDA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="11654">11654</th><td>  { <var>1579</var> <i>/* stmda */</i>, ARM::sysSTMDA, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="11655">11655</th><td>  { <var>1579</var> <i>/* stmda */</i>, ARM::sysSTMDA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="11656">11656</th><td>  { <var>1585</var> <i>/* stmdb */</i>, ARM::STMDB, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="11657">11657</th><td>  { <var>1585</var> <i>/* stmdb */</i>, ARM::t2STMDB, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="11658">11658</th><td>  { <var>1585</var> <i>/* stmdb */</i>, ARM::t2STMDB, Convert__Reg1_2__CondCode2_0__RegList1_3, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="11659">11659</th><td>  { <var>1585</var> <i>/* stmdb */</i>, ARM::STMDB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="11660">11660</th><td>  { <var>1585</var> <i>/* stmdb */</i>, ARM::t2STMDB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="11661">11661</th><td>  { <var>1585</var> <i>/* stmdb */</i>, ARM::sysSTMDB, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="11662">11662</th><td>  { <var>1585</var> <i>/* stmdb */</i>, ARM::t2STMDB_UPD, Convert__Reg1_2__Tie0_3_3__CondCode2_0__RegList1_4, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="11663">11663</th><td>  { <var>1585</var> <i>/* stmdb */</i>, ARM::sysSTMDB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="11664">11664</th><td>  { <var>1591</var> <i>/* stmib */</i>, ARM::STMIB, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList }, },</td></tr>
<tr><th id="11665">11665</th><td>  { <var>1591</var> <i>/* stmib */</i>, ARM::STMIB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList }, },</td></tr>
<tr><th id="11666">11666</th><td>  { <var>1591</var> <i>/* stmib */</i>, ARM::sysSTMIB, Convert__Reg1_1__CondCode2_0__RegList1_2, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="11667">11667</th><td>  { <var>1591</var> <i>/* stmib */</i>, ARM::sysSTMIB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__RegList1_3, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_RegList, MCK__94_ }, },</td></tr>
<tr><th id="11668">11668</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::tSTRi, Convert__Reg1_1__MemThumbRIs42_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRIs4 }, },</td></tr>
<tr><th id="11669">11669</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::tSTRr, Convert__Reg1_1__MemThumbRR2_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRR }, },</td></tr>
<tr><th id="11670">11670</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::tSTRspi, Convert__Reg1_1__MemThumbSPI2_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbSPI }, },</td></tr>
<tr><th id="11671">11671</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::STRi12, Convert__Reg1_1__MemImm12Offset2_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemImm12Offset }, },</td></tr>
<tr><th id="11672">11672</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::t2STRi8, Convert__Reg1_1__MemNegImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="11673">11673</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::STRrs, Convert__Reg1_1__MemRegOffset3_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemRegOffset }, },</td></tr>
<tr><th id="11674">11674</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::t2STRi12, Convert__Reg1_1__MemUImm12Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11675">11675</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::t2STRs, Convert__Reg1_1__T2MemRegOffset3_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPR, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11676">11676</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::t2STRi12, Convert__Reg1_2__MemUImm12Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11677">11677</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::t2STRs, Convert__Reg1_2__T2MemRegOffset3_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_GPR, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11678">11678</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::t2STR_PRE, Convert__imm_95_0__Reg1_1__MemImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_MemImm8Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11679">11679</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::t2STR_POST, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRnopc, MCK_MemNoOffset, MCK_Imm }, },</td></tr>
<tr><th id="11680">11680</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::STR_PRE_IMM, Convert__imm_95_0__Reg1_1__MemImm12Offset2_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemImm12Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11681">11681</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::STR_POST_IMM, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__AM2OffsetImm2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_AM2OffsetImm }, },</td></tr>
<tr><th id="11682">11682</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::STR_POST_REG, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__PostIdxRegShifted2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_PostIdxRegShifted }, },</td></tr>
<tr><th id="11683">11683</th><td>  { <var>1597</var> <i>/* str */</i>, ARM::STR_PRE_REG, Convert__imm_95_0__Reg1_1__MemRegOffset3_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemRegOffset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11684">11684</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::tSTRBi, Convert__Reg1_1__MemThumbRIs12_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRIs1 }, },</td></tr>
<tr><th id="11685">11685</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::tSTRBr, Convert__Reg1_1__MemThumbRR2_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRR }, },</td></tr>
<tr><th id="11686">11686</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::t2STRBi8, Convert__Reg1_1__MemNegImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="11687">11687</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::t2STRBi12, Convert__Reg1_1__MemUImm12Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11688">11688</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::t2STRBs, Convert__Reg1_1__T2MemRegOffset3_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11689">11689</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::STRBi12, Convert__Reg1_1__MemImm12Offset2_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_MemImm12Offset }, },</td></tr>
<tr><th id="11690">11690</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::STRBrs, Convert__Reg1_1__MemRegOffset3_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_MemRegOffset }, },</td></tr>
<tr><th id="11691">11691</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::t2STRBi12, Convert__Reg1_2__MemUImm12Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11692">11692</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::t2STRBs, Convert__Reg1_2__T2MemRegOffset3_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11693">11693</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::t2STRB_PRE, Convert__imm_95_0__Reg1_1__MemImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemImm8Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11694">11694</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::t2STRB_POST, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemNoOffset, MCK_Imm }, },</td></tr>
<tr><th id="11695">11695</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::STRB_PRE_IMM, Convert__imm_95_0__Reg1_1__MemImm12Offset2_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemImm12Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11696">11696</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::STRB_POST_IMM, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__AM2OffsetImm2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_AM2OffsetImm }, },</td></tr>
<tr><th id="11697">11697</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::STRB_POST_REG, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__PostIdxRegShifted2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_PostIdxRegShifted }, },</td></tr>
<tr><th id="11698">11698</th><td>  { <var>1601</var> <i>/* strb */</i>, ARM::STRB_PRE_REG, Convert__imm_95_0__Reg1_1__MemRegOffset3_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemRegOffset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11699">11699</th><td>  { <var>1606</var> <i>/* strbt */</i>, ARM::t2STRBT, Convert__Reg1_1__MemImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemImm8Offset }, },</td></tr>
<tr><th id="11700">11700</th><td>  { <var>1606</var> <i>/* strbt */</i>, ARM::STRBT_POST, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11701">11701</th><td>  { <var>1606</var> <i>/* strbt */</i>, ARM::STRBT_POST_IMM, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__AM2OffsetImm2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_AM2OffsetImm }, },</td></tr>
<tr><th id="11702">11702</th><td>  { <var>1606</var> <i>/* strbt */</i>, ARM::STRBT_POST_REG, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__PostIdxRegShifted2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_PostIdxRegShifted }, },</td></tr>
<tr><th id="11703">11703</th><td>  { <var>1612</var> <i>/* strd */</i>, ARM::t2STRDi8, Convert__Reg1_1__Reg1_2__MemImm8s4Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemImm8s4Offset }, },</td></tr>
<tr><th id="11704">11704</th><td>  { <var>1612</var> <i>/* strd */</i>, ARM::STRD, Convert__Reg1_1__Reg1_2__AddrMode33_3__CondCode2_0, AMFBS_IsARM_HasV5TE, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_AddrMode3 }, },</td></tr>
<tr><th id="11705">11705</th><td>  { <var>1612</var> <i>/* strd */</i>, ARM::t2STRD_PRE, Convert__imm_95_0__Reg1_1__Reg1_2__MemImm8s4Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemImm8s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11706">11706</th><td>  { <var>1612</var> <i>/* strd */</i>, ARM::t2STRD_POST, Convert__MemNoOffset1_3__Reg1_1__Reg1_2__Tie0_4_4__Imm1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemNoOffset, MCK_Imm }, },</td></tr>
<tr><th id="11707">11707</th><td>  { <var>1612</var> <i>/* strd */</i>, ARM::STRD_PRE, Convert__imm_95_0__Reg1_1__Reg1_2__AddrMode33_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_AddrMode3, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11708">11708</th><td>  { <var>1612</var> <i>/* strd */</i>, ARM::STRD_POST, Convert__MemNoOffset1_3__Reg1_1__Reg1_2__Tie0_4_4__AM3Offset2_4__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_MemNoOffset, MCK_AM3Offset }, },</td></tr>
<tr><th id="11709">11709</th><td>  { <var>1617</var> <i>/* strex */</i>, ARM::t2STREX, Convert__Reg1_1__Reg1_2__MemImm0_1020s4Offset2_3__CondCode2_0, AMFBS_IsThumb_HasV8MBaseline, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemImm0_1020s4Offset }, },</td></tr>
<tr><th id="11710">11710</th><td>  { <var>1617</var> <i>/* strex */</i>, ARM::STREX, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11711">11711</th><td>  { <var>1623</var> <i>/* strexb */</i>, ARM::t2STREXB, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsThumb_HasV8MBaseline, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11712">11712</th><td>  { <var>1623</var> <i>/* strexb */</i>, ARM::STREXB, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11713">11713</th><td>  { <var>1630</var> <i>/* strexd */</i>, ARM::STREXD, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_GPRPair, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11714">11714</th><td>  { <var>1630</var> <i>/* strexd */</i>, ARM::t2STREXD, Convert__Reg1_1__Reg1_2__Reg1_3__MemNoOffset1_4__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11715">11715</th><td>  { <var>1637</var> <i>/* strexh */</i>, ARM::t2STREXH, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsThumb_HasV8MBaseline, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11716">11716</th><td>  { <var>1637</var> <i>/* strexh */</i>, ARM::STREXH, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11717">11717</th><td>  { <var>1644</var> <i>/* strh */</i>, ARM::tSTRHi, Convert__Reg1_1__MemThumbRIs22_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRIs2 }, },</td></tr>
<tr><th id="11718">11718</th><td>  { <var>1644</var> <i>/* strh */</i>, ARM::tSTRHr, Convert__Reg1_1__MemThumbRR2_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_MemThumbRR }, },</td></tr>
<tr><th id="11719">11719</th><td>  { <var>1644</var> <i>/* strh */</i>, ARM::t2STRHi8, Convert__Reg1_1__MemNegImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemNegImm8Offset }, },</td></tr>
<tr><th id="11720">11720</th><td>  { <var>1644</var> <i>/* strh */</i>, ARM::t2STRHi12, Convert__Reg1_1__MemUImm12Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11721">11721</th><td>  { <var>1644</var> <i>/* strh */</i>, ARM::t2STRHs, Convert__Reg1_1__T2MemRegOffset3_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11722">11722</th><td>  { <var>1644</var> <i>/* strh */</i>, ARM::STRH, Convert__Reg1_1__AddrMode33_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_AddrMode3 }, },</td></tr>
<tr><th id="11723">11723</th><td>  { <var>1644</var> <i>/* strh */</i>, ARM::t2STRHi12, Convert__Reg1_2__MemUImm12Offset2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_MemUImm12Offset }, },</td></tr>
<tr><th id="11724">11724</th><td>  { <var>1644</var> <i>/* strh */</i>, ARM::t2STRHs, Convert__Reg1_2__T2MemRegOffset3_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2MemRegOffset }, },</td></tr>
<tr><th id="11725">11725</th><td>  { <var>1644</var> <i>/* strh */</i>, ARM::t2STRH_PRE, Convert__imm_95_0__Reg1_1__MemImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemImm8Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11726">11726</th><td>  { <var>1644</var> <i>/* strh */</i>, ARM::t2STRH_POST, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__Imm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemNoOffset, MCK_Imm }, },</td></tr>
<tr><th id="11727">11727</th><td>  { <var>1644</var> <i>/* strh */</i>, ARM::STRH_PRE, Convert__imm_95_0__Reg1_1__AddrMode33_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_AddrMode3, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="11728">11728</th><td>  { <var>1644</var> <i>/* strh */</i>, ARM::STRH_POST, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__AM3Offset2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_AM3Offset }, },</td></tr>
<tr><th id="11729">11729</th><td>  { <var>1649</var> <i>/* strht */</i>, ARM::t2STRHT, Convert__Reg1_1__MemImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemImm8Offset }, },</td></tr>
<tr><th id="11730">11730</th><td>  { <var>1649</var> <i>/* strht */</i>, ARM::STRHTi, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__PostIdxImm81_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_PostIdxImm8 }, },</td></tr>
<tr><th id="11731">11731</th><td>  { <var>1649</var> <i>/* strht */</i>, ARM::STRHTr, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__PostIdxReg2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_PostIdxReg }, },</td></tr>
<tr><th id="11732">11732</th><td>  { <var>1655</var> <i>/* strt */</i>, ARM::t2STRT, Convert__Reg1_1__MemImm8Offset2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_MemImm8Offset }, },</td></tr>
<tr><th id="11733">11733</th><td>  { <var>1655</var> <i>/* strt */</i>, ARM::STRT_POST, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11734">11734</th><td>  { <var>1655</var> <i>/* strt */</i>, ARM::STRT_POST_IMM, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__AM2OffsetImm2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_AM2OffsetImm }, },</td></tr>
<tr><th id="11735">11735</th><td>  { <var>1655</var> <i>/* strt */</i>, ARM::STRT_POST_REG, Convert__MemNoOffset1_2__Reg1_1__Tie0_3_3__PostIdxRegShifted2_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_MemNoOffset, MCK_PostIdxRegShifted }, },</td></tr>
<tr><th id="11736">11736</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBspImm12, Convert__Reg1_1__Reg1_1__Imm0_40951_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRsp, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="11737">11737</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::tSUBspi, Convert__Reg1_1__Tie0_1_1__Imm0_508s41_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_GPRsp, MCK_Imm0_508s4 }, },</td></tr>
<tr><th id="11738">11738</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBri12, Convert__Reg1_1__Reg1_1__Imm0_40951_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="11739">11739</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBspImm, Convert__Reg1_2__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_GPRsp, MCK_T2SOImm }, },</td></tr>
<tr><th id="11740">11740</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::tSUBrr, Convert__Reg1_2__CCOut1_0__Reg1_2__Reg1_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11741">11741</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::tSUBi8, Convert__Reg1_2__CCOut1_0__Tie0_1_1__Imm0_2551_3__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_Imm0_255 }, },</td></tr>
<tr><th id="11742">11742</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::tADDi8, Convert__Reg1_2__CCOut1_0__Tie0_3_3__ThumbModImmNeg8_2551_3__CondCode2_1, AMFBS_IsThumb_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_ThumbModImmNeg8_255 }, },</td></tr>
<tr><th id="11743">11743</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBri, Convert__Reg1_2__Reg1_2__T2SOImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11744">11744</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_rGPR }, },</td></tr>
<tr><th id="11745">11745</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBrs, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11746">11746</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::SUBrr, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11747">11747</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::SUBri, Convert__Reg1_2__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11748">11748</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::ADDri, Convert__Reg1_2__Reg1_2__ModImmNeg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImmNeg }, },</td></tr>
<tr><th id="11749">11749</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::SUBrsi, Convert__Reg1_2__Reg1_2__RegShiftedImm2_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11750">11750</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::SUBrsr, Convert__Reg1_2__Reg1_2__RegShiftedReg3_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11751">11751</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBspImm12, Convert__Reg1_1__Reg1_2__Imm0_40951_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="11752">11752</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2ADDspImm12, Convert__Reg1_1__Reg1_2__Imm0_4095Neg1_3__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_Imm0_4095Neg }, },</td></tr>
<tr><th id="11753">11753</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::tSUBspi, Convert__regSP__Tie0_1_1__Imm0_508s41_3__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_Imm0_508s4 }, },</td></tr>
<tr><th id="11754">11754</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBri12, Convert__Reg1_1__Reg1_2__Imm0_40951_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_GPR, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="11755">11755</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2ADDri12, Convert__Reg1_1__Reg1_2__Imm0_4095Neg1_3__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_rGPR, MCK_GPR, MCK_Imm0_4095Neg }, },</td></tr>
<tr><th id="11756">11756</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBspImm, Convert__Reg1_3__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRsp, MCK_T2SOImm }, },</td></tr>
<tr><th id="11757">11757</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBrr, Convert__Reg1_3__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_rGPR }, },</td></tr>
<tr><th id="11758">11758</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBspImm, Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_T2SOImm }, },</td></tr>
<tr><th id="11759">11759</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2ADDspImm, Convert__Reg1_2__Reg1_3__T2SOImmNeg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="11760">11760</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::tSUBrr, Convert__Reg1_2__CCOut1_0__Reg1_3__Reg1_4__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11761">11761</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::tSUBi3, Convert__Reg1_2__CCOut1_0__Reg1_3__Imm0_71_4__CondCode2_1, AMFBS_IsThumb, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR, MCK_Imm0_7 }, },</td></tr>
<tr><th id="11762">11762</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::tADDi3, Convert__Reg1_2__CCOut1_0__Reg1_3__ThumbModImmNeg1_71_4__CondCode2_1, AMFBS_IsThumb_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_tGPR, MCK_tGPR, MCK_ThumbModImmNeg1_7 }, },</td></tr>
<tr><th id="11763">11763</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBri, Convert__Reg1_2__Reg1_3__T2SOImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_GPRnopc, MCK_T2SOImm }, },</td></tr>
<tr><th id="11764">11764</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2ADDri, Convert__Reg1_2__Reg1_3__T2SOImmNeg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_rGPR, MCK_GPRnopc, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="11765">11765</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_rGPR }, },</td></tr>
<tr><th id="11766">11766</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBrs, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11767">11767</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::SUBrr, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11768">11768</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::SUBri, Convert__Reg1_2__Reg1_3__ModImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11769">11769</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::ADDri, Convert__Reg1_2__Reg1_3__ModImmNeg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImmNeg }, },</td></tr>
<tr><th id="11770">11770</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::SUBrsi, Convert__Reg1_2__Reg1_3__RegShiftedImm2_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11771">11771</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::SUBrsr, Convert__Reg1_2__Reg1_3__RegShiftedReg3_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11772">11772</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBspImm, Convert__Reg1_3__Reg1_4__T2SOImm1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRsp, MCK_GPRsp, MCK_T2SOImm }, },</td></tr>
<tr><th id="11773">11773</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2ADDspImm, Convert__Reg1_3__Reg1_4__T2SOImmNeg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRsp, MCK_GPRsp, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="11774">11774</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBri, Convert__Reg1_3__Reg1_4__T2SOImm1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_GPRnopc, MCK_T2SOImm }, },</td></tr>
<tr><th id="11775">11775</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2ADDri, Convert__Reg1_3__Reg1_4__T2SOImmNeg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_GPRnopc, MCK_T2SOImmNeg }, },</td></tr>
<tr><th id="11776">11776</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBrr, Convert__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_GPRnopc, MCK_rGPR }, },</td></tr>
<tr><th id="11777">11777</th><td>  { <var>1660</var> <i>/* sub */</i>, ARM::t2SUBrs, Convert__Reg1_3__Reg1_4__RegShiftedImm2_5__CondCode2_1__CCOut1_0, AMFBS_IsThumb2, { MCK_CCOut, MCK_CondCode, MCK__DOT_w, MCK_GPRnopc, MCK_GPRnopc, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11778">11778</th><td>  { <var>1664</var> <i>/* subs */</i>, ARM::t2SUBS_PC_LR, Convert__Imm0_2551_3__CondCode2_0, AMFBS_IsThumb2_IsNotMClass, { MCK_CondCode, MCK_PC, MCK_GPRlr, MCK_Imm0_255 }, },</td></tr>
<tr><th id="11779">11779</th><td>  { <var>1669</var> <i>/* subw */</i>, ARM::t2SUBspImm12, Convert__Reg1_1__Reg1_1__Imm0_40951_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRsp, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="11780">11780</th><td>  { <var>1669</var> <i>/* subw */</i>, ARM::t2SUBri12, Convert__Reg1_1__Reg1_1__Imm0_40951_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="11781">11781</th><td>  { <var>1669</var> <i>/* subw */</i>, ARM::t2SUBspImm12, Convert__Reg1_1__Reg1_2__Imm0_40951_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="11782">11782</th><td>  { <var>1669</var> <i>/* subw */</i>, ARM::t2ADDspImm12, Convert__Reg1_1__Reg1_2__Imm0_4095Neg1_3__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_GPRsp, MCK_GPRsp, MCK_Imm0_4095Neg }, },</td></tr>
<tr><th id="11783">11783</th><td>  { <var>1669</var> <i>/* subw */</i>, ARM::t2SUBri12, Convert__Reg1_1__Reg1_2__Imm0_40951_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_GPR, MCK_Imm0_4095 }, },</td></tr>
<tr><th id="11784">11784</th><td>  { <var>1669</var> <i>/* subw */</i>, ARM::t2ADDri12, Convert__Reg1_1__Reg1_2__Imm0_4095Neg1_3__CondCode2_0, AMFBS_IsThumb2_UseNegativeImmediates, { MCK_CondCode, MCK_rGPR, MCK_GPR, MCK_Imm0_4095Neg }, },</td></tr>
<tr><th id="11785">11785</th><td>  { <var>1674</var> <i>/* svc */</i>, ARM::tSVC, Convert__Imm0_2551_1__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_Imm0_255 }, },</td></tr>
<tr><th id="11786">11786</th><td>  { <var>1674</var> <i>/* svc */</i>, ARM::SVC, Convert__Imm24bit1_1__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_Imm24bit }, },</td></tr>
<tr><th id="11787">11787</th><td>  { <var>1678</var> <i>/* swp */</i>, ARM::SWP, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsARM_PreV8, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11788">11788</th><td>  { <var>1682</var> <i>/* swpb */</i>, ARM::SWPB, Convert__Reg1_1__Reg1_2__MemNoOffset1_3__CondCode2_0, AMFBS_IsARM_PreV8, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_MemNoOffset }, },</td></tr>
<tr><th id="11789">11789</th><td>  { <var>1687</var> <i>/* sxtab */</i>, ARM::t2SXTAB, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11790">11790</th><td>  { <var>1687</var> <i>/* sxtab */</i>, ARM::SXTAB, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPR, MCK_GPRnopc }, },</td></tr>
<tr><th id="11791">11791</th><td>  { <var>1687</var> <i>/* sxtab */</i>, ARM::t2SXTAB, Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11792">11792</th><td>  { <var>1687</var> <i>/* sxtab */</i>, ARM::SXTAB, Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPR, MCK_GPRnopc, MCK_RotImm }, },</td></tr>
<tr><th id="11793">11793</th><td>  { <var>1693</var> <i>/* sxtab16 */</i>, ARM::t2SXTAB16, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11794">11794</th><td>  { <var>1693</var> <i>/* sxtab16 */</i>, ARM::SXTAB16, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPR, MCK_GPRnopc }, },</td></tr>
<tr><th id="11795">11795</th><td>  { <var>1693</var> <i>/* sxtab16 */</i>, ARM::t2SXTAB16, Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11796">11796</th><td>  { <var>1693</var> <i>/* sxtab16 */</i>, ARM::SXTAB16, Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPR, MCK_GPRnopc, MCK_RotImm }, },</td></tr>
<tr><th id="11797">11797</th><td>  { <var>1701</var> <i>/* sxtah */</i>, ARM::t2SXTAH, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11798">11798</th><td>  { <var>1701</var> <i>/* sxtah */</i>, ARM::SXTAH, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPR, MCK_GPRnopc }, },</td></tr>
<tr><th id="11799">11799</th><td>  { <var>1701</var> <i>/* sxtah */</i>, ARM::t2SXTAH, Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11800">11800</th><td>  { <var>1701</var> <i>/* sxtah */</i>, ARM::SXTAH, Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPR, MCK_GPRnopc, MCK_RotImm }, },</td></tr>
<tr><th id="11801">11801</th><td>  { <var>1707</var> <i>/* sxtb */</i>, ARM::tSXTB, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb_HasV6, { MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11802">11802</th><td>  { <var>1707</var> <i>/* sxtb */</i>, ARM::t2SXTB, Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11803">11803</th><td>  { <var>1707</var> <i>/* sxtb */</i>, ARM::SXTB, Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11804">11804</th><td>  { <var>1707</var> <i>/* sxtb */</i>, ARM::t2SXTB, Convert__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11805">11805</th><td>  { <var>1707</var> <i>/* sxtb */</i>, ARM::t2SXTB, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11806">11806</th><td>  { <var>1707</var> <i>/* sxtb */</i>, ARM::SXTB, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_RotImm }, },</td></tr>
<tr><th id="11807">11807</th><td>  { <var>1707</var> <i>/* sxtb */</i>, ARM::t2SXTB, Convert__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11808">11808</th><td>  { <var>1712</var> <i>/* sxtb16 */</i>, ARM::t2SXTB16, Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11809">11809</th><td>  { <var>1712</var> <i>/* sxtb16 */</i>, ARM::SXTB16, Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11810">11810</th><td>  { <var>1712</var> <i>/* sxtb16 */</i>, ARM::t2SXTB16, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11811">11811</th><td>  { <var>1712</var> <i>/* sxtb16 */</i>, ARM::t2SXTB16, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11812">11812</th><td>  { <var>1712</var> <i>/* sxtb16 */</i>, ARM::SXTB16, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_RotImm }, },</td></tr>
<tr><th id="11813">11813</th><td>  { <var>1719</var> <i>/* sxth */</i>, ARM::tSXTH, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb_HasV6, { MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11814">11814</th><td>  { <var>1719</var> <i>/* sxth */</i>, ARM::t2SXTH, Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11815">11815</th><td>  { <var>1719</var> <i>/* sxth */</i>, ARM::SXTH, Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11816">11816</th><td>  { <var>1719</var> <i>/* sxth */</i>, ARM::t2SXTH, Convert__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11817">11817</th><td>  { <var>1719</var> <i>/* sxth */</i>, ARM::t2SXTH, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11818">11818</th><td>  { <var>1719</var> <i>/* sxth */</i>, ARM::SXTH, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_RotImm }, },</td></tr>
<tr><th id="11819">11819</th><td>  { <var>1719</var> <i>/* sxth */</i>, ARM::t2SXTH, Convert__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11820">11820</th><td>  { <var>1724</var> <i>/* tbb */</i>, ARM::t2TBB, Convert__MemTBB2_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_MemTBB }, },</td></tr>
<tr><th id="11821">11821</th><td>  { <var>1728</var> <i>/* tbh */</i>, ARM::t2TBH, Convert__MemTBH2_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_MemTBH }, },</td></tr>
<tr><th id="11822">11822</th><td>  { <var>1732</var> <i>/* teq */</i>, ARM::t2TEQrr, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11823">11823</th><td>  { <var>1732</var> <i>/* teq */</i>, ARM::t2TEQrs, Convert__Reg1_1__RegShiftedImm2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11824">11824</th><td>  { <var>1732</var> <i>/* teq */</i>, ARM::t2TEQri, Convert__Reg1_1__T2SOImm1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11825">11825</th><td>  { <var>1732</var> <i>/* teq */</i>, ARM::TEQrsr, Convert__Reg1_1__RegShiftedReg3_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11826">11826</th><td>  { <var>1732</var> <i>/* teq */</i>, ARM::TEQrr, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11827">11827</th><td>  { <var>1732</var> <i>/* teq */</i>, ARM::TEQri, Convert__Reg1_1__ModImm1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11828">11828</th><td>  { <var>1732</var> <i>/* teq */</i>, ARM::TEQrsi, Convert__Reg1_1__RegShiftedImm2_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11829">11829</th><td>  { <var>1732</var> <i>/* teq */</i>, ARM::t2TEQrr, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11830">11830</th><td>  { <var>1732</var> <i>/* teq */</i>, ARM::t2TEQrs, Convert__Reg1_2__RegShiftedImm2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11831">11831</th><td>  { <var>1732</var> <i>/* teq */</i>, ARM::t2TEQri, Convert__Reg1_2__T2SOImm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11832">11832</th><td>  { <var>1736</var> <i>/* trap */</i>, ARM::TRAPNaCl, Convert_NoOperands, AMFBS_IsARM_UseNaClTrap, {  }, },</td></tr>
<tr><th id="11833">11833</th><td>  { <var>1736</var> <i>/* trap */</i>, ARM::TRAP, Convert_NoOperands, AMFBS_IsARM, {  }, },</td></tr>
<tr><th id="11834">11834</th><td>  { <var>1736</var> <i>/* trap */</i>, ARM::tTRAP, Convert_NoOperands, AMFBS_IsThumb, {  }, },</td></tr>
<tr><th id="11835">11835</th><td>  { <var>1741</var> <i>/* tsb */</i>, ARM::TSB, Convert__TraceSyncBarrierOpt1_0, AMFBS_IsARM_HasV8_4a, { MCK_TraceSyncBarrierOpt }, },</td></tr>
<tr><th id="11836">11836</th><td>  { <var>1741</var> <i>/* tsb */</i>, ARM::t2TSB, Convert__TraceSyncBarrierOpt1_1__CondCode2_0, AMFBS_IsThumb_HasV8_4a, { MCK_CondCode, MCK_TraceSyncBarrierOpt }, },</td></tr>
<tr><th id="11837">11837</th><td>  { <var>1745</var> <i>/* tst */</i>, ARM::tTST, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb, { MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11838">11838</th><td>  { <var>1745</var> <i>/* tst */</i>, ARM::t2TSTrr, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11839">11839</th><td>  { <var>1745</var> <i>/* tst */</i>, ARM::t2TSTrs, Convert__Reg1_1__RegShiftedImm2_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11840">11840</th><td>  { <var>1745</var> <i>/* tst */</i>, ARM::t2TSTri, Convert__Reg1_1__T2SOImm1_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11841">11841</th><td>  { <var>1745</var> <i>/* tst */</i>, ARM::TSTrsr, Convert__Reg1_1__RegShiftedReg3_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_RegShiftedReg }, },</td></tr>
<tr><th id="11842">11842</th><td>  { <var>1745</var> <i>/* tst */</i>, ARM::TSTrr, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11843">11843</th><td>  { <var>1745</var> <i>/* tst */</i>, ARM::TSTri, Convert__Reg1_1__ModImm1_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_ModImm }, },</td></tr>
<tr><th id="11844">11844</th><td>  { <var>1745</var> <i>/* tst */</i>, ARM::TSTrsi, Convert__Reg1_1__RegShiftedImm2_2__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11845">11845</th><td>  { <var>1745</var> <i>/* tst */</i>, ARM::t2TSTrr, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11846">11846</th><td>  { <var>1745</var> <i>/* tst */</i>, ARM::t2TSTrs, Convert__Reg1_2__RegShiftedImm2_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_RegShiftedImm }, },</td></tr>
<tr><th id="11847">11847</th><td>  { <var>1745</var> <i>/* tst */</i>, ARM::t2TSTri, Convert__Reg1_2__T2SOImm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_T2SOImm }, },</td></tr>
<tr><th id="11848">11848</th><td>  { <var>1749</var> <i>/* tt */</i>, ARM::t2TT, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb_Has8MSecExt, { MCK_CondCode, MCK_rGPR, MCK_GPRnopc }, },</td></tr>
<tr><th id="11849">11849</th><td>  { <var>1752</var> <i>/* tta */</i>, ARM::t2TTA, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb_Has8MSecExt, { MCK_CondCode, MCK_rGPR, MCK_GPRnopc }, },</td></tr>
<tr><th id="11850">11850</th><td>  { <var>1756</var> <i>/* ttat */</i>, ARM::t2TTAT, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb_Has8MSecExt, { MCK_CondCode, MCK_rGPR, MCK_GPRnopc }, },</td></tr>
<tr><th id="11851">11851</th><td>  { <var>1761</var> <i>/* ttt */</i>, ARM::t2TTT, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb_Has8MSecExt, { MCK_CondCode, MCK_rGPR, MCK_GPRnopc }, },</td></tr>
<tr><th id="11852">11852</th><td>  { <var>1765</var> <i>/* uadd16 */</i>, ARM::t2UADD16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11853">11853</th><td>  { <var>1765</var> <i>/* uadd16 */</i>, ARM::UADD16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11854">11854</th><td>  { <var>1772</var> <i>/* uadd8 */</i>, ARM::t2UADD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11855">11855</th><td>  { <var>1772</var> <i>/* uadd8 */</i>, ARM::UADD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11856">11856</th><td>  { <var>1778</var> <i>/* uasx */</i>, ARM::t2UASX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11857">11857</th><td>  { <var>1778</var> <i>/* uasx */</i>, ARM::UASX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11858">11858</th><td>  { <var>1783</var> <i>/* ubfx */</i>, ARM::t2UBFX, Convert__Reg1_1__Reg1_2__Imm0_311_3__Imm1_321_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_Imm0_31, MCK_Imm1_32 }, },</td></tr>
<tr><th id="11859">11859</th><td>  { <var>1783</var> <i>/* ubfx */</i>, ARM::UBFX, Convert__Reg1_1__Reg1_2__Imm0_311_3__Imm1_321_4__CondCode2_0, AMFBS_IsARM_HasV6T2, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_Imm0_31, MCK_Imm1_32 }, },</td></tr>
<tr><th id="11860">11860</th><td>  { <var>1788</var> <i>/* udf */</i>, ARM::tUDF, Convert__Imm0_2551_0, AMFBS_IsThumb, { MCK_Imm0_255 }, },</td></tr>
<tr><th id="11861">11861</th><td>  { <var>1788</var> <i>/* udf */</i>, ARM::UDF, Convert__Imm0_655351_0, AMFBS_IsARM, { MCK_Imm0_65535 }, },</td></tr>
<tr><th id="11862">11862</th><td>  { <var>1788</var> <i>/* udf */</i>, ARM::t2UDF, Convert__Imm0_655351_1, AMFBS_IsThumb2, { MCK__DOT_w, MCK_Imm0_65535 }, },</td></tr>
<tr><th id="11863">11863</th><td>  { <var>1792</var> <i>/* udiv */</i>, ARM::t2UDIV, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasDivideInThumb_IsThumb_HasV8MBaseline, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11864">11864</th><td>  { <var>1792</var> <i>/* udiv */</i>, ARM::UDIV, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasDivideInARM, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11865">11865</th><td>  { <var>1797</var> <i>/* uhadd16 */</i>, ARM::t2UHADD16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11866">11866</th><td>  { <var>1797</var> <i>/* uhadd16 */</i>, ARM::UHADD16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11867">11867</th><td>  { <var>1805</var> <i>/* uhadd8 */</i>, ARM::t2UHADD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11868">11868</th><td>  { <var>1805</var> <i>/* uhadd8 */</i>, ARM::UHADD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11869">11869</th><td>  { <var>1812</var> <i>/* uhasx */</i>, ARM::t2UHASX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11870">11870</th><td>  { <var>1812</var> <i>/* uhasx */</i>, ARM::UHASX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11871">11871</th><td>  { <var>1818</var> <i>/* uhsax */</i>, ARM::t2UHSAX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11872">11872</th><td>  { <var>1818</var> <i>/* uhsax */</i>, ARM::UHSAX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11873">11873</th><td>  { <var>1824</var> <i>/* uhsub16 */</i>, ARM::t2UHSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11874">11874</th><td>  { <var>1824</var> <i>/* uhsub16 */</i>, ARM::UHSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11875">11875</th><td>  { <var>1832</var> <i>/* uhsub8 */</i>, ARM::t2UHSUB8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11876">11876</th><td>  { <var>1832</var> <i>/* uhsub8 */</i>, ARM::UHSUB8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11877">11877</th><td>  { <var>1839</var> <i>/* umaal */</i>, ARM::t2UMAAL, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11878">11878</th><td>  { <var>1839</var> <i>/* umaal */</i>, ARM::UMAAL, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11879">11879</th><td>  { <var>1845</var> <i>/* umlal */</i>, ARM::t2UMLAL, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11880">11880</th><td>  { <var>1845</var> <i>/* umlal */</i>, ARM::UMLAL, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__Tie0_1_1__Tie1_1_1__CondCode2_1__CCOut1_0, AMFBS_IsARM_HasV6, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11881">11881</th><td>  { <var>1845</var> <i>/* umlal */</i>, ARM::UMLAL, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__Tie0_3_3__Tie1_4_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11882">11882</th><td>  { <var>1851</var> <i>/* umull */</i>, ARM::t2UMULL, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11883">11883</th><td>  { <var>1851</var> <i>/* umull */</i>, ARM::UMULL, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsARM_HasV6, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11884">11884</th><td>  { <var>1851</var> <i>/* umull */</i>, ARM::UMULL, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11885">11885</th><td>  { <var>1857</var> <i>/* uqadd16 */</i>, ARM::t2UQADD16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11886">11886</th><td>  { <var>1857</var> <i>/* uqadd16 */</i>, ARM::UQADD16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11887">11887</th><td>  { <var>1865</var> <i>/* uqadd8 */</i>, ARM::t2UQADD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11888">11888</th><td>  { <var>1865</var> <i>/* uqadd8 */</i>, ARM::UQADD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11889">11889</th><td>  { <var>1872</var> <i>/* uqasx */</i>, ARM::t2UQASX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11890">11890</th><td>  { <var>1872</var> <i>/* uqasx */</i>, ARM::UQASX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11891">11891</th><td>  { <var>1878</var> <i>/* uqrshl */</i>, ARM::MVE_UQRSHL, Convert__Reg1_1__Tie0_2_2__Reg1_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11892">11892</th><td>  { <var>1885</var> <i>/* uqrshll */</i>, ARM::MVE_UQRSHLL, Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__Reg1_4__MveSaturate1_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_tGPREven, MCK_tGPROdd, MCK_MveSaturate, MCK_rGPR }, },</td></tr>
<tr><th id="11893">11893</th><td>  { <var>1893</var> <i>/* uqsax */</i>, ARM::t2UQSAX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11894">11894</th><td>  { <var>1893</var> <i>/* uqsax */</i>, ARM::UQSAX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11895">11895</th><td>  { <var>1899</var> <i>/* uqshl */</i>, ARM::MVE_UQSHL, Convert__Reg1_1__Tie0_2_2__MVELongShift1_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_rGPR, MCK_MVELongShift }, },</td></tr>
<tr><th id="11896">11896</th><td>  { <var>1905</var> <i>/* uqshll */</i>, ARM::MVE_UQSHLL, Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__MVELongShift1_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_tGPREven, MCK_tGPROdd, MCK_MVELongShift }, },</td></tr>
<tr><th id="11897">11897</th><td>  { <var>1912</var> <i>/* uqsub16 */</i>, ARM::t2UQSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11898">11898</th><td>  { <var>1912</var> <i>/* uqsub16 */</i>, ARM::UQSUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11899">11899</th><td>  { <var>1920</var> <i>/* uqsub8 */</i>, ARM::t2UQSUB8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11900">11900</th><td>  { <var>1920</var> <i>/* uqsub8 */</i>, ARM::UQSUB8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11901">11901</th><td>  { <var>1927</var> <i>/* urshr */</i>, ARM::MVE_URSHR, Convert__Reg1_1__Tie0_2_2__MVELongShift1_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_rGPR, MCK_MVELongShift }, },</td></tr>
<tr><th id="11902">11902</th><td>  { <var>1933</var> <i>/* urshrl */</i>, ARM::MVE_URSHRL, Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__MVELongShift1_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_tGPREven, MCK_tGPROdd, MCK_MVELongShift }, },</td></tr>
<tr><th id="11903">11903</th><td>  { <var>1940</var> <i>/* usad8 */</i>, ARM::t2USAD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11904">11904</th><td>  { <var>1940</var> <i>/* usad8 */</i>, ARM::USAD8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11905">11905</th><td>  { <var>1946</var> <i>/* usada8 */</i>, ARM::t2USADA8, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11906">11906</th><td>  { <var>1946</var> <i>/* usada8 */</i>, ARM::USADA8, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="11907">11907</th><td>  { <var>1953</var> <i>/* usat */</i>, ARM::t2USAT, Convert__Reg1_1__Imm0_311_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Imm0_31, MCK_rGPR }, },</td></tr>
<tr><th id="11908">11908</th><td>  { <var>1953</var> <i>/* usat */</i>, ARM::USAT, Convert__Reg1_1__Imm0_311_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_Imm0_31, MCK_GPRnopc }, },</td></tr>
<tr><th id="11909">11909</th><td>  { <var>1953</var> <i>/* usat */</i>, ARM::t2USAT, Convert__Reg1_1__Imm0_311_2__Reg1_3__ShifterImm1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_Imm0_31, MCK_rGPR, MCK_ShifterImm }, },</td></tr>
<tr><th id="11910">11910</th><td>  { <var>1953</var> <i>/* usat */</i>, ARM::USAT, Convert__Reg1_1__Imm0_311_2__Reg1_3__ShifterImm1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_Imm0_31, MCK_GPRnopc, MCK_ShifterImm }, },</td></tr>
<tr><th id="11911">11911</th><td>  { <var>1958</var> <i>/* usat16 */</i>, ARM::t2USAT16, Convert__Reg1_1__Imm0_151_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_Imm0_15, MCK_rGPR }, },</td></tr>
<tr><th id="11912">11912</th><td>  { <var>1958</var> <i>/* usat16 */</i>, ARM::USAT16, Convert__Reg1_1__Imm0_151_2__Reg1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_Imm0_15, MCK_GPRnopc }, },</td></tr>
<tr><th id="11913">11913</th><td>  { <var>1965</var> <i>/* usax */</i>, ARM::t2USAX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11914">11914</th><td>  { <var>1965</var> <i>/* usax */</i>, ARM::USAX, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11915">11915</th><td>  { <var>1970</var> <i>/* usub16 */</i>, ARM::t2USUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11916">11916</th><td>  { <var>1970</var> <i>/* usub16 */</i>, ARM::USUB16, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11917">11917</th><td>  { <var>1977</var> <i>/* usub8 */</i>, ARM::t2USUB8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsThumb2_HasDSP, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11918">11918</th><td>  { <var>1977</var> <i>/* usub8 */</i>, ARM::USUB8, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11919">11919</th><td>  { <var>1983</var> <i>/* uxtab */</i>, ARM::t2UXTAB, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11920">11920</th><td>  { <var>1983</var> <i>/* uxtab */</i>, ARM::UXTAB, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPR, MCK_GPRnopc }, },</td></tr>
<tr><th id="11921">11921</th><td>  { <var>1983</var> <i>/* uxtab */</i>, ARM::t2UXTAB, Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11922">11922</th><td>  { <var>1983</var> <i>/* uxtab */</i>, ARM::UXTAB, Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPR, MCK_GPRnopc, MCK_RotImm }, },</td></tr>
<tr><th id="11923">11923</th><td>  { <var>1989</var> <i>/* uxtab16 */</i>, ARM::t2UXTAB16, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11924">11924</th><td>  { <var>1989</var> <i>/* uxtab16 */</i>, ARM::UXTAB16, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPR, MCK_GPRnopc }, },</td></tr>
<tr><th id="11925">11925</th><td>  { <var>1989</var> <i>/* uxtab16 */</i>, ARM::t2UXTAB16, Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11926">11926</th><td>  { <var>1989</var> <i>/* uxtab16 */</i>, ARM::UXTAB16, Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPR, MCK_GPRnopc, MCK_RotImm }, },</td></tr>
<tr><th id="11927">11927</th><td>  { <var>1997</var> <i>/* uxtah */</i>, ARM::t2UXTAH, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11928">11928</th><td>  { <var>1997</var> <i>/* uxtah */</i>, ARM::UXTAH, Convert__Reg1_1__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPR, MCK_GPRnopc }, },</td></tr>
<tr><th id="11929">11929</th><td>  { <var>1997</var> <i>/* uxtah */</i>, ARM::t2UXTAH, Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11930">11930</th><td>  { <var>1997</var> <i>/* uxtah */</i>, ARM::UXTAH, Convert__Reg1_1__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPR, MCK_GPRnopc, MCK_RotImm }, },</td></tr>
<tr><th id="11931">11931</th><td>  { <var>2003</var> <i>/* uxtb */</i>, ARM::tUXTB, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb_HasV6, { MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11932">11932</th><td>  { <var>2003</var> <i>/* uxtb */</i>, ARM::t2UXTB, Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11933">11933</th><td>  { <var>2003</var> <i>/* uxtb */</i>, ARM::UXTB, Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11934">11934</th><td>  { <var>2003</var> <i>/* uxtb */</i>, ARM::t2UXTB, Convert__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11935">11935</th><td>  { <var>2003</var> <i>/* uxtb */</i>, ARM::t2UXTB, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11936">11936</th><td>  { <var>2003</var> <i>/* uxtb */</i>, ARM::UXTB, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_RotImm }, },</td></tr>
<tr><th id="11937">11937</th><td>  { <var>2003</var> <i>/* uxtb */</i>, ARM::t2UXTB, Convert__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11938">11938</th><td>  { <var>2008</var> <i>/* uxtb16 */</i>, ARM::t2UXTB16, Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11939">11939</th><td>  { <var>2008</var> <i>/* uxtb16 */</i>, ARM::UXTB16, Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11940">11940</th><td>  { <var>2008</var> <i>/* uxtb16 */</i>, ARM::t2UXTB16, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11941">11941</th><td>  { <var>2008</var> <i>/* uxtb16 */</i>, ARM::t2UXTB16, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_HasDSP_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11942">11942</th><td>  { <var>2008</var> <i>/* uxtb16 */</i>, ARM::UXTB16, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_RotImm }, },</td></tr>
<tr><th id="11943">11943</th><td>  { <var>2015</var> <i>/* uxth */</i>, ARM::tUXTH, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_IsThumb_HasV6, { MCK_CondCode, MCK_tGPR, MCK_tGPR }, },</td></tr>
<tr><th id="11944">11944</th><td>  { <var>2015</var> <i>/* uxth */</i>, ARM::t2UXTH, Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11945">11945</th><td>  { <var>2015</var> <i>/* uxth */</i>, ARM::UXTH, Convert__Reg1_1__Reg1_2__imm_95_0__CondCode2_0, AMFBS_IsARM, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc }, },</td></tr>
<tr><th id="11946">11946</th><td>  { <var>2015</var> <i>/* uxth */</i>, ARM::t2UXTH, Convert__Reg1_2__Reg1_3__imm_95_0__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="11947">11947</th><td>  { <var>2015</var> <i>/* uxth */</i>, ARM::t2UXTH, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11948">11948</th><td>  { <var>2015</var> <i>/* uxth */</i>, ARM::UXTH, Convert__Reg1_1__Reg1_2__RotImm1_3__CondCode2_0, AMFBS_IsARM_HasV6, { MCK_CondCode, MCK_GPRnopc, MCK_GPRnopc, MCK_RotImm }, },</td></tr>
<tr><th id="11949">11949</th><td>  { <var>2015</var> <i>/* uxth */</i>, ARM::t2UXTH, Convert__Reg1_2__Reg1_3__RotImm1_4__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w, MCK_rGPR, MCK_rGPR, MCK_RotImm }, },</td></tr>
<tr><th id="11950">11950</th><td>  { <var>2020</var> <i>/* vaba */</i>, ARM::VABAsv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11951">11951</th><td>  { <var>2020</var> <i>/* vaba */</i>, ARM::VABAsv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11952">11952</th><td>  { <var>2020</var> <i>/* vaba */</i>, ARM::VABAsv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11953">11953</th><td>  { <var>2020</var> <i>/* vaba */</i>, ARM::VABAsv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11954">11954</th><td>  { <var>2020</var> <i>/* vaba */</i>, ARM::VABAsv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11955">11955</th><td>  { <var>2020</var> <i>/* vaba */</i>, ARM::VABAsv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11956">11956</th><td>  { <var>2020</var> <i>/* vaba */</i>, ARM::VABAuv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11957">11957</th><td>  { <var>2020</var> <i>/* vaba */</i>, ARM::VABAuv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11958">11958</th><td>  { <var>2020</var> <i>/* vaba */</i>, ARM::VABAuv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11959">11959</th><td>  { <var>2020</var> <i>/* vaba */</i>, ARM::VABAuv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11960">11960</th><td>  { <var>2020</var> <i>/* vaba */</i>, ARM::VABAuv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11961">11961</th><td>  { <var>2020</var> <i>/* vaba */</i>, ARM::VABAuv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11962">11962</th><td>  { <var>2025</var> <i>/* vabal */</i>, ARM::VABALsv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11963">11963</th><td>  { <var>2025</var> <i>/* vabal */</i>, ARM::VABALsv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11964">11964</th><td>  { <var>2025</var> <i>/* vabal */</i>, ARM::VABALsv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11965">11965</th><td>  { <var>2025</var> <i>/* vabal */</i>, ARM::VABALuv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11966">11966</th><td>  { <var>2025</var> <i>/* vabal */</i>, ARM::VABALuv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11967">11967</th><td>  { <var>2025</var> <i>/* vabal */</i>, ARM::VABALuv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11968">11968</th><td>  { <var>2031</var> <i>/* vabav */</i>, ARM::MVE_VABAVs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_rGPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="11969">11969</th><td>  { <var>2031</var> <i>/* vabav */</i>, ARM::MVE_VABAVs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_rGPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="11970">11970</th><td>  { <var>2031</var> <i>/* vabav */</i>, ARM::MVE_VABAVs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_rGPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="11971">11971</th><td>  { <var>2031</var> <i>/* vabav */</i>, ARM::MVE_VABAVu16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_rGPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="11972">11972</th><td>  { <var>2031</var> <i>/* vabav */</i>, ARM::MVE_VABAVu32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_rGPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="11973">11973</th><td>  { <var>2031</var> <i>/* vabav */</i>, ARM::MVE_VABAVu8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_rGPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="11974">11974</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11975">11975</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11976">11976</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11977">11977</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11978">11978</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11979">11979</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11980">11980</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11981">11981</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11982">11982</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11983">11983</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11984">11984</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11985">11985</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11986">11986</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDfq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11987">11987</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDfd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11988">11988</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDhq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11989">11989</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDhd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11990">11990</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11991">11991</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11992">11992</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11993">11993</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11994">11994</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11995">11995</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11996">11996</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11997">11997</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="11998">11998</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="11999">11999</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12000">12000</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12001">12001</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12002">12002</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDfq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12003">12003</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDfd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12004">12004</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDhq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12005">12005</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::VABDhd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12006">12006</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::MVE_VABDs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12007">12007</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::MVE_VABDs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12008">12008</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::MVE_VABDs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12009">12009</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::MVE_VABDu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12010">12010</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::MVE_VABDu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12011">12011</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::MVE_VABDu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12012">12012</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::MVE_VABDf32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12013">12013</th><td>  { <var>2037</var> <i>/* vabd */</i>, ARM::MVE_VABDf16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12014">12014</th><td>  { <var>2042</var> <i>/* vabdl */</i>, ARM::VABDLsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12015">12015</th><td>  { <var>2042</var> <i>/* vabdl */</i>, ARM::VABDLsv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12016">12016</th><td>  { <var>2042</var> <i>/* vabdl */</i>, ARM::VABDLsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12017">12017</th><td>  { <var>2042</var> <i>/* vabdl */</i>, ARM::VABDLuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12018">12018</th><td>  { <var>2042</var> <i>/* vabdl */</i>, ARM::VABDLuv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12019">12019</th><td>  { <var>2042</var> <i>/* vabdl */</i>, ARM::VABDLuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12020">12020</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::VABSv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12021">12021</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::VABSv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12022">12022</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::VABSv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12023">12023</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::VABSv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12024">12024</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::VABSv16i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12025">12025</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::VABSv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12026">12026</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::VABSfq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12027">12027</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::VABSfd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12028">12028</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::VABSS, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12029">12029</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::VABSD, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12030">12030</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::VABShq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12031">12031</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::VABShd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12032">12032</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::VABSH, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12033">12033</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::MVE_VABSs16, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12034">12034</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::MVE_VABSs32, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12035">12035</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::MVE_VABSs8, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12036">12036</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::MVE_VABSf32, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12037">12037</th><td>  { <var>2048</var> <i>/* vabs */</i>, ARM::MVE_VABSf16, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12038">12038</th><td>  { <var>2053</var> <i>/* vacge */</i>, ARM::VACGEfq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12039">12039</th><td>  { <var>2053</var> <i>/* vacge */</i>, ARM::VACGEfd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12040">12040</th><td>  { <var>2053</var> <i>/* vacge */</i>, ARM::VACGEhq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12041">12041</th><td>  { <var>2053</var> <i>/* vacge */</i>, ARM::VACGEhd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12042">12042</th><td>  { <var>2053</var> <i>/* vacge */</i>, ARM::VACGEfq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12043">12043</th><td>  { <var>2053</var> <i>/* vacge */</i>, ARM::VACGEfd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12044">12044</th><td>  { <var>2053</var> <i>/* vacge */</i>, ARM::VACGEhq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12045">12045</th><td>  { <var>2053</var> <i>/* vacge */</i>, ARM::VACGEhd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12046">12046</th><td>  { <var>2059</var> <i>/* vacgt */</i>, ARM::VACGTfq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12047">12047</th><td>  { <var>2059</var> <i>/* vacgt */</i>, ARM::VACGTfd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12048">12048</th><td>  { <var>2059</var> <i>/* vacgt */</i>, ARM::VACGThq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12049">12049</th><td>  { <var>2059</var> <i>/* vacgt */</i>, ARM::VACGThd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12050">12050</th><td>  { <var>2059</var> <i>/* vacgt */</i>, ARM::VACGTfq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12051">12051</th><td>  { <var>2059</var> <i>/* vacgt */</i>, ARM::VACGTfd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12052">12052</th><td>  { <var>2059</var> <i>/* vacgt */</i>, ARM::VACGThq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12053">12053</th><td>  { <var>2059</var> <i>/* vacgt */</i>, ARM::VACGThd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12054">12054</th><td>  { <var>2065</var> <i>/* vacle */</i>, ARM::VACGEfq, Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12055">12055</th><td>  { <var>2065</var> <i>/* vacle */</i>, ARM::VACGEfd, Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12056">12056</th><td>  { <var>2065</var> <i>/* vacle */</i>, ARM::VACGEhq, Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12057">12057</th><td>  { <var>2065</var> <i>/* vacle */</i>, ARM::VACGEhd, Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12058">12058</th><td>  { <var>2065</var> <i>/* vacle */</i>, ARM::VACGEfq, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12059">12059</th><td>  { <var>2065</var> <i>/* vacle */</i>, ARM::VACGEfd, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12060">12060</th><td>  { <var>2065</var> <i>/* vacle */</i>, ARM::VACGEhq, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12061">12061</th><td>  { <var>2065</var> <i>/* vacle */</i>, ARM::VACGEhd, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12062">12062</th><td>  { <var>2071</var> <i>/* vaclt */</i>, ARM::VACGTfq, Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12063">12063</th><td>  { <var>2071</var> <i>/* vaclt */</i>, ARM::VACGTfd, Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12064">12064</th><td>  { <var>2071</var> <i>/* vaclt */</i>, ARM::VACGThq, Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12065">12065</th><td>  { <var>2071</var> <i>/* vaclt */</i>, ARM::VACGThd, Convert__Reg1_2__Reg1_3__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12066">12066</th><td>  { <var>2071</var> <i>/* vaclt */</i>, ARM::VACGTfq, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12067">12067</th><td>  { <var>2071</var> <i>/* vaclt */</i>, ARM::VACGTfd, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12068">12068</th><td>  { <var>2071</var> <i>/* vaclt */</i>, ARM::VACGThq, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12069">12069</th><td>  { <var>2071</var> <i>/* vaclt */</i>, ARM::VACGThd, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12070">12070</th><td>  { <var>2077</var> <i>/* vadc */</i>, ARM::MVE_VADC, Convert__Reg1_2__imm_95_0__Reg1_3__Reg1_4__imm_95_0__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12071">12071</th><td>  { <var>2082</var> <i>/* vadci */</i>, ARM::MVE_VADCI, Convert__Reg1_2__imm_95_0__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12072">12072</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDfq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12073">12073</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDfd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12074">12074</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDS, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12075">12075</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDD, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12076">12076</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12077">12077</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12078">12078</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12079">12079</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12080">12080</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12081">12081</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12082">12082</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12083">12083</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12084">12084</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDhq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12085">12085</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDhd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12086">12086</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDH, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12087">12087</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDfq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12088">12088</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDfd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12089">12089</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDS, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12090">12090</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDD, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12091">12091</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12092">12092</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12093">12093</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12094">12094</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12095">12095</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12096">12096</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12097">12097</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12098">12098</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12099">12099</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDhq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12100">12100</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDhd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12101">12101</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::VADDH, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12102">12102</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::MVE_VADDf32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12103">12103</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::MVE_VADD_qr_f32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12104">12104</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::MVE_VADDi16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12105">12105</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::MVE_VADD_qr_i16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12106">12106</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::MVE_VADDi32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12107">12107</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::MVE_VADD_qr_i32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12108">12108</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::MVE_VADDi8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12109">12109</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::MVE_VADD_qr_i8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12110">12110</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::MVE_VADDf16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12111">12111</th><td>  { <var>2088</var> <i>/* vadd */</i>, ARM::MVE_VADD_qr_f16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12112">12112</th><td>  { <var>2093</var> <i>/* vaddhn */</i>, ARM::VADDHNv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12113">12113</th><td>  { <var>2093</var> <i>/* vaddhn */</i>, ARM::VADDHNv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12114">12114</th><td>  { <var>2093</var> <i>/* vaddhn */</i>, ARM::VADDHNv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12115">12115</th><td>  { <var>2100</var> <i>/* vaddl */</i>, ARM::VADDLsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12116">12116</th><td>  { <var>2100</var> <i>/* vaddl */</i>, ARM::VADDLsv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12117">12117</th><td>  { <var>2100</var> <i>/* vaddl */</i>, ARM::VADDLsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12118">12118</th><td>  { <var>2100</var> <i>/* vaddl */</i>, ARM::VADDLuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12119">12119</th><td>  { <var>2100</var> <i>/* vaddl */</i>, ARM::VADDLuv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12120">12120</th><td>  { <var>2100</var> <i>/* vaddl */</i>, ARM::VADDLuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12121">12121</th><td>  { <var>2106</var> <i>/* vaddlv */</i>, ARM::MVE_VADDLVs32no_acc, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR }, },</td></tr>
<tr><th id="12122">12122</th><td>  { <var>2106</var> <i>/* vaddlv */</i>, ARM::MVE_VADDLVu32no_acc, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR }, },</td></tr>
<tr><th id="12123">12123</th><td>  { <var>2113</var> <i>/* vaddlva */</i>, ARM::MVE_VADDLVs32acc, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR }, },</td></tr>
<tr><th id="12124">12124</th><td>  { <var>2113</var> <i>/* vaddlva */</i>, ARM::MVE_VADDLVu32acc, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR }, },</td></tr>
<tr><th id="12125">12125</th><td>  { <var>2121</var> <i>/* vaddv */</i>, ARM::MVE_VADDVs16no_acc, Convert__Reg1_2__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_MQPR }, },</td></tr>
<tr><th id="12126">12126</th><td>  { <var>2121</var> <i>/* vaddv */</i>, ARM::MVE_VADDVs32no_acc, Convert__Reg1_2__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_MQPR }, },</td></tr>
<tr><th id="12127">12127</th><td>  { <var>2121</var> <i>/* vaddv */</i>, ARM::MVE_VADDVs8no_acc, Convert__Reg1_2__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_tGPREven, MCK_MQPR }, },</td></tr>
<tr><th id="12128">12128</th><td>  { <var>2121</var> <i>/* vaddv */</i>, ARM::MVE_VADDVu16no_acc, Convert__Reg1_2__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_tGPREven, MCK_MQPR }, },</td></tr>
<tr><th id="12129">12129</th><td>  { <var>2121</var> <i>/* vaddv */</i>, ARM::MVE_VADDVu32no_acc, Convert__Reg1_2__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_MQPR }, },</td></tr>
<tr><th id="12130">12130</th><td>  { <var>2121</var> <i>/* vaddv */</i>, ARM::MVE_VADDVu8no_acc, Convert__Reg1_2__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_tGPREven, MCK_MQPR }, },</td></tr>
<tr><th id="12131">12131</th><td>  { <var>2127</var> <i>/* vaddva */</i>, ARM::MVE_VADDVs16acc, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_MQPR }, },</td></tr>
<tr><th id="12132">12132</th><td>  { <var>2127</var> <i>/* vaddva */</i>, ARM::MVE_VADDVs32acc, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_MQPR }, },</td></tr>
<tr><th id="12133">12133</th><td>  { <var>2127</var> <i>/* vaddva */</i>, ARM::MVE_VADDVs8acc, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_tGPREven, MCK_MQPR }, },</td></tr>
<tr><th id="12134">12134</th><td>  { <var>2127</var> <i>/* vaddva */</i>, ARM::MVE_VADDVu16acc, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_tGPREven, MCK_MQPR }, },</td></tr>
<tr><th id="12135">12135</th><td>  { <var>2127</var> <i>/* vaddva */</i>, ARM::MVE_VADDVu32acc, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_MQPR }, },</td></tr>
<tr><th id="12136">12136</th><td>  { <var>2127</var> <i>/* vaddva */</i>, ARM::MVE_VADDVu8acc, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_tGPREven, MCK_MQPR }, },</td></tr>
<tr><th id="12137">12137</th><td>  { <var>2134</var> <i>/* vaddw */</i>, ARM::VADDWsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="12138">12138</th><td>  { <var>2134</var> <i>/* vaddw */</i>, ARM::VADDWsv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="12139">12139</th><td>  { <var>2134</var> <i>/* vaddw */</i>, ARM::VADDWsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="12140">12140</th><td>  { <var>2134</var> <i>/* vaddw */</i>, ARM::VADDWuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="12141">12141</th><td>  { <var>2134</var> <i>/* vaddw */</i>, ARM::VADDWuv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="12142">12142</th><td>  { <var>2134</var> <i>/* vaddw */</i>, ARM::VADDWuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="12143">12143</th><td>  { <var>2134</var> <i>/* vaddw */</i>, ARM::VADDWsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="12144">12144</th><td>  { <var>2134</var> <i>/* vaddw */</i>, ARM::VADDWsv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="12145">12145</th><td>  { <var>2134</var> <i>/* vaddw */</i>, ARM::VADDWsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="12146">12146</th><td>  { <var>2134</var> <i>/* vaddw */</i>, ARM::VADDWuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="12147">12147</th><td>  { <var>2134</var> <i>/* vaddw */</i>, ARM::VADDWuv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="12148">12148</th><td>  { <var>2134</var> <i>/* vaddw */</i>, ARM::VADDWuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="12149">12149</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDq, Convert__Reg1_1__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12150">12150</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDd, Convert__Reg1_1__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12151">12151</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VBICiv8i16, Convert__Reg1_2__NEONi16splatNot1_3__Tie0_3_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_NEONi16splatNot }, },</td></tr>
<tr><th id="12152">12152</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VBICiv4i16, Convert__Reg1_2__NEONi16splatNot1_3__Tie0_3_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_NEONi16splatNot }, },</td></tr>
<tr><th id="12153">12153</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VBICiv4i32, Convert__Reg1_2__NEONi32splatNot1_3__Tie0_3_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_NEONi32splatNot }, },</td></tr>
<tr><th id="12154">12154</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VBICiv2i32, Convert__Reg1_2__NEONi32splatNot1_3__Tie0_3_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_NEONi32splatNot }, },</td></tr>
<tr><th id="12155">12155</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12156">12156</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12157">12157</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12158">12158</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12159">12159</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12160">12160</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12161">12161</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12162">12162</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12163">12163</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDq, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12164">12164</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDd, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12165">12165</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VBICimmi16, Convert__Reg1_2__Tie0_3_3__NEONi16splatNot1_3__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_i16, MCK_MQPR, MCK_NEONi16splatNot }, },</td></tr>
<tr><th id="12166">12166</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VBICimmi32, Convert__Reg1_2__Tie0_3_3__NEONi32splatNot1_3__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_i32, MCK_MQPR, MCK_NEONi32splatNot }, },</td></tr>
<tr><th id="12167">12167</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VAND, Convert__Reg1_1__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12168">12168</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12169">12169</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12170">12170</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12171">12171</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12172">12172</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12173">12173</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12174">12174</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12175">12175</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::VANDd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12176">12176</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VAND, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12177">12177</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VAND, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12178">12178</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VAND, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12179">12179</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VAND, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12180">12180</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VAND, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12181">12181</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VAND, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12182">12182</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VAND, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12183">12183</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VAND, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12184">12184</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VAND, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12185">12185</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VAND, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12186">12186</th><td>  { <var>2140</var> <i>/* vand */</i>, ARM::MVE_VAND, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12187">12187</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICq, Convert__Reg1_1__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12188">12188</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICd, Convert__Reg1_1__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12189">12189</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICiv8i16, Convert__Reg1_2__NEONi16splat1_3__Tie0_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_NEONi16splat }, },</td></tr>
<tr><th id="12190">12190</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICiv4i16, Convert__Reg1_2__NEONi16splat1_3__Tie0_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_NEONi16splat }, },</td></tr>
<tr><th id="12191">12191</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICiv4i32, Convert__Reg1_2__NEONi32splat1_3__Tie0_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_NEONi32splat }, },</td></tr>
<tr><th id="12192">12192</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICiv2i32, Convert__Reg1_2__NEONi32splat1_3__Tie0_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_NEONi32splat }, },</td></tr>
<tr><th id="12193">12193</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICq, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12194">12194</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICd, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12195">12195</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBICimmi16, Convert__Reg1_2__Tie0_1_1__NEONi16splat1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i16, MCK_MQPR, MCK_NEONi16splat }, },</td></tr>
<tr><th id="12196">12196</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBICimmi32, Convert__Reg1_2__Tie0_1_1__NEONi32splat1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i32, MCK_MQPR, MCK_NEONi32splat }, },</td></tr>
<tr><th id="12197">12197</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBIC, Convert__Reg1_1__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12198">12198</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12199">12199</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12200">12200</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12201">12201</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12202">12202</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12203">12203</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12204">12204</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12205">12205</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::VBICd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12206">12206</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBIC, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12207">12207</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBIC, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12208">12208</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBIC, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12209">12209</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBIC, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12210">12210</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBIC, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12211">12211</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBIC, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12212">12212</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBIC, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12213">12213</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBIC, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12214">12214</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBIC, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12215">12215</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBIC, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12216">12216</th><td>  { <var>2145</var> <i>/* vbic */</i>, ARM::MVE_VBIC, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12217">12217</th><td>  { <var>2150</var> <i>/* vbif */</i>, ARM::VBIFq, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12218">12218</th><td>  { <var>2150</var> <i>/* vbif */</i>, ARM::VBIFd, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12219">12219</th><td>  { <var>2150</var> <i>/* vbif */</i>, ARM::VBIFq, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12220">12220</th><td>  { <var>2150</var> <i>/* vbif */</i>, ARM::VBIFd, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12221">12221</th><td>  { <var>2150</var> <i>/* vbif */</i>, ARM::VBIFq, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12222">12222</th><td>  { <var>2150</var> <i>/* vbif */</i>, ARM::VBIFd, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12223">12223</th><td>  { <var>2150</var> <i>/* vbif */</i>, ARM::VBIFq, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12224">12224</th><td>  { <var>2150</var> <i>/* vbif */</i>, ARM::VBIFd, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12225">12225</th><td>  { <var>2150</var> <i>/* vbif */</i>, ARM::VBIFq, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12226">12226</th><td>  { <var>2150</var> <i>/* vbif */</i>, ARM::VBIFd, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12227">12227</th><td>  { <var>2155</var> <i>/* vbit */</i>, ARM::VBITq, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12228">12228</th><td>  { <var>2155</var> <i>/* vbit */</i>, ARM::VBITd, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12229">12229</th><td>  { <var>2155</var> <i>/* vbit */</i>, ARM::VBITq, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12230">12230</th><td>  { <var>2155</var> <i>/* vbit */</i>, ARM::VBITd, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12231">12231</th><td>  { <var>2155</var> <i>/* vbit */</i>, ARM::VBITq, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12232">12232</th><td>  { <var>2155</var> <i>/* vbit */</i>, ARM::VBITd, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12233">12233</th><td>  { <var>2155</var> <i>/* vbit */</i>, ARM::VBITq, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12234">12234</th><td>  { <var>2155</var> <i>/* vbit */</i>, ARM::VBITd, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12235">12235</th><td>  { <var>2155</var> <i>/* vbit */</i>, ARM::VBITq, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12236">12236</th><td>  { <var>2155</var> <i>/* vbit */</i>, ARM::VBITd, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12237">12237</th><td>  { <var>2160</var> <i>/* vbrsr */</i>, ARM::MVE_VBRSR16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12238">12238</th><td>  { <var>2160</var> <i>/* vbrsr */</i>, ARM::MVE_VBRSR32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12239">12239</th><td>  { <var>2160</var> <i>/* vbrsr */</i>, ARM::MVE_VBRSR8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12240">12240</th><td>  { <var>2166</var> <i>/* vbsl */</i>, ARM::VBSLq, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12241">12241</th><td>  { <var>2166</var> <i>/* vbsl */</i>, ARM::VBSLd, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12242">12242</th><td>  { <var>2166</var> <i>/* vbsl */</i>, ARM::VBSLq, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12243">12243</th><td>  { <var>2166</var> <i>/* vbsl */</i>, ARM::VBSLd, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12244">12244</th><td>  { <var>2166</var> <i>/* vbsl */</i>, ARM::VBSLq, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12245">12245</th><td>  { <var>2166</var> <i>/* vbsl */</i>, ARM::VBSLd, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12246">12246</th><td>  { <var>2166</var> <i>/* vbsl */</i>, ARM::VBSLq, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12247">12247</th><td>  { <var>2166</var> <i>/* vbsl */</i>, ARM::VBSLd, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12248">12248</th><td>  { <var>2166</var> <i>/* vbsl */</i>, ARM::VBSLq, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12249">12249</th><td>  { <var>2166</var> <i>/* vbsl */</i>, ARM::VBSLd, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12250">12250</th><td>  { <var>2171</var> <i>/* vcadd */</i>, ARM::VCADDv4f32, Convert__Reg1_1__Reg1_2__Reg1_3__ComplexRotationOdd1_4, AMFBS_HasNEON_HasV8_3a, { MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR, MCK_ComplexRotationOdd }, },</td></tr>
<tr><th id="12251">12251</th><td>  { <var>2171</var> <i>/* vcadd */</i>, ARM::VCADDv2f32, Convert__Reg1_1__Reg1_2__Reg1_3__ComplexRotationOdd1_4, AMFBS_HasNEON_HasV8_3a, { MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR, MCK_ComplexRotationOdd }, },</td></tr>
<tr><th id="12252">12252</th><td>  { <var>2171</var> <i>/* vcadd */</i>, ARM::VCADDv8f16, Convert__Reg1_1__Reg1_2__Reg1_3__ComplexRotationOdd1_4, AMFBS_HasNEON_HasV8_3a_HasFullFP16, { MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR, MCK_ComplexRotationOdd }, },</td></tr>
<tr><th id="12253">12253</th><td>  { <var>2171</var> <i>/* vcadd */</i>, ARM::VCADDv4f16, Convert__Reg1_1__Reg1_2__Reg1_3__ComplexRotationOdd1_4, AMFBS_HasNEON_HasV8_3a_HasFullFP16, { MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR, MCK_ComplexRotationOdd }, },</td></tr>
<tr><th id="12254">12254</th><td>  { <var>2171</var> <i>/* vcadd */</i>, ARM::MVE_VCADDf32, Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationOdd1_5__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_ComplexRotationOdd }, },</td></tr>
<tr><th id="12255">12255</th><td>  { <var>2171</var> <i>/* vcadd */</i>, ARM::MVE_VCADDi16, Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationOdd1_5__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_ComplexRotationOdd }, },</td></tr>
<tr><th id="12256">12256</th><td>  { <var>2171</var> <i>/* vcadd */</i>, ARM::MVE_VCADDi32, Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationOdd1_5__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_ComplexRotationOdd }, },</td></tr>
<tr><th id="12257">12257</th><td>  { <var>2171</var> <i>/* vcadd */</i>, ARM::MVE_VCADDi8, Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationOdd1_5__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_ComplexRotationOdd }, },</td></tr>
<tr><th id="12258">12258</th><td>  { <var>2171</var> <i>/* vcadd */</i>, ARM::MVE_VCADDf16, Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationOdd1_5__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_ComplexRotationOdd }, },</td></tr>
<tr><th id="12259">12259</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv4f32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12260">12260</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQfq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12261">12261</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv2f32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12262">12262</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQfd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12263">12263</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv8i16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12264">12264</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12265">12265</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv4i16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12266">12266</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12267">12267</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv4i32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12268">12268</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12269">12269</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv2i32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12270">12270</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12271">12271</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv16i8, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12272">12272</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12273">12273</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv8i8, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12274">12274</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12275">12275</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv8f16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12276">12276</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQhq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12277">12277</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv4f16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12278">12278</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQhd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12279">12279</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv4f32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12280">12280</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQfq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12281">12281</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv2f32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12282">12282</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQfd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12283">12283</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12284">12284</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12285">12285</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12286">12286</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12287">12287</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12288">12288</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12289">12289</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12290">12290</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12291">12291</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv16i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12292">12292</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12293">12293</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12294">12294</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12295">12295</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv8f16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12296">12296</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQhq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12297">12297</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQzv4f16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12298">12298</th><td>  { <var>2177</var> <i>/* vceq */</i>, ARM::VCEQhd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12299">12299</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv8i16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12300">12300</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12301">12301</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv4i16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12302">12302</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12303">12303</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv4i32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12304">12304</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12305">12305</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv2i32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12306">12306</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12307">12307</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv16i8, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12308">12308</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12309">12309</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv8i8, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12310">12310</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12311">12311</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12312">12312</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12313">12313</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12314">12314</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12315">12315</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12316">12316</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12317">12317</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv4f32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12318">12318</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEfq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12319">12319</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv2f32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12320">12320</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEfd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12321">12321</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv8f16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12322">12322</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEhq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12323">12323</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv4f16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12324">12324</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEhd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12325">12325</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12326">12326</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12327">12327</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12328">12328</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12329">12329</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12330">12330</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12331">12331</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12332">12332</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12333">12333</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv16i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12334">12334</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12335">12335</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12336">12336</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12337">12337</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12338">12338</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12339">12339</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12340">12340</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12341">12341</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12342">12342</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12343">12343</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv4f32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12344">12344</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEfq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12345">12345</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv2f32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12346">12346</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEfd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12347">12347</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv8f16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12348">12348</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEhq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12349">12349</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEzv4f16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12350">12350</th><td>  { <var>2182</var> <i>/* vcge */</i>, ARM::VCGEhd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12351">12351</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv8i16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12352">12352</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12353">12353</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv4i16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12354">12354</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12355">12355</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv4i32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12356">12356</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12357">12357</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv2i32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12358">12358</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12359">12359</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv16i8, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12360">12360</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12361">12361</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv8i8, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12362">12362</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12363">12363</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12364">12364</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12365">12365</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12366">12366</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12367">12367</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12368">12368</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12369">12369</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv4f32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12370">12370</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTfq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12371">12371</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv2f32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12372">12372</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTfd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12373">12373</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv8f16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12374">12374</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGThq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12375">12375</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv4f16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12376">12376</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGThd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12377">12377</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12378">12378</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12379">12379</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12380">12380</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12381">12381</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12382">12382</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12383">12383</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12384">12384</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12385">12385</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv16i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12386">12386</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12387">12387</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12388">12388</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12389">12389</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12390">12390</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12391">12391</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12392">12392</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12393">12393</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12394">12394</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12395">12395</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv4f32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12396">12396</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTfq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12397">12397</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv2f32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12398">12398</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTfd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12399">12399</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv8f16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12400">12400</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGThq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12401">12401</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGTzv4f16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12402">12402</th><td>  { <var>2187</var> <i>/* vcgt */</i>, ARM::VCGThd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12403">12403</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv8i16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12404">12404</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv4i16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12405">12405</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv4i32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12406">12406</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv2i32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12407">12407</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv16i8, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12408">12408</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv8i8, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12409">12409</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv4f32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12410">12410</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv2f32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12411">12411</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv8f16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12412">12412</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv4f16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12413">12413</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12414">12414</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEsv8i16, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12415">12415</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12416">12416</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEsv4i16, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12417">12417</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12418">12418</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEsv4i32, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12419">12419</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12420">12420</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEsv2i32, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12421">12421</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv16i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12422">12422</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEsv16i8, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12423">12423</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12424">12424</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEsv8i8, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12425">12425</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEuv8i16, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12426">12426</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEuv4i16, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12427">12427</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEuv4i32, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12428">12428</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEuv2i32, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12429">12429</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEuv16i8, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12430">12430</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEuv8i8, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12431">12431</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv4f32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12432">12432</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEfq, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12433">12433</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv2f32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12434">12434</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEfd, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12435">12435</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv8f16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12436">12436</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEhq, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12437">12437</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCLEzv4f16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12438">12438</th><td>  { <var>2192</var> <i>/* vcle */</i>, ARM::VCGEhd, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12439">12439</th><td>  { <var>2197</var> <i>/* vcls */</i>, ARM::VCLSv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12440">12440</th><td>  { <var>2197</var> <i>/* vcls */</i>, ARM::VCLSv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12441">12441</th><td>  { <var>2197</var> <i>/* vcls */</i>, ARM::VCLSv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12442">12442</th><td>  { <var>2197</var> <i>/* vcls */</i>, ARM::VCLSv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12443">12443</th><td>  { <var>2197</var> <i>/* vcls */</i>, ARM::VCLSv16i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12444">12444</th><td>  { <var>2197</var> <i>/* vcls */</i>, ARM::VCLSv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12445">12445</th><td>  { <var>2197</var> <i>/* vcls */</i>, ARM::MVE_VCLSs16, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12446">12446</th><td>  { <var>2197</var> <i>/* vcls */</i>, ARM::MVE_VCLSs32, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12447">12447</th><td>  { <var>2197</var> <i>/* vcls */</i>, ARM::MVE_VCLSs8, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12448">12448</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv8i16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12449">12449</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv4i16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12450">12450</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv4i32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12451">12451</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv2i32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12452">12452</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv16i8, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12453">12453</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv8i8, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12454">12454</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv4f32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12455">12455</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv2f32, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12456">12456</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv8f16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12457">12457</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv4f16, Convert__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12458">12458</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12459">12459</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTsv8i16, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12460">12460</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12461">12461</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTsv4i16, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12462">12462</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12463">12463</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTsv4i32, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12464">12464</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12465">12465</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTsv2i32, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12466">12466</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv16i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12467">12467</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTsv16i8, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12468">12468</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12469">12469</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTsv8i8, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12470">12470</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTuv8i16, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12471">12471</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTuv4i16, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12472">12472</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTuv4i32, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12473">12473</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTuv2i32, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12474">12474</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTuv16i8, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12475">12475</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTuv8i8, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12476">12476</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv4f32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12477">12477</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTfq, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12478">12478</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv2f32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12479">12479</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGTfd, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12480">12480</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv8f16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12481">12481</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGThq, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12482">12482</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCLTzv4f16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12483">12483</th><td>  { <var>2202</var> <i>/* vclt */</i>, ARM::VCGThd, Convert__Reg1_2__Reg1_4__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12484">12484</th><td>  { <var>2207</var> <i>/* vclz */</i>, ARM::VCLZv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12485">12485</th><td>  { <var>2207</var> <i>/* vclz */</i>, ARM::VCLZv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12486">12486</th><td>  { <var>2207</var> <i>/* vclz */</i>, ARM::VCLZv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12487">12487</th><td>  { <var>2207</var> <i>/* vclz */</i>, ARM::VCLZv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12488">12488</th><td>  { <var>2207</var> <i>/* vclz */</i>, ARM::VCLZv16i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12489">12489</th><td>  { <var>2207</var> <i>/* vclz */</i>, ARM::VCLZv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12490">12490</th><td>  { <var>2207</var> <i>/* vclz */</i>, ARM::MVE_VCLZs16, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12491">12491</th><td>  { <var>2207</var> <i>/* vclz */</i>, ARM::MVE_VCLZs32, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12492">12492</th><td>  { <var>2207</var> <i>/* vclz */</i>, ARM::MVE_VCLZs8, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12493">12493</th><td>  { <var>2212</var> <i>/* vcmla */</i>, ARM::VCMLAv4f32, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__ComplexRotationEven1_4, AMFBS_HasNEON_HasV8_3a, { MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR, MCK_ComplexRotationEven }, },</td></tr>
<tr><th id="12494">12494</th><td>  { <var>2212</var> <i>/* vcmla */</i>, ARM::VCMLAv2f32, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__ComplexRotationEven1_4, AMFBS_HasNEON_HasV8_3a, { MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR, MCK_ComplexRotationEven }, },</td></tr>
<tr><th id="12495">12495</th><td>  { <var>2212</var> <i>/* vcmla */</i>, ARM::VCMLAv8f16, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__ComplexRotationEven1_4, AMFBS_HasNEON_HasV8_3a_HasFullFP16, { MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR, MCK_ComplexRotationEven }, },</td></tr>
<tr><th id="12496">12496</th><td>  { <var>2212</var> <i>/* vcmla */</i>, ARM::VCMLAv4f16, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__ComplexRotationEven1_4, AMFBS_HasNEON_HasV8_3a_HasFullFP16, { MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR, MCK_ComplexRotationEven }, },</td></tr>
<tr><th id="12497">12497</th><td>  { <var>2212</var> <i>/* vcmla */</i>, ARM::VCMLAv4f32_indexed, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__VectorIndex641_4__ComplexRotationEven1_5, AMFBS_HasNEON_HasV8_3a, { MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_DPR, MCK_VectorIndex64, MCK_ComplexRotationEven }, },</td></tr>
<tr><th id="12498">12498</th><td>  { <var>2212</var> <i>/* vcmla */</i>, ARM::VCMLAv2f32_indexed, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__VectorIndex641_4__ComplexRotationEven1_5, AMFBS_HasNEON_HasV8_3a, { MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR, MCK_VectorIndex64, MCK_ComplexRotationEven }, },</td></tr>
<tr><th id="12499">12499</th><td>  { <var>2212</var> <i>/* vcmla */</i>, ARM::VCMLAv8f16_indexed, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__VectorIndex321_4__ComplexRotationEven1_5, AMFBS_HasNEON_HasV8_3a_HasFullFP16, { MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32, MCK_ComplexRotationEven }, },</td></tr>
<tr><th id="12500">12500</th><td>  { <var>2212</var> <i>/* vcmla */</i>, ARM::VCMLAv4f16_indexed, Convert__Reg1_1__Tie0_1_1__Reg1_2__Reg1_3__VectorIndex321_4__ComplexRotationEven1_5, AMFBS_HasNEON_HasV8_3a_HasFullFP16, { MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32, MCK_ComplexRotationEven }, },</td></tr>
<tr><th id="12501">12501</th><td>  { <var>2212</var> <i>/* vcmla */</i>, ARM::MVE_VCMLAf32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__ComplexRotationEven1_5__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_ComplexRotationEven }, },</td></tr>
<tr><th id="12502">12502</th><td>  { <var>2212</var> <i>/* vcmla */</i>, ARM::MVE_VCMLAf16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__ComplexRotationEven1_5__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_ComplexRotationEven }, },</td></tr>
<tr><th id="12503">12503</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::VCMPZS, Convert__Reg1_2__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12504">12504</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::VCMPS, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12505">12505</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::VCMPZD, Convert__Reg1_2__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12506">12506</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::VCMPD, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12507">12507</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::VCMPZH, Convert__Reg1_2__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12508">12508</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::VCMPH, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12509">12509</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPs16, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_CondCodeRestrictedS, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12510">12510</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPs16r, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_CondCodeRestrictedS, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="12511">12511</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPs32, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_CondCodeRestrictedS, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12512">12512</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPs32r, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_CondCodeRestrictedS, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="12513">12513</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPs8, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_CondCodeRestrictedS, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12514">12514</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPs8r, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_CondCodeRestrictedS, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="12515">12515</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPu16, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_CondCodeRestrictedU, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12516">12516</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPu16r, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_CondCodeRestrictedU, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="12517">12517</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPu32, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_CondCodeRestrictedU, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12518">12518</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPu32r, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_CondCodeRestrictedU, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="12519">12519</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPu8, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_CondCodeRestrictedU, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12520">12520</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPu8r, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_CondCodeRestrictedU, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="12521">12521</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPf32, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedFP1_2__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f32, MCK_CondCodeRestrictedFP, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12522">12522</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPf32r, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedFP1_2__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f32, MCK_CondCodeRestrictedFP, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="12523">12523</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPi16, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i16, MCK_CondCodeRestrictedI, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12524">12524</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPi16r, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i16, MCK_CondCodeRestrictedI, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="12525">12525</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPi32, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i32, MCK_CondCodeRestrictedI, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12526">12526</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPi32r, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i32, MCK_CondCodeRestrictedI, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="12527">12527</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPi8, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i8, MCK_CondCodeRestrictedI, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12528">12528</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPi8r, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i8, MCK_CondCodeRestrictedI, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="12529">12529</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPf16, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedFP1_2__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK_CondCodeRestrictedFP, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12530">12530</th><td>  { <var>2218</var> <i>/* vcmp */</i>, ARM::MVE_VCMPf16r, Convert__imm_95_0__Reg1_3__Reg1_4__CondCodeRestrictedFP1_2__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK_CondCodeRestrictedFP, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="12531">12531</th><td>  { <var>2223</var> <i>/* vcmpe */</i>, ARM::VCMPEZS, Convert__Reg1_2__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12532">12532</th><td>  { <var>2223</var> <i>/* vcmpe */</i>, ARM::VCMPES, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12533">12533</th><td>  { <var>2223</var> <i>/* vcmpe */</i>, ARM::VCMPEZD, Convert__Reg1_2__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12534">12534</th><td>  { <var>2223</var> <i>/* vcmpe */</i>, ARM::VCMPED, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12535">12535</th><td>  { <var>2223</var> <i>/* vcmpe */</i>, ARM::VCMPEZH, Convert__Reg1_2__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12536">12536</th><td>  { <var>2223</var> <i>/* vcmpe */</i>, ARM::VCMPEH, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12537">12537</th><td>  { <var>2229</var> <i>/* vcmul */</i>, ARM::MVE_VCMULf32, Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationEven1_5__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_ComplexRotationEven }, },</td></tr>
<tr><th id="12538">12538</th><td>  { <var>2229</var> <i>/* vcmul */</i>, ARM::MVE_VCMULf16, Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationEven1_5__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_ComplexRotationEven }, },</td></tr>
<tr><th id="12539">12539</th><td>  { <var>2235</var> <i>/* vcnt */</i>, ARM::VCNTq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12540">12540</th><td>  { <var>2235</var> <i>/* vcnt */</i>, ARM::VCNTd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12541">12541</th><td>  { <var>2240</var> <i>/* vctp */</i>, ARM::MVE_VCTP16, Convert__imm_95_0__Reg1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_16, MCK_rGPR }, },</td></tr>
<tr><th id="12542">12542</th><td>  { <var>2240</var> <i>/* vctp */</i>, ARM::MVE_VCTP32, Convert__imm_95_0__Reg1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_rGPR }, },</td></tr>
<tr><th id="12543">12543</th><td>  { <var>2240</var> <i>/* vctp */</i>, ARM::MVE_VCTP64, Convert__imm_95_0__Reg1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_64, MCK_rGPR }, },</td></tr>
<tr><th id="12544">12544</th><td>  { <var>2240</var> <i>/* vctp */</i>, ARM::MVE_VCTP8, Convert__imm_95_0__Reg1_2__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_8, MCK_rGPR }, },</td></tr>
<tr><th id="12545">12545</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTh2sq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_s16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12546">12546</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTh2sd, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_s16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12547">12547</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTf2sq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12548">12548</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTf2sd, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12549">12549</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOSIZS, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12550">12550</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOSIZD, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12551">12551</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOSIZH, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12552">12552</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTh2uq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_u16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12553">12553</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTh2ud, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_u16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12554">12554</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTf2uq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12555">12555</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTf2ud, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12556">12556</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOUIZS, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12557">12557</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOUIZD, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12558">12558</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOUIZH, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12559">12559</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTs2fq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12560">12560</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTs2fd, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12561">12561</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VSITOS, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_s32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12562">12562</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTu2fq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12563">12563</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTu2fd, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12564">12564</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VUITOS, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_u32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12565">12565</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTSD, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12566">12566</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTh2f, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFP16, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_f16, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="12567">12567</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VSITOD, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK__DOT_s32, MCK_DPR, MCK_HPR }, },</td></tr>
<tr><th id="12568">12568</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VUITOD, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK__DOT_u32, MCK_DPR, MCK_HPR }, },</td></tr>
<tr><th id="12569">12569</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTDS, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK__DOT_f32, MCK_DPR, MCK_HPR }, },</td></tr>
<tr><th id="12570">12570</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::BF16_VCVT, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasBF16_HasNEON, { MCK_CondCode, MCK__DOT_bf16, MCK__DOT_f32, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="12571">12571</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTs2hq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12572">12572</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTs2hd, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12573">12573</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VSITOH, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_s32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12574">12574</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTu2hq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12575">12575</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTu2hd, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12576">12576</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VUITOH, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_u32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12577">12577</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTf2h, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_f32, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="12578">12578</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTs16f16z, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_s16, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12579">12579</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTs32f32z, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_s32, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12580">12580</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTu16f16z, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_u16, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12581">12581</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTu32f32z, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_u32, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12582">12582</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTf32s32n, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK__DOT_s32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12583">12583</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTf32u32n, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK__DOT_u32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12584">12584</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTf16s16n, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12585">12585</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTf16u16n, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK__DOT_u16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12586">12586</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOSHS, Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_s16, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_FBits16 }, },</td></tr>
<tr><th id="12587">12587</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOSHD, Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_s16, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_FBits16 }, },</td></tr>
<tr><th id="12588">12588</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTh2sq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12589">12589</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTh2xsq, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_s16, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="12590">12590</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTh2sd, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12591">12591</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTh2xsd, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_s16, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="12592">12592</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOSHH, Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_s16, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_FBits16 }, },</td></tr>
<tr><th id="12593">12593</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTf2sq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12594">12594</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTf2xsq, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="12595">12595</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTf2sd, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12596">12596</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTf2xsd, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="12597">12597</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOSLS, Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_FBits32 }, },</td></tr>
<tr><th id="12598">12598</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOSLD, Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_FBits32 }, },</td></tr>
<tr><th id="12599">12599</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOSLH, Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_FBits32 }, },</td></tr>
<tr><th id="12600">12600</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOUHS, Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_u16, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_FBits16 }, },</td></tr>
<tr><th id="12601">12601</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOUHD, Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_u16, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_FBits16 }, },</td></tr>
<tr><th id="12602">12602</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTh2uq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12603">12603</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTh2xuq, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_u16, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="12604">12604</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTh2ud, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12605">12605</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTh2xud, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_u16, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="12606">12606</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOUHH, Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_u16, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_FBits16 }, },</td></tr>
<tr><th id="12607">12607</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTf2uq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12608">12608</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTf2xuq, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="12609">12609</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTf2ud, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12610">12610</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTf2xud, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="12611">12611</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOULS, Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_FBits32 }, },</td></tr>
<tr><th id="12612">12612</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOULD, Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_FBits32 }, },</td></tr>
<tr><th id="12613">12613</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VTOULH, Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_FBits32 }, },</td></tr>
<tr><th id="12614">12614</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VSHTOS, Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_s16, MCK_HPR, MCK_HPR, MCK_FBits16 }, },</td></tr>
<tr><th id="12615">12615</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTs2fq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12616">12616</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTxs2fq, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="12617">12617</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTs2fd, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12618">12618</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTxs2fd, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="12619">12619</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VSLTOS, Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_s32, MCK_HPR, MCK_HPR, MCK_FBits32 }, },</td></tr>
<tr><th id="12620">12620</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VUHTOS, Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_u16, MCK_HPR, MCK_HPR, MCK_FBits16 }, },</td></tr>
<tr><th id="12621">12621</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTu2fq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12622">12622</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTxu2fq, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="12623">12623</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTu2fd, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12624">12624</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTxu2fd, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="12625">12625</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VULTOS, Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_u32, MCK_HPR, MCK_HPR, MCK_FBits32 }, },</td></tr>
<tr><th id="12626">12626</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VSHTOD, Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_FBits16 }, },</td></tr>
<tr><th id="12627">12627</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VSLTOD, Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_FBits32 }, },</td></tr>
<tr><th id="12628">12628</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VUHTOD, Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_FBits16 }, },</td></tr>
<tr><th id="12629">12629</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VULTOD, Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_FBits32 }, },</td></tr>
<tr><th id="12630">12630</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTs2hq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12631">12631</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTxs2hq, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="12632">12632</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTs2hd, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12633">12633</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTxs2hd, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="12634">12634</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VSHTOH, Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_s16, MCK_HPR, MCK_HPR, MCK_FBits16 }, },</td></tr>
<tr><th id="12635">12635</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VSLTOH, Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_s32, MCK_HPR, MCK_HPR, MCK_FBits32 }, },</td></tr>
<tr><th id="12636">12636</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTu2hq, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12637">12637</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTxu2hq, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="12638">12638</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTu2hd, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK__HASH_0 }, },</td></tr>
<tr><th id="12639">12639</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VCVTxu2hd, Convert__Reg1_3__Reg1_4__Imm1_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="12640">12640</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VUHTOH, Convert__Reg1_3__Tie0_4_5__FBits161_5__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_u16, MCK_HPR, MCK_HPR, MCK_FBits16 }, },</td></tr>
<tr><th id="12641">12641</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::VULTOH, Convert__Reg1_3__Tie0_4_5__FBits321_5__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_u32, MCK_HPR, MCK_HPR, MCK_FBits32 }, },</td></tr>
<tr><th id="12642">12642</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTs16f16_fix, Convert__Reg1_3__Reg1_4__MVEVcvtImm161_5__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_s16, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MVEVcvtImm16 }, },</td></tr>
<tr><th id="12643">12643</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTs32f32_fix, Convert__Reg1_3__Reg1_4__MVEVcvtImm321_5__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_s32, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MVEVcvtImm32 }, },</td></tr>
<tr><th id="12644">12644</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTu16f16_fix, Convert__Reg1_3__Reg1_4__MVEVcvtImm161_5__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_u16, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MVEVcvtImm16 }, },</td></tr>
<tr><th id="12645">12645</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTu32f32_fix, Convert__Reg1_3__Reg1_4__MVEVcvtImm321_5__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_u32, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MVEVcvtImm32 }, },</td></tr>
<tr><th id="12646">12646</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTf32s32_fix, Convert__Reg1_3__Reg1_4__MVEVcvtImm321_5__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MVEVcvtImm32 }, },</td></tr>
<tr><th id="12647">12647</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTf32u32_fix, Convert__Reg1_3__Reg1_4__MVEVcvtImm321_5__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MVEVcvtImm32 }, },</td></tr>
<tr><th id="12648">12648</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTf16s16_fix, Convert__Reg1_3__Reg1_4__MVEVcvtImm161_5__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MVEVcvtImm16 }, },</td></tr>
<tr><th id="12649">12649</th><td>  { <var>2245</var> <i>/* vcvt */</i>, ARM::MVE_VCVTf16u16_fix, Convert__Reg1_3__Reg1_4__MVEVcvtImm161_5__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MVEVcvtImm16 }, },</td></tr>
<tr><th id="12650">12650</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTANSQh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_s16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12651">12651</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTANSDh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_s16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12652">12652</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTANSQf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_s32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12653">12653</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTANSDf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_s32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12654">12654</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTASS, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_s32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12655">12655</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTASD, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_s32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12656">12656</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTASH, Convert__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_s32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12657">12657</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTANUQh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_u16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12658">12658</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTANUDh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_u16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12659">12659</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTANUQf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_u32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12660">12660</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTANUDf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_u32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12661">12661</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTAUS, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_u32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12662">12662</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTAUD, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_u32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12663">12663</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::VCVTAUH, Convert__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_u32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12664">12664</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::MVE_VCVTs16f16a, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_s16, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12665">12665</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::MVE_VCVTs32f32a, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_s32, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12666">12666</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::MVE_VCVTu16f16a, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_u16, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12667">12667</th><td>  { <var>2250</var> <i>/* vcvta */</i>, ARM::MVE_VCVTu32f32a, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_u32, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12668">12668</th><td>  { <var>2256</var> <i>/* vcvtb */</i>, ARM::VCVTBHS, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFP16, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12669">12669</th><td>  { <var>2256</var> <i>/* vcvtb */</i>, ARM::VCVTBHD, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFPARMv8_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK__DOT_f16, MCK_DPR, MCK_HPR }, },</td></tr>
<tr><th id="12670">12670</th><td>  { <var>2256</var> <i>/* vcvtb */</i>, ARM::BF16_VCVTB, Convert__Reg1_3__Tie0_1_1__Reg1_4__CondCode2_0, AMFBS_HasBF16, { MCK_CondCode, MCK__DOT_bf16, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12671">12671</th><td>  { <var>2256</var> <i>/* vcvtb */</i>, ARM::VCVTBSH, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12672">12672</th><td>  { <var>2256</var> <i>/* vcvtb */</i>, ARM::VCVTBDH, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFPARMv8_HasDPVFP, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12673">12673</th><td>  { <var>2256</var> <i>/* vcvtb */</i>, ARM::MVE_VCVTf16f32bh, Convert__Reg1_3__Tie0_1_1__Reg1_4__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12674">12674</th><td>  { <var>2256</var> <i>/* vcvtb */</i>, ARM::MVE_VCVTf32f16bh, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12675">12675</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMNSQh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_s16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12676">12676</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMNSDh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_s16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12677">12677</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMNSQf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_s32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12678">12678</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMNSDf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_s32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12679">12679</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMSS, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_s32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12680">12680</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMSD, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_s32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12681">12681</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMSH, Convert__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_s32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12682">12682</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMNUQh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_u16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12683">12683</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMNUDh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_u16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12684">12684</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMNUQf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_u32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12685">12685</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMNUDf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_u32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12686">12686</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMUS, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_u32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12687">12687</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMUD, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_u32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12688">12688</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::VCVTMUH, Convert__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_u32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12689">12689</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::MVE_VCVTs16f16m, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_s16, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12690">12690</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::MVE_VCVTs32f32m, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_s32, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12691">12691</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::MVE_VCVTu16f16m, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_u16, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12692">12692</th><td>  { <var>2262</var> <i>/* vcvtm */</i>, ARM::MVE_VCVTu32f32m, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_u32, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12693">12693</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNNSQh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_s16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12694">12694</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNNSDh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_s16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12695">12695</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNNSQf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_s32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12696">12696</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNNSDf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_s32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12697">12697</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNSS, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_s32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12698">12698</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNSD, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_s32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12699">12699</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNSH, Convert__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_s32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12700">12700</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNNUQh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_u16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12701">12701</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNNUDh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_u16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12702">12702</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNNUQf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_u32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12703">12703</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNNUDf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_u32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12704">12704</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNUS, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_u32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12705">12705</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNUD, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_u32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12706">12706</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::VCVTNUH, Convert__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_u32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12707">12707</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::MVE_VCVTs16f16n, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_s16, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12708">12708</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::MVE_VCVTs32f32n, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_s32, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12709">12709</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::MVE_VCVTu16f16n, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_u16, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12710">12710</th><td>  { <var>2268</var> <i>/* vcvtn */</i>, ARM::MVE_VCVTu32f32n, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_u32, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12711">12711</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPNSQh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_s16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12712">12712</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPNSDh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_s16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12713">12713</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPNSQf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_s32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12714">12714</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPNSDf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_s32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12715">12715</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPSS, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_s32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12716">12716</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPSD, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_s32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12717">12717</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPSH, Convert__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_s32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12718">12718</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPNUQh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_u16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12719">12719</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPNUDh, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_u16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12720">12720</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPNUQf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_u32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12721">12721</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPNUDf, Convert__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_u32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12722">12722</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPUS, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_u32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12723">12723</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPUD, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_u32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12724">12724</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::VCVTPUH, Convert__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_u32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12725">12725</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::MVE_VCVTs16f16p, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_s16, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12726">12726</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::MVE_VCVTs32f32p, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_s32, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12727">12727</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::MVE_VCVTu16f16p, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_u16, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12728">12728</th><td>  { <var>2274</var> <i>/* vcvtp */</i>, ARM::MVE_VCVTu32f32p, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_u32, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12729">12729</th><td>  { <var>2280</var> <i>/* vcvtr */</i>, ARM::VTOSIRS, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12730">12730</th><td>  { <var>2280</var> <i>/* vcvtr */</i>, ARM::VTOSIRD, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12731">12731</th><td>  { <var>2280</var> <i>/* vcvtr */</i>, ARM::VTOSIRH, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12732">12732</th><td>  { <var>2280</var> <i>/* vcvtr */</i>, ARM::VTOUIRS, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12733">12733</th><td>  { <var>2280</var> <i>/* vcvtr */</i>, ARM::VTOUIRD, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12734">12734</th><td>  { <var>2280</var> <i>/* vcvtr */</i>, ARM::VTOUIRH, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_u32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12735">12735</th><td>  { <var>2286</var> <i>/* vcvtt */</i>, ARM::VCVTTHS, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFP16, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12736">12736</th><td>  { <var>2286</var> <i>/* vcvtt */</i>, ARM::VCVTTHD, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFPARMv8_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK__DOT_f16, MCK_DPR, MCK_HPR }, },</td></tr>
<tr><th id="12737">12737</th><td>  { <var>2286</var> <i>/* vcvtt */</i>, ARM::BF16_VCVTT, Convert__Reg1_3__Tie0_1_1__Reg1_4__CondCode2_0, AMFBS_HasBF16, { MCK_CondCode, MCK__DOT_bf16, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12738">12738</th><td>  { <var>2286</var> <i>/* vcvtt */</i>, ARM::VCVTTSH, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12739">12739</th><td>  { <var>2286</var> <i>/* vcvtt */</i>, ARM::VCVTTDH, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFPARMv8_HasDPVFP, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12740">12740</th><td>  { <var>2286</var> <i>/* vcvtt */</i>, ARM::MVE_VCVTf16f32th, Convert__Reg1_3__Tie0_1_1__Reg1_4__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12741">12741</th><td>  { <var>2286</var> <i>/* vcvtt */</i>, ARM::MVE_VCVTf32f16th, Convert__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12742">12742</th><td>  { <var>2292</var> <i>/* vcx1 */</i>, ARM::CDE_VCX1_fpdp, Convert__Reg1_1__CoprocNum1_0__Imm11b1_2, AMFBS_HasCDE_HasFPRegs, { MCK_CoprocNum, MCK_DPR_VFP2, MCK_Imm11b }, },</td></tr>
<tr><th id="12743">12743</th><td>  { <var>2292</var> <i>/* vcx1 */</i>, ARM::CDE_VCX1_fpsp, Convert__Reg1_1__CoprocNum1_0__Imm11b1_2, AMFBS_HasCDE_HasFPRegs, { MCK_CoprocNum, MCK_HPR, MCK_Imm11b }, },</td></tr>
<tr><th id="12744">12744</th><td>  { <var>2292</var> <i>/* vcx1 */</i>, ARM::CDE_VCX1_vec, Convert__Reg1_2__CoprocNum1_1__Imm12b1_3__VPTPredR3_0, AMFBS_HasCDE_HasMVEInt, { MCK_VPTPredR, MCK_CoprocNum, MCK_MQPR, MCK_Imm12b }, },</td></tr>
<tr><th id="12745">12745</th><td>  { <var>2297</var> <i>/* vcx1a */</i>, ARM::CDE_VCX1A_fpdp, Convert__Reg1_1__CoprocNum1_0__Tie0_1_1__Imm11b1_2, AMFBS_HasCDE_HasFPRegs, { MCK_CoprocNum, MCK_DPR_VFP2, MCK_Imm11b }, },</td></tr>
<tr><th id="12746">12746</th><td>  { <var>2297</var> <i>/* vcx1a */</i>, ARM::CDE_VCX1A_fpsp, Convert__Reg1_1__CoprocNum1_0__Tie0_1_1__Imm11b1_2, AMFBS_HasCDE_HasFPRegs, { MCK_CoprocNum, MCK_HPR, MCK_Imm11b }, },</td></tr>
<tr><th id="12747">12747</th><td>  { <var>2297</var> <i>/* vcx1a */</i>, ARM::CDE_VCX1A_vec, Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Imm12b1_3__VPTPredN2_0, AMFBS_HasCDE_HasMVEInt, { MCK_VPTPredN, MCK_CoprocNum, MCK_MQPR, MCK_Imm12b }, },</td></tr>
<tr><th id="12748">12748</th><td>  { <var>2303</var> <i>/* vcx2 */</i>, ARM::CDE_VCX2_fpdp, Convert__Reg1_1__CoprocNum1_0__Reg1_2__Imm6b1_3, AMFBS_HasCDE_HasFPRegs, { MCK_CoprocNum, MCK_DPR_VFP2, MCK_DPR_VFP2, MCK_Imm6b }, },</td></tr>
<tr><th id="12749">12749</th><td>  { <var>2303</var> <i>/* vcx2 */</i>, ARM::CDE_VCX2_fpsp, Convert__Reg1_1__CoprocNum1_0__Reg1_2__Imm6b1_3, AMFBS_HasCDE_HasFPRegs, { MCK_CoprocNum, MCK_HPR, MCK_HPR, MCK_Imm6b }, },</td></tr>
<tr><th id="12750">12750</th><td>  { <var>2303</var> <i>/* vcx2 */</i>, ARM::CDE_VCX2_vec, Convert__Reg1_2__CoprocNum1_1__Reg1_3__Imm7b1_4__VPTPredR3_0, AMFBS_HasCDE_HasMVEInt, { MCK_VPTPredR, MCK_CoprocNum, MCK_MQPR, MCK_MQPR, MCK_Imm7b }, },</td></tr>
<tr><th id="12751">12751</th><td>  { <var>2308</var> <i>/* vcx2a */</i>, ARM::CDE_VCX2A_fpdp, Convert__Reg1_1__CoprocNum1_0__Tie0_1_1__Reg1_2__Imm6b1_3, AMFBS_HasCDE_HasFPRegs, { MCK_CoprocNum, MCK_DPR_VFP2, MCK_DPR_VFP2, MCK_Imm6b }, },</td></tr>
<tr><th id="12752">12752</th><td>  { <var>2308</var> <i>/* vcx2a */</i>, ARM::CDE_VCX2A_fpsp, Convert__Reg1_1__CoprocNum1_0__Tie0_1_1__Reg1_2__Imm6b1_3, AMFBS_HasCDE_HasFPRegs, { MCK_CoprocNum, MCK_HPR, MCK_HPR, MCK_Imm6b }, },</td></tr>
<tr><th id="12753">12753</th><td>  { <var>2308</var> <i>/* vcx2a */</i>, ARM::CDE_VCX2A_vec, Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Imm7b1_4__VPTPredN2_0, AMFBS_HasCDE_HasMVEInt, { MCK_VPTPredN, MCK_CoprocNum, MCK_MQPR, MCK_MQPR, MCK_Imm7b }, },</td></tr>
<tr><th id="12754">12754</th><td>  { <var>2314</var> <i>/* vcx3 */</i>, ARM::CDE_VCX3_fpdp, Convert__Reg1_1__CoprocNum1_0__Reg1_2__Reg1_3__Imm3b1_4, AMFBS_HasCDE_HasFPRegs, { MCK_CoprocNum, MCK_DPR_VFP2, MCK_DPR_VFP2, MCK_DPR_VFP2, MCK_Imm3b }, },</td></tr>
<tr><th id="12755">12755</th><td>  { <var>2314</var> <i>/* vcx3 */</i>, ARM::CDE_VCX3_fpsp, Convert__Reg1_1__CoprocNum1_0__Reg1_2__Reg1_3__Imm3b1_4, AMFBS_HasCDE_HasFPRegs, { MCK_CoprocNum, MCK_HPR, MCK_HPR, MCK_HPR, MCK_Imm3b }, },</td></tr>
<tr><th id="12756">12756</th><td>  { <var>2314</var> <i>/* vcx3 */</i>, ARM::CDE_VCX3_vec, Convert__Reg1_2__CoprocNum1_1__Reg1_3__Reg1_4__Imm4b1_5__VPTPredR3_0, AMFBS_HasCDE_HasMVEInt, { MCK_VPTPredR, MCK_CoprocNum, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_Imm4b }, },</td></tr>
<tr><th id="12757">12757</th><td>  { <var>2319</var> <i>/* vcx3a */</i>, ARM::CDE_VCX3A_fpdp, Convert__Reg1_1__CoprocNum1_0__Tie0_1_1__Reg1_2__Reg1_3__Imm3b1_4, AMFBS_HasCDE_HasFPRegs, { MCK_CoprocNum, MCK_DPR_VFP2, MCK_DPR_VFP2, MCK_DPR_VFP2, MCK_Imm3b }, },</td></tr>
<tr><th id="12758">12758</th><td>  { <var>2319</var> <i>/* vcx3a */</i>, ARM::CDE_VCX3A_fpsp, Convert__Reg1_1__CoprocNum1_0__Tie0_1_1__Reg1_2__Reg1_3__Imm3b1_4, AMFBS_HasCDE_HasFPRegs, { MCK_CoprocNum, MCK_HPR, MCK_HPR, MCK_HPR, MCK_Imm3b }, },</td></tr>
<tr><th id="12759">12759</th><td>  { <var>2319</var> <i>/* vcx3a */</i>, ARM::CDE_VCX3A_vec, Convert__Reg1_2__CoprocNum1_1__Tie0_1_1__Reg1_3__Reg1_4__Imm4b1_5__VPTPredN2_0, AMFBS_HasCDE_HasMVEInt, { MCK_VPTPredN, MCK_CoprocNum, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_Imm4b }, },</td></tr>
<tr><th id="12760">12760</th><td>  { <var>2325</var> <i>/* vddup */</i>, ARM::MVE_VDDUPu16, Convert__Reg1_2__Reg1_3__Tie1_1_1__VIDUP_imm1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_tGPREven, MCK_VIDUP_imm }, },</td></tr>
<tr><th id="12761">12761</th><td>  { <var>2325</var> <i>/* vddup */</i>, ARM::MVE_VDDUPu32, Convert__Reg1_2__Reg1_3__Tie1_1_1__VIDUP_imm1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_tGPREven, MCK_VIDUP_imm }, },</td></tr>
<tr><th id="12762">12762</th><td>  { <var>2325</var> <i>/* vddup */</i>, ARM::MVE_VDDUPu8, Convert__Reg1_2__Reg1_3__Tie1_1_1__VIDUP_imm1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_tGPREven, MCK_VIDUP_imm }, },</td></tr>
<tr><th id="12763">12763</th><td>  { <var>2331</var> <i>/* vdiv */</i>, ARM::VDIVS, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12764">12764</th><td>  { <var>2331</var> <i>/* vdiv */</i>, ARM::VDIVD, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12765">12765</th><td>  { <var>2331</var> <i>/* vdiv */</i>, ARM::VDIVH, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12766">12766</th><td>  { <var>2331</var> <i>/* vdiv */</i>, ARM::VDIVS, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12767">12767</th><td>  { <var>2331</var> <i>/* vdiv */</i>, ARM::VDIVD, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12768">12768</th><td>  { <var>2331</var> <i>/* vdiv */</i>, ARM::VDIVH, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12769">12769</th><td>  { <var>2336</var> <i>/* vdot */</i>, ARM::BF16VDOTS_VDOTQ, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasBF16_HasNEON, { MCK__DOT_bf16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12770">12770</th><td>  { <var>2336</var> <i>/* vdot */</i>, ARM::BF16VDOTS_VDOTD, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasBF16_HasNEON, { MCK__DOT_bf16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12771">12771</th><td>  { <var>2336</var> <i>/* vdot */</i>, ARM::BF16VDOTI_VDOTQ, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex321_4, AMFBS_HasBF16_HasNEON, { MCK__DOT_bf16, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="12772">12772</th><td>  { <var>2336</var> <i>/* vdot */</i>, ARM::BF16VDOTI_VDOTD, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex321_4, AMFBS_HasBF16_HasNEON, { MCK__DOT_bf16, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="12773">12773</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::VDUP16q, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_GPR }, },</td></tr>
<tr><th id="12774">12774</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::VDUP16d, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_GPR }, },</td></tr>
<tr><th id="12775">12775</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::VDUP32q, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_GPR }, },</td></tr>
<tr><th id="12776">12776</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::VDUP32d, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_GPR }, },</td></tr>
<tr><th id="12777">12777</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::VDUP8q, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_GPR }, },</td></tr>
<tr><th id="12778">12778</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::VDUP8d, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_GPR }, },</td></tr>
<tr><th id="12779">12779</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::MVE_VDUP16, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_16, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12780">12780</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::MVE_VDUP32, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_32, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12781">12781</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::MVE_VDUP8, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_8, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12782">12782</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::VDUPLN16q, Convert__Reg1_2__Reg1_3__VectorIndex161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_DPR, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="12783">12783</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::VDUPLN16d, Convert__Reg1_2__Reg1_3__VectorIndex161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="12784">12784</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::VDUPLN32q, Convert__Reg1_2__Reg1_3__VectorIndex321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_DPR, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="12785">12785</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::VDUPLN32d, Convert__Reg1_2__Reg1_3__VectorIndex321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="12786">12786</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::VDUPLN8q, Convert__Reg1_2__Reg1_3__VectorIndex81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_DPR, MCK_VectorIndex8 }, },</td></tr>
<tr><th id="12787">12787</th><td>  { <var>2341</var> <i>/* vdup */</i>, ARM::VDUPLN8d, Convert__Reg1_2__Reg1_3__VectorIndex81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR, MCK_VectorIndex8 }, },</td></tr>
<tr><th id="12788">12788</th><td>  { <var>2346</var> <i>/* vdwdup */</i>, ARM::MVE_VDWDUPu16, Convert__Reg1_2__Reg1_3__Tie1_1_1__Reg1_4__VIDUP_imm1_5__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_tGPREven, MCK_tGPROdd, MCK_VIDUP_imm }, },</td></tr>
<tr><th id="12789">12789</th><td>  { <var>2346</var> <i>/* vdwdup */</i>, ARM::MVE_VDWDUPu32, Convert__Reg1_2__Reg1_3__Tie1_1_1__Reg1_4__VIDUP_imm1_5__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_tGPREven, MCK_tGPROdd, MCK_VIDUP_imm }, },</td></tr>
<tr><th id="12790">12790</th><td>  { <var>2346</var> <i>/* vdwdup */</i>, ARM::MVE_VDWDUPu8, Convert__Reg1_2__Reg1_3__Tie1_1_1__Reg1_4__VIDUP_imm1_5__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_tGPREven, MCK_tGPROdd, MCK_VIDUP_imm }, },</td></tr>
<tr><th id="12791">12791</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORq, Convert__Reg1_1__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12792">12792</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORd, Convert__Reg1_1__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12793">12793</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12794">12794</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12795">12795</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12796">12796</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12797">12797</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12798">12798</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12799">12799</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12800">12800</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12801">12801</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORq, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12802">12802</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORd, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12803">12803</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::MVE_VEOR, Convert__Reg1_1__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12804">12804</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12805">12805</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12806">12806</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12807">12807</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12808">12808</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12809">12809</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12810">12810</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12811">12811</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::VEORd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12812">12812</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::MVE_VEOR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12813">12813</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::MVE_VEOR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12814">12814</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::MVE_VEOR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12815">12815</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::MVE_VEOR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12816">12816</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::MVE_VEOR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12817">12817</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::MVE_VEOR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12818">12818</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::MVE_VEOR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12819">12819</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::MVE_VEOR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12820">12820</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::MVE_VEOR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12821">12821</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::MVE_VEOR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12822">12822</th><td>  { <var>2353</var> <i>/* veor */</i>, ARM::MVE_VEOR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12823">12823</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTq16, Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_151_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR, MCK_Imm0_15 }, },</td></tr>
<tr><th id="12824">12824</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTd16, Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_31_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR, MCK_Imm0_3 }, },</td></tr>
<tr><th id="12825">12825</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTq32, Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_151_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_Imm0_15 }, },</td></tr>
<tr><th id="12826">12826</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTd32, Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_11_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR, MCK_Imm0_1 }, },</td></tr>
<tr><th id="12827">12827</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTq64, Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_151_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR, MCK_Imm0_15 }, },</td></tr>
<tr><th id="12828">12828</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTq8, Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_151_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR, MCK_Imm0_15 }, },</td></tr>
<tr><th id="12829">12829</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTd8, Convert__Reg1_2__Reg1_2__Reg1_3__Imm0_71_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR, MCK_Imm0_7 }, },</td></tr>
<tr><th id="12830">12830</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTq16, Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_151_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR, MCK_QPR, MCK_Imm0_15 }, },</td></tr>
<tr><th id="12831">12831</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTd16, Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_31_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR, MCK_DPR, MCK_Imm0_3 }, },</td></tr>
<tr><th id="12832">12832</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTq32, Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_151_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR, MCK_Imm0_15 }, },</td></tr>
<tr><th id="12833">12833</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTd32, Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_11_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR, MCK_DPR, MCK_Imm0_1 }, },</td></tr>
<tr><th id="12834">12834</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTq64, Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_151_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR, MCK_QPR, MCK_Imm0_15 }, },</td></tr>
<tr><th id="12835">12835</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTq8, Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_151_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR, MCK_QPR, MCK_Imm0_15 }, },</td></tr>
<tr><th id="12836">12836</th><td>  { <var>2358</var> <i>/* vext */</i>, ARM::VEXTd8, Convert__Reg1_2__Reg1_3__Reg1_4__Imm0_71_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR, MCK_DPR, MCK_Imm0_7 }, },</td></tr>
<tr><th id="12837">12837</th><td>  { <var>2363</var> <i>/* vfma */</i>, ARM::VFMAfq, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasVFP4, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12838">12838</th><td>  { <var>2363</var> <i>/* vfma */</i>, ARM::VFMAfd, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasVFP4, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12839">12839</th><td>  { <var>2363</var> <i>/* vfma */</i>, ARM::VFMAS, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP4, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12840">12840</th><td>  { <var>2363</var> <i>/* vfma */</i>, ARM::VFMAD, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP4_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12841">12841</th><td>  { <var>2363</var> <i>/* vfma */</i>, ARM::VFMAhq, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12842">12842</th><td>  { <var>2363</var> <i>/* vfma */</i>, ARM::VFMAhd, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12843">12843</th><td>  { <var>2363</var> <i>/* vfma */</i>, ARM::VFMAH, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12844">12844</th><td>  { <var>2363</var> <i>/* vfma */</i>, ARM::MVE_VFMAf32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12845">12845</th><td>  { <var>2363</var> <i>/* vfma */</i>, ARM::MVE_VFMA_qr_f32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12846">12846</th><td>  { <var>2363</var> <i>/* vfma */</i>, ARM::MVE_VFMAf16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12847">12847</th><td>  { <var>2363</var> <i>/* vfma */</i>, ARM::MVE_VFMA_qr_f16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12848">12848</th><td>  { <var>2368</var> <i>/* vfmab */</i>, ARM::VBF16MALBQ, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasBF16_HasNEON, { MCK__DOT_bf16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12849">12849</th><td>  { <var>2368</var> <i>/* vfmab */</i>, ARM::VBF16MALBQI, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex161_4, AMFBS_HasBF16_HasNEON, { MCK__DOT_bf16, MCK_QPR, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="12850">12850</th><td>  { <var>2374</var> <i>/* vfmal */</i>, ARM::VFMALQ, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFP16FML, { MCK__DOT_f16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12851">12851</th><td>  { <var>2374</var> <i>/* vfmal */</i>, ARM::VFMALD, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFP16FML, { MCK__DOT_f16, MCK_DPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12852">12852</th><td>  { <var>2374</var> <i>/* vfmal */</i>, ARM::VFMALQI, Convert__Reg1_1__Reg1_2__Reg1_3__VectorIndex161_4, AMFBS_HasNEON_HasFP16FML, { MCK__DOT_f16, MCK_QPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="12853">12853</th><td>  { <var>2374</var> <i>/* vfmal */</i>, ARM::VFMALDI, Convert__Reg1_1__Reg1_2__Reg1_3__VectorIndex321_4, AMFBS_HasNEON_HasFP16FML, { MCK__DOT_f16, MCK_DPR, MCK_HPR, MCK_SPR_8, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="12854">12854</th><td>  { <var>2380</var> <i>/* vfmas */</i>, ARM::MVE_VFMA_qr_Sf32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12855">12855</th><td>  { <var>2380</var> <i>/* vfmas */</i>, ARM::MVE_VFMA_qr_Sf16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12856">12856</th><td>  { <var>2386</var> <i>/* vfmat */</i>, ARM::VBF16MALTQ, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasBF16_HasNEON, { MCK__DOT_bf16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12857">12857</th><td>  { <var>2386</var> <i>/* vfmat */</i>, ARM::VBF16MALTQI, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex161_4, AMFBS_HasBF16_HasNEON, { MCK__DOT_bf16, MCK_QPR, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="12858">12858</th><td>  { <var>2392</var> <i>/* vfms */</i>, ARM::VFMSfq, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasVFP4, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12859">12859</th><td>  { <var>2392</var> <i>/* vfms */</i>, ARM::VFMSfd, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasVFP4, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12860">12860</th><td>  { <var>2392</var> <i>/* vfms */</i>, ARM::VFMSS, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP4, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12861">12861</th><td>  { <var>2392</var> <i>/* vfms */</i>, ARM::VFMSD, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP4_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12862">12862</th><td>  { <var>2392</var> <i>/* vfms */</i>, ARM::VFMShq, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12863">12863</th><td>  { <var>2392</var> <i>/* vfms */</i>, ARM::VFMShd, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12864">12864</th><td>  { <var>2392</var> <i>/* vfms */</i>, ARM::VFMSH, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12865">12865</th><td>  { <var>2392</var> <i>/* vfms */</i>, ARM::MVE_VFMSf32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12866">12866</th><td>  { <var>2392</var> <i>/* vfms */</i>, ARM::MVE_VFMSf16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12867">12867</th><td>  { <var>2397</var> <i>/* vfmsl */</i>, ARM::VFMSLQ, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFP16FML, { MCK__DOT_f16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12868">12868</th><td>  { <var>2397</var> <i>/* vfmsl */</i>, ARM::VFMSLD, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFP16FML, { MCK__DOT_f16, MCK_DPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12869">12869</th><td>  { <var>2397</var> <i>/* vfmsl */</i>, ARM::VFMSLQI, Convert__Reg1_1__Reg1_2__Reg1_3__VectorIndex161_4, AMFBS_HasNEON_HasFP16FML, { MCK__DOT_f16, MCK_QPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="12870">12870</th><td>  { <var>2397</var> <i>/* vfmsl */</i>, ARM::VFMSLDI, Convert__Reg1_1__Reg1_2__Reg1_3__VectorIndex321_4, AMFBS_HasNEON_HasFP16FML, { MCK__DOT_f16, MCK_DPR, MCK_HPR, MCK_SPR_8, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="12871">12871</th><td>  { <var>2403</var> <i>/* vfnma */</i>, ARM::VFNMAS, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP4, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12872">12872</th><td>  { <var>2403</var> <i>/* vfnma */</i>, ARM::VFNMAD, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP4_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12873">12873</th><td>  { <var>2403</var> <i>/* vfnma */</i>, ARM::VFNMAH, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12874">12874</th><td>  { <var>2409</var> <i>/* vfnms */</i>, ARM::VFNMSS, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP4, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12875">12875</th><td>  { <var>2409</var> <i>/* vfnms */</i>, ARM::VFNMSD, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP4_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12876">12876</th><td>  { <var>2409</var> <i>/* vfnms */</i>, ARM::VFNMSH, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12877">12877</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12878">12878</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12879">12879</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12880">12880</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12881">12881</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12882">12882</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12883">12883</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12884">12884</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12885">12885</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12886">12886</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12887">12887</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12888">12888</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12889">12889</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12890">12890</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12891">12891</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12892">12892</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12893">12893</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12894">12894</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12895">12895</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12896">12896</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12897">12897</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12898">12898</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12899">12899</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12900">12900</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::VHADDuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12901">12901</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::MVE_VHADDs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12902">12902</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::MVE_VHADD_qr_s16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12903">12903</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::MVE_VHADDs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12904">12904</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::MVE_VHADD_qr_s32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12905">12905</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::MVE_VHADDs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12906">12906</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::MVE_VHADD_qr_s8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12907">12907</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::MVE_VHADDu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12908">12908</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::MVE_VHADD_qr_u16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12909">12909</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::MVE_VHADDu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12910">12910</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::MVE_VHADD_qr_u32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12911">12911</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::MVE_VHADDu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12912">12912</th><td>  { <var>2415</var> <i>/* vhadd */</i>, ARM::MVE_VHADD_qr_u8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12913">12913</th><td>  { <var>2421</var> <i>/* vhcadd */</i>, ARM::MVE_VHCADDs16, Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationOdd1_5__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_ComplexRotationOdd }, },</td></tr>
<tr><th id="12914">12914</th><td>  { <var>2421</var> <i>/* vhcadd */</i>, ARM::MVE_VHCADDs32, Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationOdd1_5__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_ComplexRotationOdd }, },</td></tr>
<tr><th id="12915">12915</th><td>  { <var>2421</var> <i>/* vhcadd */</i>, ARM::MVE_VHCADDs8, Convert__Reg1_2__Reg1_3__Reg1_4__ComplexRotationOdd1_5__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR, MCK_ComplexRotationOdd }, },</td></tr>
<tr><th id="12916">12916</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12917">12917</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12918">12918</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12919">12919</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12920">12920</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12921">12921</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12922">12922</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12923">12923</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12924">12924</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12925">12925</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12926">12926</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12927">12927</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12928">12928</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12929">12929</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12930">12930</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12931">12931</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12932">12932</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12933">12933</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12934">12934</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12935">12935</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12936">12936</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12937">12937</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12938">12938</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="12939">12939</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::VHSUBuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="12940">12940</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::MVE_VHSUBs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12941">12941</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::MVE_VHSUB_qr_s16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12942">12942</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::MVE_VHSUBs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12943">12943</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::MVE_VHSUB_qr_s32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12944">12944</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::MVE_VHSUBs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12945">12945</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::MVE_VHSUB_qr_s8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12946">12946</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::MVE_VHSUBu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12947">12947</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::MVE_VHSUB_qr_u16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12948">12948</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::MVE_VHSUBu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12949">12949</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::MVE_VHSUB_qr_u32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12950">12950</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::MVE_VHSUBu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="12951">12951</th><td>  { <var>2428</var> <i>/* vhsub */</i>, ARM::MVE_VHSUB_qr_u8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="12952">12952</th><td>  { <var>2434</var> <i>/* vidup */</i>, ARM::MVE_VIDUPu16, Convert__Reg1_2__Reg1_3__Tie1_1_1__VIDUP_imm1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_tGPREven, MCK_VIDUP_imm }, },</td></tr>
<tr><th id="12953">12953</th><td>  { <var>2434</var> <i>/* vidup */</i>, ARM::MVE_VIDUPu32, Convert__Reg1_2__Reg1_3__Tie1_1_1__VIDUP_imm1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_tGPREven, MCK_VIDUP_imm }, },</td></tr>
<tr><th id="12954">12954</th><td>  { <var>2434</var> <i>/* vidup */</i>, ARM::MVE_VIDUPu8, Convert__Reg1_2__Reg1_3__Tie1_1_1__VIDUP_imm1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_tGPREven, MCK_VIDUP_imm }, },</td></tr>
<tr><th id="12955">12955</th><td>  { <var>2440</var> <i>/* vins */</i>, ARM::VINSH, Convert__Reg1_1__Reg1_2, AMFBS_HasFullFP16, { MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="12956">12956</th><td>  { <var>2445</var> <i>/* viwdup */</i>, ARM::MVE_VIWDUPu16, Convert__Reg1_2__Reg1_3__Tie1_1_1__Reg1_4__VIDUP_imm1_5__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_tGPREven, MCK_tGPROdd, MCK_VIDUP_imm }, },</td></tr>
<tr><th id="12957">12957</th><td>  { <var>2445</var> <i>/* viwdup */</i>, ARM::MVE_VIWDUPu32, Convert__Reg1_2__Reg1_3__Tie1_1_1__Reg1_4__VIDUP_imm1_5__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_tGPREven, MCK_tGPROdd, MCK_VIDUP_imm }, },</td></tr>
<tr><th id="12958">12958</th><td>  { <var>2445</var> <i>/* viwdup */</i>, ARM::MVE_VIWDUPu8, Convert__Reg1_2__Reg1_3__Tie1_1_1__Reg1_4__VIDUP_imm1_5__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_tGPREven, MCK_tGPROdd, MCK_VIDUP_imm }, },</td></tr>
<tr><th id="12959">12959</th><td>  { <var>2452</var> <i>/* vjcvt */</i>, ARM::VJCVT, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFPARMv8_HasV8_3a, { MCK_CondCode, MCK__DOT_s32, MCK__DOT_f64, MCK_HPR, MCK_DPR }, },</td></tr>
<tr><th id="12960">12960</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPq16, Convert__VecListDPairAllLanes1_2__DupAlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory16 }, },</td></tr>
<tr><th id="12961">12961</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1q16, Convert__VecListDPair1_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="12962">12962</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d16Q, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="12963">12963</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPd16, Convert__VecListOneDAllLanes1_2__DupAlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneDAllLanes, MCK_DupAlignedMemory16 }, },</td></tr>
<tr><th id="12964">12964</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d16, Convert__VecListOneD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="12965">12965</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNdAsm_16, Convert__VecListOneDHWordIndexed2_2__AlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneDHWordIndexed, MCK_AlignedMemory16 }, },</td></tr>
<tr><th id="12966">12966</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d16T, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="12967">12967</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPq32, Convert__VecListDPairAllLanes1_2__DupAlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory32 }, },</td></tr>
<tr><th id="12968">12968</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1q32, Convert__VecListDPair1_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="12969">12969</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d32Q, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="12970">12970</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPd32, Convert__VecListOneDAllLanes1_2__DupAlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneDAllLanes, MCK_DupAlignedMemory32 }, },</td></tr>
<tr><th id="12971">12971</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d32, Convert__VecListOneD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="12972">12972</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNdAsm_32, Convert__VecListOneDWordIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneDWordIndexed, MCK_AlignedMemory32 }, },</td></tr>
<tr><th id="12973">12973</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d32T, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="12974">12974</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1q64, Convert__VecListDPair1_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="12975">12975</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d64Q, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="12976">12976</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d64, Convert__VecListOneD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListOneD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="12977">12977</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d64T, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="12978">12978</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPq8, Convert__VecListDPairAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairAllLanes, MCK_DupAlignedMemoryNone }, },</td></tr>
<tr><th id="12979">12979</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1q8, Convert__VecListDPair1_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="12980">12980</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d8Q, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="12981">12981</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPd8, Convert__VecListOneDAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneDAllLanes, MCK_DupAlignedMemoryNone }, },</td></tr>
<tr><th id="12982">12982</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d8, Convert__VecListOneD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="12983">12983</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNdAsm_8, Convert__VecListOneDByteIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneDByteIndexed, MCK_AlignedMemoryNone }, },</td></tr>
<tr><th id="12984">12984</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d8T, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="12985">12985</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPq16wb_fixed, Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory16, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="12986">12986</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPq16wb_register, Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory162_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory16, MCK_rGPR }, },</td></tr>
<tr><th id="12987">12987</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1q16wb_fixed, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="12988">12988</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1q16wb_register, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="12989">12989</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d16Qwb_fixed, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="12990">12990</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d16Qwb_register, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="12991">12991</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPd16wb_fixed, Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneDAllLanes, MCK_DupAlignedMemory16, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="12992">12992</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPd16wb_register, Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemory162_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneDAllLanes, MCK_DupAlignedMemory16, MCK_rGPR }, },</td></tr>
<tr><th id="12993">12993</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d16wb_fixed, Convert__VecListOneD1_2__imm_95_0__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="12994">12994</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d16wb_register, Convert__VecListOneD1_2__imm_95_0__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="12995">12995</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNdWB_fixed_Asm_16, Convert__VecListOneDHWordIndexed2_2__AlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneDHWordIndexed, MCK_AlignedMemory16, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="12996">12996</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNdWB_register_Asm_16, Convert__VecListOneDHWordIndexed2_2__AlignedMemory162_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneDHWordIndexed, MCK_AlignedMemory16, MCK_rGPR }, },</td></tr>
<tr><th id="12997">12997</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d16Twb_fixed, Convert__VecListThreeD1_2__imm_95_0__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="12998">12998</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d16Twb_register, Convert__VecListThreeD1_2__imm_95_0__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="12999">12999</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPq32wb_fixed, Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13000">13000</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPq32wb_register, Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="13001">13001</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1q32wb_fixed, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13002">13002</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1q32wb_register, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="13003">13003</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d32Qwb_fixed, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13004">13004</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d32Qwb_register, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="13005">13005</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPd32wb_fixed, Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneDAllLanes, MCK_DupAlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13006">13006</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPd32wb_register, Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneDAllLanes, MCK_DupAlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="13007">13007</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d32wb_fixed, Convert__VecListOneD1_2__imm_95_0__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13008">13008</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d32wb_register, Convert__VecListOneD1_2__imm_95_0__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13009">13009</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNdWB_fixed_Asm_32, Convert__VecListOneDWordIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneDWordIndexed, MCK_AlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13010">13010</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNdWB_register_Asm_32, Convert__VecListOneDWordIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneDWordIndexed, MCK_AlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="13011">13011</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d32Twb_fixed, Convert__VecListThreeD1_2__imm_95_0__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13012">13012</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d32Twb_register, Convert__VecListThreeD1_2__imm_95_0__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13013">13013</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1q64wb_fixed, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13014">13014</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1q64wb_register, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="13015">13015</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d64Qwb_fixed, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13016">13016</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d64Qwb_register, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="13017">13017</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d64wb_fixed, Convert__VecListOneD1_2__imm_95_0__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListOneD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13018">13018</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d64wb_register, Convert__VecListOneD1_2__imm_95_0__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListOneD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13019">13019</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d64Twb_fixed, Convert__VecListThreeD1_2__imm_95_0__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13020">13020</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d64Twb_register, Convert__VecListThreeD1_2__imm_95_0__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13021">13021</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPq8wb_fixed, Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairAllLanes, MCK_DupAlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13022">13022</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPq8wb_register, Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairAllLanes, MCK_DupAlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13023">13023</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1q8wb_fixed, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13024">13024</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1q8wb_register, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="13025">13025</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d8Qwb_fixed, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13026">13026</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d8Qwb_register, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="13027">13027</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPd8wb_fixed, Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneDAllLanes, MCK_DupAlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13028">13028</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1DUPd8wb_register, Convert__VecListOneDAllLanes1_2__imm_95_0__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneDAllLanes, MCK_DupAlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13029">13029</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d8wb_fixed, Convert__VecListOneD1_2__imm_95_0__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13030">13030</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d8wb_register, Convert__VecListOneD1_2__imm_95_0__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13031">13031</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNdWB_fixed_Asm_8, Convert__VecListOneDByteIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneDByteIndexed, MCK_AlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13032">13032</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNdWB_register_Asm_8, Convert__VecListOneDByteIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneDByteIndexed, MCK_AlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13033">13033</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d8Twb_fixed, Convert__VecListThreeD1_2__imm_95_0__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13034">13034</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1d8Twb_register, Convert__VecListThreeD1_2__imm_95_0__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13035">13035</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNd16, Convert__Reg1_3__AlignedMemory2_8__Tie0_1_1__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK__91_, MCK_Imm, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13036">13036</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNd8, Convert__Reg1_3__AlignedMemory2_8__Tie0_1_1__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK__91_, MCK_Imm, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13037">13037</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNd16_UPD, Convert__Reg1_3__imm_95_0__AlignedMemory2_8__Imm1_9__Tie0_1_1__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK__91_, MCK_Imm, MCK__93_, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13038">13038</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNd32, Convert__Reg1_3__Reg1_8__Imm1_9__Tie0_1_1__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK__91_, MCK_Imm, MCK__93_, MCK__125_, MCK_GPR, MCK_Imm }, },</td></tr>
<tr><th id="13039">13039</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNd32_UPD, Convert__Reg1_3__imm_95_0__AlignedMemory2_8__Imm1_9__Tie0_1_1__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK__91_, MCK_Imm, MCK__93_, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13040">13040</th><td>  { <var>2458</var> <i>/* vld1 */</i>, ARM::VLD1LNd8_UPD, Convert__Reg1_3__imm_95_0__AlignedMemory2_8__Imm1_9__Tie0_1_1__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK__91_, MCK_Imm, MCK__93_, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13041">13041</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd16, Convert__VecListDPairAllLanes1_2__DupAlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory32 }, },</td></tr>
<tr><th id="13042">13042</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2d16, Convert__VecListDPair1_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="13043">13043</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd16x2, Convert__VecListDPairSpacedAllLanes1_2__DupAlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairSpacedAllLanes, MCK_DupAlignedMemory32 }, },</td></tr>
<tr><th id="13044">13044</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2b16, Convert__VecListDPairSpaced1_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="13045">13045</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2q16, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="13046">13046</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNdAsm_16, Convert__VecListTwoDHWordIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListTwoDHWordIndexed, MCK_AlignedMemory32 }, },</td></tr>
<tr><th id="13047">13047</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNqAsm_16, Convert__VecListTwoQHWordIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListTwoQHWordIndexed, MCK_AlignedMemory32 }, },</td></tr>
<tr><th id="13048">13048</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd32, Convert__VecListDPairAllLanes1_2__DupAlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory64 }, },</td></tr>
<tr><th id="13049">13049</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2d32, Convert__VecListDPair1_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="13050">13050</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd32x2, Convert__VecListDPairSpacedAllLanes1_2__DupAlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairSpacedAllLanes, MCK_DupAlignedMemory64 }, },</td></tr>
<tr><th id="13051">13051</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2b32, Convert__VecListDPairSpaced1_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="13052">13052</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2q32, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="13053">13053</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNdAsm_32, Convert__VecListTwoDWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListTwoDWordIndexed, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="13054">13054</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNqAsm_32, Convert__VecListTwoQWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListTwoQWordIndexed, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="13055">13055</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd8, Convert__VecListDPairAllLanes1_2__DupAlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory16 }, },</td></tr>
<tr><th id="13056">13056</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2d8, Convert__VecListDPair1_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="13057">13057</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd8x2, Convert__VecListDPairSpacedAllLanes1_2__DupAlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairSpacedAllLanes, MCK_DupAlignedMemory16 }, },</td></tr>
<tr><th id="13058">13058</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2b8, Convert__VecListDPairSpaced1_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="13059">13059</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2q8, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="13060">13060</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNdAsm_8, Convert__VecListTwoDByteIndexed2_2__AlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListTwoDByteIndexed, MCK_AlignedMemory16 }, },</td></tr>
<tr><th id="13061">13061</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd16wb_fixed, Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13062">13062</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd16wb_register, Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="13063">13063</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2d16wb_fixed, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13064">13064</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2d16wb_register, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="13065">13065</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd16x2wb_fixed, Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairSpacedAllLanes, MCK_DupAlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13066">13066</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd16x2wb_register, Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairSpacedAllLanes, MCK_DupAlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="13067">13067</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2b16wb_fixed, Convert__VecListDPairSpaced1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13068">13068</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2b16wb_register, Convert__VecListDPairSpaced1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="13069">13069</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2q16wb_fixed, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13070">13070</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2q16wb_register, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="13071">13071</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNdWB_fixed_Asm_16, Convert__VecListTwoDHWordIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListTwoDHWordIndexed, MCK_AlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13072">13072</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNdWB_register_Asm_16, Convert__VecListTwoDHWordIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListTwoDHWordIndexed, MCK_AlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="13073">13073</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNqWB_fixed_Asm_16, Convert__VecListTwoQHWordIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListTwoQHWordIndexed, MCK_AlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13074">13074</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNqWB_register_Asm_16, Convert__VecListTwoQHWordIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListTwoQHWordIndexed, MCK_AlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="13075">13075</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd32wb_fixed, Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13076">13076</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd32wb_register, Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13077">13077</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2d32wb_fixed, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13078">13078</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2d32wb_register, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="13079">13079</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd32x2wb_fixed, Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairSpacedAllLanes, MCK_DupAlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13080">13080</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd32x2wb_register, Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairSpacedAllLanes, MCK_DupAlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13081">13081</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2b32wb_fixed, Convert__VecListDPairSpaced1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13082">13082</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2b32wb_register, Convert__VecListDPairSpaced1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="13083">13083</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2q32wb_fixed, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13084">13084</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2q32wb_register, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="13085">13085</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNdWB_fixed_Asm_32, Convert__VecListTwoDWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListTwoDWordIndexed, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13086">13086</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNdWB_register_Asm_32, Convert__VecListTwoDWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListTwoDWordIndexed, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13087">13087</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNqWB_fixed_Asm_32, Convert__VecListTwoQWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListTwoQWordIndexed, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13088">13088</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNqWB_register_Asm_32, Convert__VecListTwoQWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListTwoQWordIndexed, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13089">13089</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd8wb_fixed, Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory16, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13090">13090</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd8wb_register, Convert__VecListDPairAllLanes1_2__imm_95_0__DupAlignedMemory162_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairAllLanes, MCK_DupAlignedMemory16, MCK_rGPR }, },</td></tr>
<tr><th id="13091">13091</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2d8wb_fixed, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13092">13092</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2d8wb_register, Convert__VecListDPair1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="13093">13093</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd8x2wb_fixed, Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairSpacedAllLanes, MCK_DupAlignedMemory16, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13094">13094</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2DUPd8x2wb_register, Convert__VecListDPairSpacedAllLanes1_2__imm_95_0__DupAlignedMemory162_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairSpacedAllLanes, MCK_DupAlignedMemory16, MCK_rGPR }, },</td></tr>
<tr><th id="13095">13095</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2b8wb_fixed, Convert__VecListDPairSpaced1_2__imm_95_0__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13096">13096</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2b8wb_register, Convert__VecListDPairSpaced1_2__imm_95_0__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="13097">13097</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2q8wb_fixed, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13098">13098</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2q8wb_register, Convert__VecListFourD1_2__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="13099">13099</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNdWB_fixed_Asm_8, Convert__VecListTwoDByteIndexed2_2__AlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListTwoDByteIndexed, MCK_AlignedMemory16, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13100">13100</th><td>  { <var>2463</var> <i>/* vld2 */</i>, ARM::VLD2LNdWB_register_Asm_8, Convert__VecListTwoDByteIndexed2_2__AlignedMemory162_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListTwoDByteIndexed, MCK_AlignedMemory16, MCK_rGPR }, },</td></tr>
<tr><th id="13101">13101</th><td>  { <var>2468</var> <i>/* vld20 */</i>, ARM::MVE_VLD20_16, Convert__VecListTwoMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListTwoMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13102">13102</th><td>  { <var>2468</var> <i>/* vld20 */</i>, ARM::MVE_VLD20_32, Convert__VecListTwoMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListTwoMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13103">13103</th><td>  { <var>2468</var> <i>/* vld20 */</i>, ARM::MVE_VLD20_8, Convert__VecListTwoMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListTwoMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13104">13104</th><td>  { <var>2468</var> <i>/* vld20 */</i>, ARM::MVE_VLD20_16_wb, Convert__VecListTwoMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListTwoMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13105">13105</th><td>  { <var>2468</var> <i>/* vld20 */</i>, ARM::MVE_VLD20_32_wb, Convert__VecListTwoMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListTwoMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13106">13106</th><td>  { <var>2468</var> <i>/* vld20 */</i>, ARM::MVE_VLD20_8_wb, Convert__VecListTwoMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListTwoMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13107">13107</th><td>  { <var>2474</var> <i>/* vld21 */</i>, ARM::MVE_VLD21_16, Convert__VecListTwoMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListTwoMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13108">13108</th><td>  { <var>2474</var> <i>/* vld21 */</i>, ARM::MVE_VLD21_32, Convert__VecListTwoMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListTwoMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13109">13109</th><td>  { <var>2474</var> <i>/* vld21 */</i>, ARM::MVE_VLD21_8, Convert__VecListTwoMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListTwoMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13110">13110</th><td>  { <var>2474</var> <i>/* vld21 */</i>, ARM::MVE_VLD21_16_wb, Convert__VecListTwoMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListTwoMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13111">13111</th><td>  { <var>2474</var> <i>/* vld21 */</i>, ARM::MVE_VLD21_32_wb, Convert__VecListTwoMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListTwoMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13112">13112</th><td>  { <var>2474</var> <i>/* vld21 */</i>, ARM::MVE_VLD21_8_wb, Convert__VecListTwoMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListTwoMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13113">13113</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPdAsm_16, Convert__VecListThreeDAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeDAllLanes, MCK_DupAlignedMemoryNone }, },</td></tr>
<tr><th id="13114">13114</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3dAsm_16, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="13115">13115</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNdAsm_16, Convert__VecListThreeDHWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeDHWordIndexed, MCK_AlignedMemoryNone }, },</td></tr>
<tr><th id="13116">13116</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPqAsm_16, Convert__VecListThreeQAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQAllLanes, MCK_DupAlignedMemoryNone }, },</td></tr>
<tr><th id="13117">13117</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3qAsm_16, Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQ, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="13118">13118</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNqAsm_16, Convert__VecListThreeQHWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQHWordIndexed, MCK_AlignedMemoryNone }, },</td></tr>
<tr><th id="13119">13119</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPdAsm_32, Convert__VecListThreeDAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeDAllLanes, MCK_DupAlignedMemoryNone }, },</td></tr>
<tr><th id="13120">13120</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3dAsm_32, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="13121">13121</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNdAsm_32, Convert__VecListThreeDWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeDWordIndexed, MCK_AlignedMemoryNone }, },</td></tr>
<tr><th id="13122">13122</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPqAsm_32, Convert__VecListThreeQAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQAllLanes, MCK_DupAlignedMemoryNone }, },</td></tr>
<tr><th id="13123">13123</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3qAsm_32, Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQ, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="13124">13124</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNqAsm_32, Convert__VecListThreeQWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQWordIndexed, MCK_AlignedMemoryNone }, },</td></tr>
<tr><th id="13125">13125</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPdAsm_8, Convert__VecListThreeDAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeDAllLanes, MCK_DupAlignedMemoryNone }, },</td></tr>
<tr><th id="13126">13126</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3dAsm_8, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="13127">13127</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNdAsm_8, Convert__VecListThreeDByteIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeDByteIndexed, MCK_AlignedMemoryNone }, },</td></tr>
<tr><th id="13128">13128</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPqAsm_8, Convert__VecListThreeQAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeQAllLanes, MCK_DupAlignedMemoryNone }, },</td></tr>
<tr><th id="13129">13129</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3qAsm_8, Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeQ, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="13130">13130</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPdWB_fixed_Asm_16, Convert__VecListThreeDAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeDAllLanes, MCK_DupAlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13131">13131</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPdWB_register_Asm_16, Convert__VecListThreeDAllLanes1_2__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeDAllLanes, MCK_DupAlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13132">13132</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3dWB_fixed_Asm_16, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13133">13133</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3dWB_register_Asm_16, Convert__VecListThreeD1_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13134">13134</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNdWB_fixed_Asm_16, Convert__VecListThreeDHWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeDHWordIndexed, MCK_AlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13135">13135</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNdWB_register_Asm_16, Convert__VecListThreeDHWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeDHWordIndexed, MCK_AlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13136">13136</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPqWB_fixed_Asm_16, Convert__VecListThreeQAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQAllLanes, MCK_DupAlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13137">13137</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPqWB_register_Asm_16, Convert__VecListThreeQAllLanes1_2__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQAllLanes, MCK_DupAlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13138">13138</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3qWB_fixed_Asm_16, Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQ, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13139">13139</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3qWB_register_Asm_16, Convert__VecListThreeQ1_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQ, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13140">13140</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNqWB_fixed_Asm_16, Convert__VecListThreeQHWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQHWordIndexed, MCK_AlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13141">13141</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNqWB_register_Asm_16, Convert__VecListThreeQHWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQHWordIndexed, MCK_AlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13142">13142</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPdWB_fixed_Asm_32, Convert__VecListThreeDAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeDAllLanes, MCK_DupAlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13143">13143</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPdWB_register_Asm_32, Convert__VecListThreeDAllLanes1_2__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeDAllLanes, MCK_DupAlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13144">13144</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3dWB_fixed_Asm_32, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13145">13145</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3dWB_register_Asm_32, Convert__VecListThreeD1_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13146">13146</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNdWB_fixed_Asm_32, Convert__VecListThreeDWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeDWordIndexed, MCK_AlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13147">13147</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNdWB_register_Asm_32, Convert__VecListThreeDWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeDWordIndexed, MCK_AlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13148">13148</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPqWB_fixed_Asm_32, Convert__VecListThreeQAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQAllLanes, MCK_DupAlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13149">13149</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPqWB_register_Asm_32, Convert__VecListThreeQAllLanes1_2__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQAllLanes, MCK_DupAlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13150">13150</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3qWB_fixed_Asm_32, Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQ, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13151">13151</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3qWB_register_Asm_32, Convert__VecListThreeQ1_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQ, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13152">13152</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNqWB_fixed_Asm_32, Convert__VecListThreeQWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQWordIndexed, MCK_AlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13153">13153</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNqWB_register_Asm_32, Convert__VecListThreeQWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQWordIndexed, MCK_AlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13154">13154</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPdWB_fixed_Asm_8, Convert__VecListThreeDAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeDAllLanes, MCK_DupAlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13155">13155</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPdWB_register_Asm_8, Convert__VecListThreeDAllLanes1_2__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeDAllLanes, MCK_DupAlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13156">13156</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3dWB_fixed_Asm_8, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13157">13157</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3dWB_register_Asm_8, Convert__VecListThreeD1_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13158">13158</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNdWB_fixed_Asm_8, Convert__VecListThreeDByteIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeDByteIndexed, MCK_AlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13159">13159</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3LNdWB_register_Asm_8, Convert__VecListThreeDByteIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeDByteIndexed, MCK_AlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13160">13160</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPqWB_fixed_Asm_8, Convert__VecListThreeQAllLanes1_2__DupAlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeQAllLanes, MCK_DupAlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13161">13161</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPqWB_register_Asm_8, Convert__VecListThreeQAllLanes1_2__DupAlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeQAllLanes, MCK_DupAlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="13162">13162</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3qWB_fixed_Asm_8, Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeQ, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13163">13163</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3qWB_register_Asm_8, Convert__VecListThreeQ1_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeQ, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13164">13164</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3d16, Convert__Reg1_3__Reg1_4__Reg1_5__AlignedMemory2_7__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13165">13165</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3q16, Convert__Reg1_3__Reg1_4__Reg1_5__AlignedMemory2_7__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13166">13166</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3d32, Convert__Reg1_3__Reg1_4__Reg1_5__AlignedMemory2_7__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13167">13167</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3q32, Convert__Reg1_3__Reg1_4__Reg1_5__AlignedMemory2_7__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13168">13168</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3d8, Convert__Reg1_3__Reg1_4__Reg1_5__AlignedMemory2_7__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13169">13169</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3q8, Convert__Reg1_3__Reg1_4__Reg1_5__AlignedMemory2_7__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13170">13170</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3d16_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__imm_95_0__AlignedMemory2_7__Imm1_8__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13171">13171</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3q16_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__imm_95_0__AlignedMemory2_7__Imm1_8__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13172">13172</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3d32_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__imm_95_0__AlignedMemory2_7__Imm1_8__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13173">13173</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3q32_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__imm_95_0__AlignedMemory2_7__Imm1_8__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13174">13174</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3d8_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__imm_95_0__AlignedMemory2_7__Imm1_8__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13175">13175</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3q8_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__imm_95_0__AlignedMemory2_7__Imm1_8__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13176">13176</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPd16, Convert__Reg1_3__Reg1_6__Reg1_9__AlignedMemory2_13__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13177">13177</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPq16, Convert__Reg1_3__Reg1_6__Reg1_9__AlignedMemory2_13__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13178">13178</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPd32, Convert__Reg1_3__Reg1_6__Reg1_9__AlignedMemory2_13__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13179">13179</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPq32, Convert__Reg1_3__Reg1_6__Reg1_9__AlignedMemory2_13__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13180">13180</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPd8, Convert__Reg1_3__Reg1_6__Reg1_9__AlignedMemory2_13__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13181">13181</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPq8, Convert__Reg1_3__Reg1_6__Reg1_9__AlignedMemory2_13__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13182">13182</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPd16_UPD, Convert__Reg1_3__Reg1_6__Reg1_9__imm_95_0__DupAlignedMemory642_13__Imm1_14__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_DupAlignedMemory64, MCK_Imm }, },</td></tr>
<tr><th id="13183">13183</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPq16_UPD, Convert__Reg1_3__Reg1_6__Reg1_9__imm_95_0__DupAlignedMemory642_13__Imm1_14__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_DupAlignedMemory64, MCK_Imm }, },</td></tr>
<tr><th id="13184">13184</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPd32_UPD, Convert__Reg1_3__Reg1_6__Reg1_9__imm_95_0__DupAlignedMemory642_13__Imm1_14__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_DupAlignedMemory64, MCK_Imm }, },</td></tr>
<tr><th id="13185">13185</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPq32_UPD, Convert__Reg1_3__Reg1_6__Reg1_9__imm_95_0__DupAlignedMemory642_13__Imm1_14__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_DupAlignedMemory64, MCK_Imm }, },</td></tr>
<tr><th id="13186">13186</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPd8_UPD, Convert__Reg1_3__Reg1_6__Reg1_9__imm_95_0__DupAlignedMemory642_13__Imm1_14__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_DupAlignedMemory64, MCK_Imm }, },</td></tr>
<tr><th id="13187">13187</th><td>  { <var>2480</var> <i>/* vld3 */</i>, ARM::VLD3DUPq8_UPD, Convert__Reg1_3__Reg1_6__Reg1_9__imm_95_0__DupAlignedMemory642_13__Imm1_14__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_DupAlignedMemory64, MCK_Imm }, },</td></tr>
<tr><th id="13188">13188</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPdAsm_16, Convert__VecListFourDAllLanes1_2__DupAlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourDAllLanes, MCK_DupAlignedMemory64 }, },</td></tr>
<tr><th id="13189">13189</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4dAsm_16, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="13190">13190</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNdAsm_16, Convert__VecListFourDHWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourDHWordIndexed, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="13191">13191</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPqAsm_16, Convert__VecListFourQAllLanes1_2__DupAlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQAllLanes, MCK_DupAlignedMemory64 }, },</td></tr>
<tr><th id="13192">13192</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4qAsm_16, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQ, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="13193">13193</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNqAsm_16, Convert__VecListFourQHWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQHWordIndexed, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="13194">13194</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPdAsm_32, Convert__VecListFourDAllLanes1_2__DupAlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourDAllLanes, MCK_DupAlignedMemory64or128 }, },</td></tr>
<tr><th id="13195">13195</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4dAsm_32, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="13196">13196</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNdAsm_32, Convert__VecListFourDWordIndexed2_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourDWordIndexed, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="13197">13197</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPqAsm_32, Convert__VecListFourQAllLanes1_2__DupAlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQAllLanes, MCK_DupAlignedMemory64or128 }, },</td></tr>
<tr><th id="13198">13198</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4qAsm_32, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQ, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="13199">13199</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNqAsm_32, Convert__VecListFourQWordIndexed2_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQWordIndexed, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="13200">13200</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPdAsm_8, Convert__VecListFourDAllLanes1_2__DupAlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourDAllLanes, MCK_DupAlignedMemory32 }, },</td></tr>
<tr><th id="13201">13201</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4dAsm_8, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="13202">13202</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNdAsm_8, Convert__VecListFourDByteIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourDByteIndexed, MCK_AlignedMemory32 }, },</td></tr>
<tr><th id="13203">13203</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPqAsm_8, Convert__VecListFourQAllLanes1_2__DupAlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourQAllLanes, MCK_DupAlignedMemory32 }, },</td></tr>
<tr><th id="13204">13204</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4qAsm_8, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourQ, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="13205">13205</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPdWB_fixed_Asm_16, Convert__VecListFourDAllLanes1_2__DupAlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourDAllLanes, MCK_DupAlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13206">13206</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPdWB_register_Asm_16, Convert__VecListFourDAllLanes1_2__DupAlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourDAllLanes, MCK_DupAlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13207">13207</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4dWB_fixed_Asm_16, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13208">13208</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4dWB_register_Asm_16, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="13209">13209</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNdWB_fixed_Asm_16, Convert__VecListFourDHWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourDHWordIndexed, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13210">13210</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNdWB_register_Asm_16, Convert__VecListFourDHWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourDHWordIndexed, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13211">13211</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPqWB_fixed_Asm_16, Convert__VecListFourQAllLanes1_2__DupAlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQAllLanes, MCK_DupAlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13212">13212</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPqWB_register_Asm_16, Convert__VecListFourQAllLanes1_2__DupAlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQAllLanes, MCK_DupAlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13213">13213</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4qWB_fixed_Asm_16, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQ, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13214">13214</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4qWB_register_Asm_16, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQ, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="13215">13215</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNqWB_fixed_Asm_16, Convert__VecListFourQHWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQHWordIndexed, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13216">13216</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNqWB_register_Asm_16, Convert__VecListFourQHWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQHWordIndexed, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="13217">13217</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPdWB_fixed_Asm_32, Convert__VecListFourDAllLanes1_2__DupAlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourDAllLanes, MCK_DupAlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13218">13218</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPdWB_register_Asm_32, Convert__VecListFourDAllLanes1_2__DupAlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourDAllLanes, MCK_DupAlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="13219">13219</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4dWB_fixed_Asm_32, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13220">13220</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4dWB_register_Asm_32, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="13221">13221</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNdWB_fixed_Asm_32, Convert__VecListFourDWordIndexed2_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourDWordIndexed, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13222">13222</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNdWB_register_Asm_32, Convert__VecListFourDWordIndexed2_2__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourDWordIndexed, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="13223">13223</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPqWB_fixed_Asm_32, Convert__VecListFourQAllLanes1_2__DupAlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQAllLanes, MCK_DupAlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13224">13224</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPqWB_register_Asm_32, Convert__VecListFourQAllLanes1_2__DupAlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQAllLanes, MCK_DupAlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="13225">13225</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4qWB_fixed_Asm_32, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQ, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13226">13226</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4qWB_register_Asm_32, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQ, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="13227">13227</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNqWB_fixed_Asm_32, Convert__VecListFourQWordIndexed2_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQWordIndexed, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13228">13228</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNqWB_register_Asm_32, Convert__VecListFourQWordIndexed2_2__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQWordIndexed, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="13229">13229</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPdWB_fixed_Asm_8, Convert__VecListFourDAllLanes1_2__DupAlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourDAllLanes, MCK_DupAlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13230">13230</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPdWB_register_Asm_8, Convert__VecListFourDAllLanes1_2__DupAlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourDAllLanes, MCK_DupAlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="13231">13231</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4dWB_fixed_Asm_8, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13232">13232</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4dWB_register_Asm_8, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="13233">13233</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNdWB_fixed_Asm_8, Convert__VecListFourDByteIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourDByteIndexed, MCK_AlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13234">13234</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4LNdWB_register_Asm_8, Convert__VecListFourDByteIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourDByteIndexed, MCK_AlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="13235">13235</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPqWB_fixed_Asm_8, Convert__VecListFourQAllLanes1_2__DupAlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourQAllLanes, MCK_DupAlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13236">13236</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPqWB_register_Asm_8, Convert__VecListFourQAllLanes1_2__DupAlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourQAllLanes, MCK_DupAlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="13237">13237</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4qWB_fixed_Asm_8, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourQ, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13238">13238</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4qWB_register_Asm_8, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourQ, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="13239">13239</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4d16, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__AlignedMemory2_8__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13240">13240</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4q16, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__AlignedMemory2_8__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13241">13241</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4d32, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__AlignedMemory2_8__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13242">13242</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4q32, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__AlignedMemory2_8__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13243">13243</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4d8, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__AlignedMemory2_8__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13244">13244</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4q8, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__AlignedMemory2_8__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13245">13245</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4d16_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__imm_95_0__AlignedMemory2_8__Imm1_9__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13246">13246</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4q16_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__imm_95_0__AlignedMemory2_8__Imm1_9__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13247">13247</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4d32_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__imm_95_0__AlignedMemory2_8__Imm1_9__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13248">13248</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4q32_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__imm_95_0__AlignedMemory2_8__Imm1_9__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13249">13249</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4d8_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__imm_95_0__AlignedMemory2_8__Imm1_9__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13250">13250</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4q8_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__imm_95_0__AlignedMemory2_8__Imm1_9__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13251">13251</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPd16, Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__AlignedMemory2_16__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13252">13252</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPq16, Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__AlignedMemory2_16__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13253">13253</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPd32, Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__AlignedMemory2_16__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13254">13254</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPq32, Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__AlignedMemory2_16__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13255">13255</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPd8, Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__AlignedMemory2_16__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13256">13256</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPq8, Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__AlignedMemory2_16__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="13257">13257</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPd16_UPD, Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__imm_95_0__AlignedMemory2_16__Imm1_17__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13258">13258</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPq16_UPD, Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__imm_95_0__AlignedMemory2_16__Imm1_17__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13259">13259</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPd32_UPD, Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__imm_95_0__AlignedMemory2_16__Imm1_17__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13260">13260</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPq32_UPD, Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__imm_95_0__AlignedMemory2_16__Imm1_17__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13261">13261</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPd8_UPD, Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__imm_95_0__AlignedMemory2_16__Imm1_17__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13262">13262</th><td>  { <var>2485</var> <i>/* vld4 */</i>, ARM::VLD4DUPq8_UPD, Convert__Reg1_3__Reg1_6__Reg1_9__Reg1_12__imm_95_0__AlignedMemory2_16__Imm1_17__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK_DPR, MCK__91_, MCK__93_, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="13263">13263</th><td>  { <var>2490</var> <i>/* vld40 */</i>, ARM::MVE_VLD40_16, Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13264">13264</th><td>  { <var>2490</var> <i>/* vld40 */</i>, ARM::MVE_VLD40_32, Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13265">13265</th><td>  { <var>2490</var> <i>/* vld40 */</i>, ARM::MVE_VLD40_8, Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13266">13266</th><td>  { <var>2490</var> <i>/* vld40 */</i>, ARM::MVE_VLD40_16_wb, Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13267">13267</th><td>  { <var>2490</var> <i>/* vld40 */</i>, ARM::MVE_VLD40_32_wb, Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13268">13268</th><td>  { <var>2490</var> <i>/* vld40 */</i>, ARM::MVE_VLD40_8_wb, Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13269">13269</th><td>  { <var>2496</var> <i>/* vld41 */</i>, ARM::MVE_VLD41_16, Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13270">13270</th><td>  { <var>2496</var> <i>/* vld41 */</i>, ARM::MVE_VLD41_32, Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13271">13271</th><td>  { <var>2496</var> <i>/* vld41 */</i>, ARM::MVE_VLD41_8, Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13272">13272</th><td>  { <var>2496</var> <i>/* vld41 */</i>, ARM::MVE_VLD41_16_wb, Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13273">13273</th><td>  { <var>2496</var> <i>/* vld41 */</i>, ARM::MVE_VLD41_32_wb, Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13274">13274</th><td>  { <var>2496</var> <i>/* vld41 */</i>, ARM::MVE_VLD41_8_wb, Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13275">13275</th><td>  { <var>2502</var> <i>/* vld42 */</i>, ARM::MVE_VLD42_16, Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13276">13276</th><td>  { <var>2502</var> <i>/* vld42 */</i>, ARM::MVE_VLD42_32, Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13277">13277</th><td>  { <var>2502</var> <i>/* vld42 */</i>, ARM::MVE_VLD42_8, Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13278">13278</th><td>  { <var>2502</var> <i>/* vld42 */</i>, ARM::MVE_VLD42_16_wb, Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13279">13279</th><td>  { <var>2502</var> <i>/* vld42 */</i>, ARM::MVE_VLD42_32_wb, Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13280">13280</th><td>  { <var>2502</var> <i>/* vld42 */</i>, ARM::MVE_VLD42_8_wb, Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13281">13281</th><td>  { <var>2508</var> <i>/* vld43 */</i>, ARM::MVE_VLD43_16, Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13282">13282</th><td>  { <var>2508</var> <i>/* vld43 */</i>, ARM::MVE_VLD43_32, Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13283">13283</th><td>  { <var>2508</var> <i>/* vld43 */</i>, ARM::MVE_VLD43_8, Convert__VecListFourMQ1_1__Tie0_1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="13284">13284</th><td>  { <var>2508</var> <i>/* vld43 */</i>, ARM::MVE_VLD43_16_wb, Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13285">13285</th><td>  { <var>2508</var> <i>/* vld43 */</i>, ARM::MVE_VLD43_32_wb, Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13286">13286</th><td>  { <var>2508</var> <i>/* vld43 */</i>, ARM::MVE_VLD43_8_wb, Convert__VecListFourMQ1_1__MemNoOffsetT2NoSp1_2__Tie0_1_1__Tie1_3_3, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13287">13287</th><td>  { <var>2514</var> <i>/* vldmdb */</i>, ARM::VLDMDDB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__DPRRegList1_3, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_DPRRegList }, },</td></tr>
<tr><th id="13288">13288</th><td>  { <var>2514</var> <i>/* vldmdb */</i>, ARM::VLDMSDB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__SPRRegList1_3, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_SPRRegList }, },</td></tr>
<tr><th id="13289">13289</th><td>  { <var>2521</var> <i>/* vldmia */</i>, ARM::VLDMDIA, Convert__Reg1_1__CondCode2_0__DPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK_DPRRegList }, },</td></tr>
<tr><th id="13290">13290</th><td>  { <var>2521</var> <i>/* vldmia */</i>, ARM::VLDMSIA, Convert__Reg1_1__CondCode2_0__SPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK_SPRRegList }, },</td></tr>
<tr><th id="13291">13291</th><td>  { <var>2521</var> <i>/* vldmia */</i>, ARM::VLDMDIA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__DPRRegList1_3, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_DPRRegList }, },</td></tr>
<tr><th id="13292">13292</th><td>  { <var>2521</var> <i>/* vldmia */</i>, ARM::VLDMSIA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__SPRRegList1_3, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_SPRRegList }, },</td></tr>
<tr><th id="13293">13293</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_FPCXTNS_off, Convert__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTRegs, MCK_MemImm7s4Offset }, },</td></tr>
<tr><th id="13294">13294</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_FPCXTS_off, Convert__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTS, MCK_MemImm7s4Offset }, },</td></tr>
<tr><th id="13295">13295</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_FPSCR_off, Convert__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasFPRegs_HasV8_1MMainline, { MCK_CondCode, MCK_FPSCR, MCK_MemImm7s4Offset }, },</td></tr>
<tr><th id="13296">13296</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_FPSCR_NZCVQC_off, Convert__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasFPRegs_HasV8_1MMainline, { MCK_CondCode, MCK_FPSCR_NZCVQC, MCK_MemImm7s4Offset }, },</td></tr>
<tr><th id="13297">13297</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_P0_off, Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_P0, MCK_MemImm7s4Offset }, },</td></tr>
<tr><th id="13298">13298</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_VPR_off, Convert__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_VCCR, MCK_MemImm7s4Offset }, },</td></tr>
<tr><th id="13299">13299</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDRD, Convert__Reg1_1__AddrMode52_2__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_DPR, MCK_AddrMode5 }, },</td></tr>
<tr><th id="13300">13300</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDRS, Convert__Reg1_1__AddrMode52_2__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_HPR, MCK_AddrMode5 }, },</td></tr>
<tr><th id="13301">13301</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDRH, Convert__Reg1_2__AddrMode5FP162_3__CondCode2_0, AMFBS_HasFPRegs16, { MCK_CondCode, MCK__DOT_16, MCK_HPR, MCK_AddrMode5FP16 }, },</td></tr>
<tr><th id="13302">13302</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDRS, Convert__Reg1_2__AddrMode52_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_32, MCK_HPR, MCK_AddrMode5 }, },</td></tr>
<tr><th id="13303">13303</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDRD, Convert__Reg1_2__AddrMode52_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_AddrMode5 }, },</td></tr>
<tr><th id="13304">13304</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_FPCXTNS_pre, Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTRegs, MCK_MemImm7s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13305">13305</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_FPCXTNS_post, Convert__MemNoOffsetT21_2__Tie0_3_3__Imm7s41_3__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTRegs, MCK_MemNoOffsetT2, MCK_Imm7s4 }, },</td></tr>
<tr><th id="13306">13306</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_FPCXTS_pre, Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTS, MCK_MemImm7s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13307">13307</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_FPCXTS_post, Convert__MemNoOffsetT21_2__Tie0_3_3__Imm7s41_3__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTS, MCK_MemNoOffsetT2, MCK_Imm7s4 }, },</td></tr>
<tr><th id="13308">13308</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_FPSCR_pre, Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasFPRegs_HasV8_1MMainline, { MCK_CondCode, MCK_FPSCR, MCK_MemImm7s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13309">13309</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_FPSCR_post, Convert__MemNoOffsetT21_2__Tie0_3_3__Imm7s41_3__CondCode2_0, AMFBS_HasFPRegs_HasV8_1MMainline, { MCK_CondCode, MCK_FPSCR, MCK_MemNoOffsetT2, MCK_Imm7s4 }, },</td></tr>
<tr><th id="13310">13310</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_FPSCR_NZCVQC_pre, Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasFPRegs_HasV8_1MMainline, { MCK_CondCode, MCK_FPSCR_NZCVQC, MCK_MemImm7s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13311">13311</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_FPSCR_NZCVQC_post, Convert__MemNoOffsetT21_2__Tie0_3_3__Imm7s41_3__CondCode2_0, AMFBS_HasFPRegs_HasV8_1MMainline, { MCK_CondCode, MCK_FPSCR_NZCVQC, MCK_MemNoOffsetT2, MCK_Imm7s4 }, },</td></tr>
<tr><th id="13312">13312</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_P0_pre, Convert__imm_95_0__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_P0, MCK_MemImm7s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13313">13313</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_P0_post, Convert__imm_95_0__MemNoOffsetT21_2__Tie1_3_3__Imm7s41_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_P0, MCK_MemNoOffsetT2, MCK_Imm7s4 }, },</td></tr>
<tr><th id="13314">13314</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_VPR_pre, Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_VCCR, MCK_MemImm7s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13315">13315</th><td>  { <var>2528</var> <i>/* vldr */</i>, ARM::VLDR_VPR_post, Convert__MemNoOffsetT21_2__Tie0_3_3__Imm7s41_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_VCCR, MCK_MemNoOffsetT2, MCK_Imm7s4 }, },</td></tr>
<tr><th id="13316">13316</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBS16_rq, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="13317">13317</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBS16, Convert__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_TMemImm7Shift0Offset }, },</td></tr>
<tr><th id="13318">13318</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBS32_rq, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="13319">13319</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBS32, Convert__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_TMemImm7Shift0Offset }, },</td></tr>
<tr><th id="13320">13320</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBU16_rq, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="13321">13321</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBU16, Convert__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_TMemImm7Shift0Offset }, },</td></tr>
<tr><th id="13322">13322</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBU32_rq, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="13323">13323</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBU32, Convert__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_TMemImm7Shift0Offset }, },</td></tr>
<tr><th id="13324">13324</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBU8, Convert__Reg1_2__MemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_MQPR, MCK_MemImm7Shift0Offset }, },</td></tr>
<tr><th id="13325">13325</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBU8_rq, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="13326">13326</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBS16_post, Convert__MemNoOffsetT1_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MemNoOffsetT, MCK_Imm7Shift0 }, },</td></tr>
<tr><th id="13327">13327</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBS16_pre, Convert__imm_95_0__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_TMemImm7Shift0Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13328">13328</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBS32_post, Convert__MemNoOffsetT1_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MemNoOffsetT, MCK_Imm7Shift0 }, },</td></tr>
<tr><th id="13329">13329</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBS32_pre, Convert__imm_95_0__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_TMemImm7Shift0Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13330">13330</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBU16_post, Convert__MemNoOffsetT1_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MemNoOffsetT, MCK_Imm7Shift0 }, },</td></tr>
<tr><th id="13331">13331</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBU16_pre, Convert__imm_95_0__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_TMemImm7Shift0Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13332">13332</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBU32_post, Convert__MemNoOffsetT1_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MemNoOffsetT, MCK_Imm7Shift0 }, },</td></tr>
<tr><th id="13333">13333</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBU32_pre, Convert__imm_95_0__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_TMemImm7Shift0Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13334">13334</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBU8_pre, Convert__imm_95_0__Reg1_2__MemImm7Shift0OffsetWB2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_MQPR, MCK_MemImm7Shift0OffsetWB, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13335">13335</th><td>  { <var>2533</var> <i>/* vldrb */</i>, ARM::MVE_VLDRBU8_post, Convert__MemNoOffsetT21_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_MQPR, MCK_MemNoOffsetT2, MCK_Imm7Shift0 }, },</td></tr>
<tr><th id="13336">13336</th><td>  { <var>2539</var> <i>/* vldrd */</i>, ARM::MVE_VLDRDU64_qi, Convert__Reg1_2__MemRegQS3Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u64, MCK_MQPR, MCK_MemRegQS3Offset }, },</td></tr>
<tr><th id="13337">13337</th><td>  { <var>2539</var> <i>/* vldrd */</i>, ARM::MVE_VLDRDU64_rq_u, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u64, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="13338">13338</th><td>  { <var>2539</var> <i>/* vldrd */</i>, ARM::MVE_VLDRDU64_rq, Convert__Reg1_2__MemRegRQS3Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u64, MCK_MQPR, MCK_MemRegRQS3Offset }, },</td></tr>
<tr><th id="13339">13339</th><td>  { <var>2539</var> <i>/* vldrd */</i>, ARM::MVE_VLDRDU64_qi_pre, Convert__imm_95_0__Reg1_2__MemRegQS3Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u64, MCK_MQPR, MCK_MemRegQS3Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13340">13340</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHS32_rq_u, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="13341">13341</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHS32_rq, Convert__Reg1_2__MemRegRQS1Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MemRegRQS1Offset }, },</td></tr>
<tr><th id="13342">13342</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHS32, Convert__Reg1_2__TMemImm7Shift1Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_TMemImm7Shift1Offset }, },</td></tr>
<tr><th id="13343">13343</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHU16, Convert__Reg1_2__MemImm7Shift1Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MemImm7Shift1Offset }, },</td></tr>
<tr><th id="13344">13344</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHU16_rq_u, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="13345">13345</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHU16_rq, Convert__Reg1_2__MemRegRQS1Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MemRegRQS1Offset }, },</td></tr>
<tr><th id="13346">13346</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHU32_rq_u, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="13347">13347</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHU32_rq, Convert__Reg1_2__MemRegRQS1Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MemRegRQS1Offset }, },</td></tr>
<tr><th id="13348">13348</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHU32, Convert__Reg1_2__TMemImm7Shift1Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_TMemImm7Shift1Offset }, },</td></tr>
<tr><th id="13349">13349</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHS32_post, Convert__MemNoOffsetT1_3__Reg1_2__Tie0_4_4__Imm7Shift11_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MemNoOffsetT, MCK_Imm7Shift1 }, },</td></tr>
<tr><th id="13350">13350</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHS32_pre, Convert__imm_95_0__Reg1_2__TMemImm7Shift1Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_TMemImm7Shift1Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13351">13351</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHU16_pre, Convert__imm_95_0__Reg1_2__MemImm7Shift1OffsetWB2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MemImm7Shift1OffsetWB, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13352">13352</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHU16_post, Convert__MemNoOffsetT21_3__Reg1_2__Tie0_4_4__Imm7Shift11_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MemNoOffsetT2, MCK_Imm7Shift1 }, },</td></tr>
<tr><th id="13353">13353</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHU32_post, Convert__MemNoOffsetT1_3__Reg1_2__Tie0_4_4__Imm7Shift11_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MemNoOffsetT, MCK_Imm7Shift1 }, },</td></tr>
<tr><th id="13354">13354</th><td>  { <var>2545</var> <i>/* vldrh */</i>, ARM::MVE_VLDRHU32_pre, Convert__imm_95_0__Reg1_2__TMemImm7Shift1Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_TMemImm7Shift1Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13355">13355</th><td>  { <var>2551</var> <i>/* vldrw */</i>, ARM::MVE_VLDRWU32, Convert__Reg1_2__MemImm7Shift2Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MemImm7Shift2Offset }, },</td></tr>
<tr><th id="13356">13356</th><td>  { <var>2551</var> <i>/* vldrw */</i>, ARM::MVE_VLDRWU32_qi, Convert__Reg1_2__MemRegQS2Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MemRegQS2Offset }, },</td></tr>
<tr><th id="13357">13357</th><td>  { <var>2551</var> <i>/* vldrw */</i>, ARM::MVE_VLDRWU32_rq_u, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="13358">13358</th><td>  { <var>2551</var> <i>/* vldrw */</i>, ARM::MVE_VLDRWU32_rq, Convert__Reg1_2__MemRegRQS2Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MemRegRQS2Offset }, },</td></tr>
<tr><th id="13359">13359</th><td>  { <var>2551</var> <i>/* vldrw */</i>, ARM::MVE_VLDRWU32_pre, Convert__imm_95_0__Reg1_2__MemImm7Shift2OffsetWB2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MemImm7Shift2OffsetWB, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13360">13360</th><td>  { <var>2551</var> <i>/* vldrw */</i>, ARM::MVE_VLDRWU32_post, Convert__MemNoOffsetT21_3__Reg1_2__Tie0_4_4__Imm7Shift21_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MemNoOffsetT2, MCK_Imm7Shift2 }, },</td></tr>
<tr><th id="13361">13361</th><td>  { <var>2551</var> <i>/* vldrw */</i>, ARM::MVE_VLDRWU32_qi_pre, Convert__imm_95_0__Reg1_2__MemRegQS2Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MemRegQS2Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="13362">13362</th><td>  { <var>2557</var> <i>/* vlldm */</i>, ARM::VLLDM, Convert__Reg1_1__CondCode2_0, AMFBS_HasV8MMainline_Has8MSecExt, { MCK_CondCode, MCK_GPRnopc }, },</td></tr>
<tr><th id="13363">13363</th><td>  { <var>2563</var> <i>/* vlstm */</i>, ARM::VLSTM, Convert__Reg1_1__CondCode2_0, AMFBS_HasV8MMainline_Has8MSecExt, { MCK_CondCode, MCK_GPRnopc }, },</td></tr>
<tr><th id="13364">13364</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13365">13365</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13366">13366</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13367">13367</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13368">13368</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13369">13369</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13370">13370</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13371">13371</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13372">13372</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13373">13373</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13374">13374</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13375">13375</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13376">13376</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXfq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13377">13377</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXfd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13378">13378</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXhq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13379">13379</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXhd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13380">13380</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13381">13381</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13382">13382</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13383">13383</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13384">13384</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13385">13385</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13386">13386</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13387">13387</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13388">13388</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13389">13389</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13390">13390</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13391">13391</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13392">13392</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXfq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13393">13393</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXfd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13394">13394</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXhq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13395">13395</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::VMAXhd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13396">13396</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::MVE_VMAXs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13397">13397</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::MVE_VMAXs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13398">13398</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::MVE_VMAXs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13399">13399</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::MVE_VMAXu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13400">13400</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::MVE_VMAXu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13401">13401</th><td>  { <var>2569</var> <i>/* vmax */</i>, ARM::MVE_VMAXu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13402">13402</th><td>  { <var>2574</var> <i>/* vmaxa */</i>, ARM::MVE_VMAXAs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13403">13403</th><td>  { <var>2574</var> <i>/* vmaxa */</i>, ARM::MVE_VMAXAs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13404">13404</th><td>  { <var>2574</var> <i>/* vmaxa */</i>, ARM::MVE_VMAXAs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13405">13405</th><td>  { <var>2580</var> <i>/* vmaxav */</i>, ARM::MVE_VMAXAVs16, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13406">13406</th><td>  { <var>2580</var> <i>/* vmaxav */</i>, ARM::MVE_VMAXAVs32, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13407">13407</th><td>  { <var>2580</var> <i>/* vmaxav */</i>, ARM::MVE_VMAXAVs8, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13408">13408</th><td>  { <var>2587</var> <i>/* vmaxnm */</i>, ARM::NEON_VMAXNMNQf, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13409">13409</th><td>  { <var>2587</var> <i>/* vmaxnm */</i>, ARM::NEON_VMAXNMNDf, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13410">13410</th><td>  { <var>2587</var> <i>/* vmaxnm */</i>, ARM::VFP_VMAXNMS, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13411">13411</th><td>  { <var>2587</var> <i>/* vmaxnm */</i>, ARM::VFP_VMAXNMD, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13412">13412</th><td>  { <var>2587</var> <i>/* vmaxnm */</i>, ARM::NEON_VMAXNMNQh, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13413">13413</th><td>  { <var>2587</var> <i>/* vmaxnm */</i>, ARM::NEON_VMAXNMNDh, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13414">13414</th><td>  { <var>2587</var> <i>/* vmaxnm */</i>, ARM::VFP_VMAXNMH, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13415">13415</th><td>  { <var>2587</var> <i>/* vmaxnm */</i>, ARM::MVE_VMAXNMf32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13416">13416</th><td>  { <var>2587</var> <i>/* vmaxnm */</i>, ARM::MVE_VMAXNMf16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13417">13417</th><td>  { <var>2594</var> <i>/* vmaxnma */</i>, ARM::MVE_VMAXNMAf32, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13418">13418</th><td>  { <var>2594</var> <i>/* vmaxnma */</i>, ARM::MVE_VMAXNMAf16, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13419">13419</th><td>  { <var>2602</var> <i>/* vmaxnmav */</i>, ARM::MVE_VMAXNMAVf32, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f32, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13420">13420</th><td>  { <var>2602</var> <i>/* vmaxnmav */</i>, ARM::MVE_VMAXNMAVf16, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13421">13421</th><td>  { <var>2611</var> <i>/* vmaxnmv */</i>, ARM::MVE_VMAXNMVf32, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f32, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13422">13422</th><td>  { <var>2611</var> <i>/* vmaxnmv */</i>, ARM::MVE_VMAXNMVf16, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13423">13423</th><td>  { <var>2619</var> <i>/* vmaxv */</i>, ARM::MVE_VMAXVs16, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13424">13424</th><td>  { <var>2619</var> <i>/* vmaxv */</i>, ARM::MVE_VMAXVs32, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13425">13425</th><td>  { <var>2619</var> <i>/* vmaxv */</i>, ARM::MVE_VMAXVs8, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13426">13426</th><td>  { <var>2619</var> <i>/* vmaxv */</i>, ARM::MVE_VMAXVu16, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13427">13427</th><td>  { <var>2619</var> <i>/* vmaxv */</i>, ARM::MVE_VMAXVu32, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13428">13428</th><td>  { <var>2619</var> <i>/* vmaxv */</i>, ARM::MVE_VMAXVu8, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13429">13429</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13430">13430</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13431">13431</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13432">13432</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13433">13433</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13434">13434</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13435">13435</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13436">13436</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13437">13437</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13438">13438</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13439">13439</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13440">13440</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13441">13441</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINfq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13442">13442</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINfd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13443">13443</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINhq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13444">13444</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINhd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13445">13445</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13446">13446</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13447">13447</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13448">13448</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13449">13449</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13450">13450</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13451">13451</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13452">13452</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13453">13453</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13454">13454</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13455">13455</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13456">13456</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13457">13457</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINfq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13458">13458</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINfd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13459">13459</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINhq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13460">13460</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::VMINhd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13461">13461</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::MVE_VMINs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13462">13462</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::MVE_VMINs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13463">13463</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::MVE_VMINs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13464">13464</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::MVE_VMINu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13465">13465</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::MVE_VMINu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13466">13466</th><td>  { <var>2625</var> <i>/* vmin */</i>, ARM::MVE_VMINu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13467">13467</th><td>  { <var>2630</var> <i>/* vmina */</i>, ARM::MVE_VMINAs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13468">13468</th><td>  { <var>2630</var> <i>/* vmina */</i>, ARM::MVE_VMINAs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13469">13469</th><td>  { <var>2630</var> <i>/* vmina */</i>, ARM::MVE_VMINAs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13470">13470</th><td>  { <var>2636</var> <i>/* vminav */</i>, ARM::MVE_VMINAVs16, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13471">13471</th><td>  { <var>2636</var> <i>/* vminav */</i>, ARM::MVE_VMINAVs32, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13472">13472</th><td>  { <var>2636</var> <i>/* vminav */</i>, ARM::MVE_VMINAVs8, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13473">13473</th><td>  { <var>2643</var> <i>/* vminnm */</i>, ARM::NEON_VMINNMNQf, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13474">13474</th><td>  { <var>2643</var> <i>/* vminnm */</i>, ARM::NEON_VMINNMNDf, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13475">13475</th><td>  { <var>2643</var> <i>/* vminnm */</i>, ARM::VFP_VMINNMS, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13476">13476</th><td>  { <var>2643</var> <i>/* vminnm */</i>, ARM::VFP_VMINNMD, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13477">13477</th><td>  { <var>2643</var> <i>/* vminnm */</i>, ARM::NEON_VMINNMNQh, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13478">13478</th><td>  { <var>2643</var> <i>/* vminnm */</i>, ARM::NEON_VMINNMNDh, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13479">13479</th><td>  { <var>2643</var> <i>/* vminnm */</i>, ARM::VFP_VMINNMH, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13480">13480</th><td>  { <var>2643</var> <i>/* vminnm */</i>, ARM::MVE_VMINNMf32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13481">13481</th><td>  { <var>2643</var> <i>/* vminnm */</i>, ARM::MVE_VMINNMf16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13482">13482</th><td>  { <var>2650</var> <i>/* vminnma */</i>, ARM::MVE_VMINNMAf32, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13483">13483</th><td>  { <var>2650</var> <i>/* vminnma */</i>, ARM::MVE_VMINNMAf16, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13484">13484</th><td>  { <var>2658</var> <i>/* vminnmav */</i>, ARM::MVE_VMINNMAVf32, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f32, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13485">13485</th><td>  { <var>2658</var> <i>/* vminnmav */</i>, ARM::MVE_VMINNMAVf16, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13486">13486</th><td>  { <var>2667</var> <i>/* vminnmv */</i>, ARM::MVE_VMINNMVf32, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f32, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13487">13487</th><td>  { <var>2667</var> <i>/* vminnmv */</i>, ARM::MVE_VMINNMVf16, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEFloat, { MCK_VPTPredN, MCK__DOT_f16, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13488">13488</th><td>  { <var>2675</var> <i>/* vminv */</i>, ARM::MVE_VMINVs16, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13489">13489</th><td>  { <var>2675</var> <i>/* vminv */</i>, ARM::MVE_VMINVs32, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13490">13490</th><td>  { <var>2675</var> <i>/* vminv */</i>, ARM::MVE_VMINVs8, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13491">13491</th><td>  { <var>2675</var> <i>/* vminv */</i>, ARM::MVE_VMINVu16, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13492">13492</th><td>  { <var>2675</var> <i>/* vminv */</i>, ARM::MVE_VMINVu32, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13493">13493</th><td>  { <var>2675</var> <i>/* vminv */</i>, ARM::MVE_VMINVu8, Convert__Reg1_2__Tie0_3_3__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_rGPR, MCK_MQPR }, },</td></tr>
<tr><th id="13494">13494</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAfq, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13495">13495</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAfd, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13496">13496</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAS, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13497">13497</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAD, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13498">13498</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13499">13499</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13500">13500</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13501">13501</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13502">13502</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13503">13503</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13504">13504</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAhq, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13505">13505</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAhd, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13506">13506</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAH, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13507">13507</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::MVE_VMLA_qr_s16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13508">13508</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::MVE_VMLA_qr_s32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13509">13509</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::MVE_VMLA_qr_s8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13510">13510</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::MVE_VMLA_qr_u16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13511">13511</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::MVE_VMLA_qr_u32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13512">13512</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::MVE_VMLA_qr_u8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13513">13513</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAslfq, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13514">13514</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAslfd, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13515">13515</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAslv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13516">13516</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAslv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13517">13517</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAslv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13518">13518</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAslv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13519">13519</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAslhq, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13520">13520</th><td>  { <var>2681</var> <i>/* vmla */</i>, ARM::VMLAslhd, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13521">13521</th><td>  { <var>2686</var> <i>/* vmladav */</i>, ARM::MVE_VMLADAVs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13522">13522</th><td>  { <var>2686</var> <i>/* vmladav */</i>, ARM::MVE_VMLADAVs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13523">13523</th><td>  { <var>2686</var> <i>/* vmladav */</i>, ARM::MVE_VMLADAVs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13524">13524</th><td>  { <var>2686</var> <i>/* vmladav */</i>, ARM::MVE_VMLADAVu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13525">13525</th><td>  { <var>2686</var> <i>/* vmladav */</i>, ARM::MVE_VMLADAVu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13526">13526</th><td>  { <var>2686</var> <i>/* vmladav */</i>, ARM::MVE_VMLADAVu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13527">13527</th><td>  { <var>2694</var> <i>/* vmladava */</i>, ARM::MVE_VMLADAVas16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13528">13528</th><td>  { <var>2694</var> <i>/* vmladava */</i>, ARM::MVE_VMLADAVas32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13529">13529</th><td>  { <var>2694</var> <i>/* vmladava */</i>, ARM::MVE_VMLADAVas8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13530">13530</th><td>  { <var>2694</var> <i>/* vmladava */</i>, ARM::MVE_VMLADAVau16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13531">13531</th><td>  { <var>2694</var> <i>/* vmladava */</i>, ARM::MVE_VMLADAVau32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13532">13532</th><td>  { <var>2694</var> <i>/* vmladava */</i>, ARM::MVE_VMLADAVau8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13533">13533</th><td>  { <var>2703</var> <i>/* vmladavax */</i>, ARM::MVE_VMLADAVaxs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13534">13534</th><td>  { <var>2703</var> <i>/* vmladavax */</i>, ARM::MVE_VMLADAVaxs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13535">13535</th><td>  { <var>2703</var> <i>/* vmladavax */</i>, ARM::MVE_VMLADAVaxs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13536">13536</th><td>  { <var>2713</var> <i>/* vmladavx */</i>, ARM::MVE_VMLADAVxs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13537">13537</th><td>  { <var>2713</var> <i>/* vmladavx */</i>, ARM::MVE_VMLADAVxs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13538">13538</th><td>  { <var>2713</var> <i>/* vmladavx */</i>, ARM::MVE_VMLADAVxs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13539">13539</th><td>  { <var>2722</var> <i>/* vmlal */</i>, ARM::VMLALsv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13540">13540</th><td>  { <var>2722</var> <i>/* vmlal */</i>, ARM::VMLALsv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13541">13541</th><td>  { <var>2722</var> <i>/* vmlal */</i>, ARM::VMLALsv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13542">13542</th><td>  { <var>2722</var> <i>/* vmlal */</i>, ARM::VMLALuv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13543">13543</th><td>  { <var>2722</var> <i>/* vmlal */</i>, ARM::VMLALuv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13544">13544</th><td>  { <var>2722</var> <i>/* vmlal */</i>, ARM::VMLALuv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13545">13545</th><td>  { <var>2722</var> <i>/* vmlal */</i>, ARM::VMLALslsv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13546">13546</th><td>  { <var>2722</var> <i>/* vmlal */</i>, ARM::VMLALslsv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13547">13547</th><td>  { <var>2722</var> <i>/* vmlal */</i>, ARM::VMLALsluv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13548">13548</th><td>  { <var>2722</var> <i>/* vmlal */</i>, ARM::VMLALsluv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13549">13549</th><td>  { <var>2728</var> <i>/* vmlaldav */</i>, ARM::MVE_VMLALDAVs16, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13550">13550</th><td>  { <var>2728</var> <i>/* vmlaldav */</i>, ARM::MVE_VMLALDAVs32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13551">13551</th><td>  { <var>2728</var> <i>/* vmlaldav */</i>, ARM::MVE_VMLALDAVu16, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13552">13552</th><td>  { <var>2728</var> <i>/* vmlaldav */</i>, ARM::MVE_VMLALDAVu32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13553">13553</th><td>  { <var>2737</var> <i>/* vmlaldava */</i>, ARM::MVE_VMLALDAVas16, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13554">13554</th><td>  { <var>2737</var> <i>/* vmlaldava */</i>, ARM::MVE_VMLALDAVas32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13555">13555</th><td>  { <var>2737</var> <i>/* vmlaldava */</i>, ARM::MVE_VMLALDAVau16, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13556">13556</th><td>  { <var>2737</var> <i>/* vmlaldava */</i>, ARM::MVE_VMLALDAVau32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13557">13557</th><td>  { <var>2747</var> <i>/* vmlaldavax */</i>, ARM::MVE_VMLALDAVaxs16, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13558">13558</th><td>  { <var>2747</var> <i>/* vmlaldavax */</i>, ARM::MVE_VMLALDAVaxs32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13559">13559</th><td>  { <var>2758</var> <i>/* vmlaldavx */</i>, ARM::MVE_VMLALDAVxs16, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13560">13560</th><td>  { <var>2758</var> <i>/* vmlaldavx */</i>, ARM::MVE_VMLALDAVxs32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13561">13561</th><td>  { <var>2768</var> <i>/* vmlalv */</i>, ARM::MVE_VMLALDAVs16, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13562">13562</th><td>  { <var>2768</var> <i>/* vmlalv */</i>, ARM::MVE_VMLALDAVs32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13563">13563</th><td>  { <var>2768</var> <i>/* vmlalv */</i>, ARM::MVE_VMLALDAVu16, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13564">13564</th><td>  { <var>2768</var> <i>/* vmlalv */</i>, ARM::MVE_VMLALDAVu32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13565">13565</th><td>  { <var>2775</var> <i>/* vmlalva */</i>, ARM::MVE_VMLALDAVas16, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13566">13566</th><td>  { <var>2775</var> <i>/* vmlalva */</i>, ARM::MVE_VMLALDAVas32, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13567">13567</th><td>  { <var>2775</var> <i>/* vmlalva */</i>, ARM::MVE_VMLALDAVau16, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13568">13568</th><td>  { <var>2775</var> <i>/* vmlalva */</i>, ARM::MVE_VMLALDAVau32, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13569">13569</th><td>  { <var>2783</var> <i>/* vmlas */</i>, ARM::MVE_VMLAS_qr_s16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13570">13570</th><td>  { <var>2783</var> <i>/* vmlas */</i>, ARM::MVE_VMLAS_qr_s32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13571">13571</th><td>  { <var>2783</var> <i>/* vmlas */</i>, ARM::MVE_VMLAS_qr_s8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13572">13572</th><td>  { <var>2783</var> <i>/* vmlas */</i>, ARM::MVE_VMLAS_qr_u16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13573">13573</th><td>  { <var>2783</var> <i>/* vmlas */</i>, ARM::MVE_VMLAS_qr_u32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13574">13574</th><td>  { <var>2783</var> <i>/* vmlas */</i>, ARM::MVE_VMLAS_qr_u8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13575">13575</th><td>  { <var>2789</var> <i>/* vmlav */</i>, ARM::MVE_VMLADAVs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13576">13576</th><td>  { <var>2789</var> <i>/* vmlav */</i>, ARM::MVE_VMLADAVs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13577">13577</th><td>  { <var>2789</var> <i>/* vmlav */</i>, ARM::MVE_VMLADAVs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13578">13578</th><td>  { <var>2789</var> <i>/* vmlav */</i>, ARM::MVE_VMLADAVu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13579">13579</th><td>  { <var>2789</var> <i>/* vmlav */</i>, ARM::MVE_VMLADAVu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13580">13580</th><td>  { <var>2789</var> <i>/* vmlav */</i>, ARM::MVE_VMLADAVu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13581">13581</th><td>  { <var>2795</var> <i>/* vmlava */</i>, ARM::MVE_VMLADAVas16, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13582">13582</th><td>  { <var>2795</var> <i>/* vmlava */</i>, ARM::MVE_VMLADAVas32, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13583">13583</th><td>  { <var>2795</var> <i>/* vmlava */</i>, ARM::MVE_VMLADAVas8, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13584">13584</th><td>  { <var>2795</var> <i>/* vmlava */</i>, ARM::MVE_VMLADAVau16, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13585">13585</th><td>  { <var>2795</var> <i>/* vmlava */</i>, ARM::MVE_VMLADAVau32, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13586">13586</th><td>  { <var>2795</var> <i>/* vmlava */</i>, ARM::MVE_VMLADAVau8, Convert__Reg1_2__Tie0_3_3__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13587">13587</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSfq, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13588">13588</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSfd, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13589">13589</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSS, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13590">13590</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSD, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13591">13591</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13592">13592</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13593">13593</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13594">13594</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13595">13595</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13596">13596</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13597">13597</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLShq, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13598">13598</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLShd, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13599">13599</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSH, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13600">13600</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSslfq, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13601">13601</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSslfd, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13602">13602</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSslv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13603">13603</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSslv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13604">13604</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSslv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13605">13605</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSslv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13606">13606</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSslhq, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13607">13607</th><td>  { <var>2802</var> <i>/* vmls */</i>, ARM::VMLSslhd, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13608">13608</th><td>  { <var>2807</var> <i>/* vmlsdav */</i>, ARM::MVE_VMLSDAVs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13609">13609</th><td>  { <var>2807</var> <i>/* vmlsdav */</i>, ARM::MVE_VMLSDAVs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13610">13610</th><td>  { <var>2807</var> <i>/* vmlsdav */</i>, ARM::MVE_VMLSDAVs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13611">13611</th><td>  { <var>2815</var> <i>/* vmlsdava */</i>, ARM::MVE_VMLSDAVas16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13612">13612</th><td>  { <var>2815</var> <i>/* vmlsdava */</i>, ARM::MVE_VMLSDAVas32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13613">13613</th><td>  { <var>2815</var> <i>/* vmlsdava */</i>, ARM::MVE_VMLSDAVas8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13614">13614</th><td>  { <var>2824</var> <i>/* vmlsdavax */</i>, ARM::MVE_VMLSDAVaxs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13615">13615</th><td>  { <var>2824</var> <i>/* vmlsdavax */</i>, ARM::MVE_VMLSDAVaxs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13616">13616</th><td>  { <var>2824</var> <i>/* vmlsdavax */</i>, ARM::MVE_VMLSDAVaxs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13617">13617</th><td>  { <var>2834</var> <i>/* vmlsdavx */</i>, ARM::MVE_VMLSDAVxs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13618">13618</th><td>  { <var>2834</var> <i>/* vmlsdavx */</i>, ARM::MVE_VMLSDAVxs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13619">13619</th><td>  { <var>2834</var> <i>/* vmlsdavx */</i>, ARM::MVE_VMLSDAVxs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_tGPREven, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13620">13620</th><td>  { <var>2843</var> <i>/* vmlsl */</i>, ARM::VMLSLsv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13621">13621</th><td>  { <var>2843</var> <i>/* vmlsl */</i>, ARM::VMLSLsv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13622">13622</th><td>  { <var>2843</var> <i>/* vmlsl */</i>, ARM::VMLSLsv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13623">13623</th><td>  { <var>2843</var> <i>/* vmlsl */</i>, ARM::VMLSLuv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13624">13624</th><td>  { <var>2843</var> <i>/* vmlsl */</i>, ARM::VMLSLuv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13625">13625</th><td>  { <var>2843</var> <i>/* vmlsl */</i>, ARM::VMLSLuv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13626">13626</th><td>  { <var>2843</var> <i>/* vmlsl */</i>, ARM::VMLSLslsv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13627">13627</th><td>  { <var>2843</var> <i>/* vmlsl */</i>, ARM::VMLSLslsv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13628">13628</th><td>  { <var>2843</var> <i>/* vmlsl */</i>, ARM::VMLSLsluv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13629">13629</th><td>  { <var>2843</var> <i>/* vmlsl */</i>, ARM::VMLSLsluv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13630">13630</th><td>  { <var>2849</var> <i>/* vmlsldav */</i>, ARM::MVE_VMLSLDAVs16, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13631">13631</th><td>  { <var>2849</var> <i>/* vmlsldav */</i>, ARM::MVE_VMLSLDAVs32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13632">13632</th><td>  { <var>2858</var> <i>/* vmlsldava */</i>, ARM::MVE_VMLSLDAVas16, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13633">13633</th><td>  { <var>2858</var> <i>/* vmlsldava */</i>, ARM::MVE_VMLSLDAVas32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13634">13634</th><td>  { <var>2868</var> <i>/* vmlsldavax */</i>, ARM::MVE_VMLSLDAVaxs16, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13635">13635</th><td>  { <var>2868</var> <i>/* vmlsldavax */</i>, ARM::MVE_VMLSLDAVaxs32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13636">13636</th><td>  { <var>2879</var> <i>/* vmlsldavx */</i>, ARM::MVE_VMLSLDAVxs16, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13637">13637</th><td>  { <var>2879</var> <i>/* vmlsldavx */</i>, ARM::MVE_VMLSLDAVxs32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13638">13638</th><td>  { <var>2889</var> <i>/* vmmla */</i>, ARM::VMMLA, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasBF16_HasNEON, { MCK__DOT_bf16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13639">13639</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVRS, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK_HPR }, },</td></tr>
<tr><th id="13640">13640</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VORRq, Convert__Reg1_1__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13641">13641</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VORRd, Convert__Reg1_1__Reg1_2__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13642">13642</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVSR, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_HPR, MCK_GPR }, },</td></tr>
<tr><th id="13643">13643</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVS, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13644">13644</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VORR, Convert__Reg1_1__Reg1_2__Reg1_2__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13645">13645</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv4f32, Convert__Reg1_2__FPImm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_FPImm }, },</td></tr>
<tr><th id="13646">13646</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv4i32, Convert__Reg1_2__NEONi32vmov1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_NEONi32vmov }, },</td></tr>
<tr><th id="13647">13647</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv2f32, Convert__Reg1_2__FPImm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_FPImm }, },</td></tr>
<tr><th id="13648">13648</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv2i32, Convert__Reg1_2__NEONi32vmov1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_NEONi32vmov }, },</td></tr>
<tr><th id="13649">13649</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVS, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13650">13650</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::FCONSTS, Convert__Reg1_2__FPImm1_3__CondCode2_0, AMFBS_HasVFP3, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_FPImm }, },</td></tr>
<tr><th id="13651">13651</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVD, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFPRegs64, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13652">13652</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::FCONSTD, Convert__Reg1_2__FPImm1_3__CondCode2_0, AMFBS_HasVFP3_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_FPImm }, },</td></tr>
<tr><th id="13653">13653</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv16i8, Convert__Reg1_2__NEONi16vmovi8Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_NEONi16vmovi8Replicate }, },</td></tr>
<tr><th id="13654">13654</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv8i16, Convert__Reg1_2__NEONi16splat1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_NEONi16splat }, },</td></tr>
<tr><th id="13655">13655</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv8i8, Convert__Reg1_2__NEONi16vmovi8Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_NEONi16vmovi8Replicate }, },</td></tr>
<tr><th id="13656">13656</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv4i16, Convert__Reg1_2__NEONi16splat1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_NEONi16splat }, },</td></tr>
<tr><th id="13657">13657</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv16i8, Convert__Reg1_2__NEONi32vmovi8Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_NEONi32vmovi8Replicate }, },</td></tr>
<tr><th id="13658">13658</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv8i16, Convert__Reg1_2__NEONi32vmovi16Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_NEONi32vmovi16Replicate }, },</td></tr>
<tr><th id="13659">13659</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv4i32, Convert__Reg1_2__NEONi32vmov1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_NEONi32vmov }, },</td></tr>
<tr><th id="13660">13660</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMVNv4i32, Convert__Reg1_2__NEONi32vmovNeg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_NEONi32vmovNeg }, },</td></tr>
<tr><th id="13661">13661</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv8i8, Convert__Reg1_2__NEONi32vmovi8Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_NEONi32vmovi8Replicate }, },</td></tr>
<tr><th id="13662">13662</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv4i16, Convert__Reg1_2__NEONi32vmovi16Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_NEONi32vmovi16Replicate }, },</td></tr>
<tr><th id="13663">13663</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv2i32, Convert__Reg1_2__NEONi32vmov1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_NEONi32vmov }, },</td></tr>
<tr><th id="13664">13664</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMVNv2i32, Convert__Reg1_2__NEONi32vmovNeg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_NEONi32vmovNeg }, },</td></tr>
<tr><th id="13665">13665</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv16i8, Convert__Reg1_2__NEONi64vmovi8Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_QPR, MCK_NEONi64vmovi8Replicate }, },</td></tr>
<tr><th id="13666">13666</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv8i16, Convert__Reg1_2__NEONi64vmovi16Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_QPR, MCK_NEONi64vmovi16Replicate }, },</td></tr>
<tr><th id="13667">13667</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv4i32, Convert__Reg1_2__NEONi64vmovi32Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_QPR, MCK_NEONi64vmovi32Replicate }, },</td></tr>
<tr><th id="13668">13668</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv2i64, Convert__Reg1_2__NEONi64splat1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_QPR, MCK_NEONi64splat }, },</td></tr>
<tr><th id="13669">13669</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv8i8, Convert__Reg1_2__NEONi64vmovi8Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_NEONi64vmovi8Replicate }, },</td></tr>
<tr><th id="13670">13670</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv4i16, Convert__Reg1_2__NEONi64vmovi16Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_NEONi64vmovi16Replicate }, },</td></tr>
<tr><th id="13671">13671</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv2i32, Convert__Reg1_2__NEONi64vmovi32Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_NEONi64vmovi32Replicate }, },</td></tr>
<tr><th id="13672">13672</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv1i64, Convert__Reg1_2__NEONi64splat1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_NEONi64splat }, },</td></tr>
<tr><th id="13673">13673</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv16i8, Convert__Reg1_2__NEONi8splat1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_NEONi8splat }, },</td></tr>
<tr><th id="13674">13674</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVv8i8, Convert__Reg1_2__NEONi8splat1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_NEONi8splat }, },</td></tr>
<tr><th id="13675">13675</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVRS, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_16, MCK_GPR, MCK_HPR }, },</td></tr>
<tr><th id="13676">13676</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VORRq, Convert__Reg1_2__Reg1_3__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13677">13677</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VORRd, Convert__Reg1_2__Reg1_3__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13678">13678</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVSR, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_16, MCK_HPR, MCK_GPR }, },</td></tr>
<tr><th id="13679">13679</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVRS, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_32, MCK_GPR, MCK_HPR }, },</td></tr>
<tr><th id="13680">13680</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VORRq, Convert__Reg1_2__Reg1_3__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13681">13681</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VORRd, Convert__Reg1_2__Reg1_3__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13682">13682</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVSR, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_32, MCK_HPR, MCK_GPR }, },</td></tr>
<tr><th id="13683">13683</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VORRq, Convert__Reg1_2__Reg1_3__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13684">13684</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VORRd, Convert__Reg1_2__Reg1_3__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13685">13685</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVRS, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_8, MCK_GPR, MCK_HPR }, },</td></tr>
<tr><th id="13686">13686</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VORRq, Convert__Reg1_2__Reg1_3__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13687">13687</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VORRd, Convert__Reg1_2__Reg1_3__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13688">13688</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVSR, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_8, MCK_HPR, MCK_GPR }, },</td></tr>
<tr><th id="13689">13689</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVRH, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFPRegs16, { MCK_CondCode, MCK__DOT_f16, MCK_rGPR, MCK_HPR }, },</td></tr>
<tr><th id="13690">13690</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVHR, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFPRegs16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_rGPR }, },</td></tr>
<tr><th id="13691">13691</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::FCONSTH, Convert__Reg1_2__FPImm1_3__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_FPImm }, },</td></tr>
<tr><th id="13692">13692</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVRRD, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_DPR }, },</td></tr>
<tr><th id="13693">13693</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVDRR, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_DPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="13694">13694</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOVimmf32, Convert__Reg1_2__FPImm1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_FPImm }, },</td></tr>
<tr><th id="13695">13695</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOVimmi16, Convert__Reg1_2__NEONi16splat1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_NEONi16splat }, },</td></tr>
<tr><th id="13696">13696</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOVimmi32, Convert__Reg1_2__NEONi32vmov1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_NEONi32vmov }, },</td></tr>
<tr><th id="13697">13697</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOVimmi64, Convert__Reg1_2__NEONi64splat1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i64, MCK_MQPR, MCK_NEONi64splat }, },</td></tr>
<tr><th id="13698">13698</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOVimmi8, Convert__Reg1_2__NEONi8splat1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_NEONi8splat }, },</td></tr>
<tr><th id="13699">13699</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOV_from_lane_s16, Convert__Reg1_2__Reg1_3__MVEVectorIndex81_4__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK__DOT_s16, MCK_rGPR, MCK_MQPR, MCK_MVEVectorIndex8 }, },</td></tr>
<tr><th id="13700">13700</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VGETLNs16, Convert__Reg1_2__Reg1_3__VectorIndex161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_GPR, MCK_DPR, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13701">13701</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOV_from_lane_s8, Convert__Reg1_2__Reg1_3__MVEVectorIndex161_4__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK__DOT_s8, MCK_rGPR, MCK_MQPR, MCK_MVEVectorIndex16 }, },</td></tr>
<tr><th id="13702">13702</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VGETLNs8, Convert__Reg1_2__Reg1_3__VectorIndex81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_GPR, MCK_DPR, MCK_VectorIndex8 }, },</td></tr>
<tr><th id="13703">13703</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOV_from_lane_u16, Convert__Reg1_2__Reg1_3__MVEVectorIndex81_4__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK__DOT_u16, MCK_rGPR, MCK_MQPR, MCK_MVEVectorIndex8 }, },</td></tr>
<tr><th id="13704">13704</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VGETLNu16, Convert__Reg1_2__Reg1_3__VectorIndex161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_GPR, MCK_DPR, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13705">13705</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOV_from_lane_u8, Convert__Reg1_2__Reg1_3__MVEVectorIndex161_4__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK__DOT_u8, MCK_rGPR, MCK_MQPR, MCK_MVEVectorIndex16 }, },</td></tr>
<tr><th id="13706">13706</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VGETLNu8, Convert__Reg1_2__Reg1_3__VectorIndex81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_GPR, MCK_DPR, MCK_VectorIndex8 }, },</td></tr>
<tr><th id="13707">13707</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVRRD, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f64, MCK_GPR, MCK_GPR, MCK_DPR }, },</td></tr>
<tr><th id="13708">13708</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVDRR, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="13709">13709</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOV_to_lane_16, Convert__Reg1_2__Tie0_1_1__Reg1_4__MVEVectorIndex81_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK__DOT_16, MCK_MQPR, MCK_MVEVectorIndex8, MCK_rGPR }, },</td></tr>
<tr><th id="13710">13710</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VSETLNi16, Convert__Reg1_2__Tie0_1_1__Reg1_4__VectorIndex161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_VectorIndex16, MCK_GPR }, },</td></tr>
<tr><th id="13711">13711</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOV_to_lane_32, Convert__Reg1_2__Tie0_1_1__Reg1_4__MVEVectorIndex41_3__CondCode2_0, AMFBS_HasFPRegsV8_1M, { MCK_CondCode, MCK__DOT_32, MCK_MQPR, MCK_MVEVectorIndex4, MCK_rGPR }, },</td></tr>
<tr><th id="13712">13712</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOV_from_lane_32, Convert__Reg1_2__Reg1_3__MVEVectorIndex41_4__CondCode2_0, AMFBS_HasFPRegsV8_1M, { MCK_CondCode, MCK__DOT_32, MCK_rGPR, MCK_MQPR, MCK_MVEVectorIndex4 }, },</td></tr>
<tr><th id="13713">13713</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VGETLNi32, Convert__Reg1_2__Reg1_3__VectorIndex321_4__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_32, MCK_GPR, MCK_DPR, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13714">13714</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VSETLNi32, Convert__Reg1_2__Tie0_1_1__Reg1_4__VectorIndex321_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_VectorIndex32, MCK_GPR }, },</td></tr>
<tr><th id="13715">13715</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOV_to_lane_8, Convert__Reg1_2__Tie0_1_1__Reg1_4__MVEVectorIndex161_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK__DOT_8, MCK_MQPR, MCK_MVEVectorIndex16, MCK_rGPR }, },</td></tr>
<tr><th id="13716">13716</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VSETLNi8, Convert__Reg1_2__Tie0_1_1__Reg1_4__VectorIndex81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_VectorIndex8, MCK_GPR }, },</td></tr>
<tr><th id="13717">13717</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVRRS, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK_GPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13718">13718</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::VMOVSRR, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_HPR, MCK_HPR, MCK_GPR, MCK_GPR }, },</td></tr>
<tr><th id="13719">13719</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOV_q_rr, Convert__Reg1_1__Tie0_2_4__Reg1_5__Reg1_6__MVEPairVectorIndex21_2__MVEPairVectorIndex01_4__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_MQPR, MCK_MVEPairVectorIndex2, MCK_MQPR, MCK_MVEPairVectorIndex0, MCK_rGPR, MCK_rGPR }, },</td></tr>
<tr><th id="13720">13720</th><td>  { <var>2895</var> <i>/* vmov */</i>, ARM::MVE_VMOV_rr_q, ConvertCustom_cvtMVEVMOVQtoDReg, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_rGPR, MCK_rGPR, MCK_MQPR, MCK_MVEPairVectorIndex2, MCK_MQPR, MCK_MVEPairVectorIndex0 }, },</td></tr>
<tr><th id="13721">13721</th><td>  { <var>2900</var> <i>/* vmovl */</i>, ARM::VMOVLsv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="13722">13722</th><td>  { <var>2900</var> <i>/* vmovl */</i>, ARM::VMOVLsv2i64, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="13723">13723</th><td>  { <var>2900</var> <i>/* vmovl */</i>, ARM::VMOVLsv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="13724">13724</th><td>  { <var>2900</var> <i>/* vmovl */</i>, ARM::VMOVLuv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="13725">13725</th><td>  { <var>2900</var> <i>/* vmovl */</i>, ARM::VMOVLuv2i64, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="13726">13726</th><td>  { <var>2900</var> <i>/* vmovl */</i>, ARM::VMOVLuv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="13727">13727</th><td>  { <var>2906</var> <i>/* vmovlb */</i>, ARM::MVE_VMOVLs16bh, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13728">13728</th><td>  { <var>2906</var> <i>/* vmovlb */</i>, ARM::MVE_VMOVLs8bh, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13729">13729</th><td>  { <var>2906</var> <i>/* vmovlb */</i>, ARM::MVE_VMOVLu16bh, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13730">13730</th><td>  { <var>2906</var> <i>/* vmovlb */</i>, ARM::MVE_VMOVLu8bh, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13731">13731</th><td>  { <var>2913</var> <i>/* vmovlt */</i>, ARM::MVE_VMOVLs16th, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13732">13732</th><td>  { <var>2913</var> <i>/* vmovlt */</i>, ARM::MVE_VMOVLs8th, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13733">13733</th><td>  { <var>2913</var> <i>/* vmovlt */</i>, ARM::MVE_VMOVLu16th, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13734">13734</th><td>  { <var>2913</var> <i>/* vmovlt */</i>, ARM::MVE_VMOVLu8th, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13735">13735</th><td>  { <var>2920</var> <i>/* vmovn */</i>, ARM::VMOVNv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="13736">13736</th><td>  { <var>2920</var> <i>/* vmovn */</i>, ARM::VMOVNv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="13737">13737</th><td>  { <var>2920</var> <i>/* vmovn */</i>, ARM::VMOVNv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="13738">13738</th><td>  { <var>2926</var> <i>/* vmovnb */</i>, ARM::MVE_VMOVNi16bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13739">13739</th><td>  { <var>2926</var> <i>/* vmovnb */</i>, ARM::MVE_VMOVNi32bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13740">13740</th><td>  { <var>2933</var> <i>/* vmovnt */</i>, ARM::MVE_VMOVNi16th, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13741">13741</th><td>  { <var>2933</var> <i>/* vmovnt */</i>, ARM::MVE_VMOVNi32th, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13742">13742</th><td>  { <var>2940</var> <i>/* vmovx */</i>, ARM::VMOVH, Convert__Reg1_1__Reg1_2, AMFBS_HasFullFP16, { MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13743">13743</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::FMSTAT, Convert__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_APSR_NZCV, MCK_FPSCR }, },</td></tr>
<tr><th id="13744">13744</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::VMRS_FPEXC, Convert__Reg1_1__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_GPRnopc, MCK_FPEXC }, },</td></tr>
<tr><th id="13745">13745</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::VMRS_FPINST, Convert__Reg1_1__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_GPRnopc, MCK_FPINST }, },</td></tr>
<tr><th id="13746">13746</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::VMRS_FPINST2, Convert__Reg1_1__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_GPRnopc, MCK_FPINST2 }, },</td></tr>
<tr><th id="13747">13747</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::VMRS, Convert__Reg1_1__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPRnopc, MCK_FPSCR }, },</td></tr>
<tr><th id="13748">13748</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::VMRS_FPSID, Convert__Reg1_1__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_GPRnopc, MCK_FPSID }, },</td></tr>
<tr><th id="13749">13749</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::VMRS_MVFR0, Convert__Reg1_1__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_GPRnopc, MCK_MVFR0 }, },</td></tr>
<tr><th id="13750">13750</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::VMRS_MVFR1, Convert__Reg1_1__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_GPRnopc, MCK_MVFR1 }, },</td></tr>
<tr><th id="13751">13751</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::VMRS_MVFR2, Convert__Reg1_1__CondCode2_0, AMFBS_HasFPARMv8, { MCK_CondCode, MCK_GPRnopc, MCK_MVFR2 }, },</td></tr>
<tr><th id="13752">13752</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::VMRS_FPCXTNS, Convert__Reg1_1__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_GPR, MCK_FPCXTRegs }, },</td></tr>
<tr><th id="13753">13753</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::VMRS_FPCXTS, Convert__Reg1_1__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_GPR, MCK_FPCXTS }, },</td></tr>
<tr><th id="13754">13754</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::VMRS_FPSCR_NZCVQC, Convert__Reg1_1__imm_95_0__CondCode2_0, AMFBS_HasV8_1MMainline_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK_FPSCR_NZCVQC }, },</td></tr>
<tr><th id="13755">13755</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::VMRS_P0, Convert__Reg1_1__imm_95_0__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_GPR, MCK_P0 }, },</td></tr>
<tr><th id="13756">13756</th><td>  { <var>2946</var> <i>/* vmrs */</i>, ARM::VMRS_VPR, Convert__Reg1_1__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_GPR, MCK_VCCR }, },</td></tr>
<tr><th id="13757">13757</th><td>  { <var>2951</var> <i>/* vmsr */</i>, ARM::VMSR_FPCXTNS, Convert__Reg1_2__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTRegs, MCK_GPR }, },</td></tr>
<tr><th id="13758">13758</th><td>  { <var>2951</var> <i>/* vmsr */</i>, ARM::VMSR_FPCXTS, Convert__Reg1_2__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTS, MCK_GPR }, },</td></tr>
<tr><th id="13759">13759</th><td>  { <var>2951</var> <i>/* vmsr */</i>, ARM::VMSR_FPEXC, Convert__Reg1_2__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_FPEXC, MCK_GPRnopc }, },</td></tr>
<tr><th id="13760">13760</th><td>  { <var>2951</var> <i>/* vmsr */</i>, ARM::VMSR_FPINST, Convert__Reg1_2__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_FPINST, MCK_GPRnopc }, },</td></tr>
<tr><th id="13761">13761</th><td>  { <var>2951</var> <i>/* vmsr */</i>, ARM::VMSR_FPINST2, Convert__Reg1_2__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_FPINST2, MCK_GPRnopc }, },</td></tr>
<tr><th id="13762">13762</th><td>  { <var>2951</var> <i>/* vmsr */</i>, ARM::VMSR, Convert__Reg1_2__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_FPSCR, MCK_GPRnopc }, },</td></tr>
<tr><th id="13763">13763</th><td>  { <var>2951</var> <i>/* vmsr */</i>, ARM::VMSR_FPSCR_NZCVQC, Convert__imm_95_0__Reg1_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasFPRegs, { MCK_CondCode, MCK_FPSCR_NZCVQC, MCK_GPR }, },</td></tr>
<tr><th id="13764">13764</th><td>  { <var>2951</var> <i>/* vmsr */</i>, ARM::VMSR_FPSID, Convert__Reg1_2__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_FPSID, MCK_GPRnopc }, },</td></tr>
<tr><th id="13765">13765</th><td>  { <var>2951</var> <i>/* vmsr */</i>, ARM::VMSR_P0, Convert__imm_95_0__Reg1_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_P0, MCK_GPR }, },</td></tr>
<tr><th id="13766">13766</th><td>  { <var>2951</var> <i>/* vmsr */</i>, ARM::VMSR_VPR, Convert__Reg1_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_VCCR, MCK_GPR }, },</td></tr>
<tr><th id="13767">13767</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULfq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13768">13768</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULfd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13769">13769</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULS, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13770">13770</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULD, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13771">13771</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13772">13772</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13773">13773</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13774">13774</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13775">13775</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13776">13776</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13777">13777</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULpq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_p8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13778">13778</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULpd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_p8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13779">13779</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULhq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13780">13780</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULhd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13781">13781</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULH, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13782">13782</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslfq, Convert__Reg1_2__Reg1_2__Reg1_3__VectorIndex321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13783">13783</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULfq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13784">13784</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslfd, Convert__Reg1_2__Reg1_2__Reg1_3__VectorIndex321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13785">13785</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULfd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13786">13786</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULS, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13787">13787</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULD, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13788">13788</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__VectorIndex161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13789">13789</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13790">13790</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__VectorIndex161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13791">13791</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13792">13792</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__VectorIndex321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13793">13793</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13794">13794</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__VectorIndex321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13795">13795</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13796">13796</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13797">13797</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13798">13798</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULpq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_p8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13799">13799</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULpd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_p8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13800">13800</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslhq, Convert__Reg1_2__Reg1_2__Reg1_3__VectorIndex161_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13801">13801</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULhq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13802">13802</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslhd, Convert__Reg1_2__Reg1_2__Reg1_3__VectorIndex161_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13803">13803</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULhd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13804">13804</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULH, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13805">13805</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::MVE_VMULf32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13806">13806</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::MVE_VMUL_qr_f32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13807">13807</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::MVE_VMULi16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13808">13808</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::MVE_VMUL_qr_i16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13809">13809</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::MVE_VMULi32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13810">13810</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::MVE_VMUL_qr_i32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13811">13811</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::MVE_VMULi8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13812">13812</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::MVE_VMUL_qr_i8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13813">13813</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::MVE_VMULf16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13814">13814</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::MVE_VMUL_qr_f16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="13815">13815</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslfq, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13816">13816</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslfd, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13817">13817</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13818">13818</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13819">13819</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13820">13820</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13821">13821</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslhq, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13822">13822</th><td>  { <var>2956</var> <i>/* vmul */</i>, ARM::VMULslhd, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13823">13823</th><td>  { <var>2961</var> <i>/* vmulh */</i>, ARM::MVE_VMULHs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13824">13824</th><td>  { <var>2961</var> <i>/* vmulh */</i>, ARM::MVE_VMULHs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13825">13825</th><td>  { <var>2961</var> <i>/* vmulh */</i>, ARM::MVE_VMULHs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13826">13826</th><td>  { <var>2961</var> <i>/* vmulh */</i>, ARM::MVE_VMULHu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13827">13827</th><td>  { <var>2961</var> <i>/* vmulh */</i>, ARM::MVE_VMULHu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13828">13828</th><td>  { <var>2961</var> <i>/* vmulh */</i>, ARM::MVE_VMULHu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13829">13829</th><td>  { <var>2967</var> <i>/* vmull */</i>, ARM::VMULLp64, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasV8_HasCrypto, { MCK__DOT_p64, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13830">13830</th><td>  { <var>2967</var> <i>/* vmull */</i>, ARM::VMULLsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13831">13831</th><td>  { <var>2967</var> <i>/* vmull */</i>, ARM::VMULLsv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13832">13832</th><td>  { <var>2967</var> <i>/* vmull */</i>, ARM::VMULLsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13833">13833</th><td>  { <var>2967</var> <i>/* vmull */</i>, ARM::VMULLuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13834">13834</th><td>  { <var>2967</var> <i>/* vmull */</i>, ARM::VMULLuv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13835">13835</th><td>  { <var>2967</var> <i>/* vmull */</i>, ARM::VMULLuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13836">13836</th><td>  { <var>2967</var> <i>/* vmull */</i>, ARM::VMULLp8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_p8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13837">13837</th><td>  { <var>2967</var> <i>/* vmull */</i>, ARM::VMULLslsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13838">13838</th><td>  { <var>2967</var> <i>/* vmull */</i>, ARM::VMULLslsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13839">13839</th><td>  { <var>2967</var> <i>/* vmull */</i>, ARM::VMULLsluv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="13840">13840</th><td>  { <var>2967</var> <i>/* vmull */</i>, ARM::VMULLsluv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="13841">13841</th><td>  { <var>2973</var> <i>/* vmullb */</i>, ARM::MVE_VMULLBs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13842">13842</th><td>  { <var>2973</var> <i>/* vmullb */</i>, ARM::MVE_VMULLBs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13843">13843</th><td>  { <var>2973</var> <i>/* vmullb */</i>, ARM::MVE_VMULLBs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13844">13844</th><td>  { <var>2973</var> <i>/* vmullb */</i>, ARM::MVE_VMULLBu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13845">13845</th><td>  { <var>2973</var> <i>/* vmullb */</i>, ARM::MVE_VMULLBu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13846">13846</th><td>  { <var>2973</var> <i>/* vmullb */</i>, ARM::MVE_VMULLBu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13847">13847</th><td>  { <var>2973</var> <i>/* vmullb */</i>, ARM::MVE_VMULLBp16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_p16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13848">13848</th><td>  { <var>2973</var> <i>/* vmullb */</i>, ARM::MVE_VMULLBp8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_p8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13849">13849</th><td>  { <var>2980</var> <i>/* vmullt */</i>, ARM::MVE_VMULLTs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13850">13850</th><td>  { <var>2980</var> <i>/* vmullt */</i>, ARM::MVE_VMULLTs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13851">13851</th><td>  { <var>2980</var> <i>/* vmullt */</i>, ARM::MVE_VMULLTs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13852">13852</th><td>  { <var>2980</var> <i>/* vmullt */</i>, ARM::MVE_VMULLTu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13853">13853</th><td>  { <var>2980</var> <i>/* vmullt */</i>, ARM::MVE_VMULLTu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13854">13854</th><td>  { <var>2980</var> <i>/* vmullt */</i>, ARM::MVE_VMULLTu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13855">13855</th><td>  { <var>2980</var> <i>/* vmullt */</i>, ARM::MVE_VMULLTp16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_p16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13856">13856</th><td>  { <var>2980</var> <i>/* vmullt */</i>, ARM::MVE_VMULLTp8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_p8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13857">13857</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNq, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13858">13858</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNd, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13859">13859</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::MVE_VMVN, Convert__Reg1_1__Reg1_2__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13860">13860</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMOVv16i8, Convert__Reg1_2__NEONi16invi8Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_NEONi16invi8Replicate }, },</td></tr>
<tr><th id="13861">13861</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNv8i16, Convert__Reg1_2__NEONi16splat1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_NEONi16splat }, },</td></tr>
<tr><th id="13862">13862</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMOVv8i8, Convert__Reg1_2__NEONi16invi8Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_NEONi16invi8Replicate }, },</td></tr>
<tr><th id="13863">13863</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNv4i16, Convert__Reg1_2__NEONi16splat1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_NEONi16splat }, },</td></tr>
<tr><th id="13864">13864</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMOVv16i8, Convert__Reg1_2__NEONi32invi8Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_NEONi32invi8Replicate }, },</td></tr>
<tr><th id="13865">13865</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNv8i16, Convert__Reg1_2__NEONi32vmovi16Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_NEONi32vmovi16Replicate }, },</td></tr>
<tr><th id="13866">13866</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNv4i32, Convert__Reg1_2__NEONi32vmov1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_NEONi32vmov }, },</td></tr>
<tr><th id="13867">13867</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMOVv4i32, Convert__Reg1_2__NEONi32vmovNeg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_NEONi32vmovNeg }, },</td></tr>
<tr><th id="13868">13868</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMOVv8i8, Convert__Reg1_2__NEONi32invi8Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_NEONi32invi8Replicate }, },</td></tr>
<tr><th id="13869">13869</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNv4i16, Convert__Reg1_2__NEONi32vmovi16Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_NEONi32vmovi16Replicate }, },</td></tr>
<tr><th id="13870">13870</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNv2i32, Convert__Reg1_2__NEONi32vmov1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_NEONi32vmov }, },</td></tr>
<tr><th id="13871">13871</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMOVv2i32, Convert__Reg1_2__NEONi32vmovNeg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_NEONi32vmovNeg }, },</td></tr>
<tr><th id="13872">13872</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMOVv16i8, Convert__Reg1_2__NEONi64invi8Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_QPR, MCK_NEONi64invi8Replicate }, },</td></tr>
<tr><th id="13873">13873</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNv8i16, Convert__Reg1_2__NEONi64vmovi16Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_QPR, MCK_NEONi64vmovi16Replicate }, },</td></tr>
<tr><th id="13874">13874</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNv4i32, Convert__Reg1_2__NEONi64vmovi32Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_QPR, MCK_NEONi64vmovi32Replicate }, },</td></tr>
<tr><th id="13875">13875</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMOVv8i8, Convert__Reg1_2__NEONi64invi8Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_NEONi64invi8Replicate }, },</td></tr>
<tr><th id="13876">13876</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNv4i16, Convert__Reg1_2__NEONi64vmovi16Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_NEONi64vmovi16Replicate }, },</td></tr>
<tr><th id="13877">13877</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNv2i32, Convert__Reg1_2__NEONi64vmovi32Replicate1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_NEONi64vmovi32Replicate }, },</td></tr>
<tr><th id="13878">13878</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13879">13879</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13880">13880</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13881">13881</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13882">13882</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13883">13883</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13884">13884</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13885">13885</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::VMVNd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13886">13886</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::MVE_VMVNimmi16, Convert__Reg1_2__NEONi16splat1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_NEONi16splat }, },</td></tr>
<tr><th id="13887">13887</th><td>  { <var>2987</var> <i>/* vmvn */</i>, ARM::MVE_VMVNimmi32, Convert__Reg1_2__NEONi32vmov1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_NEONi32vmov }, },</td></tr>
<tr><th id="13888">13888</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::VNEGs16q, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13889">13889</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::VNEGs16d, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13890">13890</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::VNEGs32q, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13891">13891</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::VNEGs32d, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13892">13892</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::VNEGs8q, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13893">13893</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::VNEGs8d, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13894">13894</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::VNEGf32q, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13895">13895</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::VNEGfd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13896">13896</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::VNEGS, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13897">13897</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::VNEGD, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13898">13898</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::VNEGhq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13899">13899</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::VNEGhd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13900">13900</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::VNEGH, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13901">13901</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::MVE_VNEGs16, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13902">13902</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::MVE_VNEGs32, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13903">13903</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::MVE_VNEGs8, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13904">13904</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::MVE_VNEGf32, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13905">13905</th><td>  { <var>2992</var> <i>/* vneg */</i>, ARM::MVE_VNEGf16, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13906">13906</th><td>  { <var>2997</var> <i>/* vnmla */</i>, ARM::VNMLAS, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13907">13907</th><td>  { <var>2997</var> <i>/* vnmla */</i>, ARM::VNMLAD, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13908">13908</th><td>  { <var>2997</var> <i>/* vnmla */</i>, ARM::VNMLAH, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13909">13909</th><td>  { <var>3003</var> <i>/* vnmls */</i>, ARM::VNMLSS, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13910">13910</th><td>  { <var>3003</var> <i>/* vnmls */</i>, ARM::VNMLSD, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13911">13911</th><td>  { <var>3003</var> <i>/* vnmls */</i>, ARM::VNMLSH, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13912">13912</th><td>  { <var>3009</var> <i>/* vnmul */</i>, ARM::VNMULS, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13913">13913</th><td>  { <var>3009</var> <i>/* vnmul */</i>, ARM::VNMULD, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13914">13914</th><td>  { <var>3009</var> <i>/* vnmul */</i>, ARM::VNMULH, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="13915">13915</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::VORNq, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13916">13916</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::VORNd, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13917">13917</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORRimmi16, Convert__Reg1_2__Tie0_3_3__NEONi16splatNot1_3__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_i16, MCK_MQPR, MCK_NEONi16splatNot }, },</td></tr>
<tr><th id="13918">13918</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORRimmi32, Convert__Reg1_2__Tie0_3_3__NEONi32splatNot1_3__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_i32, MCK_MQPR, MCK_NEONi32splatNot }, },</td></tr>
<tr><th id="13919">13919</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORN, Convert__Reg1_1__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13920">13920</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORN, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13921">13921</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORN, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13922">13922</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORN, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13923">13923</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORN, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13924">13924</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORN, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13925">13925</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORN, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13926">13926</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORN, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13927">13927</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORN, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13928">13928</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORN, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13929">13929</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORN, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13930">13930</th><td>  { <var>3015</var> <i>/* vorn */</i>, ARM::MVE_VORN, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13931">13931</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRq, Convert__Reg1_1__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13932">13932</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRd, Convert__Reg1_1__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13933">13933</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRiv8i16, Convert__Reg1_2__NEONi16splat1_3__Tie0_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_NEONi16splat }, },</td></tr>
<tr><th id="13934">13934</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRiv4i16, Convert__Reg1_2__NEONi16splat1_3__Tie0_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_NEONi16splat }, },</td></tr>
<tr><th id="13935">13935</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRiv4i32, Convert__Reg1_2__NEONi32splat1_3__Tie0_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_NEONi32splat }, },</td></tr>
<tr><th id="13936">13936</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRiv2i32, Convert__Reg1_2__NEONi32splat1_3__Tie0_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_NEONi32splat }, },</td></tr>
<tr><th id="13937">13937</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13938">13938</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13939">13939</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13940">13940</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13941">13941</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13942">13942</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13943">13943</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13944">13944</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13945">13945</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRq, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13946">13946</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRd, Convert__Reg1_1__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13947">13947</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORRimmi16, Convert__Reg1_2__Tie0_1_1__NEONi16splat1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i16, MCK_MQPR, MCK_NEONi16splat }, },</td></tr>
<tr><th id="13948">13948</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORRimmi32, Convert__Reg1_2__Tie0_1_1__NEONi32splat1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i32, MCK_MQPR, MCK_NEONi32splat }, },</td></tr>
<tr><th id="13949">13949</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORR, Convert__Reg1_1__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13950">13950</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13951">13951</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13952">13952</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13953">13953</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13954">13954</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13955">13955</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13956">13956</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13957">13957</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::VORRd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13958">13958</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13959">13959</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13960">13960</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13961">13961</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13962">13962</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13963">13963</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13964">13964</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13965">13965</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13966">13966</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13967">13967</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13968">13968</th><td>  { <var>3020</var> <i>/* vorr */</i>, ARM::MVE_VORR, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="13969">13969</th><td>  { <var>3025</var> <i>/* vpadal */</i>, ARM::VPADALsv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13970">13970</th><td>  { <var>3025</var> <i>/* vpadal */</i>, ARM::VPADALsv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13971">13971</th><td>  { <var>3025</var> <i>/* vpadal */</i>, ARM::VPADALsv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13972">13972</th><td>  { <var>3025</var> <i>/* vpadal */</i>, ARM::VPADALsv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13973">13973</th><td>  { <var>3025</var> <i>/* vpadal */</i>, ARM::VPADALsv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13974">13974</th><td>  { <var>3025</var> <i>/* vpadal */</i>, ARM::VPADALsv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13975">13975</th><td>  { <var>3025</var> <i>/* vpadal */</i>, ARM::VPADALuv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13976">13976</th><td>  { <var>3025</var> <i>/* vpadal */</i>, ARM::VPADALuv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13977">13977</th><td>  { <var>3025</var> <i>/* vpadal */</i>, ARM::VPADALuv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13978">13978</th><td>  { <var>3025</var> <i>/* vpadal */</i>, ARM::VPADALuv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13979">13979</th><td>  { <var>3025</var> <i>/* vpadal */</i>, ARM::VPADALuv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13980">13980</th><td>  { <var>3025</var> <i>/* vpadal */</i>, ARM::VPADALuv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13981">13981</th><td>  { <var>3032</var> <i>/* vpadd */</i>, ARM::VPADDf, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13982">13982</th><td>  { <var>3032</var> <i>/* vpadd */</i>, ARM::VPADDi16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13983">13983</th><td>  { <var>3032</var> <i>/* vpadd */</i>, ARM::VPADDi32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13984">13984</th><td>  { <var>3032</var> <i>/* vpadd */</i>, ARM::VPADDi8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13985">13985</th><td>  { <var>3032</var> <i>/* vpadd */</i>, ARM::VPADDh, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13986">13986</th><td>  { <var>3032</var> <i>/* vpadd */</i>, ARM::VPADDf, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13987">13987</th><td>  { <var>3032</var> <i>/* vpadd */</i>, ARM::VPADDi16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13988">13988</th><td>  { <var>3032</var> <i>/* vpadd */</i>, ARM::VPADDi32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13989">13989</th><td>  { <var>3032</var> <i>/* vpadd */</i>, ARM::VPADDi8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13990">13990</th><td>  { <var>3032</var> <i>/* vpadd */</i>, ARM::VPADDh, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13991">13991</th><td>  { <var>3038</var> <i>/* vpaddl */</i>, ARM::VPADDLsv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13992">13992</th><td>  { <var>3038</var> <i>/* vpaddl */</i>, ARM::VPADDLsv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13993">13993</th><td>  { <var>3038</var> <i>/* vpaddl */</i>, ARM::VPADDLsv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13994">13994</th><td>  { <var>3038</var> <i>/* vpaddl */</i>, ARM::VPADDLsv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13995">13995</th><td>  { <var>3038</var> <i>/* vpaddl */</i>, ARM::VPADDLsv16i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13996">13996</th><td>  { <var>3038</var> <i>/* vpaddl */</i>, ARM::VPADDLsv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13997">13997</th><td>  { <var>3038</var> <i>/* vpaddl */</i>, ARM::VPADDLuv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="13998">13998</th><td>  { <var>3038</var> <i>/* vpaddl */</i>, ARM::VPADDLuv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="13999">13999</th><td>  { <var>3038</var> <i>/* vpaddl */</i>, ARM::VPADDLuv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14000">14000</th><td>  { <var>3038</var> <i>/* vpaddl */</i>, ARM::VPADDLuv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14001">14001</th><td>  { <var>3038</var> <i>/* vpaddl */</i>, ARM::VPADDLuv16i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14002">14002</th><td>  { <var>3038</var> <i>/* vpaddl */</i>, ARM::VPADDLuv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14003">14003</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXs16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14004">14004</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXs32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14005">14005</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXs8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14006">14006</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXu16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14007">14007</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXu32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14008">14008</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXu8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14009">14009</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXf, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14010">14010</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXh, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14011">14011</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXs16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14012">14012</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXs32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14013">14013</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXs8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14014">14014</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXu16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14015">14015</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXu32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14016">14016</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXu8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14017">14017</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXf, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14018">14018</th><td>  { <var>3045</var> <i>/* vpmax */</i>, ARM::VPMAXh, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14019">14019</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINs16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14020">14020</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINs32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14021">14021</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINs8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14022">14022</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINu16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14023">14023</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINu32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14024">14024</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINu8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14025">14025</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINf, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14026">14026</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINh, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14027">14027</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINs16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14028">14028</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINs32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14029">14029</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINs8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14030">14030</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINu16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14031">14031</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINu32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14032">14032</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINu8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14033">14033</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINf, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14034">14034</th><td>  { <var>3051</var> <i>/* vpmin */</i>, ARM::VPMINh, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14035">14035</th><td>  { <var>3057</var> <i>/* vpnot */</i>, ARM::MVE_VPNOT, Convert__imm_95_0__imm_95_0__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN }, },</td></tr>
<tr><th id="14036">14036</th><td>  { <var>3063</var> <i>/* vpop */</i>, ARM::VLDMDIA_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_1, AMFBS_HasFPRegs, { MCK_CondCode, MCK_DPRRegList }, },</td></tr>
<tr><th id="14037">14037</th><td>  { <var>3063</var> <i>/* vpop */</i>, ARM::VLDMSIA_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_1, AMFBS_HasFPRegs, { MCK_CondCode, MCK_SPRRegList }, },</td></tr>
<tr><th id="14038">14038</th><td>  { <var>3063</var> <i>/* vpop */</i>, ARM::VLDMDIA_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_16, MCK_DPRRegList }, },</td></tr>
<tr><th id="14039">14039</th><td>  { <var>3063</var> <i>/* vpop */</i>, ARM::VLDMSIA_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_16, MCK_SPRRegList }, },</td></tr>
<tr><th id="14040">14040</th><td>  { <var>3063</var> <i>/* vpop */</i>, ARM::VLDMDIA_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_32, MCK_DPRRegList }, },</td></tr>
<tr><th id="14041">14041</th><td>  { <var>3063</var> <i>/* vpop */</i>, ARM::VLDMSIA_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_32, MCK_SPRRegList }, },</td></tr>
<tr><th id="14042">14042</th><td>  { <var>3063</var> <i>/* vpop */</i>, ARM::VLDMDIA_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_64, MCK_DPRRegList }, },</td></tr>
<tr><th id="14043">14043</th><td>  { <var>3063</var> <i>/* vpop */</i>, ARM::VLDMSIA_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_64, MCK_SPRRegList }, },</td></tr>
<tr><th id="14044">14044</th><td>  { <var>3063</var> <i>/* vpop */</i>, ARM::VLDMDIA_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_8, MCK_DPRRegList }, },</td></tr>
<tr><th id="14045">14045</th><td>  { <var>3063</var> <i>/* vpop */</i>, ARM::VLDMSIA_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_8, MCK_SPRRegList }, },</td></tr>
<tr><th id="14046">14046</th><td>  { <var>3068</var> <i>/* vpsel */</i>, ARM::MVE_VPSEL, Convert__Reg1_1__Reg1_2__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14047">14047</th><td>  { <var>3068</var> <i>/* vpsel */</i>, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14048">14048</th><td>  { <var>3068</var> <i>/* vpsel */</i>, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14049">14049</th><td>  { <var>3068</var> <i>/* vpsel */</i>, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14050">14050</th><td>  { <var>3068</var> <i>/* vpsel */</i>, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14051">14051</th><td>  { <var>3068</var> <i>/* vpsel */</i>, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14052">14052</th><td>  { <var>3068</var> <i>/* vpsel */</i>, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14053">14053</th><td>  { <var>3068</var> <i>/* vpsel */</i>, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14054">14054</th><td>  { <var>3068</var> <i>/* vpsel */</i>, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14055">14055</th><td>  { <var>3068</var> <i>/* vpsel */</i>, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14056">14056</th><td>  { <var>3068</var> <i>/* vpsel */</i>, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14057">14057</th><td>  { <var>3068</var> <i>/* vpsel */</i>, ARM::MVE_VPSEL, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14058">14058</th><td>  { <var>3074</var> <i>/* vpst */</i>, ARM::MVE_VPST, Convert__ITMask1_0, AMFBS_HasMVEInt, { MCK_ITMask }, },</td></tr>
<tr><th id="14059">14059</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv8s16, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_s16, MCK_CondCodeRestrictedS, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14060">14060</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv8s16r, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_s16, MCK_CondCodeRestrictedS, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="14061">14061</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv4s32, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_s32, MCK_CondCodeRestrictedS, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14062">14062</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv4s32r, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_s32, MCK_CondCodeRestrictedS, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="14063">14063</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv16s8, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_s8, MCK_CondCodeRestrictedS, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14064">14064</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv16s8r, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedS1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_s8, MCK_CondCodeRestrictedS, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="14065">14065</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv8u16, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_u16, MCK_CondCodeRestrictedU, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14066">14066</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv8u16r, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_u16, MCK_CondCodeRestrictedU, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="14067">14067</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv4u32, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_u32, MCK_CondCodeRestrictedU, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14068">14068</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv4u32r, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_u32, MCK_CondCodeRestrictedU, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="14069">14069</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv16u8, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_u8, MCK_CondCodeRestrictedU, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14070">14070</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv16u8r, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedU1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_u8, MCK_CondCodeRestrictedU, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="14071">14071</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv4f32, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedFP1_2, AMFBS_HasMVEFloat, { MCK_ITMask, MCK__DOT_f32, MCK_CondCodeRestrictedFP, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14072">14072</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv4f32r, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedFP1_2, AMFBS_HasMVEFloat, { MCK_ITMask, MCK__DOT_f32, MCK_CondCodeRestrictedFP, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="14073">14073</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv8i16, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_i16, MCK_CondCodeRestrictedI, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14074">14074</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv8i16r, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_i16, MCK_CondCodeRestrictedI, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="14075">14075</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv4i32, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_i32, MCK_CondCodeRestrictedI, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14076">14076</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv4i32r, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_i32, MCK_CondCodeRestrictedI, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="14077">14077</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv16i8, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_i8, MCK_CondCodeRestrictedI, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14078">14078</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv16i8r, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedI1_2, AMFBS_HasMVEInt, { MCK_ITMask, MCK__DOT_i8, MCK_CondCodeRestrictedI, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="14079">14079</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv8f16, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedFP1_2, AMFBS_HasMVEFloat, { MCK_ITMask, MCK__DOT_f16, MCK_CondCodeRestrictedFP, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14080">14080</th><td>  { <var>3079</var> <i>/* vpt */</i>, ARM::MVE_VPTv8f16r, Convert__ITMask1_0__Reg1_3__Reg1_4__CondCodeRestrictedFP1_2, AMFBS_HasMVEFloat, { MCK_ITMask, MCK__DOT_f16, MCK_CondCodeRestrictedFP, MCK_MQPR, MCK_GPRwithZR }, },</td></tr>
<tr><th id="14081">14081</th><td>  { <var>3083</var> <i>/* vpush */</i>, ARM::VSTMDDB_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_1, AMFBS_HasFPRegs, { MCK_CondCode, MCK_DPRRegList }, },</td></tr>
<tr><th id="14082">14082</th><td>  { <var>3083</var> <i>/* vpush */</i>, ARM::VSTMSDB_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_1, AMFBS_HasFPRegs, { MCK_CondCode, MCK_SPRRegList }, },</td></tr>
<tr><th id="14083">14083</th><td>  { <var>3083</var> <i>/* vpush */</i>, ARM::VSTMDDB_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_16, MCK_DPRRegList }, },</td></tr>
<tr><th id="14084">14084</th><td>  { <var>3083</var> <i>/* vpush */</i>, ARM::VSTMSDB_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_16, MCK_SPRRegList }, },</td></tr>
<tr><th id="14085">14085</th><td>  { <var>3083</var> <i>/* vpush */</i>, ARM::VSTMDDB_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_32, MCK_DPRRegList }, },</td></tr>
<tr><th id="14086">14086</th><td>  { <var>3083</var> <i>/* vpush */</i>, ARM::VSTMSDB_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_32, MCK_SPRRegList }, },</td></tr>
<tr><th id="14087">14087</th><td>  { <var>3083</var> <i>/* vpush */</i>, ARM::VSTMDDB_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_64, MCK_DPRRegList }, },</td></tr>
<tr><th id="14088">14088</th><td>  { <var>3083</var> <i>/* vpush */</i>, ARM::VSTMSDB_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_64, MCK_SPRRegList }, },</td></tr>
<tr><th id="14089">14089</th><td>  { <var>3083</var> <i>/* vpush */</i>, ARM::VSTMDDB_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__DPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_8, MCK_DPRRegList }, },</td></tr>
<tr><th id="14090">14090</th><td>  { <var>3083</var> <i>/* vpush */</i>, ARM::VSTMSDB_UPD, Convert__regSP__Tie0_1_1__CondCode2_0__SPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK__DOT_8, MCK_SPRRegList }, },</td></tr>
<tr><th id="14091">14091</th><td>  { <var>3089</var> <i>/* vqabs */</i>, ARM::VQABSv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14092">14092</th><td>  { <var>3089</var> <i>/* vqabs */</i>, ARM::VQABSv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14093">14093</th><td>  { <var>3089</var> <i>/* vqabs */</i>, ARM::VQABSv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14094">14094</th><td>  { <var>3089</var> <i>/* vqabs */</i>, ARM::VQABSv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14095">14095</th><td>  { <var>3089</var> <i>/* vqabs */</i>, ARM::VQABSv16i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14096">14096</th><td>  { <var>3089</var> <i>/* vqabs */</i>, ARM::VQABSv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14097">14097</th><td>  { <var>3089</var> <i>/* vqabs */</i>, ARM::MVE_VQABSs16, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14098">14098</th><td>  { <var>3089</var> <i>/* vqabs */</i>, ARM::MVE_VQABSs32, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14099">14099</th><td>  { <var>3089</var> <i>/* vqabs */</i>, ARM::MVE_VQABSs8, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14100">14100</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14101">14101</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14102">14102</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14103">14103</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14104">14104</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14105">14105</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14106">14106</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14107">14107</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14108">14108</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14109">14109</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14110">14110</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14111">14111</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14112">14112</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14113">14113</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14114">14114</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14115">14115</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14116">14116</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14117">14117</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14118">14118</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14119">14119</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14120">14120</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14121">14121</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14122">14122</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14123">14123</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14124">14124</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14125">14125</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14126">14126</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14127">14127</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14128">14128</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14129">14129</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14130">14130</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14131">14131</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::VQADDuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14132">14132</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::MVE_VQADDs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14133">14133</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::MVE_VQADD_qr_s16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14134">14134</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::MVE_VQADDs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14135">14135</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::MVE_VQADD_qr_s32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14136">14136</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::MVE_VQADDs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14137">14137</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::MVE_VQADD_qr_s8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14138">14138</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::MVE_VQADDu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14139">14139</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::MVE_VQADD_qr_u16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14140">14140</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::MVE_VQADDu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14141">14141</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::MVE_VQADD_qr_u32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14142">14142</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::MVE_VQADDu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14143">14143</th><td>  { <var>3095</var> <i>/* vqadd */</i>, ARM::MVE_VQADD_qr_u8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14144">14144</th><td>  { <var>3101</var> <i>/* vqdmladh */</i>, ARM::MVE_VQDMLADHs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14145">14145</th><td>  { <var>3101</var> <i>/* vqdmladh */</i>, ARM::MVE_VQDMLADHs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14146">14146</th><td>  { <var>3101</var> <i>/* vqdmladh */</i>, ARM::MVE_VQDMLADHs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14147">14147</th><td>  { <var>3110</var> <i>/* vqdmladhx */</i>, ARM::MVE_VQDMLADHXs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14148">14148</th><td>  { <var>3110</var> <i>/* vqdmladhx */</i>, ARM::MVE_VQDMLADHXs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14149">14149</th><td>  { <var>3110</var> <i>/* vqdmladhx */</i>, ARM::MVE_VQDMLADHXs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14150">14150</th><td>  { <var>3120</var> <i>/* vqdmlah */</i>, ARM::MVE_VQDMLAH_qrs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14151">14151</th><td>  { <var>3120</var> <i>/* vqdmlah */</i>, ARM::MVE_VQDMLAH_qrs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14152">14152</th><td>  { <var>3120</var> <i>/* vqdmlah */</i>, ARM::MVE_VQDMLAH_qrs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14153">14153</th><td>  { <var>3128</var> <i>/* vqdmlal */</i>, ARM::VQDMLALv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14154">14154</th><td>  { <var>3128</var> <i>/* vqdmlal */</i>, ARM::VQDMLALv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14155">14155</th><td>  { <var>3128</var> <i>/* vqdmlal */</i>, ARM::VQDMLALslv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="14156">14156</th><td>  { <var>3128</var> <i>/* vqdmlal */</i>, ARM::VQDMLALslv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="14157">14157</th><td>  { <var>3136</var> <i>/* vqdmlash */</i>, ARM::MVE_VQDMLASH_qrs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14158">14158</th><td>  { <var>3136</var> <i>/* vqdmlash */</i>, ARM::MVE_VQDMLASH_qrs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14159">14159</th><td>  { <var>3136</var> <i>/* vqdmlash */</i>, ARM::MVE_VQDMLASH_qrs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14160">14160</th><td>  { <var>3145</var> <i>/* vqdmlsdh */</i>, ARM::MVE_VQDMLSDHs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14161">14161</th><td>  { <var>3145</var> <i>/* vqdmlsdh */</i>, ARM::MVE_VQDMLSDHs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14162">14162</th><td>  { <var>3145</var> <i>/* vqdmlsdh */</i>, ARM::MVE_VQDMLSDHs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14163">14163</th><td>  { <var>3154</var> <i>/* vqdmlsdhx */</i>, ARM::MVE_VQDMLSDHXs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14164">14164</th><td>  { <var>3154</var> <i>/* vqdmlsdhx */</i>, ARM::MVE_VQDMLSDHXs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14165">14165</th><td>  { <var>3154</var> <i>/* vqdmlsdhx */</i>, ARM::MVE_VQDMLSDHXs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14166">14166</th><td>  { <var>3164</var> <i>/* vqdmlsl */</i>, ARM::VQDMLSLv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14167">14167</th><td>  { <var>3164</var> <i>/* vqdmlsl */</i>, ARM::VQDMLSLv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14168">14168</th><td>  { <var>3164</var> <i>/* vqdmlsl */</i>, ARM::VQDMLSLslv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="14169">14169</th><td>  { <var>3164</var> <i>/* vqdmlsl */</i>, ARM::VQDMLSLslv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="14170">14170</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::VQDMULHv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14171">14171</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::VQDMULHv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14172">14172</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::VQDMULHv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14173">14173</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::VQDMULHv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14174">14174</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::VQDMULHv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14175">14175</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::VQDMULHv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14176">14176</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::VQDMULHv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14177">14177</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::VQDMULHv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14178">14178</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::MVE_VQDMULHi16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14179">14179</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::MVE_VQDMULH_qr_s16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14180">14180</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::MVE_VQDMULHi32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14181">14181</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::MVE_VQDMULH_qr_s32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14182">14182</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::MVE_VQDMULHi8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14183">14183</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::MVE_VQDMULH_qr_s8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14184">14184</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::VQDMULHslv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="14185">14185</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::VQDMULHslv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="14186">14186</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::VQDMULHslv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="14187">14187</th><td>  { <var>3172</var> <i>/* vqdmulh */</i>, ARM::VQDMULHslv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="14188">14188</th><td>  { <var>3180</var> <i>/* vqdmull */</i>, ARM::VQDMULLv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14189">14189</th><td>  { <var>3180</var> <i>/* vqdmull */</i>, ARM::VQDMULLv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14190">14190</th><td>  { <var>3180</var> <i>/* vqdmull */</i>, ARM::VQDMULLslv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="14191">14191</th><td>  { <var>3180</var> <i>/* vqdmull */</i>, ARM::VQDMULLslv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="14192">14192</th><td>  { <var>3188</var> <i>/* vqdmullb */</i>, ARM::MVE_VQDMULLs16bh, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14193">14193</th><td>  { <var>3188</var> <i>/* vqdmullb */</i>, ARM::MVE_VQDMULL_qr_s16bh, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14194">14194</th><td>  { <var>3188</var> <i>/* vqdmullb */</i>, ARM::MVE_VQDMULLs32bh, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14195">14195</th><td>  { <var>3188</var> <i>/* vqdmullb */</i>, ARM::MVE_VQDMULL_qr_s32bh, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14196">14196</th><td>  { <var>3197</var> <i>/* vqdmullt */</i>, ARM::MVE_VQDMULLs16th, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14197">14197</th><td>  { <var>3197</var> <i>/* vqdmullt */</i>, ARM::MVE_VQDMULL_qr_s16th, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14198">14198</th><td>  { <var>3197</var> <i>/* vqdmullt */</i>, ARM::MVE_VQDMULLs32th, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14199">14199</th><td>  { <var>3197</var> <i>/* vqdmullt */</i>, ARM::MVE_VQDMULL_qr_s32th, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14200">14200</th><td>  { <var>3206</var> <i>/* vqmovn */</i>, ARM::VQMOVNsv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="14201">14201</th><td>  { <var>3206</var> <i>/* vqmovn */</i>, ARM::VQMOVNsv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="14202">14202</th><td>  { <var>3206</var> <i>/* vqmovn */</i>, ARM::VQMOVNsv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="14203">14203</th><td>  { <var>3206</var> <i>/* vqmovn */</i>, ARM::VQMOVNuv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="14204">14204</th><td>  { <var>3206</var> <i>/* vqmovn */</i>, ARM::VQMOVNuv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="14205">14205</th><td>  { <var>3206</var> <i>/* vqmovn */</i>, ARM::VQMOVNuv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="14206">14206</th><td>  { <var>3213</var> <i>/* vqmovnb */</i>, ARM::MVE_VQMOVNs16bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14207">14207</th><td>  { <var>3213</var> <i>/* vqmovnb */</i>, ARM::MVE_VQMOVNs32bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14208">14208</th><td>  { <var>3213</var> <i>/* vqmovnb */</i>, ARM::MVE_VQMOVNu16bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14209">14209</th><td>  { <var>3213</var> <i>/* vqmovnb */</i>, ARM::MVE_VQMOVNu32bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14210">14210</th><td>  { <var>3221</var> <i>/* vqmovnt */</i>, ARM::MVE_VQMOVNs16th, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14211">14211</th><td>  { <var>3221</var> <i>/* vqmovnt */</i>, ARM::MVE_VQMOVNs32th, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14212">14212</th><td>  { <var>3221</var> <i>/* vqmovnt */</i>, ARM::MVE_VQMOVNu16th, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14213">14213</th><td>  { <var>3221</var> <i>/* vqmovnt */</i>, ARM::MVE_VQMOVNu32th, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14214">14214</th><td>  { <var>3229</var> <i>/* vqmovun */</i>, ARM::VQMOVNsuv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="14215">14215</th><td>  { <var>3229</var> <i>/* vqmovun */</i>, ARM::VQMOVNsuv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="14216">14216</th><td>  { <var>3229</var> <i>/* vqmovun */</i>, ARM::VQMOVNsuv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_QPR }, },</td></tr>
<tr><th id="14217">14217</th><td>  { <var>3237</var> <i>/* vqmovunb */</i>, ARM::MVE_VQMOVUNs16bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14218">14218</th><td>  { <var>3237</var> <i>/* vqmovunb */</i>, ARM::MVE_VQMOVUNs32bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14219">14219</th><td>  { <var>3246</var> <i>/* vqmovunt */</i>, ARM::MVE_VQMOVUNs16th, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14220">14220</th><td>  { <var>3246</var> <i>/* vqmovunt */</i>, ARM::MVE_VQMOVUNs32th, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14221">14221</th><td>  { <var>3255</var> <i>/* vqneg */</i>, ARM::VQNEGv8i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14222">14222</th><td>  { <var>3255</var> <i>/* vqneg */</i>, ARM::VQNEGv4i16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14223">14223</th><td>  { <var>3255</var> <i>/* vqneg */</i>, ARM::VQNEGv4i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14224">14224</th><td>  { <var>3255</var> <i>/* vqneg */</i>, ARM::VQNEGv2i32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14225">14225</th><td>  { <var>3255</var> <i>/* vqneg */</i>, ARM::VQNEGv16i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14226">14226</th><td>  { <var>3255</var> <i>/* vqneg */</i>, ARM::VQNEGv8i8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14227">14227</th><td>  { <var>3255</var> <i>/* vqneg */</i>, ARM::MVE_VQNEGs16, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14228">14228</th><td>  { <var>3255</var> <i>/* vqneg */</i>, ARM::MVE_VQNEGs32, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14229">14229</th><td>  { <var>3255</var> <i>/* vqneg */</i>, ARM::MVE_VQNEGs8, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14230">14230</th><td>  { <var>3261</var> <i>/* vqrdmladh */</i>, ARM::MVE_VQRDMLADHs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14231">14231</th><td>  { <var>3261</var> <i>/* vqrdmladh */</i>, ARM::MVE_VQRDMLADHs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14232">14232</th><td>  { <var>3261</var> <i>/* vqrdmladh */</i>, ARM::MVE_VQRDMLADHs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14233">14233</th><td>  { <var>3271</var> <i>/* vqrdmladhx */</i>, ARM::MVE_VQRDMLADHXs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14234">14234</th><td>  { <var>3271</var> <i>/* vqrdmladhx */</i>, ARM::MVE_VQRDMLADHXs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14235">14235</th><td>  { <var>3271</var> <i>/* vqrdmladhx */</i>, ARM::MVE_VQRDMLADHXs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14236">14236</th><td>  { <var>3282</var> <i>/* vqrdmlah */</i>, ARM::VQRDMLAHv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14237">14237</th><td>  { <var>3282</var> <i>/* vqrdmlah */</i>, ARM::VQRDMLAHv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14238">14238</th><td>  { <var>3282</var> <i>/* vqrdmlah */</i>, ARM::VQRDMLAHv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14239">14239</th><td>  { <var>3282</var> <i>/* vqrdmlah */</i>, ARM::VQRDMLAHv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14240">14240</th><td>  { <var>3282</var> <i>/* vqrdmlah */</i>, ARM::MVE_VQRDMLAH_qrs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14241">14241</th><td>  { <var>3282</var> <i>/* vqrdmlah */</i>, ARM::MVE_VQRDMLAH_qrs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14242">14242</th><td>  { <var>3282</var> <i>/* vqrdmlah */</i>, ARM::MVE_VQRDMLAH_qrs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14243">14243</th><td>  { <var>3282</var> <i>/* vqrdmlah */</i>, ARM::VQRDMLAHslv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="14244">14244</th><td>  { <var>3282</var> <i>/* vqrdmlah */</i>, ARM::VQRDMLAHslv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="14245">14245</th><td>  { <var>3282</var> <i>/* vqrdmlah */</i>, ARM::VQRDMLAHslv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="14246">14246</th><td>  { <var>3282</var> <i>/* vqrdmlah */</i>, ARM::VQRDMLAHslv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="14247">14247</th><td>  { <var>3291</var> <i>/* vqrdmlash */</i>, ARM::MVE_VQRDMLASH_qrs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14248">14248</th><td>  { <var>3291</var> <i>/* vqrdmlash */</i>, ARM::MVE_VQRDMLASH_qrs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14249">14249</th><td>  { <var>3291</var> <i>/* vqrdmlash */</i>, ARM::MVE_VQRDMLASH_qrs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14250">14250</th><td>  { <var>3301</var> <i>/* vqrdmlsdh */</i>, ARM::MVE_VQRDMLSDHs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14251">14251</th><td>  { <var>3301</var> <i>/* vqrdmlsdh */</i>, ARM::MVE_VQRDMLSDHs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14252">14252</th><td>  { <var>3301</var> <i>/* vqrdmlsdh */</i>, ARM::MVE_VQRDMLSDHs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14253">14253</th><td>  { <var>3311</var> <i>/* vqrdmlsdhx */</i>, ARM::MVE_VQRDMLSDHXs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14254">14254</th><td>  { <var>3311</var> <i>/* vqrdmlsdhx */</i>, ARM::MVE_VQRDMLSDHXs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14255">14255</th><td>  { <var>3311</var> <i>/* vqrdmlsdhx */</i>, ARM::MVE_VQRDMLSDHXs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14256">14256</th><td>  { <var>3322</var> <i>/* vqrdmlsh */</i>, ARM::VQRDMLSHv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14257">14257</th><td>  { <var>3322</var> <i>/* vqrdmlsh */</i>, ARM::VQRDMLSHv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14258">14258</th><td>  { <var>3322</var> <i>/* vqrdmlsh */</i>, ARM::VQRDMLSHv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14259">14259</th><td>  { <var>3322</var> <i>/* vqrdmlsh */</i>, ARM::VQRDMLSHv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14260">14260</th><td>  { <var>3322</var> <i>/* vqrdmlsh */</i>, ARM::VQRDMLSHslv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="14261">14261</th><td>  { <var>3322</var> <i>/* vqrdmlsh */</i>, ARM::VQRDMLSHslv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="14262">14262</th><td>  { <var>3322</var> <i>/* vqrdmlsh */</i>, ARM::VQRDMLSHslv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="14263">14263</th><td>  { <var>3322</var> <i>/* vqrdmlsh */</i>, ARM::VQRDMLSHslv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON_HasV8_1a, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="14264">14264</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::VQRDMULHv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14265">14265</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::VQRDMULHv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14266">14266</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::VQRDMULHv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14267">14267</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::VQRDMULHv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14268">14268</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::VQRDMULHv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14269">14269</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::VQRDMULHv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14270">14270</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::VQRDMULHv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14271">14271</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::VQRDMULHv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14272">14272</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::MVE_VQRDMULHi16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14273">14273</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::MVE_VQRDMULH_qr_s16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14274">14274</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::MVE_VQRDMULHi32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14275">14275</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::MVE_VQRDMULH_qr_s32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14276">14276</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::MVE_VQRDMULHi8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14277">14277</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::MVE_VQRDMULH_qr_s8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14278">14278</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::VQRDMULHslv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="14279">14279</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::VQRDMULHslv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex161_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR_8, MCK_VectorIndex16 }, },</td></tr>
<tr><th id="14280">14280</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::VQRDMULHslv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="14281">14281</th><td>  { <var>3331</var> <i>/* vqrdmulh */</i>, ARM::VQRDMULHslv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__VectorIndex321_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="14282">14282</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14283">14283</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14284">14284</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14285">14285</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14286">14286</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14287">14287</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14288">14288</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14289">14289</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14290">14290</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14291">14291</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14292">14292</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14293">14293</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14294">14294</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14295">14295</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14296">14296</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14297">14297</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14298">14298</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::MVE_VQRSHL_qrs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14299">14299</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::MVE_VQRSHL_qrs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14300">14300</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::MVE_VQRSHL_qrs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14301">14301</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::MVE_VQRSHL_qru16, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14302">14302</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::MVE_VQRSHL_qru32, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14303">14303</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::MVE_VQRSHL_qru8, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14304">14304</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14305">14305</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14306">14306</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14307">14307</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14308">14308</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14309">14309</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14310">14310</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14311">14311</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14312">14312</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14313">14313</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14314">14314</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14315">14315</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14316">14316</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14317">14317</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14318">14318</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14319">14319</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::VQRSHLuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14320">14320</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::MVE_VQRSHL_by_vecs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14321">14321</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::MVE_VQRSHL_by_vecs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14322">14322</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::MVE_VQRSHL_by_vecs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14323">14323</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::MVE_VQRSHL_by_vecu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14324">14324</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::MVE_VQRSHL_by_vecu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14325">14325</th><td>  { <var>3340</var> <i>/* vqrshl */</i>, ARM::MVE_VQRSHL_by_vecu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14326">14326</th><td>  { <var>3347</var> <i>/* vqrshrn */</i>, ARM::VQRSHRNsv8i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14327">14327</th><td>  { <var>3347</var> <i>/* vqrshrn */</i>, ARM::VQRSHRNsv4i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14328">14328</th><td>  { <var>3347</var> <i>/* vqrshrn */</i>, ARM::VQRSHRNsv2i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14329">14329</th><td>  { <var>3347</var> <i>/* vqrshrn */</i>, ARM::VQRSHRNuv8i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14330">14330</th><td>  { <var>3347</var> <i>/* vqrshrn */</i>, ARM::VQRSHRNuv4i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14331">14331</th><td>  { <var>3347</var> <i>/* vqrshrn */</i>, ARM::VQRSHRNuv2i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14332">14332</th><td>  { <var>3355</var> <i>/* vqrshrnb */</i>, ARM::MVE_VQRSHRNbhs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14333">14333</th><td>  { <var>3355</var> <i>/* vqrshrnb */</i>, ARM::MVE_VQRSHRNbhs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14334">14334</th><td>  { <var>3355</var> <i>/* vqrshrnb */</i>, ARM::MVE_VQRSHRNbhu16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14335">14335</th><td>  { <var>3355</var> <i>/* vqrshrnb */</i>, ARM::MVE_VQRSHRNbhu32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14336">14336</th><td>  { <var>3364</var> <i>/* vqrshrnt */</i>, ARM::MVE_VQRSHRNths16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14337">14337</th><td>  { <var>3364</var> <i>/* vqrshrnt */</i>, ARM::MVE_VQRSHRNths32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14338">14338</th><td>  { <var>3364</var> <i>/* vqrshrnt */</i>, ARM::MVE_VQRSHRNthu16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14339">14339</th><td>  { <var>3364</var> <i>/* vqrshrnt */</i>, ARM::MVE_VQRSHRNthu32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14340">14340</th><td>  { <var>3373</var> <i>/* vqrshrun */</i>, ARM::VQRSHRUNv8i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14341">14341</th><td>  { <var>3373</var> <i>/* vqrshrun */</i>, ARM::VQRSHRUNv4i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14342">14342</th><td>  { <var>3373</var> <i>/* vqrshrun */</i>, ARM::VQRSHRUNv2i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14343">14343</th><td>  { <var>3382</var> <i>/* vqrshrunb */</i>, ARM::MVE_VQRSHRUNs16bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14344">14344</th><td>  { <var>3382</var> <i>/* vqrshrunb */</i>, ARM::MVE_VQRSHRUNs32bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14345">14345</th><td>  { <var>3392</var> <i>/* vqrshrunt */</i>, ARM::MVE_VQRSHRUNs16th, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14346">14346</th><td>  { <var>3392</var> <i>/* vqrshrunt */</i>, ARM::MVE_VQRSHRUNs32th, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14347">14347</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14348">14348</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv8i16, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14349">14349</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14350">14350</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv4i16, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14351">14351</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14352">14352</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv4i32, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14353">14353</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14354">14354</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv2i32, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14355">14355</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14356">14356</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv2i64, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14357">14357</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14358">14358</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv1i64, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14359">14359</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14360">14360</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv16i8, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14361">14361</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14362">14362</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv8i8, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14363">14363</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14364">14364</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv8i16, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14365">14365</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14366">14366</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv4i16, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14367">14367</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14368">14368</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv4i32, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14369">14369</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14370">14370</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv2i32, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14371">14371</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14372">14372</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv2i64, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14373">14373</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14374">14374</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv1i64, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14375">14375</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14376">14376</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv16i8, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14377">14377</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14378">14378</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv8i8, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14379">14379</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHL_qrs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14380">14380</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHL_qrs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14381">14381</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHL_qrs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14382">14382</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHL_qru16, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14383">14383</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHL_qru32, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14384">14384</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHL_qru8, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14385">14385</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14386">14386</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv8i16, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14387">14387</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14388">14388</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv4i16, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14389">14389</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14390">14390</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv4i32, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14391">14391</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14392">14392</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv2i32, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14393">14393</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14394">14394</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv2i64, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14395">14395</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14396">14396</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv1i64, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14397">14397</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14398">14398</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv16i8, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14399">14399</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14400">14400</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLsiv8i8, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14401">14401</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14402">14402</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv8i16, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14403">14403</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14404">14404</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv4i16, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14405">14405</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14406">14406</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv4i32, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14407">14407</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14408">14408</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv2i32, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14409">14409</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14410">14410</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv2i64, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14411">14411</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14412">14412</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv1i64, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14413">14413</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14414">14414</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv16i8, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14415">14415</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14416">14416</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::VQSHLuiv8i8, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14417">14417</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHL_by_vecs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14418">14418</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHLimms16, Convert__Reg1_2__Reg1_3__Imm0_151_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_Imm0_15 }, },</td></tr>
<tr><th id="14419">14419</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHL_by_vecs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14420">14420</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHLimms32, Convert__Reg1_2__Reg1_3__Imm0_311_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="14421">14421</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHL_by_vecs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14422">14422</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHLimms8, Convert__Reg1_2__Reg1_3__Imm0_71_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_Imm0_7 }, },</td></tr>
<tr><th id="14423">14423</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHL_by_vecu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14424">14424</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHLimmu16, Convert__Reg1_2__Reg1_3__Imm0_151_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_Imm0_15 }, },</td></tr>
<tr><th id="14425">14425</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHL_by_vecu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14426">14426</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHLimmu32, Convert__Reg1_2__Reg1_3__Imm0_311_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="14427">14427</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHL_by_vecu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14428">14428</th><td>  { <var>3402</var> <i>/* vqshl */</i>, ARM::MVE_VQSHLimmu8, Convert__Reg1_2__Reg1_3__Imm0_71_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_Imm0_7 }, },</td></tr>
<tr><th id="14429">14429</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv8i16, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14430">14430</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv4i16, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14431">14431</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv4i32, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14432">14432</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv2i32, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14433">14433</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv2i64, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14434">14434</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv1i64, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14435">14435</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv16i8, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14436">14436</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv8i8, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14437">14437</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv8i16, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14438">14438</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv4i16, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14439">14439</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv4i32, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14440">14440</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv2i32, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14441">14441</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv2i64, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14442">14442</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv1i64, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14443">14443</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv16i8, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14444">14444</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::VQSHLsuv8i8, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14445">14445</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::MVE_VQSHLU_imms16, Convert__Reg1_2__Reg1_3__Imm0_151_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_Imm0_15 }, },</td></tr>
<tr><th id="14446">14446</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::MVE_VQSHLU_imms32, Convert__Reg1_2__Reg1_3__Imm0_311_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="14447">14447</th><td>  { <var>3408</var> <i>/* vqshlu */</i>, ARM::MVE_VQSHLU_imms8, Convert__Reg1_2__Reg1_3__Imm0_71_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_Imm0_7 }, },</td></tr>
<tr><th id="14448">14448</th><td>  { <var>3415</var> <i>/* vqshrn */</i>, ARM::VQSHRNsv8i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14449">14449</th><td>  { <var>3415</var> <i>/* vqshrn */</i>, ARM::VQSHRNsv4i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14450">14450</th><td>  { <var>3415</var> <i>/* vqshrn */</i>, ARM::VQSHRNsv2i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14451">14451</th><td>  { <var>3415</var> <i>/* vqshrn */</i>, ARM::VQSHRNuv8i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14452">14452</th><td>  { <var>3415</var> <i>/* vqshrn */</i>, ARM::VQSHRNuv4i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14453">14453</th><td>  { <var>3415</var> <i>/* vqshrn */</i>, ARM::VQSHRNuv2i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14454">14454</th><td>  { <var>3422</var> <i>/* vqshrnb */</i>, ARM::MVE_VQSHRNbhs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14455">14455</th><td>  { <var>3422</var> <i>/* vqshrnb */</i>, ARM::MVE_VQSHRNbhs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14456">14456</th><td>  { <var>3422</var> <i>/* vqshrnb */</i>, ARM::MVE_VQSHRNbhu16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14457">14457</th><td>  { <var>3422</var> <i>/* vqshrnb */</i>, ARM::MVE_VQSHRNbhu32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14458">14458</th><td>  { <var>3430</var> <i>/* vqshrnt */</i>, ARM::MVE_VQSHRNths16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14459">14459</th><td>  { <var>3430</var> <i>/* vqshrnt */</i>, ARM::MVE_VQSHRNths32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14460">14460</th><td>  { <var>3430</var> <i>/* vqshrnt */</i>, ARM::MVE_VQSHRNthu16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14461">14461</th><td>  { <var>3430</var> <i>/* vqshrnt */</i>, ARM::MVE_VQSHRNthu32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14462">14462</th><td>  { <var>3438</var> <i>/* vqshrun */</i>, ARM::VQSHRUNv8i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14463">14463</th><td>  { <var>3438</var> <i>/* vqshrun */</i>, ARM::VQSHRUNv4i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14464">14464</th><td>  { <var>3438</var> <i>/* vqshrun */</i>, ARM::VQSHRUNv2i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14465">14465</th><td>  { <var>3446</var> <i>/* vqshrunb */</i>, ARM::MVE_VQSHRUNs16bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14466">14466</th><td>  { <var>3446</var> <i>/* vqshrunb */</i>, ARM::MVE_VQSHRUNs32bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14467">14467</th><td>  { <var>3455</var> <i>/* vqshrunt */</i>, ARM::MVE_VQSHRUNs16th, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14468">14468</th><td>  { <var>3455</var> <i>/* vqshrunt */</i>, ARM::MVE_VQSHRUNs32th, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14469">14469</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14470">14470</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14471">14471</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14472">14472</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14473">14473</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14474">14474</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14475">14475</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14476">14476</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14477">14477</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14478">14478</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14479">14479</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14480">14480</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14481">14481</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14482">14482</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14483">14483</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14484">14484</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14485">14485</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14486">14486</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14487">14487</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14488">14488</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14489">14489</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14490">14490</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14491">14491</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14492">14492</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14493">14493</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14494">14494</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14495">14495</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14496">14496</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14497">14497</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14498">14498</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14499">14499</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14500">14500</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::VQSUBuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14501">14501</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::MVE_VQSUBs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14502">14502</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::MVE_VQSUB_qr_s16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14503">14503</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::MVE_VQSUBs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14504">14504</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::MVE_VQSUB_qr_s32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14505">14505</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::MVE_VQSUBs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14506">14506</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::MVE_VQSUB_qr_s8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14507">14507</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::MVE_VQSUBu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14508">14508</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::MVE_VQSUB_qr_u16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14509">14509</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::MVE_VQSUBu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14510">14510</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::MVE_VQSUB_qr_u32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14511">14511</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::MVE_VQSUBu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14512">14512</th><td>  { <var>3464</var> <i>/* vqsub */</i>, ARM::MVE_VQSUB_qr_u8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14513">14513</th><td>  { <var>3470</var> <i>/* vraddhn */</i>, ARM::VRADDHNv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14514">14514</th><td>  { <var>3470</var> <i>/* vraddhn */</i>, ARM::VRADDHNv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14515">14515</th><td>  { <var>3470</var> <i>/* vraddhn */</i>, ARM::VRADDHNv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14516">14516</th><td>  { <var>3478</var> <i>/* vrecpe */</i>, ARM::VRECPEq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14517">14517</th><td>  { <var>3478</var> <i>/* vrecpe */</i>, ARM::VRECPEd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14518">14518</th><td>  { <var>3478</var> <i>/* vrecpe */</i>, ARM::VRECPEfq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14519">14519</th><td>  { <var>3478</var> <i>/* vrecpe */</i>, ARM::VRECPEfd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14520">14520</th><td>  { <var>3478</var> <i>/* vrecpe */</i>, ARM::VRECPEhq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14521">14521</th><td>  { <var>3478</var> <i>/* vrecpe */</i>, ARM::VRECPEhd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14522">14522</th><td>  { <var>3485</var> <i>/* vrecps */</i>, ARM::VRECPSfq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14523">14523</th><td>  { <var>3485</var> <i>/* vrecps */</i>, ARM::VRECPSfd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14524">14524</th><td>  { <var>3485</var> <i>/* vrecps */</i>, ARM::VRECPShq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14525">14525</th><td>  { <var>3485</var> <i>/* vrecps */</i>, ARM::VRECPShd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14526">14526</th><td>  { <var>3485</var> <i>/* vrecps */</i>, ARM::VRECPSfq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14527">14527</th><td>  { <var>3485</var> <i>/* vrecps */</i>, ARM::VRECPSfd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14528">14528</th><td>  { <var>3485</var> <i>/* vrecps */</i>, ARM::VRECPShq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14529">14529</th><td>  { <var>3485</var> <i>/* vrecps */</i>, ARM::VRECPShd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14530">14530</th><td>  { <var>3492</var> <i>/* vrev16 */</i>, ARM::VREV16q8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14531">14531</th><td>  { <var>3492</var> <i>/* vrev16 */</i>, ARM::VREV16d8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14532">14532</th><td>  { <var>3492</var> <i>/* vrev16 */</i>, ARM::MVE_VREV16_8, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14533">14533</th><td>  { <var>3499</var> <i>/* vrev32 */</i>, ARM::VREV32q16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14534">14534</th><td>  { <var>3499</var> <i>/* vrev32 */</i>, ARM::VREV32d16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14535">14535</th><td>  { <var>3499</var> <i>/* vrev32 */</i>, ARM::VREV32q8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14536">14536</th><td>  { <var>3499</var> <i>/* vrev32 */</i>, ARM::VREV32d8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14537">14537</th><td>  { <var>3499</var> <i>/* vrev32 */</i>, ARM::MVE_VREV32_16, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14538">14538</th><td>  { <var>3499</var> <i>/* vrev32 */</i>, ARM::MVE_VREV32_8, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14539">14539</th><td>  { <var>3506</var> <i>/* vrev64 */</i>, ARM::VREV64q16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14540">14540</th><td>  { <var>3506</var> <i>/* vrev64 */</i>, ARM::VREV64d16, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14541">14541</th><td>  { <var>3506</var> <i>/* vrev64 */</i>, ARM::VREV64q32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14542">14542</th><td>  { <var>3506</var> <i>/* vrev64 */</i>, ARM::VREV64d32, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14543">14543</th><td>  { <var>3506</var> <i>/* vrev64 */</i>, ARM::VREV64q8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14544">14544</th><td>  { <var>3506</var> <i>/* vrev64 */</i>, ARM::VREV64d8, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14545">14545</th><td>  { <var>3506</var> <i>/* vrev64 */</i>, ARM::MVE_VREV64_16, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14546">14546</th><td>  { <var>3506</var> <i>/* vrev64 */</i>, ARM::MVE_VREV64_32, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14547">14547</th><td>  { <var>3506</var> <i>/* vrev64 */</i>, ARM::MVE_VREV64_8, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_8, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14548">14548</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14549">14549</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14550">14550</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14551">14551</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14552">14552</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14553">14553</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14554">14554</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14555">14555</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14556">14556</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14557">14557</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14558">14558</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14559">14559</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14560">14560</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14561">14561</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14562">14562</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14563">14563</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14564">14564</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14565">14565</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14566">14566</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14567">14567</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14568">14568</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14569">14569</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14570">14570</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14571">14571</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::VRHADDuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14572">14572</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::MVE_VRHADDs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14573">14573</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::MVE_VRHADDs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14574">14574</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::MVE_VRHADDs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14575">14575</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::MVE_VRHADDu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14576">14576</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::MVE_VRHADDu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14577">14577</th><td>  { <var>3513</var> <i>/* vrhadd */</i>, ARM::MVE_VRHADDu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14578">14578</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::VRINTANQf, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14579">14579</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::VRINTANDf, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14580">14580</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::VRINTAS, Convert__Reg1_1__Reg1_2, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14581">14581</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::VRINTAD, Convert__Reg1_1__Reg1_2, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14582">14582</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::VRINTANQh, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14583">14583</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::VRINTANDh, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14584">14584</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::VRINTAH, Convert__Reg1_1__Reg1_2, AMFBS_HasFullFP16, { MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14585">14585</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::VRINTANQf, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_f32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14586">14586</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::VRINTANDf, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_f32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14587">14587</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::VRINTAS, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14588">14588</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::VRINTAD, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14589">14589</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::VRINTANQh, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14590">14590</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::VRINTANDh, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14591">14591</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::MVE_VRINTf32A, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14592">14592</th><td>  { <var>3520</var> <i>/* vrinta */</i>, ARM::MVE_VRINTf16A, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14593">14593</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::VRINTMNQf, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14594">14594</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::VRINTMNDf, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14595">14595</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::VRINTMS, Convert__Reg1_1__Reg1_2, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14596">14596</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::VRINTMD, Convert__Reg1_1__Reg1_2, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14597">14597</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::VRINTMNQh, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14598">14598</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::VRINTMNDh, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14599">14599</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::VRINTMH, Convert__Reg1_1__Reg1_2, AMFBS_HasFullFP16, { MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14600">14600</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::VRINTMNQf, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_f32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14601">14601</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::VRINTMNDf, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_f32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14602">14602</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::VRINTMS, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14603">14603</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::VRINTMD, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14604">14604</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::VRINTMNQh, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14605">14605</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::VRINTMNDh, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14606">14606</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::MVE_VRINTf32M, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14607">14607</th><td>  { <var>3527</var> <i>/* vrintm */</i>, ARM::MVE_VRINTf16M, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14608">14608</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::VRINTNNQf, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14609">14609</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::VRINTNNDf, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14610">14610</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::VRINTNS, Convert__Reg1_1__Reg1_2, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14611">14611</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::VRINTND, Convert__Reg1_1__Reg1_2, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14612">14612</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::VRINTNNQh, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14613">14613</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::VRINTNNDh, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14614">14614</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::VRINTNH, Convert__Reg1_1__Reg1_2, AMFBS_HasFullFP16, { MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14615">14615</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::VRINTNNQf, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_f32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14616">14616</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::VRINTNNDf, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_f32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14617">14617</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::VRINTNS, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14618">14618</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::VRINTND, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14619">14619</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::VRINTNNQh, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14620">14620</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::VRINTNNDh, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14621">14621</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::MVE_VRINTf32N, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14622">14622</th><td>  { <var>3534</var> <i>/* vrintn */</i>, ARM::MVE_VRINTf16N, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14623">14623</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::VRINTPNQf, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14624">14624</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::VRINTPNDf, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14625">14625</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::VRINTPS, Convert__Reg1_1__Reg1_2, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14626">14626</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::VRINTPD, Convert__Reg1_1__Reg1_2, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14627">14627</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::VRINTPNQh, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14628">14628</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::VRINTPNDh, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14629">14629</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::VRINTPH, Convert__Reg1_1__Reg1_2, AMFBS_HasFullFP16, { MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14630">14630</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::VRINTPNQf, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_f32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14631">14631</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::VRINTPNDf, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_f32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14632">14632</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::VRINTPS, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14633">14633</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::VRINTPD, Convert__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14634">14634</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::VRINTPNQh, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14635">14635</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::VRINTPNDh, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14636">14636</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::MVE_VRINTf32P, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14637">14637</th><td>  { <var>3541</var> <i>/* vrintp */</i>, ARM::MVE_VRINTf16P, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14638">14638</th><td>  { <var>3548</var> <i>/* vrintr */</i>, ARM::VRINTRS, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFPARMv8, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14639">14639</th><td>  { <var>3548</var> <i>/* vrintr */</i>, ARM::VRINTRD, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFPARMv8_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14640">14640</th><td>  { <var>3548</var> <i>/* vrintr */</i>, ARM::VRINTRH, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14641">14641</th><td>  { <var>3548</var> <i>/* vrintr */</i>, ARM::VRINTRS, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFPARMv8, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14642">14642</th><td>  { <var>3548</var> <i>/* vrintr */</i>, ARM::VRINTRD, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFPARMv8_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14643">14643</th><td>  { <var>3548</var> <i>/* vrintr */</i>, ARM::VRINTRH, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14644">14644</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXNQf, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14645">14645</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXNDf, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14646">14646</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXNQh, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14647">14647</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXNDh, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14648">14648</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXNQf, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_f32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14649">14649</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXNDf, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_f32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14650">14650</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXNQh, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14651">14651</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXNDh, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14652">14652</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXS, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFPARMv8, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14653">14653</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXD, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFPARMv8_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14654">14654</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXH, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14655">14655</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::MVE_VRINTf32X, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14656">14656</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::MVE_VRINTf16X, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14657">14657</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXS, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFPARMv8, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14658">14658</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXD, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFPARMv8_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14659">14659</th><td>  { <var>3555</var> <i>/* vrintx */</i>, ARM::VRINTXH, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14660">14660</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZNQf, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14661">14661</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZNDf, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON, { MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14662">14662</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZNQh, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14663">14663</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZNDh, Convert__Reg1_1__Reg1_2, AMFBS_HasV8_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14664">14664</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZNQf, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_f32, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14665">14665</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZNDf, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON, { MCK__DOT_f32, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14666">14666</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZNQh, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14667">14667</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZNDh, Convert__Reg1_2__Reg1_3, AMFBS_HasNEON_HasFullFP16, { MCK__DOT_f16, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14668">14668</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZS, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFPARMv8, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14669">14669</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZD, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFPARMv8_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14670">14670</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZH, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14671">14671</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::MVE_VRINTf32Z, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14672">14672</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::MVE_VRINTf16Z, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14673">14673</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZS, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFPARMv8, { MCK_CondCode, MCK__DOT_f32, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14674">14674</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZD, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFPARMv8_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14675">14675</th><td>  { <var>3562</var> <i>/* vrintz */</i>, ARM::VRINTZH, Convert__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14676">14676</th><td>  { <var>3569</var> <i>/* vrmlaldavh */</i>, ARM::MVE_VRMLALDAVHs32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14677">14677</th><td>  { <var>3569</var> <i>/* vrmlaldavh */</i>, ARM::MVE_VRMLALDAVHu32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14678">14678</th><td>  { <var>3580</var> <i>/* vrmlaldavha */</i>, ARM::MVE_VRMLALDAVHas32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14679">14679</th><td>  { <var>3580</var> <i>/* vrmlaldavha */</i>, ARM::MVE_VRMLALDAVHau32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14680">14680</th><td>  { <var>3592</var> <i>/* vrmlaldavhax */</i>, ARM::MVE_VRMLALDAVHaxs32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14681">14681</th><td>  { <var>3605</var> <i>/* vrmlaldavhx */</i>, ARM::MVE_VRMLALDAVHxs32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14682">14682</th><td>  { <var>3617</var> <i>/* vrmlalvh */</i>, ARM::MVE_VRMLALDAVHs32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14683">14683</th><td>  { <var>3617</var> <i>/* vrmlalvh */</i>, ARM::MVE_VRMLALDAVHu32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14684">14684</th><td>  { <var>3626</var> <i>/* vrmlalvha */</i>, ARM::MVE_VRMLALDAVHas32, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14685">14685</th><td>  { <var>3626</var> <i>/* vrmlalvha */</i>, ARM::MVE_VRMLALDAVHau32, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt_IsThumb, { MCK_VPTPredN, MCK__DOT_u32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14686">14686</th><td>  { <var>3636</var> <i>/* vrmlsldavh */</i>, ARM::MVE_VRMLSLDAVHs32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14687">14687</th><td>  { <var>3647</var> <i>/* vrmlsldavha */</i>, ARM::MVE_VRMLSLDAVHas32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14688">14688</th><td>  { <var>3659</var> <i>/* vrmlsldavhax */</i>, ARM::MVE_VRMLSLDAVHaxs32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14689">14689</th><td>  { <var>3672</var> <i>/* vrmlsldavhx */</i>, ARM::MVE_VRMLSLDAVHxs32, Convert__Reg1_2__Reg1_3__Reg1_4__Reg1_5__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_tGPREven, MCK_tGPROdd, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14690">14690</th><td>  { <var>3684</var> <i>/* vrmulh */</i>, ARM::MVE_VRMULHs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14691">14691</th><td>  { <var>3684</var> <i>/* vrmulh */</i>, ARM::MVE_VRMULHs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14692">14692</th><td>  { <var>3684</var> <i>/* vrmulh */</i>, ARM::MVE_VRMULHs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14693">14693</th><td>  { <var>3684</var> <i>/* vrmulh */</i>, ARM::MVE_VRMULHu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14694">14694</th><td>  { <var>3684</var> <i>/* vrmulh */</i>, ARM::MVE_VRMULHu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14695">14695</th><td>  { <var>3684</var> <i>/* vrmulh */</i>, ARM::MVE_VRMULHu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14696">14696</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14697">14697</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14698">14698</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14699">14699</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14700">14700</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14701">14701</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14702">14702</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14703">14703</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14704">14704</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14705">14705</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14706">14706</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14707">14707</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14708">14708</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14709">14709</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14710">14710</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14711">14711</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14712">14712</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::MVE_VRSHL_qrs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14713">14713</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::MVE_VRSHL_qrs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14714">14714</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::MVE_VRSHL_qrs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14715">14715</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::MVE_VRSHL_qru16, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14716">14716</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::MVE_VRSHL_qru32, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14717">14717</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::MVE_VRSHL_qru8, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14718">14718</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14719">14719</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14720">14720</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14721">14721</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14722">14722</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14723">14723</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14724">14724</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14725">14725</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14726">14726</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14727">14727</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14728">14728</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14729">14729</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14730">14730</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14731">14731</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14732">14732</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14733">14733</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::VRSHLuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14734">14734</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::MVE_VRSHL_by_vecs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14735">14735</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::MVE_VRSHL_by_vecs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14736">14736</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::MVE_VRSHL_by_vecs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14737">14737</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::MVE_VRSHL_by_vecu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14738">14738</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::MVE_VRSHL_by_vecu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14739">14739</th><td>  { <var>3691</var> <i>/* vrshl */</i>, ARM::MVE_VRSHL_by_vecu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14740">14740</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv8i16, Convert__Reg1_2__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14741">14741</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv4i16, Convert__Reg1_2__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14742">14742</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv4i32, Convert__Reg1_2__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14743">14743</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv2i32, Convert__Reg1_2__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14744">14744</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv2i64, Convert__Reg1_2__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14745">14745</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv1i64, Convert__Reg1_2__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14746">14746</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv16i8, Convert__Reg1_2__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14747">14747</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv8i8, Convert__Reg1_2__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14748">14748</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv8i16, Convert__Reg1_2__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14749">14749</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv4i16, Convert__Reg1_2__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14750">14750</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv4i32, Convert__Reg1_2__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14751">14751</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv2i32, Convert__Reg1_2__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14752">14752</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv2i64, Convert__Reg1_2__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14753">14753</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv1i64, Convert__Reg1_2__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14754">14754</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv16i8, Convert__Reg1_2__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14755">14755</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv8i8, Convert__Reg1_2__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14756">14756</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv8i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14757">14757</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv4i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14758">14758</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv4i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14759">14759</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv2i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14760">14760</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv2i64, Convert__Reg1_2__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14761">14761</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv1i64, Convert__Reg1_2__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14762">14762</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv16i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14763">14763</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRsv8i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14764">14764</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv8i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14765">14765</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv4i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14766">14766</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv4i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14767">14767</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv2i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14768">14768</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv2i64, Convert__Reg1_2__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14769">14769</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv1i64, Convert__Reg1_2__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14770">14770</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv16i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14771">14771</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::VRSHRuv8i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14772">14772</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::MVE_VRSHR_imms16, Convert__Reg1_2__Reg1_3__ShrImm161_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14773">14773</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::MVE_VRSHR_imms32, Convert__Reg1_2__Reg1_3__ShrImm321_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14774">14774</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::MVE_VRSHR_imms8, Convert__Reg1_2__Reg1_3__ShrImm81_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14775">14775</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::MVE_VRSHR_immu16, Convert__Reg1_2__Reg1_3__ShrImm161_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14776">14776</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::MVE_VRSHR_immu32, Convert__Reg1_2__Reg1_3__ShrImm321_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14777">14777</th><td>  { <var>3697</var> <i>/* vrshr */</i>, ARM::MVE_VRSHR_immu8, Convert__Reg1_2__Reg1_3__ShrImm81_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14778">14778</th><td>  { <var>3703</var> <i>/* vrshrn */</i>, ARM::VRSHRNv8i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14779">14779</th><td>  { <var>3703</var> <i>/* vrshrn */</i>, ARM::VRSHRNv4i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14780">14780</th><td>  { <var>3703</var> <i>/* vrshrn */</i>, ARM::VRSHRNv2i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14781">14781</th><td>  { <var>3710</var> <i>/* vrshrnb */</i>, ARM::MVE_VRSHRNi16bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14782">14782</th><td>  { <var>3710</var> <i>/* vrshrnb */</i>, ARM::MVE_VRSHRNi32bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14783">14783</th><td>  { <var>3718</var> <i>/* vrshrnt */</i>, ARM::MVE_VRSHRNi16th, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14784">14784</th><td>  { <var>3718</var> <i>/* vrshrnt */</i>, ARM::MVE_VRSHRNi32th, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14785">14785</th><td>  { <var>3726</var> <i>/* vrsqrte */</i>, ARM::VRSQRTEq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14786">14786</th><td>  { <var>3726</var> <i>/* vrsqrte */</i>, ARM::VRSQRTEd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14787">14787</th><td>  { <var>3726</var> <i>/* vrsqrte */</i>, ARM::VRSQRTEfq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14788">14788</th><td>  { <var>3726</var> <i>/* vrsqrte */</i>, ARM::VRSQRTEfd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14789">14789</th><td>  { <var>3726</var> <i>/* vrsqrte */</i>, ARM::VRSQRTEhq, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14790">14790</th><td>  { <var>3726</var> <i>/* vrsqrte */</i>, ARM::VRSQRTEhd, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14791">14791</th><td>  { <var>3734</var> <i>/* vrsqrts */</i>, ARM::VRSQRTSfq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14792">14792</th><td>  { <var>3734</var> <i>/* vrsqrts */</i>, ARM::VRSQRTSfd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14793">14793</th><td>  { <var>3734</var> <i>/* vrsqrts */</i>, ARM::VRSQRTShq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14794">14794</th><td>  { <var>3734</var> <i>/* vrsqrts */</i>, ARM::VRSQRTShd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14795">14795</th><td>  { <var>3734</var> <i>/* vrsqrts */</i>, ARM::VRSQRTSfq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14796">14796</th><td>  { <var>3734</var> <i>/* vrsqrts */</i>, ARM::VRSQRTSfd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14797">14797</th><td>  { <var>3734</var> <i>/* vrsqrts */</i>, ARM::VRSQRTShq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14798">14798</th><td>  { <var>3734</var> <i>/* vrsqrts */</i>, ARM::VRSQRTShd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14799">14799</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14800">14800</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14801">14801</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14802">14802</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14803">14803</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14804">14804</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv1i64, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14805">14805</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14806">14806</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14807">14807</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14808">14808</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14809">14809</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14810">14810</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14811">14811</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14812">14812</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv1i64, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14813">14813</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14814">14814</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14815">14815</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14816">14816</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14817">14817</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14818">14818</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14819">14819</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14820">14820</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv1i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14821">14821</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14822">14822</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAsv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14823">14823</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14824">14824</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14825">14825</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14826">14826</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14827">14827</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14828">14828</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv1i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14829">14829</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14830">14830</th><td>  { <var>3742</var> <i>/* vrsra */</i>, ARM::VRSRAuv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14831">14831</th><td>  { <var>3748</var> <i>/* vrsubhn */</i>, ARM::VRSUBHNv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14832">14832</th><td>  { <var>3748</var> <i>/* vrsubhn */</i>, ARM::VRSUBHNv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14833">14833</th><td>  { <var>3748</var> <i>/* vrsubhn */</i>, ARM::VRSUBHNv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14834">14834</th><td>  { <var>3756</var> <i>/* vsbc */</i>, ARM::MVE_VSBC, Convert__Reg1_2__imm_95_0__Reg1_3__Reg1_4__imm_95_0__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14835">14835</th><td>  { <var>3761</var> <i>/* vsbci */</i>, ARM::MVE_VSBCI, Convert__Reg1_2__imm_95_0__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14836">14836</th><td>  { <var>3767</var> <i>/* vscclrm */</i>, ARM::VSCCLRMD, Convert__CondCode2_0__FPDRegListWithVPR1_1, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPDRegListWithVPR }, },</td></tr>
<tr><th id="14837">14837</th><td>  { <var>3767</var> <i>/* vscclrm */</i>, ARM::VSCCLRMS, Convert__CondCode2_0__FPSRegListWithVPR1_1, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPSRegListWithVPR }, },</td></tr>
<tr><th id="14838">14838</th><td>  { <var>3775</var> <i>/* vsdot */</i>, ARM::VSDOTQ, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasDotProd, { MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14839">14839</th><td>  { <var>3775</var> <i>/* vsdot */</i>, ARM::VSDOTD, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasDotProd, { MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14840">14840</th><td>  { <var>3775</var> <i>/* vsdot */</i>, ARM::VSDOTQI, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex321_4, AMFBS_HasDotProd, { MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="14841">14841</th><td>  { <var>3775</var> <i>/* vsdot */</i>, ARM::VSDOTDI, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex321_4, AMFBS_HasDotProd, { MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="14842">14842</th><td>  { <var>3781</var> <i>/* vseleq */</i>, ARM::VSELEQS, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14843">14843</th><td>  { <var>3781</var> <i>/* vseleq */</i>, ARM::VSELEQD, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14844">14844</th><td>  { <var>3781</var> <i>/* vseleq */</i>, ARM::VSELEQH, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14845">14845</th><td>  { <var>3788</var> <i>/* vselge */</i>, ARM::VSELGES, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14846">14846</th><td>  { <var>3788</var> <i>/* vselge */</i>, ARM::VSELGED, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14847">14847</th><td>  { <var>3788</var> <i>/* vselge */</i>, ARM::VSELGEH, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14848">14848</th><td>  { <var>3795</var> <i>/* vselgt */</i>, ARM::VSELGTS, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14849">14849</th><td>  { <var>3795</var> <i>/* vselgt */</i>, ARM::VSELGTD, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14850">14850</th><td>  { <var>3795</var> <i>/* vselgt */</i>, ARM::VSELGTH, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14851">14851</th><td>  { <var>3802</var> <i>/* vselvs */</i>, ARM::VSELVSS, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFPARMv8, { MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14852">14852</th><td>  { <var>3802</var> <i>/* vselvs */</i>, ARM::VSELVSD, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFPARMv8_HasDPVFP, { MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14853">14853</th><td>  { <var>3802</var> <i>/* vselvs */</i>, ARM::VSELVSH, Convert__Reg1_1__Reg1_2__Reg1_3, AMFBS_HasFullFP16, { MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="14854">14854</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14855">14855</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14856">14856</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14857">14857</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14858">14858</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14859">14859</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14860">14860</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14861">14861</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14862">14862</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14863">14863</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14864">14864</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14865">14865</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14866">14866</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14867">14867</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14868">14868</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14869">14869</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14870">14870</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv8i16, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14871">14871</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv4i16, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14872">14872</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv4i32, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14873">14873</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv2i32, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14874">14874</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv2i64, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14875">14875</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv1i64, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14876">14876</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv16i8, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14877">14877</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv8i8, Convert__Reg1_2__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14878">14878</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_qrs16, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s16, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14879">14879</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_qrs32, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s32, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14880">14880</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_qrs8, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_s8, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14881">14881</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_qru16, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u16, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14882">14882</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_qru32, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u32, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14883">14883</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_qru8, Convert__Reg1_2__Tie0_1_1__Reg1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_u8, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="14884">14884</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14885">14885</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14886">14886</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14887">14887</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14888">14888</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14889">14889</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14890">14890</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14891">14891</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLsv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14892">14892</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14893">14893</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14894">14894</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14895">14895</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14896">14896</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14897">14897</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14898">14898</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="14899">14899</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLuv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="14900">14900</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv8i16, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14901">14901</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv4i16, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14902">14902</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv4i32, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14903">14903</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv2i32, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14904">14904</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv2i64, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14905">14905</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv1i64, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14906">14906</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv16i8, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14907">14907</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::VSHLiv8i8, Convert__Reg1_2__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14908">14908</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_by_vecs16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14909">14909</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_by_vecs32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14910">14910</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_by_vecs8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14911">14911</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_by_vecu16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14912">14912</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_by_vecu32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14913">14913</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_by_vecu8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="14914">14914</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_immi16, Convert__Reg1_2__Reg1_3__Imm0_151_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_Imm0_15 }, },</td></tr>
<tr><th id="14915">14915</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_immi32, Convert__Reg1_2__Reg1_3__Imm0_311_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="14916">14916</th><td>  { <var>3809</var> <i>/* vshl */</i>, ARM::MVE_VSHL_immi8, Convert__Reg1_2__Reg1_3__Imm0_71_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_Imm0_7 }, },</td></tr>
<tr><th id="14917">14917</th><td>  { <var>3814</var> <i>/* vshlc */</i>, ARM::MVE_VSHLC, Convert__Reg1_2__Reg1_1__Tie1_2_2__Tie0_3_3__MVELongShift1_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK_MQPR, MCK_rGPR, MCK_MVELongShift }, },</td></tr>
<tr><th id="14918">14918</th><td>  { <var>3820</var> <i>/* vshll */</i>, ARM::VSHLLsv4i32, Convert__Reg1_2__Reg1_3__Imm1_151_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_Imm1_15 }, },</td></tr>
<tr><th id="14919">14919</th><td>  { <var>3820</var> <i>/* vshll */</i>, ARM::VSHLLsv2i64, Convert__Reg1_2__Reg1_3__Imm1_311_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_Imm1_31 }, },</td></tr>
<tr><th id="14920">14920</th><td>  { <var>3820</var> <i>/* vshll */</i>, ARM::VSHLLsv8i16, Convert__Reg1_2__Reg1_3__Imm1_71_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_DPR, MCK_Imm1_7 }, },</td></tr>
<tr><th id="14921">14921</th><td>  { <var>3820</var> <i>/* vshll */</i>, ARM::VSHLLuv4i32, Convert__Reg1_2__Reg1_3__Imm1_151_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR, MCK_Imm1_15 }, },</td></tr>
<tr><th id="14922">14922</th><td>  { <var>3820</var> <i>/* vshll */</i>, ARM::VSHLLuv2i64, Convert__Reg1_2__Reg1_3__Imm1_311_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR, MCK_Imm1_31 }, },</td></tr>
<tr><th id="14923">14923</th><td>  { <var>3820</var> <i>/* vshll */</i>, ARM::VSHLLuv8i16, Convert__Reg1_2__Reg1_3__Imm1_71_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_DPR, MCK_Imm1_7 }, },</td></tr>
<tr><th id="14924">14924</th><td>  { <var>3820</var> <i>/* vshll */</i>, ARM::VSHLLi16, Convert__Reg1_2__Reg1_3__Imm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_DPR, MCK_Imm16 }, },</td></tr>
<tr><th id="14925">14925</th><td>  { <var>3820</var> <i>/* vshll */</i>, ARM::VSHLLi32, Convert__Reg1_2__Reg1_3__Imm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_DPR, MCK_Imm32 }, },</td></tr>
<tr><th id="14926">14926</th><td>  { <var>3820</var> <i>/* vshll */</i>, ARM::VSHLLi8, Convert__Reg1_2__Reg1_3__Imm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_DPR, MCK_Imm8 }, },</td></tr>
<tr><th id="14927">14927</th><td>  { <var>3826</var> <i>/* vshllb */</i>, ARM::MVE_VSHLL_lws16bh, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK__HASH_16 }, },</td></tr>
<tr><th id="14928">14928</th><td>  { <var>3826</var> <i>/* vshllb */</i>, ARM::MVE_VSHLL_imms16bh, Convert__Reg1_2__Reg1_3__MVEShiftImm1_151_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MVEShiftImm1_15 }, },</td></tr>
<tr><th id="14929">14929</th><td>  { <var>3826</var> <i>/* vshllb */</i>, ARM::MVE_VSHLL_lws8bh, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK__HASH_8 }, },</td></tr>
<tr><th id="14930">14930</th><td>  { <var>3826</var> <i>/* vshllb */</i>, ARM::MVE_VSHLL_imms8bh, Convert__Reg1_2__Reg1_3__MVEShiftImm1_71_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MVEShiftImm1_7 }, },</td></tr>
<tr><th id="14931">14931</th><td>  { <var>3826</var> <i>/* vshllb */</i>, ARM::MVE_VSHLL_lwu16bh, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK__HASH_16 }, },</td></tr>
<tr><th id="14932">14932</th><td>  { <var>3826</var> <i>/* vshllb */</i>, ARM::MVE_VSHLL_immu16bh, Convert__Reg1_2__Reg1_3__MVEShiftImm1_151_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MVEShiftImm1_15 }, },</td></tr>
<tr><th id="14933">14933</th><td>  { <var>3826</var> <i>/* vshllb */</i>, ARM::MVE_VSHLL_lwu8bh, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK__HASH_8 }, },</td></tr>
<tr><th id="14934">14934</th><td>  { <var>3826</var> <i>/* vshllb */</i>, ARM::MVE_VSHLL_immu8bh, Convert__Reg1_2__Reg1_3__MVEShiftImm1_71_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MVEShiftImm1_7 }, },</td></tr>
<tr><th id="14935">14935</th><td>  { <var>3833</var> <i>/* vshllt */</i>, ARM::MVE_VSHLL_lws16th, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK__HASH_16 }, },</td></tr>
<tr><th id="14936">14936</th><td>  { <var>3833</var> <i>/* vshllt */</i>, ARM::MVE_VSHLL_imms16th, Convert__Reg1_2__Reg1_3__MVEShiftImm1_151_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_MVEShiftImm1_15 }, },</td></tr>
<tr><th id="14937">14937</th><td>  { <var>3833</var> <i>/* vshllt */</i>, ARM::MVE_VSHLL_lws8th, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK__HASH_8 }, },</td></tr>
<tr><th id="14938">14938</th><td>  { <var>3833</var> <i>/* vshllt */</i>, ARM::MVE_VSHLL_imms8th, Convert__Reg1_2__Reg1_3__MVEShiftImm1_71_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_MVEShiftImm1_7 }, },</td></tr>
<tr><th id="14939">14939</th><td>  { <var>3833</var> <i>/* vshllt */</i>, ARM::MVE_VSHLL_lwu16th, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK__HASH_16 }, },</td></tr>
<tr><th id="14940">14940</th><td>  { <var>3833</var> <i>/* vshllt */</i>, ARM::MVE_VSHLL_immu16th, Convert__Reg1_2__Reg1_3__MVEShiftImm1_151_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_MVEShiftImm1_15 }, },</td></tr>
<tr><th id="14941">14941</th><td>  { <var>3833</var> <i>/* vshllt */</i>, ARM::MVE_VSHLL_lwu8th, Convert__Reg1_2__Reg1_3__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK__HASH_8 }, },</td></tr>
<tr><th id="14942">14942</th><td>  { <var>3833</var> <i>/* vshllt */</i>, ARM::MVE_VSHLL_immu8th, Convert__Reg1_2__Reg1_3__MVEShiftImm1_71_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_MVEShiftImm1_7 }, },</td></tr>
<tr><th id="14943">14943</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv8i16, Convert__Reg1_2__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14944">14944</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv4i16, Convert__Reg1_2__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14945">14945</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv4i32, Convert__Reg1_2__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14946">14946</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv2i32, Convert__Reg1_2__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14947">14947</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv2i64, Convert__Reg1_2__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14948">14948</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv1i64, Convert__Reg1_2__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14949">14949</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv16i8, Convert__Reg1_2__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14950">14950</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv8i8, Convert__Reg1_2__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14951">14951</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv8i16, Convert__Reg1_2__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14952">14952</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv4i16, Convert__Reg1_2__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14953">14953</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv4i32, Convert__Reg1_2__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14954">14954</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv2i32, Convert__Reg1_2__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14955">14955</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv2i64, Convert__Reg1_2__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14956">14956</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv1i64, Convert__Reg1_2__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14957">14957</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv16i8, Convert__Reg1_2__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14958">14958</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv8i8, Convert__Reg1_2__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14959">14959</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv8i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14960">14960</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv4i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14961">14961</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv4i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14962">14962</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv2i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14963">14963</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv2i64, Convert__Reg1_2__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14964">14964</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv1i64, Convert__Reg1_2__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14965">14965</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv16i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14966">14966</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRsv8i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14967">14967</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv8i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14968">14968</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv4i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14969">14969</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv4i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14970">14970</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv2i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14971">14971</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv2i64, Convert__Reg1_2__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14972">14972</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv1i64, Convert__Reg1_2__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="14973">14973</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv16i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14974">14974</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::VSHRuv8i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14975">14975</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::MVE_VSHR_imms16, Convert__Reg1_2__Reg1_3__ShrImm161_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s16, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14976">14976</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::MVE_VSHR_imms32, Convert__Reg1_2__Reg1_3__ShrImm321_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s32, MCK_MQPR, MCK_MQPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14977">14977</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::MVE_VSHR_imms8, Convert__Reg1_2__Reg1_3__ShrImm81_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_s8, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14978">14978</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::MVE_VSHR_immu16, Convert__Reg1_2__Reg1_3__ShrImm161_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u16, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14979">14979</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::MVE_VSHR_immu32, Convert__Reg1_2__Reg1_3__ShrImm321_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u32, MCK_MQPR, MCK_MQPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14980">14980</th><td>  { <var>3840</var> <i>/* vshr */</i>, ARM::MVE_VSHR_immu8, Convert__Reg1_2__Reg1_3__ShrImm81_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_u8, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14981">14981</th><td>  { <var>3845</var> <i>/* vshrn */</i>, ARM::VSHRNv8i8, Convert__Reg1_2__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14982">14982</th><td>  { <var>3845</var> <i>/* vshrn */</i>, ARM::VSHRNv4i16, Convert__Reg1_2__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14983">14983</th><td>  { <var>3845</var> <i>/* vshrn */</i>, ARM::VSHRNv2i32, Convert__Reg1_2__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="14984">14984</th><td>  { <var>3851</var> <i>/* vshrnb */</i>, ARM::MVE_VSHRNi16bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14985">14985</th><td>  { <var>3851</var> <i>/* vshrnb */</i>, ARM::MVE_VSHRNi32bh, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14986">14986</th><td>  { <var>3858</var> <i>/* vshrnt */</i>, ARM::MVE_VSHRNi16th, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="14987">14987</th><td>  { <var>3858</var> <i>/* vshrnt */</i>, ARM::MVE_VSHRNi32th, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="14988">14988</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14989">14989</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14990">14990</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14991">14991</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14992">14992</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14993">14993</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv1i64, Convert__Reg1_2__Tie0_1_1__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14994">14994</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14995">14995</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_2__Imm1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14996">14996</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14997">14997</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="14998">14998</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="14999">14999</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="15000">15000</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="15001">15001</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv1i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="15002">15002</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR, MCK_Imm }, },</td></tr>
<tr><th id="15003">15003</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::VSLIv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR, MCK_Imm }, },</td></tr>
<tr><th id="15004">15004</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::MVE_VSLIimm16, Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm0_151_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_16, MCK_MQPR, MCK_MQPR, MCK_Imm0_15 }, },</td></tr>
<tr><th id="15005">15005</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::MVE_VSLIimm32, Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm0_311_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MQPR, MCK_Imm0_31 }, },</td></tr>
<tr><th id="15006">15006</th><td>  { <var>3865</var> <i>/* vsli */</i>, ARM::MVE_VSLIimm8, Convert__Reg1_2__Tie0_1_1__Reg1_3__Imm0_71_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_8, MCK_MQPR, MCK_MQPR, MCK_Imm0_7 }, },</td></tr>
<tr><th id="15007">15007</th><td>  { <var>3870</var> <i>/* vsmmla */</i>, ARM::VSMMLA, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasMatMulInt8, { MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15008">15008</th><td>  { <var>3877</var> <i>/* vsqrt */</i>, ARM::VSQRTD, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15009">15009</th><td>  { <var>3877</var> <i>/* vsqrt */</i>, ARM::VSQRTS, Convert__Reg1_1__Reg1_2__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="15010">15010</th><td>  { <var>3877</var> <i>/* vsqrt */</i>, ARM::VSQRTS, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="15011">15011</th><td>  { <var>3877</var> <i>/* vsqrt */</i>, ARM::VSQRTD, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15012">15012</th><td>  { <var>3877</var> <i>/* vsqrt */</i>, ARM::VSQRTH, Convert__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="15013">15013</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="15014">15014</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="15015">15015</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="15016">15016</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="15017">15017</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="15018">15018</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv1i64, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="15019">15019</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="15020">15020</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="15021">15021</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="15022">15022</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="15023">15023</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="15024">15024</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="15025">15025</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="15026">15026</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv1i64, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="15027">15027</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="15028">15028</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="15029">15029</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="15030">15030</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_DPR, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="15031">15031</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="15032">15032</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_DPR, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="15033">15033</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_QPR, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="15034">15034</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv1i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s64, MCK_DPR, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="15035">15035</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="15036">15036</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAsv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="15037">15037</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="15038">15038</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_DPR, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="15039">15039</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="15040">15040</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_DPR, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="15041">15041</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_QPR, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="15042">15042</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv1i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u64, MCK_DPR, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="15043">15043</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="15044">15044</th><td>  { <var>3883</var> <i>/* vsra */</i>, ARM::VSRAuv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="15045">15045</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="15046">15046</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm161_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="15047">15047</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="15048">15048</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm321_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="15049">15049</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="15050">15050</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv1i64, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm641_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="15051">15051</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="15052">15052</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_2__ShrImm81_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="15053">15053</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv8i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="15054">15054</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv4i16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="15055">15055</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv4i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="15056">15056</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv2i32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="15057">15057</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv2i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="15058">15058</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv1i64, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm641_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR, MCK_ShrImm64 }, },</td></tr>
<tr><th id="15059">15059</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv16i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="15060">15060</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::VSRIv8i8, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="15061">15061</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::MVE_VSRIimm16, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm161_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_16, MCK_MQPR, MCK_MQPR, MCK_ShrImm16 }, },</td></tr>
<tr><th id="15062">15062</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::MVE_VSRIimm32, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm321_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MQPR, MCK_ShrImm32 }, },</td></tr>
<tr><th id="15063">15063</th><td>  { <var>3888</var> <i>/* vsri */</i>, ARM::MVE_VSRIimm8, Convert__Reg1_2__Tie0_1_1__Reg1_3__ShrImm81_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_8, MCK_MQPR, MCK_MQPR, MCK_ShrImm8 }, },</td></tr>
<tr><th id="15064">15064</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1q16, Convert__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="15065">15065</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d16Q, Convert__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="15066">15066</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d16, Convert__AlignedMemory642_3__VecListOneD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15067">15067</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNdAsm_16, Convert__VecListOneDHWordIndexed2_2__AlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneDHWordIndexed, MCK_AlignedMemory16 }, },</td></tr>
<tr><th id="15068">15068</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d16T, Convert__AlignedMemory642_3__VecListThreeD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15069">15069</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1q32, Convert__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="15070">15070</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d32Q, Convert__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="15071">15071</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d32, Convert__AlignedMemory642_3__VecListOneD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15072">15072</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNdAsm_32, Convert__VecListOneDWordIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneDWordIndexed, MCK_AlignedMemory32 }, },</td></tr>
<tr><th id="15073">15073</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d32T, Convert__AlignedMemory642_3__VecListThreeD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15074">15074</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1q64, Convert__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="15075">15075</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d64Q, Convert__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="15076">15076</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d64, Convert__AlignedMemory642_3__VecListOneD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListOneD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15077">15077</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d64T, Convert__AlignedMemory642_3__VecListThreeD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15078">15078</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1q8, Convert__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="15079">15079</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d8Q, Convert__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="15080">15080</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d8, Convert__AlignedMemory642_3__VecListOneD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15081">15081</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNdAsm_8, Convert__VecListOneDByteIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneDByteIndexed, MCK_AlignedMemoryNone }, },</td></tr>
<tr><th id="15082">15082</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d8T, Convert__AlignedMemory642_3__VecListThreeD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15083">15083</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1q16wb_fixed, Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15084">15084</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1q16wb_register, Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="15085">15085</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d16Qwb_fixed, Convert__imm_95_0__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15086">15086</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d16Qwb_register, Convert__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="15087">15087</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d16wb_fixed, Convert__imm_95_0__AlignedMemory642_3__VecListOneD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15088">15088</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d16wb_register, Convert__imm_95_0__AlignedMemory642_3__Reg1_4__VecListOneD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15089">15089</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNdWB_fixed_Asm_16, Convert__VecListOneDHWordIndexed2_2__AlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneDHWordIndexed, MCK_AlignedMemory16, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15090">15090</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNdWB_register_Asm_16, Convert__VecListOneDHWordIndexed2_2__AlignedMemory162_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListOneDHWordIndexed, MCK_AlignedMemory16, MCK_rGPR }, },</td></tr>
<tr><th id="15091">15091</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d16Twb_fixed, Convert__imm_95_0__AlignedMemory642_3__VecListThreeD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15092">15092</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d16Twb_register, Convert__imm_95_0__AlignedMemory642_3__Reg1_4__VecListThreeD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15093">15093</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1q32wb_fixed, Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15094">15094</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1q32wb_register, Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="15095">15095</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d32Qwb_fixed, Convert__imm_95_0__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15096">15096</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d32Qwb_register, Convert__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="15097">15097</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d32wb_fixed, Convert__imm_95_0__AlignedMemory642_3__VecListOneD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15098">15098</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d32wb_register, Convert__imm_95_0__AlignedMemory642_3__Reg1_4__VecListOneD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15099">15099</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNdWB_fixed_Asm_32, Convert__VecListOneDWordIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneDWordIndexed, MCK_AlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15100">15100</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNdWB_register_Asm_32, Convert__VecListOneDWordIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListOneDWordIndexed, MCK_AlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="15101">15101</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d32Twb_fixed, Convert__imm_95_0__AlignedMemory642_3__VecListThreeD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15102">15102</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d32Twb_register, Convert__imm_95_0__AlignedMemory642_3__Reg1_4__VecListThreeD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15103">15103</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1q64wb_fixed, Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15104">15104</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1q64wb_register, Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="15105">15105</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d64Qwb_fixed, Convert__imm_95_0__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15106">15106</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d64Qwb_register, Convert__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="15107">15107</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d64wb_fixed, Convert__imm_95_0__AlignedMemory642_3__VecListOneD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListOneD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15108">15108</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d64wb_register, Convert__imm_95_0__AlignedMemory642_3__Reg1_4__VecListOneD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListOneD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15109">15109</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d64Twb_fixed, Convert__imm_95_0__AlignedMemory642_3__VecListThreeD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15110">15110</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d64Twb_register, Convert__imm_95_0__AlignedMemory642_3__Reg1_4__VecListThreeD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15111">15111</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1q8wb_fixed, Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15112">15112</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1q8wb_register, Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="15113">15113</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d8Qwb_fixed, Convert__imm_95_0__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15114">15114</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d8Qwb_register, Convert__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="15115">15115</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d8wb_fixed, Convert__imm_95_0__AlignedMemory642_3__VecListOneD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15116">15116</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d8wb_register, Convert__imm_95_0__AlignedMemory642_3__Reg1_4__VecListOneD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15117">15117</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNdWB_fixed_Asm_8, Convert__VecListOneDByteIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneDByteIndexed, MCK_AlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15118">15118</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNdWB_register_Asm_8, Convert__VecListOneDByteIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListOneDByteIndexed, MCK_AlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="15119">15119</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d8Twb_fixed, Convert__imm_95_0__AlignedMemory642_3__VecListThreeD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15120">15120</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1d8Twb_register, Convert__imm_95_0__AlignedMemory642_3__Reg1_4__VecListThreeD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15121">15121</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNd16, Convert__AlignedMemory2_8__Reg1_3__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK__91_, MCK_Imm, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15122">15122</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNd8, Convert__AlignedMemory2_8__Reg1_3__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK__91_, MCK_Imm, MCK__93_, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15123">15123</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNd16_UPD, Convert__imm_95_0__AlignedMemory2_8__Imm1_9__Reg1_3__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK__91_, MCK_Imm, MCK__93_, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15124">15124</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNd32, Convert__Reg1_8__Imm1_9__Reg1_3__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK__91_, MCK_Imm, MCK__93_, MCK__125_, MCK_GPR, MCK_Imm }, },</td></tr>
<tr><th id="15125">15125</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNd8_UPD, Convert__imm_95_0__AlignedMemory2_8__Imm1_9__Reg1_3__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK__91_, MCK_Imm, MCK__93_, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15126">15126</th><td>  { <var>3893</var> <i>/* vst1 */</i>, ARM::VST1LNd32_UPD, Convert__imm_95_0__Reg1_8__Imm1_9__Imm1_10__Reg1_3__Imm1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK__91_, MCK_Imm, MCK__93_, MCK__125_, MCK_GPR, MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="15127">15127</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2d16, Convert__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="15128">15128</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2b16, Convert__AlignedMemory64or1282_3__VecListDPairSpaced1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="15129">15129</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2q16, Convert__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="15130">15130</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNdAsm_16, Convert__VecListTwoDHWordIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListTwoDHWordIndexed, MCK_AlignedMemory32 }, },</td></tr>
<tr><th id="15131">15131</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNqAsm_16, Convert__VecListTwoQHWordIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListTwoQHWordIndexed, MCK_AlignedMemory32 }, },</td></tr>
<tr><th id="15132">15132</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2d32, Convert__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="15133">15133</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2b32, Convert__AlignedMemory64or1282_3__VecListDPairSpaced1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="15134">15134</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2q32, Convert__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="15135">15135</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNdAsm_32, Convert__VecListTwoDWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListTwoDWordIndexed, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15136">15136</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNqAsm_32, Convert__VecListTwoQWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListTwoQWordIndexed, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15137">15137</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2d8, Convert__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPair, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="15138">15138</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2b8, Convert__AlignedMemory64or1282_3__VecListDPairSpaced1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="15139">15139</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2q8, Convert__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="15140">15140</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNdAsm_8, Convert__VecListTwoDByteIndexed2_2__AlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListTwoDByteIndexed, MCK_AlignedMemory16 }, },</td></tr>
<tr><th id="15141">15141</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2d16wb_fixed, Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15142">15142</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2d16wb_register, Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="15143">15143</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2b16wb_fixed, Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPairSpaced1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15144">15144</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2b16wb_register, Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPairSpaced1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="15145">15145</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2q16wb_fixed, Convert__imm_95_0__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15146">15146</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2q16wb_register, Convert__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="15147">15147</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNdWB_fixed_Asm_16, Convert__VecListTwoDHWordIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListTwoDHWordIndexed, MCK_AlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15148">15148</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNdWB_register_Asm_16, Convert__VecListTwoDHWordIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListTwoDHWordIndexed, MCK_AlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="15149">15149</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNqWB_fixed_Asm_16, Convert__VecListTwoQHWordIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListTwoQHWordIndexed, MCK_AlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15150">15150</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNqWB_register_Asm_16, Convert__VecListTwoQHWordIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListTwoQHWordIndexed, MCK_AlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="15151">15151</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2d32wb_fixed, Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15152">15152</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2d32wb_register, Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="15153">15153</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2b32wb_fixed, Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPairSpaced1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15154">15154</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2b32wb_register, Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPairSpaced1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="15155">15155</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2q32wb_fixed, Convert__imm_95_0__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15156">15156</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2q32wb_register, Convert__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="15157">15157</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNdWB_fixed_Asm_32, Convert__VecListTwoDWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListTwoDWordIndexed, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15158">15158</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNdWB_register_Asm_32, Convert__VecListTwoDWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListTwoDWordIndexed, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15159">15159</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNqWB_fixed_Asm_32, Convert__VecListTwoQWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListTwoQWordIndexed, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15160">15160</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNqWB_register_Asm_32, Convert__VecListTwoQWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListTwoQWordIndexed, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15161">15161</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2d8wb_fixed, Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15162">15162</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2d8wb_register, Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPair1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPair, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="15163">15163</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2b8wb_fixed, Convert__imm_95_0__AlignedMemory64or1282_3__VecListDPairSpaced1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15164">15164</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2b8wb_register, Convert__imm_95_0__AlignedMemory64or1282_3__Reg1_4__VecListDPairSpaced1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListDPairSpaced, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="15165">15165</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2q8wb_fixed, Convert__imm_95_0__AlignedMemory64or128or2562_3__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15166">15166</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2q8wb_register, Convert__imm_95_0__AlignedMemory64or128or2562_3__Reg1_4__VecListFourD1_2__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="15167">15167</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNdWB_fixed_Asm_8, Convert__VecListTwoDByteIndexed2_2__AlignedMemory162_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListTwoDByteIndexed, MCK_AlignedMemory16, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15168">15168</th><td>  { <var>3898</var> <i>/* vst2 */</i>, ARM::VST2LNdWB_register_Asm_8, Convert__VecListTwoDByteIndexed2_2__AlignedMemory162_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListTwoDByteIndexed, MCK_AlignedMemory16, MCK_rGPR }, },</td></tr>
<tr><th id="15169">15169</th><td>  { <var>3903</var> <i>/* vst20 */</i>, ARM::MVE_VST20_16, Convert__VecListTwoMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListTwoMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15170">15170</th><td>  { <var>3903</var> <i>/* vst20 */</i>, ARM::MVE_VST20_32, Convert__VecListTwoMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListTwoMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15171">15171</th><td>  { <var>3903</var> <i>/* vst20 */</i>, ARM::MVE_VST20_8, Convert__VecListTwoMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListTwoMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15172">15172</th><td>  { <var>3903</var> <i>/* vst20 */</i>, ARM::MVE_VST20_16_wb, Convert__MemNoOffsetT2NoSp1_2__VecListTwoMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListTwoMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15173">15173</th><td>  { <var>3903</var> <i>/* vst20 */</i>, ARM::MVE_VST20_32_wb, Convert__MemNoOffsetT2NoSp1_2__VecListTwoMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListTwoMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15174">15174</th><td>  { <var>3903</var> <i>/* vst20 */</i>, ARM::MVE_VST20_8_wb, Convert__MemNoOffsetT2NoSp1_2__VecListTwoMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListTwoMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15175">15175</th><td>  { <var>3909</var> <i>/* vst21 */</i>, ARM::MVE_VST21_16, Convert__VecListTwoMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListTwoMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15176">15176</th><td>  { <var>3909</var> <i>/* vst21 */</i>, ARM::MVE_VST21_32, Convert__VecListTwoMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListTwoMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15177">15177</th><td>  { <var>3909</var> <i>/* vst21 */</i>, ARM::MVE_VST21_8, Convert__VecListTwoMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListTwoMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15178">15178</th><td>  { <var>3909</var> <i>/* vst21 */</i>, ARM::MVE_VST21_16_wb, Convert__MemNoOffsetT2NoSp1_2__VecListTwoMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListTwoMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15179">15179</th><td>  { <var>3909</var> <i>/* vst21 */</i>, ARM::MVE_VST21_32_wb, Convert__MemNoOffsetT2NoSp1_2__VecListTwoMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListTwoMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15180">15180</th><td>  { <var>3909</var> <i>/* vst21 */</i>, ARM::MVE_VST21_8_wb, Convert__MemNoOffsetT2NoSp1_2__VecListTwoMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListTwoMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15181">15181</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3dAsm_16, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15182">15182</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNdAsm_16, Convert__VecListThreeDHWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeDHWordIndexed, MCK_AlignedMemoryNone }, },</td></tr>
<tr><th id="15183">15183</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3qAsm_16, Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQ, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15184">15184</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNqAsm_16, Convert__VecListThreeQHWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQHWordIndexed, MCK_AlignedMemoryNone }, },</td></tr>
<tr><th id="15185">15185</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3dAsm_32, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15186">15186</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNdAsm_32, Convert__VecListThreeDWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeDWordIndexed, MCK_AlignedMemoryNone }, },</td></tr>
<tr><th id="15187">15187</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3qAsm_32, Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQ, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15188">15188</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNqAsm_32, Convert__VecListThreeQWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQWordIndexed, MCK_AlignedMemoryNone }, },</td></tr>
<tr><th id="15189">15189</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3dAsm_8, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeD, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15190">15190</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNdAsm_8, Convert__VecListThreeDByteIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeDByteIndexed, MCK_AlignedMemoryNone }, },</td></tr>
<tr><th id="15191">15191</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3qAsm_8, Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeQ, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15192">15192</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3dWB_fixed_Asm_16, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15193">15193</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3dWB_register_Asm_16, Convert__VecListThreeD1_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15194">15194</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNdWB_fixed_Asm_16, Convert__VecListThreeDHWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeDHWordIndexed, MCK_AlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15195">15195</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNdWB_register_Asm_16, Convert__VecListThreeDHWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeDHWordIndexed, MCK_AlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="15196">15196</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3qWB_fixed_Asm_16, Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQ, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15197">15197</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3qWB_register_Asm_16, Convert__VecListThreeQ1_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQ, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15198">15198</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNqWB_fixed_Asm_16, Convert__VecListThreeQHWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQHWordIndexed, MCK_AlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15199">15199</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNqWB_register_Asm_16, Convert__VecListThreeQHWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListThreeQHWordIndexed, MCK_AlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="15200">15200</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3dWB_fixed_Asm_32, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15201">15201</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3dWB_register_Asm_32, Convert__VecListThreeD1_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15202">15202</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNdWB_fixed_Asm_32, Convert__VecListThreeDWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeDWordIndexed, MCK_AlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15203">15203</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNdWB_register_Asm_32, Convert__VecListThreeDWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeDWordIndexed, MCK_AlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="15204">15204</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3qWB_fixed_Asm_32, Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQ, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15205">15205</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3qWB_register_Asm_32, Convert__VecListThreeQ1_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQ, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15206">15206</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNqWB_fixed_Asm_32, Convert__VecListThreeQWordIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQWordIndexed, MCK_AlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15207">15207</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNqWB_register_Asm_32, Convert__VecListThreeQWordIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListThreeQWordIndexed, MCK_AlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="15208">15208</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3dWB_fixed_Asm_8, Convert__VecListThreeD1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeD, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15209">15209</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3dWB_register_Asm_8, Convert__VecListThreeD1_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeD, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15210">15210</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNdWB_fixed_Asm_8, Convert__VecListThreeDByteIndexed2_2__AlignedMemoryNone2_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeDByteIndexed, MCK_AlignedMemoryNone, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15211">15211</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3LNdWB_register_Asm_8, Convert__VecListThreeDByteIndexed2_2__AlignedMemoryNone2_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeDByteIndexed, MCK_AlignedMemoryNone, MCK_rGPR }, },</td></tr>
<tr><th id="15212">15212</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3qWB_fixed_Asm_8, Convert__VecListThreeQ1_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeQ, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15213">15213</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3qWB_register_Asm_8, Convert__VecListThreeQ1_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListThreeQ, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15214">15214</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3d16, Convert__AlignedMemory2_7__Reg1_3__Reg1_4__Reg1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15215">15215</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3q16, Convert__AlignedMemory2_7__Reg1_3__Reg1_4__Reg1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15216">15216</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3d32, Convert__AlignedMemory2_7__Reg1_3__Reg1_4__Reg1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15217">15217</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3q32, Convert__AlignedMemory2_7__Reg1_3__Reg1_4__Reg1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15218">15218</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3d8, Convert__AlignedMemory2_7__Reg1_3__Reg1_4__Reg1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15219">15219</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3q8, Convert__AlignedMemory2_7__Reg1_3__Reg1_4__Reg1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15220">15220</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3d16_UPD, Convert__imm_95_0__AlignedMemory2_7__Imm1_8__Reg1_3__Reg1_4__Reg1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15221">15221</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3q16_UPD, Convert__imm_95_0__AlignedMemory2_7__Imm1_8__Reg1_3__Reg1_4__Reg1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15222">15222</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3d32_UPD, Convert__imm_95_0__AlignedMemory2_7__Imm1_8__Reg1_3__Reg1_4__Reg1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15223">15223</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3q32_UPD, Convert__imm_95_0__AlignedMemory2_7__Imm1_8__Reg1_3__Reg1_4__Reg1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15224">15224</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3d8_UPD, Convert__imm_95_0__AlignedMemory2_7__Imm1_8__Reg1_3__Reg1_4__Reg1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15225">15225</th><td>  { <var>3915</var> <i>/* vst3 */</i>, ARM::VST3q8_UPD, Convert__imm_95_0__AlignedMemory2_7__Imm1_8__Reg1_3__Reg1_4__Reg1_5__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15226">15226</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4dAsm_16, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="15227">15227</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNdAsm_16, Convert__VecListFourDHWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourDHWordIndexed, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15228">15228</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4qAsm_16, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQ, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="15229">15229</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNqAsm_16, Convert__VecListFourQHWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQHWordIndexed, MCK_AlignedMemory64 }, },</td></tr>
<tr><th id="15230">15230</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4dAsm_32, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="15231">15231</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNdAsm_32, Convert__VecListFourDWordIndexed2_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourDWordIndexed, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="15232">15232</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4qAsm_32, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQ, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="15233">15233</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNqAsm_32, Convert__VecListFourQWordIndexed2_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQWordIndexed, MCK_AlignedMemory64or128 }, },</td></tr>
<tr><th id="15234">15234</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4dAsm_8, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="15235">15235</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNdAsm_8, Convert__VecListFourDByteIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourDByteIndexed, MCK_AlignedMemory32 }, },</td></tr>
<tr><th id="15236">15236</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4qAsm_8, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourQ, MCK_AlignedMemory64or128or256 }, },</td></tr>
<tr><th id="15237">15237</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4dWB_fixed_Asm_16, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15238">15238</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4dWB_register_Asm_16, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="15239">15239</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNdWB_fixed_Asm_16, Convert__VecListFourDHWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourDHWordIndexed, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15240">15240</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNdWB_register_Asm_16, Convert__VecListFourDHWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourDHWordIndexed, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15241">15241</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4qWB_fixed_Asm_16, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQ, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15242">15242</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4qWB_register_Asm_16, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQ, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="15243">15243</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNqWB_fixed_Asm_16, Convert__VecListFourQHWordIndexed2_2__AlignedMemory642_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQHWordIndexed, MCK_AlignedMemory64, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15244">15244</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNqWB_register_Asm_16, Convert__VecListFourQHWordIndexed2_2__AlignedMemory642_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_VecListFourQHWordIndexed, MCK_AlignedMemory64, MCK_rGPR }, },</td></tr>
<tr><th id="15245">15245</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4dWB_fixed_Asm_32, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15246">15246</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4dWB_register_Asm_32, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="15247">15247</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNdWB_fixed_Asm_32, Convert__VecListFourDWordIndexed2_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourDWordIndexed, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15248">15248</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNdWB_register_Asm_32, Convert__VecListFourDWordIndexed2_2__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourDWordIndexed, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="15249">15249</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4qWB_fixed_Asm_32, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQ, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15250">15250</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4qWB_register_Asm_32, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQ, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="15251">15251</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNqWB_fixed_Asm_32, Convert__VecListFourQWordIndexed2_2__AlignedMemory64or1282_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQWordIndexed, MCK_AlignedMemory64or128, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15252">15252</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNqWB_register_Asm_32, Convert__VecListFourQWordIndexed2_2__AlignedMemory64or1282_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_VecListFourQWordIndexed, MCK_AlignedMemory64or128, MCK_rGPR }, },</td></tr>
<tr><th id="15253">15253</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4dWB_fixed_Asm_8, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15254">15254</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4dWB_register_Asm_8, Convert__VecListFourD1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourD, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="15255">15255</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNdWB_fixed_Asm_8, Convert__VecListFourDByteIndexed2_2__AlignedMemory322_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourDByteIndexed, MCK_AlignedMemory32, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15256">15256</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4LNdWB_register_Asm_8, Convert__VecListFourDByteIndexed2_2__AlignedMemory322_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourDByteIndexed, MCK_AlignedMemory32, MCK_rGPR }, },</td></tr>
<tr><th id="15257">15257</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4qWB_fixed_Asm_8, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourQ, MCK_AlignedMemory64or128or256, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15258">15258</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4qWB_register_Asm_8, Convert__VecListFourQ1_2__AlignedMemory64or128or2562_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_VecListFourQ, MCK_AlignedMemory64or128or256, MCK_rGPR }, },</td></tr>
<tr><th id="15259">15259</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4d16, Convert__AlignedMemory2_8__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15260">15260</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4q16, Convert__AlignedMemory2_8__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15261">15261</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4d32, Convert__AlignedMemory2_8__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15262">15262</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4q32, Convert__AlignedMemory2_8__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15263">15263</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4d8, Convert__AlignedMemory2_8__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15264">15264</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4q8, Convert__AlignedMemory2_8__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory }, },</td></tr>
<tr><th id="15265">15265</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4d16_UPD, Convert__imm_95_0__AlignedMemory2_8__Imm1_9__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15266">15266</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4q16_UPD, Convert__imm_95_0__AlignedMemory2_8__Imm1_9__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15267">15267</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4d32_UPD, Convert__imm_95_0__AlignedMemory2_8__Imm1_9__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15268">15268</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4q32_UPD, Convert__imm_95_0__AlignedMemory2_8__Imm1_9__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15269">15269</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4d8_UPD, Convert__imm_95_0__AlignedMemory2_8__Imm1_9__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15270">15270</th><td>  { <var>3920</var> <i>/* vst4 */</i>, ARM::VST4q8_UPD, Convert__imm_95_0__AlignedMemory2_8__Imm1_9__Reg1_3__Reg1_4__Reg1_5__Reg1_6__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },</td></tr>
<tr><th id="15271">15271</th><td>  { <var>3925</var> <i>/* vst40 */</i>, ARM::MVE_VST40_16, Convert__VecListFourMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15272">15272</th><td>  { <var>3925</var> <i>/* vst40 */</i>, ARM::MVE_VST40_32, Convert__VecListFourMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15273">15273</th><td>  { <var>3925</var> <i>/* vst40 */</i>, ARM::MVE_VST40_8, Convert__VecListFourMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15274">15274</th><td>  { <var>3925</var> <i>/* vst40 */</i>, ARM::MVE_VST40_16_wb, Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15275">15275</th><td>  { <var>3925</var> <i>/* vst40 */</i>, ARM::MVE_VST40_32_wb, Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15276">15276</th><td>  { <var>3925</var> <i>/* vst40 */</i>, ARM::MVE_VST40_8_wb, Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15277">15277</th><td>  { <var>3931</var> <i>/* vst41 */</i>, ARM::MVE_VST41_16, Convert__VecListFourMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15278">15278</th><td>  { <var>3931</var> <i>/* vst41 */</i>, ARM::MVE_VST41_32, Convert__VecListFourMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15279">15279</th><td>  { <var>3931</var> <i>/* vst41 */</i>, ARM::MVE_VST41_8, Convert__VecListFourMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15280">15280</th><td>  { <var>3931</var> <i>/* vst41 */</i>, ARM::MVE_VST41_16_wb, Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15281">15281</th><td>  { <var>3931</var> <i>/* vst41 */</i>, ARM::MVE_VST41_32_wb, Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15282">15282</th><td>  { <var>3931</var> <i>/* vst41 */</i>, ARM::MVE_VST41_8_wb, Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15283">15283</th><td>  { <var>3937</var> <i>/* vst42 */</i>, ARM::MVE_VST42_16, Convert__VecListFourMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15284">15284</th><td>  { <var>3937</var> <i>/* vst42 */</i>, ARM::MVE_VST42_32, Convert__VecListFourMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15285">15285</th><td>  { <var>3937</var> <i>/* vst42 */</i>, ARM::MVE_VST42_8, Convert__VecListFourMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15286">15286</th><td>  { <var>3937</var> <i>/* vst42 */</i>, ARM::MVE_VST42_16_wb, Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15287">15287</th><td>  { <var>3937</var> <i>/* vst42 */</i>, ARM::MVE_VST42_32_wb, Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15288">15288</th><td>  { <var>3937</var> <i>/* vst42 */</i>, ARM::MVE_VST42_8_wb, Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15289">15289</th><td>  { <var>3943</var> <i>/* vst43 */</i>, ARM::MVE_VST43_16, Convert__VecListFourMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15290">15290</th><td>  { <var>3943</var> <i>/* vst43 */</i>, ARM::MVE_VST43_32, Convert__VecListFourMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15291">15291</th><td>  { <var>3943</var> <i>/* vst43 */</i>, ARM::MVE_VST43_8, Convert__VecListFourMQ1_1__MemNoOffsetT21_2, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2 }, },</td></tr>
<tr><th id="15292">15292</th><td>  { <var>3943</var> <i>/* vst43 */</i>, ARM::MVE_VST43_16_wb, Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15293">15293</th><td>  { <var>3943</var> <i>/* vst43 */</i>, ARM::MVE_VST43_32_wb, Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15294">15294</th><td>  { <var>3943</var> <i>/* vst43 */</i>, ARM::MVE_VST43_8_wb, Convert__MemNoOffsetT2NoSp1_2__VecListFourMQ1_1__Tie0_3_3, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_VecListFourMQ, MCK_MemNoOffsetT2NoSp, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15295">15295</th><td>  { <var>3949</var> <i>/* vstmdb */</i>, ARM::VSTMDDB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__DPRRegList1_3, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_DPRRegList }, },</td></tr>
<tr><th id="15296">15296</th><td>  { <var>3949</var> <i>/* vstmdb */</i>, ARM::VSTMSDB_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__SPRRegList1_3, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_SPRRegList }, },</td></tr>
<tr><th id="15297">15297</th><td>  { <var>3956</var> <i>/* vstmia */</i>, ARM::VSTMDIA, Convert__Reg1_1__CondCode2_0__DPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK_DPRRegList }, },</td></tr>
<tr><th id="15298">15298</th><td>  { <var>3956</var> <i>/* vstmia */</i>, ARM::VSTMSIA, Convert__Reg1_1__CondCode2_0__SPRRegList1_2, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK_SPRRegList }, },</td></tr>
<tr><th id="15299">15299</th><td>  { <var>3956</var> <i>/* vstmia */</i>, ARM::VSTMDIA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__DPRRegList1_3, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_DPRRegList }, },</td></tr>
<tr><th id="15300">15300</th><td>  { <var>3956</var> <i>/* vstmia */</i>, ARM::VSTMSIA_UPD, Convert__Reg1_1__Tie0_2_2__CondCode2_0__SPRRegList1_3, AMFBS_HasFPRegs, { MCK_CondCode, MCK_GPR, MCK__EXCLAIM_, MCK_SPRRegList }, },</td></tr>
<tr><th id="15301">15301</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_FPCXTNS_off, Convert__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTRegs, MCK_MemImm7s4Offset }, },</td></tr>
<tr><th id="15302">15302</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_FPCXTS_off, Convert__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTS, MCK_MemImm7s4Offset }, },</td></tr>
<tr><th id="15303">15303</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_FPSCR_off, Convert__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasFPRegs_HasV8_1MMainline, { MCK_CondCode, MCK_FPSCR, MCK_MemImm7s4Offset }, },</td></tr>
<tr><th id="15304">15304</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_FPSCR_NZCVQC_off, Convert__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasFPRegs_HasV8_1MMainline, { MCK_CondCode, MCK_FPSCR_NZCVQC, MCK_MemImm7s4Offset }, },</td></tr>
<tr><th id="15305">15305</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_P0_off, Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_P0, MCK_MemImm7s4Offset }, },</td></tr>
<tr><th id="15306">15306</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_VPR_off, Convert__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_VCCR, MCK_MemImm7s4Offset }, },</td></tr>
<tr><th id="15307">15307</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTRD, Convert__Reg1_1__AddrMode52_2__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_DPR, MCK_AddrMode5 }, },</td></tr>
<tr><th id="15308">15308</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTRS, Convert__Reg1_1__AddrMode52_2__CondCode2_0, AMFBS_HasFPRegs, { MCK_CondCode, MCK_HPR, MCK_AddrMode5 }, },</td></tr>
<tr><th id="15309">15309</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTRH, Convert__Reg1_2__AddrMode5FP162_3__CondCode2_0, AMFBS_HasFPRegs16, { MCK_CondCode, MCK__DOT_16, MCK_HPR, MCK_AddrMode5FP16 }, },</td></tr>
<tr><th id="15310">15310</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTRS, Convert__Reg1_2__AddrMode52_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_32, MCK_HPR, MCK_AddrMode5 }, },</td></tr>
<tr><th id="15311">15311</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTRD, Convert__Reg1_2__AddrMode52_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_AddrMode5 }, },</td></tr>
<tr><th id="15312">15312</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_FPCXTNS_pre, Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTRegs, MCK_MemImm7s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15313">15313</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_FPCXTNS_post, Convert__MemNoOffsetT21_2__Tie0_3_3__Imm7s41_3__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTRegs, MCK_MemNoOffsetT2, MCK_Imm7s4 }, },</td></tr>
<tr><th id="15314">15314</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_FPCXTS_pre, Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTS, MCK_MemImm7s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15315">15315</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_FPCXTS_post, Convert__MemNoOffsetT21_2__Tie0_3_3__Imm7s41_3__CondCode2_0, AMFBS_HasV8_1MMainline_Has8MSecExt, { MCK_CondCode, MCK_FPCXTS, MCK_MemNoOffsetT2, MCK_Imm7s4 }, },</td></tr>
<tr><th id="15316">15316</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_FPSCR_pre, Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasFPRegs_HasV8_1MMainline, { MCK_CondCode, MCK_FPSCR, MCK_MemImm7s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15317">15317</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_FPSCR_post, Convert__MemNoOffsetT21_2__Tie0_3_3__Imm7s41_3__CondCode2_0, AMFBS_HasFPRegs_HasV8_1MMainline, { MCK_CondCode, MCK_FPSCR, MCK_MemNoOffsetT2, MCK_Imm7s4 }, },</td></tr>
<tr><th id="15318">15318</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_FPSCR_NZCVQC_pre, Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasFPRegs_HasV8_1MMainline, { MCK_CondCode, MCK_FPSCR_NZCVQC, MCK_MemImm7s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15319">15319</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_FPSCR_NZCVQC_post, Convert__MemNoOffsetT21_2__Tie0_3_3__Imm7s41_3__CondCode2_0, AMFBS_HasFPRegs_HasV8_1MMainline, { MCK_CondCode, MCK_FPSCR_NZCVQC, MCK_MemNoOffsetT2, MCK_Imm7s4 }, },</td></tr>
<tr><th id="15320">15320</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_P0_pre, Convert__imm_95_0__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_P0, MCK_MemImm7s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15321">15321</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_P0_post, Convert__MemNoOffsetT21_2__imm_95_0__Tie0_3_3__Imm7s41_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_P0, MCK_MemNoOffsetT2, MCK_Imm7s4 }, },</td></tr>
<tr><th id="15322">15322</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_VPR_pre, Convert__imm_95_0__MemImm7s4Offset2_2__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_VCCR, MCK_MemImm7s4Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15323">15323</th><td>  { <var>3963</var> <i>/* vstr */</i>, ARM::VSTR_VPR_post, Convert__MemNoOffsetT21_2__Tie0_3_3__Imm7s41_3__CondCode2_0, AMFBS_HasV8_1MMainline_HasMVEInt, { MCK_CondCode, MCK_VCCR, MCK_MemNoOffsetT2, MCK_Imm7s4 }, },</td></tr>
<tr><th id="15324">15324</th><td>  { <var>3968</var> <i>/* vstrb */</i>, ARM::MVE_VSTRB16_rq, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_16, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="15325">15325</th><td>  { <var>3968</var> <i>/* vstrb */</i>, ARM::MVE_VSTRB16, Convert__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_16, MCK_MQPR, MCK_TMemImm7Shift0Offset }, },</td></tr>
<tr><th id="15326">15326</th><td>  { <var>3968</var> <i>/* vstrb */</i>, ARM::MVE_VSTRB32_rq, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="15327">15327</th><td>  { <var>3968</var> <i>/* vstrb */</i>, ARM::MVE_VSTRB32, Convert__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_TMemImm7Shift0Offset }, },</td></tr>
<tr><th id="15328">15328</th><td>  { <var>3968</var> <i>/* vstrb */</i>, ARM::MVE_VSTRBU8, Convert__Reg1_2__MemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_8, MCK_MQPR, MCK_MemImm7Shift0Offset }, },</td></tr>
<tr><th id="15329">15329</th><td>  { <var>3968</var> <i>/* vstrb */</i>, ARM::MVE_VSTRB8_rq, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_8, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="15330">15330</th><td>  { <var>3968</var> <i>/* vstrb */</i>, ARM::MVE_VSTRB16_post, Convert__MemNoOffsetT1_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_16, MCK_MQPR, MCK_MemNoOffsetT, MCK_Imm7Shift0 }, },</td></tr>
<tr><th id="15331">15331</th><td>  { <var>3968</var> <i>/* vstrb */</i>, ARM::MVE_VSTRB16_pre, Convert__imm_95_0__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_16, MCK_MQPR, MCK_TMemImm7Shift0Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15332">15332</th><td>  { <var>3968</var> <i>/* vstrb */</i>, ARM::MVE_VSTRB32_post, Convert__MemNoOffsetT1_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MemNoOffsetT, MCK_Imm7Shift0 }, },</td></tr>
<tr><th id="15333">15333</th><td>  { <var>3968</var> <i>/* vstrb */</i>, ARM::MVE_VSTRB32_pre, Convert__imm_95_0__Reg1_2__TMemImm7Shift0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_TMemImm7Shift0Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15334">15334</th><td>  { <var>3968</var> <i>/* vstrb */</i>, ARM::MVE_VSTRBU8_pre, Convert__imm_95_0__Reg1_2__MemImm7Shift0OffsetWB2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_8, MCK_MQPR, MCK_MemImm7Shift0OffsetWB, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15335">15335</th><td>  { <var>3968</var> <i>/* vstrb */</i>, ARM::MVE_VSTRBU8_post, Convert__MemNoOffsetT2NoSp1_3__Reg1_2__Tie0_4_4__Imm7Shift01_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_8, MCK_MQPR, MCK_MemNoOffsetT2NoSp, MCK_Imm7Shift0 }, },</td></tr>
<tr><th id="15336">15336</th><td>  { <var>3974</var> <i>/* vstrd */</i>, ARM::MVE_VSTRD64_qi, Convert__Reg1_2__MemRegQS3Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_64, MCK_MQPR, MCK_MemRegQS3Offset }, },</td></tr>
<tr><th id="15337">15337</th><td>  { <var>3974</var> <i>/* vstrd */</i>, ARM::MVE_VSTRD64_rq_u, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_64, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="15338">15338</th><td>  { <var>3974</var> <i>/* vstrd */</i>, ARM::MVE_VSTRD64_rq, Convert__Reg1_2__MemRegRQS3Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_64, MCK_MQPR, MCK_MemRegRQS3Offset }, },</td></tr>
<tr><th id="15339">15339</th><td>  { <var>3974</var> <i>/* vstrd */</i>, ARM::MVE_VSTRD64_qi_pre, Convert__imm_95_0__Reg1_2__MemRegQS3Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_64, MCK_MQPR, MCK_MemRegQS3Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15340">15340</th><td>  { <var>3980</var> <i>/* vstrh */</i>, ARM::MVE_VSTRHU16, Convert__Reg1_2__MemImm7Shift1Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_16, MCK_MQPR, MCK_MemImm7Shift1Offset }, },</td></tr>
<tr><th id="15341">15341</th><td>  { <var>3980</var> <i>/* vstrh */</i>, ARM::MVE_VSTRH16_rq_u, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_16, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="15342">15342</th><td>  { <var>3980</var> <i>/* vstrh */</i>, ARM::MVE_VSTRH16_rq, Convert__Reg1_2__MemRegRQS1Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_16, MCK_MQPR, MCK_MemRegRQS1Offset }, },</td></tr>
<tr><th id="15343">15343</th><td>  { <var>3980</var> <i>/* vstrh */</i>, ARM::MVE_VSTRH32_rq_u, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="15344">15344</th><td>  { <var>3980</var> <i>/* vstrh */</i>, ARM::MVE_VSTRH32_rq, Convert__Reg1_2__MemRegRQS1Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MemRegRQS1Offset }, },</td></tr>
<tr><th id="15345">15345</th><td>  { <var>3980</var> <i>/* vstrh */</i>, ARM::MVE_VSTRH32, Convert__Reg1_2__TMemImm7Shift1Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_TMemImm7Shift1Offset }, },</td></tr>
<tr><th id="15346">15346</th><td>  { <var>3980</var> <i>/* vstrh */</i>, ARM::MVE_VSTRHU16_pre, Convert__imm_95_0__Reg1_2__MemImm7Shift1OffsetWB2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_16, MCK_MQPR, MCK_MemImm7Shift1OffsetWB, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15347">15347</th><td>  { <var>3980</var> <i>/* vstrh */</i>, ARM::MVE_VSTRHU16_post, Convert__MemNoOffsetT2NoSp1_3__Reg1_2__Tie0_4_4__Imm7Shift11_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_16, MCK_MQPR, MCK_MemNoOffsetT2NoSp, MCK_Imm7Shift1 }, },</td></tr>
<tr><th id="15348">15348</th><td>  { <var>3980</var> <i>/* vstrh */</i>, ARM::MVE_VSTRH32_post, Convert__MemNoOffsetT1_3__Reg1_2__Tie0_4_4__Imm7Shift11_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MemNoOffsetT, MCK_Imm7Shift1 }, },</td></tr>
<tr><th id="15349">15349</th><td>  { <var>3980</var> <i>/* vstrh */</i>, ARM::MVE_VSTRH32_pre, Convert__imm_95_0__Reg1_2__TMemImm7Shift1Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_TMemImm7Shift1Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15350">15350</th><td>  { <var>3986</var> <i>/* vstrw */</i>, ARM::MVE_VSTRWU32, Convert__Reg1_2__MemImm7Shift2Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MemImm7Shift2Offset }, },</td></tr>
<tr><th id="15351">15351</th><td>  { <var>3986</var> <i>/* vstrw */</i>, ARM::MVE_VSTRW32_qi, Convert__Reg1_2__MemRegQS2Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MemRegQS2Offset }, },</td></tr>
<tr><th id="15352">15352</th><td>  { <var>3986</var> <i>/* vstrw */</i>, ARM::MVE_VSTRW32_rq_u, Convert__Reg1_2__MemRegRQS0Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MemRegRQS0Offset }, },</td></tr>
<tr><th id="15353">15353</th><td>  { <var>3986</var> <i>/* vstrw */</i>, ARM::MVE_VSTRW32_rq, Convert__Reg1_2__MemRegRQS2Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MemRegRQS2Offset }, },</td></tr>
<tr><th id="15354">15354</th><td>  { <var>3986</var> <i>/* vstrw */</i>, ARM::MVE_VSTRWU32_pre, Convert__imm_95_0__Reg1_2__MemImm7Shift2OffsetWB2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MemImm7Shift2OffsetWB, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15355">15355</th><td>  { <var>3986</var> <i>/* vstrw */</i>, ARM::MVE_VSTRWU32_post, Convert__MemNoOffsetT2NoSp1_3__Reg1_2__Tie0_4_4__Imm7Shift21_4__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MemNoOffsetT2NoSp, MCK_Imm7Shift2 }, },</td></tr>
<tr><th id="15356">15356</th><td>  { <var>3986</var> <i>/* vstrw */</i>, ARM::MVE_VSTRW32_qi_pre, Convert__imm_95_0__Reg1_2__MemRegQS2Offset2_3__VPTPredN2_0, AMFBS_HasMVEInt, { MCK_VPTPredN, MCK__DOT_32, MCK_MQPR, MCK_MemRegQS2Offset, MCK__EXCLAIM_ }, },</td></tr>
<tr><th id="15357">15357</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBfq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15358">15358</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBfd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15359">15359</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBS, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="15360">15360</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBD, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15361">15361</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15362">15362</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15363">15363</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15364">15364</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15365">15365</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15366">15366</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv1i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15367">15367</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15368">15368</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15369">15369</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBhq, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15370">15370</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBhd, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15371">15371</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBH, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="15372">15372</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBfq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15373">15373</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBfd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_f32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15374">15374</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBS, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2, { MCK_CondCode, MCK__DOT_f32, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="15375">15375</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBD, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasVFP2_HasDPVFP, { MCK_CondCode, MCK__DOT_f64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15376">15376</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15377">15377</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15378">15378</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15379">15379</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15380">15380</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15381">15381</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv1i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15382">15382</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15383">15383</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15384">15384</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBhq, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15385">15385</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBhd, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15386">15386</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::VSUBH, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasFullFP16, { MCK_CondCode, MCK__DOT_f16, MCK_HPR, MCK_HPR, MCK_HPR }, },</td></tr>
<tr><th id="15387">15387</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::MVE_VSUBf32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="15388">15388</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::MVE_VSUB_qr_f32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="15389">15389</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::MVE_VSUBi16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="15390">15390</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::MVE_VSUB_qr_i16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="15391">15391</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::MVE_VSUBi32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="15392">15392</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::MVE_VSUB_qr_i32, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i32, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="15393">15393</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::MVE_VSUBi8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="15394">15394</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::MVE_VSUB_qr_i8, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEInt, { MCK_VPTPredR, MCK__DOT_i8, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="15395">15395</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::MVE_VSUBf16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_MQPR }, },</td></tr>
<tr><th id="15396">15396</th><td>  { <var>3992</var> <i>/* vsub */</i>, ARM::MVE_VSUB_qr_f16, Convert__Reg1_2__Reg1_3__Reg1_4__VPTPredR3_0, AMFBS_HasMVEFloat, { MCK_VPTPredR, MCK__DOT_f16, MCK_MQPR, MCK_MQPR, MCK_rGPR }, },</td></tr>
<tr><th id="15397">15397</th><td>  { <var>3997</var> <i>/* vsubhn */</i>, ARM::VSUBHNv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i16, MCK_DPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15398">15398</th><td>  { <var>3997</var> <i>/* vsubhn */</i>, ARM::VSUBHNv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i32, MCK_DPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15399">15399</th><td>  { <var>3997</var> <i>/* vsubhn */</i>, ARM::VSUBHNv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_i64, MCK_DPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15400">15400</th><td>  { <var>4004</var> <i>/* vsubl */</i>, ARM::VSUBLsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15401">15401</th><td>  { <var>4004</var> <i>/* vsubl */</i>, ARM::VSUBLsv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15402">15402</th><td>  { <var>4004</var> <i>/* vsubl */</i>, ARM::VSUBLsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15403">15403</th><td>  { <var>4004</var> <i>/* vsubl */</i>, ARM::VSUBLuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15404">15404</th><td>  { <var>4004</var> <i>/* vsubl */</i>, ARM::VSUBLuv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15405">15405</th><td>  { <var>4004</var> <i>/* vsubl */</i>, ARM::VSUBLuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15406">15406</th><td>  { <var>4010</var> <i>/* vsubw */</i>, ARM::VSUBWsv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="15407">15407</th><td>  { <var>4010</var> <i>/* vsubw */</i>, ARM::VSUBWsv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="15408">15408</th><td>  { <var>4010</var> <i>/* vsubw */</i>, ARM::VSUBWsv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="15409">15409</th><td>  { <var>4010</var> <i>/* vsubw */</i>, ARM::VSUBWuv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="15410">15410</th><td>  { <var>4010</var> <i>/* vsubw */</i>, ARM::VSUBWuv2i64, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="15411">15411</th><td>  { <var>4010</var> <i>/* vsubw */</i>, ARM::VSUBWuv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="15412">15412</th><td>  { <var>4010</var> <i>/* vsubw */</i>, ARM::VSUBWsv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s16, MCK_QPR, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="15413">15413</th><td>  { <var>4010</var> <i>/* vsubw */</i>, ARM::VSUBWsv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s32, MCK_QPR, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="15414">15414</th><td>  { <var>4010</var> <i>/* vsubw */</i>, ARM::VSUBWsv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="15415">15415</th><td>  { <var>4010</var> <i>/* vsubw */</i>, ARM::VSUBWuv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u16, MCK_QPR, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="15416">15416</th><td>  { <var>4010</var> <i>/* vsubw */</i>, ARM::VSUBWuv2i64, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u32, MCK_QPR, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="15417">15417</th><td>  { <var>4010</var> <i>/* vsubw */</i>, ARM::VSUBWuv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_DPR }, },</td></tr>
<tr><th id="15418">15418</th><td>  { <var>4016</var> <i>/* vsudot */</i>, ARM::VSUDOTQI, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex321_4, AMFBS_HasMatMulInt8, { MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="15419">15419</th><td>  { <var>4016</var> <i>/* vsudot */</i>, ARM::VSUDOTDI, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex321_4, AMFBS_HasMatMulInt8, { MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="15420">15420</th><td>  { <var>4023</var> <i>/* vswp */</i>, ARM::VSWPq, Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15421">15421</th><td>  { <var>4023</var> <i>/* vswp */</i>, ARM::VSWPd, Convert__Reg1_1__Reg1_2__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15422">15422</th><td>  { <var>4023</var> <i>/* vswp */</i>, ARM::VSWPq, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15423">15423</th><td>  { <var>4023</var> <i>/* vswp */</i>, ARM::VSWPd, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15424">15424</th><td>  { <var>4023</var> <i>/* vswp */</i>, ARM::VSWPq, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15425">15425</th><td>  { <var>4023</var> <i>/* vswp */</i>, ARM::VSWPd, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15426">15426</th><td>  { <var>4023</var> <i>/* vswp */</i>, ARM::VSWPq, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15427">15427</th><td>  { <var>4023</var> <i>/* vswp */</i>, ARM::VSWPd, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_64, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15428">15428</th><td>  { <var>4023</var> <i>/* vswp */</i>, ARM::VSWPq, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15429">15429</th><td>  { <var>4023</var> <i>/* vswp */</i>, ARM::VSWPd, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15430">15430</th><td>  { <var>4028</var> <i>/* vtbl */</i>, ARM::VTBL2, Convert__Reg1_2__VecListDPair1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_VecListDPair, MCK_DPR }, },</td></tr>
<tr><th id="15431">15431</th><td>  { <var>4028</var> <i>/* vtbl */</i>, ARM::VTBL4, Convert__Reg1_2__VecListFourD1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_VecListFourD, MCK_DPR }, },</td></tr>
<tr><th id="15432">15432</th><td>  { <var>4028</var> <i>/* vtbl */</i>, ARM::VTBL1, Convert__Reg1_2__VecListOneD1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_VecListOneD, MCK_DPR }, },</td></tr>
<tr><th id="15433">15433</th><td>  { <var>4028</var> <i>/* vtbl */</i>, ARM::VTBL3, Convert__Reg1_2__VecListThreeD1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_VecListThreeD, MCK_DPR }, },</td></tr>
<tr><th id="15434">15434</th><td>  { <var>4033</var> <i>/* vtbx */</i>, ARM::VTBX2, Convert__Reg1_2__Tie0_1_1__VecListDPair1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_VecListDPair, MCK_DPR }, },</td></tr>
<tr><th id="15435">15435</th><td>  { <var>4033</var> <i>/* vtbx */</i>, ARM::VTBX4, Convert__Reg1_2__Tie0_1_1__VecListFourD1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_VecListFourD, MCK_DPR }, },</td></tr>
<tr><th id="15436">15436</th><td>  { <var>4033</var> <i>/* vtbx */</i>, ARM::VTBX1, Convert__Reg1_2__Tie0_1_1__VecListOneD1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_VecListOneD, MCK_DPR }, },</td></tr>
<tr><th id="15437">15437</th><td>  { <var>4033</var> <i>/* vtbx */</i>, ARM::VTBX3, Convert__Reg1_2__Tie0_1_1__VecListThreeD1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_VecListThreeD, MCK_DPR }, },</td></tr>
<tr><th id="15438">15438</th><td>  { <var>4038</var> <i>/* vtrn */</i>, ARM::VTRNq16, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15439">15439</th><td>  { <var>4038</var> <i>/* vtrn */</i>, ARM::VTRNd16, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15440">15440</th><td>  { <var>4038</var> <i>/* vtrn */</i>, ARM::VTRNq32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15441">15441</th><td>  { <var>4038</var> <i>/* vtrn */</i>, ARM::VTRNd32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15442">15442</th><td>  { <var>4038</var> <i>/* vtrn */</i>, ARM::VTRNq8, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15443">15443</th><td>  { <var>4038</var> <i>/* vtrn */</i>, ARM::VTRNd8, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15444">15444</th><td>  { <var>4043</var> <i>/* vtst */</i>, ARM::VTSTv8i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15445">15445</th><td>  { <var>4043</var> <i>/* vtst */</i>, ARM::VTSTv4i16, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15446">15446</th><td>  { <var>4043</var> <i>/* vtst */</i>, ARM::VTSTv4i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15447">15447</th><td>  { <var>4043</var> <i>/* vtst */</i>, ARM::VTSTv2i32, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15448">15448</th><td>  { <var>4043</var> <i>/* vtst */</i>, ARM::VTSTv16i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15449">15449</th><td>  { <var>4043</var> <i>/* vtst */</i>, ARM::VTSTv8i8, Convert__Reg1_2__Reg1_2__Reg1_3__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15450">15450</th><td>  { <var>4043</var> <i>/* vtst */</i>, ARM::VTSTv8i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15451">15451</th><td>  { <var>4043</var> <i>/* vtst */</i>, ARM::VTSTv4i16, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15452">15452</th><td>  { <var>4043</var> <i>/* vtst */</i>, ARM::VTSTv4i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15453">15453</th><td>  { <var>4043</var> <i>/* vtst */</i>, ARM::VTSTv2i32, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15454">15454</th><td>  { <var>4043</var> <i>/* vtst */</i>, ARM::VTSTv16i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15455">15455</th><td>  { <var>4043</var> <i>/* vtst */</i>, ARM::VTSTv8i8, Convert__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15456">15456</th><td>  { <var>4048</var> <i>/* vudot */</i>, ARM::VUDOTQ, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasDotProd, { MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15457">15457</th><td>  { <var>4048</var> <i>/* vudot */</i>, ARM::VUDOTD, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasDotProd, { MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15458">15458</th><td>  { <var>4048</var> <i>/* vudot */</i>, ARM::VUDOTQI, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex321_4, AMFBS_HasDotProd, { MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="15459">15459</th><td>  { <var>4048</var> <i>/* vudot */</i>, ARM::VUDOTDI, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex321_4, AMFBS_HasDotProd, { MCK__DOT_u8, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="15460">15460</th><td>  { <var>4054</var> <i>/* vummla */</i>, ARM::VUMMLA, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasMatMulInt8, { MCK__DOT_u8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15461">15461</th><td>  { <var>4061</var> <i>/* vusdot */</i>, ARM::VUSDOTQ, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasMatMulInt8, { MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15462">15462</th><td>  { <var>4061</var> <i>/* vusdot */</i>, ARM::VUSDOTD, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasMatMulInt8, { MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15463">15463</th><td>  { <var>4061</var> <i>/* vusdot */</i>, ARM::VUSDOTQI, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex321_4, AMFBS_HasMatMulInt8, { MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="15464">15464</th><td>  { <var>4061</var> <i>/* vusdot */</i>, ARM::VUSDOTDI, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3__VectorIndex321_4, AMFBS_HasMatMulInt8, { MCK__DOT_s8, MCK_DPR, MCK_DPR, MCK_DPR_VFP2, MCK_VectorIndex32 }, },</td></tr>
<tr><th id="15465">15465</th><td>  { <var>4068</var> <i>/* vusmmla */</i>, ARM::VUSMMLA, Convert__Reg1_1__Tie0_2_2__Reg1_2__Reg1_3, AMFBS_HasMatMulInt8, { MCK__DOT_s8, MCK_QPR, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15466">15466</th><td>  { <var>4076</var> <i>/* vuzp */</i>, ARM::VUZPq16, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15467">15467</th><td>  { <var>4076</var> <i>/* vuzp */</i>, ARM::VUZPd16, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15468">15468</th><td>  { <var>4076</var> <i>/* vuzp */</i>, ARM::VUZPq32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15469">15469</th><td>  { <var>4076</var> <i>/* vuzp */</i>, ARM::VTRNd32, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15470">15470</th><td>  { <var>4076</var> <i>/* vuzp */</i>, ARM::VUZPq8, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15471">15471</th><td>  { <var>4076</var> <i>/* vuzp */</i>, ARM::VUZPd8, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15472">15472</th><td>  { <var>4081</var> <i>/* vzip */</i>, ARM::VZIPq16, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15473">15473</th><td>  { <var>4081</var> <i>/* vzip */</i>, ARM::VZIPd16, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15474">15474</th><td>  { <var>4081</var> <i>/* vzip */</i>, ARM::VZIPq32, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15475">15475</th><td>  { <var>4081</var> <i>/* vzip */</i>, ARM::VTRNd32, Convert__Reg1_2__Reg1_3__Tie0_3_3__Tie1_4_4__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_32, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15476">15476</th><td>  { <var>4081</var> <i>/* vzip */</i>, ARM::VZIPq8, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_QPR, MCK_QPR }, },</td></tr>
<tr><th id="15477">15477</th><td>  { <var>4081</var> <i>/* vzip */</i>, ARM::VZIPd8, Convert__Reg1_2__Reg1_3__Tie0_1_1__Tie1_1_1__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_8, MCK_DPR, MCK_DPR }, },</td></tr>
<tr><th id="15478">15478</th><td>  { <var>4086</var> <i>/* wfe */</i>, ARM::HINT, Convert__imm_95_2__CondCode2_0, AMFBS_IsARM_HasV6K, { MCK_CondCode }, },</td></tr>
<tr><th id="15479">15479</th><td>  { <var>4086</var> <i>/* wfe */</i>, ARM::tHINT, Convert__imm_95_2__CondCode2_0, AMFBS_IsThumb_HasV6M, { MCK_CondCode }, },</td></tr>
<tr><th id="15480">15480</th><td>  { <var>4086</var> <i>/* wfe */</i>, ARM::t2HINT, Convert__imm_95_2__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w }, },</td></tr>
<tr><th id="15481">15481</th><td>  { <var>4090</var> <i>/* wfi */</i>, ARM::HINT, Convert__imm_95_3__CondCode2_0, AMFBS_IsARM_HasV6K, { MCK_CondCode }, },</td></tr>
<tr><th id="15482">15482</th><td>  { <var>4090</var> <i>/* wfi */</i>, ARM::tHINT, Convert__imm_95_3__CondCode2_0, AMFBS_IsThumb_HasV6M, { MCK_CondCode }, },</td></tr>
<tr><th id="15483">15483</th><td>  { <var>4090</var> <i>/* wfi */</i>, ARM::t2HINT, Convert__imm_95_3__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w }, },</td></tr>
<tr><th id="15484">15484</th><td>  { <var>4094</var> <i>/* wls */</i>, ARM::t2WLS, Convert__Reg1_0__Reg1_1__WLSLabel1_2, AMFBS_IsThumb2_HasV8_1MMainline_HasLOB, { MCK_GPRlr, MCK_rGPR, MCK_WLSLabel }, },</td></tr>
<tr><th id="15485">15485</th><td>  { <var>4098</var> <i>/* wlstp */</i>, ARM::MVE_WLSTP_16, Convert__Reg1_1__Reg1_2__WLSLabel1_3, AMFBS_HasMVEInt, { MCK__DOT_16, MCK_GPRlr, MCK_rGPR, MCK_WLSLabel }, },</td></tr>
<tr><th id="15486">15486</th><td>  { <var>4098</var> <i>/* wlstp */</i>, ARM::MVE_WLSTP_32, Convert__Reg1_1__Reg1_2__WLSLabel1_3, AMFBS_HasMVEInt, { MCK__DOT_32, MCK_GPRlr, MCK_rGPR, MCK_WLSLabel }, },</td></tr>
<tr><th id="15487">15487</th><td>  { <var>4098</var> <i>/* wlstp */</i>, ARM::MVE_WLSTP_64, Convert__Reg1_1__Reg1_2__WLSLabel1_3, AMFBS_HasMVEInt, { MCK__DOT_64, MCK_GPRlr, MCK_rGPR, MCK_WLSLabel }, },</td></tr>
<tr><th id="15488">15488</th><td>  { <var>4098</var> <i>/* wlstp */</i>, ARM::MVE_WLSTP_8, Convert__Reg1_1__Reg1_2__WLSLabel1_3, AMFBS_HasMVEInt, { MCK__DOT_8, MCK_GPRlr, MCK_rGPR, MCK_WLSLabel }, },</td></tr>
<tr><th id="15489">15489</th><td>  { <var>4104</var> <i>/* yield */</i>, ARM::HINT, Convert__imm_95_1__CondCode2_0, AMFBS_IsARM_HasV6K, { MCK_CondCode }, },</td></tr>
<tr><th id="15490">15490</th><td>  { <var>4104</var> <i>/* yield */</i>, ARM::tHINT, Convert__imm_95_1__CondCode2_0, AMFBS_IsThumb_HasV6M, { MCK_CondCode }, },</td></tr>
<tr><th id="15491">15491</th><td>  { <var>4104</var> <i>/* yield */</i>, ARM::t2HINT, Convert__imm_95_1__CondCode2_0, AMFBS_IsThumb2, { MCK_CondCode, MCK__DOT_w }, },</td></tr>
<tr><th id="15492">15492</th><td>};</td></tr>
<tr><th id="15493">15493</th><td></td></tr>
<tr><th id="15494">15494</th><td><u>#include "llvm/Support/Debug.h"</u></td></tr>
<tr><th id="15495">15495</th><td><u>#include "llvm/Support/Format.h"</u></td></tr>
<tr><th id="15496">15496</th><td></td></tr>
<tr><th id="15497">15497</th><td><em>unsigned</em> ARMAsmParser::</td></tr>
<tr><th id="15498">15498</th><td>MatchInstructionImpl(<em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="15499">15499</th><td>                     MCInst &amp;Inst,</td></tr>
<tr><th id="15500">15500</th><td>                     SmallVectorImpl&lt;NearMissInfo&gt; *NearMisses,</td></tr>
<tr><th id="15501">15501</th><td>                     <em>bool</em> matchingInlineAsm, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="15502">15502</th><td>  <i>// Get the current feature set.</i></td></tr>
<tr><th id="15503">15503</th><td>  <em>const</em> FeatureBitset &amp;AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="15504">15504</th><td></td></tr>
<tr><th id="15505">15505</th><td>  <i>// Get the instruction mnemonic, which is the first token.</i></td></tr>
<tr><th id="15506">15506</th><td>  StringRef Mnemonic = ((ARMOperand &amp;)*Operands[<var>0</var>]).getToken();</td></tr>
<tr><th id="15507">15507</th><td></td></tr>
<tr><th id="15508">15508</th><td>  <i>// Process all MnemonicAliases to remap the mnemonic.</i></td></tr>
<tr><th id="15509">15509</th><td>  applyMnemonicAliases(Mnemonic, AvailableFeatures, VariantID);</td></tr>
<tr><th id="15510">15510</th><td></td></tr>
<tr><th id="15511">15511</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="15512">15512</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="15513">15513</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="15514">15514</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="15515">15515</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="15516">15516</th><td>  }</td></tr>
<tr><th id="15517">15517</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="15518">15518</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="15519">15519</th><td></td></tr>
<tr><th id="15520">15520</th><td>  DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"AsmMatcher: found "</q> &lt;&lt;</td></tr>
<tr><th id="15521">15521</th><td>  std::distance(MnemonicRange.first, MnemonicRange.second) &lt;&lt;</td></tr>
<tr><th id="15522">15522</th><td>  <q>" encodings with mnemonic '"</q> &lt;&lt; Mnemonic &lt;&lt; <q>"'\n"</q>);</td></tr>
<tr><th id="15523">15523</th><td></td></tr>
<tr><th id="15524">15524</th><td>  <i>// Return a more specific error code if no mnemonics match.</i></td></tr>
<tr><th id="15525">15525</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="15526">15526</th><td>    <b>return</b> Match_MnemonicFail;</td></tr>
<tr><th id="15527">15527</th><td></td></tr>
<tr><th id="15528">15528</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="15529">15529</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="15530">15530</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="15531">15531</th><td>    <em>bool</em> HasRequiredFeatures =</td></tr>
<tr><th id="15532">15532</th><td>      (AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures;</td></tr>
<tr><th id="15533">15533</th><td>    DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Trying to match opcode "</q></td></tr>
<tr><th id="15534">15534</th><td>                                          &lt;&lt; MII.getName(it-&gt;Opcode) &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="15535">15535</th><td>    <i>// Some state to record ways in which this instruction did not match.</i></td></tr>
<tr><th id="15536">15536</th><td>    NearMissInfo OperandNearMiss = NearMissInfo::getSuccess();</td></tr>
<tr><th id="15537">15537</th><td>    NearMissInfo FeaturesNearMiss = NearMissInfo::getSuccess();</td></tr>
<tr><th id="15538">15538</th><td>    NearMissInfo EarlyPredicateNearMiss = NearMissInfo::getSuccess();</td></tr>
<tr><th id="15539">15539</th><td>    NearMissInfo LatePredicateNearMiss = NearMissInfo::getSuccess();</td></tr>
<tr><th id="15540">15540</th><td>    <em>bool</em> MultipleInvalidOperands = <b>false</b>;</td></tr>
<tr><th id="15541">15541</th><td>    <i>// equal_range guarantees that instruction mnemonic matches.</i></td></tr>
<tr><th id="15542">15542</th><td>    assert(Mnemonic == it-&gt;getMnemonic());</td></tr>
<tr><th id="15543">15543</th><td>    <b>for</b> (<em>unsigned</em> FormalIdx = <var>0</var>, ActualIdx = <var>1</var>; FormalIdx != <var>18</var>; ++FormalIdx) {</td></tr>
<tr><th id="15544">15544</th><td>      <em>auto</em> Formal = <b>static_cast</b>&lt;MatchClassKind&gt;(it-&gt;Classes[FormalIdx]);</td></tr>
<tr><th id="15545">15545</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="15546">15546</th><td>                      dbgs() &lt;&lt; <q>"  Matching formal operand class "</q> &lt;&lt; getMatchClassName(Formal)</td></tr>
<tr><th id="15547">15547</th><td>                             &lt;&lt; <q>" against actual operand at index "</q> &lt;&lt; ActualIdx);</td></tr>
<tr><th id="15548">15548</th><td>      <b>if</b> (ActualIdx &lt; Operands.size())</td></tr>
<tr><th id="15549">15549</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>" ("</q>;</td></tr>
<tr><th id="15550">15550</th><td>                        Operands[ActualIdx]-&gt;print(dbgs()); dbgs() &lt;&lt; <q>"): "</q>);</td></tr>
<tr><th id="15551">15551</th><td>      <b>else</b></td></tr>
<tr><th id="15552">15552</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>": "</q>);</td></tr>
<tr><th id="15553">15553</th><td>      <b>if</b> (ActualIdx &gt;= Operands.size()) {</td></tr>
<tr><th id="15554">15554</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"actual operand index out of range "</q>);</td></tr>
<tr><th id="15555">15555</th><td>        <em>bool</em> ThisOperandValid = (Formal == InvalidMatchClass) || isSubclass(Formal, OptionalMatchClass);</td></tr>
<tr><th id="15556">15556</th><td>        <b>if</b> (!ThisOperandValid) {</td></tr>
<tr><th id="15557">15557</th><td>          <b>if</b> (!OperandNearMiss) {</td></tr>
<tr><th id="15558">15558</th><td>            <i>// Record info about match failure for later use.</i></td></tr>
<tr><th id="15559">15559</th><td>            DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"recording too-few-operands near miss\n"</q>);</td></tr>
<tr><th id="15560">15560</th><td>            OperandNearMiss =</td></tr>
<tr><th id="15561">15561</th><td>                NearMissInfo::getTooFewOperands(Formal, it-&gt;Opcode);</td></tr>
<tr><th id="15562">15562</th><td>          } <b>else</b> <b>if</b> (OperandNearMiss.getKind() != NearMissInfo::NearMissTooFewOperands) {</td></tr>
<tr><th id="15563">15563</th><td>            <i>// If more than one operand is invalid, give up on this match entry.</i></td></tr>
<tr><th id="15564">15564</th><td>            DEBUG_WITH_TYPE(</td></tr>
<tr><th id="15565">15565</th><td>                <q>"asm-matcher"</q>,</td></tr>
<tr><th id="15566">15566</th><td>                dbgs() &lt;&lt; <q>"second invalid operand, giving up on this opcode\n"</q>);</td></tr>
<tr><th id="15567">15567</th><td>            MultipleInvalidOperands = <b>true</b>;</td></tr>
<tr><th id="15568">15568</th><td>            <b>break</b>;</td></tr>
<tr><th id="15569">15569</th><td>          }</td></tr>
<tr><th id="15570">15570</th><td>        } <b>else</b> {</td></tr>
<tr><th id="15571">15571</th><td>          DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"but formal operand not required\n"</q>);</td></tr>
<tr><th id="15572">15572</th><td>          <b>break</b>;</td></tr>
<tr><th id="15573">15573</th><td>        }</td></tr>
<tr><th id="15574">15574</th><td>        <b>continue</b>;</td></tr>
<tr><th id="15575">15575</th><td>      }</td></tr>
<tr><th id="15576">15576</th><td>      MCParsedAsmOperand &amp;Actual = *Operands[ActualIdx];</td></tr>
<tr><th id="15577">15577</th><td>      <em>unsigned</em> Diag = validateOperandClass(Actual, Formal);</td></tr>
<tr><th id="15578">15578</th><td>      <b>if</b> (Diag == Match_Success) {</td></tr>
<tr><th id="15579">15579</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="15580">15580</th><td>                        dbgs() &lt;&lt; <q>"match success using generic matcher\n"</q>);</td></tr>
<tr><th id="15581">15581</th><td>        ++ActualIdx;</td></tr>
<tr><th id="15582">15582</th><td>        <b>continue</b>;</td></tr>
<tr><th id="15583">15583</th><td>      }</td></tr>
<tr><th id="15584">15584</th><td>      <i>// If the generic handler indicates an invalid operand</i></td></tr>
<tr><th id="15585">15585</th><td><i>      // failure, check for a special case.</i></td></tr>
<tr><th id="15586">15586</th><td>      <b>if</b> (Diag != Match_Success) {</td></tr>
<tr><th id="15587">15587</th><td>        <em>unsigned</em> TargetDiag = validateTargetOperandClass(Actual, Formal);</td></tr>
<tr><th id="15588">15588</th><td>        <b>if</b> (TargetDiag == Match_Success) {</td></tr>
<tr><th id="15589">15589</th><td>          DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="15590">15590</th><td>                          dbgs() &lt;&lt; <q>"match success using target matcher\n"</q>);</td></tr>
<tr><th id="15591">15591</th><td>          ++ActualIdx;</td></tr>
<tr><th id="15592">15592</th><td>          <b>continue</b>;</td></tr>
<tr><th id="15593">15593</th><td>        }</td></tr>
<tr><th id="15594">15594</th><td>        <i>// If the target matcher returned a specific error code use</i></td></tr>
<tr><th id="15595">15595</th><td><i>        // that, else use the one from the generic matcher.</i></td></tr>
<tr><th id="15596">15596</th><td>        <b>if</b> (TargetDiag != Match_InvalidOperand &amp;&amp; HasRequiredFeatures)</td></tr>
<tr><th id="15597">15597</th><td>          Diag = TargetDiag;</td></tr>
<tr><th id="15598">15598</th><td>      }</td></tr>
<tr><th id="15599">15599</th><td>      <i>// If current formal operand wasn't matched and it is optional</i></td></tr>
<tr><th id="15600">15600</th><td><i>      // then try to match next formal operand</i></td></tr>
<tr><th id="15601">15601</th><td>      <b>if</b> (Diag == Match_InvalidOperand &amp;&amp; isSubclass(Formal, OptionalMatchClass)) {</td></tr>
<tr><th id="15602">15602</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"ignoring optional operand\n"</q>);</td></tr>
<tr><th id="15603">15603</th><td>        <b>continue</b>;</td></tr>
<tr><th id="15604">15604</th><td>      }</td></tr>
<tr><th id="15605">15605</th><td>      <b>if</b> (!OperandNearMiss) {</td></tr>
<tr><th id="15606">15606</th><td>        <i>// If this is the first invalid operand we have seen, record some</i></td></tr>
<tr><th id="15607">15607</th><td><i>        // information about it.</i></td></tr>
<tr><th id="15608">15608</th><td>        DEBUG_WITH_TYPE(</td></tr>
<tr><th id="15609">15609</th><td>            <q>"asm-matcher"</q>,</td></tr>
<tr><th id="15610">15610</th><td>            dbgs()</td></tr>
<tr><th id="15611">15611</th><td>                &lt;&lt; <q>"operand match failed, recording near-miss with diag code "</q></td></tr>
<tr><th id="15612">15612</th><td>                &lt;&lt; Diag &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="15613">15613</th><td>        OperandNearMiss =</td></tr>
<tr><th id="15614">15614</th><td>            NearMissInfo::getMissedOperand(Diag, Formal, it-&gt;Opcode, ActualIdx);</td></tr>
<tr><th id="15615">15615</th><td>        ++ActualIdx;</td></tr>
<tr><th id="15616">15616</th><td>      } <b>else</b> {</td></tr>
<tr><th id="15617">15617</th><td>        <i>// If more than one operand is invalid, give up on this match entry.</i></td></tr>
<tr><th id="15618">15618</th><td>        DEBUG_WITH_TYPE(</td></tr>
<tr><th id="15619">15619</th><td>            <q>"asm-matcher"</q>,</td></tr>
<tr><th id="15620">15620</th><td>            dbgs() &lt;&lt; <q>"second operand mismatch, skipping this opcode\n"</q>);</td></tr>
<tr><th id="15621">15621</th><td>        MultipleInvalidOperands = <b>true</b>;</td></tr>
<tr><th id="15622">15622</th><td>        <b>break</b>;</td></tr>
<tr><th id="15623">15623</th><td>      }</td></tr>
<tr><th id="15624">15624</th><td>    }</td></tr>
<tr><th id="15625">15625</th><td></td></tr>
<tr><th id="15626">15626</th><td>    <b>if</b> (MultipleInvalidOperands) {</td></tr>
<tr><th id="15627">15627</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Opcode result: multiple "</q></td></tr>
<tr><th id="15628">15628</th><td>                                               <q>"operand mismatches, ignoring "</q></td></tr>
<tr><th id="15629">15629</th><td>                                               <q>"this opcode\n"</q>);</td></tr>
<tr><th id="15630">15630</th><td>      <b>continue</b>;</td></tr>
<tr><th id="15631">15631</th><td>    }</td></tr>
<tr><th id="15632">15632</th><td>    <b>if</b> (!HasRequiredFeatures) {</td></tr>
<tr><th id="15633">15633</th><td>      FeatureBitset NewMissingFeatures = RequiredFeatures &amp; ~AvailableFeatures;</td></tr>
<tr><th id="15634">15634</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Missing target features:"</q>;</td></tr>
<tr><th id="15635">15635</th><td>                      <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = NewMissingFeatures.size(); I != E; ++I)</td></tr>
<tr><th id="15636">15636</th><td>                        <b>if</b> (NewMissingFeatures[I])</td></tr>
<tr><th id="15637">15637</th><td>                          dbgs() &lt;&lt; <kbd>' '</kbd> &lt;&lt; I;</td></tr>
<tr><th id="15638">15638</th><td>                      dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="15639">15639</th><td>      FeaturesNearMiss = NearMissInfo::getMissedFeature(NewMissingFeatures);</td></tr>
<tr><th id="15640">15640</th><td>    }</td></tr>
<tr><th id="15641">15641</th><td></td></tr>
<tr><th id="15642">15642</th><td>    Inst.clear();</td></tr>
<tr><th id="15643">15643</th><td></td></tr>
<tr><th id="15644">15644</th><td>    Inst.setOpcode(it-&gt;Opcode);</td></tr>
<tr><th id="15645">15645</th><td>    <i>// We have a potential match but have not rendered the operands.</i></td></tr>
<tr><th id="15646">15646</th><td><i>    // Check the target predicate to handle any context sensitive</i></td></tr>
<tr><th id="15647">15647</th><td><i>    // constraints.</i></td></tr>
<tr><th id="15648">15648</th><td><i>    // For example, Ties that are referenced multiple times must be</i></td></tr>
<tr><th id="15649">15649</th><td><i>    // checked here to ensure the input is the same for each match</i></td></tr>
<tr><th id="15650">15650</th><td><i>    // constraints. If we leave it any later the ties will have been</i></td></tr>
<tr><th id="15651">15651</th><td><i>    // canonicalized</i></td></tr>
<tr><th id="15652">15652</th><td>    <em>unsigned</em> MatchResult;</td></tr>
<tr><th id="15653">15653</th><td>    <b>if</b> ((MatchResult = checkEarlyTargetMatchPredicate(Inst, Operands)) != Match_Success) {</td></tr>
<tr><th id="15654">15654</th><td>      Inst.clear();</td></tr>
<tr><th id="15655">15655</th><td>      DEBUG_WITH_TYPE(</td></tr>
<tr><th id="15656">15656</th><td>          <q>"asm-matcher"</q>,</td></tr>
<tr><th id="15657">15657</th><td>          dbgs() &lt;&lt; <q>"Early target match predicate failed with diag code "</q></td></tr>
<tr><th id="15658">15658</th><td>                 &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="15659">15659</th><td>      EarlyPredicateNearMiss = NearMissInfo::getMissedPredicate(MatchResult);</td></tr>
<tr><th id="15660">15660</th><td>    }</td></tr>
<tr><th id="15661">15661</th><td></td></tr>
<tr><th id="15662">15662</th><td>    <i>// If we did not successfully match the operands, then we can't convert to</i></td></tr>
<tr><th id="15663">15663</th><td><i>    // an MCInst, so bail out on this instruction variant now.</i></td></tr>
<tr><th id="15664">15664</th><td>    <b>if</b> (OperandNearMiss) {</td></tr>
<tr><th id="15665">15665</th><td>      <i>// If the operand mismatch was the only problem, reprrt it as a near-miss.</i></td></tr>
<tr><th id="15666">15666</th><td>      <b>if</b> (NearMisses &amp;&amp; !FeaturesNearMiss &amp;&amp; !EarlyPredicateNearMiss) {</td></tr>
<tr><th id="15667">15667</th><td>        DEBUG_WITH_TYPE(</td></tr>
<tr><th id="15668">15668</th><td>            <q>"asm-matcher"</q>,</td></tr>
<tr><th id="15669">15669</th><td>            dbgs()</td></tr>
<tr><th id="15670">15670</th><td>                &lt;&lt; <q>"Opcode result: one mismatched operand, adding near-miss\n"</q>);</td></tr>
<tr><th id="15671">15671</th><td>        NearMisses-&gt;push_back(OperandNearMiss);</td></tr>
<tr><th id="15672">15672</th><td>      } <b>else</b> {</td></tr>
<tr><th id="15673">15673</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Opcode result: multiple "</q></td></tr>
<tr><th id="15674">15674</th><td>                                                 <q>"types of mismatch, so not "</q></td></tr>
<tr><th id="15675">15675</th><td>                                                 <q>"reporting near-miss\n"</q>);</td></tr>
<tr><th id="15676">15676</th><td>      }</td></tr>
<tr><th id="15677">15677</th><td>      <b>continue</b>;</td></tr>
<tr><th id="15678">15678</th><td>    }</td></tr>
<tr><th id="15679">15679</th><td></td></tr>
<tr><th id="15680">15680</th><td>    <b>if</b> (matchingInlineAsm) {</td></tr>
<tr><th id="15681">15681</th><td>      convertToMapAndConstraints(it-&gt;ConvertFn, Operands);</td></tr>
<tr><th id="15682">15682</th><td>      <b>return</b> Match_Success;</td></tr>
<tr><th id="15683">15683</th><td>    }</td></tr>
<tr><th id="15684">15684</th><td></td></tr>
<tr><th id="15685">15685</th><td>    <i>// We have selected a definite instruction, convert the parsed</i></td></tr>
<tr><th id="15686">15686</th><td><i>    // operands into the appropriate MCInst.</i></td></tr>
<tr><th id="15687">15687</th><td>    convertToMCInst(it-&gt;ConvertFn, Inst, it-&gt;Opcode, Operands);</td></tr>
<tr><th id="15688">15688</th><td></td></tr>
<tr><th id="15689">15689</th><td>    <i>// We have a potential match. Check the target predicate to</i></td></tr>
<tr><th id="15690">15690</th><td><i>    // handle any context sensitive constraints.</i></td></tr>
<tr><th id="15691">15691</th><td>    <b>if</b> ((MatchResult = checkTargetMatchPredicate(Inst)) != Match_Success) {</td></tr>
<tr><th id="15692">15692</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="15693">15693</th><td>                      dbgs() &lt;&lt; <q>"Target match predicate failed with diag code "</q></td></tr>
<tr><th id="15694">15694</th><td>                             &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="15695">15695</th><td>      Inst.clear();</td></tr>
<tr><th id="15696">15696</th><td>      LatePredicateNearMiss = NearMissInfo::getMissedPredicate(MatchResult);</td></tr>
<tr><th id="15697">15697</th><td>    }</td></tr>
<tr><th id="15698">15698</th><td></td></tr>
<tr><th id="15699">15699</th><td>    <em>int</em> NumNearMisses = ((<em>int</em>)(<em>bool</em>)OperandNearMiss +</td></tr>
<tr><th id="15700">15700</th><td>                         (<em>int</em>)(<em>bool</em>)FeaturesNearMiss +</td></tr>
<tr><th id="15701">15701</th><td>                         (<em>int</em>)(<em>bool</em>)EarlyPredicateNearMiss +</td></tr>
<tr><th id="15702">15702</th><td>                         (<em>int</em>)(<em>bool</em>)LatePredicateNearMiss);</td></tr>
<tr><th id="15703">15703</th><td>    <b>if</b> (NumNearMisses == <var>1</var>) {</td></tr>
<tr><th id="15704">15704</th><td>      <i>// We had exactly one type of near-miss, so add that to the list.</i></td></tr>
<tr><th id="15705">15705</th><td>      assert(!OperandNearMiss &amp;&amp; <q>"OperandNearMiss was handled earlier"</q>);</td></tr>
<tr><th id="15706">15706</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Opcode result: found one type of "</q></td></tr>
<tr><th id="15707">15707</th><td>                                            <q>"mismatch, so reporting a "</q></td></tr>
<tr><th id="15708">15708</th><td>                                            <q>"near-miss\n"</q>);</td></tr>
<tr><th id="15709">15709</th><td>      <b>if</b> (NearMisses &amp;&amp; FeaturesNearMiss)</td></tr>
<tr><th id="15710">15710</th><td>        NearMisses-&gt;push_back(FeaturesNearMiss);</td></tr>
<tr><th id="15711">15711</th><td>      <b>else</b> <b>if</b> (NearMisses &amp;&amp; EarlyPredicateNearMiss)</td></tr>
<tr><th id="15712">15712</th><td>        NearMisses-&gt;push_back(EarlyPredicateNearMiss);</td></tr>
<tr><th id="15713">15713</th><td>      <b>else</b> <b>if</b> (NearMisses &amp;&amp; LatePredicateNearMiss)</td></tr>
<tr><th id="15714">15714</th><td>        NearMisses-&gt;push_back(LatePredicateNearMiss);</td></tr>
<tr><th id="15715">15715</th><td></td></tr>
<tr><th id="15716">15716</th><td>      <b>continue</b>;</td></tr>
<tr><th id="15717">15717</th><td>    } <b>else</b> <b>if</b> (NumNearMisses &gt; <var>1</var>) {</td></tr>
<tr><th id="15718">15718</th><td>      <i>// This instruction missed in more than one way, so ignore it.</i></td></tr>
<tr><th id="15719">15719</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Opcode result: multiple "</q></td></tr>
<tr><th id="15720">15720</th><td>                                               <q>"types of mismatch, so not "</q></td></tr>
<tr><th id="15721">15721</th><td>                                               <q>"reporting near-miss\n"</q>);</td></tr>
<tr><th id="15722">15722</th><td>      <b>continue</b>;</td></tr>
<tr><th id="15723">15723</th><td>    }</td></tr>
<tr><th id="15724">15724</th><td>    std::string Info;</td></tr>
<tr><th id="15725">15725</th><td>    <b>if</b> (!getParser().getTargetParser().</td></tr>
<tr><th id="15726">15726</th><td>        getTargetOptions().MCNoDeprecatedWarn &amp;&amp;</td></tr>
<tr><th id="15727">15727</th><td>        MII.getDeprecatedInfo(Inst, getSTI(), Info)) {</td></tr>
<tr><th id="15728">15728</th><td>      SMLoc Loc = ((ARMOperand &amp;)*Operands[<var>0</var>]).getStartLoc();</td></tr>
<tr><th id="15729">15729</th><td>      getParser().Warning(Loc, Info, None);</td></tr>
<tr><th id="15730">15730</th><td>    }</td></tr>
<tr><th id="15731">15731</th><td>    DEBUG_WITH_TYPE(</td></tr>
<tr><th id="15732">15732</th><td>        <q>"asm-matcher"</q>,</td></tr>
<tr><th id="15733">15733</th><td>        dbgs() &lt;&lt; <q>"Opcode result: complete match, selecting this opcode\n"</q>);</td></tr>
<tr><th id="15734">15734</th><td>    <b>return</b> Match_Success;</td></tr>
<tr><th id="15735">15735</th><td>  }</td></tr>
<tr><th id="15736">15736</th><td></td></tr>
<tr><th id="15737">15737</th><td>  <i>// No instruction variants matched exactly.</i></td></tr>
<tr><th id="15738">15738</th><td>  <b>return</b> Match_NearMisses;</td></tr>
<tr><th id="15739">15739</th><td>}</td></tr>
<tr><th id="15740">15740</th><td></td></tr>
<tr><th id="15741">15741</th><td><b>namespace</b> {</td></tr>
<tr><th id="15742">15742</th><td>  <b>struct</b> OperandMatchEntry {</td></tr>
<tr><th id="15743">15743</th><td>    uint16_t Mnemonic;</td></tr>
<tr><th id="15744">15744</th><td>    uint8_t OperandMask;</td></tr>
<tr><th id="15745">15745</th><td>    uint16_t Class;</td></tr>
<tr><th id="15746">15746</th><td>    uint8_t RequiredFeaturesIdx;</td></tr>
<tr><th id="15747">15747</th><td></td></tr>
<tr><th id="15748">15748</th><td>    StringRef getMnemonic() <em>const</em> {</td></tr>
<tr><th id="15749">15749</th><td>      <b>return</b> StringRef(MnemonicTable + Mnemonic + <var>1</var>,</td></tr>
<tr><th id="15750">15750</th><td>                       MnemonicTable[Mnemonic]);</td></tr>
<tr><th id="15751">15751</th><td>    }</td></tr>
<tr><th id="15752">15752</th><td>  };</td></tr>
<tr><th id="15753">15753</th><td></td></tr>
<tr><th id="15754">15754</th><td>  <i>// Predicate for searching for an opcode.</i></td></tr>
<tr><th id="15755">15755</th><td>  <b>struct</b> LessOpcodeOperand {</td></tr>
<tr><th id="15756">15756</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> OperandMatchEntry &amp;LHS, StringRef RHS) {</td></tr>
<tr><th id="15757">15757</th><td>      <b>return</b> LHS.getMnemonic()  &lt; RHS;</td></tr>
<tr><th id="15758">15758</th><td>    }</td></tr>
<tr><th id="15759">15759</th><td>    <em>bool</em> <b>operator</b>()(StringRef LHS, <em>const</em> OperandMatchEntry &amp;RHS) {</td></tr>
<tr><th id="15760">15760</th><td>      <b>return</b> LHS &lt; RHS.getMnemonic();</td></tr>
<tr><th id="15761">15761</th><td>    }</td></tr>
<tr><th id="15762">15762</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> OperandMatchEntry &amp;LHS, <em>const</em> OperandMatchEntry &amp;RHS) {</td></tr>
<tr><th id="15763">15763</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS.getMnemonic();</td></tr>
<tr><th id="15764">15764</th><td>    }</td></tr>
<tr><th id="15765">15765</th><td>  };</td></tr>
<tr><th id="15766">15766</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="15767">15767</th><td></td></tr>
<tr><th id="15768">15768</th><td><em>static</em> <em>const</em> OperandMatchEntry OperandMatchTable[<var>891</var>] = {</td></tr>
<tr><th id="15769">15769</th><td>  <i>/* Operand List Mnemonic, Mask, Operand Class, Features */</i></td></tr>
<tr><th id="15770">15770</th><td>  { <var>10</var> <i>/* adc */</i>, <var>8</var> <i>/* 3 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15771">15771</th><td>  { <var>10</var> <i>/* adc */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15772">15772</th><td>  { <var>14</var> <i>/* add */</i>, <var>8</var> <i>/* 3 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15773">15773</th><td>  { <var>14</var> <i>/* add */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15774">15774</th><td>  { <var>50</var> <i>/* and */</i>, <var>8</var> <i>/* 3 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15775">15775</th><td>  { <var>50</var> <i>/* and */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15776">15776</th><td>  { <var>68</var> <i>/* bfc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_Bitfield, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15777">15777</th><td>  { <var>68</var> <i>/* bfc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_Bitfield, AMFBS_IsARM_HasV6T2 },</td></tr>
<tr><th id="15778">15778</th><td>  { <var>72</var> <i>/* bfcsel */</i>, <var>8</var> <i>/* 3 */</i>, MCK_CondCodeNoAL, AMFBS_IsThumb2_HasV8_1MMainline_HasLOB },</td></tr>
<tr><th id="15779">15779</th><td>  { <var>79</var> <i>/* bfi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_Bitfield, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15780">15780</th><td>  { <var>79</var> <i>/* bfi */</i>, <var>8</var> <i>/* 3 */</i>, MCK_Bitfield, AMFBS_IsARM_HasV6T2 },</td></tr>
<tr><th id="15781">15781</th><td>  { <var>96</var> <i>/* bic */</i>, <var>8</var> <i>/* 3 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15782">15782</th><td>  { <var>96</var> <i>/* bic */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15783">15783</th><td>  { <var>139</var> <i>/* cdp */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15784">15784</th><td>  { <var>139</var> <i>/* cdp */</i>, <var>56</var> <i>/* 3, 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15785">15785</th><td>  { <var>139</var> <i>/* cdp */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2_PreV8 },</td></tr>
<tr><th id="15786">15786</th><td>  { <var>139</var> <i>/* cdp */</i>, <var>56</var> <i>/* 3, 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2_PreV8 },</td></tr>
<tr><th id="15787">15787</th><td>  { <var>143</var> <i>/* cdp2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15788">15788</th><td>  { <var>143</var> <i>/* cdp2 */</i>, <var>28</var> <i>/* 2, 3, 4 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15789">15789</th><td>  { <var>143</var> <i>/* cdp2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2_PreV8 },</td></tr>
<tr><th id="15790">15790</th><td>  { <var>143</var> <i>/* cdp2 */</i>, <var>56</var> <i>/* 3, 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2_PreV8 },</td></tr>
<tr><th id="15791">15791</th><td>  { <var>148</var> <i>/* cinc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeNoALInv, AMFBS_HasV8_1MMainline },</td></tr>
<tr><th id="15792">15792</th><td>  { <var>153</var> <i>/* cinv */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeNoALInv, AMFBS_HasV8_1MMainline },</td></tr>
<tr><th id="15793">15793</th><td>  { <var>173</var> <i>/* cmn */</i>, <var>4</var> <i>/* 2 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15794">15794</th><td>  { <var>177</var> <i>/* cmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15795">15795</th><td>  { <var>181</var> <i>/* cneg */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeNoALInv, AMFBS_HasV8_1MMainline },</td></tr>
<tr><th id="15796">15796</th><td>  { <var>186</var> <i>/* cps */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ProcIFlags, AMFBS_IsARM },</td></tr>
<tr><th id="15797">15797</th><td>  { <var>186</var> <i>/* cps */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ProcIFlags, AMFBS_IsThumb },</td></tr>
<tr><th id="15798">15798</th><td>  { <var>186</var> <i>/* cps */</i>, <var>4</var> <i>/* 2 */</i>, MCK_ProcIFlags, AMFBS_IsThumb2_IsNotMClass },</td></tr>
<tr><th id="15799">15799</th><td>  { <var>186</var> <i>/* cps */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ProcIFlags, AMFBS_IsARM },</td></tr>
<tr><th id="15800">15800</th><td>  { <var>186</var> <i>/* cps */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ProcIFlags, AMFBS_IsThumb2_IsNotMClass },</td></tr>
<tr><th id="15801">15801</th><td>  { <var>186</var> <i>/* cps */</i>, <var>4</var> <i>/* 2 */</i>, MCK_ProcIFlags, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15802">15802</th><td>  { <var>240</var> <i>/* csel */</i>, <var>8</var> <i>/* 3 */</i>, MCK_CondCodeNoAL, AMFBS_HasV8_1MMainline },</td></tr>
<tr><th id="15803">15803</th><td>  { <var>245</var> <i>/* cset */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CondCodeNoALInv, AMFBS_HasV8_1MMainline },</td></tr>
<tr><th id="15804">15804</th><td>  { <var>250</var> <i>/* csetm */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CondCodeNoALInv, AMFBS_HasV8_1MMainline },</td></tr>
<tr><th id="15805">15805</th><td>  { <var>256</var> <i>/* csinc */</i>, <var>8</var> <i>/* 3 */</i>, MCK_CondCodeNoAL, AMFBS_HasV8_1MMainline },</td></tr>
<tr><th id="15806">15806</th><td>  { <var>262</var> <i>/* csinv */</i>, <var>8</var> <i>/* 3 */</i>, MCK_CondCodeNoAL, AMFBS_HasV8_1MMainline },</td></tr>
<tr><th id="15807">15807</th><td>  { <var>268</var> <i>/* csneg */</i>, <var>8</var> <i>/* 3 */</i>, MCK_CondCodeNoAL, AMFBS_HasV8_1MMainline },</td></tr>
<tr><th id="15808">15808</th><td>  { <var>274</var> <i>/* cx1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE },</td></tr>
<tr><th id="15809">15809</th><td>  { <var>278</var> <i>/* cx1a */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_HasCDE },</td></tr>
<tr><th id="15810">15810</th><td>  { <var>283</var> <i>/* cx1d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE },</td></tr>
<tr><th id="15811">15811</th><td>  { <var>288</var> <i>/* cx1da */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_HasCDE },</td></tr>
<tr><th id="15812">15812</th><td>  { <var>294</var> <i>/* cx2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE },</td></tr>
<tr><th id="15813">15813</th><td>  { <var>298</var> <i>/* cx2a */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_HasCDE },</td></tr>
<tr><th id="15814">15814</th><td>  { <var>303</var> <i>/* cx2d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE },</td></tr>
<tr><th id="15815">15815</th><td>  { <var>308</var> <i>/* cx2da */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_HasCDE },</td></tr>
<tr><th id="15816">15816</th><td>  { <var>314</var> <i>/* cx3 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE },</td></tr>
<tr><th id="15817">15817</th><td>  { <var>318</var> <i>/* cx3a */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_HasCDE },</td></tr>
<tr><th id="15818">15818</th><td>  { <var>323</var> <i>/* cx3d */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE },</td></tr>
<tr><th id="15819">15819</th><td>  { <var>328</var> <i>/* cx3da */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_HasCDE },</td></tr>
<tr><th id="15820">15820</th><td>  { <var>370</var> <i>/* dmb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MemBarrierOpt, AMFBS_IsARM_HasDB },</td></tr>
<tr><th id="15821">15821</th><td>  { <var>370</var> <i>/* dmb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemBarrierOpt, AMFBS_IsThumb_HasDB },</td></tr>
<tr><th id="15822">15822</th><td>  { <var>370</var> <i>/* dmb */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MemBarrierOpt, AMFBS_HasDB },</td></tr>
<tr><th id="15823">15823</th><td>  { <var>374</var> <i>/* dsb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_MemBarrierOpt, AMFBS_IsARM_HasDB },</td></tr>
<tr><th id="15824">15824</th><td>  { <var>374</var> <i>/* dsb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MemBarrierOpt, AMFBS_IsThumb_HasDB },</td></tr>
<tr><th id="15825">15825</th><td>  { <var>374</var> <i>/* dsb */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MemBarrierOpt, AMFBS_HasDB },</td></tr>
<tr><th id="15826">15826</th><td>  { <var>378</var> <i>/* eor */</i>, <var>8</var> <i>/* 3 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15827">15827</th><td>  { <var>378</var> <i>/* eor */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15828">15828</th><td>  { <var>417</var> <i>/* fconstd */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FPImm, AMFBS_HasVFP3 },</td></tr>
<tr><th id="15829">15829</th><td>  { <var>425</var> <i>/* fconsts */</i>, <var>4</var> <i>/* 2 */</i>, MCK_FPImm, AMFBS_HasVFP3 },</td></tr>
<tr><th id="15830">15830</th><td>  { <var>509</var> <i>/* isb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_InstSyncBarrierOpt, AMFBS_IsARM_HasDB },</td></tr>
<tr><th id="15831">15831</th><td>  { <var>509</var> <i>/* isb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_InstSyncBarrierOpt, AMFBS_IsThumb_HasDB },</td></tr>
<tr><th id="15832">15832</th><td>  { <var>509</var> <i>/* isb */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MemBarrierOpt, AMFBS_HasDB },</td></tr>
<tr><th id="15833">15833</th><td>  { <var>513</var> <i>/* it */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ITCondCode, AMFBS_IsARM },</td></tr>
<tr><th id="15834">15834</th><td>  { <var>513</var> <i>/* it */</i>, <var>2</var> <i>/* 1 */</i>, MCK_ITCondCode, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15835">15835</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15836">15836</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15837">15837</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15838">15838</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15839">15839</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15840">15840</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15841">15841</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15842">15842</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15843">15843</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15844">15844</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocOption, AMFBS_IsARM },</td></tr>
<tr><th id="15845">15845</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15846">15846</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15847">15847</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocOption, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15848">15848</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15849">15849</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15850">15850</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15851">15851</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15852">15852</th><td>  { <var>562</var> <i>/* ldc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15853">15853</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15854">15854</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15855">15855</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15856">15856</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15857">15857</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15858">15858</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15859">15859</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15860">15860</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>8</var> <i>/* 3 */</i>, MCK_CoprocOption, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15861">15861</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15862">15862</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15863">15863</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15864">15864</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15865">15865</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15866">15866</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15867">15867</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocOption, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15868">15868</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15869">15869</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15870">15870</th><td>  { <var>566</var> <i>/* ldc2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15871">15871</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15872">15872</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15873">15873</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15874">15874</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15875">15875</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15876">15876</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15877">15877</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15878">15878</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>8</var> <i>/* 3 */</i>, MCK_CoprocOption, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15879">15879</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15880">15880</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15881">15881</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15882">15882</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15883">15883</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15884">15884</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15885">15885</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocOption, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15886">15886</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15887">15887</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15888">15888</th><td>  { <var>571</var> <i>/* ldc2l */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="15889">15889</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15890">15890</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15891">15891</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15892">15892</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15893">15893</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15894">15894</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15895">15895</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15896">15896</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15897">15897</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15898">15898</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocOption, AMFBS_IsARM },</td></tr>
<tr><th id="15899">15899</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15900">15900</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15901">15901</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocOption, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15902">15902</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15903">15903</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15904">15904</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15905">15905</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15906">15906</th><td>  { <var>577</var> <i>/* ldcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15907">15907</th><td>  { <var>604</var> <i>/* ldr */</i>, <var>8</var> <i>/* 3 */</i>, MCK_PostIdxRegShifted, AMFBS_IsARM },</td></tr>
<tr><th id="15908">15908</th><td>  { <var>608</var> <i>/* ldrb */</i>, <var>8</var> <i>/* 3 */</i>, MCK_PostIdxRegShifted, AMFBS_IsARM },</td></tr>
<tr><th id="15909">15909</th><td>  { <var>613</var> <i>/* ldrbt */</i>, <var>8</var> <i>/* 3 */</i>, MCK_PostIdxRegShifted, AMFBS_IsARM },</td></tr>
<tr><th id="15910">15910</th><td>  { <var>619</var> <i>/* ldrd */</i>, <var>16</var> <i>/* 4 */</i>, MCK_AM3Offset, AMFBS_IsARM },</td></tr>
<tr><th id="15911">15911</th><td>  { <var>651</var> <i>/* ldrh */</i>, <var>8</var> <i>/* 3 */</i>, MCK_AM3Offset, AMFBS_IsARM },</td></tr>
<tr><th id="15912">15912</th><td>  { <var>656</var> <i>/* ldrht */</i>, <var>8</var> <i>/* 3 */</i>, MCK_PostIdxReg, AMFBS_IsARM },</td></tr>
<tr><th id="15913">15913</th><td>  { <var>662</var> <i>/* ldrsb */</i>, <var>8</var> <i>/* 3 */</i>, MCK_AM3Offset, AMFBS_IsARM },</td></tr>
<tr><th id="15914">15914</th><td>  { <var>668</var> <i>/* ldrsbt */</i>, <var>8</var> <i>/* 3 */</i>, MCK_PostIdxReg, AMFBS_IsARM },</td></tr>
<tr><th id="15915">15915</th><td>  { <var>675</var> <i>/* ldrsh */</i>, <var>8</var> <i>/* 3 */</i>, MCK_AM3Offset, AMFBS_IsARM },</td></tr>
<tr><th id="15916">15916</th><td>  { <var>681</var> <i>/* ldrsht */</i>, <var>8</var> <i>/* 3 */</i>, MCK_PostIdxReg, AMFBS_IsARM },</td></tr>
<tr><th id="15917">15917</th><td>  { <var>688</var> <i>/* ldrt */</i>, <var>8</var> <i>/* 3 */</i>, MCK_PostIdxRegShifted, AMFBS_IsARM },</td></tr>
<tr><th id="15918">15918</th><td>  { <var>719</var> <i>/* mcr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15919">15919</th><td>  { <var>719</var> <i>/* mcr */</i>, <var>48</var> <i>/* 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15920">15920</th><td>  { <var>719</var> <i>/* mcr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15921">15921</th><td>  { <var>719</var> <i>/* mcr */</i>, <var>48</var> <i>/* 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15922">15922</th><td>  { <var>719</var> <i>/* mcr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15923">15923</th><td>  { <var>719</var> <i>/* mcr */</i>, <var>48</var> <i>/* 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15924">15924</th><td>  { <var>719</var> <i>/* mcr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15925">15925</th><td>  { <var>719</var> <i>/* mcr */</i>, <var>48</var> <i>/* 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15926">15926</th><td>  { <var>723</var> <i>/* mcr2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15927">15927</th><td>  { <var>723</var> <i>/* mcr2 */</i>, <var>24</var> <i>/* 3, 4 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15928">15928</th><td>  { <var>723</var> <i>/* mcr2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15929">15929</th><td>  { <var>723</var> <i>/* mcr2 */</i>, <var>48</var> <i>/* 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15930">15930</th><td>  { <var>723</var> <i>/* mcr2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15931">15931</th><td>  { <var>723</var> <i>/* mcr2 */</i>, <var>24</var> <i>/* 3, 4 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15932">15932</th><td>  { <var>723</var> <i>/* mcr2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2_PreV8 },</td></tr>
<tr><th id="15933">15933</th><td>  { <var>723</var> <i>/* mcr2 */</i>, <var>48</var> <i>/* 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2_PreV8 },</td></tr>
<tr><th id="15934">15934</th><td>  { <var>728</var> <i>/* mcrr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15935">15935</th><td>  { <var>728</var> <i>/* mcrr */</i>, <var>32</var> <i>/* 5 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15936">15936</th><td>  { <var>728</var> <i>/* mcrr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15937">15937</th><td>  { <var>728</var> <i>/* mcrr */</i>, <var>32</var> <i>/* 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15938">15938</th><td>  { <var>733</var> <i>/* mcrr2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15939">15939</th><td>  { <var>733</var> <i>/* mcrr2 */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15940">15940</th><td>  { <var>733</var> <i>/* mcrr2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2_PreV8 },</td></tr>
<tr><th id="15941">15941</th><td>  { <var>733</var> <i>/* mcrr2 */</i>, <var>32</var> <i>/* 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2_PreV8 },</td></tr>
<tr><th id="15942">15942</th><td>  { <var>747</var> <i>/* mov */</i>, <var>8</var> <i>/* 3 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15943">15943</th><td>  { <var>766</var> <i>/* mrc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15944">15944</th><td>  { <var>766</var> <i>/* mrc */</i>, <var>48</var> <i>/* 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15945">15945</th><td>  { <var>766</var> <i>/* mrc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15946">15946</th><td>  { <var>766</var> <i>/* mrc */</i>, <var>48</var> <i>/* 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15947">15947</th><td>  { <var>766</var> <i>/* mrc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15948">15948</th><td>  { <var>766</var> <i>/* mrc */</i>, <var>48</var> <i>/* 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15949">15949</th><td>  { <var>766</var> <i>/* mrc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15950">15950</th><td>  { <var>766</var> <i>/* mrc */</i>, <var>48</var> <i>/* 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15951">15951</th><td>  { <var>770</var> <i>/* mrc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15952">15952</th><td>  { <var>770</var> <i>/* mrc2 */</i>, <var>24</var> <i>/* 3, 4 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15953">15953</th><td>  { <var>770</var> <i>/* mrc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15954">15954</th><td>  { <var>770</var> <i>/* mrc2 */</i>, <var>48</var> <i>/* 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15955">15955</th><td>  { <var>770</var> <i>/* mrc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15956">15956</th><td>  { <var>770</var> <i>/* mrc2 */</i>, <var>24</var> <i>/* 3, 4 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15957">15957</th><td>  { <var>770</var> <i>/* mrc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2_PreV8 },</td></tr>
<tr><th id="15958">15958</th><td>  { <var>770</var> <i>/* mrc2 */</i>, <var>48</var> <i>/* 4, 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2_PreV8 },</td></tr>
<tr><th id="15959">15959</th><td>  { <var>775</var> <i>/* mrrc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15960">15960</th><td>  { <var>775</var> <i>/* mrrc */</i>, <var>32</var> <i>/* 5 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15961">15961</th><td>  { <var>775</var> <i>/* mrrc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15962">15962</th><td>  { <var>775</var> <i>/* mrrc */</i>, <var>32</var> <i>/* 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15963">15963</th><td>  { <var>780</var> <i>/* mrrc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15964">15964</th><td>  { <var>780</var> <i>/* mrrc2 */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="15965">15965</th><td>  { <var>780</var> <i>/* mrrc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2_PreV8 },</td></tr>
<tr><th id="15966">15966</th><td>  { <var>780</var> <i>/* mrrc2 */</i>, <var>32</var> <i>/* 5 */</i>, MCK_CoprocReg, AMFBS_IsThumb2_PreV8 },</td></tr>
<tr><th id="15967">15967</th><td>  { <var>786</var> <i>/* mrs */</i>, <var>4</var> <i>/* 2 */</i>, MCK_BankedReg, AMFBS_IsThumb_HasVirtualization },</td></tr>
<tr><th id="15968">15968</th><td>  { <var>786</var> <i>/* mrs */</i>, <var>4</var> <i>/* 2 */</i>, MCK_MSRMask, AMFBS_IsThumb_IsMClass },</td></tr>
<tr><th id="15969">15969</th><td>  { <var>786</var> <i>/* mrs */</i>, <var>4</var> <i>/* 2 */</i>, MCK_BankedReg, AMFBS_IsARM_HasVirtualization },</td></tr>
<tr><th id="15970">15970</th><td>  { <var>790</var> <i>/* msr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BankedReg, AMFBS_IsThumb_HasVirtualization },</td></tr>
<tr><th id="15971">15971</th><td>  { <var>790</var> <i>/* msr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_BankedReg, AMFBS_IsARM_HasVirtualization },</td></tr>
<tr><th id="15972">15972</th><td>  { <var>790</var> <i>/* msr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MSRMask, AMFBS_IsThumb2_IsNotMClass },</td></tr>
<tr><th id="15973">15973</th><td>  { <var>790</var> <i>/* msr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MSRMask, AMFBS_IsThumb_IsMClass },</td></tr>
<tr><th id="15974">15974</th><td>  { <var>790</var> <i>/* msr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MSRMask, AMFBS_IsARM },</td></tr>
<tr><th id="15975">15975</th><td>  { <var>790</var> <i>/* msr */</i>, <var>2</var> <i>/* 1 */</i>, MCK_MSRMask, AMFBS_IsARM },</td></tr>
<tr><th id="15976">15976</th><td>  { <var>790</var> <i>/* msr */</i>, <var>4</var> <i>/* 2 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15977">15977</th><td>  { <var>798</var> <i>/* mvn */</i>, <var>8</var> <i>/* 3 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15978">15978</th><td>  { <var>814</var> <i>/* orr */</i>, <var>8</var> <i>/* 3 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15979">15979</th><td>  { <var>814</var> <i>/* orr */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15980">15980</th><td>  { <var>818</var> <i>/* pkhbt */</i>, <var>16</var> <i>/* 4 */</i>, MCK_PKHLSLImm, AMFBS_HasDSP_IsThumb2 },</td></tr>
<tr><th id="15981">15981</th><td>  { <var>818</var> <i>/* pkhbt */</i>, <var>16</var> <i>/* 4 */</i>, MCK_PKHLSLImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="15982">15982</th><td>  { <var>824</var> <i>/* pkhtb */</i>, <var>16</var> <i>/* 4 */</i>, MCK_PKHASRImm, AMFBS_HasDSP_IsThumb2 },</td></tr>
<tr><th id="15983">15983</th><td>  { <var>824</var> <i>/* pkhtb */</i>, <var>16</var> <i>/* 4 */</i>, MCK_PKHASRImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="15984">15984</th><td>  { <var>969</var> <i>/* rsb */</i>, <var>8</var> <i>/* 3 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15985">15985</th><td>  { <var>969</var> <i>/* rsb */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15986">15986</th><td>  { <var>973</var> <i>/* rsc */</i>, <var>8</var> <i>/* 3 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15987">15987</th><td>  { <var>973</var> <i>/* rsc */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15988">15988</th><td>  { <var>998</var> <i>/* sbc */</i>, <var>8</var> <i>/* 3 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15989">15989</th><td>  { <var>998</var> <i>/* sbc */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="15990">15990</th><td>  { <var>1016</var> <i>/* setend */</i>, <var>1</var> <i>/* 0 */</i>, MCK_SetEndImm, AMFBS_IsThumb_IsNotMClass },</td></tr>
<tr><th id="15991">15991</th><td>  { <var>1016</var> <i>/* setend */</i>, <var>1</var> <i>/* 0 */</i>, MCK_SetEndImm, AMFBS_IsARM },</td></tr>
<tr><th id="15992">15992</th><td>  { <var>1479</var> <i>/* ssat */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ShifterImm, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15993">15993</th><td>  { <var>1479</var> <i>/* ssat */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ShifterImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="15994">15994</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15995">15995</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="15996">15996</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15997">15997</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="15998">15998</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="15999">15999</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="16000">16000</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16001">16001</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16002">16002</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="16003">16003</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocOption, AMFBS_IsARM },</td></tr>
<tr><th id="16004">16004</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="16005">16005</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16006">16006</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocOption, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16007">16007</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16008">16008</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="16009">16009</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="16010">16010</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16011">16011</th><td>  { <var>1514</var> <i>/* stc */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16012">16012</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16013">16013</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16014">16014</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16015">16015</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16016">16016</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16017">16017</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16018">16018</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16019">16019</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>8</var> <i>/* 3 */</i>, MCK_CoprocOption, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16020">16020</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16021">16021</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16022">16022</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16023">16023</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16024">16024</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16025">16025</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16026">16026</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocOption, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16027">16027</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16028">16028</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16029">16029</th><td>  { <var>1518</var> <i>/* stc2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16030">16030</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16031">16031</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16032">16032</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16033">16033</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16034">16034</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16035">16035</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16036">16036</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16037">16037</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>8</var> <i>/* 3 */</i>, MCK_CoprocOption, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16038">16038</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16039">16039</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16040">16040</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocReg, AMFBS_IsARM_PreV8 },</td></tr>
<tr><th id="16041">16041</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16042">16042</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16043">16043</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16044">16044</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocOption, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16045">16045</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16046">16046</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16047">16047</th><td>  { <var>1523</var> <i>/* stc2l */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_PreV8_IsThumb2 },</td></tr>
<tr><th id="16048">16048</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="16049">16049</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="16050">16050</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16051">16051</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16052">16052</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="16053">16053</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="16054">16054</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16055">16055</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16056">16056</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="16057">16057</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocOption, AMFBS_IsARM },</td></tr>
<tr><th id="16058">16058</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="16059">16059</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16060">16060</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>16</var> <i>/* 4 */</i>, MCK_CoprocOption, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16061">16061</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16062">16062</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsARM },</td></tr>
<tr><th id="16063">16063</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsARM },</td></tr>
<tr><th id="16064">16064</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16065">16065</th><td>  { <var>1529</var> <i>/* stcl */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CoprocReg, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16066">16066</th><td>  { <var>1597</var> <i>/* str */</i>, <var>8</var> <i>/* 3 */</i>, MCK_PostIdxRegShifted, AMFBS_IsARM },</td></tr>
<tr><th id="16067">16067</th><td>  { <var>1601</var> <i>/* strb */</i>, <var>8</var> <i>/* 3 */</i>, MCK_PostIdxRegShifted, AMFBS_IsARM },</td></tr>
<tr><th id="16068">16068</th><td>  { <var>1606</var> <i>/* strbt */</i>, <var>8</var> <i>/* 3 */</i>, MCK_PostIdxRegShifted, AMFBS_IsARM },</td></tr>
<tr><th id="16069">16069</th><td>  { <var>1612</var> <i>/* strd */</i>, <var>16</var> <i>/* 4 */</i>, MCK_AM3Offset, AMFBS_IsARM },</td></tr>
<tr><th id="16070">16070</th><td>  { <var>1644</var> <i>/* strh */</i>, <var>8</var> <i>/* 3 */</i>, MCK_AM3Offset, AMFBS_IsARM },</td></tr>
<tr><th id="16071">16071</th><td>  { <var>1649</var> <i>/* strht */</i>, <var>8</var> <i>/* 3 */</i>, MCK_PostIdxReg, AMFBS_IsARM },</td></tr>
<tr><th id="16072">16072</th><td>  { <var>1655</var> <i>/* strt */</i>, <var>8</var> <i>/* 3 */</i>, MCK_PostIdxRegShifted, AMFBS_IsARM },</td></tr>
<tr><th id="16073">16073</th><td>  { <var>1660</var> <i>/* sub */</i>, <var>8</var> <i>/* 3 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="16074">16074</th><td>  { <var>1660</var> <i>/* sub */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="16075">16075</th><td>  { <var>1687</var> <i>/* sxtab */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_HasDSP_IsThumb2 },</td></tr>
<tr><th id="16076">16076</th><td>  { <var>1687</var> <i>/* sxtab */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="16077">16077</th><td>  { <var>1693</var> <i>/* sxtab16 */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_HasDSP_IsThumb2 },</td></tr>
<tr><th id="16078">16078</th><td>  { <var>1693</var> <i>/* sxtab16 */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="16079">16079</th><td>  { <var>1701</var> <i>/* sxtah */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_HasDSP_IsThumb2 },</td></tr>
<tr><th id="16080">16080</th><td>  { <var>1701</var> <i>/* sxtah */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="16081">16081</th><td>  { <var>1707</var> <i>/* sxtb */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16082">16082</th><td>  { <var>1707</var> <i>/* sxtb */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="16083">16083</th><td>  { <var>1707</var> <i>/* sxtb */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16084">16084</th><td>  { <var>1712</var> <i>/* sxtb16 */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_HasDSP_IsThumb2 },</td></tr>
<tr><th id="16085">16085</th><td>  { <var>1712</var> <i>/* sxtb16 */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_HasDSP_IsThumb2 },</td></tr>
<tr><th id="16086">16086</th><td>  { <var>1712</var> <i>/* sxtb16 */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="16087">16087</th><td>  { <var>1719</var> <i>/* sxth */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16088">16088</th><td>  { <var>1719</var> <i>/* sxth */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="16089">16089</th><td>  { <var>1719</var> <i>/* sxth */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16090">16090</th><td>  { <var>1732</var> <i>/* teq */</i>, <var>4</var> <i>/* 2 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="16091">16091</th><td>  { <var>1741</var> <i>/* tsb */</i>, <var>1</var> <i>/* 0 */</i>, MCK_TraceSyncBarrierOpt, AMFBS_IsARM_HasV8_4a },</td></tr>
<tr><th id="16092">16092</th><td>  { <var>1741</var> <i>/* tsb */</i>, <var>2</var> <i>/* 1 */</i>, MCK_TraceSyncBarrierOpt, AMFBS_IsThumb_HasV8_4a },</td></tr>
<tr><th id="16093">16093</th><td>  { <var>1745</var> <i>/* tst */</i>, <var>4</var> <i>/* 2 */</i>, MCK_ModImm, AMFBS_IsARM },</td></tr>
<tr><th id="16094">16094</th><td>  { <var>1953</var> <i>/* usat */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ShifterImm, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16095">16095</th><td>  { <var>1953</var> <i>/* usat */</i>, <var>16</var> <i>/* 4 */</i>, MCK_ShifterImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="16096">16096</th><td>  { <var>1983</var> <i>/* uxtab */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_HasDSP_IsThumb2 },</td></tr>
<tr><th id="16097">16097</th><td>  { <var>1983</var> <i>/* uxtab */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="16098">16098</th><td>  { <var>1989</var> <i>/* uxtab16 */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_HasDSP_IsThumb2 },</td></tr>
<tr><th id="16099">16099</th><td>  { <var>1989</var> <i>/* uxtab16 */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="16100">16100</th><td>  { <var>1997</var> <i>/* uxtah */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_HasDSP_IsThumb2 },</td></tr>
<tr><th id="16101">16101</th><td>  { <var>1997</var> <i>/* uxtah */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="16102">16102</th><td>  { <var>2003</var> <i>/* uxtb */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16103">16103</th><td>  { <var>2003</var> <i>/* uxtb */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="16104">16104</th><td>  { <var>2003</var> <i>/* uxtb */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16105">16105</th><td>  { <var>2008</var> <i>/* uxtb16 */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_HasDSP_IsThumb2 },</td></tr>
<tr><th id="16106">16106</th><td>  { <var>2008</var> <i>/* uxtb16 */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_HasDSP_IsThumb2 },</td></tr>
<tr><th id="16107">16107</th><td>  { <var>2008</var> <i>/* uxtb16 */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="16108">16108</th><td>  { <var>2015</var> <i>/* uxth */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16109">16109</th><td>  { <var>2015</var> <i>/* uxth */</i>, <var>8</var> <i>/* 3 */</i>, MCK_RotImm, AMFBS_IsARM_HasV6 },</td></tr>
<tr><th id="16110">16110</th><td>  { <var>2015</var> <i>/* uxth */</i>, <var>16</var> <i>/* 4 */</i>, MCK_RotImm, AMFBS_IsThumb2 },</td></tr>
<tr><th id="16111">16111</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedS, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16112">16112</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedS, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16113">16113</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedS, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16114">16114</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedS, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16115">16115</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedS, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16116">16116</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedS, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16117">16117</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedU, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16118">16118</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedU, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16119">16119</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedU, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16120">16120</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedU, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16121">16121</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedU, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16122">16122</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedU, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16123">16123</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedFP, AMFBS_HasMVEFloat },</td></tr>
<tr><th id="16124">16124</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedFP, AMFBS_HasMVEFloat },</td></tr>
<tr><th id="16125">16125</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedI, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16126">16126</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedI, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16127">16127</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedI, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16128">16128</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedI, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16129">16129</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedI, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16130">16130</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedI, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16131">16131</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedFP, AMFBS_HasMVEFloat },</td></tr>
<tr><th id="16132">16132</th><td>  { <var>2218</var> <i>/* vcmp */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedFP, AMFBS_HasMVEFloat },</td></tr>
<tr><th id="16133">16133</th><td>  { <var>2292</var> <i>/* vcx1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasFPRegs },</td></tr>
<tr><th id="16134">16134</th><td>  { <var>2292</var> <i>/* vcx1 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasFPRegs },</td></tr>
<tr><th id="16135">16135</th><td>  { <var>2292</var> <i>/* vcx1 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasMVEInt },</td></tr>
<tr><th id="16136">16136</th><td>  { <var>2297</var> <i>/* vcx1a */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasFPRegs },</td></tr>
<tr><th id="16137">16137</th><td>  { <var>2297</var> <i>/* vcx1a */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasFPRegs },</td></tr>
<tr><th id="16138">16138</th><td>  { <var>2297</var> <i>/* vcx1a */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasMVEInt },</td></tr>
<tr><th id="16139">16139</th><td>  { <var>2303</var> <i>/* vcx2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasFPRegs },</td></tr>
<tr><th id="16140">16140</th><td>  { <var>2303</var> <i>/* vcx2 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasFPRegs },</td></tr>
<tr><th id="16141">16141</th><td>  { <var>2303</var> <i>/* vcx2 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasMVEInt },</td></tr>
<tr><th id="16142">16142</th><td>  { <var>2308</var> <i>/* vcx2a */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasFPRegs },</td></tr>
<tr><th id="16143">16143</th><td>  { <var>2308</var> <i>/* vcx2a */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasFPRegs },</td></tr>
<tr><th id="16144">16144</th><td>  { <var>2308</var> <i>/* vcx2a */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasMVEInt },</td></tr>
<tr><th id="16145">16145</th><td>  { <var>2314</var> <i>/* vcx3 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasFPRegs },</td></tr>
<tr><th id="16146">16146</th><td>  { <var>2314</var> <i>/* vcx3 */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasFPRegs },</td></tr>
<tr><th id="16147">16147</th><td>  { <var>2314</var> <i>/* vcx3 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasMVEInt },</td></tr>
<tr><th id="16148">16148</th><td>  { <var>2319</var> <i>/* vcx3a */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasFPRegs },</td></tr>
<tr><th id="16149">16149</th><td>  { <var>2319</var> <i>/* vcx3a */</i>, <var>1</var> <i>/* 0 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasFPRegs },</td></tr>
<tr><th id="16150">16150</th><td>  { <var>2319</var> <i>/* vcx3a */</i>, <var>2</var> <i>/* 1 */</i>, MCK_CoprocNum, AMFBS_HasCDE_HasMVEInt },</td></tr>
<tr><th id="16151">16151</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16152">16152</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16153">16153</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16154">16154</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16155">16155</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16156">16156</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16157">16157</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16158">16158</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16159">16159</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16160">16160</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16161">16161</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16162">16162</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16163">16163</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16164">16164</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16165">16165</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16166">16166</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16167">16167</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16168">16168</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16169">16169</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16170">16170</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16171">16171</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16172">16172</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16173">16173</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16174">16174</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16175">16175</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16176">16176</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16177">16177</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16178">16178</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16179">16179</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16180">16180</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16181">16181</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16182">16182</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16183">16183</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16184">16184</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16185">16185</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16186">16186</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16187">16187</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16188">16188</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16189">16189</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16190">16190</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16191">16191</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16192">16192</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16193">16193</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16194">16194</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16195">16195</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16196">16196</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16197">16197</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16198">16198</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16199">16199</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16200">16200</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16201">16201</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16202">16202</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16203">16203</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16204">16204</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16205">16205</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16206">16206</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16207">16207</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16208">16208</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16209">16209</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16210">16210</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16211">16211</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16212">16212</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16213">16213</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16214">16214</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16215">16215</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16216">16216</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16217">16217</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16218">16218</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16219">16219</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16220">16220</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16221">16221</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16222">16222</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16223">16223</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16224">16224</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16225">16225</th><td>  { <var>2458</var> <i>/* vld1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16226">16226</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16227">16227</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16228">16228</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpacedAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16229">16229</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16230">16230</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16231">16231</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16232">16232</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16233">16233</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16234">16234</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16235">16235</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpacedAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16236">16236</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16237">16237</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16238">16238</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16239">16239</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16240">16240</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16241">16241</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16242">16242</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpacedAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16243">16243</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16244">16244</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16245">16245</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16246">16246</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16247">16247</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16248">16248</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16249">16249</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16250">16250</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpacedAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16251">16251</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpacedAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16252">16252</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16253">16253</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16254">16254</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16255">16255</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16256">16256</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16257">16257</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16258">16258</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16259">16259</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16260">16260</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16261">16261</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16262">16262</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16263">16263</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16264">16264</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpacedAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16265">16265</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpacedAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16266">16266</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16267">16267</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16268">16268</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16269">16269</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16270">16270</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16271">16271</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16272">16272</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16273">16273</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16274">16274</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16275">16275</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16276">16276</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16277">16277</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16278">16278</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpacedAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16279">16279</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpacedAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16280">16280</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16281">16281</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16282">16282</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16283">16283</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16284">16284</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16285">16285</th><td>  { <var>2463</var> <i>/* vld2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16286">16286</th><td>  { <var>2468</var> <i>/* vld20 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16287">16287</th><td>  { <var>2468</var> <i>/* vld20 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16288">16288</th><td>  { <var>2468</var> <i>/* vld20 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16289">16289</th><td>  { <var>2468</var> <i>/* vld20 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16290">16290</th><td>  { <var>2468</var> <i>/* vld20 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16291">16291</th><td>  { <var>2468</var> <i>/* vld20 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16292">16292</th><td>  { <var>2474</var> <i>/* vld21 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16293">16293</th><td>  { <var>2474</var> <i>/* vld21 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16294">16294</th><td>  { <var>2474</var> <i>/* vld21 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16295">16295</th><td>  { <var>2474</var> <i>/* vld21 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16296">16296</th><td>  { <var>2474</var> <i>/* vld21 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16297">16297</th><td>  { <var>2474</var> <i>/* vld21 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16298">16298</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16299">16299</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16300">16300</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16301">16301</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16302">16302</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16303">16303</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16304">16304</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16305">16305</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16306">16306</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16307">16307</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16308">16308</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16309">16309</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16310">16310</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16311">16311</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16312">16312</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16313">16313</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16314">16314</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16315">16315</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16316">16316</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16317">16317</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16318">16318</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16319">16319</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16320">16320</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16321">16321</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16322">16322</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16323">16323</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16324">16324</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16325">16325</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16326">16326</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16327">16327</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16328">16328</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16329">16329</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16330">16330</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16331">16331</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16332">16332</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16333">16333</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16334">16334</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16335">16335</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16336">16336</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16337">16337</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16338">16338</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16339">16339</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16340">16340</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16341">16341</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16342">16342</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16343">16343</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16344">16344</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16345">16345</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16346">16346</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16347">16347</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16348">16348</th><td>  { <var>2480</var> <i>/* vld3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16349">16349</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16350">16350</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16351">16351</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16352">16352</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16353">16353</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16354">16354</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16355">16355</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16356">16356</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16357">16357</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16358">16358</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16359">16359</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16360">16360</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16361">16361</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16362">16362</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16363">16363</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16364">16364</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16365">16365</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16366">16366</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16367">16367</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16368">16368</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16369">16369</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16370">16370</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16371">16371</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16372">16372</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16373">16373</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16374">16374</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16375">16375</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16376">16376</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16377">16377</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16378">16378</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16379">16379</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16380">16380</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16381">16381</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16382">16382</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16383">16383</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16384">16384</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16385">16385</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16386">16386</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16387">16387</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16388">16388</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16389">16389</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16390">16390</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16391">16391</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16392">16392</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16393">16393</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16394">16394</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16395">16395</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16396">16396</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16397">16397</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQAllLanes, AMFBS_HasNEON },</td></tr>
<tr><th id="16398">16398</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16399">16399</th><td>  { <var>2485</var> <i>/* vld4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16400">16400</th><td>  { <var>2490</var> <i>/* vld40 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16401">16401</th><td>  { <var>2490</var> <i>/* vld40 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16402">16402</th><td>  { <var>2490</var> <i>/* vld40 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16403">16403</th><td>  { <var>2490</var> <i>/* vld40 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16404">16404</th><td>  { <var>2490</var> <i>/* vld40 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16405">16405</th><td>  { <var>2490</var> <i>/* vld40 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16406">16406</th><td>  { <var>2496</var> <i>/* vld41 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16407">16407</th><td>  { <var>2496</var> <i>/* vld41 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16408">16408</th><td>  { <var>2496</var> <i>/* vld41 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16409">16409</th><td>  { <var>2496</var> <i>/* vld41 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16410">16410</th><td>  { <var>2496</var> <i>/* vld41 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16411">16411</th><td>  { <var>2496</var> <i>/* vld41 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16412">16412</th><td>  { <var>2502</var> <i>/* vld42 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16413">16413</th><td>  { <var>2502</var> <i>/* vld42 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16414">16414</th><td>  { <var>2502</var> <i>/* vld42 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16415">16415</th><td>  { <var>2502</var> <i>/* vld42 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16416">16416</th><td>  { <var>2502</var> <i>/* vld42 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16417">16417</th><td>  { <var>2502</var> <i>/* vld42 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16418">16418</th><td>  { <var>2508</var> <i>/* vld43 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16419">16419</th><td>  { <var>2508</var> <i>/* vld43 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16420">16420</th><td>  { <var>2508</var> <i>/* vld43 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16421">16421</th><td>  { <var>2508</var> <i>/* vld43 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16422">16422</th><td>  { <var>2508</var> <i>/* vld43 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16423">16423</th><td>  { <var>2508</var> <i>/* vld43 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16424">16424</th><td>  { <var>2895</var> <i>/* vmov */</i>, <var>8</var> <i>/* 3 */</i>, MCK_FPImm, AMFBS_HasNEON },</td></tr>
<tr><th id="16425">16425</th><td>  { <var>2895</var> <i>/* vmov */</i>, <var>8</var> <i>/* 3 */</i>, MCK_FPImm, AMFBS_HasNEON },</td></tr>
<tr><th id="16426">16426</th><td>  { <var>2895</var> <i>/* vmov */</i>, <var>8</var> <i>/* 3 */</i>, MCK_FPImm, AMFBS_HasVFP3 },</td></tr>
<tr><th id="16427">16427</th><td>  { <var>2895</var> <i>/* vmov */</i>, <var>8</var> <i>/* 3 */</i>, MCK_FPImm, AMFBS_HasVFP3_HasDPVFP },</td></tr>
<tr><th id="16428">16428</th><td>  { <var>2895</var> <i>/* vmov */</i>, <var>8</var> <i>/* 3 */</i>, MCK_FPImm, AMFBS_HasFullFP16 },</td></tr>
<tr><th id="16429">16429</th><td>  { <var>2895</var> <i>/* vmov */</i>, <var>8</var> <i>/* 3 */</i>, MCK_FPImm, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16430">16430</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedS, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16431">16431</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedS, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16432">16432</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedS, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16433">16433</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedS, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16434">16434</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedS, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16435">16435</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedS, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16436">16436</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedU, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16437">16437</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedU, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16438">16438</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedU, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16439">16439</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedU, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16440">16440</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedU, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16441">16441</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedU, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16442">16442</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedFP, AMFBS_HasMVEFloat },</td></tr>
<tr><th id="16443">16443</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedFP, AMFBS_HasMVEFloat },</td></tr>
<tr><th id="16444">16444</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedI, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16445">16445</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedI, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16446">16446</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedI, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16447">16447</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedI, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16448">16448</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedI, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16449">16449</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedI, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16450">16450</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedFP, AMFBS_HasMVEFloat },</td></tr>
<tr><th id="16451">16451</th><td>  { <var>3079</var> <i>/* vpt */</i>, <var>4</var> <i>/* 2 */</i>, MCK_CondCodeRestrictedFP, AMFBS_HasMVEFloat },</td></tr>
<tr><th id="16452">16452</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16453">16453</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16454">16454</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16455">16455</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16456">16456</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16457">16457</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16458">16458</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16459">16459</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16460">16460</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16461">16461</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16462">16462</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16463">16463</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16464">16464</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16465">16465</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16466">16466</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16467">16467</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16468">16468</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16469">16469</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16470">16470</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16471">16471</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16472">16472</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16473">16473</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16474">16474</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16475">16475</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16476">16476</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16477">16477</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16478">16478</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16479">16479</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16480">16480</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16481">16481</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16482">16482</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16483">16483</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16484">16484</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16485">16485</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16486">16486</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16487">16487</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16488">16488</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16489">16489</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16490">16490</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16491">16491</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16492">16492</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16493">16493</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16494">16494</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16495">16495</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16496">16496</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16497">16497</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16498">16498</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16499">16499</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16500">16500</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16501">16501</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16502">16502</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16503">16503</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16504">16504</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16505">16505</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16506">16506</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListOneDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16507">16507</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16508">16508</th><td>  { <var>3893</var> <i>/* vst1 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16509">16509</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16510">16510</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16511">16511</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16512">16512</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16513">16513</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16514">16514</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16515">16515</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16516">16516</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16517">16517</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16518">16518</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16519">16519</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16520">16520</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16521">16521</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16522">16522</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16523">16523</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16524">16524</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16525">16525</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16526">16526</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16527">16527</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16528">16528</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16529">16529</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16530">16530</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16531">16531</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16532">16532</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16533">16533</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16534">16534</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16535">16535</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16536">16536</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16537">16537</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16538">16538</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16539">16539</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16540">16540</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16541">16541</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16542">16542</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16543">16543</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16544">16544</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16545">16545</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16546">16546</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListDPairSpaced, AMFBS_HasNEON },</td></tr>
<tr><th id="16547">16547</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16548">16548</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16549">16549</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16550">16550</th><td>  { <var>3898</var> <i>/* vst2 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListTwoDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16551">16551</th><td>  { <var>3903</var> <i>/* vst20 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16552">16552</th><td>  { <var>3903</var> <i>/* vst20 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16553">16553</th><td>  { <var>3903</var> <i>/* vst20 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16554">16554</th><td>  { <var>3903</var> <i>/* vst20 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16555">16555</th><td>  { <var>3903</var> <i>/* vst20 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16556">16556</th><td>  { <var>3903</var> <i>/* vst20 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16557">16557</th><td>  { <var>3909</var> <i>/* vst21 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16558">16558</th><td>  { <var>3909</var> <i>/* vst21 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16559">16559</th><td>  { <var>3909</var> <i>/* vst21 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16560">16560</th><td>  { <var>3909</var> <i>/* vst21 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16561">16561</th><td>  { <var>3909</var> <i>/* vst21 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16562">16562</th><td>  { <var>3909</var> <i>/* vst21 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListTwoMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16563">16563</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16564">16564</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16565">16565</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16566">16566</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16567">16567</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16568">16568</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16569">16569</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16570">16570</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16571">16571</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16572">16572</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16573">16573</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16574">16574</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16575">16575</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16576">16576</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16577">16577</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16578">16578</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16579">16579</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16580">16580</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16581">16581</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16582">16582</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16583">16583</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16584">16584</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16585">16585</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16586">16586</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16587">16587</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16588">16588</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16589">16589</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16590">16590</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16591">16591</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16592">16592</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16593">16593</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16594">16594</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16595">16595</th><td>  { <var>3915</var> <i>/* vst3 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListThreeQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16596">16596</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16597">16597</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16598">16598</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16599">16599</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16600">16600</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16601">16601</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16602">16602</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16603">16603</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16604">16604</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16605">16605</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16606">16606</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16607">16607</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16608">16608</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16609">16609</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16610">16610</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16611">16611</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16612">16612</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16613">16613</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16614">16614</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQHWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16615">16615</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16616">16616</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16617">16617</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16618">16618</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16619">16619</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16620">16620</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16621">16621</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16622">16622</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQWordIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16623">16623</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16624">16624</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16625">16625</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16626">16626</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourDByteIndexed, AMFBS_HasNEON },</td></tr>
<tr><th id="16627">16627</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16628">16628</th><td>  { <var>3920</var> <i>/* vst4 */</i>, <var>4</var> <i>/* 2 */</i>, MCK_VecListFourQ, AMFBS_HasNEON },</td></tr>
<tr><th id="16629">16629</th><td>  { <var>3925</var> <i>/* vst40 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16630">16630</th><td>  { <var>3925</var> <i>/* vst40 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16631">16631</th><td>  { <var>3925</var> <i>/* vst40 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16632">16632</th><td>  { <var>3925</var> <i>/* vst40 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16633">16633</th><td>  { <var>3925</var> <i>/* vst40 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16634">16634</th><td>  { <var>3925</var> <i>/* vst40 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16635">16635</th><td>  { <var>3931</var> <i>/* vst41 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16636">16636</th><td>  { <var>3931</var> <i>/* vst41 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16637">16637</th><td>  { <var>3931</var> <i>/* vst41 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16638">16638</th><td>  { <var>3931</var> <i>/* vst41 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16639">16639</th><td>  { <var>3931</var> <i>/* vst41 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16640">16640</th><td>  { <var>3931</var> <i>/* vst41 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16641">16641</th><td>  { <var>3937</var> <i>/* vst42 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16642">16642</th><td>  { <var>3937</var> <i>/* vst42 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16643">16643</th><td>  { <var>3937</var> <i>/* vst42 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16644">16644</th><td>  { <var>3937</var> <i>/* vst42 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16645">16645</th><td>  { <var>3937</var> <i>/* vst42 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16646">16646</th><td>  { <var>3937</var> <i>/* vst42 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16647">16647</th><td>  { <var>3943</var> <i>/* vst43 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16648">16648</th><td>  { <var>3943</var> <i>/* vst43 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16649">16649</th><td>  { <var>3943</var> <i>/* vst43 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16650">16650</th><td>  { <var>3943</var> <i>/* vst43 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16651">16651</th><td>  { <var>3943</var> <i>/* vst43 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16652">16652</th><td>  { <var>3943</var> <i>/* vst43 */</i>, <var>2</var> <i>/* 1 */</i>, MCK_VecListFourMQ, AMFBS_HasMVEInt },</td></tr>
<tr><th id="16653">16653</th><td>  { <var>4028</var> <i>/* vtbl */</i>, <var>8</var> <i>/* 3 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16654">16654</th><td>  { <var>4028</var> <i>/* vtbl */</i>, <var>8</var> <i>/* 3 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16655">16655</th><td>  { <var>4028</var> <i>/* vtbl */</i>, <var>8</var> <i>/* 3 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16656">16656</th><td>  { <var>4028</var> <i>/* vtbl */</i>, <var>8</var> <i>/* 3 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16657">16657</th><td>  { <var>4033</var> <i>/* vtbx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_VecListDPair, AMFBS_HasNEON },</td></tr>
<tr><th id="16658">16658</th><td>  { <var>4033</var> <i>/* vtbx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_VecListFourD, AMFBS_HasNEON },</td></tr>
<tr><th id="16659">16659</th><td>  { <var>4033</var> <i>/* vtbx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_VecListOneD, AMFBS_HasNEON },</td></tr>
<tr><th id="16660">16660</th><td>  { <var>4033</var> <i>/* vtbx */</i>, <var>8</var> <i>/* 3 */</i>, MCK_VecListThreeD, AMFBS_HasNEON },</td></tr>
<tr><th id="16661">16661</th><td>};</td></tr>
<tr><th id="16662">16662</th><td></td></tr>
<tr><th id="16663">16663</th><td>OperandMatchResultTy ARMAsmParser::</td></tr>
<tr><th id="16664">16664</th><td>tryCustomParseOperand(OperandVector &amp;Operands,</td></tr>
<tr><th id="16665">16665</th><td>                      <em>unsigned</em> MCK) {</td></tr>
<tr><th id="16666">16666</th><td></td></tr>
<tr><th id="16667">16667</th><td>  <b>switch</b>(MCK) {</td></tr>
<tr><th id="16668">16668</th><td>  <b>case</b> MCK_AM3Offset:</td></tr>
<tr><th id="16669">16669</th><td>    <b>return</b> parseAM3Offset(Operands);</td></tr>
<tr><th id="16670">16670</th><td>  <b>case</b> MCK_BankedReg:</td></tr>
<tr><th id="16671">16671</th><td>    <b>return</b> parseBankedRegOperand(Operands);</td></tr>
<tr><th id="16672">16672</th><td>  <b>case</b> MCK_Bitfield:</td></tr>
<tr><th id="16673">16673</th><td>    <b>return</b> parseBitfield(Operands);</td></tr>
<tr><th id="16674">16674</th><td>  <b>case</b> MCK_CoprocNum:</td></tr>
<tr><th id="16675">16675</th><td>    <b>return</b> parseCoprocNumOperand(Operands);</td></tr>
<tr><th id="16676">16676</th><td>  <b>case</b> MCK_CoprocOption:</td></tr>
<tr><th id="16677">16677</th><td>    <b>return</b> parseCoprocOptionOperand(Operands);</td></tr>
<tr><th id="16678">16678</th><td>  <b>case</b> MCK_CoprocReg:</td></tr>
<tr><th id="16679">16679</th><td>    <b>return</b> parseCoprocRegOperand(Operands);</td></tr>
<tr><th id="16680">16680</th><td>  <b>case</b> MCK_FPImm:</td></tr>
<tr><th id="16681">16681</th><td>    <b>return</b> parseFPImm(Operands);</td></tr>
<tr><th id="16682">16682</th><td>  <b>case</b> MCK_InstSyncBarrierOpt:</td></tr>
<tr><th id="16683">16683</th><td>    <b>return</b> parseInstSyncBarrierOptOperand(Operands);</td></tr>
<tr><th id="16684">16684</th><td>  <b>case</b> MCK_MSRMask:</td></tr>
<tr><th id="16685">16685</th><td>    <b>return</b> parseMSRMaskOperand(Operands);</td></tr>
<tr><th id="16686">16686</th><td>  <b>case</b> MCK_MemBarrierOpt:</td></tr>
<tr><th id="16687">16687</th><td>    <b>return</b> parseMemBarrierOptOperand(Operands);</td></tr>
<tr><th id="16688">16688</th><td>  <b>case</b> MCK_ModImm:</td></tr>
<tr><th id="16689">16689</th><td>    <b>return</b> parseModImm(Operands);</td></tr>
<tr><th id="16690">16690</th><td>  <b>case</b> MCK_PKHASRImm:</td></tr>
<tr><th id="16691">16691</th><td>    <b>return</b> parsePKHASRImm(Operands);</td></tr>
<tr><th id="16692">16692</th><td>  <b>case</b> MCK_PKHLSLImm:</td></tr>
<tr><th id="16693">16693</th><td>    <b>return</b> parsePKHLSLImm(Operands);</td></tr>
<tr><th id="16694">16694</th><td>  <b>case</b> MCK_PostIdxReg:</td></tr>
<tr><th id="16695">16695</th><td>    <b>return</b> parsePostIdxReg(Operands);</td></tr>
<tr><th id="16696">16696</th><td>  <b>case</b> MCK_PostIdxRegShifted:</td></tr>
<tr><th id="16697">16697</th><td>    <b>return</b> parsePostIdxReg(Operands);</td></tr>
<tr><th id="16698">16698</th><td>  <b>case</b> MCK_ProcIFlags:</td></tr>
<tr><th id="16699">16699</th><td>    <b>return</b> parseProcIFlagsOperand(Operands);</td></tr>
<tr><th id="16700">16700</th><td>  <b>case</b> MCK_RotImm:</td></tr>
<tr><th id="16701">16701</th><td>    <b>return</b> parseRotImm(Operands);</td></tr>
<tr><th id="16702">16702</th><td>  <b>case</b> MCK_SetEndImm:</td></tr>
<tr><th id="16703">16703</th><td>    <b>return</b> parseSetEndImm(Operands);</td></tr>
<tr><th id="16704">16704</th><td>  <b>case</b> MCK_ShifterImm:</td></tr>
<tr><th id="16705">16705</th><td>    <b>return</b> parseShifterImm(Operands);</td></tr>
<tr><th id="16706">16706</th><td>  <b>case</b> MCK_TraceSyncBarrierOpt:</td></tr>
<tr><th id="16707">16707</th><td>    <b>return</b> parseTraceSyncBarrierOptOperand(Operands);</td></tr>
<tr><th id="16708">16708</th><td>  <b>case</b> MCK_VecListTwoMQ:</td></tr>
<tr><th id="16709">16709</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16710">16710</th><td>  <b>case</b> MCK_VecListFourMQ:</td></tr>
<tr><th id="16711">16711</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16712">16712</th><td>  <b>case</b> MCK_VecListDPairAllLanes:</td></tr>
<tr><th id="16713">16713</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16714">16714</th><td>  <b>case</b> MCK_VecListDPair:</td></tr>
<tr><th id="16715">16715</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16716">16716</th><td>  <b>case</b> MCK_VecListDPairSpacedAllLanes:</td></tr>
<tr><th id="16717">16717</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16718">16718</th><td>  <b>case</b> MCK_VecListDPairSpaced:</td></tr>
<tr><th id="16719">16719</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16720">16720</th><td>  <b>case</b> MCK_VecListFourDAllLanes:</td></tr>
<tr><th id="16721">16721</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16722">16722</th><td>  <b>case</b> MCK_VecListFourD:</td></tr>
<tr><th id="16723">16723</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16724">16724</th><td>  <b>case</b> MCK_VecListFourDByteIndexed:</td></tr>
<tr><th id="16725">16725</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16726">16726</th><td>  <b>case</b> MCK_VecListFourDHWordIndexed:</td></tr>
<tr><th id="16727">16727</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16728">16728</th><td>  <b>case</b> MCK_VecListFourDWordIndexed:</td></tr>
<tr><th id="16729">16729</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16730">16730</th><td>  <b>case</b> MCK_VecListFourQAllLanes:</td></tr>
<tr><th id="16731">16731</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16732">16732</th><td>  <b>case</b> MCK_VecListFourQ:</td></tr>
<tr><th id="16733">16733</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16734">16734</th><td>  <b>case</b> MCK_VecListFourQHWordIndexed:</td></tr>
<tr><th id="16735">16735</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16736">16736</th><td>  <b>case</b> MCK_VecListFourQWordIndexed:</td></tr>
<tr><th id="16737">16737</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16738">16738</th><td>  <b>case</b> MCK_VecListOneDAllLanes:</td></tr>
<tr><th id="16739">16739</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16740">16740</th><td>  <b>case</b> MCK_VecListOneD:</td></tr>
<tr><th id="16741">16741</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16742">16742</th><td>  <b>case</b> MCK_VecListOneDByteIndexed:</td></tr>
<tr><th id="16743">16743</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16744">16744</th><td>  <b>case</b> MCK_VecListOneDHWordIndexed:</td></tr>
<tr><th id="16745">16745</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16746">16746</th><td>  <b>case</b> MCK_VecListOneDWordIndexed:</td></tr>
<tr><th id="16747">16747</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16748">16748</th><td>  <b>case</b> MCK_VecListThreeDAllLanes:</td></tr>
<tr><th id="16749">16749</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16750">16750</th><td>  <b>case</b> MCK_VecListThreeD:</td></tr>
<tr><th id="16751">16751</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16752">16752</th><td>  <b>case</b> MCK_VecListThreeDByteIndexed:</td></tr>
<tr><th id="16753">16753</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16754">16754</th><td>  <b>case</b> MCK_VecListThreeDHWordIndexed:</td></tr>
<tr><th id="16755">16755</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16756">16756</th><td>  <b>case</b> MCK_VecListThreeDWordIndexed:</td></tr>
<tr><th id="16757">16757</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16758">16758</th><td>  <b>case</b> MCK_VecListThreeQAllLanes:</td></tr>
<tr><th id="16759">16759</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16760">16760</th><td>  <b>case</b> MCK_VecListThreeQ:</td></tr>
<tr><th id="16761">16761</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16762">16762</th><td>  <b>case</b> MCK_VecListThreeQHWordIndexed:</td></tr>
<tr><th id="16763">16763</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16764">16764</th><td>  <b>case</b> MCK_VecListThreeQWordIndexed:</td></tr>
<tr><th id="16765">16765</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16766">16766</th><td>  <b>case</b> MCK_VecListTwoDByteIndexed:</td></tr>
<tr><th id="16767">16767</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16768">16768</th><td>  <b>case</b> MCK_VecListTwoDHWordIndexed:</td></tr>
<tr><th id="16769">16769</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16770">16770</th><td>  <b>case</b> MCK_VecListTwoDWordIndexed:</td></tr>
<tr><th id="16771">16771</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16772">16772</th><td>  <b>case</b> MCK_VecListTwoQHWordIndexed:</td></tr>
<tr><th id="16773">16773</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16774">16774</th><td>  <b>case</b> MCK_VecListTwoQWordIndexed:</td></tr>
<tr><th id="16775">16775</th><td>    <b>return</b> parseVectorList(Operands);</td></tr>
<tr><th id="16776">16776</th><td>  <b>case</b> MCK_ITCondCode:</td></tr>
<tr><th id="16777">16777</th><td>    <b>return</b> parseITCondCode(Operands);</td></tr>
<tr><th id="16778">16778</th><td>  <b>case</b> MCK_CondCodeNoAL:</td></tr>
<tr><th id="16779">16779</th><td>    <b>return</b> parseITCondCode(Operands);</td></tr>
<tr><th id="16780">16780</th><td>  <b>case</b> MCK_CondCodeNoALInv:</td></tr>
<tr><th id="16781">16781</th><td>    <b>return</b> parseITCondCode(Operands);</td></tr>
<tr><th id="16782">16782</th><td>  <b>case</b> MCK_CondCodeRestrictedFP:</td></tr>
<tr><th id="16783">16783</th><td>    <b>return</b> parseITCondCode(Operands);</td></tr>
<tr><th id="16784">16784</th><td>  <b>case</b> MCK_CondCodeRestrictedI:</td></tr>
<tr><th id="16785">16785</th><td>    <b>return</b> parseITCondCode(Operands);</td></tr>
<tr><th id="16786">16786</th><td>  <b>case</b> MCK_CondCodeRestrictedS:</td></tr>
<tr><th id="16787">16787</th><td>    <b>return</b> parseITCondCode(Operands);</td></tr>
<tr><th id="16788">16788</th><td>  <b>case</b> MCK_CondCodeRestrictedU:</td></tr>
<tr><th id="16789">16789</th><td>    <b>return</b> parseITCondCode(Operands);</td></tr>
<tr><th id="16790">16790</th><td>  <b>default</b>:</td></tr>
<tr><th id="16791">16791</th><td>    <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="16792">16792</th><td>  }</td></tr>
<tr><th id="16793">16793</th><td>  <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="16794">16794</th><td>}</td></tr>
<tr><th id="16795">16795</th><td></td></tr>
<tr><th id="16796">16796</th><td>OperandMatchResultTy ARMAsmParser::</td></tr>
<tr><th id="16797">16797</th><td>MatchOperandParserImpl(OperandVector &amp;Operands,</td></tr>
<tr><th id="16798">16798</th><td>                       StringRef Mnemonic,</td></tr>
<tr><th id="16799">16799</th><td>                       <em>bool</em> ParseForAllFeatures) {</td></tr>
<tr><th id="16800">16800</th><td>  <i>// Get the current feature set.</i></td></tr>
<tr><th id="16801">16801</th><td>  <em>const</em> FeatureBitset &amp;AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="16802">16802</th><td></td></tr>
<tr><th id="16803">16803</th><td>  <i>// Get the next operand index.</i></td></tr>
<tr><th id="16804">16804</th><td>  <em>unsigned</em> NextOpNum = Operands.size() - <var>1</var>;</td></tr>
<tr><th id="16805">16805</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="16806">16806</th><td>  <em>auto</em> MnemonicRange =</td></tr>
<tr><th id="16807">16807</th><td>    std::equal_range(std::begin(OperandMatchTable), std::end(OperandMatchTable),</td></tr>
<tr><th id="16808">16808</th><td>                     Mnemonic, LessOpcodeOperand());</td></tr>
<tr><th id="16809">16809</th><td></td></tr>
<tr><th id="16810">16810</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="16811">16811</th><td>    <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="16812">16812</th><td></td></tr>
<tr><th id="16813">16813</th><td>  <b>for</b> (<em>const</em> OperandMatchEntry *it = MnemonicRange.first,</td></tr>
<tr><th id="16814">16814</th><td>       *ie = MnemonicRange.second; it != ie; ++it) {</td></tr>
<tr><th id="16815">16815</th><td>    <i>// equal_range guarantees that instruction mnemonic matches.</i></td></tr>
<tr><th id="16816">16816</th><td>    assert(Mnemonic == it-&gt;getMnemonic());</td></tr>
<tr><th id="16817">16817</th><td></td></tr>
<tr><th id="16818">16818</th><td>    <i>// check if the available features match</i></td></tr>
<tr><th id="16819">16819</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="16820">16820</th><td>    <b>if</b> (!ParseForAllFeatures &amp;&amp; (AvailableFeatures &amp; RequiredFeatures) != RequiredFeatures)</td></tr>
<tr><th id="16821">16821</th><td>      <b>continue</b>;</td></tr>
<tr><th id="16822">16822</th><td></td></tr>
<tr><th id="16823">16823</th><td>    <i>// check if the operand in question has a custom parser.</i></td></tr>
<tr><th id="16824">16824</th><td>    <b>if</b> (!(it-&gt;OperandMask &amp; (<var>1</var> &lt;&lt; NextOpNum)))</td></tr>
<tr><th id="16825">16825</th><td>      <b>continue</b>;</td></tr>
<tr><th id="16826">16826</th><td></td></tr>
<tr><th id="16827">16827</th><td>    <i>// call custom parse method to handle the operand</i></td></tr>
<tr><th id="16828">16828</th><td>    OperandMatchResultTy Result = tryCustomParseOperand(Operands, it-&gt;Class);</td></tr>
<tr><th id="16829">16829</th><td>    <b>if</b> (Result != MatchOperand_NoMatch)</td></tr>
<tr><th id="16830">16830</th><td>      <b>return</b> Result;</td></tr>
<tr><th id="16831">16831</th><td>  }</td></tr>
<tr><th id="16832">16832</th><td></td></tr>
<tr><th id="16833">16833</th><td>  <i>// Okay, we had no match.</i></td></tr>
<tr><th id="16834">16834</th><td>  <b>return</b> MatchOperand_NoMatch;</td></tr>
<tr><th id="16835">16835</th><td>}</td></tr>
<tr><th id="16836">16836</th><td></td></tr>
<tr><th id="16837">16837</th><td><u>#<span data-ppcond="695">endif</span> // GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="16838">16838</th><td></td></tr>
<tr><th id="16839">16839</th><td></td></tr>
<tr><th id="16840">16840</th><td><u>#<span data-ppcond="16840">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_SPELL_CHECKER">GET_MNEMONIC_SPELL_CHECKER</span></u></td></tr>
<tr><th id="16841">16841</th><td><u>#undef GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="16842">16842</th><td></td></tr>
<tr><th id="16843">16843</th><td><em>static</em> std::string ARMMnemonicSpellCheck(StringRef S, <em>const</em> FeatureBitset &amp;FBS, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="16844">16844</th><td>  <em>const</em> <em>unsigned</em> MaxEditDist = <var>2</var>;</td></tr>
<tr><th id="16845">16845</th><td>  std::vector&lt;StringRef&gt; Candidates;</td></tr>
<tr><th id="16846">16846</th><td>  StringRef Prev = <q>""</q>;</td></tr>
<tr><th id="16847">16847</th><td></td></tr>
<tr><th id="16848">16848</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="16849">16849</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="16850">16850</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="16851">16851</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="16852">16852</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="16853">16853</th><td>  }</td></tr>
<tr><th id="16854">16854</th><td></td></tr>
<tr><th id="16855">16855</th><td>  <b>for</b> (<em>auto</em> I = Start; I &lt; End; I++) {</td></tr>
<tr><th id="16856">16856</th><td>    <i>// Ignore unsupported instructions.</i></td></tr>
<tr><th id="16857">16857</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[I-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="16858">16858</th><td>    <b>if</b> ((FBS &amp; RequiredFeatures) != RequiredFeatures)</td></tr>
<tr><th id="16859">16859</th><td>      <b>continue</b>;</td></tr>
<tr><th id="16860">16860</th><td></td></tr>
<tr><th id="16861">16861</th><td>    StringRef T = I-&gt;getMnemonic();</td></tr>
<tr><th id="16862">16862</th><td>    <i>// Avoid recomputing the edit distance for the same string.</i></td></tr>
<tr><th id="16863">16863</th><td>    <b>if</b> (T.equals(Prev))</td></tr>
<tr><th id="16864">16864</th><td>      <b>continue</b>;</td></tr>
<tr><th id="16865">16865</th><td></td></tr>
<tr><th id="16866">16866</th><td>    Prev = T;</td></tr>
<tr><th id="16867">16867</th><td>    <em>unsigned</em> Dist = S.edit_distance(T, <b>false</b>, MaxEditDist);</td></tr>
<tr><th id="16868">16868</th><td>    <b>if</b> (Dist &lt;= MaxEditDist)</td></tr>
<tr><th id="16869">16869</th><td>      Candidates.push_back(T);</td></tr>
<tr><th id="16870">16870</th><td>  }</td></tr>
<tr><th id="16871">16871</th><td></td></tr>
<tr><th id="16872">16872</th><td>  <b>if</b> (Candidates.empty())</td></tr>
<tr><th id="16873">16873</th><td>    <b>return</b> <q>""</q>;</td></tr>
<tr><th id="16874">16874</th><td></td></tr>
<tr><th id="16875">16875</th><td>  std::string Res = <q>", did you mean: "</q>;</td></tr>
<tr><th id="16876">16876</th><td>  <em>unsigned</em> i = <var>0</var>;</td></tr>
<tr><th id="16877">16877</th><td>  <b>for</b> (; i &lt; Candidates.size() - <var>1</var>; i++)</td></tr>
<tr><th id="16878">16878</th><td>    Res += Candidates[i].str() + <q>", "</q>;</td></tr>
<tr><th id="16879">16879</th><td>  <b>return</b> Res + Candidates[i].str() + <q>"?"</q>;</td></tr>
<tr><th id="16880">16880</th><td>}</td></tr>
<tr><th id="16881">16881</th><td></td></tr>
<tr><th id="16882">16882</th><td><u>#<span data-ppcond="16840">endif</span> // GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="16883">16883</th><td></td></tr>
<tr><th id="16884">16884</th><td></td></tr>
<tr><th id="16885">16885</th><td><u>#<span data-ppcond="16885">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_CHECKER">GET_MNEMONIC_CHECKER</span></u></td></tr>
<tr><th id="16886">16886</th><td><u>#undef GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="16887">16887</th><td></td></tr>
<tr><th id="16888">16888</th><td><em>static</em> <em>bool</em> ARMCheckMnemonic(StringRef Mnemonic,</td></tr>
<tr><th id="16889">16889</th><td>                                <em>const</em> FeatureBitset &amp;AvailableFeatures,</td></tr>
<tr><th id="16890">16890</th><td>                                <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="16891">16891</th><td>  <i>// Process all MnemonicAliases to remap the mnemonic.</i></td></tr>
<tr><th id="16892">16892</th><td>  applyMnemonicAliases(Mnemonic, AvailableFeatures, VariantID);</td></tr>
<tr><th id="16893">16893</th><td></td></tr>
<tr><th id="16894">16894</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="16895">16895</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="16896">16896</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="16897">16897</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="16898">16898</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="16899">16899</th><td>  }</td></tr>
<tr><th id="16900">16900</th><td></td></tr>
<tr><th id="16901">16901</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="16902">16902</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="16903">16903</th><td></td></tr>
<tr><th id="16904">16904</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="16905">16905</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="16906">16906</th><td></td></tr>
<tr><th id="16907">16907</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="16908">16908</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="16909">16909</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures =</td></tr>
<tr><th id="16910">16910</th><td>      FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="16911">16911</th><td>    <b>if</b> ((AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures)</td></tr>
<tr><th id="16912">16912</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="16913">16913</th><td>  }</td></tr>
<tr><th id="16914">16914</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="16915">16915</th><td>}</td></tr>
<tr><th id="16916">16916</th><td></td></tr>
<tr><th id="16917">16917</th><td><u>#<span data-ppcond="16885">endif</span> // GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="16918">16918</th><td></td></tr>
<tr><th id="16919">16919</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp.html'>llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>