Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,28
design__inferred_latch__count,0
design__instance__count,7525
design__instance__area,93350.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0017367367399856448
power__switching__total,0.0021709573920816183
power__leakage__total,0.0000039167748582258355
power__total,0.003911610692739487
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.42580781772446685
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.42580781772446685
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11802170685914677
timing__setup__ws__corner:nom_fast_1p32V_m40C,6.488329168701613
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.118022
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,6.488329
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.9839962456697138
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.9839962456697138
timing__hold__ws__corner:nom_slow_1p08V_125C,0.49046579297293197
timing__setup__ws__corner:nom_slow_1p08V_125C,1.4778738651161143
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.490466
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,1.477874
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.633045522809033
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.633045522809033
timing__hold__ws__corner:nom_typ_1p20V_25C,0.26038130721881464
timing__setup__ws__corner:nom_typ_1p20V_25C,4.657762307682999
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.260381
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,4.657763
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,0.9839962456697138
clock__skew__worst_setup,0.42580781772446685
timing__hold__ws,0.11802170685914677
timing__setup__ws,1.4778738651161143
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.118022
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,1.477874
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,45
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,2657
design__instance__area__stdcell,38381.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.411156
design__instance__utilization__stdcell,0.411156
design__rows,50
design__rows:CoreSite,50
design__sites,51450
design__sites:CoreSite,51450
design__instance__count__class:buffer,6
design__instance__area__class:buffer,76.2048
design__instance__count__class:inverter,99
design__instance__area__class:inverter,593.309
design__instance__count__class:clock_gate_cell,1
design__instance__area__class:clock_gate_cell,27.216
design__instance__count__class:sequential_cell,184
design__instance__area__class:sequential_cell,9213.52
design__instance__count__class:multi_input_combinational_cell,1924
design__instance__area__class:multi_input_combinational_cell,20045.5
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,342
design__instance__area__class:timing_repair_buffer,6615.3
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,103770
design__violations,0
design__instance__count__class:clock_buffer,74
design__instance__area__class:clock_buffer,1663.8
design__instance__count__class:clock_inverter,27
design__instance__area__class:clock_inverter,146.966
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,30
global_route__vias,25745
global_route__wirelength,174289
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2656
route__net__special,2
route__drc_errors__iter:0,2195
route__wirelength__iter:0,122813
route__drc_errors__iter:1,1478
route__wirelength__iter:1,121947
route__drc_errors__iter:2,1350
route__wirelength__iter:2,121545
route__drc_errors__iter:3,128
route__wirelength__iter:3,121384
route__drc_errors__iter:4,21
route__wirelength__iter:4,121368
route__drc_errors__iter:5,0
route__wirelength__iter:5,121369
route__drc_errors,0
route__wirelength,121369
route__vias,24016
route__vias__singlecut,24016
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,396.405
design__instance__count__class:fill_cell,4868
design__instance__area__class:fill_cell,54969.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,29
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,29
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,29
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,29
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19802
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19968
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00198118
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00116458
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000289636
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00116458
design_powergrid__voltage__worst,0.00116458
design_powergrid__voltage__worst__net:VPWR,1.19802
design_powergrid__drop__worst,0.00198118
design_powergrid__drop__worst__net:VPWR,0.00198118
design_powergrid__voltage__worst__net:VGND,0.00116458
design_powergrid__drop__worst__net:VGND,0.00116458
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0003190000000000000018700319071029980477760545909404754638671875
ir__drop__worst,0.001979999999999999989175325509904723730869591236114501953125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
