INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Sep 23 11:27:49 2022
| Host         : xukengsae01 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing
| Design       : finn_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/nf_fu_122_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/nf_fu_122_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 2.989ns (42.271%)  route 4.082ns (57.729%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/nf_fu_122_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/nf_fu_122_reg[0]/Q
                         net (fo=4, unplaced)         0.494     0.972    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[31]_0[0]
                         LUT2 (Prop_lut2_I0_O)        0.295     1.267 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122[4]_i_2/O
                         net (fo=1, unplaced)         0.333     1.600    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/ap_sig_allocacmp_nf_load[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.195 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.204    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[4]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.321 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.321    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[8]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.438 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.438    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[12]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.555 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.555    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[16]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.672 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.672    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[20]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.789 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.789    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[24]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.120 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[28]_i_1/O[3]
                         net (fo=2, unplaced)         0.629     3.749    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/nf_1_fu_325_p2[28]
                         LUT4 (Prop_lut4_I0_O)        0.307     4.056 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/nf_fu_122[31]_i_14/O
                         net (fo=1, unplaced)         0.449     4.505    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/nf_fu_122[31]_i_14_n_3
                         LUT5 (Prop_lut5_I4_O)        0.124     4.629 f  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/nf_fu_122[31]_i_9/O
                         net (fo=1, unplaced)         0.902     5.531    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122_reg[0]_1
                         LUT4 (Prop_lut4_I2_O)        0.124     5.655 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122[31]_i_3/O
                         net (fo=1, unplaced)         0.419     6.074    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122[31]_i_3_n_3
                         LUT5 (Prop_lut5_I0_O)        0.150     6.224 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U/nf_fu_122[31]_i_1/O
                         net (fo=32, unplaced)        0.847     7.071    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/flow_control_loop_pipe_no_ap_cont_U_n_21
                         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/nf_fu_122_reg[0]/R
  -------------------------------------------------------------------    -------------------




