Loading db file '/home/stu19/ic_project_lab/ref/db/sc_max.db'
Loading db file '/home/stu19/ic_project_lab/ref/db/sc_min.db'
Loading db file '/home/stu19/ic_project_lab/ref/db/io_max.db'
Loading db file '/home/stu19/ic_project_lab/ref/db/io_min.db'
Loading db file '/home/stu19/ic_project_lab/ref/db/special_max.db'
Loading db file '/home/stu19/ic_project_lab/ref/db/special_min.db'
Loading db file '/home/stu19/ic_project_lab/ref/db/ram16x128_max.db'
Loading db file '/home/stu19/ic_project_lab/ref/db/ram16x128_min.db'
Loading db file '/home/stu19/ic_project_lab/ref/db/ram4x32_max.db'
Loading db file '/home/stu19/ic_project_lab/ref/db/ram4x32_min.db'
Loading db file '/home/stu19/ic_project_lab/ref/db/ram8x64_max.db'
Loading db file '/home/stu19/ic_project_lab/ref/db/ram8x64_min.db'
Loading db file '/home/stu19/ic_project_lab/ref/db/ram32x64_max.db'
Loading db file '/home/stu19/ic_project_lab/ref/db/ram32x64_min.db'
Initializing gui preferences from file  /home/stu19/.synopsys_icc_prefs.tcl
icc_shell> create_mw_lib test.mw         -technology $tech_file         -mw_reference_library $mw_ref_libs         -open
Start to load technology file ../ref/tech/cb13_6m.tf.
Warning: Layer 'PRODUM' is missing the attribute 'minSpacing'. (line 312) (TFCHK-014)
Warning: Layer 'PRODUM' is missing the attribute 'minWidth'. (line 312) (TFCHK-014)
Technology file ../ref/tech/cb13_6m.tf has been loaded successfully.
{test.mw}
icc_shell> 
icc_shell> import_designs ../synthesis/test_netlist.v         -format verilog -cel test -top test
Loading db file '/tools/synopsys/icc_vG-2012.06-SP5/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/icc_vG-2012.06-SP5/libraries/syn/standard.sldb'
Type of creating bus for undefined cells : 0

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'test.CEL' now...
Total number of cell instances: 28
Total number of nets: 37
Total number of ports: 4 (include 0 PG ports)
Total number of hierarchical cell instances: 2

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
icc_shell> 
icc_shell> set_tlu_plus_files         -max_tluplus $tlup_max         -min_tluplus $tlup_min         -tech2itf_map  $tlup_map
1
icc_shell> 
icc_shell> source ./scripts/connect_pg.tcl
Information: connected 28 power ports and 28 ground ports
Error: Pin name VDDO specified by power_pin or ground_pin option is invalid. (MWUI-715)
Error: Pin name VSSO specified by power_pin or ground_pin option is invalid. (MWUI-715)
Error: derive_pg_connection failed
Error: Pin name VDDQ specified by power_pin or ground_pin option is invalid. (MWUI-715)
Error: Pin name VSSQ specified by power_pin or ground_pin option is invalid. (MWUI-715)
Error: derive_pg_connection failed
reconnected total 0 tie highs and 0 tie lows
1
icc_shell> read_sdc ../synthesis/test.sdc
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/ram32x64. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/ram16x128. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'test'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               test.CEL, etc
  cb13fs120_tsmc_max (library) /home/stu19/ic_project_lab/ref/db/sc_max.db
  cb13io320_tsmc_max (library) /home/stu19/ic_project_lab/ref/db/io_max.db
  cb13special_max (library)   /home/stu19/ic_project_lab/ref/db/special_max.db
  ram16x128_max (library)     /home/stu19/ic_project_lab/ref/db/ram16x128_max.db
  ram4x32_max (library)       /home/stu19/ic_project_lab/ref/db/ram4x32_max.db
  ram8x64_max (library)       /home/stu19/ic_project_lab/ref/db/ram8x64_max.db
  ram32x64_max (library)      /home/stu19/ic_project_lab/ref/db/ram32x64_max.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 946ms
 Info: hierarchy_separator was changed to /

Reading SDC version 1.9...
Warning: Constraint 'set_wire_load_mode' is not supported by icc_shell. (SDC-3)


Summary of unsupported constraints:
Information: Ignored 1 unsupported 'set_wire_load_mode' constraint. (SDC-4)
 Info: hierarchy_separator was changed to /
1
icc_shell> source ./scripts/opt_ctrl.tcl
Information: Updating graph... (UID-83)
icc_shell> 
icc_shell> source ./scripts/connect_pg.tcl
Information: connected 0 power ports and 0 ground ports
Error: Pin name VDDO specified by power_pin or ground_pin option is invalid. (MWUI-715)
Error: Pin name VSSO specified by power_pin or ground_pin option is invalid. (MWUI-715)
Error: derive_pg_connection failed
Error: Pin name VDDQ specified by power_pin or ground_pin option is invalid. (MWUI-715)
Error: Pin name VSSQ specified by power_pin or ground_pin option is invalid. (MWUI-715)
Error: derive_pg_connection failed
reconnected total 0 tie highs and 0 tie lows
1
icc_shell> source ./scripts/insert_pad_filler.tcl
Hierarchical pad insertion...
Information: The orientation of Library cell "pfeed10000" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed05000" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed02000" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed01000" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed00500" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed00200" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed00100" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed00050" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed00010" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed00005" is "E". (APLUI-043)
ERROR : fail to get top cell boundary
icc_shell> gui_start
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> create_fp_placement
Error: Failed to get chip boundary. (VFP-020)
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Error: Failed to get chip boundary. (VFP-020)
No core BBox, need to create core before placement.
0
icc_shell> gui_set_pref_value -category {layout} -key {editingEnableSnapping} -value {false}
icc_shell> gui_set_pref_value -category {layout} -key {editingEnableSnapping} -value {true}
icc_shell> create_placement_blockage -coordinate {{-0.285 -0.105} {12.255 9.220}} -name placement_blockage_0 -type hard
{placement_blockage_0}
icc_shell> create_fp_source ./scripts/create_floorplan.tcl
Error: unknown command 'create_fp_source' (CMD-005)
icc_shell> create_placement_blockage -coordinate {{0 0} {100 100}} -name placement_blockage -type hard {placement_blockage}
Error: extra positional option 'placement_blockage' (CMD-012)
icc_shell> create_placement_blockage -coordinate {{0 0} {100 100}} -name placement_blockage_0 -type hard {placement_blockage_0}
Error: extra positional option 'placement_blockage_0' (CMD-012)
icc_shell> remove_design
Error: Current design is not defined. (UID-4)
0
icc_shell> current_design test
test
icc_shell> create_mw_lib test.mw         -technology $tech_file         -mw_reference_library $mw_ref_libs         -open
Error: Library 'test.mw' already exists. (MWUI-004)
0
icc_shell> import_designs ../synthesis/test_netlist.v         -format verilog -cel test -top testType of creating bus for undefined cells : 0


*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'test.CEL' now...
Total number of cell instances: 28
Total number of nets: 37
Total number of ports: 4 (include 0 PG ports)
Total number of hierarchical cell instances: 2

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Preparing data for query................... 
Information: Read verilog completed successfully.
1
icc_shell> set_tlu_plus_files         -max_tluplus $tlup_max         -min_tluplus $tlup_min         -tech2itf_map  $tlup_map
1
icc_shell> current_design test
test
icc_shell> read_sdc ../synthesis/test.sdc
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/ram32x64. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/ram16x128. (PSYN-878)

  Linking design 'test'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               test.CEL, etc
  cb13fs120_tsmc_max (library) /home/stu19/ic_project_lab/ref/db/sc_max.db
  cb13io320_tsmc_max (library) /home/stu19/ic_project_lab/ref/db/io_max.db
  cb13special_max (library)   /home/stu19/ic_project_lab/ref/db/special_max.db
  ram16x128_max (library)     /home/stu19/ic_project_lab/ref/db/ram16x128_max.db
  ram4x32_max (library)       /home/stu19/ic_project_lab/ref/db/ram4x32_max.db
  ram8x64_max (library)       /home/stu19/ic_project_lab/ref/db/ram8x64_max.db
  ram32x64_max (library)      /home/stu19/ic_project_lab/ref/db/ram32x64_max.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 149ms
 Info: hierarchy_separator was changed to /

Reading SDC version 1.9...
Warning: Constraint 'set_wire_load_mode' is not supported by icc_shell. (SDC-3)


Summary of unsupported constraints:
Information: Ignored 1 unsupported 'set_wire_load_mode' constraint. (SDC-4)
 Info: hierarchy_separator was changed to /
1
icc_shell> source ./scriptes/create_floorplan.tcl
Error: could not open script file "./scriptes/create_floorplan.tcl" (CMD-015)
icc_shell> source ./scripts/create_floorplan.tcl
Error: extra positional option 'placement_blockage_0' (CMD-012)
icc_shell> create_floorplan -core_width 100 -left_io2core 20 -right_io2core 20 -top_io2core 20 -bottom_io2core 20 -core_height 100 -start_first_row -keep_io_place -core_utilization 50 -core_aspect_ratio 0.6
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Core Utilization 50.000 is too big (max = 1.0)
Start to create wire tracks ...
GRC reference (16310,16310), dimensions (3690, 3690)
Core Utilization 1.233 is too big (max = 1.0)
Warning: Pin constraints not found for top block.  Default pin constraints are saved. (FPHSM-0010)
Warning: Cell instance add_32/U2 is not completely placed inside top block test (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Number of terminals created: 4.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
test                4
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 1.000
        Number Of Rows = 4
        Core Width = 29.93
        Core Height = 14.76
        Aspect Ratio = 0.493
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Row utilization exceed 1.0. Please increase row number before you invoke placer.
Planner run through successfully.
1
icc_shell> create_floorplan -core_width 100 -left_io2core 20 -right_io2core 20 -top_io2core 20 -bottom_io2core 20 -core_height 100 -start_first_row -keep_io_place -core_utilization 50 -core_aspect_ratio 0.6
There are 4 pins in total
Core Utilization 50.000 is too big (max = 1.0)
Start to create wire tracks ...
GRC reference (16310,16310), dimensions (3690, 3690)
Core Utilization 1.233 is too big (max = 1.0)
Warning: Cell instance add_32/U2 is not completely placed inside top block test (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Number of terminals created: 4.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
test                4
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 1.000
        Number Of Rows = 4
        Core Width = 29.93
        Core Height = 14.76
        Aspect Ratio = 0.493
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Row utilization exceed 1.0. Please increase row number before you invoke placer.
Planner run through successfully.
1
icc_shell> source scripts/create_floorplan.tcl
There are 4 pins in total
Core Utilization 50.000 is too big (max = 1.0)
Start to create wire tracks ...
GRC reference (16310,16310), dimensions (3690, 3690)
Core Utilization 1.233 is too big (max = 1.0)
Warning: Cell instance add_32/U2 is not completely placed inside top block test (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Number of terminals created: 4.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
test                4
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 1.000
        Number Of Rows = 4
        Core Width = 29.93
        Core Height = 14.76
        Aspect Ratio = 0.493
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Row utilization exceed 1.0. Please increase row number before you invoke placer.
Planner run through successfully.
1
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
icc_shell> create_floorplan -control_type width_and_height -core_width 1000 -core_height 1000 -start_first_row -left_io2core 20 -bottom_io2core 20 -right_io2core 20 -top_io2core 20
There are 4 pins in total
Core aspect ratio adjusted to 1.000
Core Utilization adjusted to 0.001
Start to create wire tracks ...
GRC reference (16310,16310), dimensions (3690, 3690)
Warning: Cell instance add_32/U2 is not completely placed inside top block test (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Number of terminals created: 4.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
test                4
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Width & Height
        Core Utilization = 0.001
        Number Of Rows = 271
        Core Width = 999.99
        Core Height = 999.99
        Aspect Ratio = 1.000
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Planner run through successfully.
1
icc_shell> write_floorplan -all
Error: Required argument 'file_name' was not found (CMD-007)
icc_shell> write_floorplan -all test.floorplan
# of    Terminals    : 4
# of  std cell : 28
# of  Track : 16
# of  Row : 271
1
icc_shell> save_mw_cel floorplan
Error: Design 'floorplan' doesn't exist. (MWUI-009)
0
icc_shell> save_mw_cel test
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test.CEL;2. (UIG-5)
1
icc_shell> place_opt
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/ram32x64. (PSYN-878)
Information: linking reference library : /home/stu19/ic_project_lab/ref/mw_lib/ram16x128. (PSYN-878)

  Linking design 'test'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               test.CEL, etc
  cb13fs120_tsmc_max (library) /home/stu19/ic_project_lab/ref/db/sc_max.db
  cb13io320_tsmc_max (library) /home/stu19/ic_project_lab/ref/db/io_max.db
  cb13special_max (library)   /home/stu19/ic_project_lab/ref/db/special_max.db
  ram16x128_max (library)     /home/stu19/ic_project_lab/ref/db/ram16x128_max.db
  ram4x32_max (library)       /home/stu19/ic_project_lab/ref/db/ram4x32_max.db
  ram8x64_max (library)       /home/stu19/ic_project_lab/ref/db/ram8x64_max.db
  ram32x64_max (library)      /home/stu19/ic_project_lab/ref/db/ram32x64_max.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 172ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'test'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

TLU+ File = ../ref/tlup/cb13_6m_max.tluplus
TLU+ File = ../ref/tlup/cb13_6m_min.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/tools/synopsys/icc_vG-2012.06-SP5/linux/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
...50%...100% done.
Memory usage for placement task 19 Mbytes -- main task 246 Mbytes.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 0

 Processing Buffer Trees ... 

    [0] 100% Done ...


Information: Automatic high-fanout synthesis deletes 0 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 0 new cells. (PSYN-864)






  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      90.0      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/tools/synopsys/icc_vG-2012.06-SP5/linux/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
50%...100% done.
Memory usage for placement task 5 Mbytes -- main task 246 Mbytes.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:58:04 2015
****************************************
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed + Fixed)
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed only)
Chip area:            660969   sites, bbox (20.00 20.00 1019.99 1019.99) um
Std cell area:        360      sites, (non-fixed:360    fixed:0)
                      28       cells, (non-fixed:28     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       8 
Avg. std cell width:  4.46 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 271)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:58:04 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 28 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:58:04 2015
****************************************

avg cell displacement:    0.882 um ( 0.24 row height)
max cell displacement:    1.643 um ( 0.45 row height)
std deviation:            0.477 um ( 0.13 row height)
number of cell moved:        28 cells (out of 28 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)






  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:58:04 2015
****************************************
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed + Fixed)
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed only)
Chip area:            660969   sites, bbox (20.00 20.00 1019.99 1019.99) um
Std cell area:        360      sites, (non-fixed:360    fixed:0)
                      28       cells, (non-fixed:28     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       8 
Avg. std cell width:  4.46 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 271)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:58:04 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:58:04 2015
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:58:04 2015
****************************************
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed + Fixed)
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed only)
Chip area:            660969   sites, bbox (20.00 20.00 1019.99 1019.99) um
Std cell area:        360      sites, (non-fixed:360    fixed:0)
                      28       cells, (non-fixed:28     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       8 
Avg. std cell width:  4.46 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 271)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:58:04 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:58:04 2015
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 20, MEM: 258867200


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.68
  Critical Path Slack:           5.97
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         16
  Leaf Cell Count:                 28
  Buf/Inv Cell Count:               2
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        20
  Sequential Cell Count:            8
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:           46.00
  Noncombinational Area:        44.00
  Buf/Inv Area:                  1.50
  Net Area:                      5.14
  Net XLength        :       12591.18
  Net YLength        :       10798.75
  -----------------------------------
  Cell Area:                    90.00
  Design Area:                  95.14
  Net Length        :        23389.93


  Design Rules
  -----------------------------------
  Total Number of Nets:            37
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: sun

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.39
  -----------------------------------------
  Overall Compile Time:                0.42
  Overall Compile Wall Clock Time:     0.43



Information: Updating database...
1
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-91.230 94.485} -scale 8.2939
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-1.030 150.470} -scale 0.5148
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-1.030 150.470} -scale 0.5148
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -apply
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {0.000 159.735} -scale 0.5148
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {20.590 159.220} -scale 0.5148
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -apply
icc_shell> place_opt
The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'test'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/tools/synopsys/icc_vG-2012.06-SP5/linux/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
...50%...100% done.
Memory usage for placement task 26 Mbytes -- main task 246 Mbytes.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 0

 Processing Buffer Trees ... 

    [0] 100% Done ...


Information: Automatic high-fanout synthesis deletes 0 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 0 new cells. (PSYN-864)






  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      90.0      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      90.0      0.00       0.0       0.0                          
    0:00:02      90.0      0.00       0.0       0.0                          
    0:00:02      90.0      0.00       0.0       0.0                          
    0:00:02      90.0      0.00       0.0       0.0                          
    0:00:02      90.0      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/tools/synopsys/icc_vG-2012.06-SP5/linux/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
50%...100% done.
Memory usage for placement task 27 Mbytes -- main task 246 Mbytes.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:12 2015
****************************************
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed + Fixed)
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed only)
Chip area:            660969   sites, bbox (20.00 20.00 1019.99 1019.99) um
Std cell area:        360      sites, (non-fixed:360    fixed:0)
                      28       cells, (non-fixed:28     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       8 
Avg. std cell width:  4.46 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 271)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:12 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 28 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:12 2015
****************************************

avg cell displacement:    0.892 um ( 0.24 row height)
max cell displacement:    1.787 um ( 0.48 row height)
std deviation:            0.536 um ( 0.15 row height)
number of cell moved:        28 cells (out of 28 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)






  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:12 2015
****************************************
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed + Fixed)
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed only)
Chip area:            660969   sites, bbox (20.00 20.00 1019.99 1019.99) um
Std cell area:        360      sites, (non-fixed:360    fixed:0)
                      28       cells, (non-fixed:28     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       8 
Avg. std cell width:  4.46 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 271)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:12 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:12 2015
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:13 2015
****************************************
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed + Fixed)
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed only)
Chip area:            660969   sites, bbox (20.00 20.00 1019.99 1019.99) um
Std cell area:        360      sites, (non-fixed:360    fixed:0)
                      28       cells, (non-fixed:28     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       8 
Avg. std cell width:  4.46 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 271)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:13 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:13 2015
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 23, MEM: 258867200


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.63
  Critical Path Slack:           6.02
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         16
  Leaf Cell Count:                 28
  Buf/Inv Cell Count:               2
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        20
  Sequential Cell Count:            8
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:           46.00
  Noncombinational Area:        44.00
  Buf/Inv Area:                  1.50
  Net Area:                      5.14
  Net XLength        :       12259.44
  Net YLength        :       11071.09
  -----------------------------------
  Cell Area:                    90.00
  Design Area:                  95.14
  Net Length        :        23330.54


  Design Rules
  -----------------------------------
  Total Number of Nets:            37
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: sun

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.78
  -----------------------------------------
  Overall Compile Time:                0.84
  Overall Compile Wall Clock Time:     0.85



Information: Updating database...
1
icc_shell> place_opt
The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'test'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/tools/synopsys/icc_vG-2012.06-SP5/linux/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
...50%...100% done.
Memory usage for placement task 4 Mbytes -- main task 246 Mbytes.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 0

 Processing Buffer Trees ... 

    [0] 100% Done ...


Information: Automatic high-fanout synthesis deletes 0 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 0 new cells. (PSYN-864)






  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      90.0      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      90.0      0.00       0.0       0.0                          
    0:00:02      90.0      0.00       0.0       0.0                          
    0:00:02      90.0      0.00       0.0       0.0                          
    0:00:02      90.0      0.00       0.0       0.0                          
    0:00:02      90.0      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/tools/synopsys/icc_vG-2012.06-SP5/linux/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
50%...100% done.
Memory usage for placement task 28 Mbytes -- main task 246 Mbytes.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:16 2015
****************************************
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed + Fixed)
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed only)
Chip area:            660969   sites, bbox (20.00 20.00 1019.99 1019.99) um
Std cell area:        360      sites, (non-fixed:360    fixed:0)
                      28       cells, (non-fixed:28     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       8 
Avg. std cell width:  4.46 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 271)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:16 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 28 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:16 2015
****************************************

avg cell displacement:    0.906 um ( 0.25 row height)
max cell displacement:    1.748 um ( 0.47 row height)
std deviation:            0.490 um ( 0.13 row height)
number of cell moved:        28 cells (out of 28 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)






  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:16 2015
****************************************
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed + Fixed)
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed only)
Chip area:            660969   sites, bbox (20.00 20.00 1019.99 1019.99) um
Std cell area:        360      sites, (non-fixed:360    fixed:0)
                      28       cells, (non-fixed:28     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       8 
Avg. std cell width:  4.46 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 271)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:16 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:16 2015
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
    0:00:04      90.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:17 2015
****************************************
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed + Fixed)
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed only)
Chip area:            660969   sites, bbox (20.00 20.00 1019.99 1019.99) um
Std cell area:        360      sites, (non-fixed:360    fixed:0)
                      28       cells, (non-fixed:28     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       8 
Avg. std cell width:  4.46 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 271)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:17 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:17 2015
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 24, MEM: 258867200


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.63
  Critical Path Slack:           6.02
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         16
  Leaf Cell Count:                 28
  Buf/Inv Cell Count:               2
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        20
  Sequential Cell Count:            8
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:           46.00
  Noncombinational Area:        44.00
  Buf/Inv Area:                  1.50
  Net Area:                      5.14
  Net XLength        :       12363.77
  Net YLength        :       10960.11
  -----------------------------------
  Cell Area:                    90.00
  Design Area:                  95.14
  Net Length        :        23323.89


  Design Rules
  -----------------------------------
  Total Number of Nets:            37
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: sun

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.16
  -----------------------------------------
  Overall Compile Time:                1.26
  Overall Compile Wall Clock Time:     1.27



Information: Updating database...
1
icc_shell> clock_opt
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'test'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00065 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00019 0.0001 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 5.8e-05 3.2e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Vertical Cap : 2.3e-07 2.3e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
LR: Layer 3 utilization is 0.00
LR: Layer 3 gcell size is 9
LR: Layer 4 utilization is 0.00
LR: Layer 4 gcell size is 8
LR: Layer 5 utilization is 0.00
LR: Layer 5 gcell size is 5
LR: Layer 6 utilization is 0.00
LR: Layer 6 gcell size is 4
LR: Clock routing service standing by
Using cts integrated global router
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.000184751.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
        bufbd1
        bufbd2
        bufbd3
        bufbd4
        buffd7
        bufbda
        bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000184751.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
        inv0d0
        inv0d1
        invbd2
        invbd4
        invbd7
        invbda
        invbdf
        invbdk
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[0.600 0.600]     GUI = worst[0.600 0.600]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 8
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   invbdk
CTS:   bufbdk
CTS:   invbdf
CTS:   bufbdf
CTS:   inv0da
CTS:   bufbda
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   invbdk
CTS:   invbdf
CTS:   inv0da
CTS:   invbda
CTS:   invbd7
CTS:   inv0d7
CTS:   bufbda
CTS:   bufbdf
CTS:   buffda
CTS:   bufbd7
CTS:   bufbdk
CTS:   buffd7
CTS:   invbd4
CTS:   inv0d4
CTS:   bufbd4
CTS:   buffd4
CTS:   bufbd3
CTS:   buffd3
CTS:   invbd2
CTS:   inv0d2
CTS:   bufbd2
CTS:   buffd2
CTS:   bufbd1
CTS:   inv0d1
CTS:   inv0d0
CTS:   buffd1
CTS:   dl01d4
CTS:   dl01d2
CTS:   dl01d1
CTS:   dl02d4
CTS:   dl02d2
CTS:   dl02d1
CTS:   dl03d4
CTS:   dl03d2
CTS:   dl03d1
CTS:   dl04d4
CTS:   dl04d2
CTS:   dl04d1
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       1 clock nets total capacitance = worst[0.028 0.028]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       1 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       1 clock nets total capacitance = worst[0.028 0.028]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on sun
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.000184751.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
        bufbd1
        bufbd2
        bufbd3
        bufbd4
        buffd7
        bufbda
        bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000184751.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
        inv0d0
        inv0d1
        invbd2
        invbd4
        invbd7
        invbda
        invbdf
        invbdk
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on sun
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
Load global CTS reference options from NID to stack
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.000193988.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
        bufbd1
        bufbd2
        bufbd3
        bufbd4
        buffd7
        bufbda
        bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000193988.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
        inv0d0
        inv0d1
        invbd2
        invbd4
        invbd7
        invbda
        invbdf
        invbdk
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     bufbd1, 
CTO-  :     bufbd3, 
CTO-  :     bufbd7, 
CTO-  :     bufbda, 
CTO-  :     buffd1, 
CTO-  :     buffd3, 
CTO-  :     buffd7, 
CTO-  :     buffda, 
CTO-  :     dl01d1, 
CTO-  :     dl02d1, 
CTO-  :     dl03d1, 
CTO-  :     dl04d1, 
CTO-  :     inv0d0, 
CTO-  :     inv0d1, 
CTO-  :     inv0d2, 
CTO-  :     inv0d4, 
CTO-  :     inv0d7, 
CTO-  :     inv0da, 
CTO-  :     invbd2, 
CTO-  :     invbd4, 
CTO-  :     bufbd2, 
CTO-  :     bufbd4, 
CTO-  :     bufbdf, 
CTO-  :     bufbdk, 
CTO-  :     buffd2, 
CTO-  :     buffd4, 
CTO-  :     dl01d2, 
CTO-  :     dl01d4, 
CTO-  :     dl02d2, 
CTO-  :     dl02d4, 
CTO-  :     dl03d2, 
CTO-  :     dl03d4, 
CTO-  :     dl04d2, 
CTO-  :     dl04d4, 
CTO-  :     invbd7, 
CTO-  :     invbda, 
CTO-  :     invbdf, 
CTO-  :     invbdk, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'bufbd1'.
Using primary inverters equivalent to 'inv0d1'.
Warning: set_delay_calculation is currently set to 'elmore'.  'clock_arnoldi' is suggested. (CTS-352)
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 0.496 (CTS-375)
Using the following scale factors for float pins:
  Corner 'default:max##ELMORE': 1.000
Worst clock corner:  default:max##ELMORE
Worst RC delay corner:  default:max##ELMORE
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.256800
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate dl02d1.
    Pruning slow or multistage gate dl01d1.
    Pruning slow or multistage gate dl03d1.
    Pruning slow or multistage gate dl04d1.
    Pruning slow or multistage gate dl02d2.
    Pruning slow or multistage gate dl01d2.
    Pruning slow or multistage gate dl04d2.
    Pruning slow or multistage gate dl03d2.
    Pruning slow or multistage gate dl02d4.
    Pruning slow or multistage gate dl01d4.
    Pruning slow or multistage gate dl04d4.
    Pruning slow or multistage gate dl03d4.
    Pruning slow or multistage gate bufbdk.
    Final pruned buffer set (13 buffers):
        bufbd1
        buffd1
        bufbd2
        buffd2
        bufbd3
        buffd3
        bufbd4
        buffd4
        buffd7
        bufbd7
        bufbda
        buffda
        bufbdf

    Final pruned inverter set (12 inverters):
        inv0d0
        inv0d1
        inv0d2
        invbd2
        inv0d4
        invbd4
        inv0d7
        invbd7
        invbda
        inv0da
        invbdf
        invbdk


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 0.500 ns
Using the following target skews for global optimization:
  Corner 'default:max##ELMORE': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'default:max##ELMORE': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns


Starting optimization for clock clk.
Using max_transition 0.500 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.004 0.000 0.004)
    Estimated Insertion Delay (r/f/b) = (0.006  -inf 0.006)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.003 0.000 0.003)
    Estimated Insertion Delay (r/f/b) = (0.005  -inf 0.005)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.014 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
 Start (0.002, 0.006), End (0.002, 0.006) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'default:max##ELMORE': +0.000
100%   
100%   
Coarse optimization for clock 'clk'
100%   
100%   
100%   
100%   
 Start (0.002, 0.006), End (0.002, 0.006) 

Detailed optimization for clock 'clk'
100%   
Using max_transition 0.500 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.002, 0.006), End (0.002, 0.006) 

 Start (0.002, 0.006), End (0.002, 0.006) 

100%   
 Start (0.002, 0.006), End (0.002, 0.006) 

 Start (0.002, 0.006), End (0.002, 0.006) 

 Start (0.002, 0.006), End (0.002, 0.006) 

 Start (0.002, 0.006), End (0.002, 0.006) 

 Start (0.002, 0.006), End (0.002, 0.006) 

 Start (0.002, 0.006), End (0.002, 0.006) 

Using max_transition 0.500 ns
Switch to low metal layer for clock 'clk':

 Total 0 out of 1 nets switched to low metal layer for clock 'clk' with largest cap change 0.00 percent
 Start (0.002, 0.006), End (0.002, 0.006) 

Area recovery optimization for clock 'clk':
100%   

 Total 0 buffers removed (all paths) for clock 'clk'

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.004 0.000 0.004)
    Estimated Insertion Delay (r/f/b) = (0.006  -inf 0.006)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.003 0.000 0.003)
    Estimated Insertion Delay (r/f/b) = (0.005  -inf 0.005)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.0 pf
  Max transition = 0.014 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 519    0) 
 clk (port)                                      0   0    0 r ( 519    0) 
 clk (net)                              8  28                 
 cnt_reg[2]/CP (dfcrq1)                         14   6    6 r ( 731  877) 


++ Shortest path for clock clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 519    0) 
 clk (port)                                      0   0    0 r ( 519    0) 
 clk (net)                              8  28                 
 cnt_reg[1]/CP (dfcrq1)                          5   2    2 r ( 658  154) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 519    0) 
 clk (port)                                      0   0    0 r ( 519    0) 
 clk (net)                              8  28                 
 cnt_reg[2]/CP (dfcrq1)                         15   5    5 r ( 731  877) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 519    0) 
 clk (port)                                      0   0    0 r ( 519    0) 
 clk (net)                              8  28                 
 cnt_reg[1]/CP (dfcrq1)                          4   1    1 r ( 658  154) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:18 2015
****************************************
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed + Fixed)
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed only)
Chip area:            660969   sites, bbox (20.00 20.00 1019.99 1019.99) um
Std cell area:        360      sites, (non-fixed:360    fixed:0)
                      28       cells, (non-fixed:28     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       8 
Avg. std cell width:  4.46 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 271)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:18 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:18 2015
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 1 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Performing optimization...

  Loading design 'test'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      90.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/tools/synopsys/icc_vG-2012.06-SP5/linux/syn/bin/rpsa_exec'.  (PSYN-877)
43%...57%...71%...86%...100% done.
Memory usage for placement task 4 Mbytes -- main task 246 Mbytes.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:20 2015
****************************************
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed + Fixed)
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed only)
Chip area:            660969   sites, bbox (20.00 20.00 1019.99 1019.99) um
Std cell area:        360      sites, (non-fixed:360    fixed:0)
                      28       cells, (non-fixed:28     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       8 
Avg. std cell width:  4.46 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 271)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:20 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 20 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:21 2015
****************************************

avg cell displacement:    0.958 um ( 0.26 row height)
max cell displacement:    1.847 um ( 0.50 row height)
std deviation:            0.557 um ( 0.15 row height)
number of cell moved:        20 cells (out of 28 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
    0:00:03      90.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:21 2015
****************************************
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed + Fixed)
Std cell utilization: 0.05%  (360/(660969-0))
(Non-fixed only)
Chip area:            660969   sites, bbox (20.00 20.00 1019.99 1019.99) um
Std cell area:        360      sites, (non-fixed:360    fixed:0)
                      28       cells, (non-fixed:28     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       8 
Avg. std cell width:  4.46 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 271)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:21 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : test
  Version: G-2012.06-ICC-SP5
  Date   : Wed Nov  4 10:59:21 2015
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 544.6
  Total fixed cell area: 0.0
  Total physical cell area: 544.6
  Core area: (20000 20000 1019990 1019990)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 271 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 26, MEM: 258867200


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.99
  Critical Path Slack:           5.65
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         16
  Leaf Cell Count:                 28
  Buf/Inv Cell Count:               2
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        20
  Sequential Cell Count:            8
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:           46.00
  Noncombinational Area:        44.00
  Buf/Inv Area:                  1.50
  Net Area:                      5.14
  Net XLength        :        6432.37
  Net YLength        :        6734.08
  -----------------------------------
  Cell Area:                    90.00
  Design Area:                  95.14
  Net Length        :        13166.44


  Design Rules
  -----------------------------------
  Total Number of Nets:            37
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: sun

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.38
  -----------------------------------------
  Overall Compile Time:                1.50
  Overall Compile Wall Clock Time:     1.52



Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    8  Alloctr    9  Proc  596 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1039.99,1039.99)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   10  Alloctr   10  Proc  596 
Net statistics:
Total number of nets     = 37
Number of nets to route  = 1
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   10  Alloctr   10  Proc  596 
Average gCell capacity  9.01     on layer (1)    METAL
Average gCell capacity  9.02     on layer (2)    METAL2
Average gCell capacity  9.02     on layer (3)    METAL3
Average gCell capacity  7.18     on layer (4)    METAL4
Average gCell capacity  4.56     on layer (5)    METAL5
Average gCell capacity  3.81     on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (1)    METAL
Average number of tracks per gCell 9.03  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 7.19  on layer (4)    METAL4
Average number of tracks per gCell 4.57  on layer (5)    METAL5
Average number of tracks per gCell 3.82  on layer (6)    METAL6
Number of gCells = 473766
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   10  Alloctr   11  Proc  596 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   10  Alloctr   11  Proc  596 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   10  Alloctr   11  Proc  596 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   10  Alloctr   11  Proc  596 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2630.57
Initial. Layer METAL wire length = 0.00
Initial. Layer METAL2 wire length = 2.11
Initial. Layer METAL3 wire length = 0.00
Initial. Layer METAL4 wire length = 1632.17
Initial. Layer METAL5 wire length = 996.30
Initial. Layer METAL6 wire length = 0.00
Initial. Total Number of Contacts = 44
Initial. Via VIA12A count = 9
Initial. Via VIA23 count = 10
Initial. Via VIA34 count = 10
Initial. Via VIA45 count = 15
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   10  Alloctr   11  Proc  596 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2630.57
phase1. Layer METAL wire length = 0.00
phase1. Layer METAL2 wire length = 2.11
phase1. Layer METAL3 wire length = 0.00
phase1. Layer METAL4 wire length = 1632.17
phase1. Layer METAL5 wire length = 996.30
phase1. Layer METAL6 wire length = 0.00
phase1. Total Number of Contacts = 44
phase1. Via VIA12A count = 9
phase1. Via VIA23 count = 10
phase1. Via VIA34 count = 10
phase1. Via VIA45 count = 15
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   10  Alloctr   11  Proc  596 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2630.57
phase2. Layer METAL wire length = 0.00
phase2. Layer METAL2 wire length = 2.11
phase2. Layer METAL3 wire length = 0.00
phase2. Layer METAL4 wire length = 1632.17
phase2. Layer METAL5 wire length = 996.30
phase2. Layer METAL6 wire length = 0.00
phase2. Total Number of Contacts = 44
phase2. Via VIA12A count = 9
phase2. Via VIA23 count = 10
phase2. Via VIA34 count = 10
phase2. Via VIA45 count = 15
phase2. Via VIA56 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   10  Alloctr   11  Proc  596 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  0.03 %
Peak    vertical track utilization   = 15.00 %
Average horizontal track utilization =  0.02 %
Peak    horizontal track utilization = 20.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   11  Alloctr   12  Proc  596 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[GR: Done] Total (MB): Used   11  Alloctr   12  Proc  596 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    8  Alloctr    9  Proc  596 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used    9  Alloctr   10  Proc  596 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 7 of 36


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used    9  Alloctr   10  Proc  596 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used    9  Alloctr   10  Proc  596 

Number of wires with overlap after iteration 1 = 0 of 30


Wire length and via report:
---------------------------
Number of METAL wires: 0                 poly_con: 0
Number of METAL2 wires: 6                VIA12A: 8
Number of METAL3 wires: 6                VIA23: 9
Number of METAL4 wires: 10               VIA34: 10
Number of METAL5 wires: 8                VIA45: 14
Number of METAL6 wires: 0                VIA56: 0
Total number of wires: 30                vias: 41

Total METAL wire length: 0.0
Total METAL2 wire length: 2.3
Total METAL3 wire length: 4.4
Total METAL4 wire length: 1631.5
Total METAL5 wire length: 989.5
Total METAL6 wire length: 0.0
Total wire length: 2627.6

Longest METAL wire length: 0.0
Longest METAL2 wire length: 1.2
Longest METAL3 wire length: 1.8
Longest METAL4 wire length: 541.4
Longest METAL5 wire length: 351.7
Longest METAL6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used    9  Alloctr    9  Proc  596 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Dr init] Total (MB): Used    9  Alloctr   10  Proc  596 
Total number of nets = 37, of which 0 are not extracted
Total number of open nets = 36, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/784 Partitions, Violations =  0
Routed  3/784 Partitions, Violations =  0
Routed  6/784 Partitions, Violations =  0
Routed  9/784 Partitions, Violations =  0
Routed  12/784 Partitions, Violations = 0
Routed  15/784 Partitions, Violations = 0
Routed  18/784 Partitions, Violations = 0
Routed  21/784 Partitions, Violations = 0
Routed  24/784 Partitions, Violations = 0
Routed  27/784 Partitions, Violations = 0
Routed  30/784 Partitions, Violations = 0
Routed  33/784 Partitions, Violations = 0
Routed  36/784 Partitions, Violations = 0
Routed  39/784 Partitions, Violations = 0
Routed  42/784 Partitions, Violations = 0
Routed  45/784 Partitions, Violations = 0
Routed  48/784 Partitions, Violations = 0
Routed  51/784 Partitions, Violations = 0
Routed  54/784 Partitions, Violations = 0
Routed  57/784 Partitions, Violations = 0
Routed  60/784 Partitions, Violations = 0
Routed  63/784 Partitions, Violations = 0
Routed  66/784 Partitions, Violations = 0
Routed  69/784 Partitions, Violations = 0
Routed  72/784 Partitions, Violations = 0
Routed  75/784 Partitions, Violations = 0
Routed  78/784 Partitions, Violations = 0
Routed  81/784 Partitions, Violations = 0
Routed  84/784 Partitions, Violations = 0
Routed  87/784 Partitions, Violations = 0
Routed  90/784 Partitions, Violations = 0
Routed  93/784 Partitions, Violations = 0
Routed  96/784 Partitions, Violations = 0
Routed  99/784 Partitions, Violations = 0
Routed  102/784 Partitions, Violations =        0
Routed  105/784 Partitions, Violations =        0
Routed  108/784 Partitions, Violations =        0
Routed  111/784 Partitions, Violations =        0
Routed  114/784 Partitions, Violations =        0
Routed  117/784 Partitions, Violations =        0
Routed  120/784 Partitions, Violations =        0
Routed  123/784 Partitions, Violations =        0
Routed  126/784 Partitions, Violations =        0
Routed  129/784 Partitions, Violations =        0
Routed  132/784 Partitions, Violations =        0
Routed  135/784 Partitions, Violations =        0
Routed  138/784 Partitions, Violations =        0
Routed  141/784 Partitions, Violations =        0
Routed  144/784 Partitions, Violations =        0
Routed  147/784 Partitions, Violations =        0
Routed  150/784 Partitions, Violations =        0
Routed  153/784 Partitions, Violations =        0
Routed  156/784 Partitions, Violations =        0
Routed  159/784 Partitions, Violations =        0
Routed  162/784 Partitions, Violations =        0
Routed  165/784 Partitions, Violations =        0
Routed  168/784 Partitions, Violations =        0
Routed  171/784 Partitions, Violations =        0
Routed  174/784 Partitions, Violations =        0
Routed  177/784 Partitions, Violations =        0
Routed  180/784 Partitions, Violations =        0
Routed  183/784 Partitions, Violations =        0
Routed  186/784 Partitions, Violations =        0
Routed  189/784 Partitions, Violations =        0
Routed  192/784 Partitions, Violations =        0
Routed  195/784 Partitions, Violations =        0
Routed  198/784 Partitions, Violations =        0
Routed  201/784 Partitions, Violations =        0
Routed  204/784 Partitions, Violations =        0
Routed  207/784 Partitions, Violations =        0
Routed  210/784 Partitions, Violations =        0
Routed  213/784 Partitions, Violations =        0
Routed  216/784 Partitions, Violations =        0
Routed  219/784 Partitions, Violations =        0
Routed  222/784 Partitions, Violations =        0
Routed  225/784 Partitions, Violations =        0
Routed  228/784 Partitions, Violations =        0
Routed  231/784 Partitions, Violations =        0
Routed  234/784 Partitions, Violations =        0
Routed  237/784 Partitions, Violations =        0
Routed  240/784 Partitions, Violations =        0
Routed  243/784 Partitions, Violations =        0
Routed  246/784 Partitions, Violations =        0
Routed  249/784 Partitions, Violations =        0
Routed  252/784 Partitions, Violations =        0
Routed  255/784 Partitions, Violations =        0
Routed  258/784 Partitions, Violations =        0
Routed  261/784 Partitions, Violations =        0
Routed  264/784 Partitions, Violations =        0
Routed  267/784 Partitions, Violations =        0
Routed  270/784 Partitions, Violations =        0
Routed  273/784 Partitions, Violations =        0
Routed  276/784 Partitions, Violations =        0
Routed  279/784 Partitions, Violations =        0
Routed  282/784 Partitions, Violations =        0
Routed  285/784 Partitions, Violations =        0
Routed  288/784 Partitions, Violations =        0
Routed  291/784 Partitions, Violations =        0
Routed  294/784 Partitions, Violations =        0
Routed  297/784 Partitions, Violations =        0
Routed  300/784 Partitions, Violations =        0
Routed  303/784 Partitions, Violations =        0
Routed  306/784 Partitions, Violations =        0
Routed  309/784 Partitions, Violations =        0
Routed  312/784 Partitions, Violations =        0
Routed  315/784 Partitions, Violations =        0
Routed  318/784 Partitions, Violations =        0
Routed  321/784 Partitions, Violations =        0
Routed  324/784 Partitions, Violations =        0
Routed  327/784 Partitions, Violations =        0
Routed  330/784 Partitions, Violations =        0
Routed  333/784 Partitions, Violations =        0
Routed  336/784 Partitions, Violations =        0
Routed  339/784 Partitions, Violations =        0
Routed  342/784 Partitions, Violations =        0
Routed  345/784 Partitions, Violations =        0
Routed  348/784 Partitions, Violations =        0
Routed  351/784 Partitions, Violations =        0
Routed  354/784 Partitions, Violations =        0
Routed  357/784 Partitions, Violations =        0
Routed  360/784 Partitions, Violations =        0
Routed  363/784 Partitions, Violations =        0
Routed  366/784 Partitions, Violations =        0
Routed  369/784 Partitions, Violations =        0
Routed  372/784 Partitions, Violations =        0
Routed  375/784 Partitions, Violations =        0
Routed  378/784 Partitions, Violations =        0
Routed  381/784 Partitions, Violations =        0
Routed  384/784 Partitions, Violations =        0
Routed  387/784 Partitions, Violations =        0
Routed  390/784 Partitions, Violations =        0
Routed  393/784 Partitions, Violations =        0
Routed  396/784 Partitions, Violations =        0
Routed  399/784 Partitions, Violations =        0
Routed  402/784 Partitions, Violations =        0
Routed  405/784 Partitions, Violations =        0
Routed  408/784 Partitions, Violations =        0
Routed  411/784 Partitions, Violations =        0
Routed  414/784 Partitions, Violations =        0
Routed  417/784 Partitions, Violations =        0
Routed  420/784 Partitions, Violations =        0
Routed  423/784 Partitions, Violations =        0
Routed  426/784 Partitions, Violations =        0
Routed  429/784 Partitions, Violations =        0
Routed  432/784 Partitions, Violations =        0
Routed  435/784 Partitions, Violations =        0
Routed  438/784 Partitions, Violations =        0
Routed  441/784 Partitions, Violations =        0
Routed  444/784 Partitions, Violations =        0
Routed  447/784 Partitions, Violations =        0
Routed  450/784 Partitions, Violations =        0
Routed  453/784 Partitions, Violations =        0
Routed  456/784 Partitions, Violations =        0
Routed  459/784 Partitions, Violations =        0
Routed  462/784 Partitions, Violations =        0
Routed  465/784 Partitions, Violations =        0
Routed  468/784 Partitions, Violations =        0
Routed  471/784 Partitions, Violations =        0
Routed  474/784 Partitions, Violations =        0
Routed  477/784 Partitions, Violations =        0
Routed  480/784 Partitions, Violations =        0
Routed  483/784 Partitions, Violations =        0
Routed  486/784 Partitions, Violations =        0
Routed  489/784 Partitions, Violations =        0
Routed  492/784 Partitions, Violations =        0
Routed  495/784 Partitions, Violations =        0
Routed  498/784 Partitions, Violations =        0
Routed  501/784 Partitions, Violations =        0
Routed  504/784 Partitions, Violations =        0
Routed  507/784 Partitions, Violations =        0
Routed  510/784 Partitions, Violations =        0
Routed  513/784 Partitions, Violations =        0
Routed  516/784 Partitions, Violations =        0
Routed  519/784 Partitions, Violations =        0
Routed  522/784 Partitions, Violations =        0
Routed  525/784 Partitions, Violations =        0
Routed  528/784 Partitions, Violations =        0
Routed  531/784 Partitions, Violations =        0
Routed  534/784 Partitions, Violations =        0
Routed  537/784 Partitions, Violations =        0
Routed  540/784 Partitions, Violations =        0
Routed  543/784 Partitions, Violations =        0
Routed  546/784 Partitions, Violations =        0
Routed  549/784 Partitions, Violations =        0
Routed  552/784 Partitions, Violations =        0
Routed  555/784 Partitions, Violations =        0
Routed  558/784 Partitions, Violations =        0
Routed  561/784 Partitions, Violations =        0
Routed  564/784 Partitions, Violations =        0
Routed  567/784 Partitions, Violations =        0
Routed  570/784 Partitions, Violations =        0
Routed  573/784 Partitions, Violations =        0
Routed  576/784 Partitions, Violations =        0
Routed  579/784 Partitions, Violations =        0
Routed  582/784 Partitions, Violations =        0
Routed  585/784 Partitions, Violations =        0
Routed  588/784 Partitions, Violations =        0
Routed  591/784 Partitions, Violations =        0
Routed  594/784 Partitions, Violations =        0
Routed  597/784 Partitions, Violations =        0
Routed  600/784 Partitions, Violations =        0
Routed  603/784 Partitions, Violations =        0
Routed  606/784 Partitions, Violations =        0
Routed  609/784 Partitions, Violations =        0
Routed  612/784 Partitions, Violations =        0
Routed  615/784 Partitions, Violations =        0
Routed  618/784 Partitions, Violations =        0
Routed  621/784 Partitions, Violations =        0
Routed  624/784 Partitions, Violations =        0
Routed  627/784 Partitions, Violations =        0
Routed  630/784 Partitions, Violations =        0
Routed  633/784 Partitions, Violations =        0
Routed  636/784 Partitions, Violations =        0
Routed  639/784 Partitions, Violations =        0
Routed  642/784 Partitions, Violations =        0
Routed  645/784 Partitions, Violations =        0
Routed  648/784 Partitions, Violations =        0
Routed  651/784 Partitions, Violations =        0
Routed  654/784 Partitions, Violations =        0
Routed  657/784 Partitions, Violations =        0
Routed  660/784 Partitions, Violations =        0
Routed  663/784 Partitions, Violations =        0
Routed  666/784 Partitions, Violations =        0
Routed  669/784 Partitions, Violations =        0
Routed  672/784 Partitions, Violations =        0
Routed  675/784 Partitions, Violations =        0
Routed  678/784 Partitions, Violations =        0
Routed  681/784 Partitions, Violations =        0
Routed  684/784 Partitions, Violations =        0
Routed  687/784 Partitions, Violations =        0
Routed  690/784 Partitions, Violations =        0
Routed  693/784 Partitions, Violations =        0
Routed  696/784 Partitions, Violations =        0
Routed  699/784 Partitions, Violations =        0
Routed  702/784 Partitions, Violations =        0
Routed  705/784 Partitions, Violations =        0
Routed  708/784 Partitions, Violations =        0
Routed  711/784 Partitions, Violations =        0
Routed  714/784 Partitions, Violations =        0
Routed  717/784 Partitions, Violations =        0
Routed  720/784 Partitions, Violations =        0
Routed  723/784 Partitions, Violations =        0
Routed  726/784 Partitions, Violations =        0
Routed  729/784 Partitions, Violations =        0
Routed  732/784 Partitions, Violations =        0
Routed  735/784 Partitions, Violations =        0
Routed  738/784 Partitions, Violations =        0
Routed  741/784 Partitions, Violations =        0
Routed  744/784 Partitions, Violations =        0
Routed  747/784 Partitions, Violations =        0
Routed  750/784 Partitions, Violations =        0
Routed  753/784 Partitions, Violations =        0
Routed  756/784 Partitions, Violations =        0
Routed  759/784 Partitions, Violations =        0
Routed  762/784 Partitions, Violations =        0
Routed  765/784 Partitions, Violations =        0
Routed  768/784 Partitions, Violations =        0
Routed  771/784 Partitions, Violations =        0
Routed  774/784 Partitions, Violations =        0
Routed  777/784 Partitions, Violations =        0
Routed  780/784 Partitions, Violations =        0
Routed  783/784 Partitions, Violations =        0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Iter 0] Total (MB): Used   10  Alloctr   11  Proc  596 

End DR iteration 0 with 784 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used    9  Alloctr    9  Proc  596 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used    9  Alloctr    9  Proc  596 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    2632 micron
Total Number of Contacts =             41
Total Number of Wires =                22
Total Number of PtConns =              15
Total Number of Routable Wires =       22
Total Routable Wire Length =           2626 micron
        Layer    METAL :          0 micron
        Layer   METAL2 :          5 micron
        Layer   METAL3 :          6 micron
        Layer   METAL4 :       1631 micron
        Layer   METAL5 :        989 micron
        Layer   METAL6 :          0 micron
        Via      VIA45 :         14
        Via      VIA34 :         10
        Via      VIA23 :          9
        Via     VIA12B :          8

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 41 vias)
 
    Layer VIA        =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
    Layer VIA2       =  0.00% (0      / 9       vias)
        Un-optimized = 100.00% (9       vias)
    Layer VIA3       =  0.00% (0      / 10      vias)
        Un-optimized = 100.00% (10      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
        Un-optimized = 100.00% (14      vias)
 
  Total double via conversion rate    =  0.00% (0 / 41 vias)
 
    Layer VIA        =  0.00% (0      / 8       vias)
    Layer VIA2       =  0.00% (0      / 9       vias)
    Layer VIA3       =  0.00% (0      / 10      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
 

Total number of nets = 37
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'test'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/37 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Memory usage for extraction task 101 Mbytes -- main task 246 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Warning: Layer "CONT" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
 
****************************************
Report : clock tree
Design : test
Version: G-2012.06-ICC-SP5
Date   : Wed Nov  4 10:59:23 2015
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============= Clock Tree Summary ==============
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  8         0         0         0.0035    0.0057      0              0.0000
 
****************************************
Report : qor
Design : test
Version: G-2012.06-ICC-SP5
Date   : Wed Nov  4 10:59:23 2015
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.99
  Critical Path Slack:           5.66
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.15
  Total Hold Violation:         -1.18
  No. of Hold Violations:        8.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         16
  Leaf Cell Count:                 28
  Buf/Inv Cell Count:               2
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        20
  Sequential Cell Count:            8
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       46.000000
  Noncombinational Area:    44.000000
  Buf/Inv Area:              1.500000
  Net Area:                  5.144320
  Net XLength        :        7425.42
  Net YLength        :        8367.83
  -----------------------------------
  Cell Area:                90.000000
  Design Area:              95.144320
  Net Length        :        15793.26


  Design Rules
  -----------------------------------
  Total Number of Nets:            37
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: sun

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.38
  -----------------------------------------
  Overall Compile Time:                1.50
  Overall Compile Wall Clock Time:     1.52

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.15  TNS: 1.18  Number of Violating Paths: 8

  --------------------------------------------------------------------


clock_opt completed Successfully
1
icc_shell> route_opt
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Wed Nov  4 10:59:23 2015

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    8  Alloctr    9  Proc  596 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1039.99,1039.99)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   10  Alloctr   11  Proc  596 
Net statistics:
Total number of nets     = 37
Number of nets to route  = 36
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   10  Alloctr   11  Proc  596 
Average gCell capacity  9.01     on layer (1)    METAL
Average gCell capacity  9.02     on layer (2)    METAL2
Average gCell capacity  9.02     on layer (3)    METAL3
Average gCell capacity  7.18     on layer (4)    METAL4
Average gCell capacity  4.56     on layer (5)    METAL5
Average gCell capacity  3.81     on layer (6)    METAL6
Average number of tracks per gCell 9.03  on layer (1)    METAL
Average number of tracks per gCell 9.03  on layer (2)    METAL2
Average number of tracks per gCell 9.03  on layer (3)    METAL3
Average number of tracks per gCell 7.19  on layer (4)    METAL4
Average number of tracks per gCell 4.57  on layer (5)    METAL5
Average number of tracks per gCell 3.82  on layer (6)    METAL6
Number of gCells = 473766
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   10  Alloctr   11  Proc  596 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   10  Alloctr   11  Proc  596 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   10  Alloctr   11  Proc  596 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   10  Alloctr   11  Proc  596 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    99.4 0.53 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL2   98.0 1.61 0.36 0.01 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL3   98.8 0.89 0.14 0.10 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL4   99.4 0.57 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL5   99.4 0.39 0.19 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    99.2 0.67 0.12 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00


Initial. Total Wire Length = 13120.31
Initial. Layer METAL wire length = 1560.09
Initial. Layer METAL2 wire length = 6733.54
Initial. Layer METAL3 wire length = 4179.29
Initial. Layer METAL4 wire length = 0.00
Initial. Layer METAL5 wire length = 642.57
Initial. Layer METAL6 wire length = 4.82
Initial. Total Number of Contacts = 190
Initial. Via VIA12A count = 109
Initial. Via VIA23 count = 75
Initial. Via VIA34 count = 2
Initial. Via VIA45 count = 2
Initial. Via VIA56 count = 2
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   10  Alloctr   11  Proc  596 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    99.4 0.53 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL2   98.0 1.61 0.36 0.01 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL3   98.8 0.89 0.14 0.10 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL4   99.4 0.57 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL5   99.4 0.39 0.19 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    99.2 0.67 0.12 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00


phase1. Total Wire Length = 13120.31
phase1. Layer METAL wire length = 1560.09
phase1. Layer METAL2 wire length = 6733.54
phase1. Layer METAL3 wire length = 4179.29
phase1. Layer METAL4 wire length = 0.00
phase1. Layer METAL5 wire length = 642.57
phase1. Layer METAL6 wire length = 4.82
phase1. Total Number of Contacts = 190
phase1. Via VIA12A count = 109
phase1. Via VIA23 count = 75
phase1. Via VIA34 count = 2
phase1. Via VIA45 count = 2
phase1. Via VIA56 count = 2
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   10  Alloctr   11  Proc  596 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    99.4 0.53 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL2   98.0 1.62 0.36 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL3   98.8 0.90 0.14 0.09 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL4   99.4 0.57 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL5   99.4 0.39 0.19 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    99.2 0.67 0.11 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00


phase2. Total Wire Length = 13120.31
phase2. Layer METAL wire length = 1560.09
phase2. Layer METAL2 wire length = 6733.54
phase2. Layer METAL3 wire length = 4179.29
phase2. Layer METAL4 wire length = 0.00
phase2. Layer METAL5 wire length = 642.57
phase2. Layer METAL6 wire length = 4.82
phase2. Total Number of Contacts = 190
phase2. Via VIA12A count = 109
phase2. Via VIA23 count = 75
phase2. Via VIA34 count = 2
phase2. Via VIA45 count = 2
phase2. Via VIA56 count = 2
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   10  Alloctr   11  Proc  596 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  0.15 %
Peak    vertical track utilization   = 20.00 %
Average horizontal track utilization =  0.11 %
Peak    horizontal track utilization = 30.77 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   11  Alloctr   12  Proc  596 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[GR: Done] Total (MB): Used   11  Alloctr   12  Proc  596 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    8  Alloctr    9  Proc  596 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used    9  Alloctr   10  Proc  596 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 53 of 262


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used    9  Alloctr   10  Proc  596 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used    9  Alloctr   10  Proc  596 

Number of wires with overlap after iteration 1 = 14 of 175


Wire length and via report:
---------------------------
Number of METAL wires: 21                poly_con: 0
Number of METAL2 wires: 92               VIA12A: 110
Number of METAL3 wires: 57               VIA23: 98
Number of METAL4 wires: 2                VIA34: 2
Number of METAL5 wires: 2                VIA45: 2
Number of METAL6 wires: 1                VIA56: 2
Total number of wires: 175               vias: 214

Total METAL wire length: 1568.3
Total METAL2 wire length: 6732.3
Total METAL3 wire length: 4192.4
Total METAL4 wire length: 0.1
Total METAL5 wire length: 639.1
Total METAL6 wire length: 4.1
Total wire length: 13136.2

Longest METAL wire length: 436.2
Longest METAL2 wire length: 541.2
Longest METAL3 wire length: 476.0
Longest METAL4 wire length: 0.0
Longest METAL5 wire length: 518.6
Longest METAL6 wire length: 4.1


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used    9  Alloctr    9  Proc  596 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        test_INIT_RT        
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Dr init] Total (MB): Used    9  Alloctr   10  Proc  596 
Total number of nets = 37, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/784 Partitions, Violations =  0
Routed  3/784 Partitions, Violations =  0
Routed  6/784 Partitions, Violations =  0
Routed  9/784 Partitions, Violations =  0
Routed  12/784 Partitions, Violations = 0
Routed  15/784 Partitions, Violations = 0
Routed  18/784 Partitions, Violations = 0
Routed  21/784 Partitions, Violations = 0
Routed  24/784 Partitions, Violations = 0
Routed  27/784 Partitions, Violations = 0
Routed  30/784 Partitions, Violations = 0
Routed  33/784 Partitions, Violations = 0
Routed  36/784 Partitions, Violations = 0
Routed  39/784 Partitions, Violations = 0
Routed  42/784 Partitions, Violations = 0
Routed  45/784 Partitions, Violations = 0
Routed  48/784 Partitions, Violations = 0
Routed  51/784 Partitions, Violations = 0
Routed  54/784 Partitions, Violations = 0
Routed  57/784 Partitions, Violations = 0
Routed  60/784 Partitions, Violations = 0
Routed  63/784 Partitions, Violations = 0
Routed  66/784 Partitions, Violations = 0
Routed  69/784 Partitions, Violations = 0
Routed  72/784 Partitions, Violations = 0
Routed  75/784 Partitions, Violations = 0
Routed  78/784 Partitions, Violations = 0
Routed  81/784 Partitions, Violations = 0
Routed  84/784 Partitions, Violations = 0
Routed  87/784 Partitions, Violations = 0
Routed  90/784 Partitions, Violations = 0
Routed  93/784 Partitions, Violations = 0
Routed  96/784 Partitions, Violations = 0
Routed  99/784 Partitions, Violations = 0
Routed  102/784 Partitions, Violations =        0
Routed  105/784 Partitions, Violations =        0
Routed  108/784 Partitions, Violations =        0
Routed  111/784 Partitions, Violations =        0
Routed  114/784 Partitions, Violations =        0
Routed  117/784 Partitions, Violations =        0
Routed  120/784 Partitions, Violations =        0
Routed  123/784 Partitions, Violations =        0
Routed  126/784 Partitions, Violations =        0
Routed  129/784 Partitions, Violations =        0
Routed  132/784 Partitions, Violations =        0
Routed  135/784 Partitions, Violations =        0
Routed  138/784 Partitions, Violations =        0
Routed  141/784 Partitions, Violations =        0
Routed  144/784 Partitions, Violations =        0
Routed  147/784 Partitions, Violations =        0
Routed  150/784 Partitions, Violations =        0
Routed  153/784 Partitions, Violations =        0
Routed  156/784 Partitions, Violations =        0
Routed  159/784 Partitions, Violations =        0
Routed  162/784 Partitions, Violations =        0
Routed  165/784 Partitions, Violations =        0
Routed  168/784 Partitions, Violations =        0
Routed  171/784 Partitions, Violations =        0
Routed  174/784 Partitions, Violations =        0
Routed  177/784 Partitions, Violations =        0
Routed  180/784 Partitions, Violations =        0
Routed  183/784 Partitions, Violations =        0
Routed  186/784 Partitions, Violations =        0
Routed  189/784 Partitions, Violations =        0
Routed  192/784 Partitions, Violations =        0
Routed  195/784 Partitions, Violations =        0
Routed  198/784 Partitions, Violations =        0
Routed  201/784 Partitions, Violations =        0
Routed  204/784 Partitions, Violations =        0
Routed  207/784 Partitions, Violations =        0
Routed  210/784 Partitions, Violations =        0
Routed  213/784 Partitions, Violations =        0
Routed  216/784 Partitions, Violations =        0
Routed  219/784 Partitions, Violations =        0
Routed  222/784 Partitions, Violations =        0
Routed  225/784 Partitions, Violations =        0
Routed  228/784 Partitions, Violations =        0
Routed  231/784 Partitions, Violations =        0
Routed  234/784 Partitions, Violations =        0
Routed  237/784 Partitions, Violations =        0
Routed  240/784 Partitions, Violations =        0
Routed  243/784 Partitions, Violations =        0
Routed  246/784 Partitions, Violations =        0
Routed  249/784 Partitions, Violations =        0
Routed  252/784 Partitions, Violations =        0
Routed  255/784 Partitions, Violations =        0
Routed  258/784 Partitions, Violations =        0
Routed  261/784 Partitions, Violations =        0
Routed  264/784 Partitions, Violations =        0
Routed  267/784 Partitions, Violations =        0
Routed  270/784 Partitions, Violations =        0
Routed  273/784 Partitions, Violations =        0
Routed  276/784 Partitions, Violations =        0
Routed  279/784 Partitions, Violations =        0
Routed  282/784 Partitions, Violations =        0
Routed  285/784 Partitions, Violations =        0
Routed  288/784 Partitions, Violations =        0
Routed  291/784 Partitions, Violations =        0
Routed  294/784 Partitions, Violations =        0
Routed  297/784 Partitions, Violations =        0
Routed  300/784 Partitions, Violations =        0
Routed  303/784 Partitions, Violations =        0
Routed  306/784 Partitions, Violations =        0
Routed  309/784 Partitions, Violations =        0
Routed  312/784 Partitions, Violations =        0
Routed  315/784 Partitions, Violations =        0
Routed  318/784 Partitions, Violations =        0
Routed  321/784 Partitions, Violations =        0
Routed  324/784 Partitions, Violations =        0
Routed  327/784 Partitions, Violations =        0
Routed  330/784 Partitions, Violations =        0
Routed  333/784 Partitions, Violations =        0
Routed  336/784 Partitions, Violations =        0
Routed  339/784 Partitions, Violations =        0
Routed  342/784 Partitions, Violations =        0
Routed  345/784 Partitions, Violations =        0
Routed  348/784 Partitions, Violations =        0
Routed  351/784 Partitions, Violations =        0
Routed  354/784 Partitions, Violations =        0
Routed  357/784 Partitions, Violations =        0
Routed  360/784 Partitions, Violations =        0
Routed  363/784 Partitions, Violations =        0
Routed  366/784 Partitions, Violations =        0
Routed  369/784 Partitions, Violations =        0
Routed  372/784 Partitions, Violations =        0
Routed  375/784 Partitions, Violations =        0
Routed  378/784 Partitions, Violations =        0
Routed  381/784 Partitions, Violations =        0
Routed  384/784 Partitions, Violations =        0
Routed  387/784 Partitions, Violations =        0
Routed  390/784 Partitions, Violations =        0
Routed  393/784 Partitions, Violations =        0
Routed  396/784 Partitions, Violations =        0
Routed  399/784 Partitions, Violations =        0
Routed  402/784 Partitions, Violations =        0
Routed  405/784 Partitions, Violations =        0
Routed  408/784 Partitions, Violations =        0
Routed  411/784 Partitions, Violations =        0
Routed  414/784 Partitions, Violations =        0
Routed  417/784 Partitions, Violations =        0
Routed  420/784 Partitions, Violations =        0
Routed  423/784 Partitions, Violations =        0
Routed  426/784 Partitions, Violations =        0
Routed  429/784 Partitions, Violations =        0
Routed  432/784 Partitions, Violations =        0
Routed  435/784 Partitions, Violations =        0
Routed  438/784 Partitions, Violations =        0
Routed  441/784 Partitions, Violations =        0
Routed  444/784 Partitions, Violations =        0
Routed  447/784 Partitions, Violations =        0
Routed  450/784 Partitions, Violations =        0
Routed  453/784 Partitions, Violations =        0
Routed  456/784 Partitions, Violations =        0
Routed  459/784 Partitions, Violations =        0
Routed  462/784 Partitions, Violations =        0
Routed  465/784 Partitions, Violations =        0
Routed  468/784 Partitions, Violations =        0
Routed  471/784 Partitions, Violations =        0
Routed  474/784 Partitions, Violations =        0
Routed  477/784 Partitions, Violations =        0
Routed  480/784 Partitions, Violations =        0
Routed  483/784 Partitions, Violations =        0
Routed  486/784 Partitions, Violations =        0
Routed  489/784 Partitions, Violations =        0
Routed  492/784 Partitions, Violations =        0
Routed  495/784 Partitions, Violations =        0
Routed  498/784 Partitions, Violations =        0
Routed  501/784 Partitions, Violations =        0
Routed  504/784 Partitions, Violations =        0
Routed  507/784 Partitions, Violations =        0
Routed  510/784 Partitions, Violations =        0
Routed  513/784 Partitions, Violations =        0
Routed  516/784 Partitions, Violations =        0
Routed  519/784 Partitions, Violations =        0
Routed  522/784 Partitions, Violations =        0
Routed  525/784 Partitions, Violations =        0
Routed  528/784 Partitions, Violations =        0
Routed  531/784 Partitions, Violations =        0
Routed  534/784 Partitions, Violations =        0
Routed  537/784 Partitions, Violations =        0
Routed  540/784 Partitions, Violations =        0
Routed  543/784 Partitions, Violations =        0
Routed  546/784 Partitions, Violations =        0
Routed  549/784 Partitions, Violations =        0
Routed  552/784 Partitions, Violations =        0
Routed  555/784 Partitions, Violations =        0
Routed  558/784 Partitions, Violations =        0
Routed  561/784 Partitions, Violations =        0
Routed  564/784 Partitions, Violations =        0
Routed  567/784 Partitions, Violations =        0
Routed  570/784 Partitions, Violations =        0
Routed  573/784 Partitions, Violations =        0
Routed  576/784 Partitions, Violations =        0
Routed  579/784 Partitions, Violations =        0
Routed  582/784 Partitions, Violations =        0
Routed  585/784 Partitions, Violations =        0
Routed  588/784 Partitions, Violations =        0
Routed  591/784 Partitions, Violations =        0
Routed  594/784 Partitions, Violations =        0
Routed  597/784 Partitions, Violations =        0
Routed  600/784 Partitions, Violations =        0
Routed  603/784 Partitions, Violations =        0
Routed  606/784 Partitions, Violations =        0
Routed  609/784 Partitions, Violations =        0
Routed  612/784 Partitions, Violations =        0
Routed  615/784 Partitions, Violations =        0
Routed  618/784 Partitions, Violations =        0
Routed  621/784 Partitions, Violations =        0
Routed  624/784 Partitions, Violations =        0
Routed  627/784 Partitions, Violations =        0
Routed  630/784 Partitions, Violations =        0
Routed  633/784 Partitions, Violations =        0
Routed  636/784 Partitions, Violations =        0
Routed  639/784 Partitions, Violations =        0
Routed  642/784 Partitions, Violations =        0
Routed  645/784 Partitions, Violations =        0
Routed  648/784 Partitions, Violations =        0
Routed  651/784 Partitions, Violations =        0
Routed  654/784 Partitions, Violations =        0
Routed  657/784 Partitions, Violations =        0
Routed  660/784 Partitions, Violations =        0
Routed  663/784 Partitions, Violations =        0
Routed  666/784 Partitions, Violations =        0
Routed  669/784 Partitions, Violations =        0
Routed  672/784 Partitions, Violations =        0
Routed  675/784 Partitions, Violations =        0
Routed  678/784 Partitions, Violations =        0
Routed  681/784 Partitions, Violations =        0
Routed  684/784 Partitions, Violations =        0
Routed  687/784 Partitions, Violations =        0
Routed  690/784 Partitions, Violations =        0
Routed  693/784 Partitions, Violations =        0
Routed  696/784 Partitions, Violations =        0
Routed  699/784 Partitions, Violations =        0
Routed  702/784 Partitions, Violations =        0
Routed  705/784 Partitions, Violations =        0
Routed  708/784 Partitions, Violations =        0
Routed  711/784 Partitions, Violations =        0
Routed  714/784 Partitions, Violations =        0
Routed  717/784 Partitions, Violations =        0
Routed  720/784 Partitions, Violations =        0
Routed  723/784 Partitions, Violations =        0
Routed  726/784 Partitions, Violations =        0
Routed  729/784 Partitions, Violations =        0
Routed  732/784 Partitions, Violations =        0
Routed  735/784 Partitions, Violations =        0
Routed  738/784 Partitions, Violations =        0
Routed  741/784 Partitions, Violations =        0
Routed  744/784 Partitions, Violations =        0
Routed  747/784 Partitions, Violations =        0
Routed  750/784 Partitions, Violations =        0
Routed  753/784 Partitions, Violations =        0
Routed  756/784 Partitions, Violations =        0
Routed  759/784 Partitions, Violations =        0
Routed  762/784 Partitions, Violations =        0
Routed  765/784 Partitions, Violations =        0
Routed  768/784 Partitions, Violations =        0
Routed  771/784 Partitions, Violations =        0
Routed  774/784 Partitions, Violations =        0
Routed  777/784 Partitions, Violations =        0
Routed  780/784 Partitions, Violations =        0
Routed  783/784 Partitions, Violations =        0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Iter 0] Total (MB): Used   10  Alloctr   11  Proc  596 

End DR iteration 0 with 784 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used    9  Alloctr    9  Proc  596 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used    9  Alloctr    9  Proc  596 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    15781 micron
Total Number of Contacts =             252
Total Number of Wires =                200
Total Number of PtConns =              48
Total Number of Routable Wires =       200
Total Routable Wire Length =           15762 micron
        Layer    METAL :       1571 micron
        Layer   METAL2 :       6747 micron
        Layer   METAL3 :       4200 micron
        Layer   METAL4 :       1631 micron
        Layer   METAL5 :       1629 micron
        Layer   METAL6 :          4 micron
        Via      VIA56 :          2
        Via      VIA45 :         16
        Via      VIA34 :         12
        Via      VIA23 :        106
        Via     VIA12A :         83
        Via     VIA12B :         32
        Via     VIA12f :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.40% (1 / 252 vias)
 
    Layer VIA        =  0.86% (1      / 116     vias)
        Weight 1     =  0.86% (1       vias)
        Un-optimized = 99.14% (115     vias)
    Layer VIA2       =  0.00% (0      / 106     vias)
        Un-optimized = 100.00% (106     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
    Layer VIA4       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 252 vias)
 
    Layer VIA        =  0.00% (0      / 116     vias)
    Layer VIA2       =  0.00% (0      / 106     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
    Layer VIA4       =  0.00% (0      / 16      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
 

Total number of nets = 37
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Wed Nov  4 10:59:24 2015

  Loading design 'test'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 96 Mbytes -- main task 246 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: Postroute Elmore delays will be computed using RC annotations. (TIM-234)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : test
Version: G-2012.06-ICC-SP5
Date   : Wed Nov  4 10:59:25 2015
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.76
  Critical Path Slack:           5.89
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.15
  Total Hold Violation:         -1.18
  No. of Hold Violations:        8.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         16
  Leaf Cell Count:                 28
  Buf/Inv Cell Count:               2
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        20
  Sequential Cell Count:            8
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       46.000000
  Noncombinational Area:    44.000000
  Buf/Inv Area:              1.500000
  Net Area:                  5.144320
  Net XLength        :        7403.36
  Net YLength        :        8373.37
  -----------------------------------
  Cell Area:                90.000000
  Design Area:              95.144320
  Net Length        :        15776.72


  Design Rules
  -----------------------------------
  Total Number of Nets:            37
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: sun

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.38
  -----------------------------------------
  Overall Compile Time:                1.50
  Overall Compile Wall Clock Time:     1.52

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.15  TNS: 1.18  Number of Violating Paths: 8

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.1520 TNS: 1.1820  Number of Violating Path: 8
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-30.370 100.020} -scale 0.5148
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-57.400 3.645} -scale 1.0251
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -apply
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-57.400 3.645} -scale 1.0251
icc_shell> source ./scripts/pad_cell_cons.tcl
Creating cell 'cornerll' in design 'test'.
Creating cell 'cornerlr' in design 'test'.
Creating cell 'cornerul' in design 'test'.
Creating cell 'cornerur' in design 'test'.
Creating cell 'vss1left' in design 'test'.
Creating cell 'vss1right' in design 'test'.
Creating cell 'vss1top' in design 'test'.
Creating cell 'vss1bottom' in design 'test'.
Creating cell 'vdd1left' in design 'test'.
Creating cell 'vdd1right' in design 'test'.
Creating cell 'vdd1top' in design 'test'.
Creating cell 'vdd1bottom' in design 'test'.
Creating cell 'vss2left' in design 'test'.
Creating cell 'vss2right' in design 'test'.
Creating cell 'vss2top' in design 'test'.
Creating cell 'vss2bottom' in design 'test'.
Creating cell 'vdd2left' in design 'test'.
Creating cell 'vdd2right' in design 'test'.
Creating cell 'vdd2top' in design 'test'.
Creating cell 'vdd2bottom' in design 'test'.
1
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-196.640 321.020} -scale 1.0242
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-147.220 671.930} -scale 4.0896
icc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {965.140 622.855} -scale 4.0896
icc_shell> exit

Memory usage for main task 246 Mbytes.
Memory usage for this session 246 Mbytes.
CPU usage for this session 31 seconds ( 0.01 hours ).

Thank you...

