package soc

import _ "unsafe"

const CACHE_L1_ICACHE_SHUT_IBUS0_S = 0
const CACHE_L1_ICACHE_SHUT_IBUS1_S = 1
const CACHE_L1_ICACHE_SHUT_IBUS2_S = 2
const CACHE_L1_ICACHE_SHUT_IBUS3_S = 3
const CACHE_L1_ICACHE_UNDEF_OP_S = 4
const CACHE_L1_CACHE_SHUT_DBUS2_S = 2
const CACHE_L1_CACHE_SHUT_DBUS3_S = 3
const CACHE_L1_CACHE_SHUT_DMA_S = 4
const CACHE_L1_CACHE_UNDEF_OP_S = 8
const CACHE_BYPASS_L1_ICACHE0_EN_S = 0
const CACHE_BYPASS_L1_ICACHE1_EN_S = 1
const CACHE_BYPASS_L1_ICACHE2_EN_S = 2
const CACHE_BYPASS_L1_ICACHE3_EN_S = 3
const CACHE_BYPASS_L1_DCACHE_EN_S = 4
const CACHE_L1_CACHE_ATOMIC_EN_S = 0
const CACHE_L1_ICACHE_CACHESIZE_1K_S = 0
const CACHE_L1_ICACHE_CACHESIZE_2K_S = 1
const CACHE_L1_ICACHE_CACHESIZE_4K_S = 2
const CACHE_L1_ICACHE_CACHESIZE_8K_S = 3
const CACHE_L1_ICACHE_CACHESIZE_16K_S = 4
const CACHE_L1_ICACHE_CACHESIZE_32K_S = 5
const CACHE_L1_ICACHE_CACHESIZE_64K_S = 6
const CACHE_L1_ICACHE_CACHESIZE_128K_S = 7
const CACHE_L1_ICACHE_CACHESIZE_256K_S = 8
const CACHE_L1_ICACHE_CACHESIZE_512K_S = 9
const CACHE_L1_ICACHE_CACHESIZE_1024K_S = 10
const CACHE_L1_ICACHE_CACHESIZE_2048K_S = 11
const CACHE_L1_ICACHE_CACHESIZE_4096K_S = 12
const CACHE_L1_ICACHE_BLOCKSIZE_8_S = 0
const CACHE_L1_ICACHE_BLOCKSIZE_16_S = 1
const CACHE_L1_ICACHE_BLOCKSIZE_32_S = 2
const CACHE_L1_ICACHE_BLOCKSIZE_64_S = 3
const CACHE_L1_ICACHE_BLOCKSIZE_128_S = 4
const CACHE_L1_ICACHE_BLOCKSIZE_256_S = 5
const CACHE_L1_CACHE_CACHESIZE_1K_S = 0
const CACHE_L1_CACHE_CACHESIZE_2K_S = 1
const CACHE_L1_CACHE_CACHESIZE_4K_S = 2
const CACHE_L1_CACHE_CACHESIZE_8K_S = 3
const CACHE_L1_CACHE_CACHESIZE_16K_S = 4
const CACHE_L1_CACHE_CACHESIZE_32K_S = 5
const CACHE_L1_CACHE_CACHESIZE_64K_S = 6
const CACHE_L1_CACHE_CACHESIZE_128K_S = 7
const CACHE_L1_CACHE_CACHESIZE_256K_S = 8
const CACHE_L1_CACHE_CACHESIZE_512K_S = 9
const CACHE_L1_CACHE_CACHESIZE_1024K_S = 10
const CACHE_L1_CACHE_CACHESIZE_2048K_S = 11
const CACHE_L1_CACHE_CACHESIZE_4096K_S = 12
const CACHE_L1_CACHE_BLOCKSIZE_8_S = 0
const CACHE_L1_CACHE_BLOCKSIZE_16_S = 1
const CACHE_L1_CACHE_BLOCKSIZE_32_S = 2
const CACHE_L1_CACHE_BLOCKSIZE_64_S = 3
const CACHE_L1_CACHE_BLOCKSIZE_128_S = 4
const CACHE_L1_CACHE_BLOCKSIZE_256_S = 5
const CACHE_L1_ICACHE0_WRAP_S = 0
const CACHE_L1_ICACHE1_WRAP_S = 1
const CACHE_L1_ICACHE2_WRAP_S = 2
const CACHE_L1_ICACHE3_WRAP_S = 3
const CACHE_L1_ICACHE0_TAG_MEM_FORCE_ON_S = 0
const CACHE_L1_ICACHE0_TAG_MEM_FORCE_PD_S = 1
const CACHE_L1_ICACHE0_TAG_MEM_FORCE_PU_S = 2
const CACHE_L1_ICACHE1_TAG_MEM_FORCE_ON_S = 4
const CACHE_L1_ICACHE1_TAG_MEM_FORCE_PD_S = 5
const CACHE_L1_ICACHE1_TAG_MEM_FORCE_PU_S = 6
const CACHE_L1_ICACHE2_TAG_MEM_FORCE_ON_S = 8
const CACHE_L1_ICACHE2_TAG_MEM_FORCE_PD_S = 9
const CACHE_L1_ICACHE2_TAG_MEM_FORCE_PU_S = 10
const CACHE_L1_ICACHE3_TAG_MEM_FORCE_ON_S = 12
const CACHE_L1_ICACHE3_TAG_MEM_FORCE_PD_S = 13
const CACHE_L1_ICACHE3_TAG_MEM_FORCE_PU_S = 14
const CACHE_L1_ICACHE0_DATA_MEM_FORCE_ON_S = 0
const CACHE_L1_ICACHE0_DATA_MEM_FORCE_PD_S = 1
const CACHE_L1_ICACHE0_DATA_MEM_FORCE_PU_S = 2
const CACHE_L1_ICACHE1_DATA_MEM_FORCE_ON_S = 4
const CACHE_L1_ICACHE1_DATA_MEM_FORCE_PD_S = 5
const CACHE_L1_ICACHE1_DATA_MEM_FORCE_PU_S = 6
const CACHE_L1_ICACHE2_DATA_MEM_FORCE_ON_S = 8
const CACHE_L1_ICACHE2_DATA_MEM_FORCE_PD_S = 9
const CACHE_L1_ICACHE2_DATA_MEM_FORCE_PU_S = 10
const CACHE_L1_ICACHE3_DATA_MEM_FORCE_ON_S = 12
const CACHE_L1_ICACHE3_DATA_MEM_FORCE_PD_S = 13
const CACHE_L1_ICACHE3_DATA_MEM_FORCE_PU_S = 14
const CACHE_L1_ICACHE0_FREEZE_EN_S = 0
const CACHE_L1_ICACHE0_FREEZE_MODE_S = 1
const CACHE_L1_ICACHE0_FREEZE_DONE_S = 2
const CACHE_L1_ICACHE1_FREEZE_EN_S = 4
const CACHE_L1_ICACHE1_FREEZE_MODE_S = 5
const CACHE_L1_ICACHE1_FREEZE_DONE_S = 6
const CACHE_L1_ICACHE2_FREEZE_EN_S = 8
const CACHE_L1_ICACHE2_FREEZE_MODE_S = 9
const CACHE_L1_ICACHE2_FREEZE_DONE_S = 10
const CACHE_L1_ICACHE3_FREEZE_EN_S = 12
const CACHE_L1_ICACHE3_FREEZE_MODE_S = 13
const CACHE_L1_ICACHE3_FREEZE_DONE_S = 14
const CACHE_L1_ICACHE0_DATA_MEM_RD_EN_S = 0
const CACHE_L1_ICACHE0_DATA_MEM_WR_EN_S = 1
const CACHE_L1_ICACHE1_DATA_MEM_RD_EN_S = 4
const CACHE_L1_ICACHE1_DATA_MEM_WR_EN_S = 5
const CACHE_L1_ICACHE2_DATA_MEM_RD_EN_S = 8
const CACHE_L1_ICACHE2_DATA_MEM_WR_EN_S = 9
const CACHE_L1_ICACHE3_DATA_MEM_RD_EN_S = 12
const CACHE_L1_ICACHE3_DATA_MEM_WR_EN_S = 13
const CACHE_L1_ICACHE0_TAG_MEM_RD_EN_S = 0
const CACHE_L1_ICACHE0_TAG_MEM_WR_EN_S = 1
const CACHE_L1_ICACHE1_TAG_MEM_RD_EN_S = 4
const CACHE_L1_ICACHE1_TAG_MEM_WR_EN_S = 5
const CACHE_L1_ICACHE2_TAG_MEM_RD_EN_S = 8
const CACHE_L1_ICACHE2_TAG_MEM_WR_EN_S = 9
const CACHE_L1_ICACHE3_TAG_MEM_RD_EN_S = 12
const CACHE_L1_ICACHE3_TAG_MEM_WR_EN_S = 13
const CACHE_L1_ICACHE0_PRELOCK_SCT0_EN_S = 0
const CACHE_L1_ICACHE0_PRELOCK_SCT1_EN_S = 1
const CACHE_L1_ICACHE0_PRELOCK_RGID_S = 2
const CACHE_L1_ICACHE0_PRELOCK_SCT0_ADDR_S = 0
const CACHE_L1_ICACHE0_PRELOCK_SCT1_ADDR_S = 0
const CACHE_L1_ICACHE0_PRELOCK_SCT0_SIZE_S = 0
const CACHE_L1_ICACHE0_PRELOCK_SCT1_SIZE_S = 16
const CACHE_L1_ICACHE1_PRELOCK_SCT0_EN_S = 0
const CACHE_L1_ICACHE1_PRELOCK_SCT1_EN_S = 1
const CACHE_L1_ICACHE1_PRELOCK_RGID_S = 2
const CACHE_L1_ICACHE1_PRELOCK_SCT0_ADDR_S = 0
const CACHE_L1_ICACHE1_PRELOCK_SCT1_ADDR_S = 0
const CACHE_L1_ICACHE1_PRELOCK_SCT0_SIZE_S = 0
const CACHE_L1_ICACHE1_PRELOCK_SCT1_SIZE_S = 16
const CACHE_L1_ICACHE2_PRELOCK_SCT0_EN_S = 0
const CACHE_L1_ICACHE2_PRELOCK_SCT1_EN_S = 1
const CACHE_L1_ICACHE2_PRELOCK_RGID_S = 2
const CACHE_L1_ICACHE2_PRELOCK_SCT0_ADDR_S = 0
const CACHE_L1_ICACHE2_PRELOCK_SCT1_ADDR_S = 0
const CACHE_L1_ICACHE2_PRELOCK_SCT0_SIZE_S = 0
const CACHE_L1_ICACHE2_PRELOCK_SCT1_SIZE_S = 16
const CACHE_L1_ICACHE3_PRELOCK_SCT0_EN_S = 0
const CACHE_L1_ICACHE3_PRELOCK_SCT1_EN_S = 1
const CACHE_L1_ICACHE3_PRELOCK_RGID_S = 2
const CACHE_L1_ICACHE3_PRELOCK_SCT0_ADDR_S = 0
const CACHE_L1_ICACHE3_PRELOCK_SCT1_ADDR_S = 0
const CACHE_L1_ICACHE3_PRELOCK_SCT0_SIZE_S = 0
const CACHE_L1_ICACHE3_PRELOCK_SCT1_SIZE_S = 16
const CACHE_LOCK_RGID_S = 3
const CACHE_SYNC_RGID_S = 5
const CACHE_L1_ICACHE0_PRELOAD_ENA_S = 0
const CACHE_L1_ICACHE0_PRELOAD_DONE_S = 1
const CACHE_L1_ICACHE0_PRELOAD_ORDER_S = 2
const CACHE_L1_ICACHE0_PRELOAD_RGID_S = 3
const CACHE_L1_ICACHE0_PRELOAD_ADDR_S = 0
const CACHE_L1_ICACHE0_PRELOAD_SIZE_S = 0
const CACHE_L1_ICACHE1_PRELOAD_ENA_S = 0
const CACHE_L1_ICACHE1_PRELOAD_DONE_S = 1
const CACHE_L1_ICACHE1_PRELOAD_ORDER_S = 2
const CACHE_L1_ICACHE1_PRELOAD_RGID_S = 3
const CACHE_L1_ICACHE1_PRELOAD_ADDR_S = 0
const CACHE_L1_ICACHE1_PRELOAD_SIZE_S = 0
const CACHE_L1_ICACHE2_PRELOAD_ENA_S = 0
const CACHE_L1_ICACHE2_PRELOAD_DONE_S = 1
const CACHE_L1_ICACHE2_PRELOAD_ORDER_S = 2
const CACHE_L1_ICACHE2_PRELOAD_RGID_S = 3
const CACHE_L1_ICACHE2_PRELOAD_ADDR_S = 0
const CACHE_L1_ICACHE2_PRELOAD_SIZE_S = 0
const CACHE_L1_ICACHE3_PRELOAD_ENA_S = 0
const CACHE_L1_ICACHE3_PRELOAD_DONE_S = 1
const CACHE_L1_ICACHE3_PRELOAD_ORDER_S = 2
const CACHE_L1_ICACHE3_PRELOAD_RGID_S = 3
const CACHE_L1_ICACHE3_PRELOAD_ADDR_S = 0
const CACHE_L1_ICACHE3_PRELOAD_SIZE_S = 0
const CACHE_L1_ICACHE0_AUTOLOAD_ENA_S = 0
const CACHE_L1_ICACHE0_AUTOLOAD_DONE_S = 1
const CACHE_L1_ICACHE0_AUTOLOAD_ORDER_S = 2
const CACHE_L1_ICACHE0_AUTOLOAD_TRIGGER_MODE_S = 3
const CACHE_L1_ICACHE0_AUTOLOAD_SCT0_ENA_S = 8
const CACHE_L1_ICACHE0_AUTOLOAD_SCT1_ENA_S = 9
const CACHE_L1_ICACHE0_AUTOLOAD_RGID_S = 10
const CACHE_L1_ICACHE0_AUTOLOAD_SCT0_ADDR_S = 0
const CACHE_L1_ICACHE0_AUTOLOAD_SCT0_SIZE_S = 0
const CACHE_L1_ICACHE0_AUTOLOAD_SCT1_ADDR_S = 0
const CACHE_L1_ICACHE0_AUTOLOAD_SCT1_SIZE_S = 0
const CACHE_L1_ICACHE1_AUTOLOAD_ENA_S = 0
const CACHE_L1_ICACHE1_AUTOLOAD_DONE_S = 1
const CACHE_L1_ICACHE1_AUTOLOAD_ORDER_S = 2
const CACHE_L1_ICACHE1_AUTOLOAD_TRIGGER_MODE_S = 3
const CACHE_L1_ICACHE1_AUTOLOAD_SCT0_ENA_S = 8
const CACHE_L1_ICACHE1_AUTOLOAD_SCT1_ENA_S = 9
const CACHE_L1_ICACHE1_AUTOLOAD_RGID_S = 10
const CACHE_L1_ICACHE1_AUTOLOAD_SCT0_ADDR_S = 0
const CACHE_L1_ICACHE1_AUTOLOAD_SCT0_SIZE_S = 0
const CACHE_L1_ICACHE1_AUTOLOAD_SCT1_ADDR_S = 0
const CACHE_L1_ICACHE1_AUTOLOAD_SCT1_SIZE_S = 0
const CACHE_L1_ICACHE2_AUTOLOAD_ENA_S = 0
const CACHE_L1_ICACHE2_AUTOLOAD_DONE_S = 1
const CACHE_L1_ICACHE2_AUTOLOAD_ORDER_S = 2
const CACHE_L1_ICACHE2_AUTOLOAD_TRIGGER_MODE_S = 3
const CACHE_L1_ICACHE2_AUTOLOAD_SCT0_ENA_S = 8
const CACHE_L1_ICACHE2_AUTOLOAD_SCT1_ENA_S = 9
const CACHE_L1_ICACHE2_AUTOLOAD_RGID_S = 10
const CACHE_L1_ICACHE2_AUTOLOAD_SCT0_ADDR_S = 0
const CACHE_L1_ICACHE2_AUTOLOAD_SCT0_SIZE_S = 0
const CACHE_L1_ICACHE2_AUTOLOAD_SCT1_ADDR_S = 0
const CACHE_L1_ICACHE2_AUTOLOAD_SCT1_SIZE_S = 0
const CACHE_L1_ICACHE3_AUTOLOAD_ENA_S = 0
const CACHE_L1_ICACHE3_AUTOLOAD_DONE_S = 1
const CACHE_L1_ICACHE3_AUTOLOAD_ORDER_S = 2
const CACHE_L1_ICACHE3_AUTOLOAD_TRIGGER_MODE_S = 3
const CACHE_L1_ICACHE3_AUTOLOAD_SCT0_ENA_S = 8
const CACHE_L1_ICACHE3_AUTOLOAD_SCT1_ENA_S = 9
const CACHE_L1_ICACHE3_AUTOLOAD_RGID_S = 10
const CACHE_L1_ICACHE3_AUTOLOAD_SCT0_ADDR_S = 0
const CACHE_L1_ICACHE3_AUTOLOAD_SCT0_SIZE_S = 0
const CACHE_L1_ICACHE3_AUTOLOAD_SCT1_ADDR_S = 0
const CACHE_L1_ICACHE3_AUTOLOAD_SCT1_SIZE_S = 0
const CACHE_L1_CACHE_AUTOLOAD_SCT2_ENA_S = 10
const CACHE_L1_CACHE_AUTOLOAD_SCT3_ENA_S = 11
const CACHE_L1_CACHE_AUTOLOAD_RGID_S = 12
const CACHE_L1_IBUS0_OVF_INT_ENA_S = 0
const CACHE_L1_IBUS1_OVF_INT_ENA_S = 1
const CACHE_L1_IBUS2_OVF_INT_ENA_S = 2
const CACHE_L1_IBUS3_OVF_INT_ENA_S = 3
const CACHE_L1_DBUS2_OVF_INT_ENA_S = 6
const CACHE_L1_DBUS3_OVF_INT_ENA_S = 7
const CACHE_L1_IBUS0_OVF_INT_CLR_S = 0
const CACHE_L1_IBUS1_OVF_INT_CLR_S = 1
const CACHE_L1_IBUS2_OVF_INT_CLR_S = 2
const CACHE_L1_IBUS3_OVF_INT_CLR_S = 3
const CACHE_L1_DBUS2_OVF_INT_CLR_S = 6
const CACHE_L1_DBUS3_OVF_INT_CLR_S = 7
const CACHE_L1_IBUS0_OVF_INT_RAW_S = 0
const CACHE_L1_IBUS1_OVF_INT_RAW_S = 1
const CACHE_L1_IBUS2_OVF_INT_RAW_S = 2
const CACHE_L1_IBUS3_OVF_INT_RAW_S = 3
const CACHE_L1_DBUS2_OVF_INT_RAW_S = 6
const CACHE_L1_DBUS3_OVF_INT_RAW_S = 7
const CACHE_L1_IBUS0_OVF_INT_ST_S = 0
const CACHE_L1_IBUS1_OVF_INT_ST_S = 1
const CACHE_L1_IBUS2_OVF_INT_ST_S = 2
const CACHE_L1_IBUS3_OVF_INT_ST_S = 3
const CACHE_L1_DBUS2_OVF_INT_ST_S = 6
const CACHE_L1_DBUS3_OVF_INT_ST_S = 7
const CACHE_L1_ICACHE0_FAIL_INT_ENA_S = 0
const CACHE_L1_ICACHE1_FAIL_INT_ENA_S = 1
const CACHE_L1_ICACHE2_FAIL_INT_ENA_S = 2
const CACHE_L1_ICACHE3_FAIL_INT_ENA_S = 3
const CACHE_L1_ICACHE0_FAIL_INT_CLR_S = 0
const CACHE_L1_ICACHE1_FAIL_INT_CLR_S = 1
const CACHE_L1_ICACHE2_FAIL_INT_CLR_S = 2
const CACHE_L1_ICACHE3_FAIL_INT_CLR_S = 3
const CACHE_L1_ICACHE0_FAIL_INT_RAW_S = 0
const CACHE_L1_ICACHE1_FAIL_INT_RAW_S = 1
const CACHE_L1_ICACHE2_FAIL_INT_RAW_S = 2
const CACHE_L1_ICACHE3_FAIL_INT_RAW_S = 3
const CACHE_L1_ICACHE0_FAIL_INT_ST_S = 0
const CACHE_L1_ICACHE1_FAIL_INT_ST_S = 1
const CACHE_L1_ICACHE2_FAIL_INT_ST_S = 2
const CACHE_L1_ICACHE3_FAIL_INT_ST_S = 3
const CACHE_L1_IBUS0_CNT_ENA_S = 0
const CACHE_L1_IBUS1_CNT_ENA_S = 1
const CACHE_L1_IBUS2_CNT_ENA_S = 2
const CACHE_L1_IBUS3_CNT_ENA_S = 3
const CACHE_L1_DBUS2_CNT_ENA_S = 6
const CACHE_L1_DBUS3_CNT_ENA_S = 7
const CACHE_L1_IBUS0_CNT_CLR_S = 16
const CACHE_L1_IBUS1_CNT_CLR_S = 17
const CACHE_L1_IBUS2_CNT_CLR_S = 18
const CACHE_L1_IBUS3_CNT_CLR_S = 19
const CACHE_L1_DBUS2_CNT_CLR_S = 22
const CACHE_L1_DBUS3_CNT_CLR_S = 23
const CACHE_L1_IBUS0_HIT_CNT_S = 0
const CACHE_L1_IBUS0_MISS_CNT_S = 0
const CACHE_L1_IBUS0_CONFLICT_CNT_S = 0
const CACHE_L1_IBUS0_NXTLVL_CNT_S = 0
const CACHE_L1_IBUS1_HIT_CNT_S = 0
const CACHE_L1_IBUS1_MISS_CNT_S = 0
const CACHE_L1_IBUS1_CONFLICT_CNT_S = 0
const CACHE_L1_IBUS1_NXTLVL_CNT_S = 0
const CACHE_L1_IBUS2_HIT_CNT_S = 0
const CACHE_L1_IBUS2_MISS_CNT_S = 0
const CACHE_L1_IBUS2_CONFLICT_CNT_S = 0
const CACHE_L1_IBUS2_NXTLVL_CNT_S = 0
const CACHE_L1_IBUS3_HIT_CNT_S = 0
const CACHE_L1_IBUS3_MISS_CNT_S = 0
const CACHE_L1_IBUS3_CONFLICT_CNT_S = 0
const CACHE_L1_IBUS3_NXTLVL_CNT_S = 0
const CACHE_L1_DBUS2_HIT_CNT_S = 0
const CACHE_L1_DBUS2_MISS_CNT_S = 0
const CACHE_L1_DBUS2_CONFLICT_CNT_S = 0
const CACHE_L1_DBUS2_NXTLVL_CNT_S = 0
const CACHE_L1_DBUS3_HIT_CNT_S = 0
const CACHE_L1_DBUS3_MISS_CNT_S = 0
const CACHE_L1_DBUS3_CONFLICT_CNT_S = 0
const CACHE_L1_DBUS3_NXTLVL_CNT_S = 0
const CACHE_L1_ICACHE0_FAIL_ID_S = 0
const CACHE_L1_ICACHE0_FAIL_ATTR_S = 16
const CACHE_L1_ICACHE0_FAIL_ADDR_S = 0
const CACHE_L1_ICACHE1_FAIL_ID_S = 0
const CACHE_L1_ICACHE1_FAIL_ATTR_S = 16
const CACHE_L1_ICACHE1_FAIL_ADDR_S = 0
const CACHE_L1_ICACHE2_FAIL_ID_S = 0
const CACHE_L1_ICACHE2_FAIL_ATTR_S = 16
const CACHE_L1_ICACHE2_FAIL_ADDR_S = 0
const CACHE_L1_ICACHE3_FAIL_ID_S = 0
const CACHE_L1_ICACHE3_FAIL_ATTR_S = 16
const CACHE_L1_ICACHE3_FAIL_ADDR_S = 0
const CACHE_L1_ICACHE0_PLD_DONE_INT_ENA_S = 0
const CACHE_L1_ICACHE1_PLD_DONE_INT_ENA_S = 1
const CACHE_L1_ICACHE2_PLD_DONE_INT_ENA_S = 2
const CACHE_L1_ICACHE3_PLD_DONE_INT_ENA_S = 3
const CACHE_L1_ICACHE0_PLD_ERR_INT_ENA_S = 7
const CACHE_L1_ICACHE1_PLD_ERR_INT_ENA_S = 8
const CACHE_L1_ICACHE2_PLD_ERR_INT_ENA_S = 9
const CACHE_L1_ICACHE3_PLD_ERR_INT_ENA_S = 10
const CACHE_L1_ICACHE0_PLD_DONE_INT_CLR_S = 0
const CACHE_L1_ICACHE1_PLD_DONE_INT_CLR_S = 1
const CACHE_L1_ICACHE2_PLD_DONE_INT_CLR_S = 2
const CACHE_L1_ICACHE3_PLD_DONE_INT_CLR_S = 3
const CACHE_L1_ICACHE0_PLD_ERR_INT_CLR_S = 7
const CACHE_L1_ICACHE1_PLD_ERR_INT_CLR_S = 8
const CACHE_L1_ICACHE2_PLD_ERR_INT_CLR_S = 9
const CACHE_L1_ICACHE3_PLD_ERR_INT_CLR_S = 10
const CACHE_L1_ICACHE0_PLD_DONE_INT_RAW_S = 0
const CACHE_L1_ICACHE1_PLD_DONE_INT_RAW_S = 1
const CACHE_L1_ICACHE2_PLD_DONE_INT_RAW_S = 2
const CACHE_L1_ICACHE3_PLD_DONE_INT_RAW_S = 3
const CACHE_L1_ICACHE0_PLD_ERR_INT_RAW_S = 7
const CACHE_L1_ICACHE1_PLD_ERR_INT_RAW_S = 8
const CACHE_L1_ICACHE2_PLD_ERR_INT_RAW_S = 9
const CACHE_L1_ICACHE3_PLD_ERR_INT_RAW_S = 10
const CACHE_L1_ICACHE0_PLD_DONE_INT_ST_S = 0
const CACHE_L1_ICACHE1_PLD_DONE_INT_ST_S = 1
const CACHE_L1_ICACHE2_PLD_DONE_INT_ST_S = 2
const CACHE_L1_ICACHE3_PLD_DONE_INT_ST_S = 3
const CACHE_L1_ICACHE0_PLD_ERR_INT_ST_S = 7
const CACHE_L1_ICACHE1_PLD_ERR_INT_ST_S = 8
const CACHE_L1_ICACHE2_PLD_ERR_INT_ST_S = 9
const CACHE_L1_ICACHE3_PLD_ERR_INT_ST_S = 10
const CACHE_L1_ICACHE0_PLD_ERR_CODE_S = 0
const CACHE_L1_ICACHE1_PLD_ERR_CODE_S = 2
const CACHE_L1_ICACHE2_PLD_ERR_CODE_S = 4
const CACHE_L1_ICACHE3_PLD_ERR_CODE_S = 6
const CACHE_L1_ICACHE0_SYNC_RST_S = 0
const CACHE_L1_ICACHE1_SYNC_RST_S = 1
const CACHE_L1_ICACHE2_SYNC_RST_S = 2
const CACHE_L1_ICACHE3_SYNC_RST_S = 3
const CACHE_L1_ICACHE0_PLD_RST_S = 0
const CACHE_L1_ICACHE1_PLD_RST_S = 1
const CACHE_L1_ICACHE2_PLD_RST_S = 2
const CACHE_L1_ICACHE3_PLD_RST_S = 3
const CACHE_L1_ICACHE0_ALD_BUF_CLR_S = 0
const CACHE_L1_ICACHE1_ALD_BUF_CLR_S = 1
const CACHE_L1_ICACHE2_ALD_BUF_CLR_S = 2
const CACHE_L1_ICACHE3_ALD_BUF_CLR_S = 3
const CACHE_L1_ICACHE0_UNALLOC_CLR_S = 0
const CACHE_L1_ICACHE1_UNALLOC_CLR_S = 1
const CACHE_L1_ICACHE2_UNALLOC_CLR_S = 2
const CACHE_L1_ICACHE3_UNALLOC_CLR_S = 3
const CACHE_L1_ICACHE0_TAG_OBJECT_S = 0
const CACHE_L1_ICACHE1_TAG_OBJECT_S = 1
const CACHE_L1_ICACHE2_TAG_OBJECT_S = 2
const CACHE_L1_ICACHE3_TAG_OBJECT_S = 3
const CACHE_L1_ICACHE0_MEM_OBJECT_S = 6
const CACHE_L1_ICACHE1_MEM_OBJECT_S = 7
const CACHE_L1_ICACHE2_MEM_OBJECT_S = 8
const CACHE_L1_ICACHE3_MEM_OBJECT_S = 9
const CACHE_LEVEL_SPLIT0_S = 0
const CACHE_L2_CACHE_SHUT_DMA_S = 4
const CACHE_L2_CACHE_UNDEF_OP_S = 5
const CACHE_BYPASS_L2_CACHE_EN_S = 5
const CACHE_L2_CACHE_CACHESIZE_1K_S = 0
const CACHE_L2_CACHE_CACHESIZE_2K_S = 1
const CACHE_L2_CACHE_CACHESIZE_4K_S = 2
const CACHE_L2_CACHE_CACHESIZE_8K_S = 3
const CACHE_L2_CACHE_CACHESIZE_16K_S = 4
const CACHE_L2_CACHE_CACHESIZE_32K_S = 5
const CACHE_L2_CACHE_CACHESIZE_64K_S = 6
const CACHE_L2_CACHE_CACHESIZE_128K_S = 7
const CACHE_L2_CACHE_CACHESIZE_256K_S = 8
const CACHE_L2_CACHE_CACHESIZE_512K_S = 9
const CACHE_L2_CACHE_CACHESIZE_1024K_S = 10
const CACHE_L2_CACHE_CACHESIZE_2048K_S = 11
const CACHE_L2_CACHE_CACHESIZE_4096K_S = 12
const CACHE_L2_CACHE_BLOCKSIZE_8_S = 0
const CACHE_L2_CACHE_BLOCKSIZE_16_S = 1
const CACHE_L2_CACHE_BLOCKSIZE_32_S = 2
const CACHE_L2_CACHE_BLOCKSIZE_64_S = 3
const CACHE_L2_CACHE_BLOCKSIZE_128_S = 4
const CACHE_L2_CACHE_BLOCKSIZE_256_S = 5
const CACHE_L2_CACHE_WRAP_S = 5
const CACHE_L2_CACHE_TAG_MEM_FORCE_ON_S = 20
const CACHE_L2_CACHE_TAG_MEM_FORCE_PD_S = 21
const CACHE_L2_CACHE_TAG_MEM_FORCE_PU_S = 22
const CACHE_L2_CACHE_DATA_MEM_FORCE_ON_S = 20
const CACHE_L2_CACHE_DATA_MEM_FORCE_PD_S = 21
const CACHE_L2_CACHE_DATA_MEM_FORCE_PU_S = 22
const CACHE_L2_CACHE_FREEZE_EN_S = 20
const CACHE_L2_CACHE_FREEZE_MODE_S = 21
const CACHE_L2_CACHE_FREEZE_DONE_S = 22
const CACHE_L2_CACHE_DATA_MEM_RD_EN_S = 20
const CACHE_L2_CACHE_DATA_MEM_WR_EN_S = 21
const CACHE_L2_CACHE_TAG_MEM_RD_EN_S = 20
const CACHE_L2_CACHE_TAG_MEM_WR_EN_S = 21
const CACHE_L2_CACHE_PRELOCK_SCT0_EN_S = 0
const CACHE_L2_CACHE_PRELOCK_SCT1_EN_S = 1
const CACHE_L2_CACHE_PRELOCK_RGID_S = 2
const CACHE_L2_CACHE_PRELOCK_SCT0_ADDR_S = 0
const CACHE_L2_CACHE_PRELOCK_SCT1_ADDR_S = 0
const CACHE_L2_CACHE_PRELOCK_SCT0_SIZE_S = 0
const CACHE_L2_CACHE_PRELOCK_SCT1_SIZE_S = 16
const CACHE_L2_CACHE_PRELOAD_ENA_S = 0
const CACHE_L2_CACHE_PRELOAD_DONE_S = 1
const CACHE_L2_CACHE_PRELOAD_ORDER_S = 2
const CACHE_L2_CACHE_PRELOAD_RGID_S = 3
const CACHE_L2_CACHE_PRELOAD_ADDR_S = 0
const CACHE_L2_CACHE_PRELOAD_SIZE_S = 0
const CACHE_L2_CACHE_AUTOLOAD_ENA_S = 0
const CACHE_L2_CACHE_AUTOLOAD_DONE_S = 1
const CACHE_L2_CACHE_AUTOLOAD_ORDER_S = 2
const CACHE_L2_CACHE_AUTOLOAD_TRIGGER_MODE_S = 3
const CACHE_L2_CACHE_AUTOLOAD_SCT0_ENA_S = 8
const CACHE_L2_CACHE_AUTOLOAD_SCT1_ENA_S = 9
const CACHE_L2_CACHE_AUTOLOAD_SCT2_ENA_S = 10
const CACHE_L2_CACHE_AUTOLOAD_SCT3_ENA_S = 11
const CACHE_L2_CACHE_AUTOLOAD_RGID_S = 12
const CACHE_L2_CACHE_AUTOLOAD_SCT0_ADDR_S = 0
const CACHE_L2_CACHE_AUTOLOAD_SCT0_SIZE_S = 0
const CACHE_L2_CACHE_AUTOLOAD_SCT1_ADDR_S = 0
const CACHE_L2_CACHE_AUTOLOAD_SCT1_SIZE_S = 0
const CACHE_L2_CACHE_AUTOLOAD_SCT2_ADDR_S = 0
const CACHE_L2_CACHE_AUTOLOAD_SCT2_SIZE_S = 0
const CACHE_L2_CACHE_AUTOLOAD_SCT3_ADDR_S = 0
const CACHE_L2_CACHE_AUTOLOAD_SCT3_SIZE_S = 0
const CACHE_L2_IBUS0_OVF_INT_ENA_S = 8
const CACHE_L2_IBUS1_OVF_INT_ENA_S = 9
const CACHE_L2_IBUS2_OVF_INT_ENA_S = 10
const CACHE_L2_IBUS3_OVF_INT_ENA_S = 11
const CACHE_L2_DBUS0_OVF_INT_ENA_S = 12
const CACHE_L2_DBUS1_OVF_INT_ENA_S = 13
const CACHE_L2_DBUS2_OVF_INT_ENA_S = 14
const CACHE_L2_DBUS3_OVF_INT_ENA_S = 15
const CACHE_L2_IBUS0_OVF_INT_CLR_S = 8
const CACHE_L2_IBUS1_OVF_INT_CLR_S = 9
const CACHE_L2_IBUS2_OVF_INT_CLR_S = 10
const CACHE_L2_IBUS3_OVF_INT_CLR_S = 11
const CACHE_L2_DBUS0_OVF_INT_CLR_S = 12
const CACHE_L2_DBUS1_OVF_INT_CLR_S = 13
const CACHE_L2_DBUS2_OVF_INT_CLR_S = 14
const CACHE_L2_DBUS3_OVF_INT_CLR_S = 15
const CACHE_L2_IBUS0_OVF_INT_RAW_S = 8
const CACHE_L2_IBUS1_OVF_INT_RAW_S = 9
const CACHE_L2_IBUS2_OVF_INT_RAW_S = 10
const CACHE_L2_IBUS3_OVF_INT_RAW_S = 11
const CACHE_L2_DBUS0_OVF_INT_RAW_S = 12
const CACHE_L2_DBUS1_OVF_INT_RAW_S = 13
const CACHE_L2_DBUS2_OVF_INT_RAW_S = 14
const CACHE_L2_DBUS3_OVF_INT_RAW_S = 15
const CACHE_L2_IBUS0_OVF_INT_ST_S = 8
const CACHE_L2_IBUS1_OVF_INT_ST_S = 9
const CACHE_L2_IBUS2_OVF_INT_ST_S = 10
const CACHE_L2_IBUS3_OVF_INT_ST_S = 11
const CACHE_L2_DBUS0_OVF_INT_ST_S = 12
const CACHE_L2_DBUS1_OVF_INT_ST_S = 13
const CACHE_L2_DBUS2_OVF_INT_ST_S = 14
const CACHE_L2_DBUS3_OVF_INT_ST_S = 15
const CACHE_L2_CACHE_FAIL_INT_ENA_S = 5
const CACHE_L2_CACHE_FAIL_INT_CLR_S = 5
const CACHE_L2_CACHE_FAIL_INT_RAW_S = 5
const CACHE_L2_CACHE_FAIL_INT_ST_S = 5
const CACHE_L2_IBUS0_CNT_ENA_S = 8
const CACHE_L2_IBUS1_CNT_ENA_S = 9
const CACHE_L2_IBUS2_CNT_ENA_S = 10
const CACHE_L2_IBUS3_CNT_ENA_S = 11
const CACHE_L2_DBUS0_CNT_ENA_S = 12
const CACHE_L2_DBUS1_CNT_ENA_S = 13
const CACHE_L2_DBUS2_CNT_ENA_S = 14
const CACHE_L2_DBUS3_CNT_ENA_S = 15
const CACHE_L2_IBUS0_CNT_CLR_S = 24
const CACHE_L2_IBUS1_CNT_CLR_S = 25
const CACHE_L2_IBUS2_CNT_CLR_S = 26
const CACHE_L2_IBUS3_CNT_CLR_S = 27
const CACHE_L2_DBUS0_CNT_CLR_S = 28
const CACHE_L2_DBUS1_CNT_CLR_S = 29
const CACHE_L2_DBUS2_CNT_CLR_S = 30
const CACHE_L2_DBUS3_CNT_CLR_S = 31
const CACHE_L2_IBUS0_HIT_CNT_S = 0
const CACHE_L2_IBUS0_MISS_CNT_S = 0
const CACHE_L2_IBUS0_CONFLICT_CNT_S = 0
const CACHE_L2_IBUS0_NXTLVL_CNT_S = 0
const CACHE_L2_IBUS1_HIT_CNT_S = 0
const CACHE_L2_IBUS1_MISS_CNT_S = 0
const CACHE_L2_IBUS1_CONFLICT_CNT_S = 0
const CACHE_L2_IBUS1_NXTLVL_CNT_S = 0
const CACHE_L2_IBUS2_HIT_CNT_S = 0
const CACHE_L2_IBUS2_MISS_CNT_S = 0
const CACHE_L2_IBUS2_CONFLICT_CNT_S = 0
const CACHE_L2_IBUS2_NXTLVL_CNT_S = 0
const CACHE_L2_IBUS3_HIT_CNT_S = 0
const CACHE_L2_IBUS3_MISS_CNT_S = 0
const CACHE_L2_IBUS3_CONFLICT_CNT_S = 0
const CACHE_L2_IBUS3_NXTLVL_CNT_S = 0
const CACHE_L2_DBUS0_HIT_CNT_S = 0
const CACHE_L2_DBUS0_MISS_CNT_S = 0
const CACHE_L2_DBUS0_CONFLICT_CNT_S = 0
const CACHE_L2_DBUS0_NXTLVL_CNT_S = 0
const CACHE_L2_DBUS1_HIT_CNT_S = 0
const CACHE_L2_DBUS1_MISS_CNT_S = 0
const CACHE_L2_DBUS1_CONFLICT_CNT_S = 0
const CACHE_L2_DBUS1_NXTLVL_CNT_S = 0
const CACHE_L2_DBUS2_HIT_CNT_S = 0
const CACHE_L2_DBUS2_MISS_CNT_S = 0
const CACHE_L2_DBUS2_CONFLICT_CNT_S = 0
const CACHE_L2_DBUS2_NXTLVL_CNT_S = 0
const CACHE_L2_DBUS3_HIT_CNT_S = 0
const CACHE_L2_DBUS3_MISS_CNT_S = 0
const CACHE_L2_DBUS3_CONFLICT_CNT_S = 0
const CACHE_L2_DBUS3_NXTLVL_CNT_S = 0
const CACHE_L2_CACHE_FAIL_ID_S = 0
const CACHE_L2_CACHE_FAIL_ATTR_S = 16
const CACHE_L2_CACHE_FAIL_ADDR_S = 0
const CACHE_L2_CACHE_PLD_DONE_INT_ENA_S = 5
const CACHE_L2_CACHE_PLD_ERR_INT_ENA_S = 12
const CACHE_L2_CACHE_PLD_DONE_INT_CLR_S = 5
const CACHE_L2_CACHE_PLD_ERR_INT_CLR_S = 12
const CACHE_L2_CACHE_PLD_DONE_INT_RAW_S = 5
const CACHE_L2_CACHE_PLD_ERR_INT_RAW_S = 12
const CACHE_L2_CACHE_PLD_DONE_INT_ST_S = 5
const CACHE_L2_CACHE_PLD_ERR_INT_ST_S = 12
const CACHE_L2_CACHE_PLD_ERR_CODE_S = 10
const CACHE_L2_CACHE_SYNC_RST_S = 5
const CACHE_L2_CACHE_PLD_RST_S = 5
const CACHE_L2_CACHE_ALD_BUF_CLR_S = 5
const CACHE_L2_CACHE_UNALLOC_CLR_S = 5
const CACHE_L2_CACHE_ACCESS_FORCE_CC_S = 0
const CACHE_L2_CACHE_ACCESS_FORCE_WB_S = 1
const CACHE_L2_CACHE_ACCESS_FORCE_WMA_S = 2
const CACHE_L2_CACHE_ACCESS_FORCE_RMA_S = 3
const CACHE_L2_CACHE_TAG_OBJECT_S = 5
const CACHE_L2_CACHE_MEM_OBJECT_S = 11
const CACHE_L2_CACHE_WAY_OBJECT_S = 0
const CACHE_L2_CACHE_VADDR_S = 0
const CACHE_L2_CACHE_DEBUG_BUS_S = 0
const CACHE_LEVEL_SPLIT1_S = 0
