// Seed: 3238425758
module module_0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  wire id_3;
  always @(negedge 1) begin
    $display;
    id_0 <= id_1;
  end
  assign id_3 = $display;
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    output supply1 id_3,
    output tri id_4,
    input uwire id_5,
    input wor id_6,
    input wire id_7,
    input tri1 id_8,
    input tri id_9,
    input tri id_10,
    output supply0 id_11,
    output wand id_12,
    output supply0 id_13,
    output wire id_14
);
  wire id_16;
  wire id_17;
  wire id_18;
  module_0();
  wire id_19;
endmodule
