#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 10 11:10:15 2019
# Process ID: 8332
# Current directory: C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11152 C:\Users\Guilherme\Documents\UnB\Pratica_de_Eletronica_Digital_2\2019_1\Filtro_FIR_1\Filtro_FIR.xpr
# Log file: C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/vivado.log
# Journal file: C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/Filtro_FIR.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Guilherme/Desktop/2019_lab_5/2019_lab_5.xpr
create_project tutorial_microblaze C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {preset "None" local_mem "64KB" ecc "None" cache "None" debug_module "Debug Only" axi_periph "Enabled" axi_intc "0" clk "New Clocking Wizard (100 MHz)" }  [get_bd_cells microblaze_0]
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_1/clock_CLK_IN1" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "seven_seg_led_an" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
endgroup
apply_board_connection -board_interface "seven_seg_led_disp" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "led_16bits" -ip_intf "axi_gpio_1/GPIO" -diagram "design_1" 
endgroup
apply_board_connection -board_interface "dip_switches_16bits" -ip_intf "axi_gpio_1/GPIO2" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "design_1" 
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_uartlite_0/S_AXI]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file mkdir C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.sdk
write_hwdef -force  -file C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.sdk/design_1_wrapper.hdf
file copy -force C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.runs/impl_1/design_1_wrapper.sysdef C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.sdk -hwspec C:/Users/Guilherme/Documents/UnB/Pratica_de_Eletronica_Digital_2/2019_1/Filtro_FIR_1/tutorial_microblaze/tutorial_microblaze.sdk/design_1_wrapper.hdf
