Timing Analyzer report for uc1
Wed Jun 08 06:41:33 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'decoder:inst1|ALUC[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_reg'
 14. Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow 1200mV 85C Model Setup: 'clk_k'
 16. Slow 1200mV 85C Model Setup: 'clk_pc'
 17. Slow 1200mV 85C Model Setup: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'
 18. Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 19. Slow 1200mV 85C Model Hold: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'
 20. Slow 1200mV 85C Model Hold: 'decoder:inst1|ALUC[0]'
 21. Slow 1200mV 85C Model Hold: 'clk_reg'
 22. Slow 1200mV 85C Model Hold: 'clk_pc'
 23. Slow 1200mV 85C Model Hold: 'clk_k'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'
 32. Slow 1200mV 0C Model Setup: 'clk_reg'
 33. Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 34. Slow 1200mV 0C Model Setup: 'clk_k'
 35. Slow 1200mV 0C Model Setup: 'clk_pc'
 36. Slow 1200mV 0C Model Setup: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'
 37. Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 38. Slow 1200mV 0C Model Hold: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'
 39. Slow 1200mV 0C Model Hold: 'clk_reg'
 40. Slow 1200mV 0C Model Hold: 'clk_pc'
 41. Slow 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'
 42. Slow 1200mV 0C Model Hold: 'clk_k'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'
 50. Fast 1200mV 0C Model Setup: 'clk_reg'
 51. Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 52. Fast 1200mV 0C Model Setup: 'clk_k'
 53. Fast 1200mV 0C Model Setup: 'clk_pc'
 54. Fast 1200mV 0C Model Setup: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'
 55. Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 56. Fast 1200mV 0C Model Hold: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'
 57. Fast 1200mV 0C Model Hold: 'clk_pc'
 58. Fast 1200mV 0C Model Hold: 'clk_k'
 59. Fast 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'
 60. Fast 1200mV 0C Model Hold: 'clk_reg'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths Summary
 73. Clock Status Summary
 74. Unconstrained Input Ports
 75. Unconstrained Output Ports
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uc1                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
;     Processor 3            ;   1.5%      ;
;     Processor 4            ;   1.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+
; clk_k                                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_k }                                                                                                    ;
; clk_pc                                                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_pc }                                                                                                   ;
; clk_reg                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_reg }                                                                                                  ;
; decoder:inst1|ALUC[0]                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { decoder:inst1|ALUC[0] }                                                                                    ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 } ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { super_register_bank:inst2|Block2:block2|SEL_REG[0] }                                                       ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                      ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 133.12 MHz ; 133.12 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                               ;
; 176.77 MHz ; 176.77 MHz      ; clk_pc                                                                                                   ;                                                               ;
; 192.75 MHz ; 192.75 MHz      ; decoder:inst1|ALUC[0]                                                                                    ;                                                               ;
; 362.84 MHz ; 250.0 MHz       ; clk_reg                                                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -11.217 ; -175.791      ;
; clk_reg                                                                                                  ; -6.899  ; -200.167      ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -5.786  ; -79.047       ;
; clk_k                                                                                                    ; -5.696  ; -87.800       ;
; clk_pc                                                                                                   ; -5.503  ; -48.266       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -2.018  ; -50.970       ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -2.397 ; -11.464       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -0.348 ; -0.764        ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.337  ; 0.000         ;
; clk_reg                                                                                                  ; 0.345  ; 0.000         ;
; clk_pc                                                                                                   ; 0.358  ; 0.000         ;
; clk_k                                                                                                    ; 0.550  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                                  ; -3.000 ; -78.176       ;
; clk_k                                                                                                    ; -3.000 ; -19.000       ;
; clk_pc                                                                                                   ; -3.000 ; -16.348       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.722 ; -48.650       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; 0.348  ; 0.000         ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.437  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                       ;
+---------+---------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -11.217 ; decoder:inst1|KMux                                ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.693     ; 5.248      ;
; -10.867 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.697     ; 4.894      ;
; -10.614 ; decoder:inst1|KMux                                ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.605     ; 6.775      ;
; -10.587 ; decoder:inst1|KMux                                ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.609     ; 6.737      ;
; -10.555 ; decoder:inst1|KMux                                ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.614     ; 6.707      ;
; -10.543 ; decoder:inst1|KMux                                ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.620     ; 6.693      ;
; -10.510 ; decoder:inst1|KMux                                ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.001     ; 6.775      ;
; -10.483 ; decoder:inst1|KMux                                ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.005     ; 6.737      ;
; -10.451 ; decoder:inst1|KMux                                ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.010     ; 6.707      ;
; -10.439 ; decoder:inst1|KMux                                ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.016     ; 6.693      ;
; -10.438 ; decoder:inst1|KMux                                ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.610     ; 6.598      ;
; -10.430 ; decoder:inst1|KMux                                ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.616     ; 6.584      ;
; -10.408 ; decoder:inst1|KMux                                ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.619     ; 6.549      ;
; -10.350 ; decoder:inst1|KMux                                ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.613     ; 6.477      ;
; -10.334 ; decoder:inst1|KMux                                ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.006     ; 6.598      ;
; -10.326 ; decoder:inst1|KMux                                ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.012     ; 6.584      ;
; -10.321 ; decoder:inst1|KMux                                ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -5.297     ; 5.248      ;
; -10.306 ; decoder:inst1|KMux                                ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.613     ; 6.466      ;
; -10.304 ; decoder:inst1|KMux                                ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.015     ; 6.549      ;
; -10.265 ; decoder:inst1|KMux                                ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.608     ; 6.521      ;
; -10.252 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.609     ; 6.409      ;
; -10.246 ; decoder:inst1|KMux                                ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.009     ; 6.477      ;
; -10.202 ; decoder:inst1|KMux                                ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.009     ; 6.466      ;
; -10.161 ; decoder:inst1|KMux                                ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.004     ; 6.521      ;
; -10.148 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.005     ; 6.409      ;
; -10.137 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.613     ; 6.283      ;
; -10.132 ; decoder:inst1|KMux                                ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.608     ; 6.297      ;
; -10.127 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.624     ; 6.273      ;
; -10.099 ; decoder:inst1|KMux                                ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.608     ; 6.249      ;
; -10.098 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.618     ; 6.246      ;
; -10.091 ; decoder:inst1|KMux                                ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.618     ; 6.246      ;
; -10.076 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.614     ; 6.232      ;
; -10.068 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.620     ; 6.218      ;
; -10.033 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.009     ; 6.283      ;
; -10.028 ; decoder:inst1|KMux                                ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.004     ; 6.297      ;
; -10.027 ; decoder:inst1|KMux                                ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.611     ; 6.185      ;
; -10.023 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.020     ; 6.273      ;
; -9.995  ; decoder:inst1|KMux                                ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.004     ; 6.249      ;
; -9.994  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.014     ; 6.246      ;
; -9.987  ; decoder:inst1|KMux                                ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.014     ; 6.246      ;
; -9.972  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.010     ; 6.232      ;
; -9.971  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -5.301     ; 4.894      ;
; -9.964  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.016     ; 6.218      ;
; -9.962  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.612     ; 6.214      ;
; -9.930  ; decoder:inst1|KMux                                ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.604     ; 6.099      ;
; -9.923  ; decoder:inst1|KMux                                ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.007     ; 6.185      ;
; -9.920  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.623     ; 6.057      ;
; -9.858  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.008     ; 6.214      ;
; -9.831  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.617     ; 5.954      ;
; -9.826  ; decoder:inst1|KMux                                ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.000     ; 6.099      ;
; -9.816  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.019     ; 6.057      ;
; -9.799  ; decoder:inst1|KMux                                ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.606     ; 5.965      ;
; -9.796  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.617     ; 5.952      ;
; -9.770  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.612     ; 5.931      ;
; -9.727  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.013     ; 5.954      ;
; -9.700  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.622     ; 5.851      ;
; -9.695  ; decoder:inst1|KMux                                ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.002     ; 5.965      ;
; -9.692  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.013     ; 5.952      ;
; -9.666  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.008     ; 5.931      ;
; -9.602  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.608     ; 5.767      ;
; -9.596  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.018     ; 5.851      ;
; -9.580  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.612     ; 5.726      ;
; -9.523  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.615     ; 5.677      ;
; -9.498  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.004     ; 5.767      ;
; -9.476  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.008     ; 5.726      ;
; -9.419  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.011     ; 5.677      ;
; -9.364  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.610     ; 5.526      ;
; -9.260  ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.006     ; 5.526      ;
; -8.051  ; super_register_bank:inst2|r0[0]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.887     ; 4.888      ;
; -8.012  ; super_register_bank:inst2|r0[3]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.889     ; 4.847      ;
; -7.987  ; super_register_bank:inst2|r0[1]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.898     ; 4.813      ;
; -7.931  ; super_register_bank:inst2|Working_register[1]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.685     ; 4.970      ;
; -7.915  ; super_register_bank:inst2|Working_register[3]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.909     ; 4.730      ;
; -7.900  ; super_register_bank:inst2|Working_register[0]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.664     ; 4.960      ;
; -7.878  ; super_register_bank:inst2|r0[2]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.891     ; 4.711      ;
; -7.868  ; super_register_bank:inst2|r0[4]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -3.051     ; 4.541      ;
; -7.820  ; super_register_bank:inst2|Working_register[2]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.926     ; 4.618      ;
; -7.782  ; super_register_bank:inst2|r0[7]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.930     ; 4.576      ;
; -7.763  ; super_register_bank:inst2|r0[13]                  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -3.051     ; 4.436      ;
; -7.738  ; super_register_bank:inst2|r0[5]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.931     ; 4.531      ;
; -7.707  ; super_register_bank:inst2|Working_register[6]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.854     ; 4.577      ;
; -7.666  ; super_register_bank:inst2|Working_register[7]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.854     ; 4.536      ;
; -7.665  ; super_register_bank:inst2|Working_register[4]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.683     ; 4.706      ;
; -7.659  ; super_register_bank:inst2|r0[6]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.927     ; 4.456      ;
; -7.592  ; super_register_bank:inst2|r0[10]                  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -3.029     ; 4.287      ;
; -7.580  ; super_register_bank:inst2|Working_register[5]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.852     ; 4.452      ;
; -7.533  ; super_register_bank:inst2|r0[9]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -3.074     ; 4.183      ;
; -7.521  ; super_register_bank:inst2|r0[8]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -3.026     ; 4.219      ;
; -7.517  ; super_register_bank:inst2|Working_register[11]    ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.948     ; 4.293      ;
; -7.490  ; super_register_bank:inst2|Working_register[9]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.852     ; 4.362      ;
; -7.474  ; super_register_bank:inst2|Working_register[8]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.854     ; 4.344      ;
; -7.447  ; super_register_bank:inst2|r0[14]                  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -3.028     ; 4.143      ;
; -7.405  ; super_register_bank:inst2|Working_register[14]    ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.684     ; 4.445      ;
; -7.376  ; super_register_bank:inst2|Block3:block3|Data_A[0] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.370     ; 4.730      ;
; -7.350  ; super_register_bank:inst2|r0[11]                  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.893     ; 4.181      ;
; -7.344  ; super_register_bank:inst2|r0[0]                   ; ALU:inst5|z[14]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 1.000        ; -1.195     ; 6.415      ;
; -7.317  ; super_register_bank:inst2|r0[0]                   ; ALU:inst5|z[11]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 1.000        ; -1.199     ; 6.377      ;
; -7.305  ; super_register_bank:inst2|r0[3]                   ; ALU:inst5|z[14]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 1.000        ; -1.197     ; 6.374      ;
; -7.292  ; super_register_bank:inst2|r0[12]                  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -3.028     ; 3.988      ;
; -7.285  ; super_register_bank:inst2|r0[0]                   ; ALU:inst5|z[13]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 1.000        ; -1.204     ; 6.347      ;
+---------+---------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_reg'                                                                                                                                                                                                               ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                          ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.899 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.760     ; 2.624      ;
; -6.795 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.156     ; 2.624      ;
; -6.765 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.756     ; 2.494      ;
; -6.761 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.760     ; 2.486      ;
; -6.707 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.759     ; 2.433      ;
; -6.661 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.152     ; 2.494      ;
; -6.657 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.156     ; 2.486      ;
; -6.656 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.406     ; 2.735      ;
; -6.653 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.412     ; 2.726      ;
; -6.652 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.409     ; 2.728      ;
; -6.632 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.411     ; 2.706      ;
; -6.632 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.411     ; 2.706      ;
; -6.630 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.756     ; 2.359      ;
; -6.629 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.756     ; 2.358      ;
; -6.626 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.410     ; 2.701      ;
; -6.626 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.410     ; 2.701      ;
; -6.626 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.410     ; 2.701      ;
; -6.620 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.411     ; 2.694      ;
; -6.620 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.411     ; 2.694      ;
; -6.620 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.411     ; 2.694      ;
; -6.620 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.411     ; 2.694      ;
; -6.603 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.155     ; 2.433      ;
; -6.581 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.755     ; 2.311      ;
; -6.552 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.802     ; 2.735      ;
; -6.549 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.808     ; 2.726      ;
; -6.548 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.805     ; 2.728      ;
; -6.537 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.759     ; 2.263      ;
; -6.528 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.807     ; 2.706      ;
; -6.528 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.807     ; 2.706      ;
; -6.526 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.152     ; 2.359      ;
; -6.526 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.402     ; 2.609      ;
; -6.525 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.152     ; 2.358      ;
; -6.524 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.408     ; 2.601      ;
; -6.522 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.806     ; 2.701      ;
; -6.522 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.806     ; 2.701      ;
; -6.522 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.806     ; 2.701      ;
; -6.517 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.757     ; 2.245      ;
; -6.516 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.807     ; 2.694      ;
; -6.516 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.807     ; 2.694      ;
; -6.516 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.807     ; 2.694      ;
; -6.516 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.807     ; 2.694      ;
; -6.506 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.405     ; 2.586      ;
; -6.501 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.407     ; 2.579      ;
; -6.501 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.407     ; 2.579      ;
; -6.494 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.407     ; 2.572      ;
; -6.494 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.407     ; 2.572      ;
; -6.494 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.407     ; 2.572      ;
; -6.494 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.407     ; 2.572      ;
; -6.492 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.756     ; 2.221      ;
; -6.489 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.755     ; 2.219      ;
; -6.489 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.406     ; 2.568      ;
; -6.489 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.406     ; 2.568      ;
; -6.489 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.406     ; 2.568      ;
; -6.477 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.151     ; 2.311      ;
; -6.438 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.755     ; 2.168      ;
; -6.433 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.155     ; 2.263      ;
; -6.422 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.798     ; 2.609      ;
; -6.420 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.804     ; 2.601      ;
; -6.413 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.153     ; 2.245      ;
; -6.402 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.801     ; 2.586      ;
; -6.401 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.756     ; 2.130      ;
; -6.399 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.759     ; 2.125      ;
; -6.397 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.803     ; 2.579      ;
; -6.397 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.803     ; 2.579      ;
; -6.390 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.803     ; 2.572      ;
; -6.390 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.803     ; 2.572      ;
; -6.390 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.803     ; 2.572      ;
; -6.390 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.803     ; 2.572      ;
; -6.388 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.152     ; 2.221      ;
; -6.387 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.402     ; 2.470      ;
; -6.387 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.760     ; 2.112      ;
; -6.385 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.151     ; 2.219      ;
; -6.385 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.802     ; 2.568      ;
; -6.385 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.802     ; 2.568      ;
; -6.385 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.802     ; 2.568      ;
; -6.384 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.408     ; 2.461      ;
; -6.383 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.405     ; 2.463      ;
; -6.381 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.757     ; 2.109      ;
; -6.363 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.407     ; 2.441      ;
; -6.363 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.407     ; 2.441      ;
; -6.357 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.384     ; 2.458      ;
; -6.357 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.406     ; 2.436      ;
; -6.357 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.406     ; 2.436      ;
; -6.357 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.406     ; 2.436      ;
; -6.353 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.755     ; 2.083      ;
; -6.351 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.407     ; 2.429      ;
; -6.351 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.407     ; 2.429      ;
; -6.351 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.407     ; 2.429      ;
; -6.351 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.407     ; 2.429      ;
; -6.348 ; decoder:inst1|MW       ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.757     ; 2.076      ;
; -6.345 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.758     ; 2.072      ;
; -6.334 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.151     ; 2.168      ;
; -6.305 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.754     ; 2.036      ;
; -6.297 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.152     ; 2.130      ;
; -6.295 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.155     ; 2.125      ;
; -6.294 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.405     ; 2.374      ;
; -6.291 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.411     ; 2.365      ;
; -6.290 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.408     ; 2.367      ;
; -6.283 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.798     ; 2.470      ;
; -6.283 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -5.156     ; 2.112      ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                           ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.786 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.956      ; 9.339      ;
; -5.482 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.760      ; 9.339      ;
; -5.181 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MW                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.018      ; 8.899      ;
; -4.877 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MW                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.822      ; 8.899      ;
; -4.812 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.958      ; 8.477      ;
; -4.745 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.960      ; 8.335      ;
; -4.508 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.762      ; 8.477      ;
; -4.441 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.764      ; 8.335      ;
; -4.411 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.238      ; 6.510      ;
; -4.334 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.021      ; 8.065      ;
; -4.252 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.957      ; 8.090      ;
; -4.187 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.534      ; 5.989      ;
; -4.107 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.042      ; 6.510      ;
; -4.037 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.241      ; 5.963      ;
; -4.030 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.825      ; 8.065      ;
; -3.998 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.015      ; 7.715      ;
; -3.987 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.021      ; 7.713      ;
; -3.967 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.240      ; 6.046      ;
; -3.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.761      ; 8.090      ;
; -3.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.017      ; 7.667      ;
; -3.913 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.020      ; 7.635      ;
; -3.733 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.045      ; 5.963      ;
; -3.694 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.819      ; 7.715      ;
; -3.684 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.017      ; 7.562      ;
; -3.683 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.825      ; 7.713      ;
; -3.663 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.044      ; 6.046      ;
; -3.644 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.821      ; 7.667      ;
; -3.609 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.824      ; 7.635      ;
; -3.380 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.821      ; 7.562      ;
; -3.256 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.944      ; 9.033      ;
; -3.240 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.005      ; 9.175      ;
; -3.166 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.017      ; 6.877      ;
; -3.070 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.948      ; 8.884      ;
; -3.060 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.140      ; 9.033      ;
; -3.044 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.201      ; 9.175      ;
; -3.033 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.946      ; 8.922      ;
; -2.891 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.945      ; 8.953      ;
; -2.874 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.144      ; 8.884      ;
; -2.862 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.821      ; 6.877      ;
; -2.860 ; super_register_bank:inst2|r0[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; -0.676     ; 2.462      ;
; -2.855 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.009      ; 8.810      ;
; -2.837 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.142      ; 8.922      ;
; -2.756 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.944      ; 9.033      ;
; -2.740 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.005      ; 9.175      ;
; -2.695 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.141      ; 8.953      ;
; -2.694 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.006      ; 8.636      ;
; -2.690 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.003      ; 8.631      ;
; -2.679 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.009      ; 8.629      ;
; -2.674 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.226      ; 6.997      ;
; -2.659 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.205      ; 8.810      ;
; -2.640 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.005      ; 8.583      ;
; -2.605 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.008      ; 8.551      ;
; -2.570 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.948      ; 8.884      ;
; -2.560 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.140      ; 9.033      ;
; -2.544 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.201      ; 9.175      ;
; -2.535 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.229      ; 6.685      ;
; -2.533 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.946      ; 8.922      ;
; -2.494 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.199      ; 8.631      ;
; -2.491 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.202      ; 8.629      ;
; -2.483 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.205      ; 8.629      ;
; -2.479 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.718      ; 6.201      ;
; -2.478 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.422      ; 6.997      ;
; -2.447 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.228      ; 6.750      ;
; -2.444 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.201      ; 8.583      ;
; -2.409 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.204      ; 8.551      ;
; -2.391 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.945      ; 8.953      ;
; -2.376 ; super_register_bank:inst2|r20[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.852      ; 3.506      ;
; -2.374 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.144      ; 8.884      ;
; -2.363 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.005      ; 8.465      ;
; -2.355 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.009      ; 8.810      ;
; -2.337 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.142      ; 8.922      ;
; -2.332 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.425      ; 6.678      ;
; -2.303 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.131      ; 8.385      ;
; -2.251 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.424      ; 6.750      ;
; -2.241 ; super_register_bank:inst2|r8[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.626      ; 3.145      ;
; -2.201 ; super_register_bank:inst2|r16[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.907      ; 3.386      ;
; -2.195 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.141      ; 8.953      ;
; -2.190 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.003      ; 8.631      ;
; -2.187 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.006      ; 8.629      ;
; -2.179 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.009      ; 8.629      ;
; -2.174 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.226      ; 6.997      ;
; -2.167 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.201      ; 8.465      ;
; -2.159 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.205      ; 8.810      ;
; -2.145 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[9]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.944      ; 6.283      ;
; -2.140 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.005      ; 8.583      ;
; -2.105 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.008      ; 8.551      ;
; -2.034 ; super_register_bank:inst2|r18[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.063      ; 3.375      ;
; -2.028 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.229      ; 6.678      ;
; -2.004 ; super_register_bank:inst2|r24[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.824      ; 3.106      ;
; -1.998 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.202      ; 8.636      ;
; -1.994 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.199      ; 8.631      ;
; -1.983 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.205      ; 8.629      ;
; -1.979 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.718      ; 6.201      ;
; -1.978 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.422      ; 6.997      ;
; -1.947 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.228      ; 6.750      ;
; -1.944 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.201      ; 8.583      ;
; -1.910 ; super_register_bank:inst2|r22[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.773      ; 2.961      ;
; -1.909 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.204      ; 8.551      ;
; -1.907 ; super_register_bank:inst2|r4[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.988      ; 3.173      ;
; -1.865 ; super_register_bank:inst2|r26[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.932      ; 3.075      ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.696 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.694     ; 1.487      ;
; -5.696 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.694     ; 1.487      ;
; -5.651 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.693     ; 1.443      ;
; -5.651 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.693     ; 1.443      ;
; -5.592 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.090     ; 1.487      ;
; -5.592 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.090     ; 1.487      ;
; -5.547 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.089     ; 1.443      ;
; -5.547 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.089     ; 1.443      ;
; -5.525 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.315     ; 1.695      ;
; -5.524 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.693     ; 1.316      ;
; -5.524 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.693     ; 1.316      ;
; -5.490 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.342     ; 1.633      ;
; -5.452 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.693     ; 1.244      ;
; -5.452 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.693     ; 1.244      ;
; -5.452 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.693     ; 1.244      ;
; -5.452 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.693     ; 1.244      ;
; -5.452 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.693     ; 1.244      ;
; -5.421 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.711     ; 1.695      ;
; -5.420 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.089     ; 1.316      ;
; -5.420 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.089     ; 1.316      ;
; -5.386 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.738     ; 1.633      ;
; -5.348 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.089     ; 1.244      ;
; -5.348 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.089     ; 1.244      ;
; -5.348 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.089     ; 1.244      ;
; -5.348 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.089     ; 1.244      ;
; -5.348 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -5.089     ; 1.244      ;
; -5.295 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.342     ; 1.438      ;
; -5.244 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.341     ; 1.388      ;
; -5.244 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.341     ; 1.388      ;
; -5.191 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.738     ; 1.438      ;
; -5.140 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.737     ; 1.388      ;
; -5.140 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.737     ; 1.388      ;
; -3.917 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.074     ; 4.818      ;
; -3.917 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.074     ; 4.818      ;
; -3.875 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.073     ; 4.777      ;
; -3.875 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.073     ; 4.777      ;
; -3.845 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.278      ; 5.098      ;
; -3.842 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.073     ; 4.744      ;
; -3.839 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.073     ; 4.741      ;
; -3.804 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.073     ; 4.706      ;
; -3.804 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.073     ; 4.706      ;
; -3.804 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.073     ; 4.706      ;
; -3.804 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.073     ; 4.706      ;
; -3.763 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.305      ; 5.043      ;
; -3.745 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.073     ; 4.647      ;
; -3.596 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.279      ; 4.850      ;
; -3.596 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.279      ; 4.850      ;
; -3.529 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.278      ; 4.782      ;
; -1.173 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.489      ; 4.373      ;
; -1.146 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 3.968      ;
; -1.145 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 3.967      ;
; -1.122 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 3.944      ;
; -1.098 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.110      ; 3.919      ;
; -0.870 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 3.692      ;
; -0.864 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.110      ; 3.685      ;
; -0.858 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.111      ; 3.680      ;
; -0.783 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.463      ; 3.957      ;
; -0.673 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.489      ; 4.373      ;
; -0.646 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 3.968      ;
; -0.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 3.967      ;
; -0.622 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 3.944      ;
; -0.598 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.110      ; 3.919      ;
; -0.531 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.462      ; 3.704      ;
; -0.370 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 3.692      ;
; -0.364 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.110      ; 3.685      ;
; -0.358 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.111      ; 3.680      ;
; -0.283 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.463      ; 3.957      ;
; -0.031 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.462      ; 3.704      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_pc'                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node              ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.503 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.695     ; 1.293      ;
; -5.399 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -5.091     ; 1.293      ;
; -5.154 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.346     ; 1.293      ;
; -5.154 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.346     ; 1.293      ;
; -5.154 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.346     ; 1.293      ;
; -5.154 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.346     ; 1.293      ;
; -5.154 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.346     ; 1.293      ;
; -5.154 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.346     ; 1.293      ;
; -5.154 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.346     ; 1.293      ;
; -5.050 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.742     ; 1.293      ;
; -5.050 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.742     ; 1.293      ;
; -5.050 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.742     ; 1.293      ;
; -5.050 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.742     ; 1.293      ;
; -5.050 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.742     ; 1.293      ;
; -5.050 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.742     ; 1.293      ;
; -5.050 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.742     ; 1.293      ;
; -4.715 ; decoder:inst1|ALUC[2]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.903     ; 2.297      ;
; -4.657 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[1]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.074     ; 5.578      ;
; -4.611 ; decoder:inst1|ALUC[2]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.299     ; 2.297      ;
; -4.570 ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.905     ; 2.150      ;
; -4.466 ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.301     ; 2.150      ;
; -4.433 ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.906     ; 2.012      ;
; -4.408 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.306     ; 3.087      ;
; -4.355 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.251     ; 3.089      ;
; -4.349 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.323     ; 3.011      ;
; -4.329 ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -3.302     ; 2.012      ;
; -4.308 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[2]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.275      ; 5.578      ;
; -4.308 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.275      ; 5.578      ;
; -4.308 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.275      ; 5.578      ;
; -4.308 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.275      ; 5.578      ;
; -4.308 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.275      ; 5.578      ;
; -4.308 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[0]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.275      ; 5.578      ;
; -4.308 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.275      ; 5.578      ;
; -4.279 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.082     ; 3.182      ;
; -4.243 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.080     ; 3.148      ;
; -4.235 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.223     ; 2.997      ;
; -4.221 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.251     ; 2.955      ;
; -4.184 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.081     ; 3.088      ;
; -4.092 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.062     ; 3.015      ;
; -4.075 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.249     ; 2.811      ;
; -4.063 ; super_register_bank:inst2|Working_register[6]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.251     ; 2.797      ;
; -4.059 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.957     ; 3.087      ;
; -4.059 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.957     ; 3.087      ;
; -4.059 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.957     ; 3.087      ;
; -4.059 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.957     ; 3.087      ;
; -4.059 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.957     ; 3.087      ;
; -4.059 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.957     ; 3.087      ;
; -4.059 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.957     ; 3.087      ;
; -4.029 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.062     ; 2.952      ;
; -4.006 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 3.089      ;
; -4.006 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 3.089      ;
; -4.006 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 3.089      ;
; -4.006 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 3.089      ;
; -4.006 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 3.089      ;
; -4.006 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 3.089      ;
; -4.006 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 3.089      ;
; -4.000 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.974     ; 3.011      ;
; -4.000 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.974     ; 3.011      ;
; -4.000 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.974     ; 3.011      ;
; -4.000 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.974     ; 3.011      ;
; -4.000 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.974     ; 3.011      ;
; -4.000 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.974     ; 3.011      ;
; -4.000 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.974     ; 3.011      ;
; -3.957 ; super_register_bank:inst2|Working_register[13]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.081     ; 2.861      ;
; -3.946 ; super_register_bank:inst2|Working_register[5]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.249     ; 2.682      ;
; -3.937 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 2.110      ; 6.758      ;
; -3.930 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.733     ; 3.182      ;
; -3.930 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.733     ; 3.182      ;
; -3.930 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.733     ; 3.182      ;
; -3.930 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.733     ; 3.182      ;
; -3.930 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.733     ; 3.182      ;
; -3.930 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.733     ; 3.182      ;
; -3.930 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.733     ; 3.182      ;
; -3.894 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.731     ; 3.148      ;
; -3.894 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.731     ; 3.148      ;
; -3.894 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.731     ; 3.148      ;
; -3.894 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.731     ; 3.148      ;
; -3.894 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.731     ; 3.148      ;
; -3.894 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.731     ; 3.148      ;
; -3.894 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.731     ; 3.148      ;
; -3.886 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.874     ; 2.997      ;
; -3.886 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.874     ; 2.997      ;
; -3.886 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.874     ; 2.997      ;
; -3.886 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.874     ; 2.997      ;
; -3.886 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.874     ; 2.997      ;
; -3.886 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.874     ; 2.997      ;
; -3.886 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.874     ; 2.997      ;
; -3.872 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 2.955      ;
; -3.872 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 2.955      ;
; -3.872 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 2.955      ;
; -3.872 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 2.955      ;
; -3.872 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 2.955      ;
; -3.872 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 2.955      ;
; -3.872 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.902     ; 2.955      ;
; -3.835 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.732     ; 3.088      ;
; -3.835 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.732     ; 3.088      ;
; -3.835 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.732     ; 3.088      ;
; -3.835 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.732     ; 3.088      ;
; -3.835 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.732     ; 3.088      ;
; -3.835 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.732     ; 3.088      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'                                                                                                                                       ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                        ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -2.018 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r23[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.334     ; 1.284      ;
; -1.978 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r15[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.338     ; 1.281      ;
; -1.883 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r19[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.719     ; 0.794      ;
; -1.790 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r5[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.619     ; 0.901      ;
; -1.771 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r21[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.573     ; 0.826      ;
; -1.762 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|Working_register[3]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.651      ; 2.565      ;
; -1.716 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r17[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.657     ; 0.937      ;
; -1.705 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r13[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.642     ; 0.939      ;
; -1.677 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r27[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.451     ; 0.826      ;
; -1.638 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r25[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.418     ; 0.823      ;
; -1.622 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r7[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.588     ; 0.906      ;
; -1.615 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r11[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.060      ; 1.553      ;
; -1.612 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r9[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.069      ; 1.557      ;
; -1.587 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r3[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.097      ; 1.286      ;
; -1.420 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r1[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.118      ; 1.252      ;
; -1.096 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r10[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.036      ; 2.232      ;
; -1.060 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r8[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.751      ; 1.750      ;
; -1.017 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r22[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.632      ; 1.614      ;
; -0.993 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r4[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.425      ; 1.628      ;
; -0.973 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r18[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.325      ; 1.492      ;
; -0.930 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r12[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.554      ; 1.613      ;
; -0.923 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r14[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.979      ; 2.011      ;
; -0.801 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r6[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.750      ; 1.686      ;
; -0.778 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r20[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.556      ; 1.488      ;
; -0.762 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r16[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.490      ; 1.524      ;
; -0.729 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r2[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.754      ; 1.613      ;
; -0.714 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r0[3]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.644      ; 2.568      ;
; -0.711 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|Working_register[1]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.434      ; 2.364      ;
; -0.691 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r26[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.456      ; 1.527      ;
; -0.676 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|Working_register[4]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.406      ; 2.290      ;
; -0.665 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|Working_register[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.435      ; 2.303      ;
; -0.621 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|Working_register[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.598      ; 2.353      ;
; -0.615 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|Working_register[5]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.597      ; 2.302      ;
; -0.602 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|Working_register[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.598      ; 2.342      ;
; -0.598 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|Working_register[15] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.571      ; 2.249      ;
; -0.592 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r0[11]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.643      ; 2.318      ;
; -0.592 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|Working_register[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.599      ; 2.291      ;
; -0.586 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r24[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.559      ; 1.521      ;
; -0.559 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|Working_register[8]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.598      ; 2.302      ;
; -0.540 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|Working_register[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.666      ; 2.320      ;
; -0.532 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r0[5]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.684      ; 2.431      ;
; -0.515 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|Working_register[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.779      ; 2.455      ;
; -0.491 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r0[13]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.800      ; 2.400      ;
; -0.490 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r0[4]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.773      ; 2.361      ;
; -0.469 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|Working_register[0]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.779      ; 2.452      ;
; -0.467 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r0[15]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.653      ; 2.339      ;
; -0.415 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r0[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.684      ; 2.345      ;
; -0.413 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|Working_register[14] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.433      ; 2.218      ;
; -0.378 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|Working_register[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.683      ; 2.321      ;
; -0.377 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|Working_register[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.779      ; 2.335      ;
; -0.369 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r0[9]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.824      ; 2.290      ;
; -0.361 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r0[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.652      ; 2.386      ;
; -0.299 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r0[6]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.681      ; 2.357      ;
; -0.237 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r0[2]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.646      ; 2.256      ;
; -0.207 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r0[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.776      ; 2.359      ;
; -0.190 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r0[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 2.006      ; 2.419      ;
; -0.089 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r0[10]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 2.142      ; 2.331      ;
; -0.053 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r0[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.777      ; 2.217      ;
; 0.044  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r0[12]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 2.141      ; 2.484      ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                           ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.397 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.263      ; 5.092      ;
; -2.041 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.263      ; 5.448      ;
; -2.001 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.867      ; 5.092      ;
; -1.917 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.263      ; 5.092      ;
; -1.834 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.528      ; 4.920      ;
; -1.720 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.385      ; 4.891      ;
; -1.660 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.423      ; 4.989      ;
; -1.645 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.867      ; 5.448      ;
; -1.603 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.423      ; 5.046      ;
; -1.561 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.263      ; 5.448      ;
; -1.521 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.867      ; 5.092      ;
; -1.354 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.528      ; 4.920      ;
; -1.240 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.385      ; 4.891      ;
; -1.174 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.423      ; 4.995      ;
; -1.165 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.867      ; 5.448      ;
; -1.123 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.423      ; 5.046      ;
; -0.209 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.267      ; 7.284      ;
; 0.153  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.204      ; 7.583      ;
; 0.187  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.871      ; 7.284      ;
; 0.220  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.154      ; 5.404      ;
; 0.271  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.267      ; 7.284      ;
; 0.373  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.413      ; 6.012      ;
; 0.420  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.091      ; 5.541      ;
; 0.437  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.414      ; 6.077      ;
; 0.448  ; super_register_bank:inst2|r15[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.020      ; 1.988      ;
; 0.466  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.149      ; 5.645      ;
; 0.492  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.153      ; 5.675      ;
; 0.504  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.150      ; 5.684      ;
; 0.508  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.154      ; 5.692      ;
; 0.514  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.201      ; 7.941      ;
; 0.548  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.264      ; 8.038      ;
; 0.555  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.808      ; 7.589      ;
; 0.563  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.200      ; 7.989      ;
; 0.588  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.088      ; 5.706      ;
; 0.597  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.266      ; 8.089      ;
; 0.631  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.150      ; 5.811      ;
; 0.639  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.204      ; 7.589      ;
; 0.662  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.262      ; 8.150      ;
; 0.667  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.871      ; 7.284      ;
; 0.687  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.267      ; 8.180      ;
; 0.699  ; super_register_bank:inst2|r23[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.016      ; 2.235      ;
; 0.773  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.411      ; 6.410      ;
; 0.774  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.017      ; 6.017      ;
; 0.823  ; super_register_bank:inst2|r27[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.133      ; 2.476      ;
; 0.825  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.201      ; 8.252      ;
; 0.833  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.018      ; 6.077      ;
; 0.838  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.088      ; 5.956      ;
; 0.850  ; super_register_bank:inst2|r13[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.324      ; 2.694      ;
; 0.858  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.413      ; 6.017      ;
; 0.858  ; super_register_bank:inst2|r17[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.339      ; 2.717      ;
; 0.884  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.087      ; 6.001      ;
; 0.895  ; super_register_bank:inst2|r25[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.100      ; 2.515      ;
; 0.916  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.805      ; 7.947      ;
; 0.917  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.414      ; 6.077      ;
; 0.918  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.877      ; 5.021      ;
; 0.927  ; super_register_bank:inst2|r19[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.401      ; 2.848      ;
; 0.944  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.868      ; 8.038      ;
; 0.955  ; super_register_bank:inst2|r7[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.270      ; 2.745      ;
; 0.964  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.301      ; 4.295      ;
; 0.965  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.804      ; 7.995      ;
; 0.970  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.151      ; 6.151      ;
; 0.998  ; super_register_bank:inst2|r5[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.301      ; 2.819      ;
; 0.999  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.870      ; 8.095      ;
; 1.000  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.201      ; 7.947      ;
; 1.008  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.264      ; 8.498      ;
; 1.024  ; super_register_bank:inst2|r11[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.622      ; 2.166      ;
; 1.028  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.264      ; 8.038      ;
; 1.029  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.808      ; 7.583      ;
; 1.039  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[2]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.310      ; 5.379      ;
; 1.049  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.200      ; 7.995      ;
; 1.055  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[3]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.308      ; 5.393      ;
; 1.064  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.866      ; 8.156      ;
; 1.083  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.266      ; 8.095      ;
; 1.084  ; super_register_bank:inst2|r14[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 0.703      ; 1.807      ;
; 1.089  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.871      ; 8.186      ;
; 1.092  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[8]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.310      ; 5.432      ;
; 1.101  ; super_register_bank:inst2|r3[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.585      ; 2.206      ;
; 1.116  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.758      ; 5.404      ;
; 1.117  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[4]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.415      ; 5.562      ;
; 1.128  ; super_register_bank:inst2|r21[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.255      ; 2.903      ;
; 1.148  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.262      ; 8.156      ;
; 1.169  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.015      ; 6.410      ;
; 1.173  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.267      ; 8.186      ;
; 1.203  ; super_register_bank:inst2|r1[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.564      ; 2.287      ;
; 1.221  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.805      ; 8.252      ;
; 1.249  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.017      ; 6.012      ;
; 1.253  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.411      ; 6.410      ;
; 1.253  ; super_register_bank:inst2|r9[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.613      ; 2.386      ;
; 1.305  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.201      ; 8.252      ;
; 1.313  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.018      ; 6.077      ;
; 1.315  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.298      ; 4.643      ;
; 1.316  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.695      ; 5.541      ;
; 1.362  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.753      ; 5.645      ;
; 1.382  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.391      ; 7.999      ;
; 1.388  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.757      ; 5.675      ;
; 1.390  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.805      ; 7.941      ;
; 1.398  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.877      ; 5.021      ;
; 1.400  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.754      ; 5.684      ;
; 1.404  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.758      ; 5.692      ;
; 1.404  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.868      ; 8.498      ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'                                                                                                                                        ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                        ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -0.348 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r0[10]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.425      ; 2.107      ;
; -0.250 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r0[12]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.423      ; 2.203      ;
; -0.111 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r0[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.283      ; 2.202      ;
; -0.055 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r0[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.074      ; 2.049      ;
; 0.011  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r0[9]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.122      ; 2.163      ;
; 0.033  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|Working_register[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.061      ; 2.124      ;
; 0.037  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r0[13]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.098      ; 2.165      ;
; 0.037  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r0[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.073      ; 2.140      ;
; 0.062  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|Working_register[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.990      ; 2.082      ;
; 0.107  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r0[4]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.071      ; 2.208      ;
; 0.111  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|Working_register[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.060      ; 2.201      ;
; 0.114  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r0[11]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.935      ; 2.079      ;
; 0.136  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r0[2]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.937      ; 2.103      ;
; 0.138  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r0[6]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.974      ; 2.142      ;
; 0.155  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r0[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.977      ; 2.162      ;
; 0.164  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|Working_register[0]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.060      ; 2.254      ;
; 0.177  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r0[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.944      ; 2.151      ;
; 0.205  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|Working_register[8]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.901      ; 2.136      ;
; 0.210  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|Working_register[15] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.871      ; 2.111      ;
; 0.214  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|Working_register[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.972      ; 2.216      ;
; 0.215  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|Working_register[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.901      ; 2.146      ;
; 0.228  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|Working_register[5]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.899      ; 2.157      ;
; 0.235  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|Working_register[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.900      ; 2.165      ;
; 0.236  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|Working_register[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.901      ; 2.167      ;
; 0.237  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r0[15]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.944      ; 2.211      ;
; 0.246  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r0[5]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.978      ; 2.254      ;
; 0.279  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|Working_register[3]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.956      ; 2.265      ;
; 0.299  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r0[3]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.936      ; 2.265      ;
; 0.316  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|Working_register[14] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.730      ; 2.076      ;
; 0.354  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|Working_register[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.731      ; 2.115      ;
; 0.383  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|Working_register[4]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.703      ; 2.116      ;
; 0.401  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|Working_register[1]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.731      ; 2.162      ;
; 0.464  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r2[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.992      ; 1.486      ;
; 0.549  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r24[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.783      ; 1.362      ;
; 0.560  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r6[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.957      ; 1.547      ;
; 0.577  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r20[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.755      ; 1.362      ;
; 0.600  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r8[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.981      ; 1.611      ;
; 0.619  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r22[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.834      ; 1.483      ;
; 0.631  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r16[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.700      ; 1.361      ;
; 0.661  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r26[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.675      ; 1.366      ;
; 0.663  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r14[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.220      ; 1.913      ;
; 0.686  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r12[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.770      ; 1.486      ;
; 0.774  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r10[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.286      ; 2.090      ;
; 0.785  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r18[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.544      ; 1.359      ;
; 0.869  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r4[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.619      ; 1.518      ;
; 1.298  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r1[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.317      ; 1.145      ;
; 1.362  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r3[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.307      ; 1.199      ;
; 1.453  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r25[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.231     ; 0.752      ;
; 1.491  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r27[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.267     ; 0.754      ;
; 1.583  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r9[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.269      ; 1.382      ;
; 1.586  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r11[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.266      ; 1.382      ;
; 1.644  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r21[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.420     ; 0.754      ;
; 1.677  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r7[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.435     ; 0.772      ;
; 1.714  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r5[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.469     ; 0.775      ;
; 1.716  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r13[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.471     ; 0.775      ;
; 1.731  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r17[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.488     ; 0.773      ;
; 1.743  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r19[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.547     ; 0.726      ;
; 1.818  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r15[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.148     ; 1.200      ;
; 1.841  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r23[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.171     ; 1.200      ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                 ;
+-------+------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.337 ; decoder:inst1|ALUC[0]        ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.571      ; 1.908      ;
; 0.490 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.325      ; 3.815      ;
; 0.544 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.327      ; 3.871      ;
; 0.573 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.332      ; 3.905      ;
; 0.603 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.330      ; 3.933      ;
; 0.604 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.317      ; 3.921      ;
; 0.617 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.334      ; 3.951      ;
; 0.676 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.330      ; 4.006      ;
; 0.681 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.322      ; 4.003      ;
; 0.720 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.330      ; 4.050      ;
; 0.765 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.325      ; 4.090      ;
; 0.782 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.329      ; 4.111      ;
; 0.783 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.320      ; 4.103      ;
; 0.787 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.318      ; 4.105      ;
; 0.795 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.328      ; 4.123      ;
; 0.809 ; decoder:inst1|ALUC[0]        ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.571      ; 1.900      ;
; 0.835 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.324      ; 4.159      ;
; 0.845 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.333      ; 4.178      ;
; 0.987 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.325      ; 3.832      ;
; 1.072 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.327      ; 3.919      ;
; 1.085 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.332      ; 3.937      ;
; 1.139 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.334      ; 3.993      ;
; 1.148 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.330      ; 3.998      ;
; 1.153 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.322      ; 3.995      ;
; 1.154 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.317      ; 3.991      ;
; 1.226 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.330      ; 4.076      ;
; 1.253 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.330      ; 4.103      ;
; 1.270 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.325      ; 4.115      ;
; 1.277 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.320      ; 4.117      ;
; 1.282 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.329      ; 4.131      ;
; 1.286 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.328      ; 4.134      ;
; 1.289 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.318      ; 4.127      ;
; 1.353 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.324      ; 4.197      ;
; 1.378 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.333      ; 4.231      ;
; 2.213 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[2]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.221      ; 3.464      ;
; 2.221 ; carry_block:inst8|cy         ; ALU:inst5|z[2]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.220      ; 3.471      ;
; 2.228 ; carry_block:inst8|cy         ; ALU:inst5|z[6]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.218      ; 3.476      ;
; 2.288 ; constant_reg:inst6|k_out[9]  ; ALU:inst5|z[9]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.207      ; 3.525      ;
; 2.347 ; carry_block:inst8|cy         ; ALU:inst5|z[10]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.218      ; 3.595      ;
; 2.367 ; carry_block:inst8|cy         ; ALU:inst5|z[4]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.215      ; 3.612      ;
; 2.370 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[11]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.218      ; 3.618      ;
; 2.370 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[4]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.216      ; 3.616      ;
; 2.422 ; carry_block:inst8|cy         ; ALU:inst5|z[5]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.213      ; 3.665      ;
; 2.456 ; carry_block:inst8|cy         ; ALU:inst5|z[7]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.218      ; 3.704      ;
; 2.549 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.220      ; 3.799      ;
; 2.553 ; carry_block:inst8|cy         ; ALU:inst5|z[1]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.222      ; 3.805      ;
; 2.616 ; carry_block:inst8|cy         ; ALU:inst5|z[8]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.210      ; 3.856      ;
; 2.628 ; carry_block:inst8|cy         ; ALU:inst5|z[9]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.206      ; 3.864      ;
; 2.637 ; carry_block:inst8|cy         ; ALU:inst5|z[15]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.205      ; 3.872      ;
; 2.641 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[0]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.831      ; 3.502      ;
; 2.665 ; carry_block:inst8|cy         ; ALU:inst5|z[12]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.216      ; 3.911      ;
; 2.701 ; carry_block:inst8|cy         ; ALU:inst5|z[3]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.213      ; 3.944      ;
; 2.731 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[13]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.213      ; 3.974      ;
; 2.741 ; constant_reg:inst6|k_out[10] ; ALU:inst5|z[10]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.868      ; 3.639      ;
; 2.754 ; carry_block:inst8|cy         ; ALU:inst5|z[13]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.212      ; 3.996      ;
; 2.761 ; carry_block:inst8|cy         ; ALU:inst5|z[11]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.217      ; 4.008      ;
; 2.766 ; carry_block:inst8|cy         ; ALU:inst5|z[14]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.221      ; 4.017      ;
; 2.847 ; constant_reg:inst6|k_out[7]  ; ALU:inst5|z[7]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.868      ; 3.745      ;
; 2.850 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[3]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.214      ; 4.094      ;
; 2.880 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[1]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.224      ; 4.134      ;
; 2.882 ; constant_reg:inst6|k_out[14] ; ALU:inst5|z[14]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.222      ; 4.134      ;
; 2.887 ; constant_reg:inst6|k_out[14] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.206      ; 4.123      ;
; 2.888 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.854      ; 3.772      ;
; 2.905 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[12]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.865      ; 3.800      ;
; 2.964 ; carry_block:inst8|cy         ; ALU:inst5|z[0]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.208      ; 4.202      ;
; 2.995 ; constant_reg:inst6|k_out[15] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.206      ; 4.231      ;
; 2.998 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.206      ; 4.234      ;
; 3.118 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[8]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.859      ; 4.007      ;
; 3.171 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.206      ; 4.407      ;
; 3.176 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[5]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.214      ; 4.420      ;
; 3.184 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.899     ; 2.305      ;
; 3.219 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[13]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.861      ; 4.110      ;
; 3.225 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.219      ; 4.474      ;
; 3.252 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[14]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.870      ; 4.152      ;
; 3.262 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.219      ; 4.511      ;
; 3.274 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[10]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.867      ; 4.171      ;
; 3.276 ; decoder:inst1|ALUC[2]        ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.896     ; 2.400      ;
; 3.277 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[12]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.217      ; 4.524      ;
; 3.316 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[10]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.220      ; 4.566      ;
; 3.326 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.854      ; 4.210      ;
; 3.328 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.219      ; 4.577      ;
; 3.329 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[13]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.213      ; 4.572      ;
; 3.347 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.219      ; 4.596      ;
; 3.356 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.896     ; 2.480      ;
; 3.364 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[10]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.219      ; 4.613      ;
; 3.371 ; decoder:inst1|ALUC[1]        ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.911     ; 2.480      ;
; 3.378 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[14]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.222      ; 4.630      ;
; 3.385 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[2]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.843      ; 4.258      ;
; 3.390 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.207      ; 4.627      ;
; 3.393 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.899     ; 2.514      ;
; 3.398 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.841      ; 4.269      ;
; 3.401 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[10]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.219      ; 4.650      ;
; 3.404 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.902     ; 2.522      ;
; 3.409 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[2]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.222      ; 4.661      ;
; 3.411 ; constant_reg:inst6|k_out[10] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.855      ; 4.296      ;
; 3.416 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.206      ; 4.652      ;
; 3.419 ; decoder:inst1|ALUC[1]        ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.898     ; 2.541      ;
; 3.422 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.220      ; 4.672      ;
; 3.425 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.895     ; 2.550      ;
; 3.425 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[7]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.220      ; 4.675      ;
+-------+------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_reg'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.345 ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                 ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                       ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.075      ; 0.577      ;
; 0.798 ; ALU:inst5|z[4]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[4]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.606     ; 0.379      ;
; 0.816 ; ALU:inst5|z[15]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[15]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.624     ; 0.379      ;
; 0.818 ; ALU:inst5|z[5]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[5]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.632     ; 0.373      ;
; 0.821 ; ALU:inst5|z[8]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[8]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.629     ; 0.379      ;
; 0.822 ; ALU:inst5|z[13]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[13]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.631     ; 0.378      ;
; 0.824 ; ALU:inst5|z[3]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[3]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.632     ; 0.379      ;
; 0.829 ; ALU:inst5|z[14]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[14]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.639     ; 0.377      ;
; 0.829 ; ALU:inst5|z[2]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[2]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.638     ; 0.378      ;
; 0.832 ; ALU:inst5|z[1]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[1]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.640     ; 0.379      ;
; 0.927 ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.056      ; 1.170      ;
; 1.117 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[1]                    ; super_register_bank:inst2|Block2:block2|DATA[1]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.144      ; 1.418      ;
; 1.120 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[4]                    ; super_register_bank:inst2|Block2:block2|DATA[4]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.171      ; 1.448      ;
; 1.129 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[11]                   ; super_register_bank:inst2|Block2:block2|DATA[11]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.145      ; 1.431      ;
; 1.154 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[15]                   ; super_register_bank:inst2|Block2:block2|DATA[15]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.141      ; 1.452      ;
; 1.161 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[7]                    ; super_register_bank:inst2|Block2:block2|DATA[7]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.140      ; 1.458      ;
; 1.185 ; ALU:inst5|z[0]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[0]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.991     ; 0.381      ;
; 1.190 ; ALU:inst5|z[12]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[12]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.998     ; 0.379      ;
; 1.190 ; ALU:inst5|z[10]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[10]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -1.000     ; 0.377      ;
; 1.194 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[6]                    ; super_register_bank:inst2|Block2:block2|DATA[6]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.143      ; 1.494      ;
; 1.216 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[5]                    ; super_register_bank:inst2|Block2:block2|DATA[5]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.143      ; 1.516      ;
; 1.226 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[13]                   ; super_register_bank:inst2|Block2:block2|DATA[13]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.140      ; 1.523      ;
; 1.240 ; ALU:inst5|z[9]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[9]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.628     ; 0.799      ;
; 1.242 ; ALU:inst5|z[6]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[6]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.637     ; 0.792      ;
; 1.260 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[10]                   ; super_register_bank:inst2|Block2:block2|DATA[10]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; -0.223     ; 1.194      ;
; 1.261 ; ALU:inst5|z[7]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[7]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.637     ; 0.811      ;
; 1.264 ; ALU:inst5|z[11]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[11]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.631     ; 0.820      ;
; 1.322 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[14]                   ; super_register_bank:inst2|Block2:block2|DATA[14]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.141      ; 1.620      ;
; 1.376 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[2]                    ; super_register_bank:inst2|Block2:block2|DATA[2]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.144      ; 1.677      ;
; 1.430 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[9]                    ; super_register_bank:inst2|Block2:block2|DATA[9]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.138      ; 1.725      ;
; 1.455 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[8]                    ; super_register_bank:inst2|Block2:block2|DATA[8]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.140      ; 1.752      ;
; 1.610 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[3]                    ; super_register_bank:inst2|Block2:block2|DATA[3]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.143      ; 1.910      ;
; 1.636 ; super_register_bank:inst2|Working_register[0]                                                        ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                       ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_reg     ; 0.000        ; -1.443     ; 0.380      ;
; 1.656 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[12]                   ; super_register_bank:inst2|Block2:block2|DATA[12]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; -0.223     ; 1.590      ;
; 1.716 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[0]                    ; super_register_bank:inst2|Block2:block2|DATA[0]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; -0.221     ; 1.652      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[6]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[5]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[4]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[3]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[2]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[1]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[0]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[15]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[14]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[13]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[12]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[11]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[10]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[9]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[8]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[7]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.004      ; 2.514      ;
; 4.044 ; decoder:inst1|Dadd[1]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.620     ; 0.641      ;
; 4.060 ; decoder:inst1|Dadd[9]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.617     ; 0.660      ;
; 4.091 ; decoder:inst1|Dadd[6]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.653     ; 0.655      ;
; 4.094 ; decoder:inst1|Dadd[0]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.651     ; 0.660      ;
; 4.107 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[2]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.326     ; 0.968      ;
; 4.114 ; decoder:inst1|Dadd[8]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.654     ; 0.677      ;
; 4.125 ; decoder:inst1|Dadd[3]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.652     ; 0.690      ;
; 4.128 ; decoder:inst1|Dadd[2]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.653     ; 0.692      ;
; 4.139 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[4]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.359     ; 0.967      ;
; 4.143 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[1]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.341     ; 0.989      ;
; 4.147 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[5]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.361     ; 0.973      ;
; 4.181 ; decoder:inst1|Sel_C[1]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[1]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.341     ; 1.027      ;
; 4.187 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[3]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.391     ; 0.983      ;
; 4.204 ; decoder:inst1|Dadd[4]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.755     ; 0.666      ;
; 4.206 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[2]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.325     ; 1.068      ;
; 4.212 ; decoder:inst1|MR                                                                                     ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.497     ; 0.932      ;
; 4.220 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.475     ; 0.932      ;
; 4.259 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[3]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.388     ; 1.058      ;
; 4.279 ; decoder:inst1|Dadd[5]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.617     ; 0.879      ;
; 4.284 ; decoder:inst1|Dadd[5]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.614     ; 0.887      ;
; 4.284 ; decoder:inst1|Sel_C[0]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.478     ; 0.993      ;
; 4.289 ; decoder:inst1|Dadd[1]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.623     ; 0.883      ;
; 4.307 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.475     ; 1.019      ;
; 4.337 ; decoder:inst1|Dadd[2]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.650     ; 0.904      ;
; 4.338 ; decoder:inst1|Dadd[9]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.620     ; 0.935      ;
; 4.351 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[4]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.358     ; 1.180      ;
; 4.354 ; decoder:inst1|Dadd[8]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.651     ; 0.920      ;
; 4.359 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[5]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.358     ; 1.188      ;
; 4.367 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[5]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.359     ; 1.195      ;
; 4.368 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.474     ; 1.081      ;
; 4.372 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[4]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.362     ; 1.197      ;
; 4.376 ; decoder:inst1|Dadd[6]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.650     ; 0.943      ;
; 4.384 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[2]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.325     ; 1.246      ;
; 4.387 ; decoder:inst1|MW                                                                                     ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.495     ; 1.109      ;
; 4.391 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.474     ; 1.104      ;
; 4.393 ; decoder:inst1|Dadd[3]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.649     ; 0.961      ;
; 4.425 ; decoder:inst1|Dadd[0]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.654     ; 0.988      ;
; 4.432 ; decoder:inst1|Dadd[7]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.752     ; 0.897      ;
; 4.437 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[3]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.390     ; 1.234      ;
; 4.445 ; decoder:inst1|Dadd[4]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.752     ; 0.910      ;
; 4.476 ; decoder:inst1|Dadd[7]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.755     ; 0.938      ;
; 4.503 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[9]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.448     ; 1.242      ;
; 4.516 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[5]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.446     ; 1.257      ;
; 4.516 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[6]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.446     ; 1.257      ;
; 4.519 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[8]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.446     ; 1.260      ;
; 4.533 ; decoder:inst1|MR                                                                                     ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.494     ; 1.256      ;
; 4.579 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[3]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.446     ; 1.320      ;
; 4.582 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[13]                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.446     ; 1.323      ;
; 4.592 ; decoder:inst1|MW                                                                                     ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.498     ; 1.311      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_pc'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.358 ; carry_block:inst8|cy                                                                                     ; carry_block:inst8|cy                                                                                     ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.062      ; 0.577      ;
; 0.483 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[2]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.424      ; 1.064      ;
; 0.499 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 0.731      ;
; 0.525 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.557      ; 3.495      ;
; 0.548 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.557      ; 3.518      ;
; 0.558 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[2]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 0.790      ;
; 0.560 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 0.792      ;
; 0.562 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 0.794      ;
; 0.562 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 0.794      ;
; 0.563 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.557      ; 3.533      ;
; 0.570 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[1]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.062      ; 0.789      ;
; 0.593 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[3]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.424      ; 1.174      ;
; 0.595 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.424      ; 1.176      ;
; 0.704 ; fetch:inst4|PC[6]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.028      ; 0.919      ;
; 0.705 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.424      ; 1.286      ;
; 0.707 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.424      ; 1.288      ;
; 0.817 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.424      ; 1.398      ;
; 0.834 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.066      ;
; 0.846 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[3]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.078      ;
; 0.847 ; fetch:inst4|PC[1]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.074      ; 1.108      ;
; 0.848 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.080      ;
; 0.849 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.081      ;
; 0.849 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.081      ;
; 0.851 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.083      ;
; 0.878 ; decoder:inst1|ALUC[0]                                                                                    ; carry_block:inst8|cy                                                                                     ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; 0.000        ; 2.197      ; 3.262      ;
; 0.944 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.176      ;
; 0.958 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.190      ;
; 0.960 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.192      ;
; 0.961 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.193      ;
; 0.971 ; fetch:inst4|PC[2]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.028      ; 1.186      ;
; 0.984 ; fetch:inst4|PC[4]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.275     ; 0.896      ;
; 0.988 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[7]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 1.050      ; 1.725      ;
; 0.988 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[6]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 1.050      ; 1.725      ;
; 0.988 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[0]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 1.050      ; 1.725      ;
; 0.988 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[2]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 1.050      ; 1.725      ;
; 0.988 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[3]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 1.050      ; 1.725      ;
; 0.988 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[4]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 1.050      ; 1.725      ;
; 0.988 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[5]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 1.050      ; 1.725      ;
; 0.990 ; fetch:inst4|PC[5]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.275     ; 0.902      ;
; 1.009 ; fetch:inst4|PC[1]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.377      ; 1.573      ;
; 1.025 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.557      ; 3.495      ;
; 1.026 ; ALU:inst5|cy_out                                                                                         ; carry_block:inst8|cy                                                                                     ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.690      ; 1.403      ;
; 1.048 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.557      ; 3.518      ;
; 1.063 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.557      ; 3.533      ;
; 1.070 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.302      ;
; 1.095 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.557      ; 4.065      ;
; 1.102 ; fetch:inst4|PC[7]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.028      ; 1.317      ;
; 1.103 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.195      ; 3.711      ;
; 1.149 ; fetch:inst4|PC[4]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.028      ; 1.364      ;
; 1.167 ; fetch:inst4|PC[3]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.028      ; 1.382      ;
; 1.171 ; fetch:inst4|PC[5]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.028      ; 1.386      ;
; 1.201 ; fetch:inst4|PC[6]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.275     ; 1.113      ;
; 1.249 ; fetch:inst4|PC[2]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.275     ; 1.161      ;
; 1.350 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[1]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.688      ; 1.725      ;
; 1.378 ; fetch:inst4|PC[0]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.028      ; 1.593      ;
; 1.448 ; fetch:inst4|PC[7]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.275     ; 1.360      ;
; 1.454 ; fetch:inst4|PC[3]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.275     ; 1.366      ;
; 1.458 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[3]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.690      ;
; 1.461 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[0]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.693      ;
; 1.465 ; decoder:inst1|ALUC[0]                                                                                    ; carry_block:inst8|cy                                                                                     ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 2.197      ; 3.349      ;
; 1.595 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.557      ; 4.065      ;
; 1.603 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.195      ; 3.711      ;
; 1.714 ; fetch:inst4|PC[0]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.275     ; 1.626      ;
; 1.730 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[2]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.962      ;
; 1.733 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 1.965      ;
; 1.835 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 2.067      ;
; 1.840 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[3]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 2.072      ;
; 1.842 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 2.074      ;
; 1.845 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 2.077      ;
; 1.947 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 2.179      ;
; 1.952 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 2.184      ;
; 1.954 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 2.186      ;
; 2.064 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.075      ; 2.296      ;
; 2.090 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[1]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.287     ; 1.960      ;
; 3.356 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.557      ; 6.326      ;
; 3.356 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.557      ; 6.326      ;
; 3.356 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.557      ; 6.326      ;
; 3.535 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[7]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.417     ; 2.305      ;
; 3.535 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[6]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.417     ; 2.305      ;
; 3.535 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[0]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.417     ; 2.305      ;
; 3.535 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[2]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.417     ; 2.305      ;
; 3.535 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[3]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.417     ; 2.305      ;
; 3.535 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[4]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.417     ; 2.305      ;
; 3.535 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[5]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.417     ; 2.305      ;
; 3.613 ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy                                                                                     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; -2.032     ; 1.768      ;
; 3.619 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[7]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.574     ; 2.232      ;
; 3.619 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[6]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.574     ; 2.232      ;
; 3.619 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[0]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.574     ; 2.232      ;
; 3.619 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[2]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.574     ; 2.232      ;
; 3.619 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[3]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.574     ; 2.232      ;
; 3.619 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[4]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.574     ; 2.232      ;
; 3.619 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[5]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.574     ; 2.232      ;
; 3.657 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.444      ; 4.258      ;
; 3.717 ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy                                                                                     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; -2.031     ; 1.873      ;
; 3.784 ; decoder:inst1|ALUC[2]                                                                                    ; carry_block:inst8|cy                                                                                     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; -2.029     ; 1.942      ;
; 3.797 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[7]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.690     ; 2.294      ;
; 3.797 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[6]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.690     ; 2.294      ;
; 3.797 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[0]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.690     ; 2.294      ;
; 3.797 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[2]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.690     ; 2.294      ;
; 3.797 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[3]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.690     ; 2.294      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.550 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.561      ; 3.524      ;
; 0.809 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.562      ; 3.784      ;
; 0.899 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.507      ;
; 0.905 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.513      ;
; 0.912 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.520      ;
; 1.050 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.561      ; 3.524      ;
; 1.126 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.734      ;
; 1.150 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.758      ;
; 1.158 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.766      ;
; 1.159 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.195      ; 3.767      ;
; 1.193 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.589      ; 4.195      ;
; 1.309 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.562      ; 3.784      ;
; 1.399 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.507      ;
; 1.405 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.513      ;
; 1.412 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.520      ;
; 1.626 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.734      ;
; 1.650 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.758      ;
; 1.658 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.766      ;
; 1.659 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.195      ; 3.767      ;
; 1.693 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.589      ; 4.195      ;
; 3.599 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.449      ; 4.245      ;
; 3.692 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.448      ; 4.337      ;
; 3.722 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.082      ; 4.001      ;
; 4.039 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.448      ; 4.684      ;
; 4.088 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.449      ; 4.734      ;
; 4.089 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.082      ; 4.368      ;
; 4.248 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.082      ; 4.527      ;
; 4.250 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.082      ; 4.529      ;
; 4.258 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.476      ; 4.931      ;
; 4.279 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.082      ; 4.558      ;
; 4.314 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.082      ; 4.593      ;
; 4.314 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.082      ; 4.593      ;
; 4.314 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.082      ; 4.593      ;
; 4.314 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.082      ; 4.593      ;
; 4.452 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.082      ; 4.731      ;
; 4.452 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.082      ; 4.731      ;
; 4.622 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.382     ; 1.427      ;
; 4.622 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.382     ; 1.427      ;
; 4.671 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.383     ; 1.475      ;
; 4.847 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.749     ; 1.285      ;
; 4.847 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.749     ; 1.285      ;
; 4.847 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.749     ; 1.285      ;
; 4.847 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.749     ; 1.285      ;
; 4.847 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.749     ; 1.285      ;
; 4.867 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.383     ; 1.671      ;
; 4.894 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.355     ; 1.726      ;
; 4.897 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.749     ; 1.335      ;
; 4.897 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.749     ; 1.335      ;
; 5.032 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.749     ; 1.470      ;
; 5.032 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.749     ; 1.470      ;
; 5.071 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.749     ; 1.509      ;
; 5.071 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.749     ; 1.509      ;
; 5.318 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.578     ; 1.427      ;
; 5.318 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.578     ; 1.427      ;
; 5.367 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.579     ; 1.475      ;
; 5.543 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.945     ; 1.285      ;
; 5.543 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.945     ; 1.285      ;
; 5.543 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.945     ; 1.285      ;
; 5.543 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.945     ; 1.285      ;
; 5.543 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.945     ; 1.285      ;
; 5.563 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.579     ; 1.671      ;
; 5.590 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.551     ; 1.726      ;
; 5.593 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.945     ; 1.335      ;
; 5.593 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.945     ; 1.335      ;
; 5.728 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.945     ; 1.470      ;
; 5.728 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.945     ; 1.470      ;
; 5.767 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.945     ; 1.509      ;
; 5.767 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.945     ; 1.509      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                       ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 144.34 MHz ; 144.34 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                               ;
; 194.67 MHz ; 194.67 MHz      ; clk_pc                                                                                                   ;                                                               ;
; 214.04 MHz ; 214.04 MHz      ; decoder:inst1|ALUC[0]                                                                                    ;                                                               ;
; 402.58 MHz ; 250.0 MHz       ; clk_reg                                                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -9.957 ; -155.824      ;
; clk_reg                                                                                                  ; -6.128 ; -175.710      ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -5.284 ; -71.704       ;
; clk_k                                                                                                    ; -5.008 ; -77.295       ;
; clk_pc                                                                                                   ; -4.846 ; -42.323       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -1.769 ; -41.730       ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -2.084 ; -9.879        ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -0.237 ; -0.404        ;
; clk_reg                                                                                                  ; 0.301  ; 0.000         ;
; clk_pc                                                                                                   ; 0.312  ; 0.000         ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.324  ; 0.000         ;
; clk_k                                                                                                    ; 0.504  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                                  ; -3.000 ; -78.176       ;
; clk_k                                                                                                    ; -3.000 ; -19.000       ;
; clk_pc                                                                                                   ; -3.000 ; -16.348       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.608 ; -36.899       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; 0.402  ; 0.000         ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.475  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                       ;
+--------+---------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -9.957 ; decoder:inst1|KMux                                ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.099     ; 4.663      ;
; -9.640 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.103     ; 4.342      ;
; -9.406 ; decoder:inst1|KMux                                ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.189     ; 6.049      ;
; -9.382 ; decoder:inst1|KMux                                ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.185     ; 6.036      ;
; -9.368 ; decoder:inst1|KMux                                ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.195     ; 6.012      ;
; -9.318 ; decoder:inst1|KMux                                ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.199     ; 5.962      ;
; -9.277 ; decoder:inst1|KMux                                ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.560     ; 6.049      ;
; -9.271 ; decoder:inst1|KMux                                ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.198     ; 5.906      ;
; -9.253 ; decoder:inst1|KMux                                ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.556     ; 6.036      ;
; -9.252 ; decoder:inst1|KMux                                ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.190     ; 5.905      ;
; -9.239 ; decoder:inst1|KMux                                ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.566     ; 6.012      ;
; -9.218 ; decoder:inst1|KMux                                ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.197     ; 5.864      ;
; -9.189 ; decoder:inst1|KMux                                ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.570     ; 5.962      ;
; -9.142 ; decoder:inst1|KMux                                ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.569     ; 5.906      ;
; -9.137 ; decoder:inst1|KMux                                ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.194     ; 5.758      ;
; -9.135 ; decoder:inst1|KMux                                ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.193     ; 5.788      ;
; -9.123 ; decoder:inst1|KMux                                ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.561     ; 5.905      ;
; -9.089 ; decoder:inst1|KMux                                ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.568     ; 5.864      ;
; -9.086 ; decoder:inst1|KMux                                ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.728     ; 4.663      ;
; -9.084 ; decoder:inst1|KMux                                ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.188     ; 5.817      ;
; -9.053 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.189     ; 5.703      ;
; -9.043 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.193     ; 5.682      ;
; -9.008 ; decoder:inst1|KMux                                ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.565     ; 5.758      ;
; -9.006 ; decoder:inst1|KMux                                ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.564     ; 5.788      ;
; -8.989 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.203     ; 5.629      ;
; -8.988 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.199     ; 5.628      ;
; -8.967 ; decoder:inst1|KMux                                ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.189     ; 5.610      ;
; -8.963 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.194     ; 5.612      ;
; -8.955 ; decoder:inst1|KMux                                ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.559     ; 5.817      ;
; -8.955 ; decoder:inst1|KMux                                ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.196     ; 5.605      ;
; -8.953 ; decoder:inst1|KMux                                ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.191     ; 5.604      ;
; -8.943 ; decoder:inst1|KMux                                ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.188     ; 5.601      ;
; -8.929 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.201     ; 5.571      ;
; -8.924 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.560     ; 5.703      ;
; -8.914 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.564     ; 5.682      ;
; -8.903 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.192     ; 5.632      ;
; -8.860 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.574     ; 5.629      ;
; -8.859 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.570     ; 5.628      ;
; -8.838 ; decoder:inst1|KMux                                ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.560     ; 5.610      ;
; -8.834 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.565     ; 5.612      ;
; -8.828 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.202     ; 5.459      ;
; -8.826 ; decoder:inst1|KMux                                ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.567     ; 5.605      ;
; -8.824 ; decoder:inst1|KMux                                ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.562     ; 5.604      ;
; -8.814 ; decoder:inst1|KMux                                ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.559     ; 5.601      ;
; -8.800 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.572     ; 5.571      ;
; -8.782 ; decoder:inst1|KMux                                ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.185     ; 5.443      ;
; -8.774 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.563     ; 5.632      ;
; -8.769 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -4.732     ; 4.342      ;
; -8.699 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.573     ; 5.459      ;
; -8.696 ; decoder:inst1|KMux                                ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.187     ; 5.354      ;
; -8.676 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.198     ; 5.293      ;
; -8.674 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.197     ; 5.323      ;
; -8.654 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.192     ; 5.308      ;
; -8.653 ; decoder:inst1|KMux                                ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.556     ; 5.443      ;
; -8.596 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.200     ; 5.242      ;
; -8.567 ; decoder:inst1|KMux                                ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.558     ; 5.354      ;
; -8.547 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.569     ; 5.293      ;
; -8.545 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.568     ; 5.323      ;
; -8.525 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.563     ; 5.308      ;
; -8.506 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.193     ; 5.145      ;
; -8.492 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.195     ; 5.139      ;
; -8.471 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.189     ; 5.128      ;
; -8.467 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.571     ; 5.242      ;
; -8.377 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.564     ; 5.145      ;
; -8.363 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.566     ; 5.139      ;
; -8.342 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.560     ; 5.128      ;
; -8.312 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.191     ; 4.966      ;
; -8.183 ; decoder:inst1|Sel_B[1]                            ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.562     ; 4.966      ;
; -7.123 ; super_register_bank:inst2|r0[0]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.584     ; 4.344      ;
; -7.087 ; super_register_bank:inst2|r0[3]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.584     ; 4.308      ;
; -7.063 ; super_register_bank:inst2|r0[1]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.592     ; 4.276      ;
; -7.018 ; super_register_bank:inst2|Working_register[1]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.400     ; 4.423      ;
; -6.996 ; super_register_bank:inst2|Working_register[0]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.382     ; 4.419      ;
; -6.995 ; super_register_bank:inst2|Working_register[3]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.599     ; 4.201      ;
; -6.987 ; super_register_bank:inst2|r0[2]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.589     ; 4.203      ;
; -6.959 ; super_register_bank:inst2|r0[4]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.732     ; 4.032      ;
; -6.914 ; super_register_bank:inst2|Working_register[2]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.611     ; 4.108      ;
; -6.864 ; super_register_bank:inst2|r0[13]                  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.732     ; 3.937      ;
; -6.852 ; super_register_bank:inst2|r0[7]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.623     ; 4.034      ;
; -6.816 ; super_register_bank:inst2|r0[5]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.624     ; 3.997      ;
; -6.812 ; super_register_bank:inst2|Working_register[6]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.553     ; 4.064      ;
; -6.786 ; super_register_bank:inst2|Working_register[4]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.400     ; 4.191      ;
; -6.772 ; super_register_bank:inst2|r0[6]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.620     ; 3.957      ;
; -6.746 ; super_register_bank:inst2|Working_register[7]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.553     ; 3.998      ;
; -6.728 ; super_register_bank:inst2|r0[10]                  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.716     ; 3.817      ;
; -6.669 ; super_register_bank:inst2|Working_register[5]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.551     ; 3.923      ;
; -6.655 ; super_register_bank:inst2|r0[8]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.713     ; 3.747      ;
; -6.641 ; super_register_bank:inst2|r0[9]                   ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.755     ; 3.691      ;
; -6.622 ; super_register_bank:inst2|Working_register[11]    ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.635     ; 3.792      ;
; -6.614 ; super_register_bank:inst2|Working_register[8]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.553     ; 3.866      ;
; -6.612 ; super_register_bank:inst2|r0[14]                  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.713     ; 3.704      ;
; -6.600 ; super_register_bank:inst2|Working_register[9]     ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.551     ; 3.854      ;
; -6.580 ; super_register_bank:inst2|Working_register[14]    ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.399     ; 3.986      ;
; -6.576 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.185     ; 4.196      ;
; -6.484 ; super_register_bank:inst2|r0[11]                  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.590     ; 3.699      ;
; -6.476 ; super_register_bank:inst2|r0[12]                  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.715     ; 3.566      ;
; -6.443 ; super_register_bank:inst2|r0[0]                   ; ALU:inst5|z[11]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 1.000        ; -1.045     ; 5.730      ;
; -6.419 ; super_register_bank:inst2|r0[0]                   ; ALU:inst5|z[14]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 1.000        ; -1.041     ; 5.717      ;
; -6.416 ; super_register_bank:inst2|Working_register[13]    ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -2.400     ; 3.821      ;
; -6.409 ; decoder:inst1|ALUC[1]                             ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.639     ; 4.613      ;
+--------+---------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_reg'                                                                                                                                                                                                                ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                          ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.128 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.217     ; 2.396      ;
; -6.004 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.213     ; 2.276      ;
; -5.999 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.588     ; 2.396      ;
; -5.980 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.215     ; 2.250      ;
; -5.929 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.214     ; 2.200      ;
; -5.896 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.213     ; 2.168      ;
; -5.893 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.900     ; 2.478      ;
; -5.891 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.906     ; 2.470      ;
; -5.889 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.904     ; 2.470      ;
; -5.875 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.584     ; 2.276      ;
; -5.872 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.904     ; 2.453      ;
; -5.872 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.904     ; 2.453      ;
; -5.872 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.905     ; 2.452      ;
; -5.872 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.905     ; 2.452      ;
; -5.872 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.904     ; 2.453      ;
; -5.864 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.905     ; 2.444      ;
; -5.864 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.905     ; 2.444      ;
; -5.864 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.905     ; 2.444      ;
; -5.864 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.905     ; 2.444      ;
; -5.856 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.211     ; 2.130      ;
; -5.851 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.586     ; 2.250      ;
; -5.810 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.216     ; 2.079      ;
; -5.805 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.210     ; 2.080      ;
; -5.800 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.585     ; 2.200      ;
; -5.769 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.896     ; 2.358      ;
; -5.768 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.900     ; 2.353      ;
; -5.767 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.584     ; 2.168      ;
; -5.767 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.902     ; 2.350      ;
; -5.764 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.271     ; 2.478      ;
; -5.762 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.277     ; 2.470      ;
; -5.760 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.275     ; 2.470      ;
; -5.753 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.211     ; 2.027      ;
; -5.752 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.213     ; 2.024      ;
; -5.751 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.901     ; 2.335      ;
; -5.751 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.901     ; 2.335      ;
; -5.748 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.211     ; 2.022      ;
; -5.748 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.900     ; 2.333      ;
; -5.748 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.900     ; 2.333      ;
; -5.748 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.900     ; 2.333      ;
; -5.743 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.275     ; 2.453      ;
; -5.743 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.275     ; 2.453      ;
; -5.743 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.276     ; 2.452      ;
; -5.743 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.276     ; 2.452      ;
; -5.743 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.275     ; 2.453      ;
; -5.740 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.901     ; 2.324      ;
; -5.740 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.901     ; 2.324      ;
; -5.740 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.901     ; 2.324      ;
; -5.740 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.901     ; 2.324      ;
; -5.735 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.276     ; 2.444      ;
; -5.735 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.276     ; 2.444      ;
; -5.735 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.276     ; 2.444      ;
; -5.735 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.276     ; 2.444      ;
; -5.727 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.582     ; 2.130      ;
; -5.697 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.210     ; 1.972      ;
; -5.681 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.587     ; 2.079      ;
; -5.676 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.581     ; 2.080      ;
; -5.668 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.217     ; 1.936      ;
; -5.662 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.214     ; 1.933      ;
; -5.661 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.896     ; 2.250      ;
; -5.659 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.902     ; 2.242      ;
; -5.657 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.900     ; 2.242      ;
; -5.640 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.267     ; 2.358      ;
; -5.640 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.900     ; 2.225      ;
; -5.640 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.900     ; 2.225      ;
; -5.640 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.901     ; 2.224      ;
; -5.640 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.901     ; 2.224      ;
; -5.640 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.900     ; 2.225      ;
; -5.639 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.271     ; 2.353      ;
; -5.638 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.273     ; 2.350      ;
; -5.634 ; decoder:inst1|MW       ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.214     ; 1.905      ;
; -5.633 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.210     ; 1.908      ;
; -5.632 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.901     ; 2.216      ;
; -5.632 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.901     ; 2.216      ;
; -5.632 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.901     ; 2.216      ;
; -5.632 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.901     ; 2.216      ;
; -5.624 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.582     ; 2.027      ;
; -5.623 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.584     ; 2.024      ;
; -5.622 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.272     ; 2.335      ;
; -5.622 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.272     ; 2.335      ;
; -5.622 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.211     ; 1.896      ;
; -5.619 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.582     ; 2.022      ;
; -5.619 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.271     ; 2.333      ;
; -5.619 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.271     ; 2.333      ;
; -5.619 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.271     ; 2.333      ;
; -5.617 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.878     ; 2.224      ;
; -5.611 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.272     ; 2.324      ;
; -5.611 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.272     ; 2.324      ;
; -5.611 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.272     ; 2.324      ;
; -5.611 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.272     ; 2.324      ;
; -5.611 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.213     ; 1.883      ;
; -5.609 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.209     ; 1.885      ;
; -5.575 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.899     ; 2.161      ;
; -5.573 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.905     ; 2.153      ;
; -5.571 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.903     ; 2.153      ;
; -5.568 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -4.581     ; 1.972      ;
; -5.559 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -4.208     ; 1.836      ;
; -5.554 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.903     ; 2.136      ;
; -5.554 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.903     ; 2.136      ;
; -5.554 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.904     ; 2.135      ;
; -5.554 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -3.904     ; 2.135      ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                           ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.284 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.466      ; 8.444      ;
; -4.936 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.314      ; 8.444      ;
; -4.704 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MW                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.520      ; 8.006      ;
; -4.415 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.466      ; 7.664      ;
; -4.360 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.471      ; 7.551      ;
; -4.356 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MW                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.368      ; 8.006      ;
; -4.067 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.314      ; 7.664      ;
; -4.012 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.319      ; 7.551      ;
; -3.990 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.523      ; 7.298      ;
; -3.932 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.975      ; 5.823      ;
; -3.923 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.468      ; 7.326      ;
; -3.697 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.523      ; 7.007      ;
; -3.679 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.518      ; 6.981      ;
; -3.646 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.380      ; 5.367      ;
; -3.642 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.371      ; 7.298      ;
; -3.634 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.519      ; 6.938      ;
; -3.620 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.522      ; 6.927      ;
; -3.590 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.979      ; 5.338      ;
; -3.585 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.978      ; 5.460      ;
; -3.584 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.823      ; 5.823      ;
; -3.575 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.316      ; 7.326      ;
; -3.397 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.519      ; 6.833      ;
; -3.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.371      ; 7.007      ;
; -3.331 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.366      ; 6.981      ;
; -3.286 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.367      ; 6.938      ;
; -3.272 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.370      ; 6.927      ;
; -3.242 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.827      ; 5.338      ;
; -3.237 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.826      ; 5.460      ;
; -3.049 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.367      ; 6.833      ;
; -2.964 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.310      ; 8.181      ;
; -2.903 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.364      ; 8.256      ;
; -2.891 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.520      ; 6.187      ;
; -2.838 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.315      ; 8.086      ;
; -2.806 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.462      ; 8.175      ;
; -2.751 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.516      ; 8.256      ;
; -2.748 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.310      ; 8.054      ;
; -2.680 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.467      ; 8.080      ;
; -2.663 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.312      ; 8.123      ;
; -2.622 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.367      ; 7.987      ;
; -2.590 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.462      ; 8.048      ;
; -2.543 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.368      ; 6.187      ;
; -2.511 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.464      ; 8.123      ;
; -2.482 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.367      ; 7.849      ;
; -2.464 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.362      ; 7.823      ;
; -2.464 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.519      ; 7.981      ;
; -2.458 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.310      ; 8.175      ;
; -2.428 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.364      ; 7.787      ;
; -2.419 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.363      ; 7.780      ;
; -2.405 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.366      ; 7.769      ;
; -2.403 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.364      ; 8.256      ;
; -2.396 ; super_register_bank:inst2|r0[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; -0.547     ; 2.200      ;
; -2.381 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.819      ; 6.329      ;
; -2.332 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.315      ; 8.080      ;
; -2.324 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.519      ; 7.843      ;
; -2.312 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.462      ; 8.181      ;
; -2.306 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.514      ; 7.817      ;
; -2.270 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.516      ; 7.781      ;
; -2.261 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.515      ; 7.774      ;
; -2.251 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.516      ; 8.256      ;
; -2.247 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.518      ; 7.763      ;
; -2.242 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.310      ; 8.048      ;
; -2.239 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.823      ; 6.044      ;
; -2.223 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.971      ; 6.323      ;
; -2.208 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.822      ; 6.140      ;
; -2.186 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.467      ; 8.086      ;
; -2.182 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.363      ; 7.675      ;
; -2.163 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.312      ; 8.123      ;
; -2.157 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.510      ; 7.676      ;
; -2.126 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.376      ; 5.556      ;
; -2.116 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.367      ; 7.981      ;
; -2.096 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.462      ; 8.054      ;
; -2.087 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.975      ; 6.044      ;
; -2.050 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.974      ; 6.134      ;
; -2.024 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.515      ; 7.669      ;
; -2.011 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.464      ; 8.123      ;
; -1.976 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.367      ; 7.843      ;
; -1.976 ; super_register_bank:inst2|r20[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.786      ; 3.113      ;
; -1.970 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.519      ; 7.987      ;
; -1.958 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.362      ; 7.817      ;
; -1.922 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.364      ; 7.781      ;
; -1.916 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[9]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.511      ; 5.704      ;
; -1.913 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.363      ; 7.774      ;
; -1.899 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.366      ; 7.763      ;
; -1.875 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.819      ; 6.323      ;
; -1.862 ; super_register_bank:inst2|r8[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.604      ; 2.817      ;
; -1.840 ; super_register_bank:inst2|r16[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.836      ; 3.027      ;
; -1.830 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.519      ; 7.849      ;
; -1.812 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.514      ; 7.823      ;
; -1.776 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.516      ; 7.787      ;
; -1.767 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.515      ; 7.780      ;
; -1.753 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.518      ; 7.769      ;
; -1.739 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.823      ; 6.044      ;
; -1.729 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.971      ; 6.329      ;
; -1.702 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.822      ; 6.134      ;
; -1.690 ; super_register_bank:inst2|r18[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.981      ; 3.022      ;
; -1.676 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.363      ; 7.669      ;
; -1.669 ; super_register_bank:inst2|r24[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.753      ; 2.773      ;
; -1.651 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.510      ; 7.670      ;
; -1.620 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.376      ; 5.550      ;
; -1.587 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.975      ; 6.044      ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.008 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.158     ; 1.335      ;
; -5.008 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.158     ; 1.335      ;
; -4.977 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.157     ; 1.305      ;
; -4.977 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.157     ; 1.305      ;
; -4.879 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.529     ; 1.335      ;
; -4.879 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.529     ; 1.335      ;
; -4.875 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.818     ; 1.542      ;
; -4.862 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.158     ; 1.189      ;
; -4.862 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.158     ; 1.189      ;
; -4.848 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.528     ; 1.305      ;
; -4.848 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.528     ; 1.305      ;
; -4.839 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.844     ; 1.480      ;
; -4.802 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.158     ; 1.129      ;
; -4.802 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.158     ; 1.129      ;
; -4.802 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.158     ; 1.129      ;
; -4.802 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.158     ; 1.129      ;
; -4.802 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -4.158     ; 1.129      ;
; -4.746 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.189     ; 1.542      ;
; -4.733 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.529     ; 1.189      ;
; -4.733 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.529     ; 1.189      ;
; -4.710 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.215     ; 1.480      ;
; -4.673 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.529     ; 1.129      ;
; -4.673 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.529     ; 1.129      ;
; -4.673 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.529     ; 1.129      ;
; -4.673 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.529     ; 1.129      ;
; -4.673 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.529     ; 1.129      ;
; -4.653 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.845     ; 1.293      ;
; -4.612 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.843     ; 1.254      ;
; -4.612 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -3.843     ; 1.254      ;
; -4.524 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.216     ; 1.293      ;
; -4.483 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.214     ; 1.254      ;
; -4.483 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -4.214     ; 1.254      ;
; -3.476 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.087     ; 4.364      ;
; -3.476 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.087     ; 4.364      ;
; -3.443 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.086     ; 4.332      ;
; -3.443 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.086     ; 4.332      ;
; -3.428 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.227      ; 4.630      ;
; -3.409 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.087     ; 4.297      ;
; -3.406 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.087     ; 4.294      ;
; -3.363 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.087     ; 4.251      ;
; -3.363 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.087     ; 4.251      ;
; -3.363 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.087     ; 4.251      ;
; -3.363 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.087     ; 4.251      ;
; -3.341 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.253      ; 4.569      ;
; -3.328 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.087     ; 4.216      ;
; -3.187 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.228      ; 4.390      ;
; -3.187 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.228      ; 4.390      ;
; -3.129 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.226      ; 4.330      ;
; -1.044 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.249      ; 3.981      ;
; -0.965 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.909      ; 3.562      ;
; -0.964 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.909      ; 3.561      ;
; -0.963 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.909      ; 3.560      ;
; -0.943 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.909      ; 3.540      ;
; -0.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.909      ; 3.331      ;
; -0.727 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.909      ; 3.324      ;
; -0.724 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.909      ; 3.321      ;
; -0.667 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.224      ; 3.579      ;
; -0.538 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.249      ; 3.975      ;
; -0.459 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.909      ; 3.556      ;
; -0.458 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.909      ; 3.555      ;
; -0.457 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.909      ; 3.554      ;
; -0.437 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.909      ; 3.534      ;
; -0.434 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 2.222      ; 3.344      ;
; -0.234 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.909      ; 3.331      ;
; -0.227 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.909      ; 3.324      ;
; -0.224 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.909      ; 3.321      ;
; -0.161 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.224      ; 3.573      ;
; 0.066  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 2.222      ; 3.344      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_pc'                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node              ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.846 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -4.158     ; 1.173      ;
; -4.717 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.529     ; 1.173      ;
; -4.536 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.848     ; 1.173      ;
; -4.536 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.848     ; 1.173      ;
; -4.536 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.848     ; 1.173      ;
; -4.536 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.848     ; 1.173      ;
; -4.536 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.848     ; 1.173      ;
; -4.536 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.848     ; 1.173      ;
; -4.536 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -3.848     ; 1.173      ;
; -4.407 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.219     ; 1.173      ;
; -4.407 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.219     ; 1.173      ;
; -4.407 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.219     ; 1.173      ;
; -4.407 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.219     ; 1.173      ;
; -4.407 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.219     ; 1.173      ;
; -4.407 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.219     ; 1.173      ;
; -4.407 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -4.219     ; 1.173      ;
; -4.169 ; decoder:inst1|ALUC[2]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.602     ; 2.052      ;
; -4.137 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[1]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.086     ; 5.046      ;
; -4.047 ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.604     ; 1.928      ;
; -4.040 ; decoder:inst1|ALUC[2]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -2.973     ; 2.052      ;
; -3.922 ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.605     ; 1.802      ;
; -3.918 ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -2.975     ; 1.928      ;
; -3.842 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.028     ; 2.799      ;
; -3.827 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[2]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.224      ; 5.046      ;
; -3.827 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.224      ; 5.046      ;
; -3.827 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.224      ; 5.046      ;
; -3.827 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.224      ; 5.046      ;
; -3.827 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.224      ; 5.046      ;
; -3.827 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[0]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.224      ; 5.046      ;
; -3.827 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.224      ; 5.046      ;
; -3.797 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.982     ; 2.800      ;
; -3.793 ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -2.976     ; 1.802      ;
; -3.769 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -2.040     ; 2.714      ;
; -3.713 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.829     ; 2.869      ;
; -3.697 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.957     ; 2.725      ;
; -3.685 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.829     ; 2.841      ;
; -3.661 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.982     ; 2.664      ;
; -3.648 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.828     ; 2.805      ;
; -3.567 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.910      ; 6.165      ;
; -3.564 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.812     ; 2.737      ;
; -3.549 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.980     ; 2.554      ;
; -3.532 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.718     ; 2.799      ;
; -3.532 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.718     ; 2.799      ;
; -3.532 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.718     ; 2.799      ;
; -3.532 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.718     ; 2.799      ;
; -3.532 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.718     ; 2.799      ;
; -3.532 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.718     ; 2.799      ;
; -3.532 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.718     ; 2.799      ;
; -3.519 ; super_register_bank:inst2|Working_register[6]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.982     ; 2.522      ;
; -3.506 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.812     ; 2.679      ;
; -3.487 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.800      ;
; -3.487 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.800      ;
; -3.487 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.800      ;
; -3.487 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.800      ;
; -3.487 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.800      ;
; -3.487 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.800      ;
; -3.487 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.800      ;
; -3.459 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.730     ; 2.714      ;
; -3.459 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.730     ; 2.714      ;
; -3.459 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.730     ; 2.714      ;
; -3.459 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.730     ; 2.714      ;
; -3.459 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.730     ; 2.714      ;
; -3.459 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.730     ; 2.714      ;
; -3.459 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.730     ; 2.714      ;
; -3.433 ; super_register_bank:inst2|Working_register[13]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.829     ; 2.589      ;
; -3.413 ; super_register_bank:inst2|Working_register[5]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.980     ; 2.418      ;
; -3.403 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.869      ;
; -3.403 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.869      ;
; -3.403 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.869      ;
; -3.403 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.869      ;
; -3.403 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.869      ;
; -3.403 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.869      ;
; -3.403 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.869      ;
; -3.387 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.647     ; 2.725      ;
; -3.387 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.647     ; 2.725      ;
; -3.387 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.647     ; 2.725      ;
; -3.387 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.647     ; 2.725      ;
; -3.387 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.647     ; 2.725      ;
; -3.387 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.647     ; 2.725      ;
; -3.387 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.647     ; 2.725      ;
; -3.375 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.841      ;
; -3.375 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.841      ;
; -3.375 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.841      ;
; -3.375 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.841      ;
; -3.375 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.841      ;
; -3.375 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.841      ;
; -3.375 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.519     ; 2.841      ;
; -3.351 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.664      ;
; -3.351 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.664      ;
; -3.351 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.664      ;
; -3.351 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.664      ;
; -3.351 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.664      ;
; -3.351 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.664      ;
; -3.351 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.672     ; 2.664      ;
; -3.338 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.518     ; 2.805      ;
; -3.338 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.518     ; 2.805      ;
; -3.338 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.518     ; 2.805      ;
; -3.338 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.518     ; 2.805      ;
; -3.338 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.518     ; 2.805      ;
; -3.338 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.518     ; 2.805      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'                                                                                                                                        ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                        ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -1.769 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r23[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.316     ; 1.147      ;
; -1.746 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r15[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.327     ; 1.144      ;
; -1.666 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r19[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.676     ; 0.704      ;
; -1.581 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r5[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.586     ; 0.802      ;
; -1.575 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r21[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.548     ; 0.739      ;
; -1.514 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r17[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.614     ; 0.833      ;
; -1.512 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|Working_register[3]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.449      ; 2.282      ;
; -1.504 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r13[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.599     ; 0.836      ;
; -1.487 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r27[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.440     ; 0.741      ;
; -1.454 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r25[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.414     ; 0.737      ;
; -1.441 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r7[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.562     ; 0.805      ;
; -1.410 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r11[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.040      ; 1.383      ;
; -1.409 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r9[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.047      ; 1.387      ;
; -1.379 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r3[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.074      ; 1.149      ;
; -1.256 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r1[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.086      ; 1.137      ;
; -0.875 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r10[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.946      ; 2.014      ;
; -0.874 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r8[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.661      ; 1.578      ;
; -0.790 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r22[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.564      ; 1.433      ;
; -0.787 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r4[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.379      ; 1.457      ;
; -0.753 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r14[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.876      ; 1.832      ;
; -0.746 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r18[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.296      ; 1.319      ;
; -0.688 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r12[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.531      ; 1.432      ;
; -0.626 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r6[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.670      ; 1.515      ;
; -0.580 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r20[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.502      ; 1.322      ;
; -0.571 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|Working_register[1]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.257      ; 2.118      ;
; -0.561 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r16[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.448      ; 1.354      ;
; -0.557 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r2[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.661      ; 1.432      ;
; -0.550 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|Working_register[4]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.230      ; 2.069      ;
; -0.550 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r0[3]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.444      ; 2.285      ;
; -0.522 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|Working_register[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.259      ; 2.067      ;
; -0.506 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r26[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.415      ; 1.356      ;
; -0.487 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|Working_register[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.404      ; 2.119      ;
; -0.479 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|Working_register[5]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.403      ; 2.067      ;
; -0.472 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|Working_register[15] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.379      ; 2.026      ;
; -0.471 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|Working_register[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.404      ; 2.098      ;
; -0.466 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|Working_register[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.404      ; 2.064      ;
; -0.456 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|Working_register[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.459      ; 2.115      ;
; -0.431 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|Working_register[8]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.404      ; 2.067      ;
; -0.424 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r0[11]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.443      ; 2.046      ;
; -0.405 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r24[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.514      ; 1.350      ;
; -0.401 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|Working_register[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.564      ; 2.202      ;
; -0.378 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r0[13]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.584      ; 2.165      ;
; -0.378 ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r0[5]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.481      ; 2.155      ;
; -0.373 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r0[15]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.451      ; 2.124      ;
; -0.371 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r0[4]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.556      ; 2.119      ;
; -0.343 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|Working_register[0]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.566      ; 2.195      ;
; -0.319 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r0[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.481      ; 2.119      ;
; -0.298 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|Working_register[14] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.256      ; 1.980      ;
; -0.271 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|Working_register[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.565      ; 2.099      ;
; -0.264 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r0[9]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.607      ; 2.062      ;
; -0.239 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|Working_register[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.476      ; 2.049      ;
; -0.223 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r0[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.450      ; 2.100      ;
; -0.190 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r0[6]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.478      ; 2.100      ;
; -0.152 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r0[2]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.447      ; 2.026      ;
; -0.108 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r0[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.566      ; 2.105      ;
; -0.092 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r0[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.768      ; 2.156      ;
; 0.002  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r0[10]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.891      ; 2.082      ;
; 0.023  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r0[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.565      ; 1.984      ;
; 0.103  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r0[12]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.890      ; 2.229      ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                           ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.084 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.493      ; 4.612      ;
; -1.761 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.493      ; 4.935      ;
; -1.706 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.122      ; 4.619      ;
; -1.610 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.875      ; 4.468      ;
; -1.597 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.493      ; 4.619      ;
; -1.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.776      ; 4.476      ;
; -1.491 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.741      ; 4.453      ;
; -1.383 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.122      ; 4.942      ;
; -1.372 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.776      ; 4.607      ;
; -1.274 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.493      ; 4.942      ;
; -1.233 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.122      ; 4.612      ;
; -1.130 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.875      ; 4.468      ;
; -1.016 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.776      ; 4.483      ;
; -1.011 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.741      ; 4.453      ;
; -0.910 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.122      ; 4.935      ;
; -0.892 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.776      ; 4.607      ;
; -0.058 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.497      ; 6.642      ;
; 0.173  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.442      ; 6.818      ;
; 0.275  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.571      ; 4.876      ;
; 0.320  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.126      ; 6.649      ;
; 0.325  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.887      ; 5.415      ;
; 0.384  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.888      ; 5.475      ;
; 0.418  ; super_register_bank:inst2|r15[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.868      ; 1.806      ;
; 0.429  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.497      ; 6.649      ;
; 0.445  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.516      ; 4.991      ;
; 0.511  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.565      ; 5.106      ;
; 0.511  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.567      ; 5.108      ;
; 0.529  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.571      ; 5.130      ;
; 0.533  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.570      ; 5.133      ;
; 0.544  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.071      ; 6.818      ;
; 0.550  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.438      ; 7.191      ;
; 0.556  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.438      ; 7.197      ;
; 0.580  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.512      ; 5.122      ;
; 0.589  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.496      ; 7.288      ;
; 0.604  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.494      ; 7.301      ;
; 0.624  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.491      ; 7.318      ;
; 0.650  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.885      ; 5.738      ;
; 0.653  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.442      ; 6.818      ;
; 0.654  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.567      ; 5.251      ;
; 0.655  ; super_register_bank:inst2|r23[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.857      ; 2.032      ;
; 0.658  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.497      ; 7.358      ;
; 0.696  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.516      ; 5.415      ;
; 0.755  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.517      ; 5.475      ;
; 0.768  ; super_register_bank:inst2|r27[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.981      ; 2.269      ;
; 0.793  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.126      ; 6.642      ;
; 0.798  ; super_register_bank:inst2|r17[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.155      ; 2.473      ;
; 0.799  ; super_register_bank:inst2|r13[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.140      ; 2.459      ;
; 0.805  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.887      ; 5.415      ;
; 0.817  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.524      ; 4.544      ;
; 0.820  ; super_register_bank:inst2|r25[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.955      ; 2.295      ;
; 0.845  ; super_register_bank:inst2|r19[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.217      ; 2.582      ;
; 0.846  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.513      ; 5.389      ;
; 0.858  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.439      ; 7.500      ;
; 0.864  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.888      ; 5.475      ;
; 0.869  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.962      ; 3.861      ;
; 0.882  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.512      ; 5.424      ;
; 0.887  ; super_register_bank:inst2|r7[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.103      ; 2.510      ;
; 0.921  ; super_register_bank:inst2|r5[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.127      ; 2.568      ;
; 0.921  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.067      ; 7.191      ;
; 0.927  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.067      ; 7.197      ;
; 0.957  ; super_register_bank:inst2|r14[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 0.665      ; 1.642      ;
; 0.964  ; super_register_bank:inst2|r11[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.501      ; 1.985      ;
; 0.967  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.125      ; 7.295      ;
; 0.975  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.123      ; 7.301      ;
; 0.985  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.567      ; 5.582      ;
; 0.989  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[2]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.850      ; 4.869      ;
; 1.002  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.120      ; 7.325      ;
; 1.023  ; super_register_bank:inst2|r3[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.467      ; 2.010      ;
; 1.024  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.071      ; 6.818      ;
; 1.027  ; super_register_bank:inst2|r21[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.089      ; 2.636      ;
; 1.028  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.514      ; 5.745      ;
; 1.030  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.438      ; 7.191      ;
; 1.036  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.438      ; 7.197      ;
; 1.036  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.126      ; 7.365      ;
; 1.055  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[8]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.851      ; 4.936      ;
; 1.060  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[3]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.848      ; 4.938      ;
; 1.076  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.496      ; 7.295      ;
; 1.080  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[4]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.950      ; 5.060      ;
; 1.084  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.494      ; 7.301      ;
; 1.087  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.493      ; 7.783      ;
; 1.103  ; super_register_bank:inst2|r1[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.455      ; 2.078      ;
; 1.111  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.491      ; 7.325      ;
; 1.137  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.885      ; 5.745      ;
; 1.145  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.497      ; 7.365      ;
; 1.146  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.200      ; 4.876      ;
; 1.155  ; super_register_bank:inst2|r9[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.494      ; 2.169      ;
; 1.159  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.959      ; 4.148      ;
; 1.176  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.516      ; 5.415      ;
; 1.235  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.517      ; 5.475      ;
; 1.236  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.068      ; 7.507      ;
; 1.289  ; super_register_bank:inst2|r10[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 0.595      ; 1.904      ;
; 1.299  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.524      ; 4.546      ;
; 1.310  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.961      ; 4.301      ;
; 1.316  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.145      ; 4.991      ;
; 1.318  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.749      ; 7.270      ;
; 1.345  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.439      ; 7.507      ;
; 1.366  ; super_register_bank:inst2|r22[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 0.977      ; 2.363      ;
; 1.367  ; super_register_bank:inst2|r6[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 0.871      ; 2.258      ;
; 1.382  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.194      ; 5.106      ;
; 1.382  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.196      ; 5.108      ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'                                                                                                                                         ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                        ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -0.237 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r0[10]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.144      ; 1.937      ;
; -0.148 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r0[12]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.142      ; 2.024      ;
; -0.019 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r0[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 2.014      ; 2.025      ;
; 0.016  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r0[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.830      ; 1.876      ;
; 0.067  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r0[9]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.874      ; 1.971      ;
; 0.101  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r0[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.831      ; 1.962      ;
; 0.119  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r0[13]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.850      ; 1.999      ;
; 0.120  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|Working_register[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.811      ; 1.961      ;
; 0.136  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|Working_register[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.748      ; 1.914      ;
; 0.178  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r0[11]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.703      ; 1.911      ;
; 0.179  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r0[4]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.823      ; 2.032      ;
; 0.182  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|Working_register[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.810      ; 2.022      ;
; 0.198  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r0[2]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.706      ; 1.934      ;
; 0.204  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r0[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.741      ; 1.975      ;
; 0.204  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r0[6]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.738      ; 1.972      ;
; 0.230  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r0[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.709      ; 1.969      ;
; 0.236  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|Working_register[0]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.812      ; 2.078      ;
; 0.250  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|Working_register[15] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.645      ; 1.925      ;
; 0.263  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|Working_register[8]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.671      ; 1.964      ;
; 0.273  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|Working_register[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.670      ; 1.973      ;
; 0.275  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r0[15]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.710      ; 2.015      ;
; 0.276  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|Working_register[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.671      ; 1.977      ;
; 0.277  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|Working_register[5]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.669      ; 1.976      ;
; 0.279  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|Working_register[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.671      ; 1.980      ;
; 0.280  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|Working_register[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.728      ; 2.038      ;
; 0.301  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r0[5]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.742      ; 2.073      ;
; 0.334  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|Working_register[3]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.717      ; 2.081      ;
; 0.349  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r0[3]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.702      ; 2.081      ;
; 0.358  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|Working_register[14] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.516      ; 1.904      ;
; 0.399  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|Working_register[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.518      ; 1.947      ;
; 0.429  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|Working_register[4]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.491      ; 1.950      ;
; 0.429  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|Working_register[1]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.517      ; 1.976      ;
; 0.467  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r2[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.871      ; 1.368      ;
; 0.497  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r24[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.714      ; 1.241      ;
; 0.529  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r20[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.681      ; 1.240      ;
; 0.531  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r6[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.854      ; 1.415      ;
; 0.579  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r16[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.631      ; 1.240      ;
; 0.584  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r8[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.863      ; 1.477      ;
; 0.592  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r22[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.743      ; 1.365      ;
; 0.606  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r26[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.608      ; 1.244      ;
; 0.606  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r14[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.088      ; 1.724      ;
; 0.618  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r12[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.720      ; 1.368      ;
; 0.717  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r10[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.167      ; 1.914      ;
; 0.722  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r18[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.486      ; 1.238      ;
; 0.815  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r4[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.550      ; 1.395      ;
; 1.253  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r1[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.263      ; 1.046      ;
; 1.308  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r3[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.260      ; 1.098      ;
; 1.406  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r25[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.248     ; 0.688      ;
; 1.437  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r27[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.277     ; 0.690      ;
; 1.506  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r9[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.225      ; 1.261      ;
; 1.507  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r11[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.223      ; 1.260      ;
; 1.574  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r21[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.415     ; 0.689      ;
; 1.592  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r7[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.430     ; 0.692      ;
; 1.614  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r13[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.449     ; 0.695      ;
; 1.619  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r5[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.455     ; 0.694      ;
; 1.626  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r17[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.463     ; 0.693      ;
; 1.662  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r19[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.524     ; 0.668      ;
; 1.729  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r15[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.160     ; 1.099      ;
; 1.742  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r23[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.172     ; 1.100      ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_reg'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.301 ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                 ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                       ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.066      ; 0.511      ;
; 0.709 ; ALU:inst5|z[4]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[4]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.540     ; 0.343      ;
; 0.729 ; ALU:inst5|z[15]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[15]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.559     ; 0.344      ;
; 0.730 ; ALU:inst5|z[5]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[5]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.565     ; 0.339      ;
; 0.732 ; ALU:inst5|z[8]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[8]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.562     ; 0.344      ;
; 0.733 ; ALU:inst5|z[13]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[13]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.564     ; 0.343      ;
; 0.735 ; ALU:inst5|z[3]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[3]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.566     ; 0.343      ;
; 0.739 ; ALU:inst5|z[2]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[2]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.571     ; 0.342      ;
; 0.742 ; ALU:inst5|z[14]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[14]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.573     ; 0.343      ;
; 0.742 ; ALU:inst5|z[1]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[1]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.573     ; 0.343      ;
; 0.859 ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.053      ; 1.081      ;
; 0.999 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[1]                    ; super_register_bank:inst2|Block2:block2|DATA[1]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.135      ; 1.278      ;
; 1.019 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[15]                   ; super_register_bank:inst2|Block2:block2|DATA[15]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.130      ; 1.293      ;
; 1.021 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[4]                    ; super_register_bank:inst2|Block2:block2|DATA[4]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.162      ; 1.327      ;
; 1.031 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[11]                   ; super_register_bank:inst2|Block2:block2|DATA[11]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.135      ; 1.310      ;
; 1.053 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[7]                    ; super_register_bank:inst2|Block2:block2|DATA[7]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.129      ; 1.326      ;
; 1.059 ; ALU:inst5|z[0]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[0]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.888     ; 0.345      ;
; 1.061 ; ALU:inst5|z[12]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[12]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.891     ; 0.344      ;
; 1.061 ; ALU:inst5|z[10]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[10]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.894     ; 0.341      ;
; 1.062 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[6]                    ; super_register_bank:inst2|Block2:block2|DATA[6]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.134      ; 1.340      ;
; 1.090 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[5]                    ; super_register_bank:inst2|Block2:block2|DATA[5]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.134      ; 1.368      ;
; 1.105 ; ALU:inst5|z[9]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[9]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.562     ; 0.717      ;
; 1.113 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[13]                   ; super_register_bank:inst2|Block2:block2|DATA[13]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.129      ; 1.386      ;
; 1.115 ; ALU:inst5|z[6]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[6]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.570     ; 0.719      ;
; 1.132 ; ALU:inst5|z[11]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[11]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.564     ; 0.742      ;
; 1.134 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[10]                   ; super_register_bank:inst2|Block2:block2|DATA[10]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; -0.194     ; 1.084      ;
; 1.140 ; ALU:inst5|z[7]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[7]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.571     ; 0.743      ;
; 1.181 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[14]                   ; super_register_bank:inst2|Block2:block2|DATA[14]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.130      ; 1.455      ;
; 1.244 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[2]                    ; super_register_bank:inst2|Block2:block2|DATA[2]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.135      ; 1.523      ;
; 1.285 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[9]                    ; super_register_bank:inst2|Block2:block2|DATA[9]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.128      ; 1.557      ;
; 1.301 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[8]                    ; super_register_bank:inst2|Block2:block2|DATA[8]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.129      ; 1.574      ;
; 1.439 ; super_register_bank:inst2|Working_register[0]                                                        ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                       ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_reg     ; 0.000        ; -1.269     ; 0.344      ;
; 1.444 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[3]                    ; super_register_bank:inst2|Block2:block2|DATA[3]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.134      ; 1.722      ;
; 1.462 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[12]                   ; super_register_bank:inst2|Block2:block2|DATA[12]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; -0.193     ; 1.413      ;
; 1.542 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[0]                    ; super_register_bank:inst2|Block2:block2|DATA[0]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; -0.191     ; 1.495      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[6]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[5]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[4]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[3]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[2]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[1]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[0]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[15]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[14]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[13]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[12]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[11]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[10]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[9]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[8]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[7]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.010      ; 2.260      ;
; 3.648 ; decoder:inst1|Dadd[1]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.242     ; 0.605      ;
; 3.650 ; decoder:inst1|Dadd[9]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.239     ; 0.610      ;
; 3.659 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[2]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.943     ; 0.890      ;
; 3.677 ; decoder:inst1|Dadd[6]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.273     ; 0.603      ;
; 3.686 ; decoder:inst1|Dadd[0]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.269     ; 0.616      ;
; 3.691 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[5]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.978     ; 0.887      ;
; 3.693 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[4]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.976     ; 0.891      ;
; 3.693 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[1]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.961     ; 0.906      ;
; 3.705 ; decoder:inst1|Dadd[8]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.274     ; 0.630      ;
; 3.708 ; decoder:inst1|Dadd[2]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.273     ; 0.634      ;
; 3.709 ; decoder:inst1|Dadd[3]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.272     ; 0.636      ;
; 3.718 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[3]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.003     ; 0.889      ;
; 3.730 ; decoder:inst1|Sel_C[1]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[1]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.960     ; 0.944      ;
; 3.748 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[2]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.942     ; 0.980      ;
; 3.750 ; decoder:inst1|MR                                                                                     ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.101     ; 0.848      ;
; 3.770 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.084     ; 0.860      ;
; 3.785 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[3]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.001     ; 0.958      ;
; 3.793 ; decoder:inst1|Dadd[4]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.368     ; 0.624      ;
; 3.804 ; decoder:inst1|Sel_C[0]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.087     ; 0.891      ;
; 3.843 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.084     ; 0.933      ;
; 3.853 ; decoder:inst1|Dadd[5]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.240     ; 0.812      ;
; 3.854 ; decoder:inst1|Dadd[5]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.235     ; 0.818      ;
; 3.866 ; decoder:inst1|Dadd[1]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.247     ; 0.818      ;
; 3.882 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[4]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.976     ; 1.080      ;
; 3.896 ; decoder:inst1|Dadd[9]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.244     ; 0.851      ;
; 3.896 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[5]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.976     ; 1.094      ;
; 3.898 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[5]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.976     ; 1.096      ;
; 3.898 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.084     ; 0.988      ;
; 3.900 ; decoder:inst1|MW                                                                                     ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.096     ; 1.003      ;
; 3.907 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[4]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.979     ; 1.102      ;
; 3.910 ; decoder:inst1|Dadd[2]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.268     ; 0.841      ;
; 3.912 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[2]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.943     ; 1.143      ;
; 3.912 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.084     ; 1.002      ;
; 3.921 ; decoder:inst1|Dadd[8]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.269     ; 0.851      ;
; 3.937 ; decoder:inst1|Dadd[6]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.268     ; 0.868      ;
; 3.952 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[3]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.003     ; 1.123      ;
; 3.954 ; decoder:inst1|Dadd[3]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.267     ; 0.886      ;
; 3.983 ; decoder:inst1|Dadd[7]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.363     ; 0.819      ;
; 3.989 ; decoder:inst1|Dadd[4]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.363     ; 0.825      ;
; 3.993 ; decoder:inst1|Dadd[0]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.274     ; 0.918      ;
; 4.017 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[9]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.057     ; 1.134      ;
; 4.023 ; decoder:inst1|Dadd[7]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.368     ; 0.854      ;
; 4.030 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[5]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.056     ; 1.148      ;
; 4.030 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[6]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.056     ; 1.148      ;
; 4.033 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[8]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.056     ; 1.151      ;
; 4.048 ; decoder:inst1|MR                                                                                     ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.096     ; 1.151      ;
; 4.081 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[1]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -2.961     ; 1.294      ;
; 4.087 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[3]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.056     ; 1.205      ;
; 4.089 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[13]                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -3.056     ; 1.207      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_pc'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.312 ; carry_block:inst8|cy                                                                                     ; carry_block:inst8|cy                                                                                     ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.055      ; 0.511      ;
; 0.434 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[2]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.377      ; 0.955      ;
; 0.448 ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 0.659      ;
; 0.463 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.307      ; 3.147      ;
; 0.493 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.307      ; 3.177      ;
; 0.501 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[2]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 0.712      ;
; 0.503 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 0.714      ;
; 0.505 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 0.716      ;
; 0.505 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 0.716      ;
; 0.513 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[1]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.054      ; 0.711      ;
; 0.516 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.307      ; 3.200      ;
; 0.523 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[3]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.377      ; 1.044      ;
; 0.530 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.377      ; 1.051      ;
; 0.619 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.377      ; 1.140      ;
; 0.626 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.377      ; 1.147      ;
; 0.656 ; fetch:inst4|PC[6]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.027      ; 0.852      ;
; 0.715 ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.377      ; 1.236      ;
; 0.748 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 0.959      ;
; 0.750 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[3]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 0.961      ;
; 0.754 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 0.965      ;
; 0.754 ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 0.965      ;
; 0.757 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 0.968      ;
; 0.761 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 0.972      ;
; 0.773 ; fetch:inst4|PC[1]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.086      ; 1.028      ;
; 0.837 ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.048      ;
; 0.846 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.057      ;
; 0.846 ; decoder:inst1|ALUC[0]                                                                                    ; carry_block:inst8|cy                                                                                     ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; 0.000        ; 1.987      ; 3.007      ;
; 0.850 ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.061      ;
; 0.853 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.064      ;
; 0.881 ; fetch:inst4|PC[4]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.224     ; 0.826      ;
; 0.885 ; fetch:inst4|PC[5]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.224     ; 0.830      ;
; 0.898 ; fetch:inst4|PC[2]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.027      ; 1.094      ;
; 0.936 ; ALU:inst5|cy_out                                                                                         ; carry_block:inst8|cy                                                                                     ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.648      ; 1.258      ;
; 0.936 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[7]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.968      ; 1.578      ;
; 0.936 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[6]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.968      ; 1.578      ;
; 0.936 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[0]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.968      ; 1.578      ;
; 0.936 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[2]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.968      ; 1.578      ;
; 0.936 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[3]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.968      ; 1.578      ;
; 0.936 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[4]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.968      ; 1.578      ;
; 0.936 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[5]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.968      ; 1.578      ;
; 0.942 ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.153      ;
; 0.951 ; fetch:inst4|PC[1]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.337      ; 1.457      ;
; 0.970 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.307      ; 3.154      ;
; 0.986 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.984      ; 3.347      ;
; 0.998 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.307      ; 3.682      ;
; 1.000 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.307      ; 3.184      ;
; 1.012 ; fetch:inst4|PC[7]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.027      ; 1.208      ;
; 1.019 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.307      ; 3.203      ;
; 1.061 ; fetch:inst4|PC[4]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.027      ; 1.257      ;
; 1.081 ; fetch:inst4|PC[5]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.027      ; 1.277      ;
; 1.082 ; fetch:inst4|PC[6]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.224     ; 1.027      ;
; 1.085 ; fetch:inst4|PC[3]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.027      ; 1.281      ;
; 1.125 ; fetch:inst4|PC[2]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.224     ; 1.070      ;
; 1.259 ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[1]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.645      ; 1.578      ;
; 1.277 ; fetch:inst4|PC[0]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.027      ; 1.473      ;
; 1.308 ; fetch:inst4|PC[7]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.224     ; 1.253      ;
; 1.318 ; fetch:inst4|PC[3]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.224     ; 1.263      ;
; 1.334 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[0]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.545      ;
; 1.341 ; decoder:inst1|ALUC[0]                                                                                    ; carry_block:inst8|cy                                                                                     ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 1.987      ; 3.002      ;
; 1.342 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[3]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.553      ;
; 1.493 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.984      ; 3.354      ;
; 1.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 2.307      ; 3.687      ;
; 1.560 ; fetch:inst4|PC[0]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.224     ; 1.505      ;
; 1.574 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[2]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.785      ;
; 1.590 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.801      ;
; 1.630 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.841      ;
; 1.647 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[3]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.858      ;
; 1.670 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.881      ;
; 1.686 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.897      ;
; 1.726 ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.937      ;
; 1.743 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.954      ;
; 1.766 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 1.977      ;
; 1.839 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.067      ; 2.050      ;
; 1.874 ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[1]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.256     ; 1.762      ;
; 3.017 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.307      ; 5.701      ;
; 3.017 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.307      ; 5.701      ;
; 3.017 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 2.307      ; 5.701      ;
; 3.145 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[7]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.242     ; 2.077      ;
; 3.145 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[6]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.242     ; 2.077      ;
; 3.145 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[0]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.242     ; 2.077      ;
; 3.145 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[2]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.242     ; 2.077      ;
; 3.145 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[3]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.242     ; 2.077      ;
; 3.145 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[4]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.242     ; 2.077      ;
; 3.145 ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[5]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.242     ; 2.077      ;
; 3.245 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[7]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.381     ; 2.038      ;
; 3.245 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[6]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.381     ; 2.038      ;
; 3.245 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[0]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.381     ; 2.038      ;
; 3.245 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[2]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.381     ; 2.038      ;
; 3.245 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[3]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.381     ; 2.038      ;
; 3.245 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[4]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.381     ; 2.038      ;
; 3.245 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[5]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.381     ; 2.038      ;
; 3.279 ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy                                                                                     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; -1.836     ; 1.617      ;
; 3.301 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.381      ; 3.826      ;
; 3.369 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[7]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.483     ; 2.060      ;
; 3.369 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[6]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.483     ; 2.060      ;
; 3.369 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[0]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.483     ; 2.060      ;
; 3.369 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[2]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.483     ; 2.060      ;
; 3.369 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[3]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.483     ; 2.060      ;
; 3.369 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[4]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.483     ; 2.060      ;
; 3.369 ; super_register_bank:inst2|Working_register[11]                                                           ; fetch:inst4|PC[5]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -1.483     ; 2.060      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                  ;
+-------+------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.324 ; decoder:inst1|ALUC[0]        ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.394      ; 1.718      ;
; 0.460 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 2.994      ; 3.454      ;
; 0.515 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.001      ; 3.516      ;
; 0.517 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 2.996      ; 3.513      ;
; 0.572 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 2.999      ; 3.571      ;
; 0.599 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 2.988      ; 3.587      ;
; 0.600 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.003      ; 3.603      ;
; 0.620 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 2.999      ; 3.619      ;
; 0.651 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 2.991      ; 3.642      ;
; 0.653 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 2.999      ; 3.652      ;
; 0.727 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 2.991      ; 3.718      ;
; 0.741 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 2.993      ; 3.734      ;
; 0.747 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 2.989      ; 3.736      ;
; 0.761 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 2.994      ; 3.755      ;
; 0.774 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 2.997      ; 3.771      ;
; 0.782 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 2.998      ; 3.780      ;
; 0.821 ; decoder:inst1|ALUC[0]        ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.394      ; 1.735      ;
; 0.833 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 3.002      ; 3.835      ;
; 0.974 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.001      ; 3.495      ;
; 0.987 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 2.994      ; 3.501      ;
; 0.991 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 2.996      ; 3.507      ;
; 1.061 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.003      ; 3.584      ;
; 1.061 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 2.999      ; 3.580      ;
; 1.075 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 2.988      ; 3.583      ;
; 1.101 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 2.999      ; 3.620      ;
; 1.123 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 2.991      ; 3.634      ;
; 1.128 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 2.999      ; 3.647      ;
; 1.180 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 2.994      ; 3.694      ;
; 1.203 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 2.989      ; 3.712      ;
; 1.223 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 2.993      ; 3.736      ;
; 1.229 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 2.998      ; 3.747      ;
; 1.232 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 2.991      ; 3.743      ;
; 1.253 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 2.997      ; 3.770      ;
; 1.294 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 3.002      ; 3.816      ;
; 1.989 ; carry_block:inst8|cy         ; ALU:inst5|z[6]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.087      ; 3.106      ;
; 2.011 ; carry_block:inst8|cy         ; ALU:inst5|z[2]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.089      ; 3.130      ;
; 2.015 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[2]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.091      ; 3.136      ;
; 2.097 ; constant_reg:inst6|k_out[9]  ; ALU:inst5|z[9]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.080      ; 3.207      ;
; 2.126 ; carry_block:inst8|cy         ; ALU:inst5|z[4]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.084      ; 3.240      ;
; 2.146 ; carry_block:inst8|cy         ; ALU:inst5|z[10]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.087      ; 3.263      ;
; 2.174 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[4]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.086      ; 3.290      ;
; 2.211 ; carry_block:inst8|cy         ; ALU:inst5|z[7]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.087      ; 3.328      ;
; 2.214 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[11]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.089      ; 3.333      ;
; 2.225 ; carry_block:inst8|cy         ; ALU:inst5|z[5]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.082      ; 3.337      ;
; 2.327 ; carry_block:inst8|cy         ; ALU:inst5|z[1]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.091      ; 3.448      ;
; 2.341 ; carry_block:inst8|cy         ; ALU:inst5|z[9]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.077      ; 3.448      ;
; 2.351 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.090      ; 3.471      ;
; 2.382 ; carry_block:inst8|cy         ; ALU:inst5|z[15]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.076      ; 3.488      ;
; 2.402 ; carry_block:inst8|cy         ; ALU:inst5|z[8]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.079      ; 3.511      ;
; 2.407 ; carry_block:inst8|cy         ; ALU:inst5|z[12]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.085      ; 3.522      ;
; 2.429 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[0]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.742      ; 3.201      ;
; 2.461 ; carry_block:inst8|cy         ; ALU:inst5|z[13]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.081      ; 3.572      ;
; 2.497 ; carry_block:inst8|cy         ; ALU:inst5|z[3]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.082      ; 3.609      ;
; 2.504 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[13]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.084      ; 3.618      ;
; 2.508 ; carry_block:inst8|cy         ; ALU:inst5|z[11]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.086      ; 3.624      ;
; 2.518 ; carry_block:inst8|cy         ; ALU:inst5|z[14]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.090      ; 3.638      ;
; 2.543 ; constant_reg:inst6|k_out[10] ; ALU:inst5|z[10]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.776      ; 3.349      ;
; 2.563 ; constant_reg:inst6|k_out[7]  ; ALU:inst5|z[7]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.777      ; 3.370      ;
; 2.611 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[3]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.085      ; 3.726      ;
; 2.613 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.764      ; 3.407      ;
; 2.641 ; constant_reg:inst6|k_out[14] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.079      ; 3.750      ;
; 2.651 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[1]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.094      ; 3.775      ;
; 2.658 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[12]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.773      ; 3.461      ;
; 2.686 ; constant_reg:inst6|k_out[14] ; ALU:inst5|z[14]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.093      ; 3.809      ;
; 2.710 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.079      ; 3.819      ;
; 2.738 ; carry_block:inst8|cy         ; ALU:inst5|z[0]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 1.079      ; 3.847      ;
; 2.768 ; constant_reg:inst6|k_out[15] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.079      ; 3.877      ;
; 2.846 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[8]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.767      ; 3.643      ;
; 2.849 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.824     ; 2.045      ;
; 2.874 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.079      ; 3.983      ;
; 2.907 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[13]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.769      ; 3.706      ;
; 2.914 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.090      ; 4.034      ;
; 2.935 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.089      ; 4.054      ;
; 2.938 ; decoder:inst1|ALUC[2]        ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.820     ; 2.138      ;
; 2.942 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[5]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.085      ; 4.057      ;
; 2.979 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[14]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.778      ; 3.787      ;
; 2.989 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[10]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.775      ; 3.794      ;
; 2.990 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[12]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.088      ; 4.108      ;
; 2.990 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.090      ; 4.110      ;
; 3.006 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.764      ; 3.800      ;
; 3.015 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[13]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.084      ; 4.129      ;
; 3.016 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.089      ; 4.135      ;
; 3.032 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.750      ; 3.812      ;
; 3.043 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.821     ; 2.242      ;
; 3.043 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.824     ; 2.239      ;
; 3.052 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[10]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.090      ; 4.172      ;
; 3.056 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[2]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.752      ; 3.838      ;
; 3.077 ; decoder:inst1|ALUC[1]        ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.823     ; 2.274      ;
; 3.078 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.090      ; 4.198      ;
; 3.083 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.079      ; 4.192      ;
; 3.090 ; decoder:inst1|ALUC[1]        ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.834     ; 2.276      ;
; 3.090 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[10]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.090      ; 4.210      ;
; 3.095 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.079      ; 4.204      ;
; 3.101 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[14]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.093      ; 4.224      ;
; 3.102 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[2]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.092      ; 4.224      ;
; 3.105 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.820     ; 2.305      ;
; 3.106 ; constant_reg:inst6|k_out[10] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.765      ; 3.901      ;
; 3.110 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.827     ; 2.303      ;
; 3.111 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[10]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.089      ; 4.230      ;
; 3.117 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[7]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.090      ; 4.237      ;
+-------+------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.504 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.310      ; 3.191      ;
; 0.723 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.311      ; 3.411      ;
; 0.814 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.984      ; 3.175      ;
; 0.823 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.983      ; 3.183      ;
; 0.829 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.984      ; 3.190      ;
; 1.004 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.310      ; 3.191      ;
; 1.011 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.983      ; 3.371      ;
; 1.032 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.984      ; 3.393      ;
; 1.045 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.984      ; 3.406      ;
; 1.045 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.984      ; 3.406      ;
; 1.062 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 2.337      ; 3.776      ;
; 1.230 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.311      ; 3.418      ;
; 1.314 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.984      ; 3.175      ;
; 1.323 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.983      ; 3.183      ;
; 1.329 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.984      ; 3.190      ;
; 1.518 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.983      ; 3.378      ;
; 1.539 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.984      ; 3.400      ;
; 1.552 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.984      ; 3.413      ;
; 1.552 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.984      ; 3.413      ;
; 1.569 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 2.337      ; 3.783      ;
; 3.260 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.385      ; 3.829      ;
; 3.330 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.384      ; 3.898      ;
; 3.358 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.058      ; 3.600      ;
; 3.668 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.384      ; 4.236      ;
; 3.687 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.058      ; 3.929      ;
; 3.693 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.385      ; 4.262      ;
; 3.841 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.058      ; 4.083      ;
; 3.844 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.058      ; 4.086      ;
; 3.873 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.058      ; 4.115      ;
; 3.881 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.411      ; 4.476      ;
; 3.900 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.058      ; 4.142      ;
; 3.900 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.058      ; 4.142      ;
; 3.900 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.058      ; 4.142      ;
; 3.900 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.058      ; 4.142      ;
; 4.036 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.057      ; 4.277      ;
; 4.036 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.057      ; 4.277      ;
; 4.111 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.999     ; 1.286      ;
; 4.111 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.999     ; 1.286      ;
; 4.163 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.000     ; 1.337      ;
; 4.305 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.326     ; 1.153      ;
; 4.305 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.326     ; 1.153      ;
; 4.305 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.326     ; 1.153      ;
; 4.305 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.326     ; 1.153      ;
; 4.305 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.326     ; 1.153      ;
; 4.332 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.000     ; 1.506      ;
; 4.355 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.326     ; 1.203      ;
; 4.355 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.326     ; 1.203      ;
; 4.366 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -2.973     ; 1.567      ;
; 4.484 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.326     ; 1.332      ;
; 4.484 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.326     ; 1.332      ;
; 4.523 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.327     ; 1.370      ;
; 4.523 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -3.327     ; 1.370      ;
; 4.763 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.151     ; 1.286      ;
; 4.763 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.151     ; 1.286      ;
; 4.815 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.152     ; 1.337      ;
; 4.957 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.478     ; 1.153      ;
; 4.957 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.478     ; 1.153      ;
; 4.957 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.478     ; 1.153      ;
; 4.957 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.478     ; 1.153      ;
; 4.957 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.478     ; 1.153      ;
; 4.984 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.152     ; 1.506      ;
; 5.007 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.478     ; 1.203      ;
; 5.007 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.478     ; 1.203      ;
; 5.018 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.125     ; 1.567      ;
; 5.136 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.478     ; 1.332      ;
; 5.136 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.478     ; 1.332      ;
; 5.175 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.479     ; 1.370      ;
; 5.175 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -3.479     ; 1.370      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -5.915 ; -93.722       ;
; clk_reg                                                                                                  ; -3.522 ; -91.860       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.284 ; -41.096       ;
; clk_k                                                                                                    ; -2.867 ; -44.067       ;
; clk_pc                                                                                                   ; -2.734 ; -23.239       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -0.918 ; -12.345       ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -1.486 ; -7.410        ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -0.295 ; -1.367        ;
; clk_pc                                                                                                   ; -0.001 ; -0.001        ;
; clk_k                                                                                                    ; 0.018  ; 0.000         ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.158  ; 0.000         ;
; clk_reg                                                                                                  ; 0.180  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                                  ; -3.000 ; -54.320       ;
; clk_k                                                                                                    ; -3.000 ; -20.064       ;
; clk_pc                                                                                                   ; -3.000 ; -14.879       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.230 ; -11.281       ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; 0.333  ; 0.000         ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.351  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                    ;
+--------+------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -5.915 ; decoder:inst1|KMux                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.001     ; 2.973      ;
; -5.746 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.005     ; 2.800      ;
; -5.670 ; decoder:inst1|KMux                             ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.883     ; 3.871      ;
; -5.641 ; decoder:inst1|KMux                             ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.885     ; 3.833      ;
; -5.611 ; decoder:inst1|KMux                             ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.892     ; 3.803      ;
; -5.611 ; decoder:inst1|KMux                             ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.889     ; 3.807      ;
; -5.578 ; decoder:inst1|KMux                             ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.885     ; 3.777      ;
; -5.555 ; decoder:inst1|KMux                             ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.891     ; 3.748      ;
; -5.534 ; decoder:inst1|KMux                             ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.891     ; 3.721      ;
; -5.502 ; decoder:inst1|KMux                             ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.888     ; 3.699      ;
; -5.487 ; decoder:inst1|KMux                             ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.890     ; 3.683      ;
; -5.485 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.887     ; 3.682      ;
; -5.482 ; decoder:inst1|KMux                             ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.888     ; 3.662      ;
; -5.462 ; decoder:inst1|KMux                             ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.883     ; 3.720      ;
; -5.409 ; decoder:inst1|KMux                             ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.884     ; 3.602      ;
; -5.408 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.889     ; 3.596      ;
; -5.400 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.896     ; 3.588      ;
; -5.371 ; decoder:inst1|KMux                             ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.883     ; 3.573      ;
; -5.362 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.893     ; 3.554      ;
; -5.361 ; decoder:inst1|KMux                             ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.886     ; 3.559      ;
; -5.354 ; decoder:inst1|KMux                             ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.067     ; 3.871      ;
; -5.354 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.889     ; 3.549      ;
; -5.331 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.895     ; 3.520      ;
; -5.325 ; decoder:inst1|KMux                             ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.069     ; 3.833      ;
; -5.308 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.887     ; 3.562      ;
; -5.301 ; decoder:inst1|KMux                             ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.882     ; 3.504      ;
; -5.295 ; decoder:inst1|KMux                             ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.076     ; 3.803      ;
; -5.295 ; decoder:inst1|KMux                             ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.073     ; 3.807      ;
; -5.266 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.895     ; 3.449      ;
; -5.262 ; decoder:inst1|KMux                             ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.069     ; 3.777      ;
; -5.239 ; decoder:inst1|KMux                             ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.075     ; 3.748      ;
; -5.237 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.894     ; 3.429      ;
; -5.232 ; decoder:inst1|KMux                             ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.884     ; 3.432      ;
; -5.231 ; decoder:inst1|KMux                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.817     ; 2.973      ;
; -5.218 ; decoder:inst1|KMux                             ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.075     ; 3.721      ;
; -5.204 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.892     ; 3.397      ;
; -5.186 ; decoder:inst1|KMux                             ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.072     ; 3.699      ;
; -5.171 ; decoder:inst1|KMux                             ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.074     ; 3.683      ;
; -5.169 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.071     ; 3.682      ;
; -5.166 ; decoder:inst1|KMux                             ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.072     ; 3.662      ;
; -5.151 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.892     ; 3.327      ;
; -5.147 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.887     ; 3.345      ;
; -5.146 ; decoder:inst1|KMux                             ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.067     ; 3.720      ;
; -5.093 ; decoder:inst1|KMux                             ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.068     ; 3.602      ;
; -5.093 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.886     ; 3.292      ;
; -5.092 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.073     ; 3.596      ;
; -5.084 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.080     ; 3.588      ;
; -5.078 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.888     ; 3.267      ;
; -5.062 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.821     ; 2.800      ;
; -5.055 ; decoder:inst1|KMux                             ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.067     ; 3.573      ;
; -5.046 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.077     ; 3.554      ;
; -5.045 ; decoder:inst1|KMux                             ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.070     ; 3.559      ;
; -5.038 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.073     ; 3.549      ;
; -5.030 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.890     ; 3.224      ;
; -5.015 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.079     ; 3.520      ;
; -4.992 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.071     ; 3.562      ;
; -4.985 ; decoder:inst1|KMux                             ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.066     ; 3.504      ;
; -4.950 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.079     ; 3.449      ;
; -4.929 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -1.888     ; 3.125      ;
; -4.921 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.078     ; 3.429      ;
; -4.916 ; decoder:inst1|KMux                             ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.068     ; 3.432      ;
; -4.888 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.076     ; 3.397      ;
; -4.835 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.076     ; 3.327      ;
; -4.831 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.071     ; 3.345      ;
; -4.777 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.070     ; 3.292      ;
; -4.762 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.072     ; 3.267      ;
; -4.714 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.074     ; 3.224      ;
; -4.613 ; decoder:inst1|Sel_B[1]                         ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -2.072     ; 3.125      ;
; -4.344 ; super_register_bank:inst2|r0[0]                ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.666     ; 2.737      ;
; -4.331 ; super_register_bank:inst2|r0[3]                ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.668     ; 2.722      ;
; -4.324 ; super_register_bank:inst2|r0[1]                ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.672     ; 2.711      ;
; -4.278 ; super_register_bank:inst2|Working_register[0]  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.529     ; 2.808      ;
; -4.277 ; super_register_bank:inst2|Working_register[1]  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.542     ; 2.794      ;
; -4.268 ; super_register_bank:inst2|Working_register[3]  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.666     ; 2.661      ;
; -4.255 ; super_register_bank:inst2|r0[2]                ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.671     ; 2.643      ;
; -4.223 ; super_register_bank:inst2|r0[7]                ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.692     ; 2.590      ;
; -4.215 ; super_register_bank:inst2|r0[4]                ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.755     ; 2.519      ;
; -4.215 ; super_register_bank:inst2|Working_register[2]  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.678     ; 2.596      ;
; -4.214 ; super_register_bank:inst2|r0[13]               ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.755     ; 2.518      ;
; -4.198 ; super_register_bank:inst2|r0[5]                ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.693     ; 2.564      ;
; -4.144 ; super_register_bank:inst2|Working_register[7]  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.635     ; 2.568      ;
; -4.139 ; super_register_bank:inst2|Working_register[6]  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.635     ; 2.563      ;
; -4.105 ; super_register_bank:inst2|r0[6]                ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.690     ; 2.474      ;
; -4.099 ; super_register_bank:inst2|Working_register[5]  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.633     ; 2.525      ;
; -4.093 ; super_register_bank:inst2|Working_register[4]  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.540     ; 2.612      ;
; -4.077 ; super_register_bank:inst2|r0[9]                ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.769     ; 2.367      ;
; -4.057 ; super_register_bank:inst2|Working_register[11] ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.688     ; 2.428      ;
; -4.042 ; super_register_bank:inst2|r0[10]               ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.744     ; 2.357      ;
; -4.040 ; super_register_bank:inst2|Working_register[9]  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.633     ; 2.466      ;
; -4.003 ; super_register_bank:inst2|r0[8]                ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.742     ; 2.320      ;
; -3.981 ; super_register_bank:inst2|Working_register[8]  ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.634     ; 2.406      ;
; -3.979 ; super_register_bank:inst2|r0[14]               ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.742     ; 2.296      ;
; -3.974 ; super_register_bank:inst2|r0[11]               ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.673     ; 2.360      ;
; -3.931 ; super_register_bank:inst2|Working_register[14] ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.541     ; 2.449      ;
; -3.917 ; super_register_bank:inst2|Working_register[13] ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.541     ; 2.435      ;
; -3.873 ; super_register_bank:inst2|r0[12]               ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.744     ; 2.188      ;
; -3.827 ; super_register_bank:inst2|Working_register[12] ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.530     ; 2.356      ;
; -3.819 ; super_register_bank:inst2|Working_register[10] ; ALU:inst5|cy_out ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 0.500        ; -1.531     ; 2.347      ;
; -3.783 ; super_register_bank:inst2|r0[0]                ; ALU:inst5|z[14]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 1.000        ; -0.732     ; 3.635      ;
; -3.770 ; super_register_bank:inst2|r0[3]                ; ALU:inst5|z[14]  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0] ; 1.000        ; -0.734     ; 3.620      ;
+--------+------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_reg'                                                                                                                                                                                                                ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                          ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.522 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.547     ; 1.452      ;
; -3.491 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.543     ; 1.425      ;
; -3.438 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.546     ; 1.369      ;
; -3.410 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.546     ; 1.341      ;
; -3.408 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.361     ; 1.524      ;
; -3.406 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.355     ; 1.528      ;
; -3.405 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.542     ; 1.340      ;
; -3.402 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.358     ; 1.521      ;
; -3.396 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.360     ; 1.513      ;
; -3.396 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.360     ; 1.513      ;
; -3.387 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.360     ; 1.504      ;
; -3.387 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.360     ; 1.504      ;
; -3.387 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.360     ; 1.504      ;
; -3.387 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.360     ; 1.504      ;
; -3.384 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.358     ; 1.503      ;
; -3.384 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.358     ; 1.503      ;
; -3.384 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.358     ; 1.503      ;
; -3.377 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.357     ; 1.497      ;
; -3.375 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.351     ; 1.501      ;
; -3.371 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.354     ; 1.494      ;
; -3.370 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.542     ; 1.305      ;
; -3.366 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.543     ; 1.300      ;
; -3.365 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.486      ;
; -3.365 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.486      ;
; -3.358 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.544     ; 1.291      ;
; -3.356 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.477      ;
; -3.356 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.477      ;
; -3.356 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.477      ;
; -3.356 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.477      ;
; -3.353 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.354     ; 1.476      ;
; -3.353 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.354     ; 1.476      ;
; -3.353 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.354     ; 1.476      ;
; -3.346 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.543     ; 1.280      ;
; -3.330 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.545     ; 1.262      ;
; -3.308 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.546     ; 1.239      ;
; -3.280 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.542     ; 1.215      ;
; -3.272 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.543     ; 1.206      ;
; -3.272 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.547     ; 1.202      ;
; -3.252 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.357     ; 1.372      ;
; -3.250 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.351     ; 1.376      ;
; -3.249 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.542     ; 1.184      ;
; -3.246 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.354     ; 1.369      ;
; -3.244 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.544     ; 1.177      ;
; -3.244 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.358     ; 1.363      ;
; -3.242 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.352     ; 1.367      ;
; -3.240 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.361      ;
; -3.240 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.361      ;
; -3.238 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.355     ; 1.360      ;
; -3.232 ; decoder:inst1|MW       ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.545     ; 1.164      ;
; -3.232 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.357     ; 1.352      ;
; -3.232 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.357     ; 1.352      ;
; -3.231 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.352      ;
; -3.231 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.352      ;
; -3.231 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.352      ;
; -3.231 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.352      ;
; -3.228 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.354     ; 1.351      ;
; -3.228 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.354     ; 1.351      ;
; -3.228 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.354     ; 1.351      ;
; -3.227 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.545     ; 1.159      ;
; -3.223 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.346     ; 1.354      ;
; -3.223 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.357     ; 1.343      ;
; -3.223 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.357     ; 1.343      ;
; -3.223 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.357     ; 1.343      ;
; -3.223 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.357     ; 1.343      ;
; -3.220 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.355     ; 1.342      ;
; -3.220 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.355     ; 1.342      ;
; -3.220 ; decoder:inst1|MR       ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.355     ; 1.342      ;
; -3.216 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.359     ; 1.334      ;
; -3.214 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.353     ; 1.338      ;
; -3.210 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.331      ;
; -3.209 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.544     ; 1.142      ;
; -3.206 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -2.731     ; 1.452      ;
; -3.204 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.358     ; 1.323      ;
; -3.204 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.358     ; 1.323      ;
; -3.199 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.545     ; 1.131      ;
; -3.195 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.358     ; 1.314      ;
; -3.195 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.358     ; 1.314      ;
; -3.195 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.358     ; 1.314      ;
; -3.195 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.358     ; 1.314      ;
; -3.194 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.360     ; 1.311      ;
; -3.192 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.354     ; 1.315      ;
; -3.192 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.313      ;
; -3.192 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.313      ;
; -3.192 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.356     ; 1.313      ;
; -3.188 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.357     ; 1.308      ;
; -3.186 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.546     ; 1.117      ;
; -3.182 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.359     ; 1.300      ;
; -3.182 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.359     ; 1.300      ;
; -3.180 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.342     ; 1.315      ;
; -3.175 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|Block2:block2|DATA[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 1.000        ; -2.727     ; 1.425      ;
; -3.173 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.359     ; 1.291      ;
; -3.173 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.359     ; 1.291      ;
; -3.173 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.359     ; 1.291      ;
; -3.173 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.359     ; 1.291      ;
; -3.170 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.357     ; 1.290      ;
; -3.170 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.357     ; 1.290      ;
; -3.170 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|Block2:block2|DATA[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.357     ; 1.290      ;
; -3.158 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.361     ; 1.274      ;
; -3.156 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.355     ; 1.278      ;
; -3.152 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|Block2:block2|DATA[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.500        ; -2.358     ; 1.271      ;
+--------+------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                           ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.284 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.074      ; 5.339      ;
; -2.927 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.931      ; 5.339      ;
; -2.876 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MW                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.108      ; 5.025      ;
; -2.519 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MW                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.965      ; 5.025      ;
; -2.493 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.073      ; 4.611      ;
; -2.447 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.077      ; 4.521      ;
; -2.431 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.110      ; 4.585      ;
; -2.292 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.046      ; 3.476      ;
; -2.233 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.075      ; 4.456      ;
; -2.147 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.110      ; 4.300      ;
; -2.136 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.930      ; 4.611      ;
; -2.133 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.108      ; 4.284      ;
; -2.133 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.107      ; 4.283      ;
; -2.117 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.048      ; 3.197      ;
; -2.105 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.109      ; 4.255      ;
; -2.090 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.934      ; 4.521      ;
; -2.074 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.967      ; 4.585      ;
; -2.071 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.047      ; 3.242      ;
; -1.991 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.563      ; 3.133      ;
; -1.947 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.205      ; 5.327      ;
; -1.935 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.903      ; 3.476      ;
; -1.889 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.107      ; 4.134      ;
; -1.876 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.932      ; 4.456      ;
; -1.847 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.172      ; 5.138      ;
; -1.804 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.348      ; 5.327      ;
; -1.790 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.967      ; 4.300      ;
; -1.776 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.965      ; 4.284      ;
; -1.776 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.964      ; 4.283      ;
; -1.760 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.905      ; 3.197      ;
; -1.748 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.966      ; 4.255      ;
; -1.718 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.107      ; 3.862      ;
; -1.714 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.904      ; 3.242      ;
; -1.706 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.175      ; 5.016      ;
; -1.704 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.315      ; 5.138      ;
; -1.679 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.208      ; 5.069      ;
; -1.628 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.171      ; 4.982      ;
; -1.582 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.173      ; 5.041      ;
; -1.563 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.318      ; 5.016      ;
; -1.550 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.208      ; 4.939      ;
; -1.536 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.205      ; 4.922      ;
; -1.536 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.206      ; 4.923      ;
; -1.536 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.351      ; 5.069      ;
; -1.532 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.964      ; 4.134      ;
; -1.518 ; super_register_bank:inst2|r0[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; -0.746     ; 1.361      ;
; -1.508 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.207      ; 4.894      ;
; -1.486 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.206      ; 4.871      ;
; -1.485 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.314      ; 4.982      ;
; -1.447 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.205      ; 5.327      ;
; -1.439 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.316      ; 5.041      ;
; -1.407 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.351      ; 4.939      ;
; -1.393 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.348      ; 4.922      ;
; -1.393 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.349      ; 4.923      ;
; -1.377 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.144      ; 3.797      ;
; -1.376 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.295      ; 4.859      ;
; -1.365 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.350      ; 4.894      ;
; -1.361 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.964      ; 3.862      ;
; -1.347 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.172      ; 5.138      ;
; -1.337 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.349      ; 4.865      ;
; -1.323 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.145      ; 3.730      ;
; -1.304 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.348      ; 5.327      ;
; -1.257 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.146      ; 3.573      ;
; -1.255 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.804      ; 3.276      ;
; -1.236 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.205      ; 4.717      ;
; -1.234 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.287      ; 3.797      ;
; -1.212 ; super_register_bank:inst2|r20[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.176      ; 1.977      ;
; -1.206 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.175      ; 5.016      ;
; -1.204 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.315      ; 5.138      ;
; -1.180 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.288      ; 3.730      ;
; -1.179 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.208      ; 5.069      ;
; -1.128 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.171      ; 4.982      ;
; -1.128 ; super_register_bank:inst2|r8[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.064      ; 1.781      ;
; -1.118 ; super_register_bank:inst2|r16[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.207      ; 1.914      ;
; -1.108 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.289      ; 3.567      ;
; -1.093 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.348      ; 4.717      ;
; -1.082 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.173      ; 5.041      ;
; -1.063 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.318      ; 5.016      ;
; -1.058 ; super_register_bank:inst2|r24[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.140      ; 1.787      ;
; -1.050 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.208      ; 4.939      ;
; -1.036 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.205      ; 4.922      ;
; -1.036 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.206      ; 4.923      ;
; -1.036 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.351      ; 5.069      ;
; -1.008 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.207      ; 4.894      ;
; -1.002 ; super_register_bank:inst2|r18[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.323      ; 1.914      ;
; -0.991 ; super_register_bank:inst2|r9[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.435      ; 1.515      ;
; -0.989 ; super_register_bank:inst2|r4[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.253      ; 1.831      ;
; -0.985 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.314      ; 4.982      ;
; -0.980 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.206      ; 4.865      ;
; -0.976 ; super_register_bank:inst2|r26[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.204      ; 1.769      ;
; -0.969 ; super_register_bank:inst2|r22[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.125      ; 1.683      ;
; -0.960 ; super_register_bank:inst2|r12[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.132      ; 1.681      ;
; -0.940 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[9]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.050      ; 3.527      ;
; -0.939 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.316      ; 5.041      ;
; -0.932 ; super_register_bank:inst2|r1[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.403      ; 1.424      ;
; -0.926 ; super_register_bank:inst2|r10[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; -0.165     ; 1.350      ;
; -0.925 ; super_register_bank:inst2|r2[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.055      ; 1.569      ;
; -0.914 ; super_register_bank:inst2|r6[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.052      ; 1.555      ;
; -0.914 ; super_register_bank:inst2|r21[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.842      ; 1.845      ;
; -0.907 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.351      ; 4.939      ;
; -0.899 ; super_register_bank:inst2|r3[0]                                                                          ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.420      ; 1.408      ;
; -0.893 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.348      ; 4.922      ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.867 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.510     ; 0.834      ;
; -2.867 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.510     ; 0.834      ;
; -2.844 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.510     ; 0.811      ;
; -2.844 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.510     ; 0.811      ;
; -2.811 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.308     ; 0.980      ;
; -2.768 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.321     ; 0.924      ;
; -2.766 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.510     ; 0.733      ;
; -2.766 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.510     ; 0.733      ;
; -2.728 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.510     ; 0.695      ;
; -2.728 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.510     ; 0.695      ;
; -2.728 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.510     ; 0.695      ;
; -2.728 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.510     ; 0.695      ;
; -2.728 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.510     ; 0.695      ;
; -2.650 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.321     ; 0.806      ;
; -2.622 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.319     ; 0.780      ;
; -2.622 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; -2.319     ; 0.780      ;
; -2.551 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.694     ; 0.834      ;
; -2.551 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.694     ; 0.834      ;
; -2.528 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.694     ; 0.811      ;
; -2.528 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.694     ; 0.811      ;
; -2.495 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.492     ; 0.980      ;
; -2.452 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.505     ; 0.924      ;
; -2.450 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.694     ; 0.733      ;
; -2.450 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.694     ; 0.733      ;
; -2.412 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.694     ; 0.695      ;
; -2.412 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.694     ; 0.695      ;
; -2.412 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.694     ; 0.695      ;
; -2.412 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.694     ; 0.695      ;
; -2.412 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.694     ; 0.695      ;
; -2.334 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.505     ; 0.806      ;
; -2.306 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.503     ; 0.780      ;
; -2.306 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; -2.503     ; 0.780      ;
; -1.616 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.050     ; 2.533      ;
; -1.611 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.050     ; 2.528      ;
; -1.579 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.139      ; 2.685      ;
; -1.576 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.050     ; 2.493      ;
; -1.576 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.050     ; 2.493      ;
; -1.556 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.050     ; 2.473      ;
; -1.556 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.050     ; 2.473      ;
; -1.539 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.050     ; 2.456      ;
; -1.539 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.050     ; 2.456      ;
; -1.539 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.050     ; 2.456      ;
; -1.539 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.050     ; 2.456      ;
; -1.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.152      ; 2.622      ;
; -1.485 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; -0.050     ; 2.402      ;
; -1.433 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.141      ; 2.541      ;
; -1.433 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.141      ; 2.541      ;
; -1.369 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_pc                                                                                                   ; clk_k       ; 1.000        ; 0.139      ; 2.475      ;
; -0.302 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.393      ; 2.300      ;
; -0.221 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.191      ; 2.017      ;
; -0.221 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.191      ; 2.017      ;
; -0.213 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.191      ; 2.009      ;
; -0.198 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.191      ; 1.994      ;
; -0.068 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.191      ; 1.864      ;
; -0.061 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.191      ; 1.857      ;
; -0.059 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.191      ; 1.855      ;
; -0.048 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.382      ; 2.035      ;
; 0.118  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.500        ; 1.380      ; 1.867      ;
; 0.198  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.393      ; 2.300      ;
; 0.279  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.191      ; 2.017      ;
; 0.279  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.191      ; 2.017      ;
; 0.287  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.191      ; 2.009      ;
; 0.302  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.191      ; 1.994      ;
; 0.432  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.191      ; 1.864      ;
; 0.439  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.191      ; 1.857      ;
; 0.441  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.191      ; 1.855      ;
; 0.452  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.382      ; 2.035      ;
; 0.618  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 1.000        ; 1.380      ; 1.867      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_pc'                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node              ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.734 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.510     ; 0.701      ;
; -2.548 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.324     ; 0.701      ;
; -2.548 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.324     ; 0.701      ;
; -2.548 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.324     ; 0.701      ;
; -2.548 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.324     ; 0.701      ;
; -2.548 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.324     ; 0.701      ;
; -2.548 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.324     ; 0.701      ;
; -2.548 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -2.324     ; 0.701      ;
; -2.418 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -2.694     ; 0.701      ;
; -2.299 ; decoder:inst1|ALUC[2]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.437     ; 1.339      ;
; -2.232 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[0]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -2.508     ; 0.701      ;
; -2.232 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[5]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -2.508     ; 0.701      ;
; -2.232 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[6]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -2.508     ; 0.701      ;
; -2.232 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[7]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -2.508     ; 0.701      ;
; -2.232 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[2]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -2.508     ; 0.701      ;
; -2.232 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[3]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -2.508     ; 0.701      ;
; -2.232 ; decoder:inst1|Type[6]                                                                                    ; fetch:inst4|PC[4]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -2.508     ; 0.701      ;
; -2.214 ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.439     ; 1.252      ;
; -2.141 ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; -1.440     ; 1.178      ;
; -2.077 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.358     ; 1.696      ;
; -2.074 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.327     ; 1.724      ;
; -2.037 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.370     ; 1.644      ;
; -2.006 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.326     ; 1.657      ;
; -1.989 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.234     ; 1.732      ;
; -1.983 ; decoder:inst1|ALUC[2]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -1.621     ; 1.339      ;
; -1.977 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.232     ; 1.722      ;
; -1.973 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.307     ; 1.643      ;
; -1.959 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[1]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; -0.049     ; 2.897      ;
; -1.955 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.233     ; 1.699      ;
; -1.927 ; super_register_bank:inst2|Working_register[6]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.327     ; 1.577      ;
; -1.908 ; super_register_bank:inst2|Working_register[9]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.325     ; 1.560      ;
; -1.906 ; super_register_bank:inst2|Working_register[12]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.222     ; 1.661      ;
; -1.899 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.500        ; 1.192      ; 3.696      ;
; -1.898 ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -1.623     ; 1.252      ;
; -1.891 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.172     ; 1.696      ;
; -1.891 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.172     ; 1.696      ;
; -1.891 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.172     ; 1.696      ;
; -1.891 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.172     ; 1.696      ;
; -1.891 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.172     ; 1.696      ;
; -1.891 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.172     ; 1.696      ;
; -1.891 ; super_register_bank:inst2|Working_register[3]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.172     ; 1.696      ;
; -1.888 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.141     ; 1.724      ;
; -1.888 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.141     ; 1.724      ;
; -1.888 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.141     ; 1.724      ;
; -1.888 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.141     ; 1.724      ;
; -1.888 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.141     ; 1.724      ;
; -1.888 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.141     ; 1.724      ;
; -1.888 ; super_register_bank:inst2|Working_register[7]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.141     ; 1.724      ;
; -1.872 ; super_register_bank:inst2|Working_register[10]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.223     ; 1.626      ;
; -1.860 ; super_register_bank:inst2|Working_register[5]                                                            ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.325     ; 1.512      ;
; -1.851 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.184     ; 1.644      ;
; -1.851 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.184     ; 1.644      ;
; -1.851 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.184     ; 1.644      ;
; -1.851 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.184     ; 1.644      ;
; -1.851 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.184     ; 1.644      ;
; -1.851 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.184     ; 1.644      ;
; -1.851 ; super_register_bank:inst2|Working_register[2]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.184     ; 1.644      ;
; -1.825 ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 1.000        ; -1.624     ; 1.178      ;
; -1.823 ; super_register_bank:inst2|Working_register[13]                                                           ; fetch:inst4|PC[1]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.233     ; 1.567      ;
; -1.820 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.140     ; 1.657      ;
; -1.820 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.140     ; 1.657      ;
; -1.820 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.140     ; 1.657      ;
; -1.820 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.140     ; 1.657      ;
; -1.820 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.140     ; 1.657      ;
; -1.820 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.140     ; 1.657      ;
; -1.820 ; super_register_bank:inst2|Working_register[8]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.140     ; 1.657      ;
; -1.803 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.048     ; 1.732      ;
; -1.803 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.048     ; 1.732      ;
; -1.803 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.048     ; 1.732      ;
; -1.803 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.048     ; 1.732      ;
; -1.803 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.048     ; 1.732      ;
; -1.803 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.048     ; 1.732      ;
; -1.803 ; super_register_bank:inst2|Working_register[1]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.048     ; 1.732      ;
; -1.791 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.046     ; 1.722      ;
; -1.791 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.046     ; 1.722      ;
; -1.791 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.046     ; 1.722      ;
; -1.791 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.046     ; 1.722      ;
; -1.791 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.046     ; 1.722      ;
; -1.791 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.046     ; 1.722      ;
; -1.791 ; super_register_bank:inst2|Working_register[4]                                                            ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.046     ; 1.722      ;
; -1.787 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.121     ; 1.643      ;
; -1.787 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.121     ; 1.643      ;
; -1.787 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.121     ; 1.643      ;
; -1.787 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.121     ; 1.643      ;
; -1.787 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.121     ; 1.643      ;
; -1.787 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.121     ; 1.643      ;
; -1.787 ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[5]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.121     ; 1.643      ;
; -1.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[2]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.137      ; 2.897      ;
; -1.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[3]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.137      ; 2.897      ;
; -1.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[4]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.137      ; 2.897      ;
; -1.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[7]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.137      ; 2.897      ;
; -1.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[6]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.137      ; 2.897      ;
; -1.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[0]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.137      ; 2.897      ;
; -1.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[5]    ; clk_pc                                                                                                   ; clk_pc      ; 1.000        ; 0.137      ; 2.897      ;
; -1.769 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[7]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.047     ; 1.699      ;
; -1.769 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[6]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.047     ; 1.699      ;
; -1.769 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[0]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.047     ; 1.699      ;
; -1.769 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[2]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.047     ; 1.699      ;
; -1.769 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[3]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.047     ; 1.699      ;
; -1.769 ; super_register_bank:inst2|Working_register[14]                                                           ; fetch:inst4|PC[4]    ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 1.000        ; -1.047     ; 1.699      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'                                                                                                                                        ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                        ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -0.918 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r23[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.157     ; 0.749      ;
; -0.881 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r15[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.150     ; 0.746      ;
; -0.832 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r19[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.394     ; 0.443      ;
; -0.780 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r5[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.335     ; 0.504      ;
; -0.778 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r21[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.319     ; 0.463      ;
; -0.738 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r17[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.370     ; 0.518      ;
; -0.736 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r27[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.262     ; 0.462      ;
; -0.728 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r13[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.358     ; 0.520      ;
; -0.713 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r25[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.241     ; 0.460      ;
; -0.694 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r11[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.056      ; 0.900      ;
; -0.691 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r9[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.060      ; 0.901      ;
; -0.682 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r3[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.075      ; 0.749      ;
; -0.675 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r7[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; -0.318     ; 0.501      ;
; -0.671 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|Working_register[3]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.992      ; 1.559      ;
; -0.582 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r1[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.500        ; 0.094      ; 0.729      ;
; -0.240 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r8[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.415      ; 1.041      ;
; -0.239 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r10[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.632      ; 1.362      ;
; -0.168 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r22[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.370      ; 0.947      ;
; -0.154 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r4[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.249      ; 0.953      ;
; -0.141 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r18[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.164      ; 0.847      ;
; -0.114 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r14[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.598      ; 1.204      ;
; -0.093 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r12[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.353      ; 0.950      ;
; -0.053 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r6[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.440      ; 1.004      ;
; -0.025 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r2[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.420      ; 0.950      ;
; -0.008 ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r0[3]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.004      ; 1.561      ;
; -0.006 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r20[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.321      ; 0.846      ;
; -0.005 ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|Working_register[1]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.871      ; 1.426      ;
; 0.010  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r16[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.283      ; 0.864      ;
; 0.014  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|Working_register[4]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.857      ; 1.392      ;
; 0.022  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|Working_register[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.872      ; 1.392      ;
; 0.044  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|Working_register[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.055      ; 1.523      ;
; 0.045  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|Working_register[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.962      ; 1.429      ;
; 0.055  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|Working_register[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.963      ; 1.414      ;
; 0.058  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|Working_register[5]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.961      ; 1.386      ;
; 0.063  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r26[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.281      ; 0.869      ;
; 0.070  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|Working_register[15] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.942      ; 1.347      ;
; 0.073  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|Working_register[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.962      ; 1.377      ;
; 0.077  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|Working_register[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.001      ; 1.423      ;
; 0.085  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r0[13]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.087      ; 1.494      ;
; 0.088  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|Working_register[8]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.962      ; 1.386      ;
; 0.092  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r0[11]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.004      ; 1.383      ;
; 0.114  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|Working_register[0]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.057      ; 1.487      ;
; 0.124  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r0[4]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.073      ; 1.436      ;
; 0.129  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r0[5]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.029      ; 1.449      ;
; 0.129  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r24[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.340      ; 0.861      ;
; 0.160  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r0[15]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.009      ; 1.401      ;
; 0.168  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r0[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.028      ; 1.428      ;
; 0.171  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|Working_register[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.056      ; 1.415      ;
; 0.184  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|Working_register[14] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 0.870      ; 1.329      ;
; 0.206  ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|Working_register[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.008      ; 1.385      ;
; 0.214  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r0[9]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.103      ; 1.377      ;
; 0.217  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r0[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.007      ; 1.434      ;
; 0.260  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r0[6]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.026      ; 1.413      ;
; 0.303  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r0[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.076      ; 1.423      ;
; 0.303  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r0[2]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.006      ; 1.347      ;
; 0.314  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r0[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.198      ; 1.440      ;
; 0.347  ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r0[10]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.271      ; 1.415      ;
; 0.386  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r0[12]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.271      ; 1.541      ;
; 0.403  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r0[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 1.000        ; 1.074      ; 1.327      ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                           ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.486 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.919      ; 2.561      ;
; -1.302 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.735      ; 2.561      ;
; -1.258 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.919      ; 2.789      ;
; -1.156 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.544      ; 2.516      ;
; -1.094 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.487      ; 2.521      ;
; -1.085 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.464      ; 2.507      ;
; -1.074 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.735      ; 2.789      ;
; -1.006 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.919      ; 2.561      ;
; -0.996 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.487      ; 2.619      ;
; -0.822 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.735      ; 2.561      ;
; -0.778 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.919      ; 2.789      ;
; -0.676 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.544      ; 2.516      ;
; -0.614 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.487      ; 2.521      ;
; -0.605 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.464      ; 2.507      ;
; -0.594 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.735      ; 2.789      ;
; -0.516 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.487      ; 2.619      ;
; -0.256 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.923      ; 3.795      ;
; -0.079 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.889      ; 3.938      ;
; -0.072 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.739      ; 3.795      ;
; 0.042  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.733      ; 2.805      ;
; 0.111  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.705      ; 3.944      ;
; 0.129  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.729      ; 2.888      ;
; 0.139  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.731      ; 2.900      ;
; 0.153  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.699      ; 2.882      ;
; 0.157  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.694      ; 2.881      ;
; 0.186  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.817      ; 3.131      ;
; 0.186  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.884      ; 4.198      ;
; 0.206  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.733      ; 2.969      ;
; 0.217  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.922      ; 4.267      ;
; 0.224  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.923      ; 3.795      ;
; 0.235  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.921      ; 4.284      ;
; 0.237  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.732      ; 2.999      ;
; 0.247  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.818      ; 3.193      ;
; 0.248  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.923      ; 4.299      ;
; 0.271  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.885      ; 4.284      ;
; 0.280  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.921      ; 4.329      ;
; 0.295  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.815      ; 3.238      ;
; 0.302  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[2]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.729      ; 3.061      ;
; 0.302  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.886      ; 4.316      ;
; 0.359  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Type[6]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.696      ; 3.085      ;
; 0.370  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.633      ; 3.131      ;
; 0.370  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.700      ; 4.198      ;
; 0.401  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.738      ; 4.267      ;
; 0.407  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.889      ; 3.944      ;
; 0.408  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.739      ; 3.795      ;
; 0.419  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.737      ; 4.284      ;
; 0.432  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.634      ; 3.194      ;
; 0.432  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.739      ; 4.299      ;
; 0.437  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[2]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.297      ; 2.764      ;
; 0.456  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.917      ; 2.501      ;
; 0.458  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|MR                                  ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.730      ; 3.218      ;
; 0.459  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|KMux                                ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.695      ; 3.184      ;
; 0.460  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[3]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.295      ; 2.785      ;
; 0.461  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.701      ; 4.290      ;
; 0.470  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.737      ; 4.335      ;
; 0.473  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.628      ; 2.131      ;
; 0.479  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.631      ; 3.238      ;
; 0.483  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[8]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.298      ; 2.811      ;
; 0.486  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[4]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.353      ; 2.869      ;
; 0.486  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.702      ; 4.316      ;
; 0.522  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.920      ; 4.570      ;
; 0.585  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.705      ; 3.938      ;
; 0.633  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.625      ; 2.288      ;
; 0.653  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.471      ; 4.252      ;
; 0.666  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.817      ; 3.131      ;
; 0.666  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.884      ; 4.198      ;
; 0.697  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.922      ; 4.267      ;
; 0.706  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.736      ; 4.570      ;
; 0.715  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.921      ; 4.284      ;
; 0.719  ; super_register_bank:inst2|r15[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.825      ; 1.064      ;
; 0.726  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[0]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.549      ; 2.805      ;
; 0.728  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.818      ; 3.194      ;
; 0.728  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.923      ; 4.299      ;
; 0.730  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.627      ; 2.387      ;
; 0.757  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.885      ; 4.290      ;
; 0.766  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.921      ; 4.335      ;
; 0.775  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.815      ; 3.238      ;
; 0.782  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.886      ; 4.316      ;
; 0.791  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Dadd[9]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.277      ; 3.098      ;
; 0.813  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.545      ; 2.888      ;
; 0.823  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.547      ; 2.900      ;
; 0.837  ; super_register_bank:inst2|r23[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.832      ; 1.189      ;
; 0.837  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_B[1]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.515      ; 2.882      ;
; 0.841  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.510      ; 2.881      ;
; 0.850  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.633      ; 3.131      ;
; 0.850  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.700      ; 4.198      ;
; 0.865  ; super_register_bank:inst2|r14[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 0.077      ; 0.962      ;
; 0.873  ; super_register_bank:inst2|r27[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.937      ; 1.330      ;
; 0.881  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.738      ; 4.267      ;
; 0.890  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.549      ; 2.969      ;
; 0.898  ; super_register_bank:inst2|r13[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.033      ; 1.451      ;
; 0.899  ; super_register_bank:inst2|r17[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.045      ; 1.464      ;
; 0.899  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.737      ; 4.284      ;
; 0.911  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]                             ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.634      ; 3.193      ;
; 0.912  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4]                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.739      ; 4.299      ;
; 0.916  ; super_register_bank:inst2|r25[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.916      ; 1.352      ;
; 0.921  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; decoder:inst1|Sel_C[5]                            ; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.548      ; 2.999      ;
; 0.935  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.701      ; 4.284      ;
; 0.936  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; super_register_bank:inst2|Block3:block3|Data_A[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.917      ; 2.501      ;
; 0.936  ; super_register_bank:inst2|r19[0]                                                                         ; super_register_bank:inst2|Block3:block3|Data_A[0] ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.069      ; 1.525      ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'super_register_bank:inst2|Block2:block2|SEL_REG[0]'                                                                                                                                         ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                        ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -0.295 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|r0[10]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.435      ; 1.170      ;
; -0.193 ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|r0[12]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.435      ; 1.272      ;
; -0.169 ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r0[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.358      ; 1.219      ;
; -0.157 ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|r0[14]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.245      ; 1.118      ;
; -0.125 ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|r0[9]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.275      ; 1.180      ;
; -0.087 ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|r0[8]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.247      ; 1.190      ;
; -0.076 ; super_register_bank:inst2|Block2:block2|DATA[10] ; super_register_bank:inst2|Working_register[10] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.222      ; 1.176      ;
; -0.057 ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|r0[2]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.174      ; 1.147      ;
; -0.046 ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|r0[4]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.246      ; 1.230      ;
; -0.041 ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|r0[13]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.260      ; 1.249      ;
; -0.039 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|Working_register[11] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.188      ; 1.179      ;
; -0.033 ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|r0[6]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.195      ; 1.192      ;
; -0.026 ; super_register_bank:inst2|Block2:block2|DATA[11] ; super_register_bank:inst2|r0[11]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.173      ; 1.177      ;
; -0.020 ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|r0[7]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.197      ; 1.207      ;
; -0.003 ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|r0[15]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.177      ; 1.204      ;
; 0.005  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|r0[1]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.175      ; 1.210      ;
; 0.006  ; super_register_bank:inst2|Block2:block2|DATA[2]  ; super_register_bank:inst2|Working_register[2]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.181      ; 1.217      ;
; 0.007  ; super_register_bank:inst2|Block2:block2|DATA[8]  ; super_register_bank:inst2|Working_register[8]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.139      ; 1.176      ;
; 0.010  ; super_register_bank:inst2|Block2:block2|DATA[15] ; super_register_bank:inst2|Working_register[15] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.118      ; 1.158      ;
; 0.012  ; super_register_bank:inst2|Block2:block2|DATA[9]  ; super_register_bank:inst2|Working_register[9]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.139      ; 1.181      ;
; 0.019  ; super_register_bank:inst2|Block2:block2|DATA[12] ; super_register_bank:inst2|Working_register[12] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.221      ; 1.270      ;
; 0.019  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|r0[5]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.198      ; 1.247      ;
; 0.022  ; super_register_bank:inst2|Block2:block2|DATA[5]  ; super_register_bank:inst2|Working_register[5]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.138      ; 1.190      ;
; 0.024  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|Working_register[0]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.221      ; 1.275      ;
; 0.026  ; super_register_bank:inst2|Block2:block2|DATA[6]  ; super_register_bank:inst2|Working_register[6]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.140      ; 1.196      ;
; 0.041  ; super_register_bank:inst2|Block2:block2|DATA[7]  ; super_register_bank:inst2|Working_register[7]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.140      ; 1.211      ;
; 0.055  ; super_register_bank:inst2|Block2:block2|DATA[14] ; super_register_bank:inst2|Working_register[14] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.044      ; 1.129      ;
; 0.082  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|r0[3]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.173      ; 1.285      ;
; 0.083  ; super_register_bank:inst2|Block2:block2|DATA[3]  ; super_register_bank:inst2|Working_register[3]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.171      ; 1.284      ;
; 0.094  ; super_register_bank:inst2|Block2:block2|DATA[13] ; super_register_bank:inst2|Working_register[13] ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.046      ; 1.170      ;
; 0.129  ; super_register_bank:inst2|Block2:block2|DATA[4]  ; super_register_bank:inst2|Working_register[4]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.031      ; 1.190      ;
; 0.131  ; super_register_bank:inst2|Block2:block2|DATA[1]  ; super_register_bank:inst2|Working_register[1]  ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 1.045      ; 1.206      ;
; 0.218  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r24[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.472      ; 0.720      ;
; 0.229  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r2[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.557      ; 0.816      ;
; 0.257  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r20[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.436      ; 0.723      ;
; 0.261  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r6[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.560      ; 0.851      ;
; 0.268  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r14[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.738      ; 1.036      ;
; 0.288  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r16[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.405      ; 0.723      ;
; 0.288  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r26[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.408      ; 0.726      ;
; 0.296  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r22[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.487      ; 0.813      ;
; 0.305  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r12[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.480      ; 0.815      ;
; 0.313  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r8[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.548      ; 0.891      ;
; 0.348  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r10[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.777      ; 1.155      ;
; 0.402  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r18[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.289      ; 0.721      ;
; 0.435  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r4[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; 0.000        ; 0.359      ; 0.824      ;
; 0.878  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r1[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.209      ; 0.617      ;
; 0.926  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r3[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.192      ; 0.648      ;
; 1.001  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r25[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.135     ; 0.396      ;
; 1.024  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r27[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.156     ; 0.398      ;
; 1.041  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r11[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.176      ; 0.747      ;
; 1.041  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r9[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; 0.177      ; 0.748      ;
; 1.099  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r21[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.230     ; 0.399      ;
; 1.119  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r7[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.230     ; 0.419      ;
; 1.142  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r5[0]                ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.248     ; 0.424      ;
; 1.148  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r19[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.293     ; 0.385      ;
; 1.150  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r13[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.258     ; 0.422      ;
; 1.153  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r15[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.039     ; 0.644      ;
; 1.160  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r17[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.270     ; 0.420      ;
; 1.178  ; super_register_bank:inst2|Block2:block2|DATA[0]  ; super_register_bank:inst2|r23[0]               ; clk_reg      ; super_register_bank:inst2|Block2:block2|SEL_REG[0] ; -0.500       ; -0.062     ; 0.646      ;
+--------+--------------------------------------------------+------------------------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_pc'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.001 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.436      ; 1.677      ;
; 0.010  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.436      ; 1.688      ;
; 0.022  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.436      ; 1.700      ;
; 0.187  ; carry_block:inst8|cy                                                                                     ; carry_block:inst8|cy                                                                                     ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.036      ; 0.307      ;
; 0.259  ; fetch:inst4|PC[7]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.386      ;
; 0.261  ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[2]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.229      ; 0.574      ;
; 0.299  ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[2]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.426      ;
; 0.300  ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.427      ;
; 0.300  ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.427      ;
; 0.301  ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.428      ;
; 0.306  ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[1]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.035      ; 0.425      ;
; 0.312  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.242      ; 1.796      ;
; 0.324  ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[3]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.229      ; 0.637      ;
; 0.327  ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.229      ; 0.640      ;
; 0.337  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.436      ; 2.015      ;
; 0.362  ; fetch:inst4|PC[6]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.032      ; 0.498      ;
; 0.390  ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.229      ; 0.703      ;
; 0.393  ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.229      ; 0.706      ;
; 0.444  ; decoder:inst1|ALUC[0]                                                                                    ; carry_block:inst8|cy                                                                                     ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; 0.000        ; 1.245      ; 1.803      ;
; 0.449  ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.576      ;
; 0.452  ; fetch:inst4|PC[1]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.049      ; 0.605      ;
; 0.456  ; fetch:inst4|PC[1]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.229      ; 0.769      ;
; 0.457  ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[3]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.584      ;
; 0.458  ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.585      ;
; 0.459  ; fetch:inst4|PC[6]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.586      ;
; 0.460  ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.587      ;
; 0.461  ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.588      ;
; 0.499  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[0]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.436      ; 1.677      ;
; 0.510  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.436      ; 1.688      ;
; 0.512  ; fetch:inst4|PC[5]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.639      ;
; 0.522  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.436      ; 1.700      ;
; 0.523  ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.650      ;
; 0.524  ; fetch:inst4|PC[2]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.032      ; 0.660      ;
; 0.524  ; fetch:inst4|PC[4]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.651      ;
; 0.526  ; fetch:inst4|PC[4]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.137     ; 0.493      ;
; 0.526  ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.653      ;
; 0.530  ; fetch:inst4|PC[5]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.137     ; 0.497      ;
; 0.545  ; fetch:inst4|PC[1]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.218      ; 0.867      ;
; 0.581  ; fetch:inst4|PC[7]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.032      ; 0.717      ;
; 0.589  ; fetch:inst4|PC[2]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.716      ;
; 0.604  ; fetch:inst4|PC[4]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.032      ; 0.740      ;
; 0.629  ; fetch:inst4|PC[3]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.032      ; 0.765      ;
; 0.632  ; fetch:inst4|PC[5]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.032      ; 0.768      ;
; 0.635  ; fetch:inst4|PC[6]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.137     ; 0.602      ;
; 0.686  ; fetch:inst4|PC[2]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.137     ; 0.653      ;
; 0.734  ; fetch:inst4|PC[0]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.032      ; 0.870      ;
; 0.756  ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[7]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.552      ; 0.922      ;
; 0.756  ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[6]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.552      ; 0.922      ;
; 0.756  ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[0]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.552      ; 0.922      ;
; 0.756  ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[2]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.552      ; 0.922      ;
; 0.756  ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[3]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.552      ; 0.922      ;
; 0.756  ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[4]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.552      ; 0.922      ;
; 0.756  ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[5]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.552      ; 0.922      ;
; 0.777  ; fetch:inst4|PC[7]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.137     ; 0.744      ;
; 0.779  ; ALU:inst5|cy_out                                                                                         ; carry_block:inst8|cy                                                                                     ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.361      ; 0.754      ;
; 0.783  ; fetch:inst4|PC[3]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.137     ; 0.750      ;
; 0.784  ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[0]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.911      ;
; 0.785  ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[3]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 0.912      ;
; 0.812  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[1]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.242      ; 1.796      ;
; 0.837  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[5]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; -0.500       ; 1.436      ; 2.015      ;
; 0.931  ; fetch:inst4|PC[0]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.137     ; 0.898      ;
; 0.934  ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[2]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 1.061      ;
; 0.934  ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 1.061      ;
; 0.950  ; ALU:inst5|cy_out                                                                                         ; fetch:inst4|PC[1]                                                                                        ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 0.358      ; 0.922      ;
; 0.997  ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[3]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 1.124      ;
; 0.997  ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 1.124      ;
; 1.000  ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 1.127      ;
; 1.000  ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 1.127      ;
; 1.063  ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 1.190      ;
; 1.063  ; fetch:inst4|PC[3]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 1.190      ;
; 1.066  ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 1.193      ;
; 1.086  ; decoder:inst1|ALUC[0]                                                                                    ; carry_block:inst8|cy                                                                                     ; decoder:inst1|ALUC[0]                                                                                    ; clk_pc      ; -0.500       ; 1.245      ; 1.945      ;
; 1.125  ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[1]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; -0.151     ; 1.058      ;
; 1.129  ; fetch:inst4|PC[0]                                                                                        ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.043      ; 1.256      ;
; 1.570  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[2]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.436      ; 3.248      ;
; 1.570  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[3]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.436      ; 3.248      ;
; 1.570  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[4]                                                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; 1.436      ; 3.248      ;
; 1.748  ; decoder:inst1|ALUC[3]                                                                                    ; carry_block:inst8|cy                                                                                     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; -0.901     ; 0.961      ;
; 1.771  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[4]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.246      ; 2.101      ;
; 1.806  ; decoder:inst1|ALUC[1]                                                                                    ; carry_block:inst8|cy                                                                                     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; -0.900     ; 1.020      ;
; 1.844  ; decoder:inst1|ALUC[2]                                                                                    ; carry_block:inst8|cy                                                                                     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc      ; 0.000        ; -0.899     ; 1.059      ;
; 1.909  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[3]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.246      ; 2.239      ;
; 1.939  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[2]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.246      ; 2.269      ;
; 2.011  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[7]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.246      ; 2.341      ;
; 2.011  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[6]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.246      ; 2.341      ;
; 2.011  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[0]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.246      ; 2.341      ;
; 2.011  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; fetch:inst4|PC[5]                                                                                        ; clk_pc                                                                                                   ; clk_pc      ; 0.000        ; 0.246      ; 2.341      ;
; 2.026  ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[7]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -0.945     ; 1.195      ;
; 2.026  ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[6]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -0.945     ; 1.195      ;
; 2.026  ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[0]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -0.945     ; 1.195      ;
; 2.026  ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[2]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -0.945     ; 1.195      ;
; 2.026  ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[3]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -0.945     ; 1.195      ;
; 2.026  ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[4]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -0.945     ; 1.195      ;
; 2.026  ; super_register_bank:inst2|Working_register[15]                                                           ; fetch:inst4|PC[5]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -0.945     ; 1.195      ;
; 2.034  ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[7]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -0.863     ; 1.285      ;
; 2.034  ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[6]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -0.863     ; 1.285      ;
; 2.034  ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[0]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -0.863     ; 1.285      ;
; 2.034  ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[2]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -0.863     ; 1.285      ;
; 2.034  ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[3]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -0.863     ; 1.285      ;
; 2.034  ; super_register_bank:inst2|Working_register[0]                                                            ; fetch:inst4|PC[4]                                                                                        ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc      ; 0.000        ; -0.863     ; 1.285      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.018 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.439      ; 1.699      ;
; 0.162 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.440      ; 1.844      ;
; 0.206 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.242      ; 1.690      ;
; 0.209 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.242      ; 1.693      ;
; 0.212 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.242      ; 1.696      ;
; 0.324 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.242      ; 1.808      ;
; 0.333 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.242      ; 1.817      ;
; 0.343 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.242      ; 1.827      ;
; 0.343 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.242      ; 1.827      ;
; 0.384 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; 1.452      ; 2.078      ;
; 0.518 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.439      ; 1.699      ;
; 0.662 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.440      ; 1.844      ;
; 0.706 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.242      ; 1.690      ;
; 0.709 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.242      ; 1.693      ;
; 0.712 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.242      ; 1.696      ;
; 0.824 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.242      ; 1.808      ;
; 0.833 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.242      ; 1.817      ;
; 0.843 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.242      ; 1.827      ;
; 0.843 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.242      ; 1.827      ;
; 0.884 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; 1.452      ; 2.078      ;
; 1.733 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.250      ; 2.107      ;
; 1.767 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.249      ; 2.140      ;
; 1.785 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.052      ; 1.961      ;
; 1.978 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.249      ; 2.351      ;
; 1.979 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.052      ; 2.155      ;
; 1.986 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.250      ; 2.360      ;
; 2.077 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.052      ; 2.253      ;
; 2.082 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.052      ; 2.258      ;
; 2.105 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.052      ; 2.281      ;
; 2.112 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.052      ; 2.288      ;
; 2.112 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.052      ; 2.288      ;
; 2.112 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.052      ; 2.288      ;
; 2.112 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.052      ; 2.288      ;
; 2.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.262      ; 2.517      ;
; 2.202 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.052      ; 2.378      ;
; 2.202 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a2~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; clk_pc                                                                                                   ; clk_k       ; 0.000        ; 0.052      ; 2.378      ;
; 2.387 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.732     ; 0.769      ;
; 2.387 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.732     ; 0.769      ;
; 2.410 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.733     ; 0.791      ;
; 2.513 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.930     ; 0.697      ;
; 2.513 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.930     ; 0.697      ;
; 2.513 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.930     ; 0.697      ;
; 2.513 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.930     ; 0.697      ;
; 2.513 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.930     ; 0.697      ;
; 2.515 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.733     ; 0.896      ;
; 2.537 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.930     ; 0.721      ;
; 2.537 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.930     ; 0.721      ;
; 2.539 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.720     ; 0.933      ;
; 2.606 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.930     ; 0.790      ;
; 2.606 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.930     ; 0.790      ;
; 2.625 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.930     ; 0.809      ;
; 2.625 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; 0.000        ; -1.930     ; 0.809      ;
; 3.030 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.875     ; 0.769      ;
; 3.030 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.875     ; 0.769      ;
; 3.053 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.876     ; 0.791      ;
; 3.156 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.073     ; 0.697      ;
; 3.156 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.073     ; 0.697      ;
; 3.156 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.073     ; 0.697      ;
; 3.156 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.073     ; 0.697      ;
; 3.156 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.073     ; 0.697      ;
; 3.158 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.876     ; 0.896      ;
; 3.180 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.073     ; 0.721      ;
; 3.180 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.073     ; 0.721      ;
; 3.182 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -1.863     ; 0.933      ;
; 3.249 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.073     ; 0.790      ;
; 3.249 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.073     ; 0.790      ;
; 3.268 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.073     ; 0.809      ;
; 3.268 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k       ; -0.500       ; -2.073     ; 0.809      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                  ;
+-------+------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.158 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.890      ; 2.048      ;
; 0.159 ; decoder:inst1|ALUC[0]        ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.920      ; 1.079      ;
; 0.183 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.888      ; 2.071      ;
; 0.185 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.892      ; 2.077      ;
; 0.246 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.894      ; 2.140      ;
; 0.249 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.885      ; 2.134      ;
; 0.252 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.884      ; 2.136      ;
; 0.259 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.893      ; 2.152      ;
; 0.259 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.893      ; 2.152      ;
; 0.263 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.893      ; 2.156      ;
; 0.280 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.885      ; 2.165      ;
; 0.320 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.888      ; 2.208      ;
; 0.335 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.891      ; 2.226      ;
; 0.350 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.892      ; 2.242      ;
; 0.360 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.887      ; 2.247      ;
; 0.362 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.894      ; 2.256      ;
; 0.374 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 1.886      ; 2.260      ;
; 0.584 ; decoder:inst1|ALUC[0]        ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 0.920      ; 1.024      ;
; 0.717 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.888      ; 2.125      ;
; 0.737 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.890      ; 2.147      ;
; 0.756 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.892      ; 2.168      ;
; 0.802 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.885      ; 2.207      ;
; 0.819 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.893      ; 2.232      ;
; 0.824 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.893      ; 2.237      ;
; 0.852 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.893      ; 2.265      ;
; 0.857 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.885      ; 2.262      ;
; 0.862 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.894      ; 2.276      ;
; 0.865 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.884      ; 2.269      ;
; 0.904 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.888      ; 2.312      ;
; 0.920 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.892      ; 2.332      ;
; 0.928 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.891      ; 2.339      ;
; 0.941 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.887      ; 2.348      ;
; 0.957 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.894      ; 2.371      ;
; 0.968 ; decoder:inst1|ALUC[0]        ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0] ; -0.500       ; 1.886      ; 2.374      ;
; 1.109 ; carry_block:inst8|cy         ; ALU:inst5|z[2]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.698      ; 1.837      ;
; 1.113 ; constant_reg:inst6|k_out[9]  ; ALU:inst5|z[9]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.694      ; 1.837      ;
; 1.114 ; carry_block:inst8|cy         ; ALU:inst5|z[6]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.699      ; 1.843      ;
; 1.124 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[2]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.701      ; 1.855      ;
; 1.180 ; carry_block:inst8|cy         ; ALU:inst5|z[4]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.696      ; 1.906      ;
; 1.202 ; carry_block:inst8|cy         ; ALU:inst5|z[10]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.699      ; 1.931      ;
; 1.219 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[4]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.699      ; 1.948      ;
; 1.223 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[11]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.701      ; 1.954      ;
; 1.251 ; carry_block:inst8|cy         ; ALU:inst5|z[7]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.699      ; 1.980      ;
; 1.251 ; carry_block:inst8|cy         ; ALU:inst5|z[5]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.694      ; 1.975      ;
; 1.279 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.702      ; 2.011      ;
; 1.311 ; carry_block:inst8|cy         ; ALU:inst5|z[1]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.700      ; 2.041      ;
; 1.331 ; carry_block:inst8|cy         ; ALU:inst5|z[9]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.691      ; 2.052      ;
; 1.338 ; carry_block:inst8|cy         ; ALU:inst5|z[8]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.691      ; 2.059      ;
; 1.375 ; carry_block:inst8|cy         ; ALU:inst5|z[12]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.697      ; 2.102      ;
; 1.389 ; constant_reg:inst6|k_out[0]  ; ALU:inst5|z[0]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.493      ; 1.912      ;
; 1.397 ; carry_block:inst8|cy         ; ALU:inst5|z[3]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.694      ; 2.121      ;
; 1.399 ; constant_reg:inst6|k_out[10] ; ALU:inst5|z[10]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.513      ; 1.942      ;
; 1.403 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[13]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.696      ; 2.129      ;
; 1.406 ; carry_block:inst8|cy         ; ALU:inst5|z[15]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.690      ; 2.126      ;
; 1.425 ; constant_reg:inst6|k_out[7]  ; ALU:inst5|z[7]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.513      ; 1.968      ;
; 1.434 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.253     ; 1.201      ;
; 1.440 ; carry_block:inst8|cy         ; ALU:inst5|z[13]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.693      ; 2.163      ;
; 1.443 ; carry_block:inst8|cy         ; ALU:inst5|z[11]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.698      ; 2.171      ;
; 1.450 ; carry_block:inst8|cy         ; ALU:inst5|z[14]  ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.700      ; 2.180      ;
; 1.455 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[3]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.697      ; 2.182      ;
; 1.475 ; constant_reg:inst6|k_out[1]  ; ALU:inst5|z[1]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.703      ; 2.208      ;
; 1.479 ; constant_reg:inst6|k_out[14] ; ALU:inst5|z[14]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.703      ; 2.212      ;
; 1.480 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[12]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.509      ; 2.019      ;
; 1.483 ; constant_reg:inst6|k_out[14] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.693      ; 2.206      ;
; 1.499 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.502      ; 2.031      ;
; 1.525 ; decoder:inst1|ALUC[2]        ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.251     ; 1.294      ;
; 1.530 ; constant_reg:inst6|k_out[15] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.693      ; 2.253      ;
; 1.546 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.252     ; 1.314      ;
; 1.551 ; carry_block:inst8|cy         ; ALU:inst5|z[0]   ; clk_pc                                                                                                   ; decoder:inst1|ALUC[0] ; 0.000        ; 0.692      ; 2.273      ;
; 1.561 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.253     ; 1.328      ;
; 1.562 ; decoder:inst1|ALUC[1]        ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.252     ; 1.330      ;
; 1.572 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.693      ; 2.295      ;
; 1.573 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.256     ; 1.337      ;
; 1.586 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[8]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.503      ; 2.119      ;
; 1.598 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.252     ; 1.366      ;
; 1.600 ; decoder:inst1|ALUC[1]        ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.261     ; 1.359      ;
; 1.636 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.702      ; 2.368      ;
; 1.637 ; decoder:inst1|ALUC[2]        ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.250     ; 1.407      ;
; 1.637 ; constant_reg:inst6|k_out[13] ; ALU:inst5|z[15]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.693      ; 2.360      ;
; 1.640 ; constant_reg:inst6|k_out[5]  ; ALU:inst5|z[5]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.697      ; 2.367      ;
; 1.652 ; decoder:inst1|ALUC[2]        ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.251     ; 1.421      ;
; 1.655 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[13]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.505      ; 2.190      ;
; 1.658 ; constant_reg:inst6|k_out[4]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.702      ; 2.390      ;
; 1.660 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.255     ; 1.425      ;
; 1.661 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.261     ; 1.420      ;
; 1.664 ; decoder:inst1|ALUC[2]        ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.254     ; 1.430      ;
; 1.664 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.262     ; 1.422      ;
; 1.665 ; constant_reg:inst6|k_out[11] ; ALU:inst5|z[12]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.700      ; 2.395      ;
; 1.671 ; constant_reg:inst6|k_out[12] ; ALU:inst5|z[14]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.512      ; 2.213      ;
; 1.672 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.254     ; 1.438      ;
; 1.674 ; decoder:inst1|ALUC[1]        ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.251     ; 1.443      ;
; 1.677 ; constant_reg:inst6|k_out[8]  ; ALU:inst5|z[10]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.511      ; 2.218      ;
; 1.689 ; decoder:inst1|ALUC[1]        ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.252     ; 1.457      ;
; 1.689 ; decoder:inst1|ALUC[2]        ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.250     ; 1.459      ;
; 1.693 ; constant_reg:inst6|k_out[3]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.702      ; 2.425      ;
; 1.701 ; decoder:inst1|ALUC[1]        ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.255     ; 1.466      ;
; 1.705 ; decoder:inst1|ALUC[3]        ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.258     ; 1.467      ;
; 1.714 ; constant_reg:inst6|k_out[2]  ; ALU:inst5|z[6]   ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.702      ; 2.446      ;
; 1.715 ; constant_reg:inst6|k_out[6]  ; ALU:inst5|z[10]  ; clk_k                                                                                                    ; decoder:inst1|ALUC[0] ; 0.000        ; 0.702      ; 2.447      ;
; 1.726 ; decoder:inst1|ALUC[1]        ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.000        ; -0.251     ; 1.495      ;
+-------+------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_reg'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.180 ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                 ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                       ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.043      ; 0.307      ;
; 0.448 ; ALU:inst5|z[4]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[4]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.363     ; 0.199      ;
; 0.454 ; ALU:inst5|z[15]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[15]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.370     ; 0.198      ;
; 0.457 ; ALU:inst5|z[8]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[8]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.373     ; 0.198      ;
; 0.459 ; ALU:inst5|z[13]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[13]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.374     ; 0.199      ;
; 0.459 ; ALU:inst5|z[5]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[5]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.376     ; 0.197      ;
; 0.460 ; ALU:inst5|z[3]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[3]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.375     ; 0.199      ;
; 0.462 ; ALU:inst5|z[2]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[2]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.378     ; 0.198      ;
; 0.464 ; ALU:inst5|z[14]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[14]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.379     ; 0.199      ;
; 0.465 ; ALU:inst5|z[1]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[1]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.380     ; 0.199      ;
; 0.504 ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.045      ; 0.653      ;
; 0.609 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[1]                    ; super_register_bank:inst2|Block2:block2|DATA[1]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.076      ; 0.769      ;
; 0.631 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[4]                    ; super_register_bank:inst2|Block2:block2|DATA[4]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.089      ; 0.804      ;
; 0.635 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[15]                   ; super_register_bank:inst2|Block2:block2|DATA[15]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.073      ; 0.792      ;
; 0.639 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[11]                   ; super_register_bank:inst2|Block2:block2|DATA[11]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.077      ; 0.800      ;
; 0.654 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[7]                    ; super_register_bank:inst2|Block2:block2|DATA[7]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.071      ; 0.809      ;
; 0.656 ; ALU:inst5|z[12]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[12]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.572     ; 0.198      ;
; 0.656 ; ALU:inst5|z[0]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[0]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.569     ; 0.201      ;
; 0.658 ; ALU:inst5|z[10]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[10]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.574     ; 0.198      ;
; 0.666 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[6]                    ; super_register_bank:inst2|Block2:block2|DATA[6]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.074      ; 0.824      ;
; 0.680 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[5]                    ; super_register_bank:inst2|Block2:block2|DATA[5]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.074      ; 0.838      ;
; 0.689 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[10]                   ; super_register_bank:inst2|Block2:block2|DATA[10]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; -0.122     ; 0.651      ;
; 0.690 ; ALU:inst5|z[9]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[9]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.374     ; 0.430      ;
; 0.695 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[13]                   ; super_register_bank:inst2|Block2:block2|DATA[13]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.072      ; 0.851      ;
; 0.700 ; ALU:inst5|z[6]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[6]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.380     ; 0.434      ;
; 0.704 ; ALU:inst5|z[11]                                                                                      ; super_register_bank:inst2|Block2:block2|DATA[11]                                                           ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.373     ; 0.445      ;
; 0.713 ; ALU:inst5|z[7]                                                                                       ; super_register_bank:inst2|Block2:block2|DATA[7]                                                            ; decoder:inst1|ALUC[0]                                                                                    ; clk_reg     ; 0.000        ; -0.381     ; 0.446      ;
; 0.734 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[14]                   ; super_register_bank:inst2|Block2:block2|DATA[14]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.073      ; 0.891      ;
; 0.747 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[2]                    ; super_register_bank:inst2|Block2:block2|DATA[2]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.076      ; 0.907      ;
; 0.803 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[9]                    ; super_register_bank:inst2|Block2:block2|DATA[9]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.070      ; 0.957      ;
; 0.811 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[8]                    ; super_register_bank:inst2|Block2:block2|DATA[8]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.071      ; 0.966      ;
; 0.885 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[3]                    ; super_register_bank:inst2|Block2:block2|DATA[3]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.075      ; 1.044      ;
; 0.895 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[12]                   ; super_register_bank:inst2|Block2:block2|DATA[12]                                                           ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; -0.122     ; 0.857      ;
; 0.950 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[0]                    ; super_register_bank:inst2|Block2:block2|DATA[0]                                                            ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; -0.121     ; 0.913      ;
; 0.962 ; super_register_bank:inst2|Working_register[0]                                                        ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                       ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_reg     ; 0.000        ; -0.876     ; 0.200      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[6]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[5]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[4]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[3]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[2]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[1]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[0]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[15]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[14]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[13]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[12]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[11]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[10]                         ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[9]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[8]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|q_a[7]                          ; clk_reg                                                                                                  ; clk_reg     ; 0.000        ; 0.012      ; 1.151      ;
; 2.079 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[2]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.656     ; 0.537      ;
; 2.085 ; decoder:inst1|Dadd[1]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.868     ; 0.351      ;
; 2.091 ; decoder:inst1|Dadd[9]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.864     ; 0.361      ;
; 2.094 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[1]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.662     ; 0.546      ;
; 2.094 ; decoder:inst1|Sel_C[5]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[5]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.679     ; 0.529      ;
; 2.102 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[4]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.678     ; 0.538      ;
; 2.109 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[3]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.691     ; 0.532      ;
; 2.111 ; decoder:inst1|Sel_C[1]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[1]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.662     ; 0.563      ;
; 2.112 ; decoder:inst1|Dadd[6]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.888     ; 0.358      ;
; 2.118 ; decoder:inst1|Dadd[0]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.884     ; 0.368      ;
; 2.123 ; decoder:inst1|Sel_C[2]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[2]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.655     ; 0.582      ;
; 2.127 ; decoder:inst1|Dadd[8]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.889     ; 0.372      ;
; 2.131 ; decoder:inst1|Dadd[3]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.886     ; 0.379      ;
; 2.132 ; decoder:inst1|Dadd[2]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.888     ; 0.378      ;
; 2.147 ; decoder:inst1|Sel_C[3]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[3]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.691     ; 0.570      ;
; 2.176 ; decoder:inst1|Dadd[4]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.941     ; 0.369      ;
; 2.179 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.783     ; 0.510      ;
; 2.187 ; decoder:inst1|MR                                                                                     ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.782     ; 0.539      ;
; 2.204 ; decoder:inst1|Sel_C[0]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.785     ; 0.533      ;
; 2.213 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[4]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.677     ; 0.650      ;
; 2.215 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[5]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.677     ; 0.652      ;
; 2.220 ; decoder:inst1|Dadd[5]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.866     ; 0.488      ;
; 2.221 ; decoder:inst1|Dadd[5]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.862     ; 0.493      ;
; 2.223 ; decoder:inst1|Sel_C[4]                                                                               ; super_register_bank:inst2|Block2:block2|SEL_REG[4]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.680     ; 0.657      ;
; 2.226 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[5]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.678     ; 0.662      ;
; 2.227 ; decoder:inst1|Dadd[1]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.872     ; 0.489      ;
; 2.227 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[2]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.655     ; 0.686      ;
; 2.230 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.783     ; 0.561      ;
; 2.243 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[3]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.690     ; 0.667      ;
; 2.246 ; decoder:inst1|Dadd[9]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.868     ; 0.512      ;
; 2.259 ; decoder:inst1|Dadd[2]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.884     ; 0.509      ;
; 2.264 ; decoder:inst1|Dadd[8]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.885     ; 0.513      ;
; 2.268 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.782     ; 0.600      ;
; 2.275 ; decoder:inst1|Dadd[6]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.884     ; 0.525      ;
; 2.279 ; decoder:inst1|Dadd[3]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.882     ; 0.531      ;
; 2.282 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|W_MEM_OUT[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.782     ; 0.614      ;
; 2.287 ; decoder:inst1|Dadd[7]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.938     ; 0.483      ;
; 2.300 ; decoder:inst1|Dadd[4]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.937     ; 0.497      ;
; 2.300 ; decoder:inst1|MW                                                                                     ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.779     ; 0.655      ;
; 2.314 ; decoder:inst1|Dadd[0]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.888     ; 0.560      ;
; 2.314 ; decoder:inst1|Dadd[7]                                                                                ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.942     ; 0.506      ;
; 2.343 ; decoder:inst1|MW                                                                                     ; super_register_bank:inst2|Block2:block2|SEL_REG[1]                                                         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.663     ; 0.794      ;
; 2.347 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[9]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.769     ; 0.692      ;
; 2.354 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[5]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.768     ; 0.700      ;
; 2.354 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[6]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.768     ; 0.700      ;
; 2.355 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[8]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.768     ; 0.701      ;
; 2.372 ; decoder:inst1|MR                                                                                     ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_u1i1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.778     ; 0.728      ;
; 2.393 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[3]                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.767     ; 0.740      ;
; 2.394 ; decoder:inst1|MR                                                                                     ; super_register_bank:inst2|Block2:block2|DATA[13]                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg     ; 0.000        ; -1.767     ; 0.741      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                          ; -11.217  ; -2.397  ; N/A      ; N/A     ; -3.000              ;
;  clk_k                                                                                                    ; -5.696   ; 0.018   ; N/A      ; N/A     ; -3.000              ;
;  clk_pc                                                                                                   ; -5.503   ; -0.001  ; N/A      ; N/A     ; -3.000              ;
;  clk_reg                                                                                                  ; -6.899   ; 0.180   ; N/A      ; N/A     ; -3.000              ;
;  decoder:inst1|ALUC[0]                                                                                    ; -11.217  ; 0.158   ; N/A      ; N/A     ; 0.351               ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -5.786   ; -2.397  ; N/A      ; N/A     ; -0.722              ;
;  super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -2.018   ; -0.348  ; N/A      ; N/A     ; 0.333               ;
; Design-wide TNS                                                                                           ; -642.041 ; -12.228 ; 0.0      ; 0.0     ; -162.174            ;
;  clk_k                                                                                                    ; -87.800  ; 0.000   ; N/A      ; N/A     ; -20.064             ;
;  clk_pc                                                                                                   ; -48.266  ; -0.001  ; N/A      ; N/A     ; -16.348             ;
;  clk_reg                                                                                                  ; -200.167 ; 0.000   ; N/A      ; N/A     ; -78.176             ;
;  decoder:inst1|ALUC[0]                                                                                    ; -175.791 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -79.047  ; -11.464 ; N/A      ; N/A     ; -48.650             ;
;  super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; -50.970  ; -1.367  ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Aposmux[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Aposmux[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C_OUT[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Koutput[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_REG[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_REG[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_REG[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_REG[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_REG[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_REG[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; PI0[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_k                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_reg                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_pc                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; nRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Aposmux[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Aposmux[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Aposmux[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Aposmux[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Aposmux[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Aposmux[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Aposmux[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Aposmux[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Aposmux[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Aposmux[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Aposmux[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; C_OUT[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; C_OUT[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; C_OUT[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; C_OUT[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; C_OUT[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; C_OUT[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; C_OUT[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; C_OUT[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; C_OUT[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; C_OUT[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DATA[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DATA[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DATA[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DATA[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DATA[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DATA[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DATA[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DATA[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DATA[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DATA[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DATA[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DATA[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DATA[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DATA[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DATA[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DATA[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Koutput[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Koutput[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Koutput[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Koutput[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Koutput[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Koutput[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Koutput[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Koutput[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Koutput[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Koutput[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Koutput[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SEL_REG[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Aposmux[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Aposmux[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Aposmux[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Aposmux[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Aposmux[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; C_OUT[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; C_OUT[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; C_OUT[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; C_OUT[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DATA[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; DATA[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DATA[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DATA[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DATA[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DATA[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DATA[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DATA[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DATA[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; DATA[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DATA[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DATA[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DATA[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DATA[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; DATA[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DATA[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; Koutput[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Koutput[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; Koutput[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Koutput[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Koutput[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; Koutput[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Koutput[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Koutput[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SEL_REG[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SEL_REG[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SEL_REG[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SEL_REG[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Aposmux[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Aposmux[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Aposmux[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Aposmux[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Aposmux[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Aposmux[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; C_OUT[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; C_OUT[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; C_OUT[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; C_OUT[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; C_OUT[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DATA[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DATA[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DATA[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DATA[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DATA[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Koutput[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Koutput[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Koutput[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Koutput[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Koutput[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Koutput[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Koutput[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Koutput[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Koutput[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SEL_REG[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SEL_REG[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SEL_REG[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEL_REG[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SEL_REG[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_pc                                                                                                   ; clk_k                                                                                                    ; 22       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k                                                                                                    ; 26       ; 26       ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_pc                                                                                                   ; 72       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_pc                                                                                                   ; 1        ; 10       ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; 24       ; 24       ; 0        ; 0        ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc                                                                                                   ; 136      ; 0        ; 0        ; 0        ;
; clk_reg                                                                                                  ; clk_reg                                                                                                  ; 34       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_reg                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg                                                                                                  ; 188      ; 168      ; 0        ; 0        ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_reg                                                                                                  ; 1        ; 0        ; 0        ; 0        ;
; clk_k                                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 998      ; 0        ; 168      ; 0        ;
; clk_pc                                                                                                   ; decoder:inst1|ALUC[0]                                                                                    ; 16       ; 0        ; 1        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 47       ; 47       ; 2        ; 2        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                                                                                    ; 2292     ; 2138     ; 356      ; 338      ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0]                                                                                    ; 1996     ; 0        ; 336      ; 0        ;
; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 261      ; 0        ; 240      ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 129      ; 129      ; 110      ; 110      ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 14       ; 14       ; 0        ; 0        ;
; clk_reg                                                                                                  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; 45       ; 0        ; 14       ; 0        ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_pc                                                                                                   ; clk_k                                                                                                    ; 22       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_k                                                                                                    ; 26       ; 26       ; 0        ; 0        ;
; clk_pc                                                                                                   ; clk_pc                                                                                                   ; 72       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_pc                                                                                                   ; 1        ; 10       ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc                                                                                                   ; 24       ; 24       ; 0        ; 0        ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_pc                                                                                                   ; 136      ; 0        ; 0        ; 0        ;
; clk_reg                                                                                                  ; clk_reg                                                                                                  ; 34       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; clk_reg                                                                                                  ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_reg                                                                                                  ; 188      ; 168      ; 0        ; 0        ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; clk_reg                                                                                                  ; 1        ; 0        ; 0        ; 0        ;
; clk_k                                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 998      ; 0        ; 168      ; 0        ;
; clk_pc                                                                                                   ; decoder:inst1|ALUC[0]                                                                                    ; 16       ; 0        ; 1        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 47       ; 47       ; 2        ; 2        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                                                                                    ; 2292     ; 2138     ; 356      ; 338      ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; decoder:inst1|ALUC[0]                                                                                    ; 1996     ; 0        ; 336      ; 0        ;
; clk_pc                                                                                                   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 261      ; 0        ; 240      ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 129      ; 129      ; 110      ; 110      ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 14       ; 14       ; 0        ; 0        ;
; clk_reg                                                                                                  ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; 45       ; 0        ; 14       ; 0        ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 69    ; 69   ;
; Unconstrained Output Ports      ; 102   ; 102  ;
; Unconstrained Output Port Paths ; 119   ; 119  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                   ; Clock                                                                                                    ; Type ; Status      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+-------------+
; clk_k                                                                                                    ; clk_k                                                                                                    ; Base ; Constrained ;
; clk_pc                                                                                                   ; clk_pc                                                                                                   ; Base ; Constrained ;
; clk_reg                                                                                                  ; clk_reg                                                                                                  ; Base ; Constrained ;
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; Base ; Constrained ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; Constrained ;
; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; super_register_bank:inst2|Block2:block2|SEL_REG[0]                                                       ; Base ; Constrained ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PI0[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Aposmux[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PI0[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Aposmux[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Aposmux[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C_OUT[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Koutput[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEL_REG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 08 06:41:30 2022
Info: Command: quartus_sta uc1 -c uc1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 102 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_pc clk_pc
    Info (332105): create_clock -period 1.000 -name rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0
    Info (332105): create_clock -period 1.000 -name super_register_bank:inst2|Block2:block2|SEL_REG[0] super_register_bank:inst2|Block2:block2|SEL_REG[0]
    Info (332105): create_clock -period 1.000 -name decoder:inst1|ALUC[0] decoder:inst1|ALUC[0]
    Info (332105): create_clock -period 1.000 -name clk_reg clk_reg
    Info (332105): create_clock -period 1.000 -name clk_k clk_k
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|Mux16~0  from: datad  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[6]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.217            -175.791 decoder:inst1|ALUC[0] 
    Info (332119):    -6.899            -200.167 clk_reg 
    Info (332119):    -5.786             -79.047 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -5.696             -87.800 clk_k 
    Info (332119):    -5.503             -48.266 clk_pc 
    Info (332119):    -2.018             -50.970 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
Info (332146): Worst-case hold slack is -2.397
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.397             -11.464 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.348              -0.764 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
    Info (332119):     0.337               0.000 decoder:inst1|ALUC[0] 
    Info (332119):     0.345               0.000 clk_reg 
    Info (332119):     0.358               0.000 clk_pc 
    Info (332119):     0.550               0.000 clk_k 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -78.176 clk_reg 
    Info (332119):    -3.000             -19.000 clk_k 
    Info (332119):    -3.000             -16.348 clk_pc 
    Info (332119):    -0.722             -48.650 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.348               0.000 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
    Info (332119):     0.437               0.000 decoder:inst1|ALUC[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|Mux16~0  from: datad  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[6]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.957
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.957            -155.824 decoder:inst1|ALUC[0] 
    Info (332119):    -6.128            -175.710 clk_reg 
    Info (332119):    -5.284             -71.704 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -5.008             -77.295 clk_k 
    Info (332119):    -4.846             -42.323 clk_pc 
    Info (332119):    -1.769             -41.730 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
Info (332146): Worst-case hold slack is -2.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.084              -9.879 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.237              -0.404 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
    Info (332119):     0.301               0.000 clk_reg 
    Info (332119):     0.312               0.000 clk_pc 
    Info (332119):     0.324               0.000 decoder:inst1|ALUC[0] 
    Info (332119):     0.504               0.000 clk_k 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -78.176 clk_reg 
    Info (332119):    -3.000             -19.000 clk_k 
    Info (332119):    -3.000             -16.348 clk_pc 
    Info (332119):    -0.608             -36.899 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.402               0.000 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
    Info (332119):     0.475               0.000 decoder:inst1|ALUC[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|Mux16~0  from: datad  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[6]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.915
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.915             -93.722 decoder:inst1|ALUC[0] 
    Info (332119):    -3.522             -91.860 clk_reg 
    Info (332119):    -3.284             -41.096 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.867             -44.067 clk_k 
    Info (332119):    -2.734             -23.239 clk_pc 
    Info (332119):    -0.918             -12.345 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
Info (332146): Worst-case hold slack is -1.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.486              -7.410 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.295              -1.367 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
    Info (332119):    -0.001              -0.001 clk_pc 
    Info (332119):     0.018               0.000 clk_k 
    Info (332119):     0.158               0.000 decoder:inst1|ALUC[0] 
    Info (332119):     0.180               0.000 clk_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -54.320 clk_reg 
    Info (332119):    -3.000             -20.064 clk_k 
    Info (332119):    -3.000             -14.879 clk_pc 
    Info (332119):    -0.230             -11.281 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.333               0.000 super_register_bank:inst2|Block2:block2|SEL_REG[0] 
    Info (332119):     0.351               0.000 decoder:inst1|ALUC[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4795 megabytes
    Info: Processing ended: Wed Jun 08 06:41:33 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


