Analysis & Synthesis report for Controller
Tue Apr 23 10:00:46 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+-----------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status       ; Failed - Tue Apr 23 10:00:46 2019               ;
; Quartus Prime Version             ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                     ; Controller                                      ;
; Top-level Entity Name             ; Controller                                      ;
; Family                            ; Stratix IV                                      ;
; Logic utilization                 ; N/A until Partition Merge                       ;
;     Combinational ALUTs           ; N/A until Partition Merge                       ;
;     Memory ALUTs                  ; N/A until Partition Merge                       ;
;     Dedicated logic registers     ; N/A until Partition Merge                       ;
; Total registers                   ; N/A until Partition Merge                       ;
; Total pins                        ; N/A until Partition Merge                       ;
; Total virtual pins                ; N/A until Partition Merge                       ;
; Total block memory bits           ; N/A until Partition Merge                       ;
; DSP block 18-bit elements         ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PCS    ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PMA    ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PCS ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PMA ; N/A until Partition Merge                       ;
; Total PLLs                        ; N/A until Partition Merge                       ;
; Total DLLs                        ; N/A until Partition Merge                       ;
+-----------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP4SGX230KF40C2    ;                    ;
; Top-level entity name                                                           ; Controller         ; Controller         ;
; Family name                                                                     ; Stratix IV         ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Tue Apr 23 10:00:36 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mac/altramdataRICH.vhd
    Info (12022): Found design unit 1: altramdatarich-SYN File: /home/na62torino/Data/ControlFPGA/mac/altramdataRICH.vhd Line: 56
    Info (12023): Found entity 1: altramdataRICH File: /home/na62torino/Data/ControlFPGA/mac/altramdataRICH.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mac/altramdataLAV.vhd
    Info (12022): Found design unit 1: altramdatalav-SYN File: /home/na62torino/Data/ControlFPGA/mac/altramdataLAV.vhd Line: 56
    Info (12023): Found entity 1: altramdataLAV File: /home/na62torino/Data/ControlFPGA/mac/altramdataLAV.vhd Line: 42
Info (12021): Found 3 design units, including 1 entities, in source file mac/sendfifo.vhd
    Info (12022): Found design unit 1: component_sendfifo File: /home/na62torino/Data/ControlFPGA/mac/sendfifo.vhd Line: 37
    Info (12022): Found design unit 2: sendfifo-rtl File: /home/na62torino/Data/ControlFPGA/mac/sendfifo.vhd Line: 143
    Info (12023): Found entity 1: sendfifo File: /home/na62torino/Data/ControlFPGA/mac/sendfifo.vhd Line: 127
Info (12021): Found 3 design units, including 1 entities, in source file mac/ramdataRICH.vhd
    Info (12022): Found design unit 1: component_ramdataRICH File: /home/na62torino/Data/ControlFPGA/mac/ramdataRICH.vhd Line: 18
    Info (12022): Found design unit 2: ramdataRICH-rtl File: /home/na62torino/Data/ControlFPGA/mac/ramdataRICH.vhd Line: 117
    Info (12023): Found entity 1: ramdataRICH File: /home/na62torino/Data/ControlFPGA/mac/ramdataRICH.vhd Line: 101
Info (12021): Found 3 design units, including 1 entities, in source file mac/ramdataLAV.vhd
    Info (12022): Found design unit 1: component_ramdataLAV File: /home/na62torino/Data/ControlFPGA/mac/ramdataLAV.vhd Line: 18
    Info (12022): Found design unit 2: ramdataLAV-rtl File: /home/na62torino/Data/ControlFPGA/mac/ramdataLAV.vhd Line: 117
    Info (12023): Found entity 1: ramdataLAV File: /home/na62torino/Data/ControlFPGA/mac/ramdataLAV.vhd Line: 101
Info (12021): Found 3 design units, including 1 entities, in source file mac/fifo1trigger.vhd
    Info (12022): Found design unit 1: component_fifo1trigger File: /home/na62torino/Data/ControlFPGA/mac/fifo1trigger.vhd Line: 37
    Info (12022): Found design unit 2: fifo1trigger-rtl File: /home/na62torino/Data/ControlFPGA/mac/fifo1trigger.vhd Line: 143
    Info (12023): Found entity 1: fifo1trigger File: /home/na62torino/Data/ControlFPGA/mac/fifo1trigger.vhd Line: 127
Info (12021): Found 2 design units, including 1 entities, in source file mac/altfifo1trigger.vhd
    Info (12022): Found design unit 1: altfifo1trigger-SYN File: /home/na62torino/Data/ControlFPGA/mac/altfifo1trigger.vhd Line: 62
    Info (12023): Found entity 1: altfifo1trigger File: /home/na62torino/Data/ControlFPGA/mac/altfifo1trigger.vhd Line: 42
Info (12021): Found 3 design units, including 1 entities, in source file mac/fifo2trigger.vhd
    Info (12022): Found design unit 1: component_fifo2trigger File: /home/na62torino/Data/ControlFPGA/mac/fifo2trigger.vhd Line: 37
    Info (12022): Found design unit 2: fifo2trigger-rtl File: /home/na62torino/Data/ControlFPGA/mac/fifo2trigger.vhd Line: 143
    Info (12023): Found entity 1: fifo2trigger File: /home/na62torino/Data/ControlFPGA/mac/fifo2trigger.vhd Line: 127
Info (12021): Found 2 design units, including 1 entities, in source file mac/altfifo2trigger.vhd
    Info (12022): Found design unit 1: altfifo2trigger-SYN File: /home/na62torino/Data/ControlFPGA/mac/altfifo2trigger.vhd Line: 62
    Info (12023): Found entity 1: altfifo2trigger File: /home/na62torino/Data/ControlFPGA/mac/altfifo2trigger.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: /home/na62torino/Data/ControlFPGA/pll.vhd Line: 53
    Info (12023): Found entity 1: pll File: /home/na62torino/Data/ControlFPGA/pll.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file Controller.vhd
    Info (12022): Found design unit 1: Controller-rtl File: /home/na62torino/Data/ControlFPGA/Controller.vhd Line: 56
    Info (12023): Found entity 1: Controller File: /home/na62torino/Data/ControlFPGA/Controller.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file random.vhd
    Info (12022): Found design unit 1: random-rtl File: /home/na62torino/Data/ControlFPGA/random.vhd Line: 18
    Info (12023): Found entity 1: random File: /home/na62torino/Data/ControlFPGA/random.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file pll_refclk2.vhd
    Info (12022): Found design unit 1: component_pll_refclk2 File: /home/na62torino/Data/ControlFPGA/pll_refclk2.vhd Line: 37
    Info (12022): Found design unit 2: pll_refclk2-rtl File: /home/na62torino/Data/ControlFPGA/pll_refclk2.vhd Line: 123
    Info (12023): Found entity 1: pll_refclk2 File: /home/na62torino/Data/ControlFPGA/pll_refclk2.vhd Line: 107
Info (12021): Found 2 design units, including 1 entities, in source file altpll_refclk2.vhd
    Info (12022): Found design unit 1: altpll_refclk2-SYN File: /home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd Line: 53
    Info (12023): Found entity 1: altpll_refclk2 File: /home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd Line: 42
Info (12021): Found 3 design units, including 1 entities, in source file mac/mac_rgmii.vhd
    Info (12022): Found design unit 1: component_mac_rgmii File: /home/na62torino/Data/ControlFPGA/mac/mac_rgmii.vhd Line: 44
    Info (12022): Found design unit 2: mac_rgmii-rtl File: /home/na62torino/Data/ControlFPGA/mac/mac_rgmii.vhd Line: 244
    Info (12023): Found entity 1: mac_rgmii File: /home/na62torino/Data/ControlFPGA/mac/mac_rgmii.vhd Line: 226
Info (12021): Found 3 design units, including 1 entities, in source file mac/rgmii/ddout1.vhd
    Info (12022): Found design unit 1: component_ddout1 File: /home/na62torino/Data/ControlFPGA/mac/rgmii/ddout1.vhd Line: 37
    Info (12022): Found design unit 2: ddout1-rtl File: /home/na62torino/Data/ControlFPGA/mac/rgmii/ddout1.vhd Line: 125
    Info (12023): Found entity 1: ddout1 File: /home/na62torino/Data/ControlFPGA/mac/rgmii/ddout1.vhd Line: 109
Info (12021): Found 3 design units, including 1 entities, in source file mac/rgmii/ddin1.vhd
    Info (12022): Found design unit 1: component_ddin1 File: /home/na62torino/Data/ControlFPGA/mac/rgmii/ddin1.vhd Line: 37
    Info (12022): Found design unit 2: ddin1-rtl File: /home/na62torino/Data/ControlFPGA/mac/rgmii/ddin1.vhd Line: 125
    Info (12023): Found entity 1: ddin1 File: /home/na62torino/Data/ControlFPGA/mac/rgmii/ddin1.vhd Line: 109
Info (12021): Found 2 design units, including 1 entities, in source file mac/rgmii/altddout1.vhd
    Info (12022): Found design unit 1: altddout1-SYN File: /home/na62torino/Data/ControlFPGA/mac/rgmii/altddout1.vhd Line: 54
    Info (12023): Found entity 1: altddout1 File: /home/na62torino/Data/ControlFPGA/mac/rgmii/altddout1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mac/rgmii/altddin1.vhd
    Info (12022): Found design unit 1: altddin1-SYN File: /home/na62torino/Data/ControlFPGA/mac/rgmii/altddin1.vhd Line: 54
    Info (12023): Found entity 1: altddin1 File: /home/na62torino/Data/ControlFPGA/mac/rgmii/altddin1.vhd Line: 42
Info (12021): Found 3 design units, including 1 entities, in source file mac/rgmii/rgmii1.vhd
    Info (12022): Found design unit 1: component_rgmii1 File: /home/na62torino/Data/ControlFPGA/mac/rgmii/rgmii1.vhd Line: 45
    Info (12022): Found design unit 2: rgmii1-rtl File: /home/na62torino/Data/ControlFPGA/mac/rgmii/rgmii1.vhd Line: 158
    Info (12023): Found entity 1: rgmii1 File: /home/na62torino/Data/ControlFPGA/mac/rgmii/rgmii1.vhd Line: 140
Info (12021): Found 4 design units, including 2 entities, in source file altiobuf1.vhd
    Info (12022): Found design unit 1: altiobuf1_iobuf_bidir_hto-RTL File: /home/na62torino/Data/ControlFPGA/altiobuf1.vhd Line: 56
    Info (12022): Found design unit 2: altiobuf1-RTL File: /home/na62torino/Data/ControlFPGA/altiobuf1.vhd Line: 135
    Info (12023): Found entity 1: altiobuf1_iobuf_bidir_hto File: /home/na62torino/Data/ControlFPGA/altiobuf1.vhd Line: 46
    Info (12023): Found entity 2: altiobuf1 File: /home/na62torino/Data/ControlFPGA/altiobuf1.vhd Line: 124
Info (12021): Found 2 design units, including 1 entities, in source file mac/sgmii/alttse1.vhd
    Info (12022): Found design unit 1: alttse1-SYN File: /home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd Line: 65
    Info (12023): Found entity 1: alttse1 File: /home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd Line: 35
Error (10500): VHDL syntax error at ethlink.vhd(757) near text ")"; mismatched closing parenthesis  File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 757
Error (10500): VHDL syntax error at ethlink.vhd(760) near text "word_send";  expecting ";" File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 760
Error (10500): VHDL syntax error at ethlink.vhd(761) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a sequential statement File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 761
Error (10500): VHDL syntax error at ethlink.vhd(767) near text ")"; mismatched closing parenthesis  File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 767
Error (10500): VHDL syntax error at ethlink.vhd(770) near text "word_send";  expecting ";" File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 770
Error (10500): VHDL syntax error at ethlink.vhd(773) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a sequential statement File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 773
Error (10500): VHDL syntax error at ethlink.vhd(794) near text ")"; mismatched closing parenthesis  File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 794
Error (10500): VHDL syntax error at ethlink.vhd(797) near text "word_send";  expecting ";" File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 797
Error (10500): VHDL syntax error at ethlink.vhd(798) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a sequential statement File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 798
Error (10500): VHDL syntax error at ethlink.vhd(804) near text ")"; mismatched closing parenthesis  File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 804
Error (10500): VHDL syntax error at ethlink.vhd(807) near text "word_send";  expecting ";" File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 807
Error (10500): VHDL syntax error at ethlink.vhd(810) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a sequential statement File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 810
Error (10500): VHDL syntax error at ethlink.vhd(852) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a sequential statement File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 852
Error (10500): VHDL syntax error at ethlink.vhd(856) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a sequential statement File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 856
Error (10500): VHDL syntax error at ethlink.vhd(866) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a sequential statement File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 866
Error (10500): VHDL syntax error at ethlink.vhd(880) near text "case";  expecting "if" File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 880
Error (10500): VHDL syntax error at ethlink.vhd(1045) near text "procedure";  expecting "loop" File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 1045
Error (10500): VHDL syntax error at ethlink.vhd(1049) near text "variable";  expecting "end", or "(", or an identifier ("variable" is a reserved keyword), or a sequential statement File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 1049
Error (10500): VHDL syntax error at ethlink.vhd(1050) near text "variable";  expecting "end", or "(", or an identifier ("variable" is a reserved keyword), or a sequential statement File: /home/na62torino/Data/ControlFPGA/ethlink.vhd Line: 1050
Info (12021): Found 0 design units, including 0 entities, in source file ethlink.vhd
Info (12021): Found 3 design units, including 1 entities, in source file mac/mac_sgmii.vhd
    Info (12022): Found design unit 1: component_mac_sgmii File: /home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd Line: 44
    Info (12022): Found design unit 2: mac_sgmii-rtl File: /home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd Line: 237
    Info (12023): Found entity 1: mac_sgmii File: /home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd Line: 219
Info (12021): Found 2 design units, including 1 entities, in source file mac/altdpram1_64_8.vhd
    Info (12022): Found design unit 1: altdpram1_64_8-SYN File: /home/na62torino/Data/ControlFPGA/mac/altdpram1_64_8.vhd Line: 56
    Info (12023): Found entity 1: altdpram1_64_8 File: /home/na62torino/Data/ControlFPGA/mac/altdpram1_64_8.vhd Line: 42
Info (12021): Found 3 design units, including 1 entities, in source file mac/framegen.vhd
    Info (12022): Found design unit 1: component_framegen File: /home/na62torino/Data/ControlFPGA/mac/framegen.vhd Line: 41
    Info (12022): Found design unit 2: framegen-rtl File: /home/na62torino/Data/ControlFPGA/mac/framegen.vhd Line: 214
    Info (12023): Found entity 1: framegen File: /home/na62torino/Data/ControlFPGA/mac/framegen.vhd Line: 196
Info (12021): Found 3 design units, including 1 entities, in source file mac/mac_gmii.vhd
    Info (12022): Found design unit 1: component_mac_gmii File: /home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd Line: 44
    Info (12022): Found design unit 2: mac_gmii-rtl File: /home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd Line: 245
    Info (12023): Found entity 1: mac_gmii File: /home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd Line: 227
Info (12021): Found 2 design units, including 1 entities, in source file mac/altrxdatabuf1.vhd
    Info (12022): Found design unit 1: altrxdatabuf1-SYN File: /home/na62torino/Data/ControlFPGA/mac/altrxdatabuf1.vhd Line: 62
    Info (12023): Found entity 1: altrxdatabuf1 File: /home/na62torino/Data/ControlFPGA/mac/altrxdatabuf1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mac/altrxtagbuf1.vhd
    Info (12022): Found design unit 1: altrxtagbuf1-SYN File: /home/na62torino/Data/ControlFPGA/mac/altrxtagbuf1.vhd Line: 62
    Info (12023): Found entity 1: altrxtagbuf1 File: /home/na62torino/Data/ControlFPGA/mac/altrxtagbuf1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mac/altdcfifo2.vhd
    Info (12022): Found design unit 1: altdcfifo2-SYN File: /home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd Line: 62
    Info (12023): Found entity 1: altdcfifo2 File: /home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mac/altdcfiforx1.vhd
    Info (12022): Found design unit 1: altdcfiforx1-SYN File: /home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd Line: 62
    Info (12023): Found entity 1: altdcfiforx1 File: /home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mac/altdcfiforx2.vhd
    Info (12022): Found design unit 1: altdcfiforx2-SYN File: /home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd Line: 62
    Info (12023): Found entity 1: altdcfiforx2 File: /home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mac/altdpram2.vhd
    Info (12022): Found design unit 1: altdpram2-SYN File: /home/na62torino/Data/ControlFPGA/mac/altdpram2.vhd Line: 55
    Info (12023): Found entity 1: altdpram2 File: /home/na62torino/Data/ControlFPGA/mac/altdpram2.vhd Line: 42
Info (12021): Found 3 design units, including 1 entities, in source file mac/dpram2.vhd
    Info (12022): Found design unit 1: component_dpram2 File: /home/na62torino/Data/ControlFPGA/mac/dpram2.vhd Line: 37
    Info (12022): Found design unit 2: dpram2-rtl File: /home/na62torino/Data/ControlFPGA/mac/dpram2.vhd Line: 136
    Info (12023): Found entity 1: dpram2 File: /home/na62torino/Data/ControlFPGA/mac/dpram2.vhd Line: 120
Info (12021): Found 3 design units, including 1 entities, in source file mac/maclut.vhd
    Info (12022): Found design unit 1: component_maclut File: /home/na62torino/Data/ControlFPGA/mac/maclut.vhd Line: 46
    Info (12022): Found design unit 2: maclut-rtl File: /home/na62torino/Data/ControlFPGA/mac/maclut.vhd Line: 190
    Info (12023): Found entity 1: maclut File: /home/na62torino/Data/ControlFPGA/mac/maclut.vhd Line: 172
Info (12021): Found 2 design units, including 0 entities, in source file mac/pkg_crc32_d8.vhd
    Info (12022): Found design unit 1: pkg_crc32_d8 File: /home/na62torino/Data/ControlFPGA/mac/pkg_crc32_d8.vhd Line: 38
    Info (12022): Found design unit 2: pkg_crc32_d8-body File: /home/na62torino/Data/ControlFPGA/mac/pkg_crc32_d8.vhd Line: 52
Info (12021): Found 3 design units, including 1 entities, in source file mac/crc32.vhd
    Info (12022): Found design unit 1: component_crc32 File: /home/na62torino/Data/ControlFPGA/mac/crc32.vhd Line: 43
    Info (12022): Found design unit 2: crc32-rtl File: /home/na62torino/Data/ControlFPGA/mac/crc32.vhd Line: 140
    Info (12023): Found entity 1: crc32 File: /home/na62torino/Data/ControlFPGA/mac/crc32.vhd Line: 122
Info (12021): Found 3 design units, including 1 entities, in source file mac/rxdatabuf1.vhd
    Info (12022): Found design unit 1: component_rxdatabuf1 File: /home/na62torino/Data/ControlFPGA/mac/rxdatabuf1.vhd Line: 37
    Info (12022): Found design unit 2: rxdatabuf1-rtl File: /home/na62torino/Data/ControlFPGA/mac/rxdatabuf1.vhd Line: 143
    Info (12023): Found entity 1: rxdatabuf1 File: /home/na62torino/Data/ControlFPGA/mac/rxdatabuf1.vhd Line: 127
Info (12021): Found 3 design units, including 1 entities, in source file mac/rxtagbuf1.vhd
    Info (12022): Found design unit 1: component_rxtagbuf1 File: /home/na62torino/Data/ControlFPGA/mac/rxtagbuf1.vhd Line: 37
    Info (12022): Found design unit 2: rxtagbuf1-rtl File: /home/na62torino/Data/ControlFPGA/mac/rxtagbuf1.vhd Line: 143
    Info (12023): Found entity 1: rxtagbuf1 File: /home/na62torino/Data/ControlFPGA/mac/rxtagbuf1.vhd Line: 127
Info (12021): Found 3 design units, including 1 entities, in source file mac/rxframe1.vhd
    Info (12022): Found design unit 1: component_rxframe1 File: /home/na62torino/Data/ControlFPGA/mac/rxframe1.vhd Line: 57
    Info (12022): Found design unit 2: rxframe1-rtl File: /home/na62torino/Data/ControlFPGA/mac/rxframe1.vhd Line: 271
    Info (12023): Found entity 1: rxframe1 File: /home/na62torino/Data/ControlFPGA/mac/rxframe1.vhd Line: 253
Info (12021): Found 3 design units, including 1 entities, in source file mac/txframe1.vhd
    Info (12022): Found design unit 1: component_txframe1 File: /home/na62torino/Data/ControlFPGA/mac/txframe1.vhd Line: 61
    Info (12022): Found design unit 2: txframe1-rtl File: /home/na62torino/Data/ControlFPGA/mac/txframe1.vhd Line: 277
    Info (12023): Found entity 1: txframe1 File: /home/na62torino/Data/ControlFPGA/mac/txframe1.vhd Line: 259
Info (12021): Found 3 design units, including 1 entities, in source file mac/cmdctrl.vhd
    Info (12022): Found design unit 1: component_cmdctrl File: /home/na62torino/Data/ControlFPGA/mac/cmdctrl.vhd Line: 44
    Info (12022): Found design unit 2: cmdctrl-rtl File: /home/na62torino/Data/ControlFPGA/mac/cmdctrl.vhd Line: 407
    Info (12023): Found entity 1: cmdctrl File: /home/na62torino/Data/ControlFPGA/mac/cmdctrl.vhd Line: 389
Info (12021): Found 3 design units, including 1 entities, in source file mac/regsync1.vhd
    Info (12022): Found design unit 1: component_regsync1 File: /home/na62torino/Data/ControlFPGA/mac/regsync1.vhd Line: 44
    Info (12022): Found design unit 2: regsync1-rtl File: /home/na62torino/Data/ControlFPGA/mac/regsync1.vhd Line: 154
    Info (12023): Found entity 1: regsync1 File: /home/na62torino/Data/ControlFPGA/mac/regsync1.vhd Line: 136
Info (12021): Found 3 design units, including 1 entities, in source file mac/regfile1.vhd
    Info (12022): Found design unit 1: component_regfile1 File: /home/na62torino/Data/ControlFPGA/mac/regfile1.vhd Line: 40
    Info (12022): Found design unit 2: regfile1-rtl File: /home/na62torino/Data/ControlFPGA/mac/regfile1.vhd Line: 166
    Info (12023): Found entity 1: regfile1 File: /home/na62torino/Data/ControlFPGA/mac/regfile1.vhd Line: 148
Info (12021): Found 3 design units, including 1 entities, in source file mac/sgmii/sgmii1.vhd
    Info (12022): Found design unit 1: component_sgmii1 File: /home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd Line: 37
    Info (12022): Found design unit 2: sgmii1-rtl File: /home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd Line: 145
    Info (12023): Found entity 1: sgmii1 File: /home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd Line: 129
Info (12021): Found 3 design units, including 1 entities, in source file mac/txrxint.vhd
    Info (12022): Found design unit 1: component_txrxint File: /home/na62torino/Data/ControlFPGA/mac/txrxint.vhd Line: 43
    Info (12022): Found design unit 2: txrxint-rtl File: /home/na62torino/Data/ControlFPGA/mac/txrxint.vhd Line: 315
    Info (12023): Found entity 1: txrxint File: /home/na62torino/Data/ControlFPGA/mac/txrxint.vhd Line: 297
Info (12021): Found 3 design units, including 1 entities, in source file mac/scfiforeg1.vhd
    Info (12022): Found design unit 1: component_scfiforeg1 File: /home/na62torino/Data/ControlFPGA/mac/scfiforeg1.vhd Line: 43
    Info (12022): Found design unit 2: scfiforeg1-rtl File: /home/na62torino/Data/ControlFPGA/mac/scfiforeg1.vhd Line: 150
    Info (12023): Found entity 1: scfiforeg1 File: /home/na62torino/Data/ControlFPGA/mac/scfiforeg1.vhd Line: 132
Info (12021): Found 3 design units, including 1 entities, in source file mac/dcfifo2.vhd
    Info (12022): Found design unit 1: component_dcfifo2 File: /home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd Line: 37
    Info (12022): Found design unit 2: dcfifo2-rtl File: /home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd Line: 143
    Info (12023): Found entity 1: dcfifo2 File: /home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd Line: 127
Info (12021): Found 3 design units, including 1 entities, in source file mac/dpram1.vhd
    Info (12022): Found design unit 1: component_dpram1 File: /home/na62torino/Data/ControlFPGA/mac/dpram1.vhd Line: 37
    Info (12022): Found design unit 2: dpram1-rtl File: /home/na62torino/Data/ControlFPGA/mac/dpram1.vhd Line: 137
    Info (12023): Found entity 1: dpram1 File: /home/na62torino/Data/ControlFPGA/mac/dpram1.vhd Line: 121
Info (12021): Found 3 design units, including 1 entities, in source file mac/dcfiforx1.vhd
    Info (12022): Found design unit 1: component_dcfiforx1 File: /home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd Line: 37
    Info (12022): Found design unit 2: dcfiforx1-rtl File: /home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd Line: 143
    Info (12023): Found entity 1: dcfiforx1 File: /home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd Line: 127
Info (12021): Found 3 design units, including 1 entities, in source file mac/dcfiforx2.vhd
    Info (12022): Found design unit 1: component_dcfiforx2 File: /home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd Line: 37
    Info (12022): Found design unit 2: dcfiforx2-rtl File: /home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd Line: 143
    Info (12023): Found entity 1: dcfiforx2 File: /home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd Line: 127
Info (12021): Found 3 design units, including 1 entities, in source file mac/rxport1.vhd
    Info (12022): Found design unit 1: component_rxport1 File: /home/na62torino/Data/ControlFPGA/mac/rxport1.vhd Line: 48
    Info (12022): Found design unit 2: rxport1-rtl File: /home/na62torino/Data/ControlFPGA/mac/rxport1.vhd Line: 335
    Info (12023): Found entity 1: rxport1 File: /home/na62torino/Data/ControlFPGA/mac/rxport1.vhd Line: 317
Info (12021): Found 3 design units, including 1 entities, in source file mac/txport1.vhd
    Info (12022): Found design unit 1: component_txport1 File: /home/na62torino/Data/ControlFPGA/mac/txport1.vhd Line: 28
    Info (12022): Found design unit 2: txport1-rtl File: /home/na62torino/Data/ControlFPGA/mac/txport1.vhd Line: 362
    Info (12023): Found entity 1: txport1 File: /home/na62torino/Data/ControlFPGA/mac/txport1.vhd Line: 344
Info (12021): Found 3 design units, including 1 entities, in source file mac/syncrst1.vhd
    Info (12022): Found design unit 1: component_syncrst1 File: /home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd Line: 38
    Info (12022): Found design unit 2: syncrst1-rtl File: /home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd Line: 130
    Info (12023): Found entity 1: syncrst1 File: /home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd Line: 112
Info (12021): Found 2 design units, including 0 entities, in source file mac/userlib.vhd
    Info (12022): Found design unit 1: userlib File: /home/na62torino/Data/ControlFPGA/mac/userlib.vhd Line: 11
    Info (12022): Found design unit 2: userlib-body File: /home/na62torino/Data/ControlFPGA/mac/userlib.vhd Line: 85
Info (12021): Found 1 design units, including 0 entities, in source file mac/globals.vhd
    Info (12022): Found design unit 1: globals File: /home/na62torino/Data/ControlFPGA/mac/globals.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file mac/altram2trigger.vhd
    Info (12022): Found design unit 1: altram2trigger-SYN File: /home/na62torino/Data/ControlFPGA/mac/altram2trigger.vhd Line: 56
    Info (12023): Found entity 1: altram2trigger File: /home/na62torino/Data/ControlFPGA/mac/altram2trigger.vhd Line: 42
Info (12021): Found 3 design units, including 1 entities, in source file mac/ram2trigger.vhd
    Info (12022): Found design unit 1: component_ram2trigger File: /home/na62torino/Data/ControlFPGA/mac/ram2trigger.vhd Line: 18
    Info (12022): Found design unit 2: ram2trigger-rtl File: /home/na62torino/Data/ControlFPGA/mac/ram2trigger.vhd Line: 117
    Info (12023): Found entity 1: ram2trigger File: /home/na62torino/Data/ControlFPGA/mac/ram2trigger.vhd Line: 101
Info (12021): Found 3 design units, including 1 entities, in source file mac/ramdataCHOD.vhd
    Info (12022): Found design unit 1: component_ramdataCHOD File: /home/na62torino/Data/ControlFPGA/mac/ramdataCHOD.vhd Line: 18
    Info (12022): Found design unit 2: ramdataCHOD-rtl File: /home/na62torino/Data/ControlFPGA/mac/ramdataCHOD.vhd Line: 117
    Info (12023): Found entity 1: ramdataCHOD File: /home/na62torino/Data/ControlFPGA/mac/ramdataCHOD.vhd Line: 101
Info (12021): Found 3 design units, including 1 entities, in source file mac/ramdataMUV.vhd
    Info (12022): Found design unit 1: component_ramdataMUV File: /home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd Line: 18
    Info (12022): Found design unit 2: ramdataMUV-rtl File: /home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd Line: 117
    Info (12023): Found entity 1: ramdataMUV File: /home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd Line: 101
Info (12021): Found 2 design units, including 1 entities, in source file mac/altramdataMUV.vhd
    Info (12022): Found design unit 1: altramdatamuv-SYN File: /home/na62torino/Data/ControlFPGA/mac/altramdataMUV.vhd Line: 56
    Info (12023): Found entity 1: altramdataMUV File: /home/na62torino/Data/ControlFPGA/mac/altramdataMUV.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mac/altsendfifo.vhd
    Info (12022): Found design unit 1: altsendfifo-SYN File: /home/na62torino/Data/ControlFPGA/mac/altsendfifo.vhd Line: 62
    Info (12023): Found entity 1: altsendfifo File: /home/na62torino/Data/ControlFPGA/mac/altsendfifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mac/altramdataCHOD.vhd
    Info (12022): Found design unit 1: altramdatachod-SYN File: /home/na62torino/Data/ControlFPGA/mac/altramdataCHOD.vhd Line: 57
    Info (12023): Found entity 1: altramdataCHOD File: /home/na62torino/Data/ControlFPGA/mac/altramdataCHOD.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file Trigger_input.vhd
    Info (12022): Found design unit 1: Trigger_input-rtl File: /home/na62torino/Data/ControlFPGA/Trigger_input.vhd Line: 26
    Info (12023): Found entity 1: Trigger_input File: /home/na62torino/Data/ControlFPGA/Trigger_input.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mac/alttriggerfifo.vhd
    Info (12022): Found design unit 1: alttriggerfifo-SYN File: /home/na62torino/Data/ControlFPGA/mac/alttriggerfifo.vhd Line: 62
    Info (12023): Found entity 1: alttriggerfifo File: /home/na62torino/Data/ControlFPGA/mac/alttriggerfifo.vhd Line: 42
Info (12021): Found 3 design units, including 1 entities, in source file mac/triggerfifo.vhd
    Info (12022): Found design unit 1: component_triggerfifo File: /home/na62torino/Data/ControlFPGA/mac/triggerfifo.vhd Line: 37
    Info (12022): Found design unit 2: triggerfifo-rtl File: /home/na62torino/Data/ControlFPGA/mac/triggerfifo.vhd Line: 143
    Info (12023): Found entity 1: triggerfifo File: /home/na62torino/Data/ControlFPGA/mac/triggerfifo.vhd Line: 127
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning
    Error: Peak virtual memory: 1087 megabytes
    Error: Processing ended: Tue Apr 23 10:00:46 2019
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:26


