
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.4.1708 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

Command: vcs -sverilog Decoder.sv regfile.sv RegFile.sv IFetch.sv imem.sv top.sv \
if_id_test.sv ID_EX_reg.sv -debug_all -l comp.log
                         Chronologic VCS (TM)
       Version L-2016.06-SP2_Full64 -- Wed Jun  6 14:24:28 2018
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'Decoder.sv'
Parsing included file '../PipelineRegs.sv'.
Back to file 'Decoder.sv'.
Parsing included file '../ISA.sv'.
Back to file 'Decoder.sv'.
Parsing design file 'regfile.sv'

Warning-[IPDASP] Identifier in ANSI port declaration
regfile.sv, 18
  Redeclaration of ANSI ports not allowed for 'dout', this will be an error in
  a future release

Parsing design file 'RegFile.sv'
Parsing design file 'IFetch.sv'
Parsing included file '../PipelineRegs.sv'.
Back to file 'IFetch.sv'.
Parsing design file 'imem.sv'
Parsing design file 'top.sv'
Parsing included file '../PipelineRegs.sv'.
Back to file 'top.sv'.
Parsing included file '../ISA.sv'.
Back to file 'top.sv'.
Parsing design file 'if_id_test.sv'
Parsing included file '../PipelineRegs.sv'.
Back to file 'if_id_test.sv'.
Parsing design file 'ID_EX_reg.sv'
Parsing included file '../PipelineRegs.sv'.
Back to file 'ID_EX_reg.sv'.
Top Level Modules:
       top
No TimeScale specified

Warning-[IWNF] Implicit wire has no fanin
top.sv, 36
  Implicit wire 'we' does not have any driver, please make sure this is 
  intended.

Starting vcs inline pass...
4 unique modules to generate
recompiling package PipelineReg
recompiling package BIS
recompiling module top
recompiling module if_id_tb
All of 4 modules done
make[1]: Entering directory `/home/vardas/rv32ic/IF_ID_test/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   objs/amcQw_d.o   _21659_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o    \
/eda/synopsys/vcs-mx/L-2016.06-SP2/linux64/lib/libzerosoft_rt_stubs.so /eda/synopsys/vcs-mx/L-2016.06-SP2/linux64/lib/libvirsim.so \
/eda/synopsys/vcs-mx/L-2016.06-SP2/linux64/lib/liberrorinf.so /eda/synopsys/vcs-mx/L-2016.06-SP2/linux64/lib/libsnpsmalloc.so \
/eda/synopsys/vcs-mx/L-2016.06-SP2/linux64/lib/libvcsnew.so /eda/synopsys/vcs-mx/L-2016.06-SP2/linux64/lib/libsimprofile.so \
/eda/synopsys/vcs-mx/L-2016.06-SP2/linux64/lib/libuclinative.so   -Wl,-whole-archive \
/eda/synopsys/vcs-mx/L-2016.06-SP2/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
/eda/synopsys/vcs-mx/L-2016.06-SP2/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/vardas/rv32ic/IF_ID_test/csrc'
CPU time: .348 seconds to compile + .364 seconds to elab + .200 seconds to link
