\hypertarget{struct_o_p_a_m_p___type_def}{}\doxysection{O\+P\+A\+M\+P\+\_\+\+Type\+Def Struct Reference}
\label{struct_o_p_a_m_p___type_def}\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}}


Operational Amplifier (O\+P\+A\+MP)  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}{C\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_ad35ad0a223a46ee5853526142d2da26c}{O\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_ab3861589ee75c0e435033161017aba16}{L\+P\+O\+TR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Operational Amplifier (O\+P\+A\+MP) 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+SR}

O\+P\+A\+MP control/status register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_o_p_a_m_p___type_def_ab3861589ee75c0e435033161017aba16}\label{struct_o_p_a_m_p___type_def_ab3861589ee75c0e435033161017aba16}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!LPOTR@{LPOTR}}
\index{LPOTR@{LPOTR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LPOTR}{LPOTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+P\+O\+TR}

O\+P\+A\+MP offset trimming register for low power mode, Address offset\+: 0x08 \mbox{\Hypertarget{struct_o_p_a_m_p___type_def_ad35ad0a223a46ee5853526142d2da26c}\label{struct_o_p_a_m_p___type_def_ad35ad0a223a46ee5853526142d2da26c}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!OTR@{OTR}}
\index{OTR@{OTR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OTR}{OTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t O\+TR}

O\+P\+A\+MP offset trimming register for normal mode, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
