// Seed: 1114426994
module module_0 (
    input id_0,
    output wire id_1,
    output logic id_2,
    input id_3
);
  assign id_1[1'b0][1'b0] = id_0;
  assign id_1 = id_0;
  assign id_2 = 1;
endmodule
