
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019ae4  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009fc  08019ca8  08019ca8  00029ca8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a6a4  0801a6a4  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  0801a6a4  0801a6a4  0002a6a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a6ac  0801a6ac  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801a6ac  0801a6ac  0002a6ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801a6b4  0801a6b4  0002a6b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0801a6b8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00046ac0  200001e0  0801a894  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  20046ca0  0801a894  00036ca0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003b17a  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007c56  00000000  00000000  0006b386  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002348  00000000  00000000  00072fe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002078  00000000  00000000  00075328  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000354b4  00000000  00000000  000773a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000265d7  00000000  00000000  000ac854  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001110ae  00000000  00000000  000d2e2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e3ed9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a790  00000000  00000000  001e3f54  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08019c8c 	.word	0x08019c8c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	08019c8c 	.word	0x08019c8c

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f00a fafe 	bl	800b5d8 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20044798 	.word	0x20044798

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f00a fae6 	bl	800b5d8 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20044798 	.word	0x20044798

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f00a f987 	bl	800b334 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f008 feee 	bl	8009e08 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f008 fee8 	bl	8009e08 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f008 fee2 	bl	8009e08 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f008 fedc 	bl	8009e08 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f008 fed6 	bl	8009e08 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f008 fed0 	bl	8009e08 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f008 feca 	bl	8009e08 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f008 fec4 	bl	8009e08 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f008 febe 	bl	8009e08 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f008 feb8 	bl	8009e08 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f008 feac 	bl	8009e08 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f008 fea6 	bl	8009e08 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f016 f979 	bl	8017420 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN3ESC20getCounterPeriodTIM3Ef>:
#define ESC_MAX_TIM10_11 7559

//---private---//

uint16_t ESC::getCounterPeriodTIM3(float ratio)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM3 - ESC_MIN_TIM3) * ratio + ESC_MIN_TIM3);
 8001160:	edd7 7a00 	vldr	s15, [r7]
 8001164:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800118c <_ZN3ESC20getCounterPeriodTIM3Ef+0x38>
 8001168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001190 <_ZN3ESC20getCounterPeriodTIM3Ef+0x3c>
 8001170:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001174:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001178:	ee17 3a90 	vmov	r3, s15
 800117c:	b29b      	uxth	r3, r3
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	44ec4000 	.word	0x44ec4000
 8001190:	44ec2000 	.word	0x44ec2000

08001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>:

uint16_t ESC::getCounterPeriodTIM10_11(float ratio)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM10_11 - ESC_MIN_TIM10_11) * ratio + ESC_MIN_TIM10_11);
 80011a0:	edd7 7a00 	vldr	s15, [r7]
 80011a4:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80011cc <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x38>
 80011a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ac:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80011d0 <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x3c>
 80011b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b8:	ee17 3a90 	vmov	r3, s15
 80011bc:	b29b      	uxth	r3, r3
}
 80011be:	4618      	mov	r0, r3
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	456cd000 	.word	0x456cd000
 80011d0:	456ba000 	.word	0x456ba000

080011d4 <_ZN3ESCC1Ev>:

//---public---//
ESC::ESC()
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
{

}
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4618      	mov	r0, r3
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <_ZN3ESC4initEv>:

void ESC::init()
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80011f4:	2100      	movs	r1, #0
 80011f6:	4813      	ldr	r0, [pc, #76]	; (8001244 <_ZN3ESC4initEv+0x58>)
 80011f8:	f00d ffb6 	bl	800f168 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80011fc:	2104      	movs	r1, #4
 80011fe:	4811      	ldr	r0, [pc, #68]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001200:	f00d ffb2 	bl	800f168 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001204:	2100      	movs	r1, #0
 8001206:	4810      	ldr	r0, [pc, #64]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 8001208:	f00d ffae 	bl	800f168 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 800120c:	2100      	movs	r1, #0
 800120e:	480f      	ldr	r0, [pc, #60]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001210:	f00d ffaa 	bl	800f168 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 8001214:	4b0b      	ldr	r3, [pc, #44]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f240 7261 	movw	r2, #1889	; 0x761
 800121c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f240 7261 	movw	r2, #1889	; 0x761
 8001226:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001228:	4b07      	ldr	r3, [pc, #28]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f640 62ba 	movw	r2, #3770	; 0xeba
 8001230:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001232:	4b06      	ldr	r3, [pc, #24]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f640 62ba 	movw	r2, #3770	; 0xeba
 800123a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800123c:	bf00      	nop
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20044884 	.word	0x20044884
 8001248:	200447ec 	.word	0x200447ec
 800124c:	2004490c 	.word	0x2004490c

08001250 <_ZN3ESC2onEffff>:

void ESC::on(float FL, float FR, float RL, float RR)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6178      	str	r0, [r7, #20]
 8001258:	ed87 0a04 	vstr	s0, [r7, #16]
 800125c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001260:	ed87 1a02 	vstr	s2, [r7, #8]
 8001264:	edc7 1a01 	vstr	s3, [r7, #4]
	if(FL > 1.0) FL = 1.0;
 8001268:	edd7 7a04 	vldr	s15, [r7, #16]
 800126c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001278:	dd03      	ble.n	8001282 <_ZN3ESC2onEffff+0x32>
 800127a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800127e:	613b      	str	r3, [r7, #16]
 8001280:	e009      	b.n	8001296 <_ZN3ESC2onEffff+0x46>
	else if(FL < 0) FL = 0;
 8001282:	edd7 7a04 	vldr	s15, [r7, #16]
 8001286:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800128a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800128e:	d502      	bpl.n	8001296 <_ZN3ESC2onEffff+0x46>
 8001290:	f04f 0300 	mov.w	r3, #0
 8001294:	613b      	str	r3, [r7, #16]

	if(FR > 1.0) FR = 1.0;
 8001296:	edd7 7a03 	vldr	s15, [r7, #12]
 800129a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800129e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a6:	dd03      	ble.n	80012b0 <_ZN3ESC2onEffff+0x60>
 80012a8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	e009      	b.n	80012c4 <_ZN3ESC2onEffff+0x74>
	else if(FR < 0) FR = 0;
 80012b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012bc:	d502      	bpl.n	80012c4 <_ZN3ESC2onEffff+0x74>
 80012be:	f04f 0300 	mov.w	r3, #0
 80012c2:	60fb      	str	r3, [r7, #12]

	if(RL > 1.0) RL = 1.0;
 80012c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d4:	dd03      	ble.n	80012de <_ZN3ESC2onEffff+0x8e>
 80012d6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	e009      	b.n	80012f2 <_ZN3ESC2onEffff+0xa2>
	else if(RL < 0) RL = 0;
 80012de:	edd7 7a02 	vldr	s15, [r7, #8]
 80012e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ea:	d502      	bpl.n	80012f2 <_ZN3ESC2onEffff+0xa2>
 80012ec:	f04f 0300 	mov.w	r3, #0
 80012f0:	60bb      	str	r3, [r7, #8]

	if(RR > 1.0) RR = 1.0;
 80012f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001302:	dd03      	ble.n	800130c <_ZN3ESC2onEffff+0xbc>
 8001304:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	e009      	b.n	8001320 <_ZN3ESC2onEffff+0xd0>
	else if(RR < 0) RR = 0;
 800130c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001310:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001318:	d502      	bpl.n	8001320 <_ZN3ESC2onEffff+0xd0>
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	607b      	str	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, getCounterPeriodTIM3(FL));
 8001320:	ed97 0a04 	vldr	s0, [r7, #16]
 8001324:	6978      	ldr	r0, [r7, #20]
 8001326:	f7ff ff15 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, getCounterPeriodTIM10_11(FR));
 8001334:	ed97 0a03 	vldr	s0, [r7, #12]
 8001338:	6978      	ldr	r0, [r7, #20]
 800133a:	f7ff ff2b 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 800133e:	4603      	mov	r3, r0
 8001340:	461a      	mov	r2, r3
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <_ZN3ESC2onEffff+0x12c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, getCounterPeriodTIM3(RL));
 8001348:	ed97 0a02 	vldr	s0, [r7, #8]
 800134c:	6978      	ldr	r0, [r7, #20]
 800134e:	f7ff ff01 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, getCounterPeriodTIM10_11(RR));
 800135c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001360:	6978      	ldr	r0, [r7, #20]
 8001362:	f7ff ff17 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 8001366:	4603      	mov	r3, r0
 8001368:	461a      	mov	r2, r3
 800136a:	4b05      	ldr	r3, [pc, #20]	; (8001380 <_ZN3ESC2onEffff+0x130>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001370:	bf00      	nop
 8001372:	3718      	adds	r7, #24
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20044884 	.word	0x20044884
 800137c:	2004490c 	.word	0x2004490c
 8001380:	200447ec 	.word	0x200447ec

08001384 <_ZN3ESC3offEv>:

void ESC::off()
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 800138c:	4b0c      	ldr	r3, [pc, #48]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f240 7261 	movw	r2, #1889	; 0x761
 8001394:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f240 7261 	movw	r2, #1889	; 0x761
 800139e:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <_ZN3ESC3offEv+0x40>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013a8:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013aa:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <_ZN3ESC3offEv+0x44>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013b2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	20044884 	.word	0x20044884
 80013c4:	200447ec 	.word	0x200447ec
 80013c8:	2004490c 	.word	0x2004490c

080013cc <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), distance_10mm_(0), total_distance_(0), cross_line_ignore_distance_(0){}
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f04f 0200 	mov.w	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f04f 0200 	mov.w	r2, #0
 8001402:	615a      	str	r2, [r3, #20]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f04f 0200 	mov.w	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	61da      	str	r2, [r3, #28]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4618      	mov	r0, r3
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
	...

08001424 <_ZN7Encoder4initEv>:

void Encoder::init()
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 800142c:	213c      	movs	r1, #60	; 0x3c
 800142e:	4809      	ldr	r0, [pc, #36]	; (8001454 <_ZN7Encoder4initEv+0x30>)
 8001430:	f00d ff6a 	bl	800f308 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 8001434:	213c      	movs	r1, #60	; 0x3c
 8001436:	4808      	ldr	r0, [pc, #32]	; (8001458 <_ZN7Encoder4initEv+0x34>)
 8001438:	f00d ff66 	bl	800f308 <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 800143c:	4b07      	ldr	r3, [pc, #28]	; (800145c <_ZN7Encoder4initEv+0x38>)
 800143e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001442:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <_ZN7Encoder4initEv+0x3c>)
 8001446:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800144a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800144c:	bf00      	nop
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	200449ec 	.word	0x200449ec
 8001458:	200446d0 	.word	0x200446d0
 800145c:	40010000 	.word	0x40010000
 8001460:	40010400 	.word	0x40010400
 8001464:	00000000 	.word	0x00000000

08001468 <_ZN7Encoder6updateEv>:

void Encoder::update()
{
 8001468:	b5b0      	push	{r4, r5, r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
	static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 8001470:	4b69      	ldr	r3, [pc, #420]	; (8001618 <_ZN7Encoder6updateEv+0x1b0>)
 8001472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001474:	ee07 3a90 	vmov	s15, r3
 8001478:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800147c:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800161c <_ZN7Encoder6updateEv+0x1b4>
 8001480:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001484:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8001620 <_ZN7Encoder6updateEv+0x1b8>
 8001488:	ee67 7a87 	vmul.f32	s15, s15, s14
 800148c:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001490:	4b64      	ldr	r3, [pc, #400]	; (8001624 <_ZN7Encoder6updateEv+0x1bc>)
 8001492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001494:	ee07 3a90 	vmov	s15, r3
 8001498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800149c:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 800161c <_ZN7Encoder6updateEv+0x1b4>
 80014a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014a4:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8001620 <_ZN7Encoder6updateEv+0x1b8>
 80014a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ac:	edc7 7a02 	vstr	s15, [r7, #8]
	monitor_cnt_l = cnt_l;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	4a5d      	ldr	r2, [pc, #372]	; (8001628 <_ZN7Encoder6updateEv+0x1c0>)
 80014b4:	6013      	str	r3, [r2, #0]

	cnt_l_ = ((R_ENC)*(cnt_l) + (1.0 - (R_ENC))* (pre_cnt_l)); // lowpath filter
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff f85d 	bl	8000578 <__aeabi_f2d>
 80014be:	a350      	add	r3, pc, #320	; (adr r3, 8001600 <_ZN7Encoder6updateEv+0x198>)
 80014c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c4:	f7ff f8b0 	bl	8000628 <__aeabi_dmul>
 80014c8:	4603      	mov	r3, r0
 80014ca:	460c      	mov	r4, r1
 80014cc:	4625      	mov	r5, r4
 80014ce:	461c      	mov	r4, r3
 80014d0:	4b56      	ldr	r3, [pc, #344]	; (800162c <_ZN7Encoder6updateEv+0x1c4>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff f84f 	bl	8000578 <__aeabi_f2d>
 80014da:	a34b      	add	r3, pc, #300	; (adr r3, 8001608 <_ZN7Encoder6updateEv+0x1a0>)
 80014dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e0:	f7ff f8a2 	bl	8000628 <__aeabi_dmul>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4620      	mov	r0, r4
 80014ea:	4629      	mov	r1, r5
 80014ec:	f7fe fee6 	bl	80002bc <__adddf3>
 80014f0:	4603      	mov	r3, r0
 80014f2:	460c      	mov	r4, r1
 80014f4:	4618      	mov	r0, r3
 80014f6:	4621      	mov	r1, r4
 80014f8:	f7ff fb8e 	bl	8000c18 <__aeabi_d2f>
 80014fc:	4602      	mov	r2, r0
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	601a      	str	r2, [r3, #0]
	cnt_r_ = ((R_ENC)*(cnt_r) + (1.0 - (R_ENC))* (pre_cnt_r)); // lowpath filter
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff f837 	bl	8000578 <__aeabi_f2d>
 800150a:	a33d      	add	r3, pc, #244	; (adr r3, 8001600 <_ZN7Encoder6updateEv+0x198>)
 800150c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001510:	f7ff f88a 	bl	8000628 <__aeabi_dmul>
 8001514:	4603      	mov	r3, r0
 8001516:	460c      	mov	r4, r1
 8001518:	4625      	mov	r5, r4
 800151a:	461c      	mov	r4, r3
 800151c:	4b44      	ldr	r3, [pc, #272]	; (8001630 <_ZN7Encoder6updateEv+0x1c8>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff f829 	bl	8000578 <__aeabi_f2d>
 8001526:	a338      	add	r3, pc, #224	; (adr r3, 8001608 <_ZN7Encoder6updateEv+0x1a0>)
 8001528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152c:	f7ff f87c 	bl	8000628 <__aeabi_dmul>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4620      	mov	r0, r4
 8001536:	4629      	mov	r1, r5
 8001538:	f7fe fec0 	bl	80002bc <__adddf3>
 800153c:	4603      	mov	r3, r0
 800153e:	460c      	mov	r4, r1
 8001540:	4618      	mov	r0, r3
 8001542:	4621      	mov	r1, r4
 8001544:	f7ff fb68 	bl	8000c18 <__aeabi_d2f>
 8001548:	4602      	mov	r2, r0
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	605a      	str	r2, [r3, #4]
	monitor_cnt_l_lpf = cnt_l_;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a38      	ldr	r2, [pc, #224]	; (8001634 <_ZN7Encoder6updateEv+0x1cc>)
 8001554:	6013      	str	r3, [r2, #0]

	pre_cnt_l = cnt_l_;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a34      	ldr	r2, [pc, #208]	; (800162c <_ZN7Encoder6updateEv+0x1c4>)
 800155c:	6013      	str	r3, [r2, #0]
	pre_cnt_r = cnt_r_;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	4a33      	ldr	r2, [pc, #204]	; (8001630 <_ZN7Encoder6updateEv+0x1c8>)
 8001564:	6013      	str	r3, [r2, #0]

	//total_cnt_l_ += cnt_l_;
	//total_cnt_r_ += cnt_r_;

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	ed93 7a00 	vldr	s14, [r3]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001572:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001576:	ee17 0a90 	vmov	r0, s15
 800157a:	f7fe fffd 	bl	8000578 <__aeabi_f2d>
 800157e:	a324      	add	r3, pc, #144	; (adr r3, 8001610 <_ZN7Encoder6updateEv+0x1a8>)
 8001580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001584:	f7ff f850 	bl	8000628 <__aeabi_dmul>
 8001588:	4603      	mov	r3, r0
 800158a:	460c      	mov	r4, r1
 800158c:	4618      	mov	r0, r3
 800158e:	4621      	mov	r1, r4
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001598:	f7ff f970 	bl	800087c <__aeabi_ddiv>
 800159c:	4603      	mov	r3, r0
 800159e:	460c      	mov	r4, r1
 80015a0:	4618      	mov	r0, r3
 80015a2:	4621      	mov	r1, r4
 80015a4:	f7ff fb38 	bl	8000c18 <__aeabi_d2f>
 80015a8:	4602      	mov	r2, r0
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	609a      	str	r2, [r3, #8]
	distance_10mm_ += distance_;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	ed93 7a05 	vldr	s14, [r3, #20]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	edd3 7a02 	vldr	s15, [r3, #8]
 80015ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	edc3 7a05 	vstr	s15, [r3, #20]
	total_distance_ += distance_;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	ed93 7a06 	vldr	s14, [r3, #24]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	edd3 7a02 	vldr	s15, [r3, #8]
 80015d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	edc3 7a06 	vstr	s15, [r3, #24]
	cross_line_ignore_distance_ += distance_;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	ed93 7a07 	vldr	s14, [r3, #28]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80015e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	edc3 7a07 	vstr	s15, [r3, #28]
	monitor_distance = distance_10mm_;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	695b      	ldr	r3, [r3, #20]
 80015f4:	4a10      	ldr	r2, [pc, #64]	; (8001638 <_ZN7Encoder6updateEv+0x1d0>)
 80015f6:	6013      	str	r3, [r2, #0]
}
 80015f8:	bf00      	nop
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001600:	9999999a 	.word	0x9999999a
 8001604:	3fa99999 	.word	0x3fa99999
 8001608:	66666666 	.word	0x66666666
 800160c:	3fee6666 	.word	0x3fee6666
 8001610:	ce73a049 	.word	0xce73a049
 8001614:	3f77a3f6 	.word	0x3f77a3f6
 8001618:	40010000 	.word	0x40010000
 800161c:	47000000 	.word	0x47000000
 8001620:	3f912547 	.word	0x3f912547
 8001624:	40010400 	.word	0x40010400
 8001628:	20000200 	.word	0x20000200
 800162c:	20000208 	.word	0x20000208
 8001630:	2000020c 	.word	0x2000020c
 8001634:	20000204 	.word	0x20000204
 8001638:	200001fc 	.word	0x200001fc

0800163c <_ZN7Encoder5clearEv>:

void Encoder::clear()
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f04f 0200 	mov.w	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f04f 0200 	mov.w	r2, #0
 8001652:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 8001654:	4b08      	ldr	r3, [pc, #32]	; (8001678 <_ZN7Encoder5clearEv+0x3c>)
 8001656:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800165a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 800165c:	4b07      	ldr	r3, [pc, #28]	; (800167c <_ZN7Encoder5clearEv+0x40>)
 800165e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001662:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f04f 0200 	mov.w	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	40010000 	.word	0x40010000
 800167c:	40010400 	.word	0x40010400

08001680 <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 8001680:	b480      	push	{r7}
 8001682:	b085      	sub	sp, #20
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	685a      	ldr	r2, [r3, #4]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	601a      	str	r2, [r3, #0]
}
 800169c:	bf00      	nop
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
	return distance_;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	ee07 3a90 	vmov	s15, r3
}
 80016b8:	eeb0 0a67 	vmov.f32	s0, s15
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <_ZN7Encoder15getDistance10mmEv>:

float Encoder::getDistance10mm()
{
 80016c6:	b480      	push	{r7}
 80016c8:	b083      	sub	sp, #12
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
	return distance_10mm_;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	695b      	ldr	r3, [r3, #20]
 80016d2:	ee07 3a90 	vmov	s15, r3
}
 80016d6:	eeb0 0a67 	vmov.f32	s0, s15
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <_ZN7Encoder16getTotalDistanceEv>:

float Encoder::getTotalDistance()
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
	return total_distance_;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	ee07 3a90 	vmov	s15, r3
}
 80016f4:	eeb0 0a67 	vmov.f32	s0, s15
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr

08001702 <_ZN7Encoder16setTotalDistanceEf>:

void Encoder::setTotalDistance(float true_distance){
 8001702:	b480      	push	{r7}
 8001704:	b083      	sub	sp, #12
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
 800170a:	ed87 0a00 	vstr	s0, [r7]
	total_distance_ = true_distance;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	619a      	str	r2, [r3, #24]
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <_ZN7Encoder17clearDistance10mmEv>:
	return (total_cnt_l_ + total_cnt_r_) / 2;
}
*/

void Encoder::clearDistance10mm()
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
	//total_cnt_l_ = 0;
	//total_cnt_r_ = 0;
	distance_10mm_ = 0;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	615a      	str	r2, [r3, #20]
}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <_ZN7Encoder18clearTotalDistanceEv>:

void Encoder::clearTotalDistance()
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	total_distance_ = 0;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f04f 0200 	mov.w	r2, #0
 800174a:	619a      	str	r2, [r3, #24]
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>:

float Encoder::getCrossLineIgnoreDistance()
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
	return cross_line_ignore_distance_;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	69db      	ldr	r3, [r3, #28]
 8001764:	ee07 3a90 	vmov	s15, r3
}
 8001768:	eeb0 0a67 	vmov.f32	s0, s15
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr

08001776 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>:

void Encoder::clearCrossLineIgnoreDistance()
{
 8001776:	b480      	push	{r7}
 8001778:	b083      	sub	sp, #12
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
	cross_line_ignore_distance_ = 0;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	61da      	str	r2, [r3, #28]
}
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr

08001792 <user_fopen>:
//* fopen
//* char, float *: short: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 8001792:	b580      	push	{r7, lr}
 8001794:	b084      	sub	sp, #16
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
 800179a:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 80017a0:	6839      	ldr	r1, [r7, #0]
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f000 f9d8 	bl	8001b58 <create_path>

	fopen_folder_and_file();	//
 80017a8:	f000 f9ec 	bl	8001b84 <fopen_folder_and_file>

	return ret;
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <user_fclose>:
//* fclose
//* void
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fclose(){
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//
 80017c2:	4804      	ldr	r0, [pc, #16]	; (80017d4 <user_fclose+0x1c>)
 80017c4:	f012 fafa 	bl	8013dbc <f_close>

	return ret;
 80017c8:	79fb      	ldrb	r3, [r7, #7]
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200435dc 	.word	0x200435dc

080017d8 <sd_write_float>:
//* SD
//* short, float *, char : 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 80017d8:	b590      	push	{r4, r7, lr}
 80017da:	b087      	sub	sp, #28
 80017dc:	af02      	add	r7, sp, #8
 80017de:	4603      	mov	r3, r0
 80017e0:	6039      	str	r1, [r7, #0]
 80017e2:	80fb      	strh	r3, [r7, #6]
 80017e4:	4613      	mov	r3, r2
 80017e6:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 80017ec:	2300      	movs	r3, #0
 80017ee:	81fb      	strh	r3, [r7, #14]
 80017f0:	e030      	b.n	8001854 <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 80017f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	683a      	ldr	r2, [r7, #0]
 80017fa:	4413      	add	r3, r2
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe feba 	bl	8000578 <__aeabi_f2d>
 8001804:	4603      	mov	r3, r0
 8001806:	460c      	mov	r4, r1
 8001808:	e9cd 3400 	strd	r3, r4, [sp]
 800180c:	4a17      	ldr	r2, [pc, #92]	; (800186c <sd_write_float+0x94>)
 800180e:	2180      	movs	r1, #128	; 0x80
 8001810:	4817      	ldr	r0, [pc, #92]	; (8001870 <sd_write_float+0x98>)
 8001812:	f014 feb9 	bl	8016588 <sniprintf>

		if(state == ADD_WRITE){
 8001816:	797b      	ldrb	r3, [r7, #5]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d106      	bne.n	800182a <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//
 800181c:	4b15      	ldr	r3, [pc, #84]	; (8001874 <sd_write_float+0x9c>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	4619      	mov	r1, r3
 8001822:	4814      	ldr	r0, [pc, #80]	; (8001874 <sd_write_float+0x9c>)
 8001824:	f012 fb3e 	bl	8013ea4 <f_lseek>
 8001828:	e003      	b.n	8001832 <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//
 800182a:	2100      	movs	r1, #0
 800182c:	4811      	ldr	r0, [pc, #68]	; (8001874 <sd_write_float+0x9c>)
 800182e:	f012 fb39 	bl	8013ea4 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//
 8001832:	480f      	ldr	r0, [pc, #60]	; (8001870 <sd_write_float+0x98>)
 8001834:	f7fe fce4 	bl	8000200 <strlen>
 8001838:	4602      	mov	r2, r0
 800183a:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <sd_write_float+0xa0>)
 800183c:	490c      	ldr	r1, [pc, #48]	; (8001870 <sd_write_float+0x98>)
 800183e:	480d      	ldr	r0, [pc, #52]	; (8001874 <sd_write_float+0x9c>)
 8001840:	f012 f8a7 	bl	8013992 <f_write>

		bufclear();	//
 8001844:	f000 f9b8 	bl	8001bb8 <bufclear>
	for(short i = 0 ; i < size; i++){
 8001848:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800184c:	b29b      	uxth	r3, r3
 800184e:	3301      	adds	r3, #1
 8001850:	b29b      	uxth	r3, r3
 8001852:	81fb      	strh	r3, [r7, #14]
 8001854:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001858:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800185c:	429a      	cmp	r2, r3
 800185e:	dbc8      	blt.n	80017f2 <sd_write_float+0x1a>
	}
	return ret;
 8001860:	7b7b      	ldrb	r3, [r7, #13]
}
 8001862:	4618      	mov	r0, r3
 8001864:	3714      	adds	r7, #20
 8001866:	46bd      	mov	sp, r7
 8001868:	bd90      	pop	{r4, r7, pc}
 800186a:	bf00      	nop
 800186c:	08019ca8 	.word	0x08019ca8
 8001870:	2004354c 	.word	0x2004354c
 8001874:	200435dc 	.word	0x200435dc
 8001878:	200435cc 	.word	0x200435cc

0800187c <sd_write_array_float>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 800187c:	b590      	push	{r4, r7, lr}
 800187e:	b089      	sub	sp, #36	; 0x24
 8001880:	af02      	add	r7, sp, #8
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	603b      	str	r3, [r7, #0]
 8001888:	4613      	mov	r3, r2
 800188a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800188c:	2300      	movs	r3, #0
 800188e:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001890:	68b9      	ldr	r1, [r7, #8]
 8001892:	68f8      	ldr	r0, [r7, #12]
 8001894:	f000 f960 	bl	8001b58 <create_path>

	if(state == OVER_WRITE){
 8001898:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800189c:	2b00      	cmp	r3, #0
 800189e:	d108      	bne.n	80018b2 <sd_write_array_float+0x36>
		f_chdir(dirpath);
 80018a0:	4822      	ldr	r0, [pc, #136]	; (800192c <sd_write_array_float+0xb0>)
 80018a2:	f012 fab5 	bl	8013e10 <f_chdir>
		f_unlink(filepath);	//	
 80018a6:	4822      	ldr	r0, [pc, #136]	; (8001930 <sd_write_array_float+0xb4>)
 80018a8:	f012 fd20 	bl	80142ec <f_unlink>
		f_chdir("..");
 80018ac:	4821      	ldr	r0, [pc, #132]	; (8001934 <sd_write_array_float+0xb8>)
 80018ae:	f012 faaf 	bl	8013e10 <f_chdir>
	}

	fopen_folder_and_file();	//	
 80018b2:	f000 f967 	bl	8001b84 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 80018b6:	2300      	movs	r3, #0
 80018b8:	82fb      	strh	r3, [r7, #22]
 80018ba:	e028      	b.n	800190e <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 80018bc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	683a      	ldr	r2, [r7, #0]
 80018c4:	4413      	add	r3, r2
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fe55 	bl	8000578 <__aeabi_f2d>
 80018ce:	4603      	mov	r3, r0
 80018d0:	460c      	mov	r4, r1
 80018d2:	e9cd 3400 	strd	r3, r4, [sp]
 80018d6:	4a18      	ldr	r2, [pc, #96]	; (8001938 <sd_write_array_float+0xbc>)
 80018d8:	2180      	movs	r1, #128	; 0x80
 80018da:	4818      	ldr	r0, [pc, #96]	; (800193c <sd_write_array_float+0xc0>)
 80018dc:	f014 fe54 	bl	8016588 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 80018e0:	4b17      	ldr	r3, [pc, #92]	; (8001940 <sd_write_array_float+0xc4>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	4619      	mov	r1, r3
 80018e6:	4816      	ldr	r0, [pc, #88]	; (8001940 <sd_write_array_float+0xc4>)
 80018e8:	f012 fadc 	bl	8013ea4 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 80018ec:	4813      	ldr	r0, [pc, #76]	; (800193c <sd_write_array_float+0xc0>)
 80018ee:	f7fe fc87 	bl	8000200 <strlen>
 80018f2:	4602      	mov	r2, r0
 80018f4:	4b13      	ldr	r3, [pc, #76]	; (8001944 <sd_write_array_float+0xc8>)
 80018f6:	4911      	ldr	r1, [pc, #68]	; (800193c <sd_write_array_float+0xc0>)
 80018f8:	4811      	ldr	r0, [pc, #68]	; (8001940 <sd_write_array_float+0xc4>)
 80018fa:	f012 f84a 	bl	8013992 <f_write>

		bufclear();	//	
 80018fe:	f000 f95b 	bl	8001bb8 <bufclear>
	for(short i = 0 ; i < size; i++){
 8001902:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001906:	b29b      	uxth	r3, r3
 8001908:	3301      	adds	r3, #1
 800190a:	b29b      	uxth	r3, r3
 800190c:	82fb      	strh	r3, [r7, #22]
 800190e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001912:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001916:	429a      	cmp	r2, r3
 8001918:	dbd0      	blt.n	80018bc <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	
 800191a:	4809      	ldr	r0, [pc, #36]	; (8001940 <sd_write_array_float+0xc4>)
 800191c:	f012 fa4e 	bl	8013dbc <f_close>

	return ret;
 8001920:	7d7b      	ldrb	r3, [r7, #21]
}
 8001922:	4618      	mov	r0, r3
 8001924:	371c      	adds	r7, #28
 8001926:	46bd      	mov	sp, r7
 8001928:	bd90      	pop	{r4, r7, pc}
 800192a:	bf00      	nop
 800192c:	2004344c 	.word	0x2004344c
 8001930:	2004230c 	.word	0x2004230c
 8001934:	08019cc4 	.word	0x08019cc4
 8001938:	08019ca8 	.word	0x08019ca8
 800193c:	2004354c 	.word	0x2004354c
 8001940:	200435dc 	.word	0x200435dc
 8001944:	200435cc 	.word	0x200435cc

08001948 <sd_read_array_float>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	603b      	str	r3, [r7, #0]
 8001954:	4613      	mov	r3, r2
 8001956:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001958:	2300      	movs	r3, #0
 800195a:	757b      	strb	r3, [r7, #21]
	short i = 0;
 800195c:	2300      	movs	r3, #0
 800195e:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001960:	68b9      	ldr	r1, [r7, #8]
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	f000 f8f8 	bl	8001b58 <create_path>
	fopen_folder_and_file();	//
 8001968:	f000 f90c 	bl	8001b84 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800196c:	e019      	b.n	80019a2 <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 800196e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	4413      	add	r3, r2
 8001978:	461a      	mov	r2, r3
 800197a:	4913      	ldr	r1, [pc, #76]	; (80019c8 <sd_read_array_float+0x80>)
 800197c:	4813      	ldr	r0, [pc, #76]	; (80019cc <sd_read_array_float+0x84>)
 800197e:	f014 fe57 	bl	8016630 <siscanf>
		i++;
 8001982:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001986:	b29b      	uxth	r3, r3
 8001988:	3301      	adds	r3, #1
 800198a:	b29b      	uxth	r3, r3
 800198c:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 800198e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001992:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001996:	429a      	cmp	r2, r3
 8001998:	db03      	blt.n	80019a2 <sd_read_array_float+0x5a>
 800199a:	88fb      	ldrh	r3, [r7, #6]
 800199c:	3b01      	subs	r3, #1
 800199e:	b29b      	uxth	r3, r3
 80019a0:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80019a2:	4a0b      	ldr	r2, [pc, #44]	; (80019d0 <sd_read_array_float+0x88>)
 80019a4:	2180      	movs	r1, #128	; 0x80
 80019a6:	4809      	ldr	r0, [pc, #36]	; (80019cc <sd_read_array_float+0x84>)
 80019a8:	f012 fe7e 	bl	80146a8 <f_gets>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1dd      	bne.n	800196e <sd_read_array_float+0x26>

	}

	bufclear();	//
 80019b2:	f000 f901 	bl	8001bb8 <bufclear>

	f_close(&fil);	//
 80019b6:	4806      	ldr	r0, [pc, #24]	; (80019d0 <sd_read_array_float+0x88>)
 80019b8:	f012 fa00 	bl	8013dbc <f_close>

	return ret;
 80019bc:	7d7b      	ldrb	r3, [r7, #21]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3718      	adds	r7, #24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	08019cb4 	.word	0x08019cb4
 80019cc:	2004354c 	.word	0x2004354c
 80019d0:	200435dc 	.word	0x200435dc

080019d4 <sd_read_array_double>:
//* SD
//* char *, char *, short, double *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	603b      	str	r3, [r7, #0]
 80019e0:	4613      	mov	r3, r2
 80019e2:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80019e8:	2300      	movs	r3, #0
 80019ea:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80019ec:	68b9      	ldr	r1, [r7, #8]
 80019ee:	68f8      	ldr	r0, [r7, #12]
 80019f0:	f000 f8b2 	bl	8001b58 <create_path>
	fopen_folder_and_file();	//
 80019f4:	f000 f8c6 	bl	8001b84 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80019f8:	e019      	b.n	8001a2e <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 80019fa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80019fe:	00db      	lsls	r3, r3, #3
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	4413      	add	r3, r2
 8001a04:	461a      	mov	r2, r3
 8001a06:	4913      	ldr	r1, [pc, #76]	; (8001a54 <sd_read_array_double+0x80>)
 8001a08:	4813      	ldr	r0, [pc, #76]	; (8001a58 <sd_read_array_double+0x84>)
 8001a0a:	f014 fe11 	bl	8016630 <siscanf>
		i++;
 8001a0e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	3301      	adds	r3, #1
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001a1a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001a1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	db03      	blt.n	8001a2e <sd_read_array_double+0x5a>
 8001a26:	88fb      	ldrh	r3, [r7, #6]
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001a2e:	4a0b      	ldr	r2, [pc, #44]	; (8001a5c <sd_read_array_double+0x88>)
 8001a30:	2180      	movs	r1, #128	; 0x80
 8001a32:	4809      	ldr	r0, [pc, #36]	; (8001a58 <sd_read_array_double+0x84>)
 8001a34:	f012 fe38 	bl	80146a8 <f_gets>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1dd      	bne.n	80019fa <sd_read_array_double+0x26>

	}

	bufclear();	//
 8001a3e:	f000 f8bb 	bl	8001bb8 <bufclear>

	f_close(&fil);	//
 8001a42:	4806      	ldr	r0, [pc, #24]	; (8001a5c <sd_read_array_double+0x88>)
 8001a44:	f012 f9ba 	bl	8013dbc <f_close>

	return ret;
 8001a48:	7d7b      	ldrb	r3, [r7, #21]
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3718      	adds	r7, #24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	08019cc0 	.word	0x08019cc0
 8001a58:	2004354c 	.word	0x2004354c
 8001a5c:	200435dc 	.word	0x200435dc

08001a60 <sd_write_array_int>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_int(const char *p_folder_name, const char *p_file_name, short size, int16_t *data, char state){
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	603b      	str	r3, [r7, #0]
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001a70:	2300      	movs	r3, #0
 8001a72:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001a74:	68b9      	ldr	r1, [r7, #8]
 8001a76:	68f8      	ldr	r0, [r7, #12]
 8001a78:	f000 f86e 	bl	8001b58 <create_path>

	if(state == OVER_WRITE){
 8001a7c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d108      	bne.n	8001a96 <sd_write_array_int+0x36>
		f_chdir(dirpath);
 8001a84:	481f      	ldr	r0, [pc, #124]	; (8001b04 <sd_write_array_int+0xa4>)
 8001a86:	f012 f9c3 	bl	8013e10 <f_chdir>
		f_unlink(filepath);	//
 8001a8a:	481f      	ldr	r0, [pc, #124]	; (8001b08 <sd_write_array_int+0xa8>)
 8001a8c:	f012 fc2e 	bl	80142ec <f_unlink>
		f_chdir("..");
 8001a90:	481e      	ldr	r0, [pc, #120]	; (8001b0c <sd_write_array_int+0xac>)
 8001a92:	f012 f9bd 	bl	8013e10 <f_chdir>
	}

	fopen_folder_and_file();	//
 8001a96:	f000 f875 	bl	8001b84 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	82fb      	strh	r3, [r7, #22]
 8001a9e:	e022      	b.n	8001ae6 <sd_write_array_int+0x86>
		snprintf(buffer, BUFF_SIZE, "%d\n", *(data + i));	//floatstring
 8001aa0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	683a      	ldr	r2, [r7, #0]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aae:	4a18      	ldr	r2, [pc, #96]	; (8001b10 <sd_write_array_int+0xb0>)
 8001ab0:	2180      	movs	r1, #128	; 0x80
 8001ab2:	4818      	ldr	r0, [pc, #96]	; (8001b14 <sd_write_array_int+0xb4>)
 8001ab4:	f014 fd68 	bl	8016588 <sniprintf>
		}
		else{
			f_lseek(&fil, 0);	//
		}
*/
		f_lseek(&fil, f_size(&fil));	//
 8001ab8:	4b17      	ldr	r3, [pc, #92]	; (8001b18 <sd_write_array_int+0xb8>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	4619      	mov	r1, r3
 8001abe:	4816      	ldr	r0, [pc, #88]	; (8001b18 <sd_write_array_int+0xb8>)
 8001ac0:	f012 f9f0 	bl	8013ea4 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//
 8001ac4:	4813      	ldr	r0, [pc, #76]	; (8001b14 <sd_write_array_int+0xb4>)
 8001ac6:	f7fe fb9b 	bl	8000200 <strlen>
 8001aca:	4602      	mov	r2, r0
 8001acc:	4b13      	ldr	r3, [pc, #76]	; (8001b1c <sd_write_array_int+0xbc>)
 8001ace:	4911      	ldr	r1, [pc, #68]	; (8001b14 <sd_write_array_int+0xb4>)
 8001ad0:	4811      	ldr	r0, [pc, #68]	; (8001b18 <sd_write_array_int+0xb8>)
 8001ad2:	f011 ff5e 	bl	8013992 <f_write>

		bufclear();	//
 8001ad6:	f000 f86f 	bl	8001bb8 <bufclear>
	for(short i = 0 ; i < size; i++){
 8001ada:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	82fb      	strh	r3, [r7, #22]
 8001ae6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001aea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	dbd6      	blt.n	8001aa0 <sd_write_array_int+0x40>
	}

	f_close(&fil);	//
 8001af2:	4809      	ldr	r0, [pc, #36]	; (8001b18 <sd_write_array_int+0xb8>)
 8001af4:	f012 f962 	bl	8013dbc <f_close>

	return ret;
 8001af8:	7d7b      	ldrb	r3, [r7, #21]
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	2004344c 	.word	0x2004344c
 8001b08:	2004230c 	.word	0x2004230c
 8001b0c:	08019cc4 	.word	0x08019cc4
 8001b10:	08019cc8 	.word	0x08019cc8
 8001b14:	2004354c 	.word	0x2004354c
 8001b18:	200435dc 	.word	0x200435dc
 8001b1c:	200435cc 	.word	0x200435cc

08001b20 <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001b26:	2300      	movs	r3, #0
 8001b28:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	4908      	ldr	r1, [pc, #32]	; (8001b50 <sd_mount+0x30>)
 8001b2e:	4809      	ldr	r0, [pc, #36]	; (8001b54 <sd_mount+0x34>)
 8001b30:	f011 fbbc 	bl	80132ac <f_mount>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d102      	bne.n	8001b40 <sd_mount+0x20>
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	71fb      	strb	r3, [r7, #7]
 8001b3e:	e001      	b.n	8001b44 <sd_mount+0x24>
	else ret = 0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	71fb      	strb	r3, [r7, #7]

	return ret;
 8001b44:	79fb      	ldrb	r3, [r7, #7]
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	08019cd0 	.word	0x08019cd0
 8001b54:	2004240c 	.word	0x2004240c

08001b58 <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 8001b62:	6879      	ldr	r1, [r7, #4]
 8001b64:	4805      	ldr	r0, [pc, #20]	; (8001b7c <create_path+0x24>)
 8001b66:	f014 fd8f 	bl	8016688 <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001b6a:	6839      	ldr	r1, [r7, #0]
 8001b6c:	4804      	ldr	r0, [pc, #16]	; (8001b80 <create_path+0x28>)
 8001b6e:	f014 fd8b 	bl	8016688 <strcpy>

}
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	2004344c 	.word	0x2004344c
 8001b80:	2004230c 	.word	0x2004230c

08001b84 <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001b88:	4807      	ldr	r0, [pc, #28]	; (8001ba8 <fopen_folder_and_file+0x24>)
 8001b8a:	f012 fc71 	bl	8014470 <f_mkdir>

	f_chdir(dirpath);
 8001b8e:	4806      	ldr	r0, [pc, #24]	; (8001ba8 <fopen_folder_and_file+0x24>)
 8001b90:	f012 f93e 	bl	8013e10 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001b94:	2213      	movs	r2, #19
 8001b96:	4905      	ldr	r1, [pc, #20]	; (8001bac <fopen_folder_and_file+0x28>)
 8001b98:	4805      	ldr	r0, [pc, #20]	; (8001bb0 <fopen_folder_and_file+0x2c>)
 8001b9a:	f011 fbcd 	bl	8013338 <f_open>

	f_chdir("..");
 8001b9e:	4805      	ldr	r0, [pc, #20]	; (8001bb4 <fopen_folder_and_file+0x30>)
 8001ba0:	f012 f936 	bl	8013e10 <f_chdir>


}
 8001ba4:	bf00      	nop
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	2004344c 	.word	0x2004344c
 8001bac:	2004230c 	.word	0x2004230c
 8001bb0:	200435dc 	.word	0x200435dc
 8001bb4:	08019cc4 	.word	0x08019cc4

08001bb8 <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	607b      	str	r3, [r7, #4]
 8001bc2:	e007      	b.n	8001bd4 <bufclear+0x1c>
		buffer[i] = '\0';
 8001bc4:	4a08      	ldr	r2, [pc, #32]	; (8001be8 <bufclear+0x30>)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4413      	add	r3, r2
 8001bca:	2200      	movs	r2, #0
 8001bcc:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	607b      	str	r3, [r7, #4]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b7f      	cmp	r3, #127	; 0x7f
 8001bd8:	ddf4      	ble.n	8001bc4 <bufclear+0xc>
	}
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	2004354c 	.word	0x2004354c

08001bec <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 8001bf6:	79fb      	ldrb	r3, [r7, #7]
 8001bf8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001c00:	2200      	movs	r2, #0
 8001c02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c06:	480e      	ldr	r0, [pc, #56]	; (8001c40 <read_byte+0x54>)
 8001c08:	f009 fb94 	bl	800b334 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001c0c:	f107 010f 	add.w	r1, r7, #15
 8001c10:	2364      	movs	r3, #100	; 0x64
 8001c12:	2201      	movs	r2, #1
 8001c14:	480b      	ldr	r0, [pc, #44]	; (8001c44 <read_byte+0x58>)
 8001c16:	f00c fd3d 	bl	800e694 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 8001c1a:	f107 010e 	add.w	r1, r7, #14
 8001c1e:	2364      	movs	r3, #100	; 0x64
 8001c20:	2201      	movs	r2, #1
 8001c22:	4808      	ldr	r0, [pc, #32]	; (8001c44 <read_byte+0x58>)
 8001c24:	f00c fe6a 	bl	800e8fc <HAL_SPI_Receive>
	CS_SET;
 8001c28:	2201      	movs	r2, #1
 8001c2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c2e:	4804      	ldr	r0, [pc, #16]	; (8001c40 <read_byte+0x54>)
 8001c30:	f009 fb80 	bl	800b334 <HAL_GPIO_WritePin>

	return val;
 8001c34:	7bbb      	ldrb	r3, [r7, #14]
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40020400 	.word	0x40020400
 8001c44:	20044678 	.word	0x20044678

08001c48 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	460a      	mov	r2, r1
 8001c52:	71fb      	strb	r3, [r7, #7]
 8001c54:	4613      	mov	r3, r2
 8001c56:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001c58:	79fb      	ldrb	r3, [r7, #7]
 8001c5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001c62:	2200      	movs	r2, #0
 8001c64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c68:	480c      	ldr	r0, [pc, #48]	; (8001c9c <write_byte+0x54>)
 8001c6a:	f009 fb63 	bl	800b334 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001c6e:	f107 010f 	add.w	r1, r7, #15
 8001c72:	2364      	movs	r3, #100	; 0x64
 8001c74:	2201      	movs	r2, #1
 8001c76:	480a      	ldr	r0, [pc, #40]	; (8001ca0 <write_byte+0x58>)
 8001c78:	f00c fd0c 	bl	800e694 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001c7c:	1db9      	adds	r1, r7, #6
 8001c7e:	2364      	movs	r3, #100	; 0x64
 8001c80:	2201      	movs	r2, #1
 8001c82:	4807      	ldr	r0, [pc, #28]	; (8001ca0 <write_byte+0x58>)
 8001c84:	f00c fd06 	bl	800e694 <HAL_SPI_Transmit>
	CS_SET;
 8001c88:	2201      	movs	r2, #1
 8001c8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c8e:	4803      	ldr	r0, [pc, #12]	; (8001c9c <write_byte+0x54>)
 8001c90:	f009 fb50 	bl	800b334 <HAL_GPIO_WritePin>
}
 8001c94:	bf00      	nop
 8001c96:	3710      	adds	r7, #16
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	40020400 	.word	0x40020400
 8001ca0:	20044678 	.word	0x20044678

08001ca4 <IMU_init>:

uint16_t IMU_init() {
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001caa:	2300      	movs	r3, #0
 8001cac:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 8001cae:	2000      	movs	r0, #0
 8001cb0:	f7ff ff9c 	bl	8001bec <read_byte>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001cb8:	797b      	ldrb	r3, [r7, #5]
 8001cba:	2be0      	cmp	r3, #224	; 0xe0
 8001cbc:	d119      	bne.n	8001cf2 <IMU_init+0x4e>
		ret = 1;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 8001cc2:	2101      	movs	r1, #1
 8001cc4:	2006      	movs	r0, #6
 8001cc6:	f7ff ffbf 	bl	8001c48 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 8001cca:	2110      	movs	r1, #16
 8001ccc:	2003      	movs	r0, #3
 8001cce:	f7ff ffbb 	bl	8001c48 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 8001cd2:	2120      	movs	r1, #32
 8001cd4:	207f      	movs	r0, #127	; 0x7f
 8001cd6:	f7ff ffb7 	bl	8001c48 <write_byte>
		write_byte(0x01,0x06);	//2000dps
 8001cda:	2106      	movs	r1, #6
 8001cdc:	2001      	movs	r0, #1
 8001cde:	f7ff ffb3 	bl	8001c48 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 8001ce2:	2106      	movs	r1, #6
 8001ce4:	2014      	movs	r0, #20
 8001ce6:	f7ff ffaf 	bl	8001c48 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001cea:	2100      	movs	r1, #0
 8001cec:	207f      	movs	r0, #127	; 0x7f
 8001cee:	f7ff ffab 	bl	8001c48 <write_byte>
	}
	return ret;
 8001cf2:	88fb      	ldrh	r3, [r7, #6]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <read_gyro_data>:

void read_gyro_data() {
 8001cfc:	b598      	push	{r3, r4, r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 8001d00:	2033      	movs	r0, #51	; 0x33
 8001d02:	f7ff ff73 	bl	8001bec <read_byte>
 8001d06:	4603      	mov	r3, r0
 8001d08:	021b      	lsls	r3, r3, #8
 8001d0a:	b21c      	sxth	r4, r3
 8001d0c:	2034      	movs	r0, #52	; 0x34
 8001d0e:	f7ff ff6d 	bl	8001bec <read_byte>
 8001d12:	4603      	mov	r3, r0
 8001d14:	b21b      	sxth	r3, r3
 8001d16:	4323      	orrs	r3, r4
 8001d18:	b21a      	sxth	r2, r3
 8001d1a:	4b11      	ldr	r3, [pc, #68]	; (8001d60 <read_gyro_data+0x64>)
 8001d1c:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 8001d1e:	2035      	movs	r0, #53	; 0x35
 8001d20:	f7ff ff64 	bl	8001bec <read_byte>
 8001d24:	4603      	mov	r3, r0
 8001d26:	021b      	lsls	r3, r3, #8
 8001d28:	b21c      	sxth	r4, r3
 8001d2a:	2036      	movs	r0, #54	; 0x36
 8001d2c:	f7ff ff5e 	bl	8001bec <read_byte>
 8001d30:	4603      	mov	r3, r0
 8001d32:	b21b      	sxth	r3, r3
 8001d34:	4323      	orrs	r3, r4
 8001d36:	b21a      	sxth	r2, r3
 8001d38:	4b0a      	ldr	r3, [pc, #40]	; (8001d64 <read_gyro_data+0x68>)
 8001d3a:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001d3c:	2037      	movs	r0, #55	; 0x37
 8001d3e:	f7ff ff55 	bl	8001bec <read_byte>
 8001d42:	4603      	mov	r3, r0
 8001d44:	021b      	lsls	r3, r3, #8
 8001d46:	b21c      	sxth	r4, r3
 8001d48:	2038      	movs	r0, #56	; 0x38
 8001d4a:	f7ff ff4f 	bl	8001bec <read_byte>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	b21b      	sxth	r3, r3
 8001d52:	4323      	orrs	r3, r4
 8001d54:	b21a      	sxth	r2, r3
 8001d56:	4b04      	ldr	r3, [pc, #16]	; (8001d68 <read_gyro_data+0x6c>)
 8001d58:	801a      	strh	r2, [r3, #0]
}
 8001d5a:	bf00      	nop
 8001d5c:	bd98      	pop	{r3, r4, r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20044614 	.word	0x20044614
 8001d64:	20044612 	.word	0x20044612
 8001d68:	2004460c 	.word	0x2004460c

08001d6c <_ZN3IMUC1Ev>:

#define PI 3.1415926535

float mon_zg;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	801a      	strh	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	805a      	strh	r2, [r3, #2]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	809a      	strh	r2, [r3, #4]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	80da      	strh	r2, [r3, #6]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	811a      	strh	r2, [r3, #8]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	815a      	strh	r2, [r3, #10]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f04f 0200 	mov.w	r2, #0
 8001d9e:	60da      	str	r2, [r3, #12]
{

}
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4618      	mov	r0, r3
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
	...

08001db0 <_ZN3IMU4initEv>:

void IMU::init()
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001db8:	f7ff ff74 	bl	8001ca4 <IMU_init>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	81fb      	strh	r3, [r7, #14]
	//printf("who i am: %d\n", who_i_am);

	lcd_clear();
 8001dc0:	f7ff f96e 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f7ff f97a 	bl	80010c0 <lcd_locate>
	lcd_printf("IMUstatus");
 8001dcc:	4809      	ldr	r0, [pc, #36]	; (8001df4 <_ZN3IMU4initEv+0x44>)
 8001dce:	f7ff f9a1 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	f7ff f973 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001dda:	89fb      	ldrh	r3, [r7, #14]
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4806      	ldr	r0, [pc, #24]	; (8001df8 <_ZN3IMU4initEv+0x48>)
 8001de0:	f7ff f998 	bl	8001114 <lcd_printf>

	HAL_Delay(500);
 8001de4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001de8:	f008 f80e 	bl	8009e08 <HAL_Delay>

}
 8001dec:	bf00      	nop
 8001dee:	3710      	adds	r7, #16
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	08019cd4 	.word	0x08019cd4
 8001df8:	08019ce0 	.word	0x08019ce0
 8001dfc:	00000000 	.word	0x00000000

08001e00 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001e00:	b5b0      	push	{r4, r5, r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001e08:	f7ff ff78 	bl	8001cfc <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001e0c:	4b2a      	ldr	r3, [pc, #168]	; (8001eb8 <_ZN3IMU12updateValuesEv+0xb8>)
 8001e0e:	881b      	ldrh	r3, [r3, #0]
 8001e10:	b21a      	sxth	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001e16:	4b29      	ldr	r3, [pc, #164]	; (8001ebc <_ZN3IMU12updateValuesEv+0xbc>)
 8001e18:	881b      	ldrh	r3, [r3, #0]
 8001e1a:	b21a      	sxth	r2, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001e20:	4b27      	ldr	r3, [pc, #156]	; (8001ec0 <_ZN3IMU12updateValuesEv+0xc0>)
 8001e22:	881b      	ldrh	r3, [r3, #0]
 8001e24:	b21a      	sxth	r2, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7fe fb8f 	bl	8000554 <__aeabi_i2d>
 8001e36:	a31c      	add	r3, pc, #112	; (adr r3, 8001ea8 <_ZN3IMU12updateValuesEv+0xa8>)
 8001e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3c:	f7fe fbf4 	bl	8000628 <__aeabi_dmul>
 8001e40:	4603      	mov	r3, r0
 8001e42:	460c      	mov	r4, r1
 8001e44:	4625      	mov	r5, r4
 8001e46:	461c      	mov	r4, r3
 8001e48:	4b1e      	ldr	r3, [pc, #120]	; (8001ec4 <_ZN3IMU12updateValuesEv+0xc4>)
 8001e4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe fb80 	bl	8000554 <__aeabi_i2d>
 8001e54:	a316      	add	r3, pc, #88	; (adr r3, 8001eb0 <_ZN3IMU12updateValuesEv+0xb0>)
 8001e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e5a:	f7fe fbe5 	bl	8000628 <__aeabi_dmul>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	4620      	mov	r0, r4
 8001e64:	4629      	mov	r1, r5
 8001e66:	f7fe fa29 	bl	80002bc <__adddf3>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	460c      	mov	r4, r1
 8001e6e:	4618      	mov	r0, r3
 8001e70:	4621      	mov	r1, r4
 8001e72:	f7fe fe89 	bl	8000b88 <__aeabi_d2iz>
 8001e76:	4603      	mov	r3, r0
 8001e78:	b21a      	sxth	r2, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001e84:	4b0f      	ldr	r3, [pc, #60]	; (8001ec4 <_ZN3IMU12updateValuesEv+0xc4>)
 8001e86:	801a      	strh	r2, [r3, #0]
	mon_zg= zg_;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001e8e:	ee07 3a90 	vmov	s15, r3
 8001e92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e96:	4b0c      	ldr	r3, [pc, #48]	; (8001ec8 <_ZN3IMU12updateValuesEv+0xc8>)
 8001e98:	edc3 7a00 	vstr	s15, [r3]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001e9c:	bf00      	nop
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bdb0      	pop	{r4, r5, r7, pc}
 8001ea4:	f3af 8000 	nop.w
 8001ea8:	eb851eb8 	.word	0xeb851eb8
 8001eac:	3f9eb851 	.word	0x3f9eb851
 8001eb0:	70a3d70a 	.word	0x70a3d70a
 8001eb4:	3fef0a3d 	.word	0x3fef0a3d
 8001eb8:	20044614 	.word	0x20044614
 8001ebc:	20044612 	.word	0x20044612
 8001ec0:	2004460c 	.word	0x2004460c
 8001ec4:	20000214 	.word	0x20000214
 8001ec8:	20000210 	.word	0x20000210
 8001ecc:	00000000 	.word	0x00000000

08001ed0 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001ed0:	b5b0      	push	{r4, r5, r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001ede:	ee07 3a90 	vmov	s15, r3
 8001ee2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	edd3 7a03 	vldr	s15, [r3, #12]
 8001eec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ef0:	edc7 7a03 	vstr	s15, [r7, #12]
	float omega = -(corrected_zg / 16.4) * PI / 180;
 8001ef4:	68f8      	ldr	r0, [r7, #12]
 8001ef6:	f7fe fb3f 	bl	8000578 <__aeabi_f2d>
 8001efa:	a316      	add	r3, pc, #88	; (adr r3, 8001f54 <_ZN3IMU8getOmegaEv+0x84>)
 8001efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f00:	f7fe fcbc 	bl	800087c <__aeabi_ddiv>
 8001f04:	4602      	mov	r2, r0
 8001f06:	460b      	mov	r3, r1
 8001f08:	4614      	mov	r4, r2
 8001f0a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001f0e:	a313      	add	r3, pc, #76	; (adr r3, 8001f5c <_ZN3IMU8getOmegaEv+0x8c>)
 8001f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f14:	4620      	mov	r0, r4
 8001f16:	4629      	mov	r1, r5
 8001f18:	f7fe fb86 	bl	8000628 <__aeabi_dmul>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	460c      	mov	r4, r1
 8001f20:	4618      	mov	r0, r3
 8001f22:	4621      	mov	r1, r4
 8001f24:	f04f 0200 	mov.w	r2, #0
 8001f28:	4b09      	ldr	r3, [pc, #36]	; (8001f50 <_ZN3IMU8getOmegaEv+0x80>)
 8001f2a:	f7fe fca7 	bl	800087c <__aeabi_ddiv>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	460c      	mov	r4, r1
 8001f32:	4618      	mov	r0, r3
 8001f34:	4621      	mov	r1, r4
 8001f36:	f7fe fe6f 	bl	8000c18 <__aeabi_d2f>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	60bb      	str	r3, [r7, #8]

	return omega;
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	ee07 3a90 	vmov	s15, r3
}
 8001f44:	eeb0 0a67 	vmov.f32	s0, s15
 8001f48:	3710      	adds	r7, #16
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bdb0      	pop	{r4, r5, r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40668000 	.word	0x40668000
 8001f54:	66666666 	.word	0x66666666
 8001f58:	40306666 	.word	0x40306666
 8001f5c:	54411744 	.word	0x54411744
 8001f60:	400921fb 	.word	0x400921fb

08001f64 <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f66:	b08b      	sub	sp, #44	; 0x2c
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001f6c:	466b      	mov	r3, sp
 8001f6e:	461e      	mov	r6, r3
	HAL_Delay(1000);
 8001f70:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f74:	f007 ff48 	bl	8009e08 <HAL_Delay>
	lcd_clear();
 8001f78:	f7ff f892 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f7ff f89e 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001f84:	4840      	ldr	r0, [pc, #256]	; (8002088 <_ZN3IMU11calibrationEv+0x124>)
 8001f86:	f7ff f8c5 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	2000      	movs	r0, #0
 8001f8e:	f7ff f897 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001f92:	483e      	ldr	r0, [pc, #248]	; (800208c <_ZN3IMU11calibrationEv+0x128>)
 8001f94:	f7ff f8be 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001f98:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001f9c:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001f9e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001fa2:	1e5d      	subs	r5, r3, #1
 8001fa4:	61bd      	str	r5, [r7, #24]
 8001fa6:	462b      	mov	r3, r5
 8001fa8:	3301      	adds	r3, #1
 8001faa:	4619      	mov	r1, r3
 8001fac:	f04f 0200 	mov.w	r2, #0
 8001fb0:	f04f 0300 	mov.w	r3, #0
 8001fb4:	f04f 0400 	mov.w	r4, #0
 8001fb8:	0154      	lsls	r4, r2, #5
 8001fba:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001fbe:	014b      	lsls	r3, r1, #5
 8001fc0:	462b      	mov	r3, r5
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	f04f 0200 	mov.w	r2, #0
 8001fca:	f04f 0300 	mov.w	r3, #0
 8001fce:	f04f 0400 	mov.w	r4, #0
 8001fd2:	0154      	lsls	r4, r2, #5
 8001fd4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001fd8:	014b      	lsls	r3, r1, #5
 8001fda:	462b      	mov	r3, r5
 8001fdc:	3301      	adds	r3, #1
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	3303      	adds	r3, #3
 8001fe2:	3307      	adds	r3, #7
 8001fe4:	08db      	lsrs	r3, r3, #3
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	ebad 0d03 	sub.w	sp, sp, r3
 8001fec:	466b      	mov	r3, sp
 8001fee:	3303      	adds	r3, #3
 8001ff0:	089b      	lsrs	r3, r3, #2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	83fb      	strh	r3, [r7, #30]
 8001ffa:	8bfa      	ldrh	r2, [r7, #30]
 8001ffc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002000:	429a      	cmp	r2, r3
 8002002:	da13      	bge.n	800202c <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 800200a:	8bfb      	ldrh	r3, [r7, #30]
 800200c:	ee07 2a90 	vmov	s15, r2
 8002010:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002014:	697a      	ldr	r2, [r7, #20]
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	4413      	add	r3, r2
 800201a:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 800201e:	2002      	movs	r0, #2
 8002020:	f007 fef2 	bl	8009e08 <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8002024:	8bfb      	ldrh	r3, [r7, #30]
 8002026:	3301      	adds	r3, #1
 8002028:	83fb      	strh	r3, [r7, #30]
 800202a:	e7e6      	b.n	8001ffa <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	627b      	str	r3, [r7, #36]	; 0x24
 8002030:	697a      	ldr	r2, [r7, #20]
 8002032:	462b      	mov	r3, r5
 8002034:	3301      	adds	r3, #1
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	613b      	str	r3, [r7, #16]
 800203c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	429a      	cmp	r2, r3
 8002042:	d00e      	beq.n	8002062 <_ZN3IMU11calibrationEv+0xfe>
 8002044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002046:	60fb      	str	r3, [r7, #12]
		sum += v;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	edd3 7a00 	vldr	s15, [r3]
 800204e:	ed97 7a08 	vldr	s14, [r7, #32]
 8002052:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002056:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 800205a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205c:	3304      	adds	r3, #4
 800205e:	627b      	str	r3, [r7, #36]	; 0x24
 8002060:	e7ec      	b.n	800203c <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8002062:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002066:	ee07 3a90 	vmov	s15, r3
 800206a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800206e:	edd7 6a08 	vldr	s13, [r7, #32]
 8002072:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	edc3 7a03 	vstr	s15, [r3, #12]
 800207c:	46b5      	mov	sp, r6
}
 800207e:	bf00      	nop
 8002080:	372c      	adds	r7, #44	; 0x2c
 8002082:	46bd      	mov	sp, r7
 8002084:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002086:	bf00      	nop
 8002088:	08019ce4 	.word	0x08019ce4
 800208c:	08019cf0 	.word	0x08019cf0

08002090 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af02      	add	r7, sp, #8
 8002096:	4603      	mov	r3, r0
 8002098:	460a      	mov	r2, r1
 800209a:	71fb      	strb	r3, [r7, #7]
 800209c:	4613      	mov	r3, r2
 800209e:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 80020a0:	79bb      	ldrb	r3, [r7, #6]
 80020a2:	b299      	uxth	r1, r3
 80020a4:	1dfa      	adds	r2, r7, #7
 80020a6:	2364      	movs	r3, #100	; 0x64
 80020a8:	9300      	str	r3, [sp, #0]
 80020aa:	2301      	movs	r3, #1
 80020ac:	480c      	ldr	r0, [pc, #48]	; (80020e0 <INA260_read+0x50>)
 80020ae:	f009 fa93 	bl	800b5d8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 80020b2:	79bb      	ldrb	r3, [r7, #6]
 80020b4:	b299      	uxth	r1, r3
 80020b6:	f107 020c 	add.w	r2, r7, #12
 80020ba:	2364      	movs	r3, #100	; 0x64
 80020bc:	9300      	str	r3, [sp, #0]
 80020be:	2302      	movs	r3, #2
 80020c0:	4807      	ldr	r0, [pc, #28]	; (80020e0 <INA260_read+0x50>)
 80020c2:	f009 fb87 	bl	800b7d4 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 80020c6:	7b3b      	ldrb	r3, [r7, #12]
 80020c8:	021b      	lsls	r3, r3, #8
 80020ca:	b21a      	sxth	r2, r3
 80020cc:	7b7b      	ldrb	r3, [r7, #13]
 80020ce:	b21b      	sxth	r3, r3
 80020d0:	4313      	orrs	r3, r2
 80020d2:	b21b      	sxth	r3, r3
 80020d4:	81fb      	strh	r3, [r7, #14]
	return val;
 80020d6:	89fb      	ldrh	r3, [r7, #14]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	2004482c 	.word	0x2004482c

080020e4 <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 80020e4:	b590      	push	{r4, r7, lr}
 80020e6:	b087      	sub	sp, #28
 80020e8:	af02      	add	r7, sp, #8
 80020ea:	4604      	mov	r4, r0
 80020ec:	4608      	mov	r0, r1
 80020ee:	4611      	mov	r1, r2
 80020f0:	461a      	mov	r2, r3
 80020f2:	4623      	mov	r3, r4
 80020f4:	71fb      	strb	r3, [r7, #7]
 80020f6:	4603      	mov	r3, r0
 80020f8:	71bb      	strb	r3, [r7, #6]
 80020fa:	460b      	mov	r3, r1
 80020fc:	717b      	strb	r3, [r7, #5]
 80020fe:	4613      	mov	r3, r2
 8002100:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	733b      	strb	r3, [r7, #12]
 8002106:	79bb      	ldrb	r3, [r7, #6]
 8002108:	737b      	strb	r3, [r7, #13]
 800210a:	797b      	ldrb	r3, [r7, #5]
 800210c:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 800210e:	793b      	ldrb	r3, [r7, #4]
 8002110:	b299      	uxth	r1, r3
 8002112:	f107 020c 	add.w	r2, r7, #12
 8002116:	2364      	movs	r3, #100	; 0x64
 8002118:	9300      	str	r3, [sp, #0]
 800211a:	2303      	movs	r3, #3
 800211c:	4803      	ldr	r0, [pc, #12]	; (800212c <INA260_write+0x48>)
 800211e:	f009 fa5b 	bl	800b5d8 <HAL_I2C_Master_Transmit>
}
 8002122:	bf00      	nop
 8002124:	3714      	adds	r7, #20
 8002126:	46bd      	mov	sp, r7
 8002128:	bd90      	pop	{r4, r7, pc}
 800212a:	bf00      	nop
 800212c:	2004482c 	.word	0x2004482c

08002130 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	4603      	mov	r3, r0
 8002138:	71fb      	strb	r3, [r7, #7]
 800213a:	460b      	mov	r3, r1
 800213c:	71bb      	strb	r3, [r7, #6]
 800213e:	4613      	mov	r3, r2
 8002140:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8002142:	797b      	ldrb	r3, [r7, #5]
 8002144:	79ba      	ldrb	r2, [r7, #6]
 8002146:	79f9      	ldrb	r1, [r7, #7]
 8002148:	2000      	movs	r0, #0
 800214a:	f7ff ffcb 	bl	80020e4 <INA260_write>
}
 800214e:	bf00      	nop
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8002156:	b580      	push	{r7, lr}
 8002158:	b082      	sub	sp, #8
 800215a:	af00      	add	r7, sp, #0
 800215c:	4603      	mov	r3, r0
 800215e:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8002160:	79fb      	ldrb	r3, [r7, #7]
 8002162:	461a      	mov	r2, r3
 8002164:	21df      	movs	r1, #223	; 0xdf
 8002166:	2000      	movs	r0, #0
 8002168:	f7ff ffe2 	bl	8002130 <setConfig>
}
 800216c:	bf00      	nop
 800216e:	3708      	adds	r7, #8
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}

08002174 <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
{

}
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4618      	mov	r0, r3
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
	...

0800218c <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8002194:	2300      	movs	r3, #0
 8002196:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8002198:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800219c:	482a      	ldr	r0, [pc, #168]	; (8002248 <_ZN8JoyStick8getValueEv+0xbc>)
 800219e:	f009 f8b1 	bl	800b304 <HAL_GPIO_ReadPin>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	bf0c      	ite	eq
 80021a8:	2301      	moveq	r3, #1
 80021aa:	2300      	movne	r3, #0
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <_ZN8JoyStick8getValueEv+0x2e>
 80021b2:	89fb      	ldrh	r3, [r7, #14]
 80021b4:	f043 0301 	orr.w	r3, r3, #1
 80021b8:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 80021ba:	2101      	movs	r1, #1
 80021bc:	4823      	ldr	r0, [pc, #140]	; (800224c <_ZN8JoyStick8getValueEv+0xc0>)
 80021be:	f009 f8a1 	bl	800b304 <HAL_GPIO_ReadPin>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	bf0c      	ite	eq
 80021c8:	2301      	moveq	r3, #1
 80021ca:	2300      	movne	r3, #0
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d003      	beq.n	80021da <_ZN8JoyStick8getValueEv+0x4e>
 80021d2:	89fb      	ldrh	r3, [r7, #14]
 80021d4:	f043 0302 	orr.w	r3, r3, #2
 80021d8:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 80021da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021de:	481a      	ldr	r0, [pc, #104]	; (8002248 <_ZN8JoyStick8getValueEv+0xbc>)
 80021e0:	f009 f890 	bl	800b304 <HAL_GPIO_ReadPin>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	bf0c      	ite	eq
 80021ea:	2301      	moveq	r3, #1
 80021ec:	2300      	movne	r3, #0
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d003      	beq.n	80021fc <_ZN8JoyStick8getValueEv+0x70>
 80021f4:	89fb      	ldrh	r3, [r7, #14]
 80021f6:	f043 0304 	orr.w	r3, r3, #4
 80021fa:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 80021fc:	2104      	movs	r1, #4
 80021fe:	4814      	ldr	r0, [pc, #80]	; (8002250 <_ZN8JoyStick8getValueEv+0xc4>)
 8002200:	f009 f880 	bl	800b304 <HAL_GPIO_ReadPin>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	bf0c      	ite	eq
 800220a:	2301      	moveq	r3, #1
 800220c:	2300      	movne	r3, #0
 800220e:	b2db      	uxtb	r3, r3
 8002210:	2b00      	cmp	r3, #0
 8002212:	d003      	beq.n	800221c <_ZN8JoyStick8getValueEv+0x90>
 8002214:	89fb      	ldrh	r3, [r7, #14]
 8002216:	f043 0308 	orr.w	r3, r3, #8
 800221a:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 800221c:	2180      	movs	r1, #128	; 0x80
 800221e:	480a      	ldr	r0, [pc, #40]	; (8002248 <_ZN8JoyStick8getValueEv+0xbc>)
 8002220:	f009 f870 	bl	800b304 <HAL_GPIO_ReadPin>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	bf0c      	ite	eq
 800222a:	2301      	moveq	r3, #1
 800222c:	2300      	movne	r3, #0
 800222e:	b2db      	uxtb	r3, r3
 8002230:	2b00      	cmp	r3, #0
 8002232:	d003      	beq.n	800223c <_ZN8JoyStick8getValueEv+0xb0>
 8002234:	89fb      	ldrh	r3, [r7, #14]
 8002236:	f043 0310 	orr.w	r3, r3, #16
 800223a:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 800223c:	89fb      	ldrh	r3, [r7, #14]
}
 800223e:	4618      	mov	r0, r3
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40021000 	.word	0x40021000
 800224c:	40020c00 	.word	0x40020c00
 8002250:	40020400 	.word	0x40020400

08002254 <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	460b      	mov	r3, r1
 800225e:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8002260:	78fb      	ldrb	r3, [r7, #3]
 8002262:	2b52      	cmp	r3, #82	; 0x52
 8002264:	d112      	bne.n	800228c <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002266:	2200      	movs	r2, #0
 8002268:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800226c:	4856      	ldr	r0, [pc, #344]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 800226e:	f009 f861 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002272:	2201      	movs	r2, #1
 8002274:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002278:	4853      	ldr	r0, [pc, #332]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 800227a:	f009 f85b 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800227e:	2201      	movs	r2, #1
 8002280:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002284:	4850      	ldr	r0, [pc, #320]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 8002286:	f009 f855 	bl	800b334 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 800228a:	e098      	b.n	80023be <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 800228c:	78fb      	ldrb	r3, [r7, #3]
 800228e:	2b47      	cmp	r3, #71	; 0x47
 8002290:	d112      	bne.n	80022b8 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002292:	2201      	movs	r2, #1
 8002294:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002298:	484b      	ldr	r0, [pc, #300]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 800229a:	f009 f84b 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800229e:	2200      	movs	r2, #0
 80022a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022a4:	4848      	ldr	r0, [pc, #288]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 80022a6:	f009 f845 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80022aa:	2201      	movs	r2, #1
 80022ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022b0:	4845      	ldr	r0, [pc, #276]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 80022b2:	f009 f83f 	bl	800b334 <HAL_GPIO_WritePin>
}
 80022b6:	e082      	b.n	80023be <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 80022b8:	78fb      	ldrb	r3, [r7, #3]
 80022ba:	2b42      	cmp	r3, #66	; 0x42
 80022bc:	d112      	bne.n	80022e4 <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80022be:	2201      	movs	r2, #1
 80022c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022c4:	4840      	ldr	r0, [pc, #256]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 80022c6:	f009 f835 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80022ca:	2201      	movs	r2, #1
 80022cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022d0:	483d      	ldr	r0, [pc, #244]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 80022d2:	f009 f82f 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80022d6:	2200      	movs	r2, #0
 80022d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022dc:	483a      	ldr	r0, [pc, #232]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 80022de:	f009 f829 	bl	800b334 <HAL_GPIO_WritePin>
}
 80022e2:	e06c      	b.n	80023be <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 80022e4:	78fb      	ldrb	r3, [r7, #3]
 80022e6:	2b43      	cmp	r3, #67	; 0x43
 80022e8:	d112      	bne.n	8002310 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80022ea:	2201      	movs	r2, #1
 80022ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022f0:	4835      	ldr	r0, [pc, #212]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 80022f2:	f009 f81f 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80022f6:	2200      	movs	r2, #0
 80022f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022fc:	4832      	ldr	r0, [pc, #200]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 80022fe:	f009 f819 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002302:	2200      	movs	r2, #0
 8002304:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002308:	482f      	ldr	r0, [pc, #188]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 800230a:	f009 f813 	bl	800b334 <HAL_GPIO_WritePin>
}
 800230e:	e056      	b.n	80023be <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8002310:	78fb      	ldrb	r3, [r7, #3]
 8002312:	2b4d      	cmp	r3, #77	; 0x4d
 8002314:	d112      	bne.n	800233c <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002316:	2200      	movs	r2, #0
 8002318:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800231c:	482a      	ldr	r0, [pc, #168]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 800231e:	f009 f809 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002322:	2201      	movs	r2, #1
 8002324:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002328:	4827      	ldr	r0, [pc, #156]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 800232a:	f009 f803 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800232e:	2200      	movs	r2, #0
 8002330:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002334:	4824      	ldr	r0, [pc, #144]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 8002336:	f008 fffd 	bl	800b334 <HAL_GPIO_WritePin>
}
 800233a:	e040      	b.n	80023be <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 800233c:	78fb      	ldrb	r3, [r7, #3]
 800233e:	2b59      	cmp	r3, #89	; 0x59
 8002340:	d112      	bne.n	8002368 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002342:	2200      	movs	r2, #0
 8002344:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002348:	481f      	ldr	r0, [pc, #124]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 800234a:	f008 fff3 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800234e:	2200      	movs	r2, #0
 8002350:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002354:	481c      	ldr	r0, [pc, #112]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 8002356:	f008 ffed 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800235a:	2201      	movs	r2, #1
 800235c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002360:	4819      	ldr	r0, [pc, #100]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 8002362:	f008 ffe7 	bl	800b334 <HAL_GPIO_WritePin>
}
 8002366:	e02a      	b.n	80023be <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8002368:	78fb      	ldrb	r3, [r7, #3]
 800236a:	2b57      	cmp	r3, #87	; 0x57
 800236c:	d112      	bne.n	8002394 <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800236e:	2200      	movs	r2, #0
 8002370:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002374:	4814      	ldr	r0, [pc, #80]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 8002376:	f008 ffdd 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800237a:	2200      	movs	r2, #0
 800237c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002380:	4811      	ldr	r0, [pc, #68]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 8002382:	f008 ffd7 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002386:	2200      	movs	r2, #0
 8002388:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800238c:	480e      	ldr	r0, [pc, #56]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 800238e:	f008 ffd1 	bl	800b334 <HAL_GPIO_WritePin>
}
 8002392:	e014      	b.n	80023be <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 8002394:	78fb      	ldrb	r3, [r7, #3]
 8002396:	2b7e      	cmp	r3, #126	; 0x7e
 8002398:	d111      	bne.n	80023be <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800239a:	2201      	movs	r2, #1
 800239c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023a0:	4809      	ldr	r0, [pc, #36]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 80023a2:	f008 ffc7 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80023a6:	2201      	movs	r2, #1
 80023a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023ac:	4806      	ldr	r0, [pc, #24]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 80023ae:	f008 ffc1 	bl	800b334 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80023b2:	2201      	movs	r2, #1
 80023b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023b8:	4803      	ldr	r0, [pc, #12]	; (80023c8 <_ZN3LED9fullColorEc+0x174>)
 80023ba:	f008 ffbb 	bl	800b334 <HAL_GPIO_WritePin>
}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	40020000 	.word	0x40020000

080023cc <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	460b      	mov	r3, r1
 80023d6:	70fb      	strb	r3, [r7, #3]
 80023d8:	4613      	mov	r3, r2
 80023da:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 80023dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d106      	bne.n	80023f2 <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80023e4:	2201      	movs	r2, #1
 80023e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023ea:	4813      	ldr	r0, [pc, #76]	; (8002438 <_ZN3LED2LREaa+0x6c>)
 80023ec:	f008 ffa2 	bl	800b334 <HAL_GPIO_WritePin>
 80023f0:	e009      	b.n	8002406 <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 80023f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d105      	bne.n	8002406 <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80023fa:	2200      	movs	r2, #0
 80023fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002400:	480d      	ldr	r0, [pc, #52]	; (8002438 <_ZN3LED2LREaa+0x6c>)
 8002402:	f008 ff97 	bl	800b334 <HAL_GPIO_WritePin>

	if(r_status == 1)
 8002406:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800240a:	2b01      	cmp	r3, #1
 800240c:	d106      	bne.n	800241c <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800240e:	2201      	movs	r2, #1
 8002410:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002414:	4808      	ldr	r0, [pc, #32]	; (8002438 <_ZN3LED2LREaa+0x6c>)
 8002416:	f008 ff8d 	bl	800b334 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 800241a:	e009      	b.n	8002430 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 800241c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d105      	bne.n	8002430 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8002424:	2200      	movs	r2, #0
 8002426:	f44f 7100 	mov.w	r1, #512	; 0x200
 800242a:	4803      	ldr	r0, [pc, #12]	; (8002438 <_ZN3LED2LREaa+0x6c>)
 800242c:	f008 ff82 	bl	800b334 <HAL_GPIO_WritePin>
}
 8002430:	bf00      	nop
 8002432:	3708      	adds	r7, #8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40020000 	.word	0x40020000

0800243c <_ZN10LineSensorC1Ev>:
float mon_sens9;
float mon_sens10;
float mon_sens11;
float mon_sens12;

LineSensor::LineSensor()
 800243c:	b580      	push	{r7, lr}
 800243e:	b092      	sub	sp, #72	; 0x48
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff fe92 	bl	8002174 <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	637b      	str	r3, [r7, #52]	; 0x34
 8002454:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002456:	647b      	str	r3, [r7, #68]	; 0x44
 8002458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800245a:	331c      	adds	r3, #28
 800245c:	633b      	str	r3, [r7, #48]	; 0x30
 800245e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002462:	429a      	cmp	r2, r3
 8002464:	d008      	beq.n	8002478 <_ZN10LineSensorC1Ev+0x3c>
 8002466:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002468:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 800246a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800246c:	2200      	movs	r2, #0
 800246e:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8002470:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002472:	3302      	adds	r3, #2
 8002474:	647b      	str	r3, [r7, #68]	; 0x44
 8002476:	e7f2      	b.n	800245e <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 800247e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002482:	643b      	str	r3, [r7, #64]	; 0x40
 8002484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002486:	3338      	adds	r3, #56	; 0x38
 8002488:	627b      	str	r3, [r7, #36]	; 0x24
 800248a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800248c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248e:	429a      	cmp	r2, r3
 8002490:	d009      	beq.n	80024a6 <_ZN10LineSensorC1Ev+0x6a>
 8002492:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002494:	623b      	str	r3, [r7, #32]
		s = 0;
 8002496:	6a3b      	ldr	r3, [r7, #32]
 8002498:	f04f 0200 	mov.w	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 800249e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024a0:	3304      	adds	r3, #4
 80024a2:	643b      	str	r3, [r7, #64]	; 0x40
 80024a4:	e7f1      	b.n	800248a <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80024ac:	61fb      	str	r3, [r7, #28]
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	3338      	adds	r3, #56	; 0x38
 80024b6:	61bb      	str	r3, [r7, #24]
 80024b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d009      	beq.n	80024d4 <_ZN10LineSensorC1Ev+0x98>
 80024c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024c2:	617b      	str	r3, [r7, #20]
		m = 0;
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	f04f 0200 	mov.w	r2, #0
 80024ca:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 80024cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024ce:	3304      	adds	r3, #4
 80024d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024d2:	e7f1      	b.n	80024b8 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 80024da:	613b      	str	r3, [r7, #16]
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	63bb      	str	r3, [r7, #56]	; 0x38
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	3338      	adds	r3, #56	; 0x38
 80024e4:	60fb      	str	r3, [r7, #12]
 80024e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d009      	beq.n	8002502 <_ZN10LineSensorC1Ev+0xc6>
 80024ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024f0:	60bb      	str	r3, [r7, #8]
		s = 1;
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80024f8:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 80024fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024fc:	3304      	adds	r3, #4
 80024fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8002500:	e7f1      	b.n	80024e6 <_ZN10LineSensorC1Ev+0xaa>
	}

}
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4618      	mov	r0, r3
 8002506:	3748      	adds	r7, #72	; 0x48
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	220e      	movs	r2, #14
 8002518:	4619      	mov	r1, r3
 800251a:	4803      	ldr	r0, [pc, #12]	; (8002528 <_ZN10LineSensor8ADCStartEv+0x1c>)
 800251c:	f007 fcda 	bl	8009ed4 <HAL_ADC_Start_DMA>
}
 8002520:	bf00      	nop
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	20044750 	.word	0x20044750

0800252c <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 8002534:	2300      	movs	r3, #0
 8002536:	60fb      	str	r3, [r7, #12]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2b0d      	cmp	r3, #13
 800253c:	dc2f      	bgt.n	800259e <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	3392      	adds	r3, #146	; 0x92
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4413      	add	r3, r2
 8002548:	3304      	adds	r3, #4
 800254a:	ed93 7a00 	vldr	s14, [r3]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	68fa      	ldr	r2, [r7, #12]
 8002552:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002556:	ee07 3a90 	vmov	s15, r3
 800255a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	33a0      	adds	r3, #160	; 0xa0
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	4413      	add	r3, r2
 8002568:	3304      	adds	r3, #4
 800256a:	edd3 7a00 	vldr	s15, [r3]
 800256e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002572:	4b14      	ldr	r3, [pc, #80]	; (80025c4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	4619      	mov	r1, r3
 8002578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	460b      	mov	r3, r1
 8002580:	00db      	lsls	r3, r3, #3
 8002582:	1a5b      	subs	r3, r3, r1
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	68f9      	ldr	r1, [r7, #12]
 8002588:	440b      	add	r3, r1
 800258a:	3306      	adds	r3, #6
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	4413      	add	r3, r2
 8002590:	3304      	adds	r3, #4
 8002592:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	3301      	adds	r3, #1
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	e7cc      	b.n	8002538 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 800259e:	4b09      	ldr	r3, [pc, #36]	; (80025c4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	3301      	adds	r3, #1
 80025a4:	b2da      	uxtb	r2, r3
 80025a6:	4b07      	ldr	r3, [pc, #28]	; (80025c4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80025a8:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 80025aa:	4b06      	ldr	r3, [pc, #24]	; (80025c4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	2b09      	cmp	r3, #9
 80025b0:	d902      	bls.n	80025b8 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 80025b2:	4b04      	ldr	r3, [pc, #16]	; (80025c4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	701a      	strb	r2, [r3, #0]


}
 80025b8:	bf00      	nop
 80025ba:	3714      	adds	r7, #20
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	20000254 	.word	0x20000254

080025c8 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 80025c8:	b490      	push	{r4, r7}
 80025ca:	b08e      	sub	sp, #56	; 0x38
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
	float temp_val[10];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80025d0:	2300      	movs	r3, #0
 80025d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80025d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80025da:	2b0d      	cmp	r3, #13
 80025dc:	f200 8087 	bhi.w	80026ee <_ZN10LineSensor18updateSensorValuesEv+0x126>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80025e0:	2300      	movs	r3, #0
 80025e2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80025e6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80025ea:	2b09      	cmp	r3, #9
 80025ec:	d81c      	bhi.n	8002628 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 80025ee:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 80025f2:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 80025f6:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	4613      	mov	r3, r2
 80025fe:	00db      	lsls	r3, r3, #3
 8002600:	1a9b      	subs	r3, r3, r2
 8002602:	005b      	lsls	r3, r3, #1
 8002604:	4423      	add	r3, r4
 8002606:	3306      	adds	r3, #6
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4403      	add	r3, r0
 800260c:	3304      	adds	r3, #4
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	008b      	lsls	r3, r1, #2
 8002612:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002616:	440b      	add	r3, r1
 8002618:	3b30      	subs	r3, #48	; 0x30
 800261a:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 800261c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002620:	3301      	adds	r3, #1
 8002622:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002626:	e7de      	b.n	80025e6 <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 8002628:	2300      	movs	r3, #0
 800262a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 800262e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002632:	2b09      	cmp	r3, #9
 8002634:	d84d      	bhi.n	80026d2 <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 8002636:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800263a:	3301      	adds	r3, #1
 800263c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002640:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002644:	2b09      	cmp	r3, #9
 8002646:	d83e      	bhi.n	80026c6 <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 8002648:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002652:	4413      	add	r3, r2
 8002654:	3b30      	subs	r3, #48	; 0x30
 8002656:	ed93 7a00 	vldr	s14, [r3]
 800265a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002664:	4413      	add	r3, r2
 8002666:	3b30      	subs	r3, #48	; 0x30
 8002668:	edd3 7a00 	vldr	s15, [r3]
 800266c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002674:	d521      	bpl.n	80026ba <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 8002676:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002680:	4413      	add	r3, r2
 8002682:	3b30      	subs	r3, #48	; 0x30
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8002688:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800268c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002690:	0092      	lsls	r2, r2, #2
 8002692:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002696:	440a      	add	r2, r1
 8002698:	3a30      	subs	r2, #48	; 0x30
 800269a:	6812      	ldr	r2, [r2, #0]
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80026a2:	440b      	add	r3, r1
 80026a4:	3b30      	subs	r3, #48	; 0x30
 80026a6:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 80026a8:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80026b2:	4413      	add	r3, r2
 80026b4:	3b30      	subs	r3, #48	; 0x30
 80026b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026b8:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 80026ba:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80026be:	3301      	adds	r3, #1
 80026c0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80026c4:	e7bc      	b.n	8002640 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 80026c6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80026ca:	3301      	adds	r3, #1
 80026cc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80026d0:	e7ad      	b.n	800262e <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		//sensor[ad_cnt] = ((R_LINESENSE)*(temp_val[5]) + (1.0 - (R_LINESENSE))* (pre_sensor[ad_cnt]));
		sensor[ad_cnt] = temp_val[5];
 80026d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026d6:	69fa      	ldr	r2, [r7, #28]
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	33b0      	adds	r3, #176	; 0xb0
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	440b      	add	r3, r1
 80026e0:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80026e2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026e6:	3301      	adds	r3, #1
 80026e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80026ec:	e773      	b.n	80025d6 <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}

	mon_sens = store_vals_[5][5];
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80026f4:	4a26      	ldr	r2, [pc, #152]	; (8002790 <_ZN10LineSensor18updateSensorValuesEv+0x1c8>)
 80026f6:	6013      	str	r3, [r2, #0]
	mon_sens_lpf = sensor[5];
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80026fe:	4a25      	ldr	r2, [pc, #148]	; (8002794 <_ZN10LineSensor18updateSensorValuesEv+0x1cc>)
 8002700:	6013      	str	r3, [r2, #0]

	mon_sens0 = sensor[0];
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8002708:	4a23      	ldr	r2, [pc, #140]	; (8002798 <_ZN10LineSensor18updateSensorValuesEv+0x1d0>)
 800270a:	6013      	str	r3, [r2, #0]
	mon_sens1 = sensor[1];
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8002712:	4a22      	ldr	r2, [pc, #136]	; (800279c <_ZN10LineSensor18updateSensorValuesEv+0x1d4>)
 8002714:	6013      	str	r3, [r2, #0]
	mon_sens2 = sensor[2];
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800271c:	4a20      	ldr	r2, [pc, #128]	; (80027a0 <_ZN10LineSensor18updateSensorValuesEv+0x1d8>)
 800271e:	6013      	str	r3, [r2, #0]
	mon_sens3 = sensor[3];
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8002726:	4a1f      	ldr	r2, [pc, #124]	; (80027a4 <_ZN10LineSensor18updateSensorValuesEv+0x1dc>)
 8002728:	6013      	str	r3, [r2, #0]
	mon_sens4 = sensor[4];
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f8d3 32d0 	ldr.w	r3, [r3, #720]	; 0x2d0
 8002730:	4a1d      	ldr	r2, [pc, #116]	; (80027a8 <_ZN10LineSensor18updateSensorValuesEv+0x1e0>)
 8002732:	6013      	str	r3, [r2, #0]
	mon_sens5 = sensor[5];
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800273a:	4a1c      	ldr	r2, [pc, #112]	; (80027ac <_ZN10LineSensor18updateSensorValuesEv+0x1e4>)
 800273c:	6013      	str	r3, [r2, #0]
	mon_sens6 = sensor[6];
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8002744:	4a1a      	ldr	r2, [pc, #104]	; (80027b0 <_ZN10LineSensor18updateSensorValuesEv+0x1e8>)
 8002746:	6013      	str	r3, [r2, #0]
	mon_sens7 = sensor[7];
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f8d3 32dc 	ldr.w	r3, [r3, #732]	; 0x2dc
 800274e:	4a19      	ldr	r2, [pc, #100]	; (80027b4 <_ZN10LineSensor18updateSensorValuesEv+0x1ec>)
 8002750:	6013      	str	r3, [r2, #0]
	mon_sens8 = sensor[8];
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f8d3 32e0 	ldr.w	r3, [r3, #736]	; 0x2e0
 8002758:	4a17      	ldr	r2, [pc, #92]	; (80027b8 <_ZN10LineSensor18updateSensorValuesEv+0x1f0>)
 800275a:	6013      	str	r3, [r2, #0]
	mon_sens9 = sensor[9];
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f8d3 32e4 	ldr.w	r3, [r3, #740]	; 0x2e4
 8002762:	4a16      	ldr	r2, [pc, #88]	; (80027bc <_ZN10LineSensor18updateSensorValuesEv+0x1f4>)
 8002764:	6013      	str	r3, [r2, #0]
	mon_sens10 = sensor[10];
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800276c:	4a14      	ldr	r2, [pc, #80]	; (80027c0 <_ZN10LineSensor18updateSensorValuesEv+0x1f8>)
 800276e:	6013      	str	r3, [r2, #0]
	mon_sens11 = sensor[11];
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8002776:	4a13      	ldr	r2, [pc, #76]	; (80027c4 <_ZN10LineSensor18updateSensorValuesEv+0x1fc>)
 8002778:	6013      	str	r3, [r2, #0]
	mon_sens12 = sensor[12];
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8002780:	4a11      	ldr	r2, [pc, #68]	; (80027c8 <_ZN10LineSensor18updateSensorValuesEv+0x200>)
 8002782:	6013      	str	r3, [r2, #0]
}
 8002784:	bf00      	nop
 8002786:	3738      	adds	r7, #56	; 0x38
 8002788:	46bd      	mov	sp, r7
 800278a:	bc90      	pop	{r4, r7}
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	20000218 	.word	0x20000218
 8002794:	2000021c 	.word	0x2000021c
 8002798:	20000220 	.word	0x20000220
 800279c:	20000224 	.word	0x20000224
 80027a0:	20000228 	.word	0x20000228
 80027a4:	2000022c 	.word	0x2000022c
 80027a8:	20000230 	.word	0x20000230
 80027ac:	20000234 	.word	0x20000234
 80027b0:	20000238 	.word	0x20000238
 80027b4:	2000023c 	.word	0x2000023c
 80027b8:	20000240 	.word	0x20000240
 80027bc:	20000244 	.word	0x20000244
 80027c0:	20000248 	.word	0x20000248
 80027c4:	2000024c 	.word	0x2000024c
 80027c8:	20000250 	.word	0x20000250

080027cc <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b0a0      	sub	sp, #128	; 0x80
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 80027d4:	2064      	movs	r0, #100	; 0x64
 80027d6:	f007 fb17 	bl	8009e08 <HAL_Delay>

	lcd_clear();
 80027da:	f7fe fc61 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80027de:	2100      	movs	r1, #0
 80027e0:	2000      	movs	r0, #0
 80027e2:	f7fe fc6d 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 80027e6:	4886      	ldr	r0, [pc, #536]	; (8002a00 <_ZN10LineSensor11calibrationEv+0x234>)
 80027e8:	f7fe fc94 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80027ec:	2101      	movs	r1, #1
 80027ee:	2000      	movs	r0, #0
 80027f0:	f7fe fc66 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 80027f4:	4883      	ldr	r0, [pc, #524]	; (8002a04 <_ZN10LineSensor11calibrationEv+0x238>)
 80027f6:	f7fe fc8d 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80027fa:	2300      	movs	r3, #0
 80027fc:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002800:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002804:	2b0d      	cmp	r3, #13
 8002806:	d823      	bhi.n	8002850 <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 8002808:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 800280c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002810:	6879      	ldr	r1, [r7, #4]
 8002812:	32b0      	adds	r2, #176	; 0xb0
 8002814:	0092      	lsls	r2, r2, #2
 8002816:	440a      	add	r2, r1
 8002818:	6812      	ldr	r2, [r2, #0]
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002820:	440b      	add	r3, r1
 8002822:	3b40      	subs	r3, #64	; 0x40
 8002824:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 8002826:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 800282a:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800282e:	6879      	ldr	r1, [r7, #4]
 8002830:	32b0      	adds	r2, #176	; 0xb0
 8002832:	0092      	lsls	r2, r2, #2
 8002834:	440a      	add	r2, r1
 8002836:	6812      	ldr	r2, [r2, #0]
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800283e:	440b      	add	r3, r1
 8002840:	3b78      	subs	r3, #120	; 0x78
 8002842:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002844:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002848:	3301      	adds	r3, #1
 800284a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 800284e:	e7d7      	b.n	8002800 <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 8002856:	4618      	mov	r0, r3
 8002858:	f7ff fc98 	bl	800218c <_ZN8JoyStick8getValueEv>
 800285c:	4603      	mov	r3, r0
 800285e:	2b02      	cmp	r3, #2
 8002860:	bf14      	ite	ne
 8002862:	2301      	movne	r3, #1
 8002864:	2300      	moveq	r3, #0
 8002866:	b2db      	uxtb	r3, r3
 8002868:	2b00      	cmp	r3, #0
 800286a:	d079      	beq.n	8002960 <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800286c:	2300      	movs	r3, #0
 800286e:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002872:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002876:	2b0d      	cmp	r3, #13
 8002878:	d850      	bhi.n	800291c <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 800287a:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002884:	4413      	add	r3, r2
 8002886:	3b40      	subs	r3, #64	; 0x40
 8002888:	ed93 7a00 	vldr	s14, [r3]
 800288c:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	33b0      	adds	r3, #176	; 0xb0
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	4413      	add	r3, r2
 8002898:	edd3 7a00 	vldr	s15, [r3]
 800289c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a4:	d50f      	bpl.n	80028c6 <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 80028a6:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 80028aa:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80028ae:	6879      	ldr	r1, [r7, #4]
 80028b0:	32b0      	adds	r2, #176	; 0xb0
 80028b2:	0092      	lsls	r2, r2, #2
 80028b4:	440a      	add	r2, r1
 80028b6:	6812      	ldr	r2, [r2, #0]
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80028be:	440b      	add	r3, r1
 80028c0:	3b40      	subs	r3, #64	; 0x40
 80028c2:	601a      	str	r2, [r3, #0]
 80028c4:	e024      	b.n	8002910 <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 80028c6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80028d0:	4413      	add	r3, r2
 80028d2:	3b78      	subs	r3, #120	; 0x78
 80028d4:	ed93 7a00 	vldr	s14, [r3]
 80028d8:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	33b0      	adds	r3, #176	; 0xb0
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	4413      	add	r3, r2
 80028e4:	edd3 7a00 	vldr	s15, [r3]
 80028e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f0:	dd0e      	ble.n	8002910 <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 80028f2:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 80028f6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	32b0      	adds	r2, #176	; 0xb0
 80028fe:	0092      	lsls	r2, r2, #2
 8002900:	440a      	add	r2, r1
 8002902:	6812      	ldr	r2, [r2, #0]
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800290a:	440b      	add	r3, r1
 800290c:	3b78      	subs	r3, #120	; 0x78
 800290e:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002910:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002914:	3301      	adds	r3, #1
 8002916:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 800291a:	e7aa      	b.n	8002872 <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f203 23be 	addw	r3, r3, #702	; 0x2be
 8002922:	4618      	mov	r0, r3
 8002924:	f002 fd86 	bl	8005434 <_ZN12RotarySwitch8getValueEv>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	bf0c      	ite	eq
 800292e:	2301      	moveq	r3, #1
 8002930:	2300      	movne	r3, #0
 8002932:	b2db      	uxtb	r3, r3
 8002934:	2b00      	cmp	r3, #0
 8002936:	d009      	beq.n	800294c <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800293e:	2201      	movs	r2, #1
 8002940:	f04f 31ff 	mov.w	r1, #4294967295
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff fd41 	bl	80023cc <_ZN3LED2LREaa>
 800294a:	e781      	b.n	8002850 <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 8002952:	2200      	movs	r2, #0
 8002954:	f04f 31ff 	mov.w	r1, #4294967295
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff fd37 	bl	80023cc <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 800295e:	e777      	b.n	8002850 <_ZN10LineSensor11calibrationEv+0x84>
		printf("%f, ", m);
	}
		printf("\n");
	*/

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002960:	2300      	movs	r3, #0
 8002962:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002966:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800296a:	2b0d      	cmp	r3, #13
 800296c:	d826      	bhi.n	80029bc <_ZN10LineSensor11calibrationEv+0x1f0>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 800296e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002978:	4413      	add	r3, r2
 800297a:	3b40      	subs	r3, #64	; 0x40
 800297c:	ed93 7a00 	vldr	s14, [r3]
 8002980:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800298a:	4413      	add	r3, r2
 800298c:	3b78      	subs	r3, #120	; 0x78
 800298e:	edd3 7a00 	vldr	s15, [r3]
 8002992:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002996:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800299a:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8002a08 <_ZN10LineSensor11calibrationEv+0x23c>
 800299e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	3392      	adds	r3, #146	; 0x92
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	4413      	add	r3, r2
 80029aa:	3304      	adds	r3, #4
 80029ac:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80029b0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80029b4:	3301      	adds	r3, #1
 80029b6:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 80029ba:	e7d4      	b.n	8002966 <_ZN10LineSensor11calibrationEv+0x19a>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80029bc:	2300      	movs	r3, #0
 80029be:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80029c2:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80029c6:	2b0d      	cmp	r3, #13
 80029c8:	d815      	bhi.n	80029f6 <_ZN10LineSensor11calibrationEv+0x22a>
		offset_values_[i] = min_values[i];
 80029ca:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 80029ce:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80029d2:	0092      	lsls	r2, r2, #2
 80029d4:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80029d8:	440a      	add	r2, r1
 80029da:	3a78      	subs	r2, #120	; 0x78
 80029dc:	6812      	ldr	r2, [r2, #0]
 80029de:	6879      	ldr	r1, [r7, #4]
 80029e0:	33a0      	adds	r3, #160	; 0xa0
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	440b      	add	r3, r1
 80029e6:	3304      	adds	r3, #4
 80029e8:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80029ea:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80029ee:	3301      	adds	r3, #1
 80029f0:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80029f4:	e7e5      	b.n	80029c2 <_ZN10LineSensor11calibrationEv+0x1f6>
	}


}
 80029f6:	bf00      	nop
 80029f8:	3780      	adds	r7, #128	; 0x80
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	08019cfc 	.word	0x08019cfc
 8002a04:	08019d08 	.word	0x08019d08
 8002a08:	447a0000 	.word	0x447a0000

08002a0c <_ZN10LineSensor13emergencyStopEv>:
{
	//printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b085      	sub	sp, #20
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
	uint16_t out_cnt = 0;
 8002a14:	2300      	movs	r3, #0
 8002a16:	81fb      	strh	r3, [r7, #14]
	/*
	for(const auto & s : sensor){
		if(s >= 550) out_cnt++;
	}
	*/
	for(uint16_t i = 3; i <= 10; i++){
 8002a18:	2303      	movs	r3, #3
 8002a1a:	81bb      	strh	r3, [r7, #12]
 8002a1c:	89bb      	ldrh	r3, [r7, #12]
 8002a1e:	2b0a      	cmp	r3, #10
 8002a20:	d814      	bhi.n	8002a4c <_ZN10LineSensor13emergencyStopEv+0x40>
		if(sensor[i] >= 550) out_cnt++;
 8002a22:	89bb      	ldrh	r3, [r7, #12]
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	33b0      	adds	r3, #176	; 0xb0
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4413      	add	r3, r2
 8002a2c:	edd3 7a00 	vldr	s15, [r3]
 8002a30:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002aa0 <_ZN10LineSensor13emergencyStopEv+0x94>
 8002a34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a3c:	db02      	blt.n	8002a44 <_ZN10LineSensor13emergencyStopEv+0x38>
 8002a3e:	89fb      	ldrh	r3, [r7, #14]
 8002a40:	3301      	adds	r3, #1
 8002a42:	81fb      	strh	r3, [r7, #14]
	for(uint16_t i = 3; i <= 10; i++){
 8002a44:	89bb      	ldrh	r3, [r7, #12]
 8002a46:	3301      	adds	r3, #1
 8002a48:	81bb      	strh	r3, [r7, #12]
 8002a4a:	e7e7      	b.n	8002a1c <_ZN10LineSensor13emergencyStopEv+0x10>
	}

	if(out_cnt >= 8){
 8002a4c:	89fb      	ldrh	r3, [r7, #14]
 8002a4e:	2b07      	cmp	r3, #7
 8002a50:	d906      	bls.n	8002a60 <_ZN10LineSensor13emergencyStopEv+0x54>
		cnt++;
 8002a52:	4b14      	ldr	r3, [pc, #80]	; (8002aa4 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a54:	881b      	ldrh	r3, [r3, #0]
 8002a56:	3301      	adds	r3, #1
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	4b12      	ldr	r3, [pc, #72]	; (8002aa4 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a5c:	801a      	strh	r2, [r3, #0]
 8002a5e:	e002      	b.n	8002a66 <_ZN10LineSensor13emergencyStopEv+0x5a>
	}
	else{
		cnt = 0;
 8002a60:	4b10      	ldr	r3, [pc, #64]	; (8002aa4 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 100){
 8002a66:	4b0f      	ldr	r3, [pc, #60]	; (8002aa4 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a68:	881b      	ldrh	r3, [r3, #0]
 8002a6a:	2b63      	cmp	r3, #99	; 0x63
 8002a6c:	d903      	bls.n	8002a76 <_ZN10LineSensor13emergencyStopEv+0x6a>
		flag = true;
 8002a6e:	4b0e      	ldr	r3, [pc, #56]	; (8002aa8 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 8002a70:	2201      	movs	r2, #1
 8002a72:	701a      	strb	r2, [r3, #0]
 8002a74:	e002      	b.n	8002a7c <_ZN10LineSensor13emergencyStopEv+0x70>
	}
	else flag = false;
 8002a76:	4b0c      	ldr	r3, [pc, #48]	; (8002aa8 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	701a      	strb	r2, [r3, #0]

	if(cnt >= 10000) cnt = 10000;
 8002a7c:	4b09      	ldr	r3, [pc, #36]	; (8002aa4 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a7e:	881b      	ldrh	r3, [r3, #0]
 8002a80:	f242 720f 	movw	r2, #9999	; 0x270f
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d903      	bls.n	8002a90 <_ZN10LineSensor13emergencyStopEv+0x84>
 8002a88:	4b06      	ldr	r3, [pc, #24]	; (8002aa4 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002a8a:	f242 7210 	movw	r2, #10000	; 0x2710
 8002a8e:	801a      	strh	r2, [r3, #0]

	return flag;
 8002a90:	4b05      	ldr	r3, [pc, #20]	; (8002aa8 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 8002a92:	781b      	ldrb	r3, [r3, #0]

}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3714      	adds	r7, #20
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr
 8002aa0:	44098000 	.word	0x44098000
 8002aa4:	20000256 	.word	0x20000256
 8002aa8:	20000258 	.word	0x20000258

08002aac <_ZSt3absd>:
// 2294. <cstdlib> should declare abs(double)

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 8002aac:	b490      	push	{r4, r7}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	ed87 0b00 	vstr	d0, [r7]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	f022 4400 	bic.w	r4, r2, #2147483648	; 0x80000000
 8002abe:	ec44 3b17 	vmov	d7, r3, r4
 8002ac2:	eeb0 0a47 	vmov.f32	s0, s14
 8002ac6:	eef0 0a67 	vmov.f32	s1, s15
 8002aca:	3708      	adds	r7, #8
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc90      	pop	{r4, r7}
 8002ad0:	4770      	bx	lr

08002ad2 <_ZSt3absf>:

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002ad2:	b480      	push	{r7}
 8002ad4:	b083      	sub	sp, #12
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	ed87 0a01 	vstr	s0, [r7, #4]
 8002adc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ae0:	eef0 7ae7 	vabs.f32	s15, s15
 8002ae4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr

08002af2 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>:
float mon_ref_dis, mon_current_dis;
uint16_t mon_vel_idx, mon_i;
float mon_tar_vel;


LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl, SideSensor *side_sensor, Encoder *encoder, Odometry *odometry, Logger *logger, IMU *imu, ESC *esc) :
 8002af2:	b480      	push	{r7}
 8002af4:	b087      	sub	sp, #28
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	60f8      	str	r0, [r7, #12]
 8002afa:	60b9      	str	r1, [r7, #8]
 8002afc:	607a      	str	r2, [r7, #4]
 8002afe:	603b      	str	r3, [r7, #0]
				kp_(0), kd_(0), ki_(0),
				excution_flag_(false), i_reset_flag_(false), normal_ratio_(0),
				target_velocity_(0), max_velocity_(0), max_velocity2_(0), min_velocity_(0), min_velocity2_(0), logging_flag_(false),
				ref_distance_(0), velocity_play_flag_(false), velocity_table_idx_(0), mode_selector_(0), crossline_idx_(0), sideline_idx_(0), all_sideline_idx_(0),
				ignore_crossline_flag_(false), stable_flag_(false), stable_cnt_reset_flag_(false), max_acc_(0), max_dec_(0), max_acc2_(0), max_dec2_(0), correction_check_cnt_(0), all_sideline_flag_(false)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f04f 0200 	mov.w	r2, #0
 8002b06:	629a      	str	r2, [r3, #40]	; 0x28
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f04f 0200 	mov.w	r2, #0
 8002b0e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f04f 0200 	mov.w	r2, #0
 8002b16:	631a      	str	r2, [r3, #48]	; 0x30
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f04f 0200 	mov.w	r2, #0
 8002b2e:	645a      	str	r2, [r3, #68]	; 0x44
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f04f 0200 	mov.w	r2, #0
 8002b36:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f04f 0200 	mov.w	r2, #0
 8002b40:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f04f 0200 	mov.w	r2, #0
 8002b4a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f04f 0200 	mov.w	r2, #0
 8002b54:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f04f 0200 	mov.w	r2, #0
 8002b5e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8002b70:	330c      	adds	r3, #12
 8002b72:	f04f 0200 	mov.w	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002b7e:	3350      	adds	r3, #80	; 0x50
 8002b80:	2200      	movs	r2, #0
 8002b82:	701a      	strb	r2, [r3, #0]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002b8a:	3352      	adds	r3, #82	; 0x52
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	801a      	strh	r2, [r3, #0]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002b96:	3354      	adds	r3, #84	; 0x54
 8002b98:	2200      	movs	r2, #0
 8002b9a:	801a      	strh	r2, [r3, #0]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002ba2:	3388      	adds	r3, #136	; 0x88
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	801a      	strh	r2, [r3, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002bae:	338a      	adds	r3, #138	; 0x8a
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	801a      	strh	r2, [r3, #0]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002bba:	338c      	adds	r3, #140	; 0x8c
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	801a      	strh	r2, [r3, #0]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002bc6:	338e      	adds	r3, #142	; 0x8e
 8002bc8:	2200      	movs	r2, #0
 8002bca:	701a      	strb	r2, [r3, #0]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002bd2:	338f      	adds	r3, #143	; 0x8f
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	701a      	strb	r2, [r3, #0]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002bde:	3390      	adds	r3, #144	; 0x90
 8002be0:	2200      	movs	r2, #0
 8002be2:	701a      	strb	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002bea:	3394      	adds	r3, #148	; 0x94
 8002bec:	f04f 0200 	mov.w	r2, #0
 8002bf0:	601a      	str	r2, [r3, #0]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002bf8:	3398      	adds	r3, #152	; 0x98
 8002bfa:	f04f 0200 	mov.w	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002c06:	339c      	adds	r3, #156	; 0x9c
 8002c08:	f04f 0200 	mov.w	r2, #0
 8002c0c:	601a      	str	r2, [r3, #0]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002c14:	33a0      	adds	r3, #160	; 0xa0
 8002c16:	f04f 0200 	mov.w	r2, #0
 8002c1a:	601a      	str	r2, [r3, #0]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002c22:	33a4      	adds	r3, #164	; 0xa4
 8002c24:	2200      	movs	r2, #0
 8002c26:	801a      	strh	r2, [r3, #0]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002c2e:	33a6      	adds	r3, #166	; 0xa6
 8002c30:	2200      	movs	r2, #0
 8002c32:	701a      	strb	r2, [r3, #0]

{
	motor_ = motor;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	683a      	ldr	r2, [r7, #0]
 8002c44:	609a      	str	r2, [r3, #8]
	side_sensor_ = side_sensor;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6a3a      	ldr	r2, [r7, #32]
 8002c4a:	611a      	str	r2, [r3, #16]
	encoder_ = encoder;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c50:	615a      	str	r2, [r3, #20]
	odometry_ = odometry;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c56:	619a      	str	r2, [r3, #24]
	logger_ = logger;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c5c:	61da      	str	r2, [r3, #28]
	imu_ = imu;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c62:	621a      	str	r2, [r3, #32]
	esc_ = esc;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c68:	625a      	str	r2, [r3, #36]	; 0x24

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	82fb      	strh	r3, [r7, #22]
 8002c6e:	8afb      	ldrh	r3, [r7, #22]
 8002c70:	f241 726f 	movw	r2, #5999	; 0x176f
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d80d      	bhi.n	8002c94 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1a2>
		velocity_table_[i] = 0;
 8002c78:	8afb      	ldrh	r3, [r7, #22]
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8002c80:	3304      	adds	r3, #4
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4413      	add	r3, r2
 8002c86:	f04f 0200 	mov.w	r2, #0
 8002c8a:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002c8c:	8afb      	ldrh	r3, [r7, #22]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	82fb      	strh	r3, [r7, #22]
 8002c92:	e7ec      	b.n	8002c6e <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x17c>
	}
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002c94:	2300      	movs	r3, #0
 8002c96:	82bb      	strh	r3, [r7, #20]
 8002c98:	8abb      	ldrh	r3, [r7, #20]
 8002c9a:	2b63      	cmp	r3, #99	; 0x63
 8002c9c:	d80d      	bhi.n	8002cba <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1c8>
		crossline_distance_[i] = 0;
 8002c9e:	8abb      	ldrh	r3, [r7, #20]
 8002ca0:	68fa      	ldr	r2, [r7, #12]
 8002ca2:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8002ca6:	3316      	adds	r3, #22
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	4413      	add	r3, r2
 8002cac:	f04f 0200 	mov.w	r2, #0
 8002cb0:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002cb2:	8abb      	ldrh	r3, [r7, #20]
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	82bb      	strh	r3, [r7, #20]
 8002cb8:	e7ee      	b.n	8002c98 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1a6>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002cba:	2300      	movs	r3, #0
 8002cbc:	827b      	strh	r3, [r7, #18]
 8002cbe:	8a7b      	ldrh	r3, [r7, #18]
 8002cc0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002cc4:	d20d      	bcs.n	8002ce2 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1f0>
		sideline_distance_[i] = 0;
 8002cc6:	8a7b      	ldrh	r3, [r7, #18]
 8002cc8:	68fa      	ldr	r2, [r7, #12]
 8002cca:	f503 533d 	add.w	r3, r3, #12096	; 0x2f40
 8002cce:	333a      	adds	r3, #58	; 0x3a
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	4413      	add	r3, r2
 8002cd4:	f04f 0200 	mov.w	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002cda:	8a7b      	ldrh	r3, [r7, #18]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	827b      	strh	r3, [r7, #18]
 8002ce0:	e7ed      	b.n	8002cbe <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1cc>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	823b      	strh	r3, [r7, #16]
 8002ce6:	8a3b      	ldrh	r3, [r7, #16]
 8002ce8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002cec:	d20d      	bcs.n	8002d0a <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x218>
		all_sideline_distance_[i] = 0;
 8002cee:	8a3b      	ldrh	r3, [r7, #16]
 8002cf0:	68fa      	ldr	r2, [r7, #12]
 8002cf2:	f503 5345 	add.w	r3, r3, #12608	; 0x3140
 8002cf6:	332e      	adds	r3, #46	; 0x2e
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	4413      	add	r3, r2
 8002cfc:	f04f 0200 	mov.w	r2, #0
 8002d00:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002d02:	8a3b      	ldrh	r3, [r7, #16]
 8002d04:	3301      	adds	r3, #1
 8002d06:	823b      	strh	r3, [r7, #16]
 8002d08:	e7ed      	b.n	8002ce6 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1f4>
	}
}
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	371c      	adds	r7, #28
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr

08002d18 <_ZN9LineTrace9calcErrorEv>:

// ---------------------------------------------------------------------------------------------------//
// -------------------------------------Sensor angle based line following --------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::calcError()
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
	/*
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
	*/

	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	ed93 7ab3 	vldr	s14, [r3, #716]	; 0x2cc
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 8002d30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002d3c:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10]);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	edd3 6ab8 	vldr	s13, [r3, #736]	; 0x2e0
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 8002d50:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8002d5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002d60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d64:	edc7 7a03 	vstr	s15, [r7, #12]
	mon_diff = diff;
 8002d68:	4a06      	ldr	r2, [pc, #24]	; (8002d84 <_ZN9LineTrace9calcErrorEv+0x6c>)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6013      	str	r3, [r2, #0]

	//diff = ((R_DIFF)*(diff) + (1.0 - (R_DIFF))* (pre_diff));
	//mon_diff_lpf = diff;

	return diff;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	ee07 3a90 	vmov	s15, r3

}
 8002d74:	eeb0 0a67 	vmov.f32	s0, s15
 8002d78:	3714      	adds	r7, #20
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	2000025c 	.word	0x2000025c

08002d88 <_ZN9LineTrace8pidTraceEv>:
}
// ---------------------------------------------------------------------------------------------------//
// ----------------------------------Standar line following ------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::pidTrace()
{
 8002d88:	b5b0      	push	{r4, r5, r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f7ff ffc1 	bl	8002d18 <_ZN9LineTrace9calcErrorEv>
 8002d96:	ed87 0a03 	vstr	s0, [r7, #12]
	static float pre_diff = 0;
	float p, d;
	static float i;

	if(i_reset_flag_ == true){
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d007      	beq.n	8002db4 <_ZN9LineTrace8pidTraceEv+0x2c>
		i = 0;
 8002da4:	4b66      	ldr	r3, [pc, #408]	; (8002f40 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002da6:	f04f 0200 	mov.w	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}

	if(mode_selector_ == FIRST_RUNNING){
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002dba:	3354      	adds	r3, #84	; 0x54
 8002dbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d14c      	bne.n	8002e5e <_ZN9LineTrace8pidTraceEv+0xd6>
		p = kp_slow_ * diff;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002dca:	ed97 7a03 	vldr	s14, [r7, #12]
 8002dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dd2:	edc7 7a05 	vstr	s15, [r7, #20]
		d = kd_slow_ * (diff - pre_diff) / DELTA_T;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8002ddc:	4b59      	ldr	r3, [pc, #356]	; (8002f44 <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002dde:	edd3 7a00 	vldr	s15, [r3]
 8002de2:	edd7 6a03 	vldr	s13, [r7, #12]
 8002de6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dee:	ee17 0a90 	vmov	r0, s15
 8002df2:	f7fd fbc1 	bl	8000578 <__aeabi_f2d>
 8002df6:	a350      	add	r3, pc, #320	; (adr r3, 8002f38 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dfc:	f7fd fd3e 	bl	800087c <__aeabi_ddiv>
 8002e00:	4603      	mov	r3, r0
 8002e02:	460c      	mov	r4, r1
 8002e04:	4618      	mov	r0, r3
 8002e06:	4621      	mov	r1, r4
 8002e08:	f7fd ff06 	bl	8000c18 <__aeabi_d2f>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	613b      	str	r3, [r7, #16]
		i += ki_slow_ * diff * DELTA_T;
 8002e10:	4b4b      	ldr	r3, [pc, #300]	; (8002f40 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7fd fbaf 	bl	8000578 <__aeabi_f2d>
 8002e1a:	4604      	mov	r4, r0
 8002e1c:	460d      	mov	r5, r1
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002e24:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e2c:	ee17 0a90 	vmov	r0, s15
 8002e30:	f7fd fba2 	bl	8000578 <__aeabi_f2d>
 8002e34:	a340      	add	r3, pc, #256	; (adr r3, 8002f38 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e3a:	f7fd fbf5 	bl	8000628 <__aeabi_dmul>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	460b      	mov	r3, r1
 8002e42:	4620      	mov	r0, r4
 8002e44:	4629      	mov	r1, r5
 8002e46:	f7fd fa39 	bl	80002bc <__adddf3>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	460c      	mov	r4, r1
 8002e4e:	4618      	mov	r0, r3
 8002e50:	4621      	mov	r1, r4
 8002e52:	f7fd fee1 	bl	8000c18 <__aeabi_d2f>
 8002e56:	4602      	mov	r2, r0
 8002e58:	4b39      	ldr	r3, [pc, #228]	; (8002f40 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002e5a:	601a      	str	r2, [r3, #0]
 8002e5c:	e04b      	b.n	8002ef6 <_ZN9LineTrace8pidTraceEv+0x16e>
	}
	else{
		p = kp_ * diff;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002e64:	ed97 7a03 	vldr	s14, [r7, #12]
 8002e68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e6c:	edc7 7a05 	vstr	s15, [r7, #20]
		d = kd_ * (diff - pre_diff) / DELTA_T;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002e76:	4b33      	ldr	r3, [pc, #204]	; (8002f44 <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002e78:	edd3 7a00 	vldr	s15, [r3]
 8002e7c:	edd7 6a03 	vldr	s13, [r7, #12]
 8002e80:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002e84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e88:	ee17 0a90 	vmov	r0, s15
 8002e8c:	f7fd fb74 	bl	8000578 <__aeabi_f2d>
 8002e90:	a329      	add	r3, pc, #164	; (adr r3, 8002f38 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e96:	f7fd fcf1 	bl	800087c <__aeabi_ddiv>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	460c      	mov	r4, r1
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	4621      	mov	r1, r4
 8002ea2:	f7fd feb9 	bl	8000c18 <__aeabi_d2f>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	613b      	str	r3, [r7, #16]
		i += ki_ * diff * DELTA_T;
 8002eaa:	4b25      	ldr	r3, [pc, #148]	; (8002f40 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7fd fb62 	bl	8000578 <__aeabi_f2d>
 8002eb4:	4604      	mov	r4, r0
 8002eb6:	460d      	mov	r5, r1
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8002ebe:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ec6:	ee17 0a90 	vmov	r0, s15
 8002eca:	f7fd fb55 	bl	8000578 <__aeabi_f2d>
 8002ece:	a31a      	add	r3, pc, #104	; (adr r3, 8002f38 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ed4:	f7fd fba8 	bl	8000628 <__aeabi_dmul>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	460b      	mov	r3, r1
 8002edc:	4620      	mov	r0, r4
 8002ede:	4629      	mov	r1, r5
 8002ee0:	f7fd f9ec 	bl	80002bc <__adddf3>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	460c      	mov	r4, r1
 8002ee8:	4618      	mov	r0, r3
 8002eea:	4621      	mov	r1, r4
 8002eec:	f7fd fe94 	bl	8000c18 <__aeabi_d2f>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	4b13      	ldr	r3, [pc, #76]	; (8002f40 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002ef4:	601a      	str	r2, [r3, #0]
	}

	float rotation_ratio = p + d + i;
 8002ef6:	ed97 7a05 	vldr	s14, [r7, #20]
 8002efa:	edd7 7a04 	vldr	s15, [r7, #16]
 8002efe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f02:	4b0f      	ldr	r3, [pc, #60]	; (8002f40 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002f04:	edd3 7a00 	vldr	s15, [r3]
 8002f08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f0c:	edc7 7a02 	vstr	s15, [r7, #8]

	velocity_ctrl_->setTranslationVelocityOnly(target_velocity_, rotation_ratio);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002f1a:	edd7 0a02 	vldr	s1, [r7, #8]
 8002f1e:	eeb0 0a67 	vmov.f32	s0, s15
 8002f22:	4610      	mov	r0, r2
 8002f24:	f002 ffb4 	bl	8005e90 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>

	pre_diff = diff;
 8002f28:	4a06      	ldr	r2, [pc, #24]	; (8002f44 <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6013      	str	r3, [r2, #0]

}
 8002f2e:	bf00      	nop
 8002f30:	3718      	adds	r7, #24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bdb0      	pop	{r4, r5, r7, pc}
 8002f36:	bf00      	nop
 8002f38:	d2f1a9fc 	.word	0xd2f1a9fc
 8002f3c:	3f50624d 	.word	0x3f50624d
 8002f40:	20000280 	.word	0x20000280
 8002f44:	2000027c 	.word	0x2000027c

08002f48 <_ZN9LineTrace11loggerStartEv>:

// ---------------------------------------------------------------------------------------//
// -------------------------------------Logging-------------------------------------------//
// ---------------------------------------------------------------------------------------//
void LineTrace::loggerStart()
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
	encoder_->clearDistance10mm();
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	695b      	ldr	r3, [r3, #20]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7fe fbe3 	bl	8001720 <_ZN7Encoder17clearDistance10mmEv>
	odometry_->clearPotition();
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f002 f92a 	bl	80051b8 <_ZN8Odometry13clearPotitionEv>
	logger_->resetLogs2();
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	69db      	ldr	r3, [r3, #28]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f001 fe42 	bl	8004bf2 <_ZN6Logger10resetLogs2Ev>

	logging_flag_ = true;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2201      	movs	r2, #1
 8002f72:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
}
 8002f76:	bf00      	nop
 8002f78:	3708      	adds	r7, #8
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <_ZN9LineTrace10loggerStopEv>:

void LineTrace::loggerStop()
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b082      	sub	sp, #8
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	69db      	ldr	r3, [r3, #28]
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f001 fea3 	bl	8004cd6 <_ZN6Logger4stopEv>
	logging_flag_ = false;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
}
 8002f98:	bf00      	nop
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <_ZN9LineTrace22storeCrossLineDistanceEv>:

void LineTrace::storeCrossLineDistance()
{
 8002fa0:	b590      	push	{r4, r7, lr}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
	crossline_distance_[crossline_idx_] = encoder_->getTotalDistance();
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	695a      	ldr	r2, [r3, #20]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002fb2:	3388      	adds	r3, #136	; 0x88
 8002fb4:	881b      	ldrh	r3, [r3, #0]
 8002fb6:	461c      	mov	r4, r3
 8002fb8:	4610      	mov	r0, r2
 8002fba:	f7fe fb93 	bl	80016e4 <_ZN7Encoder16getTotalDistanceEv>
 8002fbe:	eef0 7a40 	vmov.f32	s15, s0
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	f504 533c 	add.w	r3, r4, #12032	; 0x2f00
 8002fc8:	3316      	adds	r3, #22
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	4413      	add	r3, r2
 8002fce:	edc3 7a00 	vstr	s15, [r3]
	crossline_idx_++;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002fd8:	3388      	adds	r3, #136	; 0x88
 8002fda:	881b      	ldrh	r3, [r3, #0]
 8002fdc:	3301      	adds	r3, #1
 8002fde:	b29a      	uxth	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002fe6:	3388      	adds	r3, #136	; 0x88
 8002fe8:	801a      	strh	r2, [r3, #0]

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002ff0:	3388      	adds	r3, #136	; 0x88
 8002ff2:	881b      	ldrh	r3, [r3, #0]
 8002ff4:	2b63      	cmp	r3, #99	; 0x63
 8002ff6:	d905      	bls.n	8003004 <_ZN9LineTrace22storeCrossLineDistanceEv+0x64>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8002ffe:	3388      	adds	r3, #136	; 0x88
 8003000:	2263      	movs	r2, #99	; 0x63
 8003002:	801a      	strh	r2, [r3, #0]
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	bd90      	pop	{r4, r7, pc}

0800300c <_ZN9LineTrace21storeSideLineDistanceEv>:

void LineTrace::storeSideLineDistance()
{
 800300c:	b590      	push	{r4, r7, lr}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
	sideline_distance_[sideline_idx_] = encoder_->getTotalDistance();
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	695a      	ldr	r2, [r3, #20]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800301e:	338a      	adds	r3, #138	; 0x8a
 8003020:	881b      	ldrh	r3, [r3, #0]
 8003022:	461c      	mov	r4, r3
 8003024:	4610      	mov	r0, r2
 8003026:	f7fe fb5d 	bl	80016e4 <_ZN7Encoder16getTotalDistanceEv>
 800302a:	eef0 7a40 	vmov.f32	s15, s0
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	f504 533d 	add.w	r3, r4, #12096	; 0x2f40
 8003034:	333a      	adds	r3, #58	; 0x3a
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	4413      	add	r3, r2
 800303a:	edc3 7a00 	vstr	s15, [r3]
	sideline_idx_++;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003044:	338a      	adds	r3, #138	; 0x8a
 8003046:	881b      	ldrh	r3, [r3, #0]
 8003048:	3301      	adds	r3, #1
 800304a:	b29a      	uxth	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003052:	338a      	adds	r3, #138	; 0x8a
 8003054:	801a      	strh	r2, [r3, #0]

	if(sideline_idx_ >= SIDELINE_SIZE) sideline_idx_ = SIDELINE_SIZE - 1;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800305c:	338a      	adds	r3, #138	; 0x8a
 800305e:	881b      	ldrh	r3, [r3, #0]
 8003060:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003064:	d306      	bcc.n	8003074 <_ZN9LineTrace21storeSideLineDistanceEv+0x68>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800306c:	338a      	adds	r3, #138	; 0x8a
 800306e:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003072:	801a      	strh	r2, [r3, #0]
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	bd90      	pop	{r4, r7, pc}

0800307c <_ZN9LineTrace9storeLogsEv>:

	if(all_sideline_idx_ >= SIDELINE_SIZE) all_sideline_idx_ = SIDELINE_SIZE - 1;
}

void LineTrace::storeLogs()
{
 800307c:	b590      	push	{r4, r7, lr}
 800307e:	ed2d 8b02 	vpush	{d8}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
	if(logging_flag_ == true){
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800308e:	2b00      	cmp	r3, #0
 8003090:	d046      	beq.n	8003120 <_ZN9LineTrace9storeLogsEv+0xa4>
		if(mode_selector_ == FIRST_RUNNING)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003098:	3354      	adds	r3, #84	; 0x54
 800309a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d11c      	bne.n	80030dc <_ZN9LineTrace9storeLogsEv+0x60>
			logger_->storeDistanceAndTheta(encoder_->getDistance10mm(), odometry_->getTheta());
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	69dc      	ldr	r4, [r3, #28]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	695b      	ldr	r3, [r3, #20]
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7fe fb0b 	bl	80016c6 <_ZN7Encoder15getDistance10mmEv>
 80030b0:	eeb0 8a40 	vmov.f32	s16, s0
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	699b      	ldr	r3, [r3, #24]
 80030b8:	4618      	mov	r0, r3
 80030ba:	f002 f86c 	bl	8005196 <_ZN8Odometry8getThetaEv>
 80030be:	ec53 2b10 	vmov	r2, r3, d0
 80030c2:	4610      	mov	r0, r2
 80030c4:	4619      	mov	r1, r3
 80030c6:	f7fd fda7 	bl	8000c18 <__aeabi_d2f>
 80030ca:	4603      	mov	r3, r0
 80030cc:	ee00 3a90 	vmov	s1, r3
 80030d0:	eeb0 0a48 	vmov.f32	s0, s16
 80030d4:	4620      	mov	r0, r4
 80030d6:	f001 fc43 	bl	8004960 <_ZN6Logger21storeDistanceAndThetaEff>
 80030da:	e01b      	b.n	8003114 <_ZN9LineTrace9storeLogsEv+0x98>
		else
			//logger_->storeDistanceAndTheta2(encoder_->getDistance10mm(), odometry_->getTheta());
			//logger_->storeDistanceAndTheta2(encoder_->getTotalDistance(), odometry_->getTheta());
			logger_->storeDistanceAndTheta2(encoder_->getDistance10mm(), odometry_->getTheta());
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	69dc      	ldr	r4, [r3, #28]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	695b      	ldr	r3, [r3, #20]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7fe faee 	bl	80016c6 <_ZN7Encoder15getDistance10mmEv>
 80030ea:	eeb0 8a40 	vmov.f32	s16, s0
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f002 f84f 	bl	8005196 <_ZN8Odometry8getThetaEv>
 80030f8:	ec53 2b10 	vmov	r2, r3, d0
 80030fc:	4610      	mov	r0, r2
 80030fe:	4619      	mov	r1, r3
 8003100:	f7fd fd8a 	bl	8000c18 <__aeabi_d2f>
 8003104:	4603      	mov	r3, r0
 8003106:	ee00 3a90 	vmov	s1, r3
 800310a:	eeb0 0a48 	vmov.f32	s0, s16
 800310e:	4620      	mov	r0, r4
 8003110:	f001 fc69 	bl	80049e6 <_ZN6Logger22storeDistanceAndTheta2Eff>

		mon_store_cnt++;
 8003114:	4b05      	ldr	r3, [pc, #20]	; (800312c <_ZN9LineTrace9storeLogsEv+0xb0>)
 8003116:	881b      	ldrh	r3, [r3, #0]
 8003118:	3301      	adds	r3, #1
 800311a:	b29a      	uxth	r2, r3
 800311c:	4b03      	ldr	r3, [pc, #12]	; (800312c <_ZN9LineTrace9storeLogsEv+0xb0>)
 800311e:	801a      	strh	r2, [r3, #0]
	}
}
 8003120:	bf00      	nop
 8003122:	370c      	adds	r7, #12
 8003124:	46bd      	mov	sp, r7
 8003126:	ecbd 8b02 	vpop	{d8}
 800312a:	bd90      	pop	{r4, r7, pc}
 800312c:	20000260 	.word	0x20000260

08003130 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv>:
	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;

}

void LineTrace::correctionTotalDistanceFromSideMarker()
{
 8003130:	b5b0      	push	{r4, r5, r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
			encoder_->setTotalDistance(sideline_distance_[i] / DISTANCE_CORRECTION_CONST);
			break;
		}
	}
	*/
	while(sideline_idx_ <= SIDELINE_SIZE){
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800313e:	338a      	adds	r3, #138	; 0x8a
 8003140:	881b      	ldrh	r3, [r3, #0]
 8003142:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003146:	d871      	bhi.n	800322c <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xfc>
		float temp_sideline_distance = sideline_distance_[sideline_idx_];
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800314e:	338a      	adds	r3, #138	; 0x8a
 8003150:	881b      	ldrh	r3, [r3, #0]
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	f503 533d 	add.w	r3, r3, #12096	; 0x2f40
 8003158:	333a      	adds	r3, #58	; 0x3a
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	4413      	add	r3, r2
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	60fb      	str	r3, [r7, #12]
		float diff = abs(temp_sideline_distance - encoder_->getTotalDistance() / DISTANCE_CORRECTION_CONST);
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f7fd fa08 	bl	8000578 <__aeabi_f2d>
 8003168:	4604      	mov	r4, r0
 800316a:	460d      	mov	r5, r1
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	4618      	mov	r0, r3
 8003172:	f7fe fab7 	bl	80016e4 <_ZN7Encoder16getTotalDistanceEv>
 8003176:	ee10 3a10 	vmov	r3, s0
 800317a:	4618      	mov	r0, r3
 800317c:	f7fd f9fc 	bl	8000578 <__aeabi_f2d>
 8003180:	a335      	add	r3, pc, #212	; (adr r3, 8003258 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x128>)
 8003182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003186:	f7fd fb79 	bl	800087c <__aeabi_ddiv>
 800318a:	4602      	mov	r2, r0
 800318c:	460b      	mov	r3, r1
 800318e:	4620      	mov	r0, r4
 8003190:	4629      	mov	r1, r5
 8003192:	f7fd f891 	bl	80002b8 <__aeabi_dsub>
 8003196:	4603      	mov	r3, r0
 8003198:	460c      	mov	r4, r1
 800319a:	ec44 3b17 	vmov	d7, r3, r4
 800319e:	eeb0 0a47 	vmov.f32	s0, s14
 80031a2:	eef0 0a67 	vmov.f32	s1, s15
 80031a6:	f7ff fc81 	bl	8002aac <_ZSt3absd>
 80031aa:	ec54 3b10 	vmov	r3, r4, d0
 80031ae:	4618      	mov	r0, r3
 80031b0:	4621      	mov	r1, r4
 80031b2:	f7fd fd31 	bl	8000c18 <__aeabi_d2f>
 80031b6:	4603      	mov	r3, r0
 80031b8:	60bb      	str	r3, [r7, #8]
		if(diff <= 80){
 80031ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80031be:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003260 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x130>
 80031c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ca:	d822      	bhi.n	8003212 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xe2>
			encoder_->setTotalDistance(sideline_distance_[sideline_idx_] / DISTANCE_CORRECTION_CONST);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	695c      	ldr	r4, [r3, #20]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80031d6:	338a      	adds	r3, #138	; 0x8a
 80031d8:	881b      	ldrh	r3, [r3, #0]
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	f503 533d 	add.w	r3, r3, #12096	; 0x2f40
 80031e0:	333a      	adds	r3, #58	; 0x3a
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	4413      	add	r3, r2
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7fd f9c5 	bl	8000578 <__aeabi_f2d>
 80031ee:	a31a      	add	r3, pc, #104	; (adr r3, 8003258 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x128>)
 80031f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f4:	f7fd fb42 	bl	800087c <__aeabi_ddiv>
 80031f8:	4602      	mov	r2, r0
 80031fa:	460b      	mov	r3, r1
 80031fc:	4610      	mov	r0, r2
 80031fe:	4619      	mov	r1, r3
 8003200:	f7fd fd0a 	bl	8000c18 <__aeabi_d2f>
 8003204:	4603      	mov	r3, r0
 8003206:	ee00 3a10 	vmov	s0, r3
 800320a:	4620      	mov	r0, r4
 800320c:	f7fe fa79 	bl	8001702 <_ZN7Encoder16setTotalDistanceEf>
			break;
 8003210:	e00c      	b.n	800322c <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xfc>
		}
		sideline_idx_++;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003218:	338a      	adds	r3, #138	; 0x8a
 800321a:	881b      	ldrh	r3, [r3, #0]
 800321c:	3301      	adds	r3, #1
 800321e:	b29a      	uxth	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003226:	338a      	adds	r3, #138	; 0x8a
 8003228:	801a      	strh	r2, [r3, #0]
	while(sideline_idx_ <= SIDELINE_SIZE){
 800322a:	e785      	b.n	8003138 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x8>
	}

	if(sideline_idx_ >= SIDELINE_SIZE) sideline_idx_ = SIDELINE_SIZE - 1;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003232:	338a      	adds	r3, #138	; 0x8a
 8003234:	881b      	ldrh	r3, [r3, #0]
 8003236:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800323a:	d306      	bcc.n	800324a <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x11a>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003242:	338a      	adds	r3, #138	; 0x8a
 8003244:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003248:	801a      	strh	r2, [r3, #0]

}
 800324a:	bf00      	nop
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bdb0      	pop	{r4, r5, r7, pc}
 8003252:	bf00      	nop
 8003254:	f3af 8000 	nop.w
 8003258:	fa43fe5d 	.word	0xfa43fe5d
 800325c:	3feeebed 	.word	0x3feeebed
 8003260:	42a00000 	.word	0x42a00000

08003264 <_ZN9LineTrace15radius2VelocityEf>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------ Acceleration / deceleration processing------------------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::radius2Velocity(float radius)
{
 8003264:	b480      	push	{r7}
 8003266:	b085      	sub	sp, #20
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	ed87 0a00 	vstr	s0, [r7]
	float velocity;

	if(mode_selector_ == SECOND_RUNNING){
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003276:	3354      	adds	r3, #84	; 0x54
 8003278:	f9b3 3000 	ldrsh.w	r3, [r3]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d12b      	bne.n	80032d8 <_ZN9LineTrace15radius2VelocityEf+0x74>
		if(radius < 300) velocity = min_velocity_;
 8003280:	edd7 7a00 	vldr	s15, [r7]
 8003284:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8003370 <_ZN9LineTrace15radius2VelocityEf+0x10c>
 8003288:	eef4 7ac7 	vcmpe.f32	s15, s14
 800328c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003290:	d504      	bpl.n	800329c <_ZN9LineTrace15radius2VelocityEf+0x38>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003298:	60fb      	str	r3, [r7, #12]
 800329a:	e05e      	b.n	800335a <_ZN9LineTrace15radius2VelocityEf+0xf6>
		else if(radius < 800) velocity = 1.7;
 800329c:	edd7 7a00 	vldr	s15, [r7]
 80032a0:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8003374 <_ZN9LineTrace15radius2VelocityEf+0x110>
 80032a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ac:	d502      	bpl.n	80032b4 <_ZN9LineTrace15radius2VelocityEf+0x50>
 80032ae:	4b32      	ldr	r3, [pc, #200]	; (8003378 <_ZN9LineTrace15radius2VelocityEf+0x114>)
 80032b0:	60fb      	str	r3, [r7, #12]
 80032b2:	e052      	b.n	800335a <_ZN9LineTrace15radius2VelocityEf+0xf6>
		else if(radius < 1400) velocity = 2.0;
 80032b4:	edd7 7a00 	vldr	s15, [r7]
 80032b8:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800337c <_ZN9LineTrace15radius2VelocityEf+0x118>
 80032bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c4:	d503      	bpl.n	80032ce <_ZN9LineTrace15radius2VelocityEf+0x6a>
 80032c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80032ca:	60fb      	str	r3, [r7, #12]
 80032cc:	e045      	b.n	800335a <_ZN9LineTrace15radius2VelocityEf+0xf6>
		else velocity = max_velocity_;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	e040      	b.n	800335a <_ZN9LineTrace15radius2VelocityEf+0xf6>
	}

	else if(mode_selector_ == THIRD_RUNNING){
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80032de:	3354      	adds	r3, #84	; 0x54
 80032e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d136      	bne.n	8003356 <_ZN9LineTrace15radius2VelocityEf+0xf2>
		if(radius < 300) velocity = min_velocity2_;
 80032e8:	edd7 7a00 	vldr	s15, [r7]
 80032ec:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003370 <_ZN9LineTrace15radius2VelocityEf+0x10c>
 80032f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032f8:	d504      	bpl.n	8003304 <_ZN9LineTrace15radius2VelocityEf+0xa0>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003300:	60fb      	str	r3, [r7, #12]
 8003302:	e02a      	b.n	800335a <_ZN9LineTrace15radius2VelocityEf+0xf6>
		else if(radius < 1500) velocity = 2.1;
 8003304:	edd7 7a00 	vldr	s15, [r7]
 8003308:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003380 <_ZN9LineTrace15radius2VelocityEf+0x11c>
 800330c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003314:	d502      	bpl.n	800331c <_ZN9LineTrace15radius2VelocityEf+0xb8>
 8003316:	4b1b      	ldr	r3, [pc, #108]	; (8003384 <_ZN9LineTrace15radius2VelocityEf+0x120>)
 8003318:	60fb      	str	r3, [r7, #12]
 800331a:	e01e      	b.n	800335a <_ZN9LineTrace15radius2VelocityEf+0xf6>
		else if(radius < 2000) velocity = 2.5;
 800331c:	edd7 7a00 	vldr	s15, [r7]
 8003320:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003388 <_ZN9LineTrace15radius2VelocityEf+0x124>
 8003324:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800332c:	d502      	bpl.n	8003334 <_ZN9LineTrace15radius2VelocityEf+0xd0>
 800332e:	4b17      	ldr	r3, [pc, #92]	; (800338c <_ZN9LineTrace15radius2VelocityEf+0x128>)
 8003330:	60fb      	str	r3, [r7, #12]
 8003332:	e012      	b.n	800335a <_ZN9LineTrace15radius2VelocityEf+0xf6>
		else if(radius < 2500) velocity = 3.0;
 8003334:	edd7 7a00 	vldr	s15, [r7]
 8003338:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8003390 <_ZN9LineTrace15radius2VelocityEf+0x12c>
 800333c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003344:	d502      	bpl.n	800334c <_ZN9LineTrace15radius2VelocityEf+0xe8>
 8003346:	4b13      	ldr	r3, [pc, #76]	; (8003394 <_ZN9LineTrace15radius2VelocityEf+0x130>)
 8003348:	60fb      	str	r3, [r7, #12]
 800334a:	e006      	b.n	800335a <_ZN9LineTrace15radius2VelocityEf+0xf6>
		else velocity = max_velocity2_;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003352:	60fb      	str	r3, [r7, #12]
 8003354:	e001      	b.n	800335a <_ZN9LineTrace15radius2VelocityEf+0xf6>
	}
	else velocity = 1.3;
 8003356:	4b10      	ldr	r3, [pc, #64]	; (8003398 <_ZN9LineTrace15radius2VelocityEf+0x134>)
 8003358:	60fb      	str	r3, [r7, #12]

	return velocity;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	ee07 3a90 	vmov	s15, r3
}
 8003360:	eeb0 0a67 	vmov.f32	s0, s15
 8003364:	3714      	adds	r7, #20
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	43960000 	.word	0x43960000
 8003374:	44480000 	.word	0x44480000
 8003378:	3fd9999a 	.word	0x3fd9999a
 800337c:	44af0000 	.word	0x44af0000
 8003380:	44bb8000 	.word	0x44bb8000
 8003384:	40066666 	.word	0x40066666
 8003388:	44fa0000 	.word	0x44fa0000
 800338c:	40200000 	.word	0x40200000
 8003390:	451c4000 	.word	0x451c4000
 8003394:	40400000 	.word	0x40400000
 8003398:	3fa66666 	.word	0x3fa66666
 800339c:	00000000 	.word	0x00000000

080033a0 <_ZN9LineTrace20decelerateProcessingEfPKf>:

	return a * exp(b * radius) + c * exp(d * radius);
}

void LineTrace::decelerateProcessing(const float am, const float *p_distance)
{
 80033a0:	b5b0      	push	{r4, r5, r7, lr}
 80033a2:	b088      	sub	sp, #32
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	ed87 0a02 	vstr	s0, [r7, #8]
 80033ac:	6079      	str	r1, [r7, #4]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 80033ae:	f241 736f 	movw	r3, #5999	; 0x176f
 80033b2:	83fb      	strh	r3, [r7, #30]
 80033b4:	8bfb      	ldrh	r3, [r7, #30]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	f000 808d 	beq.w	80034d6 <_ZN9LineTrace20decelerateProcessingEfPKf+0x136>
		float v_diff = velocity_table_[i-1] - velocity_table_[i];
 80033bc:	8bfb      	ldrh	r3, [r7, #30]
 80033be:	3b01      	subs	r3, #1
 80033c0:	68fa      	ldr	r2, [r7, #12]
 80033c2:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80033c6:	3304      	adds	r3, #4
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	4413      	add	r3, r2
 80033cc:	ed93 7a00 	vldr	s14, [r3]
 80033d0:	8bfb      	ldrh	r3, [r7, #30]
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80033d8:	3304      	adds	r3, #4
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	4413      	add	r3, r2
 80033de:	edd3 7a00 	vldr	s15, [r3]
 80033e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033e6:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 80033ea:	edd7 7a06 	vldr	s15, [r7, #24]
 80033ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f6:	dd6a      	ble.n	80034ce <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
			float t = p_distance[i]*1e-3 / v_diff;
 80033f8:	8bfb      	ldrh	r3, [r7, #30]
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	4413      	add	r3, r2
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4618      	mov	r0, r3
 8003404:	f7fd f8b8 	bl	8000578 <__aeabi_f2d>
 8003408:	a335      	add	r3, pc, #212	; (adr r3, 80034e0 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 800340a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800340e:	f7fd f90b 	bl	8000628 <__aeabi_dmul>
 8003412:	4603      	mov	r3, r0
 8003414:	460c      	mov	r4, r1
 8003416:	4625      	mov	r5, r4
 8003418:	461c      	mov	r4, r3
 800341a:	69b8      	ldr	r0, [r7, #24]
 800341c:	f7fd f8ac 	bl	8000578 <__aeabi_f2d>
 8003420:	4602      	mov	r2, r0
 8003422:	460b      	mov	r3, r1
 8003424:	4620      	mov	r0, r4
 8003426:	4629      	mov	r1, r5
 8003428:	f7fd fa28 	bl	800087c <__aeabi_ddiv>
 800342c:	4603      	mov	r3, r0
 800342e:	460c      	mov	r4, r1
 8003430:	4618      	mov	r0, r3
 8003432:	4621      	mov	r1, r4
 8003434:	f7fd fbf0 	bl	8000c18 <__aeabi_d2f>
 8003438:	4603      	mov	r3, r0
 800343a:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 800343c:	edd7 6a06 	vldr	s13, [r7, #24]
 8003440:	ed97 7a05 	vldr	s14, [r7, #20]
 8003444:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003448:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 800344c:	ed97 7a04 	vldr	s14, [r7, #16]
 8003450:	edd7 7a02 	vldr	s15, [r7, #8]
 8003454:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800345c:	dd37      	ble.n	80034ce <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
				velocity_table_[i-1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 800345e:	8bfb      	ldrh	r3, [r7, #30]
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003466:	3304      	adds	r3, #4
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	4413      	add	r3, r2
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4618      	mov	r0, r3
 8003470:	f7fd f882 	bl	8000578 <__aeabi_f2d>
 8003474:	4604      	mov	r4, r0
 8003476:	460d      	mov	r5, r1
 8003478:	8bfb      	ldrh	r3, [r7, #30]
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	4413      	add	r3, r2
 8003480:	ed93 7a00 	vldr	s14, [r3]
 8003484:	edd7 7a02 	vldr	s15, [r7, #8]
 8003488:	ee67 7a27 	vmul.f32	s15, s14, s15
 800348c:	ee17 0a90 	vmov	r0, s15
 8003490:	f7fd f872 	bl	8000578 <__aeabi_f2d>
 8003494:	a312      	add	r3, pc, #72	; (adr r3, 80034e0 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 8003496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349a:	f7fd f8c5 	bl	8000628 <__aeabi_dmul>
 800349e:	4602      	mov	r2, r0
 80034a0:	460b      	mov	r3, r1
 80034a2:	4620      	mov	r0, r4
 80034a4:	4629      	mov	r1, r5
 80034a6:	f7fc ff09 	bl	80002bc <__adddf3>
 80034aa:	4603      	mov	r3, r0
 80034ac:	460c      	mov	r4, r1
 80034ae:	4619      	mov	r1, r3
 80034b0:	4622      	mov	r2, r4
 80034b2:	8bfb      	ldrh	r3, [r7, #30]
 80034b4:	1e5c      	subs	r4, r3, #1
 80034b6:	4608      	mov	r0, r1
 80034b8:	4611      	mov	r1, r2
 80034ba:	f7fd fbad 	bl	8000c18 <__aeabi_d2f>
 80034be:	4601      	mov	r1, r0
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 80034c6:	3304      	adds	r3, #4
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	4413      	add	r3, r2
 80034cc:	6019      	str	r1, [r3, #0]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 80034ce:	8bfb      	ldrh	r3, [r7, #30]
 80034d0:	3b01      	subs	r3, #1
 80034d2:	83fb      	strh	r3, [r7, #30]
 80034d4:	e76e      	b.n	80033b4 <_ZN9LineTrace20decelerateProcessingEfPKf+0x14>
			}

		}
	}

}
 80034d6:	bf00      	nop
 80034d8:	3720      	adds	r7, #32
 80034da:	46bd      	mov	sp, r7
 80034dc:	bdb0      	pop	{r4, r5, r7, pc}
 80034de:	bf00      	nop
 80034e0:	d2f1a9fc 	.word	0xd2f1a9fc
 80034e4:	3f50624d 	.word	0x3f50624d

080034e8 <_ZN9LineTrace20accelerateProcessingEfPKf>:

void LineTrace::accelerateProcessing(const float am, const float *p_distance)
{
 80034e8:	b5b0      	push	{r4, r5, r7, lr}
 80034ea:	b088      	sub	sp, #32
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	ed87 0a02 	vstr	s0, [r7, #8]
 80034f4:	6079      	str	r1, [r7, #4]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 80034f6:	2300      	movs	r3, #0
 80034f8:	83fb      	strh	r3, [r7, #30]
 80034fa:	8bfb      	ldrh	r3, [r7, #30]
 80034fc:	f241 726f 	movw	r2, #5999	; 0x176f
 8003500:	4293      	cmp	r3, r2
 8003502:	f200 808d 	bhi.w	8003620 <_ZN9LineTrace20accelerateProcessingEfPKf+0x138>
		float v_diff = velocity_table_[i+1] - velocity_table_[i];
 8003506:	8bfb      	ldrh	r3, [r7, #30]
 8003508:	3301      	adds	r3, #1
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003510:	3304      	adds	r3, #4
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	4413      	add	r3, r2
 8003516:	ed93 7a00 	vldr	s14, [r3]
 800351a:	8bfb      	ldrh	r3, [r7, #30]
 800351c:	68fa      	ldr	r2, [r7, #12]
 800351e:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003522:	3304      	adds	r3, #4
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	4413      	add	r3, r2
 8003528:	edd3 7a00 	vldr	s15, [r3]
 800352c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003530:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 8003534:	edd7 7a06 	vldr	s15, [r7, #24]
 8003538:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800353c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003540:	dd6a      	ble.n	8003618 <_ZN9LineTrace20accelerateProcessingEfPKf+0x130>
			float t = p_distance[i]*1e-3 / v_diff;
 8003542:	8bfb      	ldrh	r3, [r7, #30]
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	4413      	add	r3, r2
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4618      	mov	r0, r3
 800354e:	f7fd f813 	bl	8000578 <__aeabi_f2d>
 8003552:	a335      	add	r3, pc, #212	; (adr r3, 8003628 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 8003554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003558:	f7fd f866 	bl	8000628 <__aeabi_dmul>
 800355c:	4603      	mov	r3, r0
 800355e:	460c      	mov	r4, r1
 8003560:	4625      	mov	r5, r4
 8003562:	461c      	mov	r4, r3
 8003564:	69b8      	ldr	r0, [r7, #24]
 8003566:	f7fd f807 	bl	8000578 <__aeabi_f2d>
 800356a:	4602      	mov	r2, r0
 800356c:	460b      	mov	r3, r1
 800356e:	4620      	mov	r0, r4
 8003570:	4629      	mov	r1, r5
 8003572:	f7fd f983 	bl	800087c <__aeabi_ddiv>
 8003576:	4603      	mov	r3, r0
 8003578:	460c      	mov	r4, r1
 800357a:	4618      	mov	r0, r3
 800357c:	4621      	mov	r1, r4
 800357e:	f7fd fb4b 	bl	8000c18 <__aeabi_d2f>
 8003582:	4603      	mov	r3, r0
 8003584:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 8003586:	edd7 6a06 	vldr	s13, [r7, #24]
 800358a:	ed97 7a05 	vldr	s14, [r7, #20]
 800358e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003592:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 8003596:	ed97 7a04 	vldr	s14, [r7, #16]
 800359a:	edd7 7a02 	vldr	s15, [r7, #8]
 800359e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035a6:	dd37      	ble.n	8003618 <_ZN9LineTrace20accelerateProcessingEfPKf+0x130>
				velocity_table_[i+1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 80035a8:	8bfb      	ldrh	r3, [r7, #30]
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80035b0:	3304      	adds	r3, #4
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	4413      	add	r3, r2
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7fc ffdd 	bl	8000578 <__aeabi_f2d>
 80035be:	4604      	mov	r4, r0
 80035c0:	460d      	mov	r5, r1
 80035c2:	8bfb      	ldrh	r3, [r7, #30]
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	4413      	add	r3, r2
 80035ca:	ed93 7a00 	vldr	s14, [r3]
 80035ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80035d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035d6:	ee17 0a90 	vmov	r0, s15
 80035da:	f7fc ffcd 	bl	8000578 <__aeabi_f2d>
 80035de:	a312      	add	r3, pc, #72	; (adr r3, 8003628 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 80035e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e4:	f7fd f820 	bl	8000628 <__aeabi_dmul>
 80035e8:	4602      	mov	r2, r0
 80035ea:	460b      	mov	r3, r1
 80035ec:	4620      	mov	r0, r4
 80035ee:	4629      	mov	r1, r5
 80035f0:	f7fc fe64 	bl	80002bc <__adddf3>
 80035f4:	4603      	mov	r3, r0
 80035f6:	460c      	mov	r4, r1
 80035f8:	4619      	mov	r1, r3
 80035fa:	4622      	mov	r2, r4
 80035fc:	8bfb      	ldrh	r3, [r7, #30]
 80035fe:	1c5c      	adds	r4, r3, #1
 8003600:	4608      	mov	r0, r1
 8003602:	4611      	mov	r1, r2
 8003604:	f7fd fb08 	bl	8000c18 <__aeabi_d2f>
 8003608:	4601      	mov	r1, r0
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 8003610:	3304      	adds	r3, #4
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4413      	add	r3, r2
 8003616:	6019      	str	r1, [r3, #0]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 8003618:	8bfb      	ldrh	r3, [r7, #30]
 800361a:	3301      	adds	r3, #1
 800361c:	83fb      	strh	r3, [r7, #30]
 800361e:	e76c      	b.n	80034fa <_ZN9LineTrace20accelerateProcessingEfPKf+0x12>
			}

		}
	}

}
 8003620:	bf00      	nop
 8003622:	3720      	adds	r7, #32
 8003624:	46bd      	mov	sp, r7
 8003626:	bdb0      	pop	{r4, r5, r7, pc}
 8003628:	d2f1a9fc 	.word	0xd2f1a9fc
 800362c:	3f50624d 	.word	0x3f50624d

08003630 <_ZN9LineTrace17startVelocityPlayEv>:

void LineTrace::startVelocityPlay()
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalDistance();
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	695b      	ldr	r3, [r3, #20]
 800363c:	4618      	mov	r0, r3
 800363e:	f7fe f87d 	bl	800173c <_ZN7Encoder18clearTotalDistanceEv>
	velocity_play_flag_ = true;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003648:	3350      	adds	r3, #80	; 0x50
 800364a:	2201      	movs	r2, #1
 800364c:	701a      	strb	r2, [r3, #0]
}
 800364e:	bf00      	nop
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <_ZN9LineTrace16stopVelocityPlayEv>:

void LineTrace::stopVelocityPlay()
{
 8003656:	b480      	push	{r7}
 8003658:	b083      	sub	sp, #12
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
	velocity_play_flag_ = false;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003664:	3350      	adds	r3, #80	; 0x50
 8003666:	2200      	movs	r2, #0
 8003668:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003670:	3352      	adds	r3, #82	; 0x52
 8003672:	2200      	movs	r2, #0
 8003674:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 800367c:	330c      	adds	r3, #12
 800367e:	f04f 0200 	mov.w	r2, #0
 8003682:	601a      	str	r2, [r3, #0]
}
 8003684:	bf00      	nop
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <_ZN9LineTrace20updateTargetVelocityEv>:

void LineTrace::updateTargetVelocity()
{
 8003690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
	if(velocity_play_flag_ == true){
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800369e:	3350      	adds	r3, #80	; 0x50
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 809c 	beq.w	80037e0 <_ZN9LineTrace20updateTargetVelocityEv+0x150>
		while(encoder_->getTotalDistance() * DISTANCE_CORRECTION_CONST >= ref_distance_){
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7fe f819 	bl	80016e4 <_ZN7Encoder16getTotalDistanceEv>
 80036b2:	ee10 3a10 	vmov	r3, s0
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7fc ff5e 	bl	8000578 <__aeabi_f2d>
 80036bc:	a34e      	add	r3, pc, #312	; (adr r3, 80037f8 <_ZN9LineTrace20updateTargetVelocityEv+0x168>)
 80036be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c2:	f7fc ffb1 	bl	8000628 <__aeabi_dmul>
 80036c6:	4603      	mov	r3, r0
 80036c8:	460c      	mov	r4, r1
 80036ca:	4625      	mov	r5, r4
 80036cc:	461c      	mov	r4, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80036d4:	330c      	adds	r3, #12
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4618      	mov	r0, r3
 80036da:	f7fc ff4d 	bl	8000578 <__aeabi_f2d>
 80036de:	460a      	mov	r2, r1
 80036e0:	4601      	mov	r1, r0
 80036e2:	2301      	movs	r3, #1
 80036e4:	461e      	mov	r6, r3
 80036e6:	4613      	mov	r3, r2
 80036e8:	460a      	mov	r2, r1
 80036ea:	4620      	mov	r0, r4
 80036ec:	4629      	mov	r1, r5
 80036ee:	f7fd fa21 	bl	8000b34 <__aeabi_dcmpge>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d101      	bne.n	80036fc <_ZN9LineTrace20updateTargetVelocityEv+0x6c>
 80036f8:	2300      	movs	r3, #0
 80036fa:	461e      	mov	r6, r3
 80036fc:	b2f3      	uxtb	r3, r6
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d026      	beq.n	8003750 <_ZN9LineTrace20updateTargetVelocityEv+0xc0>
			ref_distance_ += ref_delta_distances_[velocity_table_idx_];
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003708:	330c      	adds	r3, #12
 800370a:	ed93 7a00 	vldr	s14, [r3]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003714:	3352      	adds	r3, #82	; 0x52
 8003716:	881b      	ldrh	r3, [r3, #0]
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	3332      	adds	r3, #50	; 0x32
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	4413      	add	r3, r2
 8003720:	3304      	adds	r3, #4
 8003722:	edd3 7a00 	vldr	s15, [r3]
 8003726:	ee77 7a27 	vadd.f32	s15, s14, s15
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003730:	330c      	adds	r3, #12
 8003732:	edc3 7a00 	vstr	s15, [r3]
			velocity_table_idx_++;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800373c:	3352      	adds	r3, #82	; 0x52
 800373e:	881b      	ldrh	r3, [r3, #0]
 8003740:	3301      	adds	r3, #1
 8003742:	b29a      	uxth	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800374a:	3352      	adds	r3, #82	; 0x52
 800374c:	801a      	strh	r2, [r3, #0]
		while(encoder_->getTotalDistance() * DISTANCE_CORRECTION_CONST >= ref_distance_){
 800374e:	e7ab      	b.n	80036a8 <_ZN9LineTrace20updateTargetVelocityEv+0x18>
		}

		if(velocity_table_idx_ >= LOG_DATA_SIZE_DIS) velocity_table_idx_ = LOG_DATA_SIZE_DIS - 1;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003756:	3352      	adds	r3, #82	; 0x52
 8003758:	881b      	ldrh	r3, [r3, #0]
 800375a:	f241 726f 	movw	r2, #5999	; 0x176f
 800375e:	4293      	cmp	r3, r2
 8003760:	d906      	bls.n	8003770 <_ZN9LineTrace20updateTargetVelocityEv+0xe0>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003768:	3352      	adds	r3, #82	; 0x52
 800376a:	f241 726f 	movw	r2, #5999	; 0x176f
 800376e:	801a      	strh	r2, [r3, #0]

		mon_ref_dis = ref_distance_;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003776:	330c      	adds	r3, #12
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a1b      	ldr	r2, [pc, #108]	; (80037e8 <_ZN9LineTrace20updateTargetVelocityEv+0x158>)
 800377c:	6013      	str	r3, [r2, #0]
		mon_current_dis = encoder_->getTotalDistance();
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	4618      	mov	r0, r3
 8003784:	f7fd ffae 	bl	80016e4 <_ZN7Encoder16getTotalDistanceEv>
 8003788:	eef0 7a40 	vmov.f32	s15, s0
 800378c:	4b17      	ldr	r3, [pc, #92]	; (80037ec <_ZN9LineTrace20updateTargetVelocityEv+0x15c>)
 800378e:	edc3 7a00 	vstr	s15, [r3]
		mon_vel_idx = velocity_table_idx_;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003798:	3352      	adds	r3, #82	; 0x52
 800379a:	881a      	ldrh	r2, [r3, #0]
 800379c:	4b14      	ldr	r3, [pc, #80]	; (80037f0 <_ZN9LineTrace20updateTargetVelocityEv+0x160>)
 800379e:	801a      	strh	r2, [r3, #0]

		setTargetVelocity(velocity_table_[velocity_table_idx_]);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80037a6:	3352      	adds	r3, #82	; 0x52
 80037a8:	881b      	ldrh	r3, [r3, #0]
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80037b0:	3304      	adds	r3, #4
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	4413      	add	r3, r2
 80037b6:	edd3 7a00 	vldr	s15, [r3]
 80037ba:	eeb0 0a67 	vmov.f32	s0, s15
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 fae5 	bl	8003d8e <_ZN9LineTrace17setTargetVelocityEf>

		mon_tar_vel = velocity_table_[velocity_table_idx_];
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80037ca:	3352      	adds	r3, #82	; 0x52
 80037cc:	881b      	ldrh	r3, [r3, #0]
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80037d4:	3304      	adds	r3, #4
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	4413      	add	r3, r2
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a05      	ldr	r2, [pc, #20]	; (80037f4 <_ZN9LineTrace20updateTargetVelocityEv+0x164>)
 80037de:	6013      	str	r3, [r2, #0]

	}
}
 80037e0:	bf00      	nop
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037e8:	2000026c 	.word	0x2000026c
 80037ec:	20000270 	.word	0x20000270
 80037f0:	20000274 	.word	0x20000274
 80037f4:	20000278 	.word	0x20000278
 80037f8:	fa43fe5d 	.word	0xfa43fe5d
 80037fc:	3feeebed 	.word	0x3feeebed

08003800 <_ZN9LineTrace16isTargetDistanceEf>:

bool LineTrace::isTargetDistance(float target_distance)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	ed87 0a00 	vstr	s0, [r7]
	bool ret = false;
 800380c:	2300      	movs	r3, #0
 800380e:	73fb      	strb	r3, [r7, #15]
	if(encoder_->getDistance10mm() >= target_distance){
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	4618      	mov	r0, r3
 8003816:	f7fd ff56 	bl	80016c6 <_ZN7Encoder15getDistance10mmEv>
 800381a:	eeb0 7a40 	vmov.f32	s14, s0
 800381e:	edd7 7a00 	vldr	s15, [r7]
 8003822:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800382a:	bf94      	ite	ls
 800382c:	2301      	movls	r3, #1
 800382e:	2300      	movhi	r3, #0
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d001      	beq.n	800383a <_ZN9LineTrace16isTargetDistanceEf+0x3a>
		ret = true;
 8003836:	2301      	movs	r3, #1
 8003838:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 800383a:	7bfb      	ldrb	r3, [r7, #15]
}
 800383c:	4618      	mov	r0, r3
 800383e:	3710      	adds	r7, #16
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <_ZN9LineTrace11isCrossLineEv>:

bool LineTrace::isCrossLine()
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
	static uint16_t cnt = 0;
	float sensor_edge_val_l = (line_sensor_->sensor[3] + line_sensor_->sensor[4]) / 2;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	ed93 7ab3 	vldr	s14, [r3, #716]	; 0x2cc
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 800385c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003860:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003864:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003868:	edc7 7a03 	vstr	s15, [r7, #12]
	float sensor_edge_val_r = (line_sensor_->sensor[9] + line_sensor_->sensor[10]) / 2;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	ed93 7ab9 	vldr	s14, [r3, #740]	; 0x2e4
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 800387c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003880:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003884:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003888:	edc7 7a02 	vstr	s15, [r7, #8]
	static bool flag = false;
	static bool white_flag = false;
	mon_ave_l = sensor_edge_val_l;
 800388c:	4a3b      	ldr	r2, [pc, #236]	; (800397c <_ZN9LineTrace11isCrossLineEv+0x138>)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6013      	str	r3, [r2, #0]
	mon_ave_r = sensor_edge_val_r;
 8003892:	4a3b      	ldr	r2, [pc, #236]	; (8003980 <_ZN9LineTrace11isCrossLineEv+0x13c>)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	6013      	str	r3, [r2, #0]

	if(white_flag == false){
 8003898:	4b3a      	ldr	r3, [pc, #232]	; (8003984 <_ZN9LineTrace11isCrossLineEv+0x140>)
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	f083 0301 	eor.w	r3, r3, #1
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d03a      	beq.n	800391c <_ZN9LineTrace11isCrossLineEv+0xd8>
		if(sensor_edge_val_l < 600 && sensor_edge_val_r < 600){
 80038a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80038aa:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8003988 <_ZN9LineTrace11isCrossLineEv+0x144>
 80038ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038b6:	d50f      	bpl.n	80038d8 <_ZN9LineTrace11isCrossLineEv+0x94>
 80038b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80038bc:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8003988 <_ZN9LineTrace11isCrossLineEv+0x144>
 80038c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038c8:	d506      	bpl.n	80038d8 <_ZN9LineTrace11isCrossLineEv+0x94>
			cnt++;
 80038ca:	4b30      	ldr	r3, [pc, #192]	; (800398c <_ZN9LineTrace11isCrossLineEv+0x148>)
 80038cc:	881b      	ldrh	r3, [r3, #0]
 80038ce:	3301      	adds	r3, #1
 80038d0:	b29a      	uxth	r2, r3
 80038d2:	4b2e      	ldr	r3, [pc, #184]	; (800398c <_ZN9LineTrace11isCrossLineEv+0x148>)
 80038d4:	801a      	strh	r2, [r3, #0]
 80038d6:	e002      	b.n	80038de <_ZN9LineTrace11isCrossLineEv+0x9a>
		}
		else{
			cnt = 0;
 80038d8:	4b2c      	ldr	r3, [pc, #176]	; (800398c <_ZN9LineTrace11isCrossLineEv+0x148>)
 80038da:	2200      	movs	r2, #0
 80038dc:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 1){
 80038de:	4b2b      	ldr	r3, [pc, #172]	; (800398c <_ZN9LineTrace11isCrossLineEv+0x148>)
 80038e0:	881b      	ldrh	r3, [r3, #0]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d043      	beq.n	800396e <_ZN9LineTrace11isCrossLineEv+0x12a>
			flag = true;
 80038e6:	4b2a      	ldr	r3, [pc, #168]	; (8003990 <_ZN9LineTrace11isCrossLineEv+0x14c>)
 80038e8:	2201      	movs	r2, #1
 80038ea:	701a      	strb	r2, [r3, #0]
			white_flag = true;
 80038ec:	4b25      	ldr	r3, [pc, #148]	; (8003984 <_ZN9LineTrace11isCrossLineEv+0x140>)
 80038ee:	2201      	movs	r2, #1
 80038f0:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 80038f2:	4b26      	ldr	r3, [pc, #152]	; (800398c <_ZN9LineTrace11isCrossLineEv+0x148>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	801a      	strh	r2, [r3, #0]

			stable_cnt_reset_flag_ = true; //Because the conditions do not differ between when you tremble and when you do not tremble
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80038fe:	3390      	adds	r3, #144	; 0x90
 8003900:	2201      	movs	r2, #1
 8003902:	701a      	strb	r2, [r3, #0]
			if(mode_selector_ == FIRST_RUNNING){
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800390a:	3354      	adds	r3, #84	; 0x54
 800390c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d12c      	bne.n	800396e <_ZN9LineTrace11isCrossLineEv+0x12a>
				storeCrossLineDistance();
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7ff fb43 	bl	8002fa0 <_ZN9LineTrace22storeCrossLineDistanceEv>
 800391a:	e028      	b.n	800396e <_ZN9LineTrace11isCrossLineEv+0x12a>
			}
			//correction_check_cnt_ = 0;
		}
	}
	else{
		if(sensor_edge_val_l > 500 && sensor_edge_val_r > 500){
 800391c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003920:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8003994 <_ZN9LineTrace11isCrossLineEv+0x150>
 8003924:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800392c:	dd0f      	ble.n	800394e <_ZN9LineTrace11isCrossLineEv+0x10a>
 800392e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003932:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003994 <_ZN9LineTrace11isCrossLineEv+0x150>
 8003936:	eef4 7ac7 	vcmpe.f32	s15, s14
 800393a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800393e:	dd06      	ble.n	800394e <_ZN9LineTrace11isCrossLineEv+0x10a>
			cnt++;
 8003940:	4b12      	ldr	r3, [pc, #72]	; (800398c <_ZN9LineTrace11isCrossLineEv+0x148>)
 8003942:	881b      	ldrh	r3, [r3, #0]
 8003944:	3301      	adds	r3, #1
 8003946:	b29a      	uxth	r2, r3
 8003948:	4b10      	ldr	r3, [pc, #64]	; (800398c <_ZN9LineTrace11isCrossLineEv+0x148>)
 800394a:	801a      	strh	r2, [r3, #0]
 800394c:	e002      	b.n	8003954 <_ZN9LineTrace11isCrossLineEv+0x110>
		}
		else{
			cnt = 0;
 800394e:	4b0f      	ldr	r3, [pc, #60]	; (800398c <_ZN9LineTrace11isCrossLineEv+0x148>)
 8003950:	2200      	movs	r2, #0
 8003952:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 10){
 8003954:	4b0d      	ldr	r3, [pc, #52]	; (800398c <_ZN9LineTrace11isCrossLineEv+0x148>)
 8003956:	881b      	ldrh	r3, [r3, #0]
 8003958:	2b09      	cmp	r3, #9
 800395a:	d908      	bls.n	800396e <_ZN9LineTrace11isCrossLineEv+0x12a>
			flag = false;
 800395c:	4b0c      	ldr	r3, [pc, #48]	; (8003990 <_ZN9LineTrace11isCrossLineEv+0x14c>)
 800395e:	2200      	movs	r2, #0
 8003960:	701a      	strb	r2, [r3, #0]
			white_flag = false;
 8003962:	4b08      	ldr	r3, [pc, #32]	; (8003984 <_ZN9LineTrace11isCrossLineEv+0x140>)
 8003964:	2200      	movs	r2, #0
 8003966:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 8003968:	4b08      	ldr	r3, [pc, #32]	; (800398c <_ZN9LineTrace11isCrossLineEv+0x148>)
 800396a:	2200      	movs	r2, #0
 800396c:	801a      	strh	r2, [r3, #0]
		}

	}

	return flag;
 800396e:	4b08      	ldr	r3, [pc, #32]	; (8003990 <_ZN9LineTrace11isCrossLineEv+0x14c>)
 8003970:	781b      	ldrb	r3, [r3, #0]
}
 8003972:	4618      	mov	r0, r3
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	20000264 	.word	0x20000264
 8003980:	20000268 	.word	0x20000268
 8003984:	20000287 	.word	0x20000287
 8003988:	44160000 	.word	0x44160000
 800398c:	20000284 	.word	0x20000284
 8003990:	20000286 	.word	0x20000286
 8003994:	43fa0000 	.word	0x43fa0000

08003998 <_ZN9LineTrace8isStableEv>:

bool LineTrace::isStable()
{
 8003998:	b590      	push	{r4, r7, lr}
 800399a:	b087      	sub	sp, #28
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
	bool ret = false;
 80039a0:	2300      	movs	r3, #0
 80039a2:	75fb      	strb	r3, [r7, #23]
	static uint16_t stable_cnt = 0;
	float temp_distance = encoder_->getDistance10mm();
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	695b      	ldr	r3, [r3, #20]
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7fd fe8c 	bl	80016c6 <_ZN7Encoder15getDistance10mmEv>
 80039ae:	ed87 0a02 	vstr	s0, [r7, #8]
	float temp_theta = odometry_->getTheta();;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	699b      	ldr	r3, [r3, #24]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f001 fbed 	bl	8005196 <_ZN8Odometry8getThetaEv>
 80039bc:	ec54 3b10 	vmov	r3, r4, d0
 80039c0:	4618      	mov	r0, r3
 80039c2:	4621      	mov	r1, r4
 80039c4:	f7fd f928 	bl	8000c18 <__aeabi_d2f>
 80039c8:	4603      	mov	r3, r0
 80039ca:	613b      	str	r3, [r7, #16]

	if(temp_theta == 0) temp_theta = 0.00001;
 80039cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80039d0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80039d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039d8:	d101      	bne.n	80039de <_ZN9LineTrace8isStableEv+0x46>
 80039da:	4b23      	ldr	r3, [pc, #140]	; (8003a68 <_ZN9LineTrace8isStableEv+0xd0>)
 80039dc:	613b      	str	r3, [r7, #16]
	float radius = abs(temp_distance / temp_theta);
 80039de:	ed97 7a02 	vldr	s14, [r7, #8]
 80039e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80039e6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80039ea:	eeb0 0a66 	vmov.f32	s0, s13
 80039ee:	f7ff f870 	bl	8002ad2 <_ZSt3absf>
 80039f2:	ed87 0a03 	vstr	s0, [r7, #12]
	if(radius >= 5000) radius = 5000;
 80039f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80039fa:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8003a6c <_ZN9LineTrace8isStableEv+0xd4>
 80039fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a06:	db01      	blt.n	8003a0c <_ZN9LineTrace8isStableEv+0x74>
 8003a08:	4b19      	ldr	r3, [pc, #100]	; (8003a70 <_ZN9LineTrace8isStableEv+0xd8>)
 8003a0a:	60fb      	str	r3, [r7, #12]

	if(stable_cnt_reset_flag_ == true){
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003a12:	3390      	adds	r3, #144	; 0x90
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d008      	beq.n	8003a2c <_ZN9LineTrace8isStableEv+0x94>
		stable_cnt = 0;
 8003a1a:	4b16      	ldr	r3, [pc, #88]	; (8003a74 <_ZN9LineTrace8isStableEv+0xdc>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	801a      	strh	r2, [r3, #0]
		stable_cnt_reset_flag_ = false;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003a26:	3390      	adds	r3, #144	; 0x90
 8003a28:	2200      	movs	r2, #0
 8003a2a:	701a      	strb	r2, [r3, #0]
	}

	if(radius >= 2000){
 8003a2c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a30:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003a78 <_ZN9LineTrace8isStableEv+0xe0>
 8003a34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a3c:	db06      	blt.n	8003a4c <_ZN9LineTrace8isStableEv+0xb4>
		stable_cnt++;
 8003a3e:	4b0d      	ldr	r3, [pc, #52]	; (8003a74 <_ZN9LineTrace8isStableEv+0xdc>)
 8003a40:	881b      	ldrh	r3, [r3, #0]
 8003a42:	3301      	adds	r3, #1
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	4b0b      	ldr	r3, [pc, #44]	; (8003a74 <_ZN9LineTrace8isStableEv+0xdc>)
 8003a48:	801a      	strh	r2, [r3, #0]
 8003a4a:	e002      	b.n	8003a52 <_ZN9LineTrace8isStableEv+0xba>
	}
	else{
		stable_cnt = 0;
 8003a4c:	4b09      	ldr	r3, [pc, #36]	; (8003a74 <_ZN9LineTrace8isStableEv+0xdc>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	801a      	strh	r2, [r3, #0]
	}

	if(stable_cnt >= 5){ //250mm
 8003a52:	4b08      	ldr	r3, [pc, #32]	; (8003a74 <_ZN9LineTrace8isStableEv+0xdc>)
 8003a54:	881b      	ldrh	r3, [r3, #0]
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	d901      	bls.n	8003a5e <_ZN9LineTrace8isStableEv+0xc6>
		ret = true;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	75fb      	strb	r3, [r7, #23]
	}

	return ret;
 8003a5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	371c      	adds	r7, #28
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd90      	pop	{r4, r7, pc}
 8003a68:	3727c5ac 	.word	0x3727c5ac
 8003a6c:	459c4000 	.word	0x459c4000
 8003a70:	459c4000 	.word	0x459c4000
 8003a74:	20000288 	.word	0x20000288
 8003a78:	44fa0000 	.word	0x44fa0000

08003a7c <_ZN9LineTrace4initEv>:
// -------public---------- //
// ---------------------------------------------------------------------------------------------------//
// ------------------------------------ Initialize----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::init()
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b092      	sub	sp, #72	; 0x48
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
	float temp_kp, temp_ki, temp_kd;
	sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 8003a84:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003a88:	2201      	movs	r2, #1
 8003a8a:	4963      	ldr	r1, [pc, #396]	; (8003c18 <_ZN9LineTrace4initEv+0x19c>)
 8003a8c:	4863      	ldr	r0, [pc, #396]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003a8e:	f7fd ff5b 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 8003a92:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003a96:	2201      	movs	r2, #1
 8003a98:	4961      	ldr	r1, [pc, #388]	; (8003c20 <_ZN9LineTrace4initEv+0x1a4>)
 8003a9a:	4860      	ldr	r0, [pc, #384]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003a9c:	f7fd ff54 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 8003aa0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	495f      	ldr	r1, [pc, #380]	; (8003c24 <_ZN9LineTrace4initEv+0x1a8>)
 8003aa8:	485c      	ldr	r0, [pc, #368]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003aaa:	f7fd ff4d 	bl	8001948 <sd_read_array_float>
	setGain(temp_kp, temp_ki, temp_kd);
 8003aae:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003ab2:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003ab6:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8003aba:	eeb0 1a66 	vmov.f32	s2, s13
 8003abe:	eef0 0a47 	vmov.f32	s1, s14
 8003ac2:	eeb0 0a67 	vmov.f32	s0, s15
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f000 f8c6 	bl	8003c58 <_ZN9LineTrace7setGainEfff>

	float temp_kp_slow, temp_ki_slow, temp_kd_slow;
	sd_read_array_float("PARAMS", "KP_SLOW.TXT", 1, &temp_kp_slow);
 8003acc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	4955      	ldr	r1, [pc, #340]	; (8003c28 <_ZN9LineTrace4initEv+0x1ac>)
 8003ad4:	4851      	ldr	r0, [pc, #324]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003ad6:	f7fd ff37 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI_SLOW.TXT", 1, &temp_ki_slow);
 8003ada:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003ade:	2201      	movs	r2, #1
 8003ae0:	4952      	ldr	r1, [pc, #328]	; (8003c2c <_ZN9LineTrace4initEv+0x1b0>)
 8003ae2:	484e      	ldr	r0, [pc, #312]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003ae4:	f7fd ff30 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD_SLOW.TXT", 1, &temp_kd_slow);
 8003ae8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003aec:	2201      	movs	r2, #1
 8003aee:	4950      	ldr	r1, [pc, #320]	; (8003c30 <_ZN9LineTrace4initEv+0x1b4>)
 8003af0:	484a      	ldr	r0, [pc, #296]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003af2:	f7fd ff29 	bl	8001948 <sd_read_array_float>
	setGainSlow(temp_kp_slow, temp_ki_slow, temp_kd_slow);
 8003af6:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003afa:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003afe:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8003b02:	eeb0 1a66 	vmov.f32	s2, s13
 8003b06:	eef0 0a47 	vmov.f32	s1, s14
 8003b0a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 f8e8 	bl	8003ce4 <_ZN9LineTrace11setGainSlowEfff>

	float temp_velocity, temp_max_velocity, temp_max_velocity2, temp_min_velocity, temp_min_velocity2;
	sd_read_array_float("PARAMS", "TARVEL1.TXT", 1, &temp_velocity);
 8003b14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b18:	2201      	movs	r2, #1
 8003b1a:	4946      	ldr	r1, [pc, #280]	; (8003c34 <_ZN9LineTrace4initEv+0x1b8>)
 8003b1c:	483f      	ldr	r0, [pc, #252]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003b1e:	f7fd ff13 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL2.TXT", 1, &temp_max_velocity);
 8003b22:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b26:	2201      	movs	r2, #1
 8003b28:	4943      	ldr	r1, [pc, #268]	; (8003c38 <_ZN9LineTrace4initEv+0x1bc>)
 8003b2a:	483c      	ldr	r0, [pc, #240]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003b2c:	f7fd ff0c 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL3.TXT", 1, &temp_max_velocity2);
 8003b30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b34:	2201      	movs	r2, #1
 8003b36:	4941      	ldr	r1, [pc, #260]	; (8003c3c <_ZN9LineTrace4initEv+0x1c0>)
 8003b38:	4838      	ldr	r0, [pc, #224]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003b3a:	f7fd ff05 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL.TXT", 1, &temp_min_velocity);
 8003b3e:	f107 0320 	add.w	r3, r7, #32
 8003b42:	2201      	movs	r2, #1
 8003b44:	493e      	ldr	r1, [pc, #248]	; (8003c40 <_ZN9LineTrace4initEv+0x1c4>)
 8003b46:	4835      	ldr	r0, [pc, #212]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003b48:	f7fd fefe 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL2.TXT", 1, &temp_min_velocity2);
 8003b4c:	f107 031c 	add.w	r3, r7, #28
 8003b50:	2201      	movs	r2, #1
 8003b52:	493c      	ldr	r1, [pc, #240]	; (8003c44 <_ZN9LineTrace4initEv+0x1c8>)
 8003b54:	4831      	ldr	r0, [pc, #196]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003b56:	f7fd fef7 	bl	8001948 <sd_read_array_float>
	setTargetVelocity(temp_velocity);
 8003b5a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003b5e:	eeb0 0a67 	vmov.f32	s0, s15
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f913 	bl	8003d8e <_ZN9LineTrace17setTargetVelocityEf>
	setMaxVelocity(temp_max_velocity);
 8003b68:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003b6c:	eeb0 0a67 	vmov.f32	s0, s15
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f000 f91c 	bl	8003dae <_ZN9LineTrace14setMaxVelocityEf>
	setMaxVelocity2(temp_max_velocity2);
 8003b76:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003b7a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 f925 	bl	8003dce <_ZN9LineTrace15setMaxVelocity2Ef>
	setMinVelocity(temp_min_velocity);
 8003b84:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b88:	eeb0 0a67 	vmov.f32	s0, s15
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 f92e 	bl	8003dee <_ZN9LineTrace14setMinVelocityEf>
	setMinVelocity2(temp_min_velocity2);
 8003b92:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b96:	eeb0 0a67 	vmov.f32	s0, s15
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 f937 	bl	8003e0e <_ZN9LineTrace15setMinVelocity2Ef>

	float temp_acc, temp_dec;
	sd_read_array_float("PARAMS", "ACC.TXT", 1, &temp_acc);
 8003ba0:	f107 0318 	add.w	r3, r7, #24
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	4928      	ldr	r1, [pc, #160]	; (8003c48 <_ZN9LineTrace4initEv+0x1cc>)
 8003ba8:	481c      	ldr	r0, [pc, #112]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003baa:	f7fd fecd 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC.TXT", 1, &temp_dec);
 8003bae:	f107 0314 	add.w	r3, r7, #20
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	4925      	ldr	r1, [pc, #148]	; (8003c4c <_ZN9LineTrace4initEv+0x1d0>)
 8003bb6:	4819      	ldr	r0, [pc, #100]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003bb8:	f7fd fec6 	bl	8001948 <sd_read_array_float>
	setMaxAccDec(temp_acc, temp_dec);
 8003bbc:	edd7 7a06 	vldr	s15, [r7, #24]
 8003bc0:	ed97 7a05 	vldr	s14, [r7, #20]
 8003bc4:	eef0 0a47 	vmov.f32	s1, s14
 8003bc8:	eeb0 0a67 	vmov.f32	s0, s15
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f000 f97e 	bl	8003ece <_ZN9LineTrace12setMaxAccDecEff>

	float temp_acc2 = 0, temp_dec2 = 0;
 8003bd2:	f04f 0300 	mov.w	r3, #0
 8003bd6:	613b      	str	r3, [r7, #16]
 8003bd8:	f04f 0300 	mov.w	r3, #0
 8003bdc:	60fb      	str	r3, [r7, #12]
	sd_read_array_float("PARAMS", "ACC2.TXT", 1, &temp_acc2);
 8003bde:	f107 0310 	add.w	r3, r7, #16
 8003be2:	2201      	movs	r2, #1
 8003be4:	491a      	ldr	r1, [pc, #104]	; (8003c50 <_ZN9LineTrace4initEv+0x1d4>)
 8003be6:	480d      	ldr	r0, [pc, #52]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003be8:	f7fd feae 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC2.TXT", 1, &temp_dec2);
 8003bec:	f107 030c 	add.w	r3, r7, #12
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	4918      	ldr	r1, [pc, #96]	; (8003c54 <_ZN9LineTrace4initEv+0x1d8>)
 8003bf4:	4809      	ldr	r0, [pc, #36]	; (8003c1c <_ZN9LineTrace4initEv+0x1a0>)
 8003bf6:	f7fd fea7 	bl	8001948 <sd_read_array_float>
	setMaxAccDec2(temp_acc2, temp_dec2);
 8003bfa:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bfe:	ed97 7a03 	vldr	s14, [r7, #12]
 8003c02:	eef0 0a47 	vmov.f32	s1, s14
 8003c06:	eeb0 0a67 	vmov.f32	s0, s15
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 f979 	bl	8003f02 <_ZN9LineTrace13setMaxAccDec2Eff>
}
 8003c10:	bf00      	nop
 8003c12:	3748      	adds	r7, #72	; 0x48
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	08019d48 	.word	0x08019d48
 8003c1c:	08019d50 	.word	0x08019d50
 8003c20:	08019d58 	.word	0x08019d58
 8003c24:	08019d60 	.word	0x08019d60
 8003c28:	08019d68 	.word	0x08019d68
 8003c2c:	08019d74 	.word	0x08019d74
 8003c30:	08019d80 	.word	0x08019d80
 8003c34:	08019d8c 	.word	0x08019d8c
 8003c38:	08019d98 	.word	0x08019d98
 8003c3c:	08019da4 	.word	0x08019da4
 8003c40:	08019db0 	.word	0x08019db0
 8003c44:	08019dbc 	.word	0x08019dbc
 8003c48:	08019dc8 	.word	0x08019dc8
 8003c4c:	08019dd0 	.word	0x08019dd0
 8003c50:	08019dd8 	.word	0x08019dd8
 8003c54:	08019de4 	.word	0x08019de4

08003c58 <_ZN9LineTrace7setGainEfff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------- Line following gain------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setGain(float kp, float ki, float kd)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c64:	edc7 0a01 	vstr	s1, [r7, #4]
 8003c68:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	68ba      	ldr	r2, [r7, #8]
 8003c70:	629a      	str	r2, [r3, #40]	; 0x28
	ki_ = ki;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	631a      	str	r2, [r3, #48]	; 0x30
	kd_ = kd;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	683a      	ldr	r2, [r7, #0]
 8003c7c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003c7e:	bf00      	nop
 8003c80:	3714      	adds	r7, #20
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr

08003c8a <_ZN9LineTrace5getKpEv>:

float LineTrace::getKp()
{
 8003c8a:	b480      	push	{r7}
 8003c8c:	b083      	sub	sp, #12
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
	return kp_;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c96:	ee07 3a90 	vmov	s15, r3
}
 8003c9a:	eeb0 0a67 	vmov.f32	s0, s15
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <_ZN9LineTrace5getKiEv>:

float LineTrace::getKi()
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
	return ki_;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb4:	ee07 3a90 	vmov	s15, r3
}
 8003cb8:	eeb0 0a67 	vmov.f32	s0, s15
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr

08003cc6 <_ZN9LineTrace5getKdEv>:

float LineTrace::getKd()
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b083      	sub	sp, #12
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
	return kd_;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd2:	ee07 3a90 	vmov	s15, r3
}
 8003cd6:	eeb0 0a67 	vmov.f32	s0, s15
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <_ZN9LineTrace11setGainSlowEfff>:

void LineTrace::setGainSlow(float kp, float ki, float kd)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b085      	sub	sp, #20
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	ed87 0a02 	vstr	s0, [r7, #8]
 8003cf0:	edc7 0a01 	vstr	s1, [r7, #4]
 8003cf4:	ed87 1a00 	vstr	s2, [r7]
	kp_slow_ = kp;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	68ba      	ldr	r2, [r7, #8]
 8003cfc:	635a      	str	r2, [r3, #52]	; 0x34
	ki_slow_ = ki;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	63da      	str	r2, [r3, #60]	; 0x3c
	kd_slow_ = kd;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	683a      	ldr	r2, [r7, #0]
 8003d08:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003d0a:	bf00      	nop
 8003d0c:	3714      	adds	r7, #20
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr

08003d16 <_ZN9LineTrace9getKpSlowEv>:

float LineTrace::getKpSlow()
{
 8003d16:	b480      	push	{r7}
 8003d18:	b083      	sub	sp, #12
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
	return kp_slow_;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d22:	ee07 3a90 	vmov	s15, r3
}
 8003d26:	eeb0 0a67 	vmov.f32	s0, s15
 8003d2a:	370c      	adds	r7, #12
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <_ZN9LineTrace9getKiSlowEv>:

float LineTrace::getKiSlow()
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
	return ki_slow_;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d40:	ee07 3a90 	vmov	s15, r3
}
 8003d44:	eeb0 0a67 	vmov.f32	s0, s15
 8003d48:	370c      	adds	r7, #12
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr

08003d52 <_ZN9LineTrace9getKdSlowEv>:

float LineTrace::getKdSlow()
{
 8003d52:	b480      	push	{r7}
 8003d54:	b083      	sub	sp, #12
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
	return kd_slow_;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d5e:	ee07 3a90 	vmov	s15, r3
}
 8003d62:	eeb0 0a67 	vmov.f32	s0, s15
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <_ZN9LineTrace14setNormalRatioEf>:
// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Velocity setting----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//

void LineTrace::setNormalRatio(float ratio)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	683a      	ldr	r2, [r7, #0]
 8003d80:	645a      	str	r2, [r3, #68]	; 0x44
}
 8003d82:	bf00      	nop
 8003d84:	370c      	adds	r7, #12
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr

08003d8e <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 8003d8e:	b480      	push	{r7}
 8003d90:	b083      	sub	sp, #12
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
 8003d96:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	683a      	ldr	r2, [r7, #0]
 8003d9e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003da2:	bf00      	nop
 8003da4:	370c      	adds	r7, #12
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr

08003dae <_ZN9LineTrace14setMaxVelocityEf>:

void LineTrace::setMaxVelocity(float velocity)
{
 8003dae:	b480      	push	{r7}
 8003db0:	b083      	sub	sp, #12
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
 8003db6:	ed87 0a00 	vstr	s0, [r7]
	max_velocity_ = velocity;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	683a      	ldr	r2, [r7, #0]
 8003dbe:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr

08003dce <_ZN9LineTrace15setMaxVelocity2Ef>:

void LineTrace::setMaxVelocity2(float velocity)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b083      	sub	sp, #12
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
 8003dd6:	ed87 0a00 	vstr	s0, [r7]
	max_velocity2_ = velocity;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
}
 8003de2:	bf00      	nop
 8003de4:	370c      	adds	r7, #12
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr

08003dee <_ZN9LineTrace14setMinVelocityEf>:

void LineTrace::setMinVelocity(float velocity)
{
 8003dee:	b480      	push	{r7}
 8003df0:	b083      	sub	sp, #12
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	6078      	str	r0, [r7, #4]
 8003df6:	ed87 0a00 	vstr	s0, [r7]
	min_velocity_ = velocity;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	683a      	ldr	r2, [r7, #0]
 8003dfe:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <_ZN9LineTrace15setMinVelocity2Ef>:

void LineTrace::setMinVelocity2(float velocity)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b083      	sub	sp, #12
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
 8003e16:	ed87 0a00 	vstr	s0, [r7]
	min_velocity2_ = velocity;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	683a      	ldr	r2, [r7, #0]
 8003e1e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <_ZN9LineTrace17getTargetVelocityEv>:

float LineTrace::getTargetVelocity()
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b083      	sub	sp, #12
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
	return target_velocity_;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003e3c:	ee07 3a90 	vmov	s15, r3
}
 8003e40:	eeb0 0a67 	vmov.f32	s0, s15
 8003e44:	370c      	adds	r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr

08003e4e <_ZN9LineTrace14getMaxVelocityEv>:

float LineTrace::getMaxVelocity()
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
	return max_velocity_;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003e5c:	ee07 3a90 	vmov	s15, r3
}
 8003e60:	eeb0 0a67 	vmov.f32	s0, s15
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr

08003e6e <_ZN9LineTrace15getMaxVelocity2Ev>:

float LineTrace::getMaxVelocity2()
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b083      	sub	sp, #12
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
	return max_velocity2_;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003e7c:	ee07 3a90 	vmov	s15, r3
}
 8003e80:	eeb0 0a67 	vmov.f32	s0, s15
 8003e84:	370c      	adds	r7, #12
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr

08003e8e <_ZN9LineTrace14getMinVelocityEv>:

float LineTrace::getMinVelocity()
{
 8003e8e:	b480      	push	{r7}
 8003e90:	b083      	sub	sp, #12
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
	return min_velocity_;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003e9c:	ee07 3a90 	vmov	s15, r3
}
 8003ea0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ea4:	370c      	adds	r7, #12
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr

08003eae <_ZN9LineTrace15getMinVelocity2Ev>:

float LineTrace::getMinVelocity2()
{
 8003eae:	b480      	push	{r7}
 8003eb0:	b083      	sub	sp, #12
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
	return min_velocity2_;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003ebc:	ee07 3a90 	vmov	s15, r3
}
 8003ec0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr

08003ece <_ZN9LineTrace12setMaxAccDecEff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Acceleration setting------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMaxAccDec(const float acc, const float dec)
{
 8003ece:	b480      	push	{r7}
 8003ed0:	b085      	sub	sp, #20
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	ed87 0a02 	vstr	s0, [r7, #8]
 8003eda:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc_ = acc;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003ee4:	3394      	adds	r3, #148	; 0x94
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	601a      	str	r2, [r3, #0]
	max_dec_ = dec;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003ef0:	3398      	adds	r3, #152	; 0x98
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	601a      	str	r2, [r3, #0]
}
 8003ef6:	bf00      	nop
 8003ef8:	3714      	adds	r7, #20
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr

08003f02 <_ZN9LineTrace13setMaxAccDec2Eff>:

void LineTrace::setMaxAccDec2(const float acc, const float dec)
{
 8003f02:	b480      	push	{r7}
 8003f04:	b085      	sub	sp, #20
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	60f8      	str	r0, [r7, #12]
 8003f0a:	ed87 0a02 	vstr	s0, [r7, #8]
 8003f0e:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc2_ = acc;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003f18:	339c      	adds	r3, #156	; 0x9c
 8003f1a:	68ba      	ldr	r2, [r7, #8]
 8003f1c:	601a      	str	r2, [r3, #0]
	max_dec2_ = dec;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003f24:	33a0      	adds	r3, #160	; 0xa0
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	601a      	str	r2, [r3, #0]
}
 8003f2a:	bf00      	nop
 8003f2c:	3714      	adds	r7, #20
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr

08003f36 <_ZN9LineTrace9getMaxAccEv>:

float LineTrace::getMaxAcc()
{
 8003f36:	b480      	push	{r7}
 8003f38:	b083      	sub	sp, #12
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
	return max_acc_;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003f44:	3394      	adds	r3, #148	; 0x94
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	ee07 3a90 	vmov	s15, r3
}
 8003f4c:	eeb0 0a67 	vmov.f32	s0, s15
 8003f50:	370c      	adds	r7, #12
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr

08003f5a <_ZN9LineTrace10getMaxDec2Ev>:

float LineTrace::getMaxDec2()
{
 8003f5a:	b480      	push	{r7}
 8003f5c:	b083      	sub	sp, #12
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	6078      	str	r0, [r7, #4]
	return max_dec2_;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003f68:	33a0      	adds	r3, #160	; 0xa0
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	ee07 3a90 	vmov	s15, r3
}
 8003f70:	eeb0 0a67 	vmov.f32	s0, s15
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <_ZN9LineTrace10getMaxAcc2Ev>:

float LineTrace::getMaxAcc2()
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b083      	sub	sp, #12
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
	return max_acc2_;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003f8c:	339c      	adds	r3, #156	; 0x9c
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	ee07 3a90 	vmov	s15, r3
}
 8003f94:	eeb0 0a67 	vmov.f32	s0, s15
 8003f98:	370c      	adds	r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr

08003fa2 <_ZN9LineTrace9getMaxDecEv>:

float LineTrace::getMaxDec()
{
 8003fa2:	b480      	push	{r7}
 8003fa4:	b083      	sub	sp, #12
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
	return max_dec_;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8003fb0:	3398      	adds	r3, #152	; 0x98
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	ee07 3a90 	vmov	s15, r3
}
 8003fb8:	eeb0 0a67 	vmov.f32	s0, s15
 8003fbc:	370c      	adds	r7, #12
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr
	...

08003fc8 <_ZN9LineTrace4flipEv>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------------- Flip -----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::flip()
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b082      	sub	sp, #8
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	f000 80e2 	beq.w	80041a0 <_ZN9LineTrace4flipEv+0x1d8>
		// ---- line following processing -----//
		pidTrace();
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f7fe fed3 	bl	8002d88 <_ZN9LineTrace8pidTraceEv>
		//steeringAngleTrace();

		// ---- Target Velocity Updata ------//
		updateTargetVelocity();
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f7ff fb54 	bl	8003690 <_ZN9LineTrace20updateTargetVelocityEv>

		// ----- Processing at regular distances -----//

		if(isTargetDistance(50) == true){
 8003fe8:	ed9f 0a6f 	vldr	s0, [pc, #444]	; 80041a8 <_ZN9LineTrace4flipEv+0x1e0>
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f7ff fc07 	bl	8003800 <_ZN9LineTrace16isTargetDistanceEf>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d028      	beq.n	800404a <_ZN9LineTrace4flipEv+0x82>
			// ---- Store Logs ------//
			storeLogs();
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f7ff f83f 	bl	800307c <_ZN9LineTrace9storeLogsEv>
			//logger_->storeLog(imu_->getOmega());
			//logger_->storeLog2(target_omega_);

			// -------- Detect Robot stabilization ------//
			if(isStable() == true && side_sensor_->getStatusL() == false){ // Stabilizing and side sensor is black
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f7ff fcca 	bl	8003998 <_ZN9LineTrace8isStableEv>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d00c      	beq.n	8004024 <_ZN9LineTrace4flipEv+0x5c>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	4618      	mov	r0, r3
 8004010:	f001 fb8c 	bl	800572c <_ZN10SideSensor10getStatusLEv>
 8004014:	4603      	mov	r3, r0
 8004016:	f083 0301 	eor.w	r3, r3, #1
 800401a:	b2db      	uxtb	r3, r3
 800401c:	2b00      	cmp	r3, #0
 800401e:	d001      	beq.n	8004024 <_ZN9LineTrace4flipEv+0x5c>
 8004020:	2301      	movs	r3, #1
 8004022:	e000      	b.n	8004026 <_ZN9LineTrace4flipEv+0x5e>
 8004024:	2300      	movs	r3, #0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d005      	beq.n	8004036 <_ZN9LineTrace4flipEv+0x6e>
				stable_flag_ = true;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8004030:	338f      	adds	r3, #143	; 0x8f
 8004032:	2201      	movs	r2, #1
 8004034:	701a      	strb	r2, [r3, #0]
			}

			// ---reset total cnt ---//
			encoder_->clearDistance10mm();
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	4618      	mov	r0, r3
 800403c:	f7fd fb70 	bl	8001720 <_ZN7Encoder17clearDistance10mmEv>
			odometry_->clearPotition();
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	699b      	ldr	r3, [r3, #24]
 8004044:	4618      	mov	r0, r3
 8004046:	f001 f8b7 	bl	80051b8 <_ZN8Odometry13clearPotitionEv>
		}


		// ------- Store side line distance or correction distance------//

		if(stable_flag_ == true && side_sensor_->getStatusL() == true){ //Stabilizing and side sensor is white
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8004050:	338f      	adds	r3, #143	; 0x8f
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d009      	beq.n	800406c <_ZN9LineTrace4flipEv+0xa4>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	691b      	ldr	r3, [r3, #16]
 800405c:	4618      	mov	r0, r3
 800405e:	f001 fb65 	bl	800572c <_ZN10SideSensor10getStatusLEv>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d001      	beq.n	800406c <_ZN9LineTrace4flipEv+0xa4>
 8004068:	2301      	movs	r3, #1
 800406a:	e000      	b.n	800406e <_ZN9LineTrace4flipEv+0xa6>
 800406c:	2300      	movs	r3, #0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d020      	beq.n	80040b4 <_ZN9LineTrace4flipEv+0xec>
			correction_check_cnt_ = 0;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8004078:	33a4      	adds	r3, #164	; 0xa4
 800407a:	2200      	movs	r2, #0
 800407c:	801a      	strh	r2, [r3, #0]

			if(mode_selector_ == FIRST_RUNNING){
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004084:	3354      	adds	r3, #84	; 0x54
 8004086:	f9b3 3000 	ldrsh.w	r3, [r3]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d103      	bne.n	8004096 <_ZN9LineTrace4flipEv+0xce>
				storeSideLineDistance();
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f7fe ffbc 	bl	800300c <_ZN9LineTrace21storeSideLineDistanceEv>
 8004094:	e002      	b.n	800409c <_ZN9LineTrace4flipEv+0xd4>
			}
			else{
				correctionTotalDistanceFromSideMarker();
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f7ff f84a 	bl	8003130 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv>
			}

			stable_flag_ = false;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80040a2:	338f      	adds	r3, #143	; 0x8f
 80040a4:	2200      	movs	r2, #0
 80040a6:	701a      	strb	r2, [r3, #0]
			stable_cnt_reset_flag_ = true;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80040ae:	3390      	adds	r3, #144	; 0x90
 80040b0:	2201      	movs	r2, #1
 80040b2:	701a      	strb	r2, [r3, #0]
		}


		// ----- cross line ignore processing ------//
		if(isCrossLine() == true){ //detect cross line
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f7ff fbc5 	bl	8003844 <_ZN9LineTrace11isCrossLineEv>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d009      	beq.n	80040d4 <_ZN9LineTrace4flipEv+0x10c>
			side_sensor_->enableIgnore();
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f001 fb59 	bl	800577c <_ZN10SideSensor12enableIgnoreEv>
			encoder_->clearCrossLineIgnoreDistance();
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7fd fb51 	bl	8001776 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
			// Note: Store cross line distance here.
			//led_.LR(1, -1);
		}

		if(side_sensor_->getIgnoreFlag() == true && encoder_->getCrossLineIgnoreDistance() >= 70){
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	4618      	mov	r0, r3
 80040da:	f001 fb69 	bl	80057b0 <_ZN10SideSensor13getIgnoreFlagEv>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d00f      	beq.n	8004104 <_ZN9LineTrace4flipEv+0x13c>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	695b      	ldr	r3, [r3, #20]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7fd fb35 	bl	8001758 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>
 80040ee:	eeb0 7a40 	vmov.f32	s14, s0
 80040f2:	eddf 7a2e 	vldr	s15, [pc, #184]	; 80041ac <_ZN9LineTrace4flipEv+0x1e4>
 80040f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80040fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040fe:	db01      	blt.n	8004104 <_ZN9LineTrace4flipEv+0x13c>
 8004100:	2301      	movs	r3, #1
 8004102:	e000      	b.n	8004106 <_ZN9LineTrace4flipEv+0x13e>
 8004104:	2300      	movs	r3, #0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d004      	beq.n	8004114 <_ZN9LineTrace4flipEv+0x14c>
			side_sensor_->disableIgnore();
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	4618      	mov	r0, r3
 8004110:	f001 fb41 	bl	8005796 <_ZN10SideSensor13disableIgnoreEv>
			all_sideline_flag_ = false;
		}
		*/

		// ----- Emergency stop processing------//
		if(line_sensor_->emergencyStop() == true){
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	4618      	mov	r0, r3
 800411a:	f7fe fc77 	bl	8002a0c <_ZN10LineSensor13emergencyStopEv>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00d      	beq.n	8004140 <_ZN9LineTrace4flipEv+0x178>
			velocity_ctrl_->setTranslationVelocityOnly(0, 0);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	eddf 0a21 	vldr	s1, [pc, #132]	; 80041b0 <_ZN9LineTrace4flipEv+0x1e8>
 800412c:	ed9f 0a20 	vldr	s0, [pc, #128]	; 80041b0 <_ZN9LineTrace4flipEv+0x1e8>
 8004130:	4618      	mov	r0, r3
 8004132:	f001 fead 	bl	8005e90 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>
			esc_->off();
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413a:	4618      	mov	r0, r3
 800413c:	f7fd f922 	bl	8001384 <_ZN3ESC3offEv>
		else{
			//led_.LR(0, -1);
		}

		// ---------Confirmation when corrected ------------//
		correction_check_cnt_++;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8004146:	33a4      	adds	r3, #164	; 0xa4
 8004148:	881b      	ldrh	r3, [r3, #0]
 800414a:	3301      	adds	r3, #1
 800414c:	b29a      	uxth	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8004154:	33a4      	adds	r3, #164	; 0xa4
 8004156:	801a      	strh	r2, [r3, #0]
		if(correction_check_cnt_ >= 10000) correction_check_cnt_ = 10000;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800415e:	33a4      	adds	r3, #164	; 0xa4
 8004160:	881b      	ldrh	r3, [r3, #0]
 8004162:	f242 720f 	movw	r2, #9999	; 0x270f
 8004166:	4293      	cmp	r3, r2
 8004168:	d906      	bls.n	8004178 <_ZN9LineTrace4flipEv+0x1b0>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8004170:	33a4      	adds	r3, #164	; 0xa4
 8004172:	f242 7210 	movw	r2, #10000	; 0x2710
 8004176:	801a      	strh	r2, [r3, #0]

		if(correction_check_cnt_ <= 200) led_.fullColor('R');
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800417e:	33a4      	adds	r3, #164	; 0xa4
 8004180:	881b      	ldrh	r3, [r3, #0]
 8004182:	2bc8      	cmp	r3, #200	; 0xc8
 8004184:	d806      	bhi.n	8004194 <_ZN9LineTrace4flipEv+0x1cc>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	330c      	adds	r3, #12
 800418a:	2152      	movs	r1, #82	; 0x52
 800418c:	4618      	mov	r0, r3
 800418e:	f7fe f861 	bl	8002254 <_ZN3LED9fullColorEc>
		else led_.fullColor('B');
	}
}
 8004192:	e005      	b.n	80041a0 <_ZN9LineTrace4flipEv+0x1d8>
		else led_.fullColor('B');
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	330c      	adds	r3, #12
 8004198:	2142      	movs	r1, #66	; 0x42
 800419a:	4618      	mov	r0, r3
 800419c:	f7fe f85a 	bl	8002254 <_ZN3LED9fullColorEc>
}
 80041a0:	bf00      	nop
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	42480000 	.word	0x42480000
 80041ac:	428c0000 	.word	0x428c0000
 80041b0:	00000000 	.word	0x00000000

080041b4 <_ZN9LineTrace7setModeEs>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------- Mode set to stop------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMode(int16_t mode)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	460b      	mov	r3, r1
 80041be:	807b      	strh	r3, [r7, #2]
	mode_selector_ = mode;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80041c6:	3354      	adds	r3, #84	; 0x54
 80041c8:	887a      	ldrh	r2, [r7, #2]
 80041ca:	801a      	strh	r2, [r3, #0]
}
 80041cc:	bf00      	nop
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr

080041d8 <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	i_reset_flag_ = true;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	velocity_ctrl_->start();
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f001 fea4 	bl	8005f42 <_ZN12VelocityCtrl5startEv>
	side_sensor_->resetWhiteLineCnt();
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	4618      	mov	r0, r3
 8004200:	f001 faac 	bl	800575c <_ZN10SideSensor17resetWhiteLineCntEv>
	crossline_idx_ = 0;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800420a:	3388      	adds	r3, #136	; 0x88
 800420c:	2200      	movs	r2, #0
 800420e:	801a      	strh	r2, [r3, #0]
	sideline_idx_ = 0;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8004216:	338a      	adds	r3, #138	; 0x8a
 8004218:	2200      	movs	r2, #0
 800421a:	801a      	strh	r2, [r3, #0]
	all_sideline_idx_ = 0;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8004222:	338c      	adds	r3, #140	; 0x8c
 8004224:	2200      	movs	r2, #0
 8004226:	801a      	strh	r2, [r3, #0]
}
 8004228:	bf00      	nop
 800422a:	3708      	adds	r7, #8
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <_ZN9LineTrace7runningEv>:


void LineTrace::running()
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
	uint16_t stage = 0;
 8004238:	2300      	movs	r3, #0
 800423a:	81fb      	strh	r3, [r7, #14]
	bool goal_flag = false;
 800423c:	2300      	movs	r3, #0
 800423e:	737b      	strb	r3, [r7, #13]
	start();
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f7ff ffc9 	bl	80041d8 <_ZN9LineTrace5startEv>

	while(goal_flag == false){
 8004246:	7b7b      	ldrb	r3, [r7, #13]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d161      	bne.n	8004310 <_ZN9LineTrace7runningEv+0xe0>
		switch(stage){
 800424c:	89fb      	ldrh	r3, [r7, #14]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d002      	beq.n	8004258 <_ZN9LineTrace7runningEv+0x28>
 8004252:	2b0a      	cmp	r3, #10
 8004254:	d030      	beq.n	80042b8 <_ZN9LineTrace7runningEv+0x88>
 8004256:	e05a      	b.n	800430e <_ZN9LineTrace7runningEv+0xde>
		case 0:
			if(side_sensor_->getWhiteLineCntR() == 1){
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	4618      	mov	r0, r3
 800425e:	f001 fa71 	bl	8005744 <_ZN10SideSensor16getWhiteLineCntREv>
 8004262:	4603      	mov	r3, r0
 8004264:	2b01      	cmp	r3, #1
 8004266:	bf0c      	ite	eq
 8004268:	2301      	moveq	r3, #1
 800426a:	2300      	movne	r3, #0
 800426c:	b2db      	uxtb	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	d04a      	beq.n	8004308 <_ZN9LineTrace7runningEv+0xd8>
				loggerStart();
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7fe fe68 	bl	8002f48 <_ZN9LineTrace11loggerStartEv>
				if(mode_selector_ != FIRST_RUNNING){ // Other than first running
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800427e:	3354      	adds	r3, #84	; 0x54
 8004280:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d002      	beq.n	800428e <_ZN9LineTrace7runningEv+0x5e>
					startVelocityPlay();
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f7ff f9d1 	bl	8003630 <_ZN9LineTrace17startVelocityPlayEv>
				}

				encoder_->clearCrossLineIgnoreDistance();
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	695b      	ldr	r3, [r3, #20]
 8004292:	4618      	mov	r0, r3
 8004294:	f7fd fa6f 	bl	8001776 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
				encoder_->clearTotalDistance();
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	4618      	mov	r0, r3
 800429e:	f7fd fa4d 	bl	800173c <_ZN7Encoder18clearTotalDistanceEv>
				led_.LR(0, -1);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	330c      	adds	r3, #12
 80042a6:	f04f 32ff 	mov.w	r2, #4294967295
 80042aa:	2100      	movs	r1, #0
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7fe f88d 	bl	80023cc <_ZN3LED2LREaa>
				stage = 10;
 80042b2:	230a      	movs	r3, #10
 80042b4:	81fb      	strh	r3, [r7, #14]
			}

			break;
 80042b6:	e027      	b.n	8004308 <_ZN9LineTrace7runningEv+0xd8>

		case 10:
			if(side_sensor_->getWhiteLineCntR() == 2){
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	4618      	mov	r0, r3
 80042be:	f001 fa41 	bl	8005744 <_ZN10SideSensor16getWhiteLineCntREv>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	bf0c      	ite	eq
 80042c8:	2301      	moveq	r3, #1
 80042ca:	2300      	movne	r3, #0
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d01c      	beq.n	800430c <_ZN9LineTrace7runningEv+0xdc>
				led_.fullColor('M');
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	330c      	adds	r3, #12
 80042d6:	214d      	movs	r1, #77	; 0x4d
 80042d8:	4618      	mov	r0, r3
 80042da:	f7fd ffbb 	bl	8002254 <_ZN3LED9fullColorEc>
				loggerStop();
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f7fe fe4d 	bl	8002f7e <_ZN9LineTrace10loggerStopEv>
				stopVelocityPlay();
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f7ff f9b6 	bl	8003656 <_ZN9LineTrace16stopVelocityPlayEv>
				HAL_Delay(100); //Run through after the goal
 80042ea:	2064      	movs	r0, #100	; 0x64
 80042ec:	f005 fd8c 	bl	8009e08 <HAL_Delay>

				setTargetVelocity(0);
 80042f0:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8004320 <_ZN9LineTrace7runningEv+0xf0>
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f7ff fd4a 	bl	8003d8e <_ZN9LineTrace17setTargetVelocityEf>
				HAL_Delay(500); //Stop for a while on the spot
 80042fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80042fe:	f005 fd83 	bl	8009e08 <HAL_Delay>

				goal_flag = true;
 8004302:	2301      	movs	r3, #1
 8004304:	737b      	strb	r3, [r7, #13]

			}

			break;
 8004306:	e001      	b.n	800430c <_ZN9LineTrace7runningEv+0xdc>
			break;
 8004308:	bf00      	nop
 800430a:	e79c      	b.n	8004246 <_ZN9LineTrace7runningEv+0x16>
			break;
 800430c:	bf00      	nop
	while(goal_flag == false){
 800430e:	e79a      	b.n	8004246 <_ZN9LineTrace7runningEv+0x16>
		}
	}

	stop();
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f000 f807 	bl	8004324 <_ZN9LineTrace4stopEv>
}
 8004316:	bf00      	nop
 8004318:	3710      	adds	r7, #16
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	00000000 	.word	0x00000000

08004324 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b084      	sub	sp, #16
 8004328:	af02      	add	r7, sp, #8
 800432a:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	velocity_ctrl_->stop();
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	4618      	mov	r0, r3
 800433a:	f001 fe15 	bl	8005f68 <_ZN12VelocityCtrl4stopEv>

	led_.LR(-1, 1);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	330c      	adds	r3, #12
 8004342:	2201      	movs	r2, #1
 8004344:	f04f 31ff 	mov.w	r1, #4294967295
 8004348:	4618      	mov	r0, r3
 800434a:	f7fe f83f 	bl	80023cc <_ZN3LED2LREaa>
	if(mode_selector_ == FIRST_RUNNING){ //First running
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004354:	3354      	adds	r3, #84	; 0x54
 8004356:	f9b3 3000 	ldrsh.w	r3, [r3]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d107      	bne.n	800436e <_ZN9LineTrace4stopEv+0x4a>
		logger_->saveDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	69d8      	ldr	r0, [r3, #28]
 8004362:	4b23      	ldr	r3, [pc, #140]	; (80043f0 <_ZN9LineTrace4stopEv+0xcc>)
 8004364:	4a23      	ldr	r2, [pc, #140]	; (80043f4 <_ZN9LineTrace4stopEv+0xd0>)
 8004366:	4924      	ldr	r1, [pc, #144]	; (80043f8 <_ZN9LineTrace4stopEv+0xd4>)
 8004368:	f000 fbdc 	bl	8004b24 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
 800436c:	e006      	b.n	800437c <_ZN9LineTrace4stopEv+0x58>
	}
	else{//Secondary run
		logger_->saveDistanceAndTheta2("COURSLOG", "DISTANC2.TXT", "THETA2.TXT");
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	69d8      	ldr	r0, [r3, #28]
 8004372:	4b22      	ldr	r3, [pc, #136]	; (80043fc <_ZN9LineTrace4stopEv+0xd8>)
 8004374:	4a22      	ldr	r2, [pc, #136]	; (8004400 <_ZN9LineTrace4stopEv+0xdc>)
 8004376:	4920      	ldr	r1, [pc, #128]	; (80043f8 <_ZN9LineTrace4stopEv+0xd4>)
 8004378:	f000 fbf7 	bl	8004b6a <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>
	}
	sd_write_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_, OVER_WRITE);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004382:	3358      	adds	r3, #88	; 0x58
 8004384:	2200      	movs	r2, #0
 8004386:	9200      	str	r2, [sp, #0]
 8004388:	2264      	movs	r2, #100	; 0x64
 800438a:	491e      	ldr	r1, [pc, #120]	; (8004404 <_ZN9LineTrace4stopEv+0xe0>)
 800438c:	481a      	ldr	r0, [pc, #104]	; (80043f8 <_ZN9LineTrace4stopEv+0xd4>)
 800438e:	f7fd fa75 	bl	800187c <sd_write_array_float>
	sd_write_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_, OVER_WRITE);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 8004398:	33e8      	adds	r3, #232	; 0xe8
 800439a:	2200      	movs	r2, #0
 800439c:	9200      	str	r2, [sp, #0]
 800439e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80043a2:	4919      	ldr	r1, [pc, #100]	; (8004408 <_ZN9LineTrace4stopEv+0xe4>)
 80043a4:	4814      	ldr	r0, [pc, #80]	; (80043f8 <_ZN9LineTrace4stopEv+0xd4>)
 80043a6:	f7fd fa69 	bl	800187c <sd_write_array_float>
	sd_write_array_float("COURSLOG", "ASIDEDIS.TXT", SIDELINE_SIZE, all_sideline_distance_, OVER_WRITE);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f503 4345 	add.w	r3, r3, #50432	; 0xc500
 80043b0:	33b8      	adds	r3, #184	; 0xb8
 80043b2:	2200      	movs	r2, #0
 80043b4:	9200      	str	r2, [sp, #0]
 80043b6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80043ba:	4914      	ldr	r1, [pc, #80]	; (800440c <_ZN9LineTrace4stopEv+0xe8>)
 80043bc:	480e      	ldr	r0, [pc, #56]	; (80043f8 <_ZN9LineTrace4stopEv+0xd4>)
 80043be:	f7fd fa5d 	bl	800187c <sd_write_array_float>

	led_.LR(-1, 0);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	330c      	adds	r3, #12
 80043c6:	2200      	movs	r2, #0
 80043c8:	f04f 31ff 	mov.w	r1, #4294967295
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7fd fffd 	bl	80023cc <_ZN3LED2LREaa>

	logger_->resetIdx();
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	69db      	ldr	r3, [r3, #28]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 fc57 	bl	8004c8a <_ZN6Logger8resetIdxEv>
	logger_->resetLogs2();
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	69db      	ldr	r3, [r3, #28]
 80043e0:	4618      	mov	r0, r3
 80043e2:	f000 fc06 	bl	8004bf2 <_ZN6Logger10resetLogs2Ev>
}
 80043e6:	bf00      	nop
 80043e8:	3708      	adds	r7, #8
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	08019df0 	.word	0x08019df0
 80043f4:	08019dfc 	.word	0x08019dfc
 80043f8:	08019e0c 	.word	0x08019e0c
 80043fc:	08019e18 	.word	0x08019e18
 8004400:	08019e24 	.word	0x08019e24
 8004404:	08019e34 	.word	0x08019e34
 8004408:	08019e44 	.word	0x08019e44
 800440c:	08019e50 	.word	0x08019e50

08004410 <_ZN9LineTrace20createVelocityTabeleEv>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Create velocity table-----------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::createVelocityTabele()
{
 8004410:	b590      	push	{r4, r7, lr}
 8004412:	b08b      	sub	sp, #44	; 0x2c
 8004414:	af02      	add	r7, sp, #8
 8004416:	6078      	str	r0, [r7, #4]
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	69db      	ldr	r3, [r3, #28]
 800441c:	4618      	mov	r0, r3
 800441e:	f000 fb25 	bl	8004a6c <_ZN6Logger23getDistanceArrayPointerEv>
 8004422:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	69db      	ldr	r3, [r3, #28]
 8004428:	4618      	mov	r0, r3
 800442a:	f000 fb2d 	bl	8004a88 <_ZN6Logger20getThetaArrayPointerEv>
 800442e:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8004430:	2300      	movs	r3, #0
 8004432:	837b      	strh	r3, [r7, #26]
 8004434:	8b7b      	ldrh	r3, [r7, #26]
 8004436:	f241 726f 	movw	r2, #5999	; 0x176f
 800443a:	4293      	cmp	r3, r2
 800443c:	d84b      	bhi.n	80044d6 <_ZN9LineTrace20createVelocityTabeleEv+0xc6>
		temp_distance = p_distance[i];
 800443e:	8b7b      	ldrh	r3, [r7, #26]
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	4413      	add	r3, r2
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 800444a:	8b7b      	ldrh	r3, [r7, #26]
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	4413      	add	r3, r2
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8004456:	edd7 7a07 	vldr	s15, [r7, #28]
 800445a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800445e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004462:	d101      	bne.n	8004468 <_ZN9LineTrace20createVelocityTabeleEv+0x58>
 8004464:	4b4c      	ldr	r3, [pc, #304]	; (8004598 <_ZN9LineTrace20createVelocityTabeleEv+0x188>)
 8004466:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 8004468:	ed97 7a02 	vldr	s14, [r7, #8]
 800446c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004470:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004474:	eeb0 0a66 	vmov.f32	s0, s13
 8004478:	f7fe fb2b 	bl	8002ad2 <_ZSt3absf>
 800447c:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 8004480:	edd7 7a05 	vldr	s15, [r7, #20]
 8004484:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800459c <_ZN9LineTrace20createVelocityTabeleEv+0x18c>
 8004488:	eef4 7ac7 	vcmpe.f32	s15, s14
 800448c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004490:	db01      	blt.n	8004496 <_ZN9LineTrace20createVelocityTabeleEv+0x86>
 8004492:	4b43      	ldr	r3, [pc, #268]	; (80045a0 <_ZN9LineTrace20createVelocityTabeleEv+0x190>)
 8004494:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 8004496:	8b7c      	ldrh	r4, [r7, #26]
 8004498:	ed97 0a05 	vldr	s0, [r7, #20]
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f7fe fee1 	bl	8003264 <_ZN9LineTrace15radius2VelocityEf>
 80044a2:	eef0 7a40 	vmov.f32	s15, s0
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 80044ac:	3304      	adds	r3, #4
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	4413      	add	r3, r2
 80044b2:	edc3 7a00 	vstr	s15, [r3]

		ref_delta_distances_[i] = p_distance[i]; //copy
 80044b6:	8b7b      	ldrh	r3, [r7, #26]
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	693a      	ldr	r2, [r7, #16]
 80044bc:	441a      	add	r2, r3
 80044be:	8b7b      	ldrh	r3, [r7, #26]
 80044c0:	6812      	ldr	r2, [r2, #0]
 80044c2:	6879      	ldr	r1, [r7, #4]
 80044c4:	3332      	adds	r3, #50	; 0x32
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	440b      	add	r3, r1
 80044ca:	3304      	adds	r3, #4
 80044cc:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80044ce:	8b7b      	ldrh	r3, [r7, #26]
 80044d0:	3301      	adds	r3, #1
 80044d2:	837b      	strh	r3, [r7, #26]
 80044d4:	e7ae      	b.n	8004434 <_ZN9LineTrace20createVelocityTabeleEv+0x24>
	}


	if(mode_selector_ == SECOND_RUNNING){
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80044dc:	3354      	adds	r3, #84	; 0x54
 80044de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d120      	bne.n	8004528 <_ZN9LineTrace20createVelocityTabeleEv+0x118>
		velocity_table_[0] = min_velocity_;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80044f2:	3310      	adds	r3, #16
 80044f4:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80044fc:	3398      	adds	r3, #152	; 0x98
 80044fe:	edd3 7a00 	vldr	s15, [r3]
 8004502:	6939      	ldr	r1, [r7, #16]
 8004504:	eeb0 0a67 	vmov.f32	s0, s15
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f7fe ff49 	bl	80033a0 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8004514:	3394      	adds	r3, #148	; 0x94
 8004516:	edd3 7a00 	vldr	s15, [r3]
 800451a:	6939      	ldr	r1, [r7, #16]
 800451c:	eeb0 0a67 	vmov.f32	s0, s15
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f7fe ffe1 	bl	80034e8 <_ZN9LineTrace20accelerateProcessingEfPKf>
 8004526:	e027      	b.n	8004578 <_ZN9LineTrace20createVelocityTabeleEv+0x168>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800452e:	3354      	adds	r3, #84	; 0x54
 8004530:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004534:	2b02      	cmp	r3, #2
 8004536:	d11f      	bne.n	8004578 <_ZN9LineTrace20createVelocityTabeleEv+0x168>
		velocity_table_[0] = min_velocity2_;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8004544:	3310      	adds	r3, #16
 8004546:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800454e:	33a0      	adds	r3, #160	; 0xa0
 8004550:	edd3 7a00 	vldr	s15, [r3]
 8004554:	6939      	ldr	r1, [r7, #16]
 8004556:	eeb0 0a67 	vmov.f32	s0, s15
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f7fe ff20 	bl	80033a0 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8004566:	339c      	adds	r3, #156	; 0x9c
 8004568:	edd3 7a00 	vldr	s15, [r3]
 800456c:	6939      	ldr	r1, [r7, #16]
 800456e:	eeb0 0a67 	vmov.f32	s0, s15
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f7fe ffb8 	bl	80034e8 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 800457e:	3310      	adds	r3, #16
 8004580:	2200      	movs	r2, #0
 8004582:	9200      	str	r2, [sp, #0]
 8004584:	f241 7270 	movw	r2, #6000	; 0x1770
 8004588:	4906      	ldr	r1, [pc, #24]	; (80045a4 <_ZN9LineTrace20createVelocityTabeleEv+0x194>)
 800458a:	4807      	ldr	r0, [pc, #28]	; (80045a8 <_ZN9LineTrace20createVelocityTabeleEv+0x198>)
 800458c:	f7fd f976 	bl	800187c <sd_write_array_float>

}
 8004590:	bf00      	nop
 8004592:	3724      	adds	r7, #36	; 0x24
 8004594:	46bd      	mov	sp, r7
 8004596:	bd90      	pop	{r4, r7, pc}
 8004598:	3727c5ac 	.word	0x3727c5ac
 800459c:	459c4000 	.word	0x459c4000
 80045a0:	459c4000 	.word	0x459c4000
 80045a4:	08019e60 	.word	0x08019e60
 80045a8:	08019e0c 	.word	0x08019e0c

080045ac <_ZN9LineTrace26createVelocityTabeleFromSDEv>:

void LineTrace::createVelocityTabeleFromSD()
{
 80045ac:	b590      	push	{r4, r7, lr}
 80045ae:	b08b      	sub	sp, #44	; 0x2c
 80045b0:	af02      	add	r7, sp, #8
 80045b2:	6078      	str	r0, [r7, #4]
	logger_->importDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	69d8      	ldr	r0, [r3, #28]
 80045b8:	4b6b      	ldr	r3, [pc, #428]	; (8004768 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1bc>)
 80045ba:	4a6c      	ldr	r2, [pc, #432]	; (800476c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c0>)
 80045bc:	496c      	ldr	r1, [pc, #432]	; (8004770 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 80045be:	f000 faf9 	bl	8004bb4 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>
	sd_read_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80045c8:	3358      	adds	r3, #88	; 0x58
 80045ca:	2264      	movs	r2, #100	; 0x64
 80045cc:	4969      	ldr	r1, [pc, #420]	; (8004774 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c8>)
 80045ce:	4868      	ldr	r0, [pc, #416]	; (8004770 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 80045d0:	f7fd f9ba 	bl	8001948 <sd_read_array_float>
	sd_read_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 80045da:	33e8      	adds	r3, #232	; 0xe8
 80045dc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80045e0:	4965      	ldr	r1, [pc, #404]	; (8004778 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1cc>)
 80045e2:	4863      	ldr	r0, [pc, #396]	; (8004770 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 80045e4:	f7fd f9b0 	bl	8001948 <sd_read_array_float>

	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	69db      	ldr	r3, [r3, #28]
 80045ec:	4618      	mov	r0, r3
 80045ee:	f000 fa3d 	bl	8004a6c <_ZN6Logger23getDistanceArrayPointerEv>
 80045f2:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	69db      	ldr	r3, [r3, #28]
 80045f8:	4618      	mov	r0, r3
 80045fa:	f000 fa45 	bl	8004a88 <_ZN6Logger20getThetaArrayPointerEv>
 80045fe:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	//float pre_radius = 0;;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8004600:	2300      	movs	r3, #0
 8004602:	837b      	strh	r3, [r7, #26]
 8004604:	8b7b      	ldrh	r3, [r7, #26]
 8004606:	f241 726f 	movw	r2, #5999	; 0x176f
 800460a:	4293      	cmp	r3, r2
 800460c:	d84b      	bhi.n	80046a6 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xfa>

		temp_distance = p_distance[i];
 800460e:	8b7b      	ldrh	r3, [r7, #26]
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	693a      	ldr	r2, [r7, #16]
 8004614:	4413      	add	r3, r2
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 800461a:	8b7b      	ldrh	r3, [r7, #26]
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	4413      	add	r3, r2
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8004626:	edd7 7a07 	vldr	s15, [r7, #28]
 800462a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800462e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004632:	d101      	bne.n	8004638 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x8c>
 8004634:	4b51      	ldr	r3, [pc, #324]	; (800477c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d0>)
 8004636:	61fb      	str	r3, [r7, #28]
		float radius_origin = abs(temp_distance / temp_theta);
 8004638:	ed97 7a02 	vldr	s14, [r7, #8]
 800463c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004640:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004644:	eeb0 0a66 	vmov.f32	s0, s13
 8004648:	f7fe fa43 	bl	8002ad2 <_ZSt3absf>
 800464c:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius_origin >= 5000) radius_origin = 5000;
 8004650:	edd7 7a05 	vldr	s15, [r7, #20]
 8004654:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8004780 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d4>
 8004658:	eef4 7ac7 	vcmpe.f32	s15, s14
 800465c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004660:	db01      	blt.n	8004666 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xba>
 8004662:	4b48      	ldr	r3, [pc, #288]	; (8004784 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d8>)
 8004664:	617b      	str	r3, [r7, #20]

		//float radius_lpf = ((R_RADIUS)*(radius_origin) + (1.0 - (R_RADIUS))* (pre_radius));
		//velocity_table_[i] = radius_lpf;
		velocity_table_[i] = radius2Velocity(radius_origin);
 8004666:	8b7c      	ldrh	r4, [r7, #26]
 8004668:	ed97 0a05 	vldr	s0, [r7, #20]
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f7fe fdf9 	bl	8003264 <_ZN9LineTrace15radius2VelocityEf>
 8004672:	eef0 7a40 	vmov.f32	s15, s0
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 800467c:	3304      	adds	r3, #4
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	4413      	add	r3, r2
 8004682:	edc3 7a00 	vstr	s15, [r3]
		//pre_radius = radius_origin;

		ref_delta_distances_[i] = p_distance[i]; //copy
 8004686:	8b7b      	ldrh	r3, [r7, #26]
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	441a      	add	r2, r3
 800468e:	8b7b      	ldrh	r3, [r7, #26]
 8004690:	6812      	ldr	r2, [r2, #0]
 8004692:	6879      	ldr	r1, [r7, #4]
 8004694:	3332      	adds	r3, #50	; 0x32
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	440b      	add	r3, r1
 800469a:	3304      	adds	r3, #4
 800469c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800469e:	8b7b      	ldrh	r3, [r7, #26]
 80046a0:	3301      	adds	r3, #1
 80046a2:	837b      	strh	r3, [r7, #26]
 80046a4:	e7ae      	b.n	8004604 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x58>
	}

	if(mode_selector_ == SECOND_RUNNING){
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80046ac:	3354      	adds	r3, #84	; 0x54
 80046ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046b2:	2b01      	cmp	r3, #1
 80046b4:	d120      	bne.n	80046f8 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x14c>
		velocity_table_[0] = min_velocity_;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80046c2:	3310      	adds	r3, #16
 80046c4:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80046cc:	3398      	adds	r3, #152	; 0x98
 80046ce:	edd3 7a00 	vldr	s15, [r3]
 80046d2:	6939      	ldr	r1, [r7, #16]
 80046d4:	eeb0 0a67 	vmov.f32	s0, s15
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f7fe fe61 	bl	80033a0 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 80046e4:	3394      	adds	r3, #148	; 0x94
 80046e6:	edd3 7a00 	vldr	s15, [r3]
 80046ea:	6939      	ldr	r1, [r7, #16]
 80046ec:	eeb0 0a67 	vmov.f32	s0, s15
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f7fe fef9 	bl	80034e8 <_ZN9LineTrace20accelerateProcessingEfPKf>
 80046f6:	e027      	b.n	8004748 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x19c>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80046fe:	3354      	adds	r3, #84	; 0x54
 8004700:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004704:	2b02      	cmp	r3, #2
 8004706:	d11f      	bne.n	8004748 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x19c>
		velocity_table_[0] = min_velocity2_;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8004714:	3310      	adds	r3, #16
 8004716:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 800471e:	33a0      	adds	r3, #160	; 0xa0
 8004720:	edd3 7a00 	vldr	s15, [r3]
 8004724:	6939      	ldr	r1, [r7, #16]
 8004726:	eeb0 0a67 	vmov.f32	s0, s15
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7fe fe38 	bl	80033a0 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f503 434d 	add.w	r3, r3, #52480	; 0xcd00
 8004736:	339c      	adds	r3, #156	; 0x9c
 8004738:	edd3 7a00 	vldr	s15, [r3]
 800473c:	6939      	ldr	r1, [r7, #16]
 800473e:	eeb0 0a67 	vmov.f32	s0, s15
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f7fe fed0 	bl	80034e8 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}


	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 800474e:	3310      	adds	r3, #16
 8004750:	2200      	movs	r2, #0
 8004752:	9200      	str	r2, [sp, #0]
 8004754:	f241 7270 	movw	r2, #6000	; 0x1770
 8004758:	490b      	ldr	r1, [pc, #44]	; (8004788 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1dc>)
 800475a:	4805      	ldr	r0, [pc, #20]	; (8004770 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 800475c:	f7fd f88e 	bl	800187c <sd_write_array_float>

}
 8004760:	bf00      	nop
 8004762:	3724      	adds	r7, #36	; 0x24
 8004764:	46bd      	mov	sp, r7
 8004766:	bd90      	pop	{r4, r7, pc}
 8004768:	08019df0 	.word	0x08019df0
 800476c:	08019dfc 	.word	0x08019dfc
 8004770:	08019e0c 	.word	0x08019e0c
 8004774:	08019e34 	.word	0x08019e34
 8004778:	08019e44 	.word	0x08019e44
 800477c:	3727c5ac 	.word	0x3727c5ac
 8004780:	459c4000 	.word	0x459c4000
 8004784:	459c4000 	.word	0x459c4000
 8004788:	08019e60 	.word	0x08019e60

0800478c <_ZN6LoggerC1Ev>:
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"
#include "AQM0802.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_tim_int_(0), log_index_tim2_int_(0), log_index_dis_(0){}
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800479a:	33c0      	adds	r3, #192	; 0xc0
 800479c:	2200      	movs	r2, #0
 800479e:	701a      	strb	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80047a6:	33c2      	adds	r3, #194	; 0xc2
 80047a8:	2200      	movs	r2, #0
 80047aa:	801a      	strh	r2, [r3, #0]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80047b2:	33c4      	adds	r3, #196	; 0xc4
 80047b4:	2200      	movs	r2, #0
 80047b6:	801a      	strh	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80047be:	33c6      	adds	r3, #198	; 0xc6
 80047c0:	2200      	movs	r2, #0
 80047c2:	801a      	strh	r2, [r3, #0]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80047ca:	33c8      	adds	r3, #200	; 0xc8
 80047cc:	2200      	movs	r2, #0
 80047ce:	801a      	strh	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80047d6:	33ca      	adds	r3, #202	; 0xca
 80047d8:	2200      	movs	r2, #0
 80047da:	801a      	strh	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	4618      	mov	r0, r3
 80047e0:	370c      	adds	r7, #12
 80047e2:	46bd      	mov	sp, r7
 80047e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e8:	4770      	bx	lr
	...

080047ec <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
	bool ret = false;
 80047f4:	2300      	movs	r3, #0
 80047f6:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 80047f8:	f7fd f992 	bl	8001b20 <sd_mount>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b01      	cmp	r3, #1
 8004800:	bf0c      	ite	eq
 8004802:	2301      	moveq	r3, #1
 8004804:	2300      	movne	r3, #0
 8004806:	b2db      	uxtb	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	d016      	beq.n	800483a <_ZN6Logger10sdCardInitEv+0x4e>
	  //printf("mount success\r\n");

	  lcd_clear();
 800480c:	f7fc fc48 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 8004810:	2100      	movs	r1, #0
 8004812:	2000      	movs	r0, #0
 8004814:	f7fc fc54 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8004818:	4815      	ldr	r0, [pc, #84]	; (8004870 <_ZN6Logger10sdCardInitEv+0x84>)
 800481a:	f7fc fc7b 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 800481e:	2101      	movs	r1, #1
 8004820:	2000      	movs	r0, #0
 8004822:	f7fc fc4d 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 8004826:	4813      	ldr	r0, [pc, #76]	; (8004874 <_ZN6Logger10sdCardInitEv+0x88>)
 8004828:	f7fc fc74 	bl	8001114 <lcd_printf>
	  HAL_Delay(500);
 800482c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004830:	f005 faea 	bl	8009e08 <HAL_Delay>

	  ret = true;
 8004834:	2301      	movs	r3, #1
 8004836:	73fb      	strb	r3, [r7, #15]
 8004838:	e015      	b.n	8004866 <_ZN6Logger10sdCardInitEv+0x7a>
	}
	else{
	  //printf("mount error\r\n");

	  lcd_clear();
 800483a:	f7fc fc31 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 800483e:	2100      	movs	r1, #0
 8004840:	2000      	movs	r0, #0
 8004842:	f7fc fc3d 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8004846:	480a      	ldr	r0, [pc, #40]	; (8004870 <_ZN6Logger10sdCardInitEv+0x84>)
 8004848:	f7fc fc64 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 800484c:	2101      	movs	r1, #1
 800484e:	2000      	movs	r0, #0
 8004850:	f7fc fc36 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 8004854:	4808      	ldr	r0, [pc, #32]	; (8004878 <_ZN6Logger10sdCardInitEv+0x8c>)
 8004856:	f7fc fc5d 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 800485a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800485e:	f005 fad3 	bl	8009e08 <HAL_Delay>

	  ret = false;
 8004862:	2300      	movs	r3, #0
 8004864:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 8004866:	7bfb      	ldrb	r3, [r7, #15]
}
 8004868:	4618      	mov	r0, r3
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	08019e70 	.word	0x08019e70
 8004874:	08019e7c 	.word	0x08019e7c
 8004878:	08019e84 	.word	0x08019e84

0800487c <_ZN6Logger11storeLogIntEs>:
		if(log_index_tim2_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_ = 0;
	}
}

void Logger::storeLogInt(int16_t data)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	460b      	mov	r3, r1
 8004886:	807b      	strh	r3, [r7, #2]
	if(recording_flag_ == true){
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800488e:	33c0      	adds	r3, #192	; 0xc0
 8004890:	781b      	ldrb	r3, [r3, #0]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d025      	beq.n	80048e2 <_ZN6Logger11storeLogIntEs+0x66>
		store_data_int_[log_index_tim_int_] = data;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800489c:	33c6      	adds	r3, #198	; 0xc6
 800489e:	881b      	ldrh	r3, [r3, #0]
 80048a0:	461a      	mov	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f502 52fa 	add.w	r2, r2, #8000	; 0x1f40
 80048a8:	8879      	ldrh	r1, [r7, #2]
 80048aa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		log_index_tim_int_++;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80048b4:	33c6      	adds	r3, #198	; 0xc6
 80048b6:	881b      	ldrh	r3, [r3, #0]
 80048b8:	3301      	adds	r3, #1
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80048c2:	33c6      	adds	r3, #198	; 0xc6
 80048c4:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_int_ >= LOG_DATA_SIZE_TIM) log_index_tim_int_ = 0;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80048cc:	33c6      	adds	r3, #198	; 0xc6
 80048ce:	881b      	ldrh	r3, [r3, #0]
 80048d0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80048d4:	d305      	bcc.n	80048e2 <_ZN6Logger11storeLogIntEs+0x66>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80048dc:	33c6      	adds	r3, #198	; 0xc6
 80048de:	2200      	movs	r2, #0
 80048e0:	801a      	strh	r2, [r3, #0]
	}

}
 80048e2:	bf00      	nop
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr

080048ee <_ZN6Logger12storeLog2IntEs>:
void Logger::storeLog2Int(int16_t data)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b083      	sub	sp, #12
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
 80048f6:	460b      	mov	r3, r1
 80048f8:	807b      	strh	r3, [r7, #2]
	if(recording_flag_ == true){
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004900:	33c0      	adds	r3, #192	; 0xc0
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d025      	beq.n	8004954 <_ZN6Logger12storeLog2IntEs+0x66>
		store_data_int2_[log_index_tim2_int_] = data;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800490e:	33c8      	adds	r3, #200	; 0xc8
 8004910:	881b      	ldrh	r3, [r3, #0]
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8004918:	3310      	adds	r3, #16
 800491a:	8879      	ldrh	r1, [r7, #2]
 800491c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		log_index_tim2_int_++;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004926:	33c8      	adds	r3, #200	; 0xc8
 8004928:	881b      	ldrh	r3, [r3, #0]
 800492a:	3301      	adds	r3, #1
 800492c:	b29a      	uxth	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004934:	33c8      	adds	r3, #200	; 0xc8
 8004936:	801a      	strh	r2, [r3, #0]

		if(log_index_tim2_int_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_int_ = 0;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800493e:	33c8      	adds	r3, #200	; 0xc8
 8004940:	881b      	ldrh	r3, [r3, #0]
 8004942:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004946:	d305      	bcc.n	8004954 <_ZN6Logger12storeLog2IntEs+0x66>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800494e:	33c8      	adds	r3, #200	; 0xc8
 8004950:	2200      	movs	r2, #0
 8004952:	801a      	strh	r2, [r3, #0]
	}

}
 8004954:	bf00      	nop
 8004956:	370c      	adds	r7, #12
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <_ZN6Logger21storeDistanceAndThetaEff>:

void Logger::storeDistanceAndTheta(float distance, float theta)
{
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	ed87 0a02 	vstr	s0, [r7, #8]
 800496c:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance_[log_index_dis_] = distance;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004976:	33ca      	adds	r3, #202	; 0xca
 8004978:	881b      	ldrh	r3, [r3, #0]
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 8004980:	3310      	adds	r3, #16
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4413      	add	r3, r2
 8004986:	68ba      	ldr	r2, [r7, #8]
 8004988:	601a      	str	r2, [r3, #0]
		store_theta_[log_index_dis_] = theta;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004990:	33ca      	adds	r3, #202	; 0xca
 8004992:	881b      	ldrh	r3, [r3, #0]
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 800499a:	3320      	adds	r3, #32
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	4413      	add	r3, r2
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80049aa:	33ca      	adds	r3, #202	; 0xca
 80049ac:	881b      	ldrh	r3, [r3, #0]
 80049ae:	3301      	adds	r3, #1
 80049b0:	b29a      	uxth	r2, r3
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80049b8:	33ca      	adds	r3, #202	; 0xca
 80049ba:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80049c2:	33ca      	adds	r3, #202	; 0xca
 80049c4:	881b      	ldrh	r3, [r3, #0]
 80049c6:	f241 726f 	movw	r2, #5999	; 0x176f
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d905      	bls.n	80049da <_ZN6Logger21storeDistanceAndThetaEff+0x7a>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80049d4:	33ca      	adds	r3, #202	; 0xca
 80049d6:	2200      	movs	r2, #0
 80049d8:	801a      	strh	r2, [r3, #0]
	//}
}
 80049da:	bf00      	nop
 80049dc:	3714      	adds	r7, #20
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr

080049e6 <_ZN6Logger22storeDistanceAndTheta2Eff>:

void Logger::storeDistanceAndTheta2(float distance, float theta)
{
 80049e6:	b480      	push	{r7}
 80049e8:	b085      	sub	sp, #20
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	60f8      	str	r0, [r7, #12]
 80049ee:	ed87 0a02 	vstr	s0, [r7, #8]
 80049f2:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance2_[log_index_dis_] = distance;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80049fc:	33ca      	adds	r3, #202	; 0xca
 80049fe:	881b      	ldrh	r3, [r3, #0]
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	f503 438c 	add.w	r3, r3, #17920	; 0x4600
 8004a06:	3350      	adds	r3, #80	; 0x50
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	4413      	add	r3, r2
 8004a0c:	68ba      	ldr	r2, [r7, #8]
 8004a0e:	601a      	str	r2, [r3, #0]
		store_theta2_[log_index_dis_] = theta;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004a16:	33ca      	adds	r3, #202	; 0xca
 8004a18:	881b      	ldrh	r3, [r3, #0]
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004a20:	3340      	adds	r3, #64	; 0x40
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	4413      	add	r3, r2
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004a30:	33ca      	adds	r3, #202	; 0xca
 8004a32:	881b      	ldrh	r3, [r3, #0]
 8004a34:	3301      	adds	r3, #1
 8004a36:	b29a      	uxth	r2, r3
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004a3e:	33ca      	adds	r3, #202	; 0xca
 8004a40:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004a48:	33ca      	adds	r3, #202	; 0xca
 8004a4a:	881b      	ldrh	r3, [r3, #0]
 8004a4c:	f241 726f 	movw	r2, #5999	; 0x176f
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d905      	bls.n	8004a60 <_ZN6Logger22storeDistanceAndTheta2Eff+0x7a>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004a5a:	33ca      	adds	r3, #202	; 0xca
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	801a      	strh	r2, [r3, #0]
	//}
}
 8004a60:	bf00      	nop
 8004a62:	3714      	adds	r7, #20
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <_ZN6Logger23getDistanceArrayPointerEv>:
const float *Logger::getDistanceArrayPointer()
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
	return store_distance_;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004a7a:	3340      	adds	r3, #64	; 0x40
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <_ZN6Logger20getThetaArrayPointerEv>:

const float *Logger::getThetaArrayPointer()
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
	return store_theta_;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8004a96:	3380      	adds	r3, #128	; 0x80
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af02      	add	r7, sp, #8
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004abc:	6879      	ldr	r1, [r7, #4]
 8004abe:	68b8      	ldr	r0, [r7, #8]
 8004ac0:	f7fc fedc 	bl	800187c <sd_write_array_float>
}
 8004ac4:	bf00      	nop
 8004ac6:	3710      	adds	r7, #16
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <_ZN6Logger11saveLogsIntEPKcS1_>:
{
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
}

void Logger::saveLogsInt(const char *folder_name, const char *file_name)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af02      	add	r7, sp, #8
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	607a      	str	r2, [r7, #4]
	sd_write_array_int(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_int_, OVER_WRITE); //write
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f503 527a 	add.w	r2, r3, #16000	; 0x3e80
 8004ade:	2300      	movs	r3, #0
 8004ae0:	9300      	str	r3, [sp, #0]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004ae8:	6879      	ldr	r1, [r7, #4]
 8004aea:	68b8      	ldr	r0, [r7, #8]
 8004aec:	f7fc ffb8 	bl	8001a60 <sd_write_array_int>
}
 8004af0:	bf00      	nop
 8004af2:	3710      	adds	r7, #16
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <_ZN6Logger12saveLogs2IntEPKcS1_>:
void Logger::saveLogs2Int(const char *folder_name, const char *file_name)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af02      	add	r7, sp, #8
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
	sd_write_array_int(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_int2_, OVER_WRITE); //write
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 8004b0a:	3320      	adds	r3, #32
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	9200      	str	r2, [sp, #0]
 8004b10:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004b14:	6879      	ldr	r1, [r7, #4]
 8004b16:	68b8      	ldr	r0, [r7, #8]
 8004b18:	f7fc ffa2 	bl	8001a60 <sd_write_array_int>
}
 8004b1c:	bf00      	nop
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}

08004b24 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:
void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b086      	sub	sp, #24
 8004b28:	af02      	add	r7, sp, #8
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
 8004b30:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004b38:	3340      	adds	r3, #64	; 0x40
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	9200      	str	r2, [sp, #0]
 8004b3e:	f241 7270 	movw	r2, #6000	; 0x1770
 8004b42:	6879      	ldr	r1, [r7, #4]
 8004b44:	68b8      	ldr	r0, [r7, #8]
 8004b46:	f7fc fe99 	bl	800187c <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8004b50:	3380      	adds	r3, #128	; 0x80
 8004b52:	2200      	movs	r2, #0
 8004b54:	9200      	str	r2, [sp, #0]
 8004b56:	f241 7270 	movw	r2, #6000	; 0x1770
 8004b5a:	6839      	ldr	r1, [r7, #0]
 8004b5c:	68b8      	ldr	r0, [r7, #8]
 8004b5e:	f7fc fe8d 	bl	800187c <sd_write_array_float>
}
 8004b62:	bf00      	nop
 8004b64:	3710      	adds	r7, #16
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}

08004b6a <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>:

void Logger::saveDistanceAndTheta2(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004b6a:	b580      	push	{r7, lr}
 8004b6c:	b086      	sub	sp, #24
 8004b6e:	af02      	add	r7, sp, #8
 8004b70:	60f8      	str	r0, [r7, #12]
 8004b72:	60b9      	str	r1, [r7, #8]
 8004b74:	607a      	str	r2, [r7, #4]
 8004b76:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance2_, OVER_WRITE); //write
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8004b7e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004b82:	2200      	movs	r2, #0
 8004b84:	9200      	str	r2, [sp, #0]
 8004b86:	f241 7270 	movw	r2, #6000	; 0x1770
 8004b8a:	6879      	ldr	r1, [r7, #4]
 8004b8c:	68b8      	ldr	r0, [r7, #8]
 8004b8e:	f7fc fe75 	bl	800187c <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta2_, OVER_WRITE); //write
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8004b98:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	9200      	str	r2, [sp, #0]
 8004ba0:	f241 7270 	movw	r2, #6000	; 0x1770
 8004ba4:	6839      	ldr	r1, [r7, #0]
 8004ba6:	68b8      	ldr	r0, [r7, #8]
 8004ba8:	f7fc fe68 	bl	800187c <sd_write_array_float>
}
 8004bac:	bf00      	nop
 8004bae:	3710      	adds	r7, #16
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}

08004bb4 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>:

void Logger::importDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	607a      	str	r2, [r7, #4]
 8004bc0:	603b      	str	r3, [r7, #0]
	sd_read_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_); //read
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004bc8:	3340      	adds	r3, #64	; 0x40
 8004bca:	f241 7270 	movw	r2, #6000	; 0x1770
 8004bce:	6879      	ldr	r1, [r7, #4]
 8004bd0:	68b8      	ldr	r0, [r7, #8]
 8004bd2:	f7fc feb9 	bl	8001948 <sd_read_array_float>
	sd_read_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_); //read
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8004bdc:	3380      	adds	r3, #128	; 0x80
 8004bde:	f241 7270 	movw	r2, #6000	; 0x1770
 8004be2:	6839      	ldr	r1, [r7, #0]
 8004be4:	68b8      	ldr	r0, [r7, #8]
 8004be6:	f7fc feaf 	bl	8001948 <sd_read_array_float>
}
 8004bea:	bf00      	nop
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <_ZN6Logger10resetLogs2Ev>:
	log_index_tim_ = 0;
	log_index_dis_ = 0;
}

void Logger::resetLogs2()
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b08b      	sub	sp, #44	; 0x2c
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
	for(auto &log : store_distance2_){
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8004c00:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004c04:	61fb      	str	r3, [r7, #28]
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	627b      	str	r3, [r7, #36]	; 0x24
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004c10:	3340      	adds	r3, #64	; 0x40
 8004c12:	61bb      	str	r3, [r7, #24]
 8004c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c16:	69bb      	ldr	r3, [r7, #24]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d009      	beq.n	8004c30 <_ZN6Logger10resetLogs2Ev+0x3e>
 8004c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1e:	617b      	str	r3, [r7, #20]
		log = 0;
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	f04f 0200 	mov.w	r2, #0
 8004c26:	601a      	str	r2, [r3, #0]
	for(auto &log : store_distance2_){
 8004c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c2a:	3304      	adds	r3, #4
 8004c2c:	627b      	str	r3, [r7, #36]	; 0x24
 8004c2e:	e7f1      	b.n	8004c14 <_ZN6Logger10resetLogs2Ev+0x22>
	}
	for(auto &log : store_theta2_){
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8004c36:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004c3a:	613b      	str	r3, [r7, #16]
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	623b      	str	r3, [r7, #32]
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004c46:	3340      	adds	r3, #64	; 0x40
 8004c48:	60fb      	str	r3, [r7, #12]
 8004c4a:	6a3a      	ldr	r2, [r7, #32]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d009      	beq.n	8004c66 <_ZN6Logger10resetLogs2Ev+0x74>
 8004c52:	6a3b      	ldr	r3, [r7, #32]
 8004c54:	60bb      	str	r3, [r7, #8]
		log = 0;
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	f04f 0200 	mov.w	r2, #0
 8004c5c:	601a      	str	r2, [r3, #0]
	for(auto &log : store_theta2_){
 8004c5e:	6a3b      	ldr	r3, [r7, #32]
 8004c60:	3304      	adds	r3, #4
 8004c62:	623b      	str	r3, [r7, #32]
 8004c64:	e7f1      	b.n	8004c4a <_ZN6Logger10resetLogs2Ev+0x58>
	}

	log_index_tim_ = 0;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004c6c:	33c2      	adds	r3, #194	; 0xc2
 8004c6e:	2200      	movs	r2, #0
 8004c70:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004c78:	33ca      	adds	r3, #202	; 0xca
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	801a      	strh	r2, [r3, #0]
}
 8004c7e:	bf00      	nop
 8004c80:	372c      	adds	r7, #44	; 0x2c
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr

08004c8a <_ZN6Logger8resetIdxEv>:
void Logger::resetIdx()
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b083      	sub	sp, #12
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004c98:	33c2      	adds	r3, #194	; 0xc2
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004ca4:	33ca      	adds	r3, #202	; 0xca
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	801a      	strh	r2, [r3, #0]
}
 8004caa:	bf00      	nop
 8004cac:	370c      	adds	r7, #12
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr

08004cb6 <_ZN6Logger5startEv>:

void Logger::start()
{
 8004cb6:	b480      	push	{r7}
 8004cb8:	b083      	sub	sp, #12
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004cc4:	33c0      	adds	r3, #192	; 0xc0
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	701a      	strb	r2, [r3, #0]
}
 8004cca:	bf00      	nop
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr

08004cd6 <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	b083      	sub	sp, #12
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004ce4:	33c0      	adds	r3, #192	; 0xc0
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	701a      	strb	r2, [r3, #0]
}
 8004cea:	bf00      	nop
 8004cec:	370c      	adds	r7, #12
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr

08004cf6 <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8004cf6:	b480      	push	{r7}
 8004cf8:	b083      	sub	sp, #12
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	801a      	strh	r2, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	805a      	strh	r2, [r3, #2]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	370c      	adds	r7, #12
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <_ZN5Motor4initEv>:

void Motor::init()
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8004d20:	2108      	movs	r1, #8
 8004d22:	4805      	ldr	r0, [pc, #20]	; (8004d38 <_ZN5Motor4initEv+0x20>)
 8004d24:	f00a fa20 	bl	800f168 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8004d28:	210c      	movs	r1, #12
 8004d2a:	4803      	ldr	r0, [pc, #12]	; (8004d38 <_ZN5Motor4initEv+0x20>)
 8004d2c:	f00a fa1c 	bl	800f168 <HAL_TIM_PWM_Start>

}
 8004d30:	bf00      	nop
 8004d32:	3708      	adds	r7, #8
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	20044710 	.word	0x20044710

08004d3c <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b084      	sub	sp, #16
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	da0d      	bge.n	8004d6a <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d54:	481f      	ldr	r0, [pc, #124]	; (8004dd4 <_ZN5Motor9motorCtrlEv+0x98>)
 8004d56:	f006 faed 	bl	800b334 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	425b      	negs	r3, r3
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	81fb      	strh	r3, [r7, #14]
 8004d68:	e00a      	b.n	8004d80 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d70:	4818      	ldr	r0, [pc, #96]	; (8004dd4 <_ZN5Motor9motorCtrlEv+0x98>)
 8004d72:	f006 fadf 	bl	800b334 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	da0d      	bge.n	8004da6 <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d90:	4810      	ldr	r0, [pc, #64]	; (8004dd4 <_ZN5Motor9motorCtrlEv+0x98>)
 8004d92:	f006 facf 	bl	800b334 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	425b      	negs	r3, r3
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	81bb      	strh	r3, [r7, #12]
 8004da4:	e00a      	b.n	8004dbc <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8004da6:	2200      	movs	r2, #0
 8004da8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004dac:	4809      	ldr	r0, [pc, #36]	; (8004dd4 <_ZN5Motor9motorCtrlEv+0x98>)
 8004dae:	f006 fac1 	bl	800b334 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8004dbc:	89fa      	ldrh	r2, [r7, #14]
 8004dbe:	4b06      	ldr	r3, [pc, #24]	; (8004dd8 <_ZN5Motor9motorCtrlEv+0x9c>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8004dc4:	89ba      	ldrh	r2, [r7, #12]
 8004dc6:	4b04      	ldr	r3, [pc, #16]	; (8004dd8 <_ZN5Motor9motorCtrlEv+0x9c>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004dcc:	bf00      	nop
 8004dce:	3710      	adds	r7, #16
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	40020c00 	.word	0x40020c00
 8004dd8:	20044710 	.word	0x20044710

08004ddc <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8004ddc:	b590      	push	{r4, r7, lr}
 8004dde:	b087      	sub	sp, #28
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6178      	str	r0, [r7, #20]
 8004de4:	ed87 0b02 	vstr	d0, [r7, #8]
 8004de8:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8004dec:	f04f 0200 	mov.w	r2, #0
 8004df0:	4b30      	ldr	r3, [pc, #192]	; (8004eb4 <_ZN5Motor8setRatioEdd+0xd8>)
 8004df2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004df6:	f7fb fea7 	bl	8000b48 <__aeabi_dcmpgt>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d005      	beq.n	8004e0c <_ZN5Motor8setRatioEdd+0x30>
 8004e00:	f04f 0300 	mov.w	r3, #0
 8004e04:	4c2b      	ldr	r4, [pc, #172]	; (8004eb4 <_ZN5Motor8setRatioEdd+0xd8>)
 8004e06:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8004e0a:	e00e      	b.n	8004e2a <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8004e0c:	f04f 0200 	mov.w	r2, #0
 8004e10:	4b29      	ldr	r3, [pc, #164]	; (8004eb8 <_ZN5Motor8setRatioEdd+0xdc>)
 8004e12:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004e16:	f7fb fe79 	bl	8000b0c <__aeabi_dcmplt>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d004      	beq.n	8004e2a <_ZN5Motor8setRatioEdd+0x4e>
 8004e20:	f04f 0300 	mov.w	r3, #0
 8004e24:	4c24      	ldr	r4, [pc, #144]	; (8004eb8 <_ZN5Motor8setRatioEdd+0xdc>)
 8004e26:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8004e2a:	f04f 0200 	mov.w	r2, #0
 8004e2e:	4b21      	ldr	r3, [pc, #132]	; (8004eb4 <_ZN5Motor8setRatioEdd+0xd8>)
 8004e30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e34:	f7fb fe88 	bl	8000b48 <__aeabi_dcmpgt>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d005      	beq.n	8004e4a <_ZN5Motor8setRatioEdd+0x6e>
 8004e3e:	f04f 0300 	mov.w	r3, #0
 8004e42:	4c1c      	ldr	r4, [pc, #112]	; (8004eb4 <_ZN5Motor8setRatioEdd+0xd8>)
 8004e44:	e9c7 3400 	strd	r3, r4, [r7]
 8004e48:	e00e      	b.n	8004e68 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8004e4a:	f04f 0200 	mov.w	r2, #0
 8004e4e:	4b1a      	ldr	r3, [pc, #104]	; (8004eb8 <_ZN5Motor8setRatioEdd+0xdc>)
 8004e50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e54:	f7fb fe5a 	bl	8000b0c <__aeabi_dcmplt>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d004      	beq.n	8004e68 <_ZN5Motor8setRatioEdd+0x8c>
 8004e5e:	f04f 0300 	mov.w	r3, #0
 8004e62:	4c15      	ldr	r4, [pc, #84]	; (8004eb8 <_ZN5Motor8setRatioEdd+0xdc>)
 8004e64:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8004e68:	f04f 0200 	mov.w	r2, #0
 8004e6c:	4b13      	ldr	r3, [pc, #76]	; (8004ebc <_ZN5Motor8setRatioEdd+0xe0>)
 8004e6e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004e72:	f7fb fbd9 	bl	8000628 <__aeabi_dmul>
 8004e76:	4603      	mov	r3, r0
 8004e78:	460c      	mov	r4, r1
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	4621      	mov	r1, r4
 8004e7e:	f7fb fe83 	bl	8000b88 <__aeabi_d2iz>
 8004e82:	4603      	mov	r3, r0
 8004e84:	b21a      	sxth	r2, r3
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8004e8a:	f04f 0200 	mov.w	r2, #0
 8004e8e:	4b0b      	ldr	r3, [pc, #44]	; (8004ebc <_ZN5Motor8setRatioEdd+0xe0>)
 8004e90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e94:	f7fb fbc8 	bl	8000628 <__aeabi_dmul>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	460c      	mov	r4, r1
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	4621      	mov	r1, r4
 8004ea0:	f7fb fe72 	bl	8000b88 <__aeabi_d2iz>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	b21a      	sxth	r2, r3
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	805a      	strh	r2, [r3, #2]

}
 8004eac:	bf00      	nop
 8004eae:	371c      	adds	r7, #28
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd90      	pop	{r4, r7, pc}
 8004eb4:	3ff00000 	.word	0x3ff00000
 8004eb8:	bff00000 	.word	0xbff00000
 8004ebc:	409c2000 	.word	0x409c2000

08004ec0 <_ZN5Motor20getLeftCounterPeriodEv>:

int16_t Motor::getLeftCounterPeriod()
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b083      	sub	sp, #12
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
	return temp_left_counter_period_;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	370c      	adds	r7, #12
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <_ZN5Motor21getRightCounterPeriodEv>:

int16_t Motor::getRightCounterPeriod()
{
 8004eda:	b480      	push	{r7}
 8004edc:	b083      	sub	sp, #12
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
	return temp_right_counter_period_;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_robot_(0), y_robot_(0), theta_(0), x_sens_(0), y_sens_(0)
 8004ef4:	b490      	push	{r4, r7}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	607a      	str	r2, [r7, #4]
 8004f00:	603b      	str	r3, [r7, #0]
 8004f02:	68fa      	ldr	r2, [r7, #12]
 8004f04:	f04f 0300 	mov.w	r3, #0
 8004f08:	f04f 0400 	mov.w	r4, #0
 8004f0c:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8004f10:	68fa      	ldr	r2, [r7, #12]
 8004f12:	f04f 0300 	mov.w	r3, #0
 8004f16:	f04f 0400 	mov.w	r4, #0
 8004f1a:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8004f1e:	68fa      	ldr	r2, [r7, #12]
 8004f20:	f04f 0300 	mov.w	r3, #0
 8004f24:	f04f 0400 	mov.w	r4, #0
 8004f28:	e9c2 3408 	strd	r3, r4, [r2, #32]
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	f04f 0300 	mov.w	r3, #0
 8004f32:	f04f 0400 	mov.w	r4, #0
 8004f36:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 8004f3a:	68fa      	ldr	r2, [r7, #12]
 8004f3c:	f04f 0300 	mov.w	r3, #0
 8004f40:	f04f 0400 	mov.w	r4, #0
 8004f44:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
{
	encoder_ = encoder;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	68ba      	ldr	r2, [r7, #8]
 8004f4c:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	683a      	ldr	r2, [r7, #0]
 8004f58:	609a      	str	r2, [r3, #8]
}
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3710      	adds	r7, #16
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bc90      	pop	{r4, r7}
 8004f64:	4770      	bx	lr
	...

08004f68 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8004f68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f6c:	b086      	sub	sp, #24
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	4618      	mov	r0, r3
 8004f78:	f7fc ffaa 	bl	8001ed0 <_ZN3IMU8getOmegaEv>
 8004f7c:	ee10 3a10 	vmov	r3, s0
 8004f80:	4618      	mov	r0, r3
 8004f82:	f7fb faf9 	bl	8000578 <__aeabi_f2d>
 8004f86:	4603      	mov	r3, r0
 8004f88:	460c      	mov	r4, r1
 8004f8a:	e9c7 3404 	strd	r3, r4, [r7, #16]
	float distance = encoder_->getDistance();
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7fc fb88 	bl	80016a8 <_ZN7Encoder11getDistanceEv>
 8004f98:	ed87 0a03 	vstr	s0, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 8004f9c:	a376      	add	r3, pc, #472	; (adr r3, 8005178 <_ZN8Odometry12calcPotitionEv+0x210>)
 8004f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004fa6:	f7fb fb3f 	bl	8000628 <__aeabi_dmul>
 8004faa:	4603      	mov	r3, r0
 8004fac:	460c      	mov	r4, r1
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	x_robot_ = x_robot_ + distance * cos(theta_ + delta_theta_ / 2);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8004fba:	68f8      	ldr	r0, [r7, #12]
 8004fbc:	f7fb fadc 	bl	8000578 <__aeabi_f2d>
 8004fc0:	4682      	mov	sl, r0
 8004fc2:	468b      	mov	fp, r1
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8004fd0:	f04f 0200 	mov.w	r2, #0
 8004fd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004fd8:	f7fb fc50 	bl	800087c <__aeabi_ddiv>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	460b      	mov	r3, r1
 8004fe0:	4640      	mov	r0, r8
 8004fe2:	4649      	mov	r1, r9
 8004fe4:	f7fb f96a 	bl	80002bc <__adddf3>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	460b      	mov	r3, r1
 8004fec:	ec43 2b17 	vmov	d7, r2, r3
 8004ff0:	eeb0 0a47 	vmov.f32	s0, s14
 8004ff4:	eef0 0a67 	vmov.f32	s1, s15
 8004ff8:	f00f fbfa 	bl	80147f0 <cos>
 8004ffc:	ec53 2b10 	vmov	r2, r3, d0
 8005000:	4650      	mov	r0, sl
 8005002:	4659      	mov	r1, fp
 8005004:	f7fb fb10 	bl	8000628 <__aeabi_dmul>
 8005008:	4602      	mov	r2, r0
 800500a:	460b      	mov	r3, r1
 800500c:	4620      	mov	r0, r4
 800500e:	4629      	mov	r1, r5
 8005010:	f7fb f954 	bl	80002bc <__adddf3>
 8005014:	4603      	mov	r3, r0
 8005016:	460c      	mov	r4, r1
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_robot_ = y_robot_ + distance * sin(theta_ + delta_theta_ / 2);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8005024:	68f8      	ldr	r0, [r7, #12]
 8005026:	f7fb faa7 	bl	8000578 <__aeabi_f2d>
 800502a:	4682      	mov	sl, r0
 800502c:	468b      	mov	fp, r1
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800503a:	f04f 0200 	mov.w	r2, #0
 800503e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005042:	f7fb fc1b 	bl	800087c <__aeabi_ddiv>
 8005046:	4602      	mov	r2, r0
 8005048:	460b      	mov	r3, r1
 800504a:	4640      	mov	r0, r8
 800504c:	4649      	mov	r1, r9
 800504e:	f7fb f935 	bl	80002bc <__adddf3>
 8005052:	4602      	mov	r2, r0
 8005054:	460b      	mov	r3, r1
 8005056:	ec43 2b17 	vmov	d7, r2, r3
 800505a:	eeb0 0a47 	vmov.f32	s0, s14
 800505e:	eef0 0a67 	vmov.f32	s1, s15
 8005062:	f00f fc09 	bl	8014878 <sin>
 8005066:	ec53 2b10 	vmov	r2, r3, d0
 800506a:	4650      	mov	r0, sl
 800506c:	4659      	mov	r1, fp
 800506e:	f7fb fadb 	bl	8000628 <__aeabi_dmul>
 8005072:	4602      	mov	r2, r0
 8005074:	460b      	mov	r3, r1
 8005076:	4620      	mov	r0, r4
 8005078:	4629      	mov	r1, r5
 800507a:	f7fb f91f 	bl	80002bc <__adddf3>
 800507e:	4603      	mov	r3, r0
 8005080:	460c      	mov	r4, r1
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_= theta_ + delta_theta_;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8005094:	461a      	mov	r2, r3
 8005096:	4623      	mov	r3, r4
 8005098:	f7fb f910 	bl	80002bc <__adddf3>
 800509c:	4603      	mov	r3, r0
 800509e:	460c      	mov	r4, r1
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	e9c2 3408 	strd	r3, r4, [r2, #32]

	x_sens_ = x_robot_ + SENSOR_LENGTH * cos(theta_); //calculate a sensor position from robot's center position
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	ed93 7b08 	vldr	d7, [r3, #32]
 80050b2:	eeb0 0a47 	vmov.f32	s0, s14
 80050b6:	eef0 0a67 	vmov.f32	s1, s15
 80050ba:	f00f fb99 	bl	80147f0 <cos>
 80050be:	ec51 0b10 	vmov	r0, r1, d0
 80050c2:	f04f 0200 	mov.w	r2, #0
 80050c6:	4b28      	ldr	r3, [pc, #160]	; (8005168 <_ZN8Odometry12calcPotitionEv+0x200>)
 80050c8:	f7fb faae 	bl	8000628 <__aeabi_dmul>
 80050cc:	4602      	mov	r2, r0
 80050ce:	460b      	mov	r3, r1
 80050d0:	4620      	mov	r0, r4
 80050d2:	4629      	mov	r1, r5
 80050d4:	f7fb f8f2 	bl	80002bc <__adddf3>
 80050d8:	4603      	mov	r3, r0
 80050da:	460c      	mov	r4, r1
 80050dc:	687a      	ldr	r2, [r7, #4]
 80050de:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = y_robot_ + SENSOR_LENGTH * sin(theta_);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	ed93 7b08 	vldr	d7, [r3, #32]
 80050ee:	eeb0 0a47 	vmov.f32	s0, s14
 80050f2:	eef0 0a67 	vmov.f32	s1, s15
 80050f6:	f00f fbbf 	bl	8014878 <sin>
 80050fa:	ec51 0b10 	vmov	r0, r1, d0
 80050fe:	f04f 0200 	mov.w	r2, #0
 8005102:	4b19      	ldr	r3, [pc, #100]	; (8005168 <_ZN8Odometry12calcPotitionEv+0x200>)
 8005104:	f7fb fa90 	bl	8000628 <__aeabi_dmul>
 8005108:	4602      	mov	r2, r0
 800510a:	460b      	mov	r3, r1
 800510c:	4620      	mov	r0, r4
 800510e:	4629      	mov	r1, r5
 8005110:	f7fb f8d4 	bl	80002bc <__adddf3>
 8005114:	4603      	mov	r3, r0
 8005116:	460c      	mov	r4, r1
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

	monitor_x = x_sens_;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8005124:	4618      	mov	r0, r3
 8005126:	4621      	mov	r1, r4
 8005128:	f7fb fd76 	bl	8000c18 <__aeabi_d2f>
 800512c:	4602      	mov	r2, r0
 800512e:	4b0f      	ldr	r3, [pc, #60]	; (800516c <_ZN8Odometry12calcPotitionEv+0x204>)
 8005130:	601a      	str	r2, [r3, #0]
	monitor_y = y_sens_;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8005138:	4618      	mov	r0, r3
 800513a:	4621      	mov	r1, r4
 800513c:	f7fb fd6c 	bl	8000c18 <__aeabi_d2f>
 8005140:	4602      	mov	r2, r0
 8005142:	4b0b      	ldr	r3, [pc, #44]	; (8005170 <_ZN8Odometry12calcPotitionEv+0x208>)
 8005144:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 800514c:	4618      	mov	r0, r3
 800514e:	4621      	mov	r1, r4
 8005150:	f7fb fd62 	bl	8000c18 <__aeabi_d2f>
 8005154:	4602      	mov	r2, r0
 8005156:	4b07      	ldr	r3, [pc, #28]	; (8005174 <_ZN8Odometry12calcPotitionEv+0x20c>)
 8005158:	601a      	str	r2, [r3, #0]
}
 800515a:	bf00      	nop
 800515c:	3718      	adds	r7, #24
 800515e:	46bd      	mov	sp, r7
 8005160:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005164:	f3af 8000 	nop.w
 8005168:	405b8000 	.word	0x405b8000
 800516c:	2000028c 	.word	0x2000028c
 8005170:	20000290 	.word	0x20000290
 8005174:	20000294 	.word	0x20000294
 8005178:	d2f1a9fc 	.word	0xd2f1a9fc
 800517c:	3f50624d 	.word	0x3f50624d

08005180 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b082      	sub	sp, #8
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
	calcPotition();
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f7ff feed 	bl	8004f68 <_ZN8Odometry12calcPotitionEv>
}
 800518e:	bf00      	nop
 8005190:	3708      	adds	r7, #8
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}

08005196 <_ZN8Odometry8getThetaEv>:
{
	return y_sens_;
}

double Odometry::getTheta()
{
 8005196:	b490      	push	{r4, r7}
 8005198:	b082      	sub	sp, #8
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
	return theta_;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 80051a4:	ec44 3b17 	vmov	d7, r3, r4
}
 80051a8:	eeb0 0a47 	vmov.f32	s0, s14
 80051ac:	eef0 0a67 	vmov.f32	s1, s15
 80051b0:	3708      	adds	r7, #8
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bc90      	pop	{r4, r7}
 80051b6:	4770      	bx	lr

080051b8 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 80051b8:	b490      	push	{r4, r7}
 80051ba:	b082      	sub	sp, #8
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
	x_sens_ = 0;
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	f04f 0300 	mov.w	r3, #0
 80051c6:	f04f 0400 	mov.w	r4, #0
 80051ca:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = 0;
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	f04f 0300 	mov.w	r3, #0
 80051d4:	f04f 0400 	mov.w	r4, #0
 80051d8:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	theta_ = 0;
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	f04f 0300 	mov.w	r3, #0
 80051e2:	f04f 0400 	mov.w	r4, #0
 80051e6:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 80051ea:	bf00      	nop
 80051ec:	3708      	adds	r7, #8
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bc90      	pop	{r4, r7}
 80051f2:	4770      	bx	lr

080051f4 <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 80051f4:	b490      	push	{r4, r7}
 80051f6:	b082      	sub	sp, #8
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	701a      	strb	r2, [r3, #0]
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	f04f 0300 	mov.w	r3, #0
 8005208:	f04f 0400 	mov.w	r4, #0
 800520c:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	f04f 0300 	mov.w	r3, #0
 8005216:	f04f 0400 	mov.w	r4, #0
 800521a:	e9c2 3404 	strd	r3, r4, [r2, #16]
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	f04f 0300 	mov.w	r3, #0
 8005224:	f04f 0400 	mov.w	r4, #0
 8005228:	e9c2 3406 	strd	r3, r4, [r2, #24]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8005232:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8005236:	2200      	movs	r2, #0
 8005238:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 800523a:	4a29      	ldr	r2, [pc, #164]	; (80052e0 <_ZN13PathFollowingC1Ev+0xec>)
 800523c:	f04f 0300 	mov.w	r3, #0
 8005240:	f04f 0400 	mov.w	r4, #0
 8005244:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 8005248:	4a25      	ldr	r2, [pc, #148]	; (80052e0 <_ZN13PathFollowingC1Ev+0xec>)
 800524a:	f04f 0300 	mov.w	r3, #0
 800524e:	f04f 0400 	mov.w	r4, #0
 8005252:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8005256:	4a22      	ldr	r2, [pc, #136]	; (80052e0 <_ZN13PathFollowingC1Ev+0xec>)
 8005258:	f04f 0300 	mov.w	r3, #0
 800525c:	f04f 0400 	mov.w	r4, #0
 8005260:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 8005264:	4a1f      	ldr	r2, [pc, #124]	; (80052e4 <_ZN13PathFollowingC1Ev+0xf0>)
 8005266:	f04f 0300 	mov.w	r3, #0
 800526a:	f04f 0400 	mov.w	r4, #0
 800526e:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 8005272:	4a1c      	ldr	r2, [pc, #112]	; (80052e4 <_ZN13PathFollowingC1Ev+0xf0>)
 8005274:	f04f 0300 	mov.w	r3, #0
 8005278:	f04f 0400 	mov.w	r4, #0
 800527c:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 8005280:	4a18      	ldr	r2, [pc, #96]	; (80052e4 <_ZN13PathFollowingC1Ev+0xf0>)
 8005282:	f04f 0300 	mov.w	r3, #0
 8005286:	f04f 0400 	mov.w	r4, #0
 800528a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 800528e:	4a15      	ldr	r2, [pc, #84]	; (80052e4 <_ZN13PathFollowingC1Ev+0xf0>)
 8005290:	f04f 0300 	mov.w	r3, #0
 8005294:	f04f 0400 	mov.w	r4, #0
 8005298:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 800529c:	4a11      	ldr	r2, [pc, #68]	; (80052e4 <_ZN13PathFollowingC1Ev+0xf0>)
 800529e:	f04f 0300 	mov.w	r3, #0
 80052a2:	f04f 0400 	mov.w	r4, #0
 80052a6:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 80052aa:	4a0e      	ldr	r2, [pc, #56]	; (80052e4 <_ZN13PathFollowingC1Ev+0xf0>)
 80052ac:	f04f 0300 	mov.w	r3, #0
 80052b0:	f04f 0400 	mov.w	r4, #0
 80052b4:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 80052b8:	4a0b      	ldr	r2, [pc, #44]	; (80052e8 <_ZN13PathFollowingC1Ev+0xf4>)
 80052ba:	f04f 0300 	mov.w	r3, #0
 80052be:	f04f 0400 	mov.w	r4, #0
 80052c2:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 80052c6:	4a08      	ldr	r2, [pc, #32]	; (80052e8 <_ZN13PathFollowingC1Ev+0xf4>)
 80052c8:	f04f 0300 	mov.w	r3, #0
 80052cc:	f04f 0400 	mov.w	r4, #0
 80052d0:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4618      	mov	r0, r3
 80052d8:	3708      	adds	r7, #8
 80052da:	46bd      	mov	sp, r7
 80052dc:	bc90      	pop	{r4, r7}
 80052de:	4770      	bx	lr
 80052e0:	20044c10 	.word	0x20044c10
 80052e4:	20044ba0 	.word	0x20044ba0
 80052e8:	20044c00 	.word	0x20044c00

080052ec <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b088      	sub	sp, #32
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 80052f4:	f001 fdce 	bl	8006e94 <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 80052f8:	f107 0318 	add.w	r3, r7, #24
 80052fc:	2201      	movs	r2, #1
 80052fe:	4915      	ldr	r1, [pc, #84]	; (8005354 <_ZN13PathFollowing4initEv+0x68>)
 8005300:	4815      	ldr	r0, [pc, #84]	; (8005358 <_ZN13PathFollowing4initEv+0x6c>)
 8005302:	f7fc fb67 	bl	80019d4 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 8005306:	f107 0310 	add.w	r3, r7, #16
 800530a:	2201      	movs	r2, #1
 800530c:	4913      	ldr	r1, [pc, #76]	; (800535c <_ZN13PathFollowing4initEv+0x70>)
 800530e:	4812      	ldr	r0, [pc, #72]	; (8005358 <_ZN13PathFollowing4initEv+0x6c>)
 8005310:	f7fc fb60 	bl	80019d4 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 8005314:	f107 0308 	add.w	r3, r7, #8
 8005318:	2201      	movs	r2, #1
 800531a:	4911      	ldr	r1, [pc, #68]	; (8005360 <_ZN13PathFollowing4initEv+0x74>)
 800531c:	480e      	ldr	r0, [pc, #56]	; (8005358 <_ZN13PathFollowing4initEv+0x6c>)
 800531e:	f7fc fb59 	bl	80019d4 <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 8005322:	ed97 7b06 	vldr	d7, [r7, #24]
 8005326:	ed97 6b04 	vldr	d6, [r7, #16]
 800532a:	ed97 5b02 	vldr	d5, [r7, #8]
 800532e:	eeb0 2a45 	vmov.f32	s4, s10
 8005332:	eef0 2a65 	vmov.f32	s5, s11
 8005336:	eeb0 1a46 	vmov.f32	s2, s12
 800533a:	eef0 1a66 	vmov.f32	s3, s13
 800533e:	eeb0 0a47 	vmov.f32	s0, s14
 8005342:	eef0 0a67 	vmov.f32	s1, s15
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 f80c 	bl	8005364 <_ZN13PathFollowing7setGainEddd>
}
 800534c:	bf00      	nop
 800534e:	3720      	adds	r7, #32
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}
 8005354:	08019e8c 	.word	0x08019e8c
 8005358:	08019e94 	.word	0x08019e94
 800535c:	08019e9c 	.word	0x08019e9c
 8005360:	08019ea4 	.word	0x08019ea4

08005364 <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 8005364:	b490      	push	{r4, r7}
 8005366:	b088      	sub	sp, #32
 8005368:	af00      	add	r7, sp, #0
 800536a:	61f8      	str	r0, [r7, #28]
 800536c:	ed87 0b04 	vstr	d0, [r7, #16]
 8005370:	ed87 1b02 	vstr	d1, [r7, #8]
 8005374:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 8005378:	4a09      	ldr	r2, [pc, #36]	; (80053a0 <_ZN13PathFollowing7setGainEddd+0x3c>)
 800537a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800537e:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 8005382:	4a07      	ldr	r2, [pc, #28]	; (80053a0 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8005384:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005388:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 800538c:	4a04      	ldr	r2, [pc, #16]	; (80053a0 <_ZN13PathFollowing7setGainEddd+0x3c>)
 800538e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005392:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 8005396:	bf00      	nop
 8005398:	3720      	adds	r7, #32
 800539a:	46bd      	mov	sp, r7
 800539c:	bc90      	pop	{r4, r7}
 800539e:	4770      	bx	lr
 80053a0:	20044c10 	.word	0x20044c10

080053a4 <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 80053ac:	2088      	movs	r0, #136	; 0x88
 80053ae:	f7fc fed2 	bl	8002156 <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 80053b2:	2080      	movs	r0, #128	; 0x80
 80053b4:	f7fc fecf 	bl	8002156 <INA260_init>
}
 80053b8:	bf00      	nop
 80053ba:	3708      	adds	r7, #8
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}

080053c0 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 80053c0:	b590      	push	{r4, r7, lr}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 80053c8:	2188      	movs	r1, #136	; 0x88
 80053ca:	2002      	movs	r0, #2
 80053cc:	f7fc fe60 	bl	8002090 <INA260_read>
 80053d0:	4603      	mov	r3, r0
 80053d2:	4618      	mov	r0, r3
 80053d4:	f7fb f8be 	bl	8000554 <__aeabi_i2d>
 80053d8:	a30c      	add	r3, pc, #48	; (adr r3, 800540c <_ZN11PowerSensor12updateValuesEv+0x4c>)
 80053da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053de:	f7fb f923 	bl	8000628 <__aeabi_dmul>
 80053e2:	4603      	mov	r3, r0
 80053e4:	460c      	mov	r4, r1
 80053e6:	4618      	mov	r0, r3
 80053e8:	4621      	mov	r1, r4
 80053ea:	f7fb fc15 	bl	8000c18 <__aeabi_d2f>
 80053ee:	4602      	mov	r2, r0
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	4a03      	ldr	r2, [pc, #12]	; (8005408 <_ZN11PowerSensor12updateValuesEv+0x48>)
 80053fa:	6013      	str	r3, [r2, #0]
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	bd90      	pop	{r4, r7, pc}
 8005404:	f3af 8000 	nop.w
 8005408:	20000298 	.word	0x20000298
 800540c:	47ae147b 	.word	0x47ae147b
 8005410:	3f547ae1 	.word	0x3f547ae1

08005414 <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	ee07 3a90 	vmov	s15, r3

}
 8005424:	eeb0 0a67 	vmov.f32	s0, s15
 8005428:	370c      	adds	r7, #12
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr
	...

08005434 <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 800543c:	2300      	movs	r3, #0
 800543e:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8005440:	2102      	movs	r1, #2
 8005442:	4822      	ldr	r0, [pc, #136]	; (80054cc <_ZN12RotarySwitch8getValueEv+0x98>)
 8005444:	f005 ff5e 	bl	800b304 <HAL_GPIO_ReadPin>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	bf0c      	ite	eq
 800544e:	2301      	moveq	r3, #1
 8005450:	2300      	movne	r3, #0
 8005452:	b2db      	uxtb	r3, r3
 8005454:	2b00      	cmp	r3, #0
 8005456:	d003      	beq.n	8005460 <_ZN12RotarySwitch8getValueEv+0x2c>
 8005458:	89fb      	ldrh	r3, [r7, #14]
 800545a:	f043 0301 	orr.w	r3, r3, #1
 800545e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 8005460:	2108      	movs	r1, #8
 8005462:	481a      	ldr	r0, [pc, #104]	; (80054cc <_ZN12RotarySwitch8getValueEv+0x98>)
 8005464:	f005 ff4e 	bl	800b304 <HAL_GPIO_ReadPin>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	bf0c      	ite	eq
 800546e:	2301      	moveq	r3, #1
 8005470:	2300      	movne	r3, #0
 8005472:	b2db      	uxtb	r3, r3
 8005474:	2b00      	cmp	r3, #0
 8005476:	d003      	beq.n	8005480 <_ZN12RotarySwitch8getValueEv+0x4c>
 8005478:	89fb      	ldrh	r3, [r7, #14]
 800547a:	f043 0302 	orr.w	r3, r3, #2
 800547e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 8005480:	2110      	movs	r1, #16
 8005482:	4812      	ldr	r0, [pc, #72]	; (80054cc <_ZN12RotarySwitch8getValueEv+0x98>)
 8005484:	f005 ff3e 	bl	800b304 <HAL_GPIO_ReadPin>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	bf0c      	ite	eq
 800548e:	2301      	moveq	r3, #1
 8005490:	2300      	movne	r3, #0
 8005492:	b2db      	uxtb	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d003      	beq.n	80054a0 <_ZN12RotarySwitch8getValueEv+0x6c>
 8005498:	89fb      	ldrh	r3, [r7, #14]
 800549a:	f043 0304 	orr.w	r3, r3, #4
 800549e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 80054a0:	2180      	movs	r1, #128	; 0x80
 80054a2:	480a      	ldr	r0, [pc, #40]	; (80054cc <_ZN12RotarySwitch8getValueEv+0x98>)
 80054a4:	f005 ff2e 	bl	800b304 <HAL_GPIO_ReadPin>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	bf0c      	ite	eq
 80054ae:	2301      	moveq	r3, #1
 80054b0:	2300      	movne	r3, #0
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d003      	beq.n	80054c0 <_ZN12RotarySwitch8getValueEv+0x8c>
 80054b8:	89fb      	ldrh	r3, [r7, #14]
 80054ba:	f043 0308 	orr.w	r3, r3, #8
 80054be:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 80054c0:	89fb      	ldrh	r3, [r7, #14]

}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	40020c00 	.word	0x40020c00

080054d0 <_ZN10SideSensorC1Ev>:

uint16_t mon_status;
bool mon_status_L, mon_status_R;
uint16_t mon_cnt_l, mon_cnt_r;

SideSensor::SideSensor() : status_(0), status_L_(false), status_R_(false), white_line_cnt_l_(0), white_line_cnt_r_(0), ignore_flag_(false)
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	801a      	strh	r2, [r3, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	709a      	strb	r2, [r3, #2]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	70da      	strb	r2, [r3, #3]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	809a      	strh	r2, [r3, #4]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	80da      	strh	r2, [r3, #6]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	721a      	strb	r2, [r3, #8]
{

}
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4618      	mov	r0, r3
 8005500:	370c      	adds	r7, #12
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr
	...

0800550c <_ZN10SideSensor12updateStatusEv>:

}
*/

void SideSensor::updateStatus()
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
	static bool white_flag1 = false;
	static bool white_flag2 = false;
	static uint16_t cnt_l, cnt_r;

	if(ignore_flag_ == false){
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	7a1b      	ldrb	r3, [r3, #8]
 8005518:	f083 0301 	eor.w	r3, r3, #1
 800551c:	b2db      	uxtb	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	f000 80ea 	beq.w	80056f8 <_ZN10SideSensor12updateStatusEv+0x1ec>
		if(white_flag1 == false){
 8005524:	4b76      	ldr	r3, [pc, #472]	; (8005700 <_ZN10SideSensor12updateStatusEv+0x1f4>)
 8005526:	781b      	ldrb	r3, [r3, #0]
 8005528:	f083 0301 	eor.w	r3, r3, #1
 800552c:	b2db      	uxtb	r3, r3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d032      	beq.n	8005598 <_ZN10SideSensor12updateStatusEv+0x8c>
			if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2) && HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8) ){ // Right is white and Left is black
 8005532:	2104      	movs	r1, #4
 8005534:	4873      	ldr	r0, [pc, #460]	; (8005704 <_ZN10SideSensor12updateStatusEv+0x1f8>)
 8005536:	f005 fee5 	bl	800b304 <HAL_GPIO_ReadPin>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d109      	bne.n	8005554 <_ZN10SideSensor12updateStatusEv+0x48>
 8005540:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005544:	4870      	ldr	r0, [pc, #448]	; (8005708 <_ZN10SideSensor12updateStatusEv+0x1fc>)
 8005546:	f005 fedd 	bl	800b304 <HAL_GPIO_ReadPin>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d001      	beq.n	8005554 <_ZN10SideSensor12updateStatusEv+0x48>
 8005550:	2301      	movs	r3, #1
 8005552:	e000      	b.n	8005556 <_ZN10SideSensor12updateStatusEv+0x4a>
 8005554:	2300      	movs	r3, #0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d006      	beq.n	8005568 <_ZN10SideSensor12updateStatusEv+0x5c>
				cnt_r++;
 800555a:	4b6c      	ldr	r3, [pc, #432]	; (800570c <_ZN10SideSensor12updateStatusEv+0x200>)
 800555c:	881b      	ldrh	r3, [r3, #0]
 800555e:	3301      	adds	r3, #1
 8005560:	b29a      	uxth	r2, r3
 8005562:	4b6a      	ldr	r3, [pc, #424]	; (800570c <_ZN10SideSensor12updateStatusEv+0x200>)
 8005564:	801a      	strh	r2, [r3, #0]
 8005566:	e002      	b.n	800556e <_ZN10SideSensor12updateStatusEv+0x62>
			}
			else{
				cnt_r = 0;
 8005568:	4b68      	ldr	r3, [pc, #416]	; (800570c <_ZN10SideSensor12updateStatusEv+0x200>)
 800556a:	2200      	movs	r2, #0
 800556c:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 800556e:	4b67      	ldr	r3, [pc, #412]	; (800570c <_ZN10SideSensor12updateStatusEv+0x200>)
 8005570:	881b      	ldrh	r3, [r3, #0]
 8005572:	2b04      	cmp	r3, #4
 8005574:	d945      	bls.n	8005602 <_ZN10SideSensor12updateStatusEv+0xf6>
				status_ |= 0x01;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	881b      	ldrh	r3, [r3, #0]
 800557a:	f043 0301 	orr.w	r3, r3, #1
 800557e:	b29a      	uxth	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	801a      	strh	r2, [r3, #0]
				status_R_ = true;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	70da      	strb	r2, [r3, #3]
				white_flag1 = true;
 800558a:	4b5d      	ldr	r3, [pc, #372]	; (8005700 <_ZN10SideSensor12updateStatusEv+0x1f4>)
 800558c:	2201      	movs	r2, #1
 800558e:	701a      	strb	r2, [r3, #0]
				cnt_r = 0;
 8005590:	4b5e      	ldr	r3, [pc, #376]	; (800570c <_ZN10SideSensor12updateStatusEv+0x200>)
 8005592:	2200      	movs	r2, #0
 8005594:	801a      	strh	r2, [r3, #0]
 8005596:	e034      	b.n	8005602 <_ZN10SideSensor12updateStatusEv+0xf6>
			}

		}
		else if(white_flag1 == true){
 8005598:	4b59      	ldr	r3, [pc, #356]	; (8005700 <_ZN10SideSensor12updateStatusEv+0x1f4>)
 800559a:	781b      	ldrb	r3, [r3, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d030      	beq.n	8005602 <_ZN10SideSensor12updateStatusEv+0xf6>
			if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){ // Right is black
 80055a0:	2104      	movs	r1, #4
 80055a2:	4858      	ldr	r0, [pc, #352]	; (8005704 <_ZN10SideSensor12updateStatusEv+0x1f8>)
 80055a4:	f005 feae 	bl	800b304 <HAL_GPIO_ReadPin>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	bf14      	ite	ne
 80055ae:	2301      	movne	r3, #1
 80055b0:	2300      	moveq	r3, #0
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d006      	beq.n	80055c6 <_ZN10SideSensor12updateStatusEv+0xba>
				cnt_r++;
 80055b8:	4b54      	ldr	r3, [pc, #336]	; (800570c <_ZN10SideSensor12updateStatusEv+0x200>)
 80055ba:	881b      	ldrh	r3, [r3, #0]
 80055bc:	3301      	adds	r3, #1
 80055be:	b29a      	uxth	r2, r3
 80055c0:	4b52      	ldr	r3, [pc, #328]	; (800570c <_ZN10SideSensor12updateStatusEv+0x200>)
 80055c2:	801a      	strh	r2, [r3, #0]
 80055c4:	e002      	b.n	80055cc <_ZN10SideSensor12updateStatusEv+0xc0>
			}
			else{
				cnt_r = 0;
 80055c6:	4b51      	ldr	r3, [pc, #324]	; (800570c <_ZN10SideSensor12updateStatusEv+0x200>)
 80055c8:	2200      	movs	r2, #0
 80055ca:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 80055cc:	4b4f      	ldr	r3, [pc, #316]	; (800570c <_ZN10SideSensor12updateStatusEv+0x200>)
 80055ce:	881b      	ldrh	r3, [r3, #0]
 80055d0:	2b04      	cmp	r3, #4
 80055d2:	d916      	bls.n	8005602 <_ZN10SideSensor12updateStatusEv+0xf6>
				status_ ^= 0x01;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	881b      	ldrh	r3, [r3, #0]
 80055d8:	f083 0301 	eor.w	r3, r3, #1
 80055dc:	b29a      	uxth	r2, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	801a      	strh	r2, [r3, #0]
				status_R_ = false;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2200      	movs	r2, #0
 80055e6:	70da      	strb	r2, [r3, #3]
				white_flag1 = false;
 80055e8:	4b45      	ldr	r3, [pc, #276]	; (8005700 <_ZN10SideSensor12updateStatusEv+0x1f4>)
 80055ea:	2200      	movs	r2, #0
 80055ec:	701a      	strb	r2, [r3, #0]

				white_line_cnt_r_++;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	88db      	ldrh	r3, [r3, #6]
 80055f2:	3301      	adds	r3, #1
 80055f4:	b29a      	uxth	r2, r3
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	80da      	strh	r2, [r3, #6]
				mon_cnt_r = white_line_cnt_r_;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	88da      	ldrh	r2, [r3, #6]
 80055fe:	4b44      	ldr	r3, [pc, #272]	; (8005710 <_ZN10SideSensor12updateStatusEv+0x204>)
 8005600:	801a      	strh	r2, [r3, #0]
			}
		}


		if(white_flag2 == false){
 8005602:	4b44      	ldr	r3, [pc, #272]	; (8005714 <_ZN10SideSensor12updateStatusEv+0x208>)
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	f083 0301 	eor.w	r3, r3, #1
 800560a:	b2db      	uxtb	r3, r3
 800560c:	2b00      	cmp	r3, #0
 800560e:	d031      	beq.n	8005674 <_ZN10SideSensor12updateStatusEv+0x168>
			if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8) && HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){ //Left is white and Right is black
 8005610:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005614:	483c      	ldr	r0, [pc, #240]	; (8005708 <_ZN10SideSensor12updateStatusEv+0x1fc>)
 8005616:	f005 fe75 	bl	800b304 <HAL_GPIO_ReadPin>
 800561a:	4603      	mov	r3, r0
 800561c:	2b00      	cmp	r3, #0
 800561e:	d108      	bne.n	8005632 <_ZN10SideSensor12updateStatusEv+0x126>
 8005620:	2104      	movs	r1, #4
 8005622:	4838      	ldr	r0, [pc, #224]	; (8005704 <_ZN10SideSensor12updateStatusEv+0x1f8>)
 8005624:	f005 fe6e 	bl	800b304 <HAL_GPIO_ReadPin>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d001      	beq.n	8005632 <_ZN10SideSensor12updateStatusEv+0x126>
 800562e:	2301      	movs	r3, #1
 8005630:	e000      	b.n	8005634 <_ZN10SideSensor12updateStatusEv+0x128>
 8005632:	2300      	movs	r3, #0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d006      	beq.n	8005646 <_ZN10SideSensor12updateStatusEv+0x13a>
				cnt_l++;
 8005638:	4b37      	ldr	r3, [pc, #220]	; (8005718 <_ZN10SideSensor12updateStatusEv+0x20c>)
 800563a:	881b      	ldrh	r3, [r3, #0]
 800563c:	3301      	adds	r3, #1
 800563e:	b29a      	uxth	r2, r3
 8005640:	4b35      	ldr	r3, [pc, #212]	; (8005718 <_ZN10SideSensor12updateStatusEv+0x20c>)
 8005642:	801a      	strh	r2, [r3, #0]
 8005644:	e002      	b.n	800564c <_ZN10SideSensor12updateStatusEv+0x140>
			}
			else{
				cnt_l = 0;
 8005646:	4b34      	ldr	r3, [pc, #208]	; (8005718 <_ZN10SideSensor12updateStatusEv+0x20c>)
 8005648:	2200      	movs	r2, #0
 800564a:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 800564c:	4b32      	ldr	r3, [pc, #200]	; (8005718 <_ZN10SideSensor12updateStatusEv+0x20c>)
 800564e:	881b      	ldrh	r3, [r3, #0]
 8005650:	2b04      	cmp	r3, #4
 8005652:	d90f      	bls.n	8005674 <_ZN10SideSensor12updateStatusEv+0x168>
				status_ |= 0x02;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	881b      	ldrh	r3, [r3, #0]
 8005658:	f043 0302 	orr.w	r3, r3, #2
 800565c:	b29a      	uxth	r2, r3
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	801a      	strh	r2, [r3, #0]
				status_L_ = true;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2201      	movs	r2, #1
 8005666:	709a      	strb	r2, [r3, #2]
				white_flag2 = true;
 8005668:	4b2a      	ldr	r3, [pc, #168]	; (8005714 <_ZN10SideSensor12updateStatusEv+0x208>)
 800566a:	2201      	movs	r2, #1
 800566c:	701a      	strb	r2, [r3, #0]
				cnt_l = 0;
 800566e:	4b2a      	ldr	r3, [pc, #168]	; (8005718 <_ZN10SideSensor12updateStatusEv+0x20c>)
 8005670:	2200      	movs	r2, #0
 8005672:	801a      	strh	r2, [r3, #0]
			}

		}
		if(white_flag2 == true){
 8005674:	4b27      	ldr	r3, [pc, #156]	; (8005714 <_ZN10SideSensor12updateStatusEv+0x208>)
 8005676:	781b      	ldrb	r3, [r3, #0]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d031      	beq.n	80056e0 <_ZN10SideSensor12updateStatusEv+0x1d4>
			if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){ //Left is black
 800567c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005680:	4821      	ldr	r0, [pc, #132]	; (8005708 <_ZN10SideSensor12updateStatusEv+0x1fc>)
 8005682:	f005 fe3f 	bl	800b304 <HAL_GPIO_ReadPin>
 8005686:	4603      	mov	r3, r0
 8005688:	2b00      	cmp	r3, #0
 800568a:	bf14      	ite	ne
 800568c:	2301      	movne	r3, #1
 800568e:	2300      	moveq	r3, #0
 8005690:	b2db      	uxtb	r3, r3
 8005692:	2b00      	cmp	r3, #0
 8005694:	d006      	beq.n	80056a4 <_ZN10SideSensor12updateStatusEv+0x198>
				cnt_l++;
 8005696:	4b20      	ldr	r3, [pc, #128]	; (8005718 <_ZN10SideSensor12updateStatusEv+0x20c>)
 8005698:	881b      	ldrh	r3, [r3, #0]
 800569a:	3301      	adds	r3, #1
 800569c:	b29a      	uxth	r2, r3
 800569e:	4b1e      	ldr	r3, [pc, #120]	; (8005718 <_ZN10SideSensor12updateStatusEv+0x20c>)
 80056a0:	801a      	strh	r2, [r3, #0]
 80056a2:	e002      	b.n	80056aa <_ZN10SideSensor12updateStatusEv+0x19e>
			}
			else{
				cnt_l = 0;
 80056a4:	4b1c      	ldr	r3, [pc, #112]	; (8005718 <_ZN10SideSensor12updateStatusEv+0x20c>)
 80056a6:	2200      	movs	r2, #0
 80056a8:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 80056aa:	4b1b      	ldr	r3, [pc, #108]	; (8005718 <_ZN10SideSensor12updateStatusEv+0x20c>)
 80056ac:	881b      	ldrh	r3, [r3, #0]
 80056ae:	2b04      	cmp	r3, #4
 80056b0:	d916      	bls.n	80056e0 <_ZN10SideSensor12updateStatusEv+0x1d4>
				status_ ^= 0x02;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	881b      	ldrh	r3, [r3, #0]
 80056b6:	f083 0302 	eor.w	r3, r3, #2
 80056ba:	b29a      	uxth	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	801a      	strh	r2, [r3, #0]
				status_L_ = false;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	709a      	strb	r2, [r3, #2]
				white_flag2 = false;
 80056c6:	4b13      	ldr	r3, [pc, #76]	; (8005714 <_ZN10SideSensor12updateStatusEv+0x208>)
 80056c8:	2200      	movs	r2, #0
 80056ca:	701a      	strb	r2, [r3, #0]

				white_line_cnt_l_++;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	889b      	ldrh	r3, [r3, #4]
 80056d0:	3301      	adds	r3, #1
 80056d2:	b29a      	uxth	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	809a      	strh	r2, [r3, #4]
				mon_cnt_l = white_line_cnt_l_;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	889a      	ldrh	r2, [r3, #4]
 80056dc:	4b0f      	ldr	r3, [pc, #60]	; (800571c <_ZN10SideSensor12updateStatusEv+0x210>)
 80056de:	801a      	strh	r2, [r3, #0]
			}

		}

		mon_status = status_;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	881a      	ldrh	r2, [r3, #0]
 80056e4:	4b0e      	ldr	r3, [pc, #56]	; (8005720 <_ZN10SideSensor12updateStatusEv+0x214>)
 80056e6:	801a      	strh	r2, [r3, #0]
		mon_status_L = status_L_;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	789a      	ldrb	r2, [r3, #2]
 80056ec:	4b0d      	ldr	r3, [pc, #52]	; (8005724 <_ZN10SideSensor12updateStatusEv+0x218>)
 80056ee:	701a      	strb	r2, [r3, #0]
		mon_status_R = status_R_;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	78da      	ldrb	r2, [r3, #3]
 80056f4:	4b0c      	ldr	r3, [pc, #48]	; (8005728 <_ZN10SideSensor12updateStatusEv+0x21c>)
 80056f6:	701a      	strb	r2, [r3, #0]
	}

}
 80056f8:	bf00      	nop
 80056fa:	3708      	adds	r7, #8
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	200002a4 	.word	0x200002a4
 8005704:	40021000 	.word	0x40021000
 8005708:	40020c00 	.word	0x40020c00
 800570c:	200002a8 	.word	0x200002a8
 8005710:	200002a2 	.word	0x200002a2
 8005714:	200002a5 	.word	0x200002a5
 8005718:	200002a6 	.word	0x200002a6
 800571c:	200002a0 	.word	0x200002a0
 8005720:	2000029c 	.word	0x2000029c
 8005724:	2000029e 	.word	0x2000029e
 8005728:	2000029f 	.word	0x2000029f

0800572c <_ZN10SideSensor10getStatusLEv>:
{
	return status_;
}

bool SideSensor::getStatusL()
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
	return status_L_;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	789b      	ldrb	r3, [r3, #2]
}
 8005738:	4618      	mov	r0, r3
 800573a:	370c      	adds	r7, #12
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <_ZN10SideSensor16getWhiteLineCntREv>:
{
	return white_line_cnt_l_;
}

uint16_t SideSensor::getWhiteLineCntR()
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
	return white_line_cnt_r_;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	88db      	ldrh	r3, [r3, #6]
}
 8005750:	4618      	mov	r0, r3
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <_ZN10SideSensor17resetWhiteLineCntEv>:

void SideSensor::resetWhiteLineCnt()
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
	white_line_cnt_l_ = 0;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2200      	movs	r2, #0
 8005768:	809a      	strh	r2, [r3, #4]
	white_line_cnt_r_ = 0;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	80da      	strh	r2, [r3, #6]
}
 8005770:	bf00      	nop
 8005772:	370c      	adds	r7, #12
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <_ZN10SideSensor12enableIgnoreEv>:

void SideSensor::enableIgnore()
{
 800577c:	b480      	push	{r7}
 800577e:	b083      	sub	sp, #12
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
	ignore_flag_ = true;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	721a      	strb	r2, [r3, #8]
}
 800578a:	bf00      	nop
 800578c:	370c      	adds	r7, #12
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr

08005796 <_ZN10SideSensor13disableIgnoreEv>:

void SideSensor::disableIgnore()
{
 8005796:	b480      	push	{r7}
 8005798:	b083      	sub	sp, #12
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
	ignore_flag_ = false;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	721a      	strb	r2, [r3, #8]
}
 80057a4:	bf00      	nop
 80057a6:	370c      	adds	r7, #12
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr

080057b0 <_ZN10SideSensor13getIgnoreFlagEv>:

bool SideSensor::getIgnoreFlag()
{
 80057b0:	b480      	push	{r7}
 80057b2:	b083      	sub	sp, #12
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
	return ignore_flag_;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	7a1b      	ldrb	r3, [r3, #8]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	370c      	adds	r7, #12
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	3308      	adds	r3, #8
 80057d8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80057dc:	2100      	movs	r1, #0
 80057de:	4618      	mov	r0, r3
 80057e0:	f010 f886 	bl	80158f0 <memset>
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057ea:	811a      	strh	r2, [r3, #8]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057f2:	815a      	strh	r2, [r3, #10]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057fa:	819a      	strh	r2, [r3, #12]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005802:	81da      	strh	r2, [r3, #14]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800580a:	821a      	strh	r2, [r3, #16]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005812:	825a      	strh	r2, [r3, #18]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2201      	movs	r2, #1
 8005818:	829a      	strh	r2, [r3, #20]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2201      	movs	r2, #1
 800581e:	82da      	strh	r2, [r3, #22]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2201      	movs	r2, #1
 8005824:	831a      	strh	r2, [r3, #24]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2201      	movs	r2, #1
 800582a:	835a      	strh	r2, [r3, #26]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2201      	movs	r2, #1
 8005830:	839a      	strh	r2, [r3, #28]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2201      	movs	r2, #1
 8005836:	83da      	strh	r2, [r3, #30]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2201      	movs	r2, #1
 800583c:	841a      	strh	r2, [r3, #32]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005844:	845a      	strh	r2, [r3, #34]	; 0x22
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2201      	movs	r2, #1
 800584a:	849a      	strh	r2, [r3, #36]	; 0x24
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005852:	84da      	strh	r2, [r3, #38]	; 0x26
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2201      	movs	r2, #1
 8005858:	851a      	strh	r2, [r3, #40]	; 0x28
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005860:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2201      	movs	r2, #1
 8005866:	859a      	strh	r2, [r3, #44]	; 0x2c
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800586e:	85da      	strh	r2, [r3, #46]	; 0x2e
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005876:	861a      	strh	r2, [r3, #48]	; 0x30
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2201      	movs	r2, #1
 800587c:	865a      	strh	r2, [r3, #50]	; 0x32
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2201      	movs	r2, #1
 8005882:	869a      	strh	r2, [r3, #52]	; 0x34
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800588a:	86da      	strh	r2, [r3, #54]	; 0x36
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005892:	871a      	strh	r2, [r3, #56]	; 0x38
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2201      	movs	r2, #1
 8005898:	875a      	strh	r2, [r3, #58]	; 0x3a
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2201      	movs	r2, #1
 800589e:	879a      	strh	r2, [r3, #60]	; 0x3c
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2201      	movs	r2, #1
 80058a4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058ac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058ce:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2201      	movs	r2, #1
 80058d6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058e0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058ea:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2201      	movs	r2, #1
 80058f2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2201      	movs	r2, #1
 8005904:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2201      	movs	r2, #1
 800590c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005916:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005920:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800592a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2201      	movs	r2, #1
 8005932:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2201      	movs	r2, #1
 800593a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005944:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2201      	movs	r2, #1
 800594c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2201      	movs	r2, #1
 8005954:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2201      	movs	r2, #1
 800595c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2201      	movs	r2, #1
 8005964:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800596e:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2201      	movs	r2, #1
 8005976:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2201      	movs	r2, #1
 800597e:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005988:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2201      	movs	r2, #1
 8005990:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800599a:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2201      	movs	r2, #1
 80059a2:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2201      	movs	r2, #1
 80059aa:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059b4:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2201      	movs	r2, #1
 80059c4:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059ce:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059d8:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2201      	movs	r2, #1
 80059e0:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059ea:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059f4:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a06:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a10:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a1a:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2201      	movs	r2, #1
 8005a22:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a3c:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a46:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a50:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a5a:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2201      	movs	r2, #1
 8005a62:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a6c:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f8a3 20a6 	strh.w	r2, [r3, #166]	; 0xa6
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a9e:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005aa8:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005aba:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005acc:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f8a3 20be 	strh.w	r2, [r3, #190]	; 0xbe
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005aee:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005af8:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005b12:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005b24:	f8a3 20ce 	strh.w	r2, [r3, #206]	; 0xce
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f04f 0200 	mov.w	r2, #0
 8005b36:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	68ba      	ldr	r2, [r7, #8]
 8005b46:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	4618      	mov	r0, r3
 8005b52:	3710      	adds	r7, #16
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <_ZN20SystemIdentification10updateMsigEv>:
	logger_->saveLogs("sysident", "MSIGRES.txt");
	logger_->saveLogs2("sysident", "INPUT.txt");
}

void SystemIdentification::updateMsig()
{
 8005b58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
	if(processing_flag_ == true){
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d042      	beq.n	8005bf0 <_ZN20SystemIdentification10updateMsigEv+0x98>
		inputVal_ = inputRatio_ * msigArray_[msigArrayIdx_];
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	ed93 7a81 	vldr	s14, [r3, #516]	; 0x204
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8005b76:	461a      	mov	r2, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	3204      	adds	r2, #4
 8005b7c:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8005b80:	ee07 3a90 	vmov	s15, r3
 8005b84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	edc3 7a80 	vstr	s15, [r3, #512]	; 0x200
		msigArrayIdx_++;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8005b98:	3301      	adds	r3, #1
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
		mon_msig = inputVal_;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005ba8:	4a13      	ldr	r2, [pc, #76]	; (8005bf8 <_ZN20SystemIdentification10updateMsigEv+0xa0>)
 8005baa:	6013      	str	r3, [r2, #0]

		if(msigArrayIdx_ >= MSIG_SIZE) msigArrayIdx_ = MSIG_SIZE;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8005bb2:	2bf9      	cmp	r3, #249	; 0xf9
 8005bb4:	d903      	bls.n	8005bbe <_ZN20SystemIdentification10updateMsigEv+0x66>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	22fa      	movs	r2, #250	; 0xfa
 8005bba:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc

		motor_->setRatio(inputVal_, inputVal_);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	685c      	ldr	r4, [r3, #4]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f7fa fcd5 	bl	8000578 <__aeabi_f2d>
 8005bce:	4605      	mov	r5, r0
 8005bd0:	460e      	mov	r6, r1
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f7fa fccd 	bl	8000578 <__aeabi_f2d>
 8005bde:	4602      	mov	r2, r0
 8005be0:	460b      	mov	r3, r1
 8005be2:	ec43 2b11 	vmov	d1, r2, r3
 8005be6:	ec46 5b10 	vmov	d0, r5, r6
 8005bea:	4620      	mov	r0, r4
 8005bec:	f7ff f8f6 	bl	8004ddc <_ZN5Motor8setRatioEdd>

	}

}
 8005bf0:	bf00      	nop
 8005bf2:	370c      	adds	r7, #12
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bf8:	200002ac 	.word	0x200002ac

08005bfc <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:
//#include "ICM_20648.h"
#include <stdio.h>

float mon_current_velocity;

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 8005bfc:	b480      	push	{r7}
 8005bfe:	b085      	sub	sp, #20
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
 8005c08:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false), i_reset_flag_(false), rotation_ratio_(0)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	f04f 0200 	mov.w	r2, #0
 8005c10:	601a      	str	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f04f 0200 	mov.w	r2, #0
 8005c18:	605a      	str	r2, [r3, #4]
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	f04f 0200 	mov.w	r2, #0
 8005c20:	609a      	str	r2, [r3, #8]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f04f 0200 	mov.w	r2, #0
 8005c28:	60da      	str	r2, [r3, #12]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f04f 0200 	mov.w	r2, #0
 8005c30:	611a      	str	r2, [r3, #16]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f04f 0200 	mov.w	r2, #0
 8005c38:	615a      	str	r2, [r3, #20]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f04f 0200 	mov.w	r2, #0
 8005c40:	619a      	str	r2, [r3, #24]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f04f 0200 	mov.w	r2, #0
 8005c48:	61da      	str	r2, [r3, #28]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f04f 0200 	mov.w	r2, #0
 8005c50:	621a      	str	r2, [r3, #32]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f04f 0200 	mov.w	r2, #0
 8005c58:	625a      	str	r2, [r3, #36]	; 0x24
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2200      	movs	r2, #0
 8005c66:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f04f 0200 	mov.w	r2, #0
 8005c70:	62da      	str	r2, [r3, #44]	; 0x2c
{
	motor_ = motor;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	68ba      	ldr	r2, [r7, #8]
 8005c76:	631a      	str	r2, [r3, #48]	; 0x30
	encoder_ = encoder;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	635a      	str	r2, [r3, #52]	; 0x34
	imu_ = imu;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	683a      	ldr	r2, [r7, #0]
 8005c82:	639a      	str	r2, [r3, #56]	; 0x38

}
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	4618      	mov	r0, r3
 8005c88:	3714      	adds	r7, #20
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr
 8005c92:	0000      	movs	r0, r0
 8005c94:	0000      	movs	r0, r0
	...

08005c98 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 8005c98:	b590      	push	{r4, r7, lr}
 8005c9a:	b087      	sub	sp, #28
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ca4:	f107 020c 	add.w	r2, r7, #12
 8005ca8:	f107 0110 	add.w	r1, r7, #16
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7fb fce7 	bl	8001680 <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 8005cb2:	ed97 7a04 	vldr	s14, [r7, #16]
 8005cb6:	edd7 7a03 	vldr	s15, [r7, #12]
 8005cba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005cbe:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005cc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005cc6:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 8005cca:	6978      	ldr	r0, [r7, #20]
 8005ccc:	f7fa fc54 	bl	8000578 <__aeabi_f2d>
 8005cd0:	a30e      	add	r3, pc, #56	; (adr r3, 8005d0c <_ZN12VelocityCtrl12calcVelocityEv+0x74>)
 8005cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd6:	f7fa fca7 	bl	8000628 <__aeabi_dmul>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	460c      	mov	r4, r1
 8005cde:	4618      	mov	r0, r3
 8005ce0:	4621      	mov	r1, r4
 8005ce2:	f7fa ff99 	bl	8000c18 <__aeabi_d2f>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	609a      	str	r2, [r3, #8]
	mon_current_velocity = current_velocity_;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	4a05      	ldr	r2, [pc, #20]	; (8005d08 <_ZN12VelocityCtrl12calcVelocityEv+0x70>)
 8005cf2:	6013      	str	r3, [r2, #0]

	return current_velocity_;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	ee07 3a90 	vmov	s15, r3
}
 8005cfc:	eeb0 0a67 	vmov.f32	s0, s15
 8005d00:	371c      	adds	r7, #28
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd90      	pop	{r4, r7, pc}
 8005d06:	bf00      	nop
 8005d08:	200002b0 	.word	0x200002b0
 8005d0c:	1ab1d998 	.word	0x1ab1d998
 8005d10:	3f7830b5 	.word	0x3f7830b5
 8005d14:	00000000 	.word	0x00000000

08005d18 <_ZN12VelocityCtrl18pidTranslationOnlyEv>:
	v_pre_diff = v_diff;
	o_pre_diff = o_diff;
}

void VelocityCtrl::pidTranslationOnly()
{
 8005d18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d1a:	b087      	sub	sp, #28
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
	float static v_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	ed93 7a00 	vldr	s14, [r3]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	edd3 7a02 	vldr	s15, [r3, #8]
 8005d2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d30:	edc7 7a05 	vstr	s15, [r7, #20]

	float v_p, v_d ;
	static float v_i;

	if(i_reset_flag_ == true){
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d007      	beq.n	8005d4e <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x36>
		v_i = 0;
 8005d3e:	4b48      	ldr	r3, [pc, #288]	; (8005e60 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005d40:	f04f 0200 	mov.w	r2, #0
 8005d44:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}

	v_p = v_kp_ * v_diff;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	edd3 7a04 	vldr	s15, [r3, #16]
 8005d54:	ed97 7a05 	vldr	s14, [r7, #20]
 8005d58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d5c:	edc7 7a04 	vstr	s15, [r7, #16]
	v_i += v_ki_ * v_diff * DELTA_T;
 8005d60:	4b3f      	ldr	r3, [pc, #252]	; (8005e60 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4618      	mov	r0, r3
 8005d66:	f7fa fc07 	bl	8000578 <__aeabi_f2d>
 8005d6a:	4604      	mov	r4, r0
 8005d6c:	460d      	mov	r5, r1
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	ed93 7a06 	vldr	s14, [r3, #24]
 8005d74:	edd7 7a05 	vldr	s15, [r7, #20]
 8005d78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d7c:	ee17 0a90 	vmov	r0, s15
 8005d80:	f7fa fbfa 	bl	8000578 <__aeabi_f2d>
 8005d84:	a334      	add	r3, pc, #208	; (adr r3, 8005e58 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8005d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d8a:	f7fa fc4d 	bl	8000628 <__aeabi_dmul>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	460b      	mov	r3, r1
 8005d92:	4620      	mov	r0, r4
 8005d94:	4629      	mov	r1, r5
 8005d96:	f7fa fa91 	bl	80002bc <__adddf3>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	460c      	mov	r4, r1
 8005d9e:	4618      	mov	r0, r3
 8005da0:	4621      	mov	r1, r4
 8005da2:	f7fa ff39 	bl	8000c18 <__aeabi_d2f>
 8005da6:	4602      	mov	r2, r0
 8005da8:	4b2d      	ldr	r3, [pc, #180]	; (8005e60 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005daa:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) / DELTA_T;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	ed93 7a05 	vldr	s14, [r3, #20]
 8005db2:	4b2c      	ldr	r3, [pc, #176]	; (8005e64 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8005db4:	edd3 7a00 	vldr	s15, [r3]
 8005db8:	edd7 6a05 	vldr	s13, [r7, #20]
 8005dbc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005dc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dc4:	ee17 0a90 	vmov	r0, s15
 8005dc8:	f7fa fbd6 	bl	8000578 <__aeabi_f2d>
 8005dcc:	a322      	add	r3, pc, #136	; (adr r3, 8005e58 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8005dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd2:	f7fa fd53 	bl	800087c <__aeabi_ddiv>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	460c      	mov	r4, r1
 8005dda:	4618      	mov	r0, r3
 8005ddc:	4621      	mov	r1, r4
 8005dde:	f7fa ff1b 	bl	8000c18 <__aeabi_d2f>
 8005de2:	4603      	mov	r3, r0
 8005de4:	60fb      	str	r3, [r7, #12]

	float translation_ratio;

	translation_ratio =  v_p + v_d + v_i;
 8005de6:	ed97 7a04 	vldr	s14, [r7, #16]
 8005dea:	edd7 7a03 	vldr	s15, [r7, #12]
 8005dee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005df2:	4b1b      	ldr	r3, [pc, #108]	; (8005e60 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005df4:	edd3 7a00 	vldr	s15, [r3]
 8005df8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005dfc:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(translation_ratio + rotation_ratio_, translation_ratio - rotation_ratio_);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8005e0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8005e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e12:	ee17 0a90 	vmov	r0, s15
 8005e16:	f7fa fbaf 	bl	8000578 <__aeabi_f2d>
 8005e1a:	4605      	mov	r5, r0
 8005e1c:	460e      	mov	r6, r1
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8005e24:	ed97 7a02 	vldr	s14, [r7, #8]
 8005e28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e2c:	ee17 0a90 	vmov	r0, s15
 8005e30:	f7fa fba2 	bl	8000578 <__aeabi_f2d>
 8005e34:	4602      	mov	r2, r0
 8005e36:	460b      	mov	r3, r1
 8005e38:	ec43 2b11 	vmov	d1, r2, r3
 8005e3c:	ec46 5b10 	vmov	d0, r5, r6
 8005e40:	4620      	mov	r0, r4
 8005e42:	f7fe ffcb 	bl	8004ddc <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8005e46:	4a07      	ldr	r2, [pc, #28]	; (8005e64 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	6013      	str	r3, [r2, #0]
}
 8005e4c:	bf00      	nop
 8005e4e:	371c      	adds	r7, #28
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e54:	f3af 8000 	nop.w
 8005e58:	d2f1a9fc 	.word	0xd2f1a9fc
 8005e5c:	3f50624d 	.word	0x3f50624d
 8005e60:	200002b8 	.word	0x200002b8
 8005e64:	200002b4 	.word	0x200002b4

08005e68 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b085      	sub	sp, #20
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	ed87 0a02 	vstr	s0, [r7, #8]
 8005e74:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	68ba      	ldr	r2, [r7, #8]
 8005e7c:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	605a      	str	r2, [r3, #4]
}
 8005e84:	bf00      	nop
 8005e86:	3714      	adds	r7, #20
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>:

void VelocityCtrl::setTranslationVelocityOnly(float velocity, float rotation_ratio)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	ed87 0a02 	vstr	s0, [r7, #8]
 8005e9c:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	68ba      	ldr	r2, [r7, #8]
 8005ea4:	601a      	str	r2, [r3, #0]
	rotation_ratio_ = rotation_ratio;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005eac:	bf00      	nop
 8005eae:	3714      	adds	r7, #20
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	ed87 0a02 	vstr	s0, [r7, #8]
 8005ec4:	edc7 0a01 	vstr	s1, [r7, #4]
 8005ec8:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	68ba      	ldr	r2, [r7, #8]
 8005ed0:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	683a      	ldr	r2, [r7, #0]
 8005edc:	615a      	str	r2, [r3, #20]
}
 8005ede:	bf00      	nop
 8005ee0:	3714      	adds	r7, #20
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr

08005eea <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 8005eea:	b480      	push	{r7}
 8005eec:	b085      	sub	sp, #20
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	60f8      	str	r0, [r7, #12]
 8005ef2:	ed87 0a02 	vstr	s0, [r7, #8]
 8005ef6:	edc7 0a01 	vstr	s1, [r7, #4]
 8005efa:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	68ba      	ldr	r2, [r7, #8]
 8005f02:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	683a      	ldr	r2, [r7, #0]
 8005f0e:	621a      	str	r2, [r3, #32]
}
 8005f10:	bf00      	nop
 8005f12:	3714      	adds	r7, #20
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr

08005f1c <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f7ff feb7 	bl	8005c98 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d002      	beq.n	8005f3a <_ZN12VelocityCtrl4flipEv+0x1e>
		//pid();
		pidTranslationOnly();
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f7ff feef 	bl	8005d18 <_ZN12VelocityCtrl18pidTranslationOnlyEv>
	}


}
 8005f3a:	bf00      	nop
 8005f3c:	3708      	adds	r7, #8
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}

08005f42 <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8005f42:	b480      	push	{r7}
 8005f44:	b083      	sub	sp, #12
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	i_reset_flag_ = true;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2201      	movs	r2, #1
 8005f56:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	//calcOmega();
}
 8005f5a:	bf00      	nop
 8005f5c:	370c      	adds	r7, #12
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
	...

08005f68 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f7c:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8005f98 <_ZN12VelocityCtrl4stopEv+0x30>
 8005f80:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8005f98 <_ZN12VelocityCtrl4stopEv+0x30>
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7fe ff29 	bl	8004ddc <_ZN5Motor8setRatioEdd>

}
 8005f8a:	bf00      	nop
 8005f8c:	3708      	adds	r7, #8
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	bf00      	nop
 8005f94:	f3af 8000 	nop.w
	...

08005fa0 <HAL_TIM_PeriodElapsedCallback>:
	cppExit(GPIO_Pin);
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7){
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a1e      	ldr	r2, [pc, #120]	; (8006028 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d10e      	bne.n	8005fd0 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip100ns();
 8005fb2:	f001 fe11 	bl	8007bd8 <cppFlip100ns>

		tim7_timer++;
 8005fb6:	4b1d      	ldr	r3, [pc, #116]	; (800602c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	3301      	adds	r3, #1
 8005fbc:	4a1b      	ldr	r2, [pc, #108]	; (800602c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005fbe:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8005fc0:	4b1a      	ldr	r3, [pc, #104]	; (800602c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a1a      	ldr	r2, [pc, #104]	; (8006030 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d902      	bls.n	8005fd0 <HAL_TIM_PeriodElapsedCallback+0x30>
 8005fca:	4b18      	ldr	r3, [pc, #96]	; (800602c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005fcc:	2200      	movs	r2, #0
 8005fce:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM6){
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a17      	ldr	r2, [pc, #92]	; (8006034 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d10e      	bne.n	8005ff8 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip1ms();
 8005fda:	f001 fdcd 	bl	8007b78 <cppFlip1ms>

		tim6_timer++;
 8005fde:	4b16      	ldr	r3, [pc, #88]	; (8006038 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	4a14      	ldr	r2, [pc, #80]	; (8006038 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005fe6:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8005fe8:	4b13      	ldr	r3, [pc, #76]	; (8006038 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a10      	ldr	r2, [pc, #64]	; (8006030 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d902      	bls.n	8005ff8 <HAL_TIM_PeriodElapsedCallback+0x58>
 8005ff2:	4b11      	ldr	r3, [pc, #68]	; (8006038 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM13){
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a0f      	ldr	r2, [pc, #60]	; (800603c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d10e      	bne.n	8006020 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8006002:	f001 fdf3 	bl	8007bec <cppFlip10ms>

		tim13_timer++;
 8006006:	4b0e      	ldr	r3, [pc, #56]	; (8006040 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	3301      	adds	r3, #1
 800600c:	4a0c      	ldr	r2, [pc, #48]	; (8006040 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800600e:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8006010:	4b0b      	ldr	r3, [pc, #44]	; (8006040 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a06      	ldr	r2, [pc, #24]	; (8006030 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d902      	bls.n	8006020 <HAL_TIM_PeriodElapsedCallback+0x80>
 800601a:	4b09      	ldr	r3, [pc, #36]	; (8006040 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800601c:	2200      	movs	r2, #0
 800601e:	601a      	str	r2, [r3, #0]
	}

}
 8006020:	bf00      	nop
 8006022:	3708      	adds	r7, #8
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	40001400 	.word	0x40001400
 800602c:	200448c4 	.word	0x200448c4
 8006030:	0001869f 	.word	0x0001869f
 8006034:	40001000 	.word	0x40001000
 8006038:	20044880 	.word	0x20044880
 800603c:	40001c00 	.word	0x40001c00
 8006040:	200448c8 	.word	0x200448c8

08006044 <init>:

void init()
{
 8006044:	b580      	push	{r7, lr}
 8006046:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8006048:	2201      	movs	r2, #1
 800604a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800604e:	4808      	ldr	r0, [pc, #32]	; (8006070 <init+0x2c>)
 8006050:	f005 f970 	bl	800b334 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8006054:	4807      	ldr	r0, [pc, #28]	; (8006074 <init+0x30>)
 8006056:	f009 f838 	bl	800f0ca <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 800605a:	4807      	ldr	r0, [pc, #28]	; (8006078 <init+0x34>)
 800605c:	f009 f835 	bl	800f0ca <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8006060:	4806      	ldr	r0, [pc, #24]	; (800607c <init+0x38>)
 8006062:	f009 f832 	bl	800f0ca <HAL_TIM_Base_Start_IT>

	cppInit();
 8006066:	f001 fce3 	bl	8007a30 <cppInit>

	//path_following_initialize();

}
 800606a:	bf00      	nop
 800606c:	bd80      	pop	{r7, pc}
 800606e:	bf00      	nop
 8006070:	40021000 	.word	0x40021000
 8006074:	200449ac 	.word	0x200449ac
 8006078:	20044b50 	.word	0x20044b50
 800607c:	200448cc 	.word	0x200448cc

08006080 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006084:	f003 fe4e 	bl	8009d24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006088:	f000 f82a 	bl	80060e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800608c:	f000 fdbc 	bl	8006c08 <MX_GPIO_Init>
  MX_DMA_Init();
 8006090:	f000 fd8a 	bl	8006ba8 <MX_DMA_Init>
  MX_I2C2_Init();
 8006094:	f000 f9e8 	bl	8006468 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8006098:	f000 fa14 	bl	80064c4 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 800609c:	f000 fa32 	bl	8006504 <MX_SPI2_Init>
  MX_TIM1_Init();
 80060a0:	f000 fa66 	bl	8006570 <MX_TIM1_Init>
  MX_TIM4_Init();
 80060a4:	f000 fb70 	bl	8006788 <MX_TIM4_Init>
  MX_TIM8_Init();
 80060a8:	f000 fc3c 	bl	8006924 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 80060ac:	f000 fd52 	bl	8006b54 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80060b0:	f00a ffde 	bl	8011070 <MX_FATFS_Init>
  MX_TIM6_Init();
 80060b4:	f000 fbcc 	bl	8006850 <MX_TIM6_Init>
  MX_I2C1_Init();
 80060b8:	f000 f9a8 	bl	800640c <MX_I2C1_Init>
  MX_TIM3_Init();
 80060bc:	f000 fb00 	bl	80066c0 <MX_TIM3_Init>
  MX_TIM10_Init();
 80060c0:	f000 fc88 	bl	80069d4 <MX_TIM10_Init>
  MX_TIM11_Init();
 80060c4:	f000 fcd4 	bl	8006a70 <MX_TIM11_Init>
  MX_ADC2_Init();
 80060c8:	f000 f898 	bl	80061fc <MX_ADC2_Init>
  MX_TIM7_Init();
 80060cc:	f000 fbf6 	bl	80068bc <MX_TIM7_Init>
  MX_TIM13_Init();
 80060d0:	f000 fd1c 	bl	8006b0c <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 80060d4:	f7ff ffb6 	bl	8006044 <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 80060d8:	f001 fdb6 	bl	8007c48 <cppLoop>
 80060dc:	e7fc      	b.n	80060d8 <main+0x58>
	...

080060e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b0a4      	sub	sp, #144	; 0x90
 80060e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80060e6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80060ea:	2234      	movs	r2, #52	; 0x34
 80060ec:	2100      	movs	r1, #0
 80060ee:	4618      	mov	r0, r3
 80060f0:	f00f fbfe 	bl	80158f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80060f4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80060f8:	2200      	movs	r2, #0
 80060fa:	601a      	str	r2, [r3, #0]
 80060fc:	605a      	str	r2, [r3, #4]
 80060fe:	609a      	str	r2, [r3, #8]
 8006100:	60da      	str	r2, [r3, #12]
 8006102:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006104:	f107 030c 	add.w	r3, r7, #12
 8006108:	223c      	movs	r2, #60	; 0x3c
 800610a:	2100      	movs	r1, #0
 800610c:	4618      	mov	r0, r3
 800610e:	f00f fbef 	bl	80158f0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006112:	2300      	movs	r3, #0
 8006114:	60bb      	str	r3, [r7, #8]
 8006116:	4b37      	ldr	r3, [pc, #220]	; (80061f4 <SystemClock_Config+0x114>)
 8006118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800611a:	4a36      	ldr	r2, [pc, #216]	; (80061f4 <SystemClock_Config+0x114>)
 800611c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006120:	6413      	str	r3, [r2, #64]	; 0x40
 8006122:	4b34      	ldr	r3, [pc, #208]	; (80061f4 <SystemClock_Config+0x114>)
 8006124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800612a:	60bb      	str	r3, [r7, #8]
 800612c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800612e:	2300      	movs	r3, #0
 8006130:	607b      	str	r3, [r7, #4]
 8006132:	4b31      	ldr	r3, [pc, #196]	; (80061f8 <SystemClock_Config+0x118>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a30      	ldr	r2, [pc, #192]	; (80061f8 <SystemClock_Config+0x118>)
 8006138:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800613c:	6013      	str	r3, [r2, #0]
 800613e:	4b2e      	ldr	r3, [pc, #184]	; (80061f8 <SystemClock_Config+0x118>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006146:	607b      	str	r3, [r7, #4]
 8006148:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800614a:	2301      	movs	r3, #1
 800614c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800614e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006152:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006154:	2302      	movs	r3, #2
 8006156:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006158:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800615c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 800615e:	2308      	movs	r3, #8
 8006160:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8006162:	23b4      	movs	r3, #180	; 0xb4
 8006164:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006168:	2302      	movs	r3, #2
 800616a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800616e:	2308      	movs	r3, #8
 8006170:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8006174:	2302      	movs	r3, #2
 8006176:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800617a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800617e:	4618      	mov	r0, r3
 8006180:	f006 fcfa 	bl	800cb78 <HAL_RCC_OscConfig>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d001      	beq.n	800618e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800618a:	f000 fe7f 	bl	8006e8c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800618e:	f006 f875 	bl	800c27c <HAL_PWREx_EnableOverDrive>
 8006192:	4603      	mov	r3, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	d001      	beq.n	800619c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8006198:	f000 fe78 	bl	8006e8c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800619c:	230f      	movs	r3, #15
 800619e:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80061a0:	2302      	movs	r3, #2
 80061a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80061a4:	2300      	movs	r3, #0
 80061a6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80061a8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80061ac:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80061ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061b2:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80061b4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80061b8:	2105      	movs	r1, #5
 80061ba:	4618      	mov	r0, r3
 80061bc:	f006 f8ae 	bl	800c31c <HAL_RCC_ClockConfig>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d001      	beq.n	80061ca <SystemClock_Config+0xea>
  {
    Error_Handler();
 80061c6:	f000 fe61 	bl	8006e8c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 80061ca:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80061ce:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80061d0:	2300      	movs	r3, #0
 80061d2:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 80061d4:	2300      	movs	r3, #0
 80061d6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80061d8:	f107 030c 	add.w	r3, r7, #12
 80061dc:	4618      	mov	r0, r3
 80061de:	f006 fa8d 	bl	800c6fc <HAL_RCCEx_PeriphCLKConfig>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d001      	beq.n	80061ec <SystemClock_Config+0x10c>
  {
    Error_Handler();
 80061e8:	f000 fe50 	bl	8006e8c <Error_Handler>
  }
}
 80061ec:	bf00      	nop
 80061ee:	3790      	adds	r7, #144	; 0x90
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	40023800 	.word	0x40023800
 80061f8:	40007000 	.word	0x40007000

080061fc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b084      	sub	sp, #16
 8006200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006202:	463b      	mov	r3, r7
 8006204:	2200      	movs	r2, #0
 8006206:	601a      	str	r2, [r3, #0]
 8006208:	605a      	str	r2, [r3, #4]
 800620a:	609a      	str	r2, [r3, #8]
 800620c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800620e:	4b7c      	ldr	r3, [pc, #496]	; (8006400 <MX_ADC2_Init+0x204>)
 8006210:	4a7c      	ldr	r2, [pc, #496]	; (8006404 <MX_ADC2_Init+0x208>)
 8006212:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006214:	4b7a      	ldr	r3, [pc, #488]	; (8006400 <MX_ADC2_Init+0x204>)
 8006216:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800621a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800621c:	4b78      	ldr	r3, [pc, #480]	; (8006400 <MX_ADC2_Init+0x204>)
 800621e:	2200      	movs	r2, #0
 8006220:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8006222:	4b77      	ldr	r3, [pc, #476]	; (8006400 <MX_ADC2_Init+0x204>)
 8006224:	2201      	movs	r2, #1
 8006226:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8006228:	4b75      	ldr	r3, [pc, #468]	; (8006400 <MX_ADC2_Init+0x204>)
 800622a:	2201      	movs	r2, #1
 800622c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800622e:	4b74      	ldr	r3, [pc, #464]	; (8006400 <MX_ADC2_Init+0x204>)
 8006230:	2200      	movs	r2, #0
 8006232:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006236:	4b72      	ldr	r3, [pc, #456]	; (8006400 <MX_ADC2_Init+0x204>)
 8006238:	2200      	movs	r2, #0
 800623a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800623c:	4b70      	ldr	r3, [pc, #448]	; (8006400 <MX_ADC2_Init+0x204>)
 800623e:	4a72      	ldr	r2, [pc, #456]	; (8006408 <MX_ADC2_Init+0x20c>)
 8006240:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006242:	4b6f      	ldr	r3, [pc, #444]	; (8006400 <MX_ADC2_Init+0x204>)
 8006244:	2200      	movs	r2, #0
 8006246:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8006248:	4b6d      	ldr	r3, [pc, #436]	; (8006400 <MX_ADC2_Init+0x204>)
 800624a:	220e      	movs	r2, #14
 800624c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800624e:	4b6c      	ldr	r3, [pc, #432]	; (8006400 <MX_ADC2_Init+0x204>)
 8006250:	2201      	movs	r2, #1
 8006252:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006256:	4b6a      	ldr	r3, [pc, #424]	; (8006400 <MX_ADC2_Init+0x204>)
 8006258:	2201      	movs	r2, #1
 800625a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800625c:	4868      	ldr	r0, [pc, #416]	; (8006400 <MX_ADC2_Init+0x204>)
 800625e:	f003 fdf5 	bl	8009e4c <HAL_ADC_Init>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d001      	beq.n	800626c <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8006268:	f000 fe10 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800626c:	230a      	movs	r3, #10
 800626e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006270:	2301      	movs	r3, #1
 8006272:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8006274:	2306      	movs	r3, #6
 8006276:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006278:	463b      	mov	r3, r7
 800627a:	4619      	mov	r1, r3
 800627c:	4860      	ldr	r0, [pc, #384]	; (8006400 <MX_ADC2_Init+0x204>)
 800627e:	f003 ff39 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d001      	beq.n	800628c <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8006288:	f000 fe00 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800628c:	230b      	movs	r3, #11
 800628e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8006290:	2302      	movs	r3, #2
 8006292:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006294:	463b      	mov	r3, r7
 8006296:	4619      	mov	r1, r3
 8006298:	4859      	ldr	r0, [pc, #356]	; (8006400 <MX_ADC2_Init+0x204>)
 800629a:	f003 ff2b 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d001      	beq.n	80062a8 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 80062a4:	f000 fdf2 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80062a8:	230c      	movs	r3, #12
 80062aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80062ac:	2303      	movs	r3, #3
 80062ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80062b0:	463b      	mov	r3, r7
 80062b2:	4619      	mov	r1, r3
 80062b4:	4852      	ldr	r0, [pc, #328]	; (8006400 <MX_ADC2_Init+0x204>)
 80062b6:	f003 ff1d 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d001      	beq.n	80062c4 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 80062c0:	f000 fde4 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80062c4:	230d      	movs	r3, #13
 80062c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80062c8:	2304      	movs	r3, #4
 80062ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80062cc:	463b      	mov	r3, r7
 80062ce:	4619      	mov	r1, r3
 80062d0:	484b      	ldr	r0, [pc, #300]	; (8006400 <MX_ADC2_Init+0x204>)
 80062d2:	f003 ff0f 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d001      	beq.n	80062e0 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 80062dc:	f000 fdd6 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80062e0:	2300      	movs	r3, #0
 80062e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80062e4:	2305      	movs	r3, #5
 80062e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80062e8:	463b      	mov	r3, r7
 80062ea:	4619      	mov	r1, r3
 80062ec:	4844      	ldr	r0, [pc, #272]	; (8006400 <MX_ADC2_Init+0x204>)
 80062ee:	f003 ff01 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d001      	beq.n	80062fc <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 80062f8:	f000 fdc8 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80062fc:	2301      	movs	r3, #1
 80062fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8006300:	2306      	movs	r3, #6
 8006302:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006304:	463b      	mov	r3, r7
 8006306:	4619      	mov	r1, r3
 8006308:	483d      	ldr	r0, [pc, #244]	; (8006400 <MX_ADC2_Init+0x204>)
 800630a:	f003 fef3 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 800630e:	4603      	mov	r3, r0
 8006310:	2b00      	cmp	r3, #0
 8006312:	d001      	beq.n	8006318 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8006314:	f000 fdba 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8006318:	2302      	movs	r3, #2
 800631a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800631c:	2307      	movs	r3, #7
 800631e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006320:	463b      	mov	r3, r7
 8006322:	4619      	mov	r1, r3
 8006324:	4836      	ldr	r0, [pc, #216]	; (8006400 <MX_ADC2_Init+0x204>)
 8006326:	f003 fee5 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 800632a:	4603      	mov	r3, r0
 800632c:	2b00      	cmp	r3, #0
 800632e:	d001      	beq.n	8006334 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8006330:	f000 fdac 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006334:	2303      	movs	r3, #3
 8006336:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8006338:	2308      	movs	r3, #8
 800633a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800633c:	463b      	mov	r3, r7
 800633e:	4619      	mov	r1, r3
 8006340:	482f      	ldr	r0, [pc, #188]	; (8006400 <MX_ADC2_Init+0x204>)
 8006342:	f003 fed7 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 8006346:	4603      	mov	r3, r0
 8006348:	2b00      	cmp	r3, #0
 800634a:	d001      	beq.n	8006350 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 800634c:	f000 fd9e 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8006350:	2304      	movs	r3, #4
 8006352:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8006354:	2309      	movs	r3, #9
 8006356:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006358:	463b      	mov	r3, r7
 800635a:	4619      	mov	r1, r3
 800635c:	4828      	ldr	r0, [pc, #160]	; (8006400 <MX_ADC2_Init+0x204>)
 800635e:	f003 fec9 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d001      	beq.n	800636c <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8006368:	f000 fd90 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800636c:	2305      	movs	r3, #5
 800636e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8006370:	230a      	movs	r3, #10
 8006372:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006374:	463b      	mov	r3, r7
 8006376:	4619      	mov	r1, r3
 8006378:	4821      	ldr	r0, [pc, #132]	; (8006400 <MX_ADC2_Init+0x204>)
 800637a:	f003 febb 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 800637e:	4603      	mov	r3, r0
 8006380:	2b00      	cmp	r3, #0
 8006382:	d001      	beq.n	8006388 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8006384:	f000 fd82 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8006388:	2306      	movs	r3, #6
 800638a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 800638c:	230b      	movs	r3, #11
 800638e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006390:	463b      	mov	r3, r7
 8006392:	4619      	mov	r1, r3
 8006394:	481a      	ldr	r0, [pc, #104]	; (8006400 <MX_ADC2_Init+0x204>)
 8006396:	f003 fead 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 800639a:	4603      	mov	r3, r0
 800639c:	2b00      	cmp	r3, #0
 800639e:	d001      	beq.n	80063a4 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 80063a0:	f000 fd74 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80063a4:	2307      	movs	r3, #7
 80063a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 80063a8:	230c      	movs	r3, #12
 80063aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80063ac:	463b      	mov	r3, r7
 80063ae:	4619      	mov	r1, r3
 80063b0:	4813      	ldr	r0, [pc, #76]	; (8006400 <MX_ADC2_Init+0x204>)
 80063b2:	f003 fe9f 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d001      	beq.n	80063c0 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 80063bc:	f000 fd66 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80063c0:	2308      	movs	r3, #8
 80063c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 80063c4:	230d      	movs	r3, #13
 80063c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80063c8:	463b      	mov	r3, r7
 80063ca:	4619      	mov	r1, r3
 80063cc:	480c      	ldr	r0, [pc, #48]	; (8006400 <MX_ADC2_Init+0x204>)
 80063ce:	f003 fe91 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 80063d2:	4603      	mov	r3, r0
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d001      	beq.n	80063dc <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 80063d8:	f000 fd58 	bl	8006e8c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80063dc:	2309      	movs	r3, #9
 80063de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 80063e0:	230e      	movs	r3, #14
 80063e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80063e4:	463b      	mov	r3, r7
 80063e6:	4619      	mov	r1, r3
 80063e8:	4805      	ldr	r0, [pc, #20]	; (8006400 <MX_ADC2_Init+0x204>)
 80063ea:	f003 fe83 	bl	800a0f4 <HAL_ADC_ConfigChannel>
 80063ee:	4603      	mov	r3, r0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d001      	beq.n	80063f8 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 80063f4:	f000 fd4a 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80063f8:	bf00      	nop
 80063fa:	3710      	adds	r7, #16
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}
 8006400:	20044750 	.word	0x20044750
 8006404:	40012100 	.word	0x40012100
 8006408:	0f000001 	.word	0x0f000001

0800640c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006410:	4b12      	ldr	r3, [pc, #72]	; (800645c <MX_I2C1_Init+0x50>)
 8006412:	4a13      	ldr	r2, [pc, #76]	; (8006460 <MX_I2C1_Init+0x54>)
 8006414:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8006416:	4b11      	ldr	r3, [pc, #68]	; (800645c <MX_I2C1_Init+0x50>)
 8006418:	4a12      	ldr	r2, [pc, #72]	; (8006464 <MX_I2C1_Init+0x58>)
 800641a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800641c:	4b0f      	ldr	r3, [pc, #60]	; (800645c <MX_I2C1_Init+0x50>)
 800641e:	2200      	movs	r2, #0
 8006420:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006422:	4b0e      	ldr	r3, [pc, #56]	; (800645c <MX_I2C1_Init+0x50>)
 8006424:	2200      	movs	r2, #0
 8006426:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006428:	4b0c      	ldr	r3, [pc, #48]	; (800645c <MX_I2C1_Init+0x50>)
 800642a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800642e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006430:	4b0a      	ldr	r3, [pc, #40]	; (800645c <MX_I2C1_Init+0x50>)
 8006432:	2200      	movs	r2, #0
 8006434:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006436:	4b09      	ldr	r3, [pc, #36]	; (800645c <MX_I2C1_Init+0x50>)
 8006438:	2200      	movs	r2, #0
 800643a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800643c:	4b07      	ldr	r3, [pc, #28]	; (800645c <MX_I2C1_Init+0x50>)
 800643e:	2200      	movs	r2, #0
 8006440:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8006442:	4b06      	ldr	r3, [pc, #24]	; (800645c <MX_I2C1_Init+0x50>)
 8006444:	2280      	movs	r2, #128	; 0x80
 8006446:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006448:	4804      	ldr	r0, [pc, #16]	; (800645c <MX_I2C1_Init+0x50>)
 800644a:	f004 ff8d 	bl	800b368 <HAL_I2C_Init>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d001      	beq.n	8006458 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006454:	f000 fd1a 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006458:	bf00      	nop
 800645a:	bd80      	pop	{r7, pc}
 800645c:	20044798 	.word	0x20044798
 8006460:	40005400 	.word	0x40005400
 8006464:	000186a0 	.word	0x000186a0

08006468 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800646c:	4b12      	ldr	r3, [pc, #72]	; (80064b8 <MX_I2C2_Init+0x50>)
 800646e:	4a13      	ldr	r2, [pc, #76]	; (80064bc <MX_I2C2_Init+0x54>)
 8006470:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8006472:	4b11      	ldr	r3, [pc, #68]	; (80064b8 <MX_I2C2_Init+0x50>)
 8006474:	4a12      	ldr	r2, [pc, #72]	; (80064c0 <MX_I2C2_Init+0x58>)
 8006476:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006478:	4b0f      	ldr	r3, [pc, #60]	; (80064b8 <MX_I2C2_Init+0x50>)
 800647a:	2200      	movs	r2, #0
 800647c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800647e:	4b0e      	ldr	r3, [pc, #56]	; (80064b8 <MX_I2C2_Init+0x50>)
 8006480:	2200      	movs	r2, #0
 8006482:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006484:	4b0c      	ldr	r3, [pc, #48]	; (80064b8 <MX_I2C2_Init+0x50>)
 8006486:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800648a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800648c:	4b0a      	ldr	r3, [pc, #40]	; (80064b8 <MX_I2C2_Init+0x50>)
 800648e:	2200      	movs	r2, #0
 8006490:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8006492:	4b09      	ldr	r3, [pc, #36]	; (80064b8 <MX_I2C2_Init+0x50>)
 8006494:	2200      	movs	r2, #0
 8006496:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006498:	4b07      	ldr	r3, [pc, #28]	; (80064b8 <MX_I2C2_Init+0x50>)
 800649a:	2200      	movs	r2, #0
 800649c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800649e:	4b06      	ldr	r3, [pc, #24]	; (80064b8 <MX_I2C2_Init+0x50>)
 80064a0:	2280      	movs	r2, #128	; 0x80
 80064a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80064a4:	4804      	ldr	r0, [pc, #16]	; (80064b8 <MX_I2C2_Init+0x50>)
 80064a6:	f004 ff5f 	bl	800b368 <HAL_I2C_Init>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d001      	beq.n	80064b4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80064b0:	f000 fcec 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80064b4:	bf00      	nop
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	2004482c 	.word	0x2004482c
 80064bc:	40005800 	.word	0x40005800
 80064c0:	000186a0 	.word	0x000186a0

080064c4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80064c4:	b480      	push	{r7}
 80064c6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80064c8:	4b0c      	ldr	r3, [pc, #48]	; (80064fc <MX_SDIO_SD_Init+0x38>)
 80064ca:	4a0d      	ldr	r2, [pc, #52]	; (8006500 <MX_SDIO_SD_Init+0x3c>)
 80064cc:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80064ce:	4b0b      	ldr	r3, [pc, #44]	; (80064fc <MX_SDIO_SD_Init+0x38>)
 80064d0:	2200      	movs	r2, #0
 80064d2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80064d4:	4b09      	ldr	r3, [pc, #36]	; (80064fc <MX_SDIO_SD_Init+0x38>)
 80064d6:	2200      	movs	r2, #0
 80064d8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80064da:	4b08      	ldr	r3, [pc, #32]	; (80064fc <MX_SDIO_SD_Init+0x38>)
 80064dc:	2200      	movs	r2, #0
 80064de:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80064e0:	4b06      	ldr	r3, [pc, #24]	; (80064fc <MX_SDIO_SD_Init+0x38>)
 80064e2:	2200      	movs	r2, #0
 80064e4:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80064e6:	4b05      	ldr	r3, [pc, #20]	; (80064fc <MX_SDIO_SD_Init+0x38>)
 80064e8:	2200      	movs	r2, #0
 80064ea:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 80064ec:	4b03      	ldr	r3, [pc, #12]	; (80064fc <MX_SDIO_SD_Init+0x38>)
 80064ee:	2202      	movs	r2, #2
 80064f0:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 80064f2:	bf00      	nop
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr
 80064fc:	20044a2c 	.word	0x20044a2c
 8006500:	40012c00 	.word	0x40012c00

08006504 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006508:	4b17      	ldr	r3, [pc, #92]	; (8006568 <MX_SPI2_Init+0x64>)
 800650a:	4a18      	ldr	r2, [pc, #96]	; (800656c <MX_SPI2_Init+0x68>)
 800650c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800650e:	4b16      	ldr	r3, [pc, #88]	; (8006568 <MX_SPI2_Init+0x64>)
 8006510:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006514:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006516:	4b14      	ldr	r3, [pc, #80]	; (8006568 <MX_SPI2_Init+0x64>)
 8006518:	2200      	movs	r2, #0
 800651a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800651c:	4b12      	ldr	r3, [pc, #72]	; (8006568 <MX_SPI2_Init+0x64>)
 800651e:	2200      	movs	r2, #0
 8006520:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8006522:	4b11      	ldr	r3, [pc, #68]	; (8006568 <MX_SPI2_Init+0x64>)
 8006524:	2202      	movs	r2, #2
 8006526:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006528:	4b0f      	ldr	r3, [pc, #60]	; (8006568 <MX_SPI2_Init+0x64>)
 800652a:	2201      	movs	r2, #1
 800652c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800652e:	4b0e      	ldr	r3, [pc, #56]	; (8006568 <MX_SPI2_Init+0x64>)
 8006530:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006534:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8006536:	4b0c      	ldr	r3, [pc, #48]	; (8006568 <MX_SPI2_Init+0x64>)
 8006538:	2228      	movs	r2, #40	; 0x28
 800653a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800653c:	4b0a      	ldr	r3, [pc, #40]	; (8006568 <MX_SPI2_Init+0x64>)
 800653e:	2200      	movs	r2, #0
 8006540:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006542:	4b09      	ldr	r3, [pc, #36]	; (8006568 <MX_SPI2_Init+0x64>)
 8006544:	2200      	movs	r2, #0
 8006546:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006548:	4b07      	ldr	r3, [pc, #28]	; (8006568 <MX_SPI2_Init+0x64>)
 800654a:	2200      	movs	r2, #0
 800654c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800654e:	4b06      	ldr	r3, [pc, #24]	; (8006568 <MX_SPI2_Init+0x64>)
 8006550:	220a      	movs	r2, #10
 8006552:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006554:	4804      	ldr	r0, [pc, #16]	; (8006568 <MX_SPI2_Init+0x64>)
 8006556:	f008 f839 	bl	800e5cc <HAL_SPI_Init>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d001      	beq.n	8006564 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8006560:	f000 fc94 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006564:	bf00      	nop
 8006566:	bd80      	pop	{r7, pc}
 8006568:	20044678 	.word	0x20044678
 800656c:	40003800 	.word	0x40003800

08006570 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b09a      	sub	sp, #104	; 0x68
 8006574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006576:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800657a:	2224      	movs	r2, #36	; 0x24
 800657c:	2100      	movs	r1, #0
 800657e:	4618      	mov	r0, r3
 8006580:	f00f f9b6 	bl	80158f0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006584:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006588:	2200      	movs	r2, #0
 800658a:	601a      	str	r2, [r3, #0]
 800658c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800658e:	f107 0320 	add.w	r3, r7, #32
 8006592:	2200      	movs	r2, #0
 8006594:	601a      	str	r2, [r3, #0]
 8006596:	605a      	str	r2, [r3, #4]
 8006598:	609a      	str	r2, [r3, #8]
 800659a:	60da      	str	r2, [r3, #12]
 800659c:	611a      	str	r2, [r3, #16]
 800659e:	615a      	str	r2, [r3, #20]
 80065a0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80065a2:	463b      	mov	r3, r7
 80065a4:	2220      	movs	r2, #32
 80065a6:	2100      	movs	r1, #0
 80065a8:	4618      	mov	r0, r3
 80065aa:	f00f f9a1 	bl	80158f0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80065ae:	4b42      	ldr	r3, [pc, #264]	; (80066b8 <MX_TIM1_Init+0x148>)
 80065b0:	4a42      	ldr	r2, [pc, #264]	; (80066bc <MX_TIM1_Init+0x14c>)
 80065b2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80065b4:	4b40      	ldr	r3, [pc, #256]	; (80066b8 <MX_TIM1_Init+0x148>)
 80065b6:	2200      	movs	r2, #0
 80065b8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80065ba:	4b3f      	ldr	r3, [pc, #252]	; (80066b8 <MX_TIM1_Init+0x148>)
 80065bc:	2200      	movs	r2, #0
 80065be:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80065c0:	4b3d      	ldr	r3, [pc, #244]	; (80066b8 <MX_TIM1_Init+0x148>)
 80065c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80065c6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80065c8:	4b3b      	ldr	r3, [pc, #236]	; (80066b8 <MX_TIM1_Init+0x148>)
 80065ca:	2200      	movs	r2, #0
 80065cc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80065ce:	4b3a      	ldr	r3, [pc, #232]	; (80066b8 <MX_TIM1_Init+0x148>)
 80065d0:	2200      	movs	r2, #0
 80065d2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80065d4:	4b38      	ldr	r3, [pc, #224]	; (80066b8 <MX_TIM1_Init+0x148>)
 80065d6:	2200      	movs	r2, #0
 80065d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80065da:	4837      	ldr	r0, [pc, #220]	; (80066b8 <MX_TIM1_Init+0x148>)
 80065dc:	f008 fd99 	bl	800f112 <HAL_TIM_PWM_Init>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d001      	beq.n	80065ea <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80065e6:	f000 fc51 	bl	8006e8c <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80065ea:	2303      	movs	r3, #3
 80065ec:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80065ee:	2300      	movs	r3, #0
 80065f0:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80065f2:	2301      	movs	r3, #1
 80065f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80065f6:	2300      	movs	r3, #0
 80065f8:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 80065fa:	2300      	movs	r3, #0
 80065fc:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80065fe:	2300      	movs	r3, #0
 8006600:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006602:	2301      	movs	r3, #1
 8006604:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006606:	2300      	movs	r3, #0
 8006608:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 800660a:	2300      	movs	r3, #0
 800660c:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800660e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006612:	4619      	mov	r1, r3
 8006614:	4828      	ldr	r0, [pc, #160]	; (80066b8 <MX_TIM1_Init+0x148>)
 8006616:	f008 fde5 	bl	800f1e4 <HAL_TIM_Encoder_Init>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d001      	beq.n	8006624 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8006620:	f000 fc34 	bl	8006e8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006624:	2300      	movs	r3, #0
 8006626:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006628:	2300      	movs	r3, #0
 800662a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800662c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006630:	4619      	mov	r1, r3
 8006632:	4821      	ldr	r0, [pc, #132]	; (80066b8 <MX_TIM1_Init+0x148>)
 8006634:	f009 fb0c 	bl	800fc50 <HAL_TIMEx_MasterConfigSynchronization>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d001      	beq.n	8006642 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 800663e:	f000 fc25 	bl	8006e8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006642:	2360      	movs	r3, #96	; 0x60
 8006644:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8006646:	2300      	movs	r3, #0
 8006648:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800664a:	2300      	movs	r3, #0
 800664c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800664e:	2300      	movs	r3, #0
 8006650:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006652:	2300      	movs	r3, #0
 8006654:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006656:	2300      	movs	r3, #0
 8006658:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800665a:	2300      	movs	r3, #0
 800665c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800665e:	f107 0320 	add.w	r3, r7, #32
 8006662:	2208      	movs	r2, #8
 8006664:	4619      	mov	r1, r3
 8006666:	4814      	ldr	r0, [pc, #80]	; (80066b8 <MX_TIM1_Init+0x148>)
 8006668:	f008 ff8e 	bl	800f588 <HAL_TIM_PWM_ConfigChannel>
 800666c:	4603      	mov	r3, r0
 800666e:	2b00      	cmp	r3, #0
 8006670:	d001      	beq.n	8006676 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8006672:	f000 fc0b 	bl	8006e8c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006676:	2300      	movs	r3, #0
 8006678:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800667a:	2300      	movs	r3, #0
 800667c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800667e:	2300      	movs	r3, #0
 8006680:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006682:	2300      	movs	r3, #0
 8006684:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006686:	2300      	movs	r3, #0
 8006688:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800668a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800668e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006690:	2300      	movs	r3, #0
 8006692:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006694:	463b      	mov	r3, r7
 8006696:	4619      	mov	r1, r3
 8006698:	4807      	ldr	r0, [pc, #28]	; (80066b8 <MX_TIM1_Init+0x148>)
 800669a:	f009 fb55 	bl	800fd48 <HAL_TIMEx_ConfigBreakDeadTime>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d001      	beq.n	80066a8 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80066a4:	f000 fbf2 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80066a8:	4803      	ldr	r0, [pc, #12]	; (80066b8 <MX_TIM1_Init+0x148>)
 80066aa:	f000 ffdf 	bl	800766c <HAL_TIM_MspPostInit>

}
 80066ae:	bf00      	nop
 80066b0:	3768      	adds	r7, #104	; 0x68
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	200449ec 	.word	0x200449ec
 80066bc:	40010000 	.word	0x40010000

080066c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b08a      	sub	sp, #40	; 0x28
 80066c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80066c6:	f107 0320 	add.w	r3, r7, #32
 80066ca:	2200      	movs	r2, #0
 80066cc:	601a      	str	r2, [r3, #0]
 80066ce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80066d0:	1d3b      	adds	r3, r7, #4
 80066d2:	2200      	movs	r2, #0
 80066d4:	601a      	str	r2, [r3, #0]
 80066d6:	605a      	str	r2, [r3, #4]
 80066d8:	609a      	str	r2, [r3, #8]
 80066da:	60da      	str	r2, [r3, #12]
 80066dc:	611a      	str	r2, [r3, #16]
 80066de:	615a      	str	r2, [r3, #20]
 80066e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80066e2:	4b27      	ldr	r3, [pc, #156]	; (8006780 <MX_TIM3_Init+0xc0>)
 80066e4:	4a27      	ldr	r2, [pc, #156]	; (8006784 <MX_TIM3_Init+0xc4>)
 80066e6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80066e8:	4b25      	ldr	r3, [pc, #148]	; (8006780 <MX_TIM3_Init+0xc0>)
 80066ea:	2201      	movs	r2, #1
 80066ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80066ee:	4b24      	ldr	r3, [pc, #144]	; (8006780 <MX_TIM3_Init+0xc0>)
 80066f0:	2200      	movs	r2, #0
 80066f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4499;
 80066f4:	4b22      	ldr	r3, [pc, #136]	; (8006780 <MX_TIM3_Init+0xc0>)
 80066f6:	f241 1293 	movw	r2, #4499	; 0x1193
 80066fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80066fc:	4b20      	ldr	r3, [pc, #128]	; (8006780 <MX_TIM3_Init+0xc0>)
 80066fe:	2200      	movs	r2, #0
 8006700:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006702:	4b1f      	ldr	r3, [pc, #124]	; (8006780 <MX_TIM3_Init+0xc0>)
 8006704:	2200      	movs	r2, #0
 8006706:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8006708:	481d      	ldr	r0, [pc, #116]	; (8006780 <MX_TIM3_Init+0xc0>)
 800670a:	f008 fd02 	bl	800f112 <HAL_TIM_PWM_Init>
 800670e:	4603      	mov	r3, r0
 8006710:	2b00      	cmp	r3, #0
 8006712:	d001      	beq.n	8006718 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8006714:	f000 fbba 	bl	8006e8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006718:	2300      	movs	r3, #0
 800671a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800671c:	2300      	movs	r3, #0
 800671e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006720:	f107 0320 	add.w	r3, r7, #32
 8006724:	4619      	mov	r1, r3
 8006726:	4816      	ldr	r0, [pc, #88]	; (8006780 <MX_TIM3_Init+0xc0>)
 8006728:	f009 fa92 	bl	800fc50 <HAL_TIMEx_MasterConfigSynchronization>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8006732:	f000 fbab 	bl	8006e8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006736:	2360      	movs	r3, #96	; 0x60
 8006738:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800673a:	2300      	movs	r3, #0
 800673c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800673e:	2300      	movs	r3, #0
 8006740:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006742:	2300      	movs	r3, #0
 8006744:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006746:	1d3b      	adds	r3, r7, #4
 8006748:	2200      	movs	r2, #0
 800674a:	4619      	mov	r1, r3
 800674c:	480c      	ldr	r0, [pc, #48]	; (8006780 <MX_TIM3_Init+0xc0>)
 800674e:	f008 ff1b 	bl	800f588 <HAL_TIM_PWM_ConfigChannel>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d001      	beq.n	800675c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8006758:	f000 fb98 	bl	8006e8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800675c:	1d3b      	adds	r3, r7, #4
 800675e:	2204      	movs	r2, #4
 8006760:	4619      	mov	r1, r3
 8006762:	4807      	ldr	r0, [pc, #28]	; (8006780 <MX_TIM3_Init+0xc0>)
 8006764:	f008 ff10 	bl	800f588 <HAL_TIM_PWM_ConfigChannel>
 8006768:	4603      	mov	r3, r0
 800676a:	2b00      	cmp	r3, #0
 800676c:	d001      	beq.n	8006772 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800676e:	f000 fb8d 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8006772:	4803      	ldr	r0, [pc, #12]	; (8006780 <MX_TIM3_Init+0xc0>)
 8006774:	f000 ff7a 	bl	800766c <HAL_TIM_MspPostInit>

}
 8006778:	bf00      	nop
 800677a:	3728      	adds	r7, #40	; 0x28
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}
 8006780:	20044884 	.word	0x20044884
 8006784:	40000400 	.word	0x40000400

08006788 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b08a      	sub	sp, #40	; 0x28
 800678c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800678e:	f107 0320 	add.w	r3, r7, #32
 8006792:	2200      	movs	r2, #0
 8006794:	601a      	str	r2, [r3, #0]
 8006796:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006798:	1d3b      	adds	r3, r7, #4
 800679a:	2200      	movs	r2, #0
 800679c:	601a      	str	r2, [r3, #0]
 800679e:	605a      	str	r2, [r3, #4]
 80067a0:	609a      	str	r2, [r3, #8]
 80067a2:	60da      	str	r2, [r3, #12]
 80067a4:	611a      	str	r2, [r3, #16]
 80067a6:	615a      	str	r2, [r3, #20]
 80067a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80067aa:	4b27      	ldr	r3, [pc, #156]	; (8006848 <MX_TIM4_Init+0xc0>)
 80067ac:	4a27      	ldr	r2, [pc, #156]	; (800684c <MX_TIM4_Init+0xc4>)
 80067ae:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80067b0:	4b25      	ldr	r3, [pc, #148]	; (8006848 <MX_TIM4_Init+0xc0>)
 80067b2:	2200      	movs	r2, #0
 80067b4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80067b6:	4b24      	ldr	r3, [pc, #144]	; (8006848 <MX_TIM4_Init+0xc0>)
 80067b8:	2200      	movs	r2, #0
 80067ba:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 80067bc:	4b22      	ldr	r3, [pc, #136]	; (8006848 <MX_TIM4_Init+0xc0>)
 80067be:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80067c2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80067c4:	4b20      	ldr	r3, [pc, #128]	; (8006848 <MX_TIM4_Init+0xc0>)
 80067c6:	2200      	movs	r2, #0
 80067c8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80067ca:	4b1f      	ldr	r3, [pc, #124]	; (8006848 <MX_TIM4_Init+0xc0>)
 80067cc:	2200      	movs	r2, #0
 80067ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80067d0:	481d      	ldr	r0, [pc, #116]	; (8006848 <MX_TIM4_Init+0xc0>)
 80067d2:	f008 fc9e 	bl	800f112 <HAL_TIM_PWM_Init>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d001      	beq.n	80067e0 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80067dc:	f000 fb56 	bl	8006e8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80067e0:	2300      	movs	r3, #0
 80067e2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80067e4:	2300      	movs	r3, #0
 80067e6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80067e8:	f107 0320 	add.w	r3, r7, #32
 80067ec:	4619      	mov	r1, r3
 80067ee:	4816      	ldr	r0, [pc, #88]	; (8006848 <MX_TIM4_Init+0xc0>)
 80067f0:	f009 fa2e 	bl	800fc50 <HAL_TIMEx_MasterConfigSynchronization>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d001      	beq.n	80067fe <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80067fa:	f000 fb47 	bl	8006e8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80067fe:	2360      	movs	r3, #96	; 0x60
 8006800:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006802:	2300      	movs	r3, #0
 8006804:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006806:	2300      	movs	r3, #0
 8006808:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800680a:	2300      	movs	r3, #0
 800680c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800680e:	1d3b      	adds	r3, r7, #4
 8006810:	2208      	movs	r2, #8
 8006812:	4619      	mov	r1, r3
 8006814:	480c      	ldr	r0, [pc, #48]	; (8006848 <MX_TIM4_Init+0xc0>)
 8006816:	f008 feb7 	bl	800f588 <HAL_TIM_PWM_ConfigChannel>
 800681a:	4603      	mov	r3, r0
 800681c:	2b00      	cmp	r3, #0
 800681e:	d001      	beq.n	8006824 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8006820:	f000 fb34 	bl	8006e8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006824:	1d3b      	adds	r3, r7, #4
 8006826:	220c      	movs	r2, #12
 8006828:	4619      	mov	r1, r3
 800682a:	4807      	ldr	r0, [pc, #28]	; (8006848 <MX_TIM4_Init+0xc0>)
 800682c:	f008 feac 	bl	800f588 <HAL_TIM_PWM_ConfigChannel>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d001      	beq.n	800683a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8006836:	f000 fb29 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800683a:	4803      	ldr	r0, [pc, #12]	; (8006848 <MX_TIM4_Init+0xc0>)
 800683c:	f000 ff16 	bl	800766c <HAL_TIM_MspPostInit>

}
 8006840:	bf00      	nop
 8006842:	3728      	adds	r7, #40	; 0x28
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}
 8006848:	20044710 	.word	0x20044710
 800684c:	40000800 	.word	0x40000800

08006850 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b082      	sub	sp, #8
 8006854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006856:	463b      	mov	r3, r7
 8006858:	2200      	movs	r2, #0
 800685a:	601a      	str	r2, [r3, #0]
 800685c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800685e:	4b15      	ldr	r3, [pc, #84]	; (80068b4 <MX_TIM6_Init+0x64>)
 8006860:	4a15      	ldr	r2, [pc, #84]	; (80068b8 <MX_TIM6_Init+0x68>)
 8006862:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8006864:	4b13      	ldr	r3, [pc, #76]	; (80068b4 <MX_TIM6_Init+0x64>)
 8006866:	2259      	movs	r2, #89	; 0x59
 8006868:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800686a:	4b12      	ldr	r3, [pc, #72]	; (80068b4 <MX_TIM6_Init+0x64>)
 800686c:	2200      	movs	r2, #0
 800686e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8006870:	4b10      	ldr	r3, [pc, #64]	; (80068b4 <MX_TIM6_Init+0x64>)
 8006872:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006876:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006878:	4b0e      	ldr	r3, [pc, #56]	; (80068b4 <MX_TIM6_Init+0x64>)
 800687a:	2280      	movs	r2, #128	; 0x80
 800687c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800687e:	480d      	ldr	r0, [pc, #52]	; (80068b4 <MX_TIM6_Init+0x64>)
 8006880:	f008 fbf8 	bl	800f074 <HAL_TIM_Base_Init>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d001      	beq.n	800688e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800688a:	f000 faff 	bl	8006e8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800688e:	2300      	movs	r3, #0
 8006890:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006892:	2300      	movs	r3, #0
 8006894:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006896:	463b      	mov	r3, r7
 8006898:	4619      	mov	r1, r3
 800689a:	4806      	ldr	r0, [pc, #24]	; (80068b4 <MX_TIM6_Init+0x64>)
 800689c:	f009 f9d8 	bl	800fc50 <HAL_TIMEx_MasterConfigSynchronization>
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d001      	beq.n	80068aa <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80068a6:	f000 faf1 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80068aa:	bf00      	nop
 80068ac:	3708      	adds	r7, #8
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	200449ac 	.word	0x200449ac
 80068b8:	40001000 	.word	0x40001000

080068bc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80068c2:	463b      	mov	r3, r7
 80068c4:	2200      	movs	r2, #0
 80068c6:	601a      	str	r2, [r3, #0]
 80068c8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80068ca:	4b14      	ldr	r3, [pc, #80]	; (800691c <MX_TIM7_Init+0x60>)
 80068cc:	4a14      	ldr	r2, [pc, #80]	; (8006920 <MX_TIM7_Init+0x64>)
 80068ce:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 80068d0:	4b12      	ldr	r3, [pc, #72]	; (800691c <MX_TIM7_Init+0x60>)
 80068d2:	22b3      	movs	r2, #179	; 0xb3
 80068d4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80068d6:	4b11      	ldr	r3, [pc, #68]	; (800691c <MX_TIM7_Init+0x60>)
 80068d8:	2200      	movs	r2, #0
 80068da:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 80068dc:	4b0f      	ldr	r3, [pc, #60]	; (800691c <MX_TIM7_Init+0x60>)
 80068de:	2231      	movs	r2, #49	; 0x31
 80068e0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80068e2:	4b0e      	ldr	r3, [pc, #56]	; (800691c <MX_TIM7_Init+0x60>)
 80068e4:	2280      	movs	r2, #128	; 0x80
 80068e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80068e8:	480c      	ldr	r0, [pc, #48]	; (800691c <MX_TIM7_Init+0x60>)
 80068ea:	f008 fbc3 	bl	800f074 <HAL_TIM_Base_Init>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d001      	beq.n	80068f8 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 80068f4:	f000 faca 	bl	8006e8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80068f8:	2300      	movs	r3, #0
 80068fa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80068fc:	2300      	movs	r3, #0
 80068fe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8006900:	463b      	mov	r3, r7
 8006902:	4619      	mov	r1, r3
 8006904:	4805      	ldr	r0, [pc, #20]	; (800691c <MX_TIM7_Init+0x60>)
 8006906:	f009 f9a3 	bl	800fc50 <HAL_TIMEx_MasterConfigSynchronization>
 800690a:	4603      	mov	r3, r0
 800690c:	2b00      	cmp	r3, #0
 800690e:	d001      	beq.n	8006914 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8006910:	f000 fabc 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8006914:	bf00      	nop
 8006916:	3708      	adds	r7, #8
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	20044b50 	.word	0x20044b50
 8006920:	40001400 	.word	0x40001400

08006924 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b08c      	sub	sp, #48	; 0x30
 8006928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800692a:	f107 030c 	add.w	r3, r7, #12
 800692e:	2224      	movs	r2, #36	; 0x24
 8006930:	2100      	movs	r1, #0
 8006932:	4618      	mov	r0, r3
 8006934:	f00e ffdc 	bl	80158f0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006938:	1d3b      	adds	r3, r7, #4
 800693a:	2200      	movs	r2, #0
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8006940:	4b22      	ldr	r3, [pc, #136]	; (80069cc <MX_TIM8_Init+0xa8>)
 8006942:	4a23      	ldr	r2, [pc, #140]	; (80069d0 <MX_TIM8_Init+0xac>)
 8006944:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8006946:	4b21      	ldr	r3, [pc, #132]	; (80069cc <MX_TIM8_Init+0xa8>)
 8006948:	2200      	movs	r2, #0
 800694a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800694c:	4b1f      	ldr	r3, [pc, #124]	; (80069cc <MX_TIM8_Init+0xa8>)
 800694e:	2210      	movs	r2, #16
 8006950:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8006952:	4b1e      	ldr	r3, [pc, #120]	; (80069cc <MX_TIM8_Init+0xa8>)
 8006954:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006958:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800695a:	4b1c      	ldr	r3, [pc, #112]	; (80069cc <MX_TIM8_Init+0xa8>)
 800695c:	2200      	movs	r2, #0
 800695e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006960:	4b1a      	ldr	r3, [pc, #104]	; (80069cc <MX_TIM8_Init+0xa8>)
 8006962:	2200      	movs	r2, #0
 8006964:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006966:	4b19      	ldr	r3, [pc, #100]	; (80069cc <MX_TIM8_Init+0xa8>)
 8006968:	2200      	movs	r2, #0
 800696a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800696c:	2303      	movs	r3, #3
 800696e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006970:	2300      	movs	r3, #0
 8006972:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006974:	2301      	movs	r3, #1
 8006976:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006978:	2300      	movs	r3, #0
 800697a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800697c:	2300      	movs	r3, #0
 800697e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006980:	2300      	movs	r3, #0
 8006982:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006984:	2301      	movs	r3, #1
 8006986:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006988:	2300      	movs	r3, #0
 800698a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800698c:	2300      	movs	r3, #0
 800698e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8006990:	f107 030c 	add.w	r3, r7, #12
 8006994:	4619      	mov	r1, r3
 8006996:	480d      	ldr	r0, [pc, #52]	; (80069cc <MX_TIM8_Init+0xa8>)
 8006998:	f008 fc24 	bl	800f1e4 <HAL_TIM_Encoder_Init>
 800699c:	4603      	mov	r3, r0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d001      	beq.n	80069a6 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80069a2:	f000 fa73 	bl	8006e8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80069a6:	2300      	movs	r3, #0
 80069a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80069aa:	2300      	movs	r3, #0
 80069ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80069ae:	1d3b      	adds	r3, r7, #4
 80069b0:	4619      	mov	r1, r3
 80069b2:	4806      	ldr	r0, [pc, #24]	; (80069cc <MX_TIM8_Init+0xa8>)
 80069b4:	f009 f94c 	bl	800fc50 <HAL_TIMEx_MasterConfigSynchronization>
 80069b8:	4603      	mov	r3, r0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d001      	beq.n	80069c2 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80069be:	f000 fa65 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80069c2:	bf00      	nop
 80069c4:	3730      	adds	r7, #48	; 0x30
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}
 80069ca:	bf00      	nop
 80069cc:	200446d0 	.word	0x200446d0
 80069d0:	40010400 	.word	0x40010400

080069d4 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b088      	sub	sp, #32
 80069d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80069da:	1d3b      	adds	r3, r7, #4
 80069dc:	2200      	movs	r2, #0
 80069de:	601a      	str	r2, [r3, #0]
 80069e0:	605a      	str	r2, [r3, #4]
 80069e2:	609a      	str	r2, [r3, #8]
 80069e4:	60da      	str	r2, [r3, #12]
 80069e6:	611a      	str	r2, [r3, #16]
 80069e8:	615a      	str	r2, [r3, #20]
 80069ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80069ec:	4b1e      	ldr	r3, [pc, #120]	; (8006a68 <MX_TIM10_Init+0x94>)
 80069ee:	4a1f      	ldr	r2, [pc, #124]	; (8006a6c <MX_TIM10_Init+0x98>)
 80069f0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1;
 80069f2:	4b1d      	ldr	r3, [pc, #116]	; (8006a68 <MX_TIM10_Init+0x94>)
 80069f4:	2201      	movs	r2, #1
 80069f6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80069f8:	4b1b      	ldr	r3, [pc, #108]	; (8006a68 <MX_TIM10_Init+0x94>)
 80069fa:	2200      	movs	r2, #0
 80069fc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 8999;
 80069fe:	4b1a      	ldr	r3, [pc, #104]	; (8006a68 <MX_TIM10_Init+0x94>)
 8006a00:	f242 3227 	movw	r2, #8999	; 0x2327
 8006a04:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006a06:	4b18      	ldr	r3, [pc, #96]	; (8006a68 <MX_TIM10_Init+0x94>)
 8006a08:	2200      	movs	r2, #0
 8006a0a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006a0c:	4b16      	ldr	r3, [pc, #88]	; (8006a68 <MX_TIM10_Init+0x94>)
 8006a0e:	2200      	movs	r2, #0
 8006a10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8006a12:	4815      	ldr	r0, [pc, #84]	; (8006a68 <MX_TIM10_Init+0x94>)
 8006a14:	f008 fb2e 	bl	800f074 <HAL_TIM_Base_Init>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d001      	beq.n	8006a22 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8006a1e:	f000 fa35 	bl	8006e8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8006a22:	4811      	ldr	r0, [pc, #68]	; (8006a68 <MX_TIM10_Init+0x94>)
 8006a24:	f008 fb75 	bl	800f112 <HAL_TIM_PWM_Init>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d001      	beq.n	8006a32 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8006a2e:	f000 fa2d 	bl	8006e8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006a32:	2360      	movs	r3, #96	; 0x60
 8006a34:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006a36:	2300      	movs	r3, #0
 8006a38:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006a42:	1d3b      	adds	r3, r7, #4
 8006a44:	2200      	movs	r2, #0
 8006a46:	4619      	mov	r1, r3
 8006a48:	4807      	ldr	r0, [pc, #28]	; (8006a68 <MX_TIM10_Init+0x94>)
 8006a4a:	f008 fd9d 	bl	800f588 <HAL_TIM_PWM_ConfigChannel>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d001      	beq.n	8006a58 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8006a54:	f000 fa1a 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8006a58:	4803      	ldr	r0, [pc, #12]	; (8006a68 <MX_TIM10_Init+0x94>)
 8006a5a:	f000 fe07 	bl	800766c <HAL_TIM_MspPostInit>

}
 8006a5e:	bf00      	nop
 8006a60:	3720      	adds	r7, #32
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	200447ec 	.word	0x200447ec
 8006a6c:	40014400 	.word	0x40014400

08006a70 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b088      	sub	sp, #32
 8006a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8006a76:	1d3b      	adds	r3, r7, #4
 8006a78:	2200      	movs	r2, #0
 8006a7a:	601a      	str	r2, [r3, #0]
 8006a7c:	605a      	str	r2, [r3, #4]
 8006a7e:	609a      	str	r2, [r3, #8]
 8006a80:	60da      	str	r2, [r3, #12]
 8006a82:	611a      	str	r2, [r3, #16]
 8006a84:	615a      	str	r2, [r3, #20]
 8006a86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8006a88:	4b1e      	ldr	r3, [pc, #120]	; (8006b04 <MX_TIM11_Init+0x94>)
 8006a8a:	4a1f      	ldr	r2, [pc, #124]	; (8006b08 <MX_TIM11_Init+0x98>)
 8006a8c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 1;
 8006a8e:	4b1d      	ldr	r3, [pc, #116]	; (8006b04 <MX_TIM11_Init+0x94>)
 8006a90:	2201      	movs	r2, #1
 8006a92:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006a94:	4b1b      	ldr	r3, [pc, #108]	; (8006b04 <MX_TIM11_Init+0x94>)
 8006a96:	2200      	movs	r2, #0
 8006a98:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 8999;
 8006a9a:	4b1a      	ldr	r3, [pc, #104]	; (8006b04 <MX_TIM11_Init+0x94>)
 8006a9c:	f242 3227 	movw	r2, #8999	; 0x2327
 8006aa0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006aa2:	4b18      	ldr	r3, [pc, #96]	; (8006b04 <MX_TIM11_Init+0x94>)
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006aa8:	4b16      	ldr	r3, [pc, #88]	; (8006b04 <MX_TIM11_Init+0x94>)
 8006aaa:	2200      	movs	r2, #0
 8006aac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8006aae:	4815      	ldr	r0, [pc, #84]	; (8006b04 <MX_TIM11_Init+0x94>)
 8006ab0:	f008 fae0 	bl	800f074 <HAL_TIM_Base_Init>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d001      	beq.n	8006abe <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8006aba:	f000 f9e7 	bl	8006e8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8006abe:	4811      	ldr	r0, [pc, #68]	; (8006b04 <MX_TIM11_Init+0x94>)
 8006ac0:	f008 fb27 	bl	800f112 <HAL_TIM_PWM_Init>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d001      	beq.n	8006ace <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8006aca:	f000 f9df 	bl	8006e8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006ace:	2360      	movs	r3, #96	; 0x60
 8006ad0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006ada:	2300      	movs	r3, #0
 8006adc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006ade:	1d3b      	adds	r3, r7, #4
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	4807      	ldr	r0, [pc, #28]	; (8006b04 <MX_TIM11_Init+0x94>)
 8006ae6:	f008 fd4f 	bl	800f588 <HAL_TIM_PWM_ConfigChannel>
 8006aea:	4603      	mov	r3, r0
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d001      	beq.n	8006af4 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8006af0:	f000 f9cc 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8006af4:	4803      	ldr	r0, [pc, #12]	; (8006b04 <MX_TIM11_Init+0x94>)
 8006af6:	f000 fdb9 	bl	800766c <HAL_TIM_MspPostInit>

}
 8006afa:	bf00      	nop
 8006afc:	3720      	adds	r7, #32
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
 8006b02:	bf00      	nop
 8006b04:	2004490c 	.word	0x2004490c
 8006b08:	40014800 	.word	0x40014800

08006b0c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8006b10:	4b0e      	ldr	r3, [pc, #56]	; (8006b4c <MX_TIM13_Init+0x40>)
 8006b12:	4a0f      	ldr	r2, [pc, #60]	; (8006b50 <MX_TIM13_Init+0x44>)
 8006b14:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 8006b16:	4b0d      	ldr	r3, [pc, #52]	; (8006b4c <MX_TIM13_Init+0x40>)
 8006b18:	2259      	movs	r2, #89	; 0x59
 8006b1a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b1c:	4b0b      	ldr	r3, [pc, #44]	; (8006b4c <MX_TIM13_Init+0x40>)
 8006b1e:	2200      	movs	r2, #0
 8006b20:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8006b22:	4b0a      	ldr	r3, [pc, #40]	; (8006b4c <MX_TIM13_Init+0x40>)
 8006b24:	f242 720f 	movw	r2, #9999	; 0x270f
 8006b28:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006b2a:	4b08      	ldr	r3, [pc, #32]	; (8006b4c <MX_TIM13_Init+0x40>)
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006b30:	4b06      	ldr	r3, [pc, #24]	; (8006b4c <MX_TIM13_Init+0x40>)
 8006b32:	2280      	movs	r2, #128	; 0x80
 8006b34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8006b36:	4805      	ldr	r0, [pc, #20]	; (8006b4c <MX_TIM13_Init+0x40>)
 8006b38:	f008 fa9c 	bl	800f074 <HAL_TIM_Base_Init>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d001      	beq.n	8006b46 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8006b42:	f000 f9a3 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8006b46:	bf00      	nop
 8006b48:	bd80      	pop	{r7, pc}
 8006b4a:	bf00      	nop
 8006b4c:	200448cc 	.word	0x200448cc
 8006b50:	40001c00 	.word	0x40001c00

08006b54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006b58:	4b11      	ldr	r3, [pc, #68]	; (8006ba0 <MX_USART2_UART_Init+0x4c>)
 8006b5a:	4a12      	ldr	r2, [pc, #72]	; (8006ba4 <MX_USART2_UART_Init+0x50>)
 8006b5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8006b5e:	4b10      	ldr	r3, [pc, #64]	; (8006ba0 <MX_USART2_UART_Init+0x4c>)
 8006b60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006b64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006b66:	4b0e      	ldr	r3, [pc, #56]	; (8006ba0 <MX_USART2_UART_Init+0x4c>)
 8006b68:	2200      	movs	r2, #0
 8006b6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006b6c:	4b0c      	ldr	r3, [pc, #48]	; (8006ba0 <MX_USART2_UART_Init+0x4c>)
 8006b6e:	2200      	movs	r2, #0
 8006b70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006b72:	4b0b      	ldr	r3, [pc, #44]	; (8006ba0 <MX_USART2_UART_Init+0x4c>)
 8006b74:	2200      	movs	r2, #0
 8006b76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006b78:	4b09      	ldr	r3, [pc, #36]	; (8006ba0 <MX_USART2_UART_Init+0x4c>)
 8006b7a:	220c      	movs	r2, #12
 8006b7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006b7e:	4b08      	ldr	r3, [pc, #32]	; (8006ba0 <MX_USART2_UART_Init+0x4c>)
 8006b80:	2200      	movs	r2, #0
 8006b82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006b84:	4b06      	ldr	r3, [pc, #24]	; (8006ba0 <MX_USART2_UART_Init+0x4c>)
 8006b86:	2200      	movs	r2, #0
 8006b88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006b8a:	4805      	ldr	r0, [pc, #20]	; (8006ba0 <MX_USART2_UART_Init+0x4c>)
 8006b8c:	f009 f942 	bl	800fe14 <HAL_UART_Init>
 8006b90:	4603      	mov	r3, r0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d001      	beq.n	8006b9a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006b96:	f000 f979 	bl	8006e8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006b9a:	bf00      	nop
 8006b9c:	bd80      	pop	{r7, pc}
 8006b9e:	bf00      	nop
 8006ba0:	20044ab0 	.word	0x20044ab0
 8006ba4:	40004400 	.word	0x40004400

08006ba8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b082      	sub	sp, #8
 8006bac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8006bae:	2300      	movs	r3, #0
 8006bb0:	607b      	str	r3, [r7, #4]
 8006bb2:	4b14      	ldr	r3, [pc, #80]	; (8006c04 <MX_DMA_Init+0x5c>)
 8006bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb6:	4a13      	ldr	r2, [pc, #76]	; (8006c04 <MX_DMA_Init+0x5c>)
 8006bb8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8006bbe:	4b11      	ldr	r3, [pc, #68]	; (8006c04 <MX_DMA_Init+0x5c>)
 8006bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006bc6:	607b      	str	r3, [r7, #4]
 8006bc8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8006bca:	2200      	movs	r2, #0
 8006bcc:	2100      	movs	r1, #0
 8006bce:	203a      	movs	r0, #58	; 0x3a
 8006bd0:	f003 fe1b 	bl	800a80a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8006bd4:	203a      	movs	r0, #58	; 0x3a
 8006bd6:	f003 fe34 	bl	800a842 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8006bda:	2200      	movs	r2, #0
 8006bdc:	2100      	movs	r1, #0
 8006bde:	203b      	movs	r0, #59	; 0x3b
 8006be0:	f003 fe13 	bl	800a80a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8006be4:	203b      	movs	r0, #59	; 0x3b
 8006be6:	f003 fe2c 	bl	800a842 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8006bea:	2200      	movs	r2, #0
 8006bec:	2100      	movs	r1, #0
 8006bee:	2045      	movs	r0, #69	; 0x45
 8006bf0:	f003 fe0b 	bl	800a80a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8006bf4:	2045      	movs	r0, #69	; 0x45
 8006bf6:	f003 fe24 	bl	800a842 <HAL_NVIC_EnableIRQ>

}
 8006bfa:	bf00      	nop
 8006bfc:	3708      	adds	r7, #8
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	40023800 	.word	0x40023800

08006c08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b08c      	sub	sp, #48	; 0x30
 8006c0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c0e:	f107 031c 	add.w	r3, r7, #28
 8006c12:	2200      	movs	r2, #0
 8006c14:	601a      	str	r2, [r3, #0]
 8006c16:	605a      	str	r2, [r3, #4]
 8006c18:	609a      	str	r2, [r3, #8]
 8006c1a:	60da      	str	r2, [r3, #12]
 8006c1c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006c1e:	2300      	movs	r3, #0
 8006c20:	61bb      	str	r3, [r7, #24]
 8006c22:	4b94      	ldr	r3, [pc, #592]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c26:	4a93      	ldr	r2, [pc, #588]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c28:	f043 0310 	orr.w	r3, r3, #16
 8006c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8006c2e:	4b91      	ldr	r3, [pc, #580]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c32:	f003 0310 	and.w	r3, r3, #16
 8006c36:	61bb      	str	r3, [r7, #24]
 8006c38:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	617b      	str	r3, [r7, #20]
 8006c3e:	4b8d      	ldr	r3, [pc, #564]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c42:	4a8c      	ldr	r2, [pc, #560]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c48:	6313      	str	r3, [r2, #48]	; 0x30
 8006c4a:	4b8a      	ldr	r3, [pc, #552]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c52:	617b      	str	r3, [r7, #20]
 8006c54:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006c56:	2300      	movs	r3, #0
 8006c58:	613b      	str	r3, [r7, #16]
 8006c5a:	4b86      	ldr	r3, [pc, #536]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c5e:	4a85      	ldr	r2, [pc, #532]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c60:	f043 0304 	orr.w	r3, r3, #4
 8006c64:	6313      	str	r3, [r2, #48]	; 0x30
 8006c66:	4b83      	ldr	r3, [pc, #524]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c6a:	f003 0304 	and.w	r3, r3, #4
 8006c6e:	613b      	str	r3, [r7, #16]
 8006c70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c72:	2300      	movs	r3, #0
 8006c74:	60fb      	str	r3, [r7, #12]
 8006c76:	4b7f      	ldr	r3, [pc, #508]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c7a:	4a7e      	ldr	r2, [pc, #504]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c7c:	f043 0301 	orr.w	r3, r3, #1
 8006c80:	6313      	str	r3, [r2, #48]	; 0x30
 8006c82:	4b7c      	ldr	r3, [pc, #496]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	60fb      	str	r3, [r7, #12]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006c8e:	2300      	movs	r3, #0
 8006c90:	60bb      	str	r3, [r7, #8]
 8006c92:	4b78      	ldr	r3, [pc, #480]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c96:	4a77      	ldr	r2, [pc, #476]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006c98:	f043 0302 	orr.w	r3, r3, #2
 8006c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8006c9e:	4b75      	ldr	r3, [pc, #468]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ca2:	f003 0302 	and.w	r3, r3, #2
 8006ca6:	60bb      	str	r3, [r7, #8]
 8006ca8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006caa:	2300      	movs	r3, #0
 8006cac:	607b      	str	r3, [r7, #4]
 8006cae:	4b71      	ldr	r3, [pc, #452]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cb2:	4a70      	ldr	r2, [pc, #448]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006cb4:	f043 0308 	orr.w	r3, r3, #8
 8006cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8006cba:	4b6e      	ldr	r3, [pc, #440]	; (8006e74 <MX_GPIO_Init+0x26c>)
 8006cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cbe:	f003 0308 	and.w	r3, r3, #8
 8006cc2:	607b      	str	r3, [r7, #4]
 8006cc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006ccc:	486a      	ldr	r0, [pc, #424]	; (8006e78 <MX_GPIO_Init+0x270>)
 8006cce:	f004 fb31 	bl	800b334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006cd8:	4868      	ldr	r0, [pc, #416]	; (8006e7c <MX_GPIO_Init+0x274>)
 8006cda:	f004 fb2b 	bl	800b334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006ce4:	4866      	ldr	r0, [pc, #408]	; (8006e80 <MX_GPIO_Init+0x278>)
 8006ce6:	f004 fb25 	bl	800b334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006cea:	2200      	movs	r2, #0
 8006cec:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8006cf0:	4864      	ldr	r0, [pc, #400]	; (8006e84 <MX_GPIO_Init+0x27c>)
 8006cf2:	f004 fb1f 	bl	800b334 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006cf6:	2304      	movs	r3, #4
 8006cf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006d02:	f107 031c 	add.w	r3, r7, #28
 8006d06:	4619      	mov	r1, r3
 8006d08:	485b      	ldr	r0, [pc, #364]	; (8006e78 <MX_GPIO_Init+0x270>)
 8006d0a:	f004 f951 	bl	800afb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006d0e:	230f      	movs	r3, #15
 8006d10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006d12:	2303      	movs	r3, #3
 8006d14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d16:	2300      	movs	r3, #0
 8006d18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d1a:	f107 031c 	add.w	r3, r7, #28
 8006d1e:	4619      	mov	r1, r3
 8006d20:	4859      	ldr	r0, [pc, #356]	; (8006e88 <MX_GPIO_Init+0x280>)
 8006d22:	f004 f945 	bl	800afb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006d26:	23e1      	movs	r3, #225	; 0xe1
 8006d28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d32:	f107 031c 	add.w	r3, r7, #28
 8006d36:	4619      	mov	r1, r3
 8006d38:	4852      	ldr	r0, [pc, #328]	; (8006e84 <MX_GPIO_Init+0x27c>)
 8006d3a:	f004 f939 	bl	800afb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006d3e:	2303      	movs	r3, #3
 8006d40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006d42:	2303      	movs	r3, #3
 8006d44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d46:	2300      	movs	r3, #0
 8006d48:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d4a:	f107 031c 	add.w	r3, r7, #28
 8006d4e:	4619      	mov	r1, r3
 8006d50:	484a      	ldr	r0, [pc, #296]	; (8006e7c <MX_GPIO_Init+0x274>)
 8006d52:	f004 f92d 	bl	800afb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006d56:	2304      	movs	r3, #4
 8006d58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d62:	f107 031c 	add.w	r3, r7, #28
 8006d66:	4619      	mov	r1, r3
 8006d68:	4844      	ldr	r0, [pc, #272]	; (8006e7c <MX_GPIO_Init+0x274>)
 8006d6a:	f004 f921 	bl	800afb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8006d6e:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8006d72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006d74:	2300      	movs	r3, #0
 8006d76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006d7c:	f107 031c 	add.w	r3, r7, #28
 8006d80:	4619      	mov	r1, r3
 8006d82:	483d      	ldr	r0, [pc, #244]	; (8006e78 <MX_GPIO_Init+0x270>)
 8006d84:	f004 f914 	bl	800afb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8006d88:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006d8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d92:	2300      	movs	r3, #0
 8006d94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d96:	2300      	movs	r3, #0
 8006d98:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006d9a:	f107 031c 	add.w	r3, r7, #28
 8006d9e:	4619      	mov	r1, r3
 8006da0:	4835      	ldr	r0, [pc, #212]	; (8006e78 <MX_GPIO_Init+0x270>)
 8006da2:	f004 f905 	bl	800afb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006da6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006daa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006dac:	2301      	movs	r3, #1
 8006dae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006db0:	2300      	movs	r3, #0
 8006db2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006db4:	2300      	movs	r3, #0
 8006db6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006db8:	f107 031c 	add.w	r3, r7, #28
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	482f      	ldr	r0, [pc, #188]	; (8006e7c <MX_GPIO_Init+0x274>)
 8006dc0:	f004 f8f6 	bl	800afb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006dc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006dc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006dd2:	f107 031c 	add.w	r3, r7, #28
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	4829      	ldr	r0, [pc, #164]	; (8006e80 <MX_GPIO_Init+0x278>)
 8006dda:	f004 f8e9 	bl	800afb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006dde:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006de2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006de4:	2301      	movs	r3, #1
 8006de6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006de8:	2300      	movs	r3, #0
 8006dea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006dec:	2300      	movs	r3, #0
 8006dee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006df0:	f107 031c 	add.w	r3, r7, #28
 8006df4:	4619      	mov	r1, r3
 8006df6:	4822      	ldr	r0, [pc, #136]	; (8006e80 <MX_GPIO_Init+0x278>)
 8006df8:	f004 f8da 	bl	800afb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006dfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e02:	2301      	movs	r3, #1
 8006e04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e06:	2301      	movs	r3, #1
 8006e08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006e0e:	f107 031c 	add.w	r3, r7, #28
 8006e12:	4619      	mov	r1, r3
 8006e14:	481a      	ldr	r0, [pc, #104]	; (8006e80 <MX_GPIO_Init+0x278>)
 8006e16:	f004 f8cb 	bl	800afb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006e1a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8006e1e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e20:	2301      	movs	r3, #1
 8006e22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e24:	2300      	movs	r3, #0
 8006e26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e2c:	f107 031c 	add.w	r3, r7, #28
 8006e30:	4619      	mov	r1, r3
 8006e32:	4814      	ldr	r0, [pc, #80]	; (8006e84 <MX_GPIO_Init+0x27c>)
 8006e34:	f004 f8bc 	bl	800afb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006e38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e42:	2300      	movs	r3, #0
 8006e44:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e46:	f107 031c 	add.w	r3, r7, #28
 8006e4a:	4619      	mov	r1, r3
 8006e4c:	480d      	ldr	r0, [pc, #52]	; (8006e84 <MX_GPIO_Init+0x27c>)
 8006e4e:	f004 f8af 	bl	800afb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8006e52:	239b      	movs	r3, #155	; 0x9b
 8006e54:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006e56:	2300      	movs	r3, #0
 8006e58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006e5e:	f107 031c 	add.w	r3, r7, #28
 8006e62:	4619      	mov	r1, r3
 8006e64:	4806      	ldr	r0, [pc, #24]	; (8006e80 <MX_GPIO_Init+0x278>)
 8006e66:	f004 f8a3 	bl	800afb0 <HAL_GPIO_Init>

}
 8006e6a:	bf00      	nop
 8006e6c:	3730      	adds	r7, #48	; 0x30
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop
 8006e74:	40023800 	.word	0x40023800
 8006e78:	40021000 	.word	0x40021000
 8006e7c:	40020400 	.word	0x40020400
 8006e80:	40020c00 	.word	0x40020c00
 8006e84:	40020000 	.word	0x40020000
 8006e88:	40020800 	.word	0x40020800

08006e8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006e90:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006e92:	e7fe      	b.n	8006e92 <Error_Handler+0x6>

08006e94 <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 8006e94:	b480      	push	{r7}
 8006e96:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8006e98:	bf00      	nop
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr
	...

08006ea4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b083      	sub	sp, #12
 8006ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006eaa:	2300      	movs	r3, #0
 8006eac:	607b      	str	r3, [r7, #4]
 8006eae:	4b10      	ldr	r3, [pc, #64]	; (8006ef0 <HAL_MspInit+0x4c>)
 8006eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006eb2:	4a0f      	ldr	r2, [pc, #60]	; (8006ef0 <HAL_MspInit+0x4c>)
 8006eb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006eb8:	6453      	str	r3, [r2, #68]	; 0x44
 8006eba:	4b0d      	ldr	r3, [pc, #52]	; (8006ef0 <HAL_MspInit+0x4c>)
 8006ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ebe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ec2:	607b      	str	r3, [r7, #4]
 8006ec4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	603b      	str	r3, [r7, #0]
 8006eca:	4b09      	ldr	r3, [pc, #36]	; (8006ef0 <HAL_MspInit+0x4c>)
 8006ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ece:	4a08      	ldr	r2, [pc, #32]	; (8006ef0 <HAL_MspInit+0x4c>)
 8006ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ed4:	6413      	str	r3, [r2, #64]	; 0x40
 8006ed6:	4b06      	ldr	r3, [pc, #24]	; (8006ef0 <HAL_MspInit+0x4c>)
 8006ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ede:	603b      	str	r3, [r7, #0]
 8006ee0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006ee2:	bf00      	nop
 8006ee4:	370c      	adds	r7, #12
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	40023800 	.word	0x40023800

08006ef4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b08c      	sub	sp, #48	; 0x30
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006efc:	f107 031c 	add.w	r3, r7, #28
 8006f00:	2200      	movs	r2, #0
 8006f02:	601a      	str	r2, [r3, #0]
 8006f04:	605a      	str	r2, [r3, #4]
 8006f06:	609a      	str	r2, [r3, #8]
 8006f08:	60da      	str	r2, [r3, #12]
 8006f0a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a4a      	ldr	r2, [pc, #296]	; (800703c <HAL_ADC_MspInit+0x148>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	f040 808e 	bne.w	8007034 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8006f18:	2300      	movs	r3, #0
 8006f1a:	61bb      	str	r3, [r7, #24]
 8006f1c:	4b48      	ldr	r3, [pc, #288]	; (8007040 <HAL_ADC_MspInit+0x14c>)
 8006f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f20:	4a47      	ldr	r2, [pc, #284]	; (8007040 <HAL_ADC_MspInit+0x14c>)
 8006f22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006f26:	6453      	str	r3, [r2, #68]	; 0x44
 8006f28:	4b45      	ldr	r3, [pc, #276]	; (8007040 <HAL_ADC_MspInit+0x14c>)
 8006f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f30:	61bb      	str	r3, [r7, #24]
 8006f32:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f34:	2300      	movs	r3, #0
 8006f36:	617b      	str	r3, [r7, #20]
 8006f38:	4b41      	ldr	r3, [pc, #260]	; (8007040 <HAL_ADC_MspInit+0x14c>)
 8006f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f3c:	4a40      	ldr	r2, [pc, #256]	; (8007040 <HAL_ADC_MspInit+0x14c>)
 8006f3e:	f043 0304 	orr.w	r3, r3, #4
 8006f42:	6313      	str	r3, [r2, #48]	; 0x30
 8006f44:	4b3e      	ldr	r3, [pc, #248]	; (8007040 <HAL_ADC_MspInit+0x14c>)
 8006f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f48:	f003 0304 	and.w	r3, r3, #4
 8006f4c:	617b      	str	r3, [r7, #20]
 8006f4e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f50:	2300      	movs	r3, #0
 8006f52:	613b      	str	r3, [r7, #16]
 8006f54:	4b3a      	ldr	r3, [pc, #232]	; (8007040 <HAL_ADC_MspInit+0x14c>)
 8006f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f58:	4a39      	ldr	r2, [pc, #228]	; (8007040 <HAL_ADC_MspInit+0x14c>)
 8006f5a:	f043 0301 	orr.w	r3, r3, #1
 8006f5e:	6313      	str	r3, [r2, #48]	; 0x30
 8006f60:	4b37      	ldr	r3, [pc, #220]	; (8007040 <HAL_ADC_MspInit+0x14c>)
 8006f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f64:	f003 0301 	and.w	r3, r3, #1
 8006f68:	613b      	str	r3, [r7, #16]
 8006f6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	60fb      	str	r3, [r7, #12]
 8006f70:	4b33      	ldr	r3, [pc, #204]	; (8007040 <HAL_ADC_MspInit+0x14c>)
 8006f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f74:	4a32      	ldr	r2, [pc, #200]	; (8007040 <HAL_ADC_MspInit+0x14c>)
 8006f76:	f043 0302 	orr.w	r3, r3, #2
 8006f7a:	6313      	str	r3, [r2, #48]	; 0x30
 8006f7c:	4b30      	ldr	r3, [pc, #192]	; (8007040 <HAL_ADC_MspInit+0x14c>)
 8006f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f80:	f003 0302 	and.w	r3, r3, #2
 8006f84:	60fb      	str	r3, [r7, #12]
 8006f86:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006f88:	230f      	movs	r3, #15
 8006f8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006f8c:	2303      	movs	r3, #3
 8006f8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f90:	2300      	movs	r3, #0
 8006f92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f94:	f107 031c 	add.w	r3, r7, #28
 8006f98:	4619      	mov	r1, r3
 8006f9a:	482a      	ldr	r0, [pc, #168]	; (8007044 <HAL_ADC_MspInit+0x150>)
 8006f9c:	f004 f808 	bl	800afb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8006fa0:	23ff      	movs	r3, #255	; 0xff
 8006fa2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006fa4:	2303      	movs	r3, #3
 8006fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fac:	f107 031c 	add.w	r3, r7, #28
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	4825      	ldr	r0, [pc, #148]	; (8007048 <HAL_ADC_MspInit+0x154>)
 8006fb4:	f003 fffc 	bl	800afb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006fb8:	2303      	movs	r3, #3
 8006fba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006fbc:	2303      	movs	r3, #3
 8006fbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006fc4:	f107 031c 	add.w	r3, r7, #28
 8006fc8:	4619      	mov	r1, r3
 8006fca:	4820      	ldr	r0, [pc, #128]	; (800704c <HAL_ADC_MspInit+0x158>)
 8006fcc:	f003 fff0 	bl	800afb0 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8006fd0:	4b1f      	ldr	r3, [pc, #124]	; (8007050 <HAL_ADC_MspInit+0x15c>)
 8006fd2:	4a20      	ldr	r2, [pc, #128]	; (8007054 <HAL_ADC_MspInit+0x160>)
 8006fd4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8006fd6:	4b1e      	ldr	r3, [pc, #120]	; (8007050 <HAL_ADC_MspInit+0x15c>)
 8006fd8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006fdc:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006fde:	4b1c      	ldr	r3, [pc, #112]	; (8007050 <HAL_ADC_MspInit+0x15c>)
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8006fe4:	4b1a      	ldr	r3, [pc, #104]	; (8007050 <HAL_ADC_MspInit+0x15c>)
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8006fea:	4b19      	ldr	r3, [pc, #100]	; (8007050 <HAL_ADC_MspInit+0x15c>)
 8006fec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006ff0:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006ff2:	4b17      	ldr	r3, [pc, #92]	; (8007050 <HAL_ADC_MspInit+0x15c>)
 8006ff4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ff8:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006ffa:	4b15      	ldr	r3, [pc, #84]	; (8007050 <HAL_ADC_MspInit+0x15c>)
 8006ffc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007000:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8007002:	4b13      	ldr	r3, [pc, #76]	; (8007050 <HAL_ADC_MspInit+0x15c>)
 8007004:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007008:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 800700a:	4b11      	ldr	r3, [pc, #68]	; (8007050 <HAL_ADC_MspInit+0x15c>)
 800700c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007010:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007012:	4b0f      	ldr	r3, [pc, #60]	; (8007050 <HAL_ADC_MspInit+0x15c>)
 8007014:	2200      	movs	r2, #0
 8007016:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8007018:	480d      	ldr	r0, [pc, #52]	; (8007050 <HAL_ADC_MspInit+0x15c>)
 800701a:	f003 fc2d 	bl	800a878 <HAL_DMA_Init>
 800701e:	4603      	mov	r3, r0
 8007020:	2b00      	cmp	r3, #0
 8007022:	d001      	beq.n	8007028 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8007024:	f7ff ff32 	bl	8006e8c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a09      	ldr	r2, [pc, #36]	; (8007050 <HAL_ADC_MspInit+0x15c>)
 800702c:	639a      	str	r2, [r3, #56]	; 0x38
 800702e:	4a08      	ldr	r2, [pc, #32]	; (8007050 <HAL_ADC_MspInit+0x15c>)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8007034:	bf00      	nop
 8007036:	3730      	adds	r7, #48	; 0x30
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	40012100 	.word	0x40012100
 8007040:	40023800 	.word	0x40023800
 8007044:	40020800 	.word	0x40020800
 8007048:	40020000 	.word	0x40020000
 800704c:	40020400 	.word	0x40020400
 8007050:	20044af0 	.word	0x20044af0
 8007054:	40026440 	.word	0x40026440

08007058 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b08c      	sub	sp, #48	; 0x30
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007060:	f107 031c 	add.w	r3, r7, #28
 8007064:	2200      	movs	r2, #0
 8007066:	601a      	str	r2, [r3, #0]
 8007068:	605a      	str	r2, [r3, #4]
 800706a:	609a      	str	r2, [r3, #8]
 800706c:	60da      	str	r2, [r3, #12]
 800706e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a32      	ldr	r2, [pc, #200]	; (8007140 <HAL_I2C_MspInit+0xe8>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d12c      	bne.n	80070d4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800707a:	2300      	movs	r3, #0
 800707c:	61bb      	str	r3, [r7, #24]
 800707e:	4b31      	ldr	r3, [pc, #196]	; (8007144 <HAL_I2C_MspInit+0xec>)
 8007080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007082:	4a30      	ldr	r2, [pc, #192]	; (8007144 <HAL_I2C_MspInit+0xec>)
 8007084:	f043 0302 	orr.w	r3, r3, #2
 8007088:	6313      	str	r3, [r2, #48]	; 0x30
 800708a:	4b2e      	ldr	r3, [pc, #184]	; (8007144 <HAL_I2C_MspInit+0xec>)
 800708c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800708e:	f003 0302 	and.w	r3, r3, #2
 8007092:	61bb      	str	r3, [r7, #24]
 8007094:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007096:	23c0      	movs	r3, #192	; 0xc0
 8007098:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800709a:	2312      	movs	r3, #18
 800709c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800709e:	2301      	movs	r3, #1
 80070a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070a2:	2303      	movs	r3, #3
 80070a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80070a6:	2304      	movs	r3, #4
 80070a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070aa:	f107 031c 	add.w	r3, r7, #28
 80070ae:	4619      	mov	r1, r3
 80070b0:	4825      	ldr	r0, [pc, #148]	; (8007148 <HAL_I2C_MspInit+0xf0>)
 80070b2:	f003 ff7d 	bl	800afb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80070b6:	2300      	movs	r3, #0
 80070b8:	617b      	str	r3, [r7, #20]
 80070ba:	4b22      	ldr	r3, [pc, #136]	; (8007144 <HAL_I2C_MspInit+0xec>)
 80070bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070be:	4a21      	ldr	r2, [pc, #132]	; (8007144 <HAL_I2C_MspInit+0xec>)
 80070c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80070c4:	6413      	str	r3, [r2, #64]	; 0x40
 80070c6:	4b1f      	ldr	r3, [pc, #124]	; (8007144 <HAL_I2C_MspInit+0xec>)
 80070c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80070ce:	617b      	str	r3, [r7, #20]
 80070d0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80070d2:	e031      	b.n	8007138 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4a1c      	ldr	r2, [pc, #112]	; (800714c <HAL_I2C_MspInit+0xf4>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d12c      	bne.n	8007138 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80070de:	2300      	movs	r3, #0
 80070e0:	613b      	str	r3, [r7, #16]
 80070e2:	4b18      	ldr	r3, [pc, #96]	; (8007144 <HAL_I2C_MspInit+0xec>)
 80070e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070e6:	4a17      	ldr	r2, [pc, #92]	; (8007144 <HAL_I2C_MspInit+0xec>)
 80070e8:	f043 0302 	orr.w	r3, r3, #2
 80070ec:	6313      	str	r3, [r2, #48]	; 0x30
 80070ee:	4b15      	ldr	r3, [pc, #84]	; (8007144 <HAL_I2C_MspInit+0xec>)
 80070f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070f2:	f003 0302 	and.w	r3, r3, #2
 80070f6:	613b      	str	r3, [r7, #16]
 80070f8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80070fa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80070fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007100:	2312      	movs	r3, #18
 8007102:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007104:	2301      	movs	r3, #1
 8007106:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007108:	2303      	movs	r3, #3
 800710a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800710c:	2304      	movs	r3, #4
 800710e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007110:	f107 031c 	add.w	r3, r7, #28
 8007114:	4619      	mov	r1, r3
 8007116:	480c      	ldr	r0, [pc, #48]	; (8007148 <HAL_I2C_MspInit+0xf0>)
 8007118:	f003 ff4a 	bl	800afb0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800711c:	2300      	movs	r3, #0
 800711e:	60fb      	str	r3, [r7, #12]
 8007120:	4b08      	ldr	r3, [pc, #32]	; (8007144 <HAL_I2C_MspInit+0xec>)
 8007122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007124:	4a07      	ldr	r2, [pc, #28]	; (8007144 <HAL_I2C_MspInit+0xec>)
 8007126:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800712a:	6413      	str	r3, [r2, #64]	; 0x40
 800712c:	4b05      	ldr	r3, [pc, #20]	; (8007144 <HAL_I2C_MspInit+0xec>)
 800712e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007130:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007134:	60fb      	str	r3, [r7, #12]
 8007136:	68fb      	ldr	r3, [r7, #12]
}
 8007138:	bf00      	nop
 800713a:	3730      	adds	r7, #48	; 0x30
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}
 8007140:	40005400 	.word	0x40005400
 8007144:	40023800 	.word	0x40023800
 8007148:	40020400 	.word	0x40020400
 800714c:	40005800 	.word	0x40005800

08007150 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b08a      	sub	sp, #40	; 0x28
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007158:	f107 0314 	add.w	r3, r7, #20
 800715c:	2200      	movs	r2, #0
 800715e:	601a      	str	r2, [r3, #0]
 8007160:	605a      	str	r2, [r3, #4]
 8007162:	609a      	str	r2, [r3, #8]
 8007164:	60da      	str	r2, [r3, #12]
 8007166:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a69      	ldr	r2, [pc, #420]	; (8007314 <HAL_SD_MspInit+0x1c4>)
 800716e:	4293      	cmp	r3, r2
 8007170:	f040 80cb 	bne.w	800730a <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8007174:	2300      	movs	r3, #0
 8007176:	613b      	str	r3, [r7, #16]
 8007178:	4b67      	ldr	r3, [pc, #412]	; (8007318 <HAL_SD_MspInit+0x1c8>)
 800717a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800717c:	4a66      	ldr	r2, [pc, #408]	; (8007318 <HAL_SD_MspInit+0x1c8>)
 800717e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007182:	6453      	str	r3, [r2, #68]	; 0x44
 8007184:	4b64      	ldr	r3, [pc, #400]	; (8007318 <HAL_SD_MspInit+0x1c8>)
 8007186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007188:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800718c:	613b      	str	r3, [r7, #16]
 800718e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007190:	2300      	movs	r3, #0
 8007192:	60fb      	str	r3, [r7, #12]
 8007194:	4b60      	ldr	r3, [pc, #384]	; (8007318 <HAL_SD_MspInit+0x1c8>)
 8007196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007198:	4a5f      	ldr	r2, [pc, #380]	; (8007318 <HAL_SD_MspInit+0x1c8>)
 800719a:	f043 0304 	orr.w	r3, r3, #4
 800719e:	6313      	str	r3, [r2, #48]	; 0x30
 80071a0:	4b5d      	ldr	r3, [pc, #372]	; (8007318 <HAL_SD_MspInit+0x1c8>)
 80071a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071a4:	f003 0304 	and.w	r3, r3, #4
 80071a8:	60fb      	str	r3, [r7, #12]
 80071aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80071ac:	2300      	movs	r3, #0
 80071ae:	60bb      	str	r3, [r7, #8]
 80071b0:	4b59      	ldr	r3, [pc, #356]	; (8007318 <HAL_SD_MspInit+0x1c8>)
 80071b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b4:	4a58      	ldr	r2, [pc, #352]	; (8007318 <HAL_SD_MspInit+0x1c8>)
 80071b6:	f043 0308 	orr.w	r3, r3, #8
 80071ba:	6313      	str	r3, [r2, #48]	; 0x30
 80071bc:	4b56      	ldr	r3, [pc, #344]	; (8007318 <HAL_SD_MspInit+0x1c8>)
 80071be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071c0:	f003 0308 	and.w	r3, r3, #8
 80071c4:	60bb      	str	r3, [r7, #8]
 80071c6:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80071c8:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80071cc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071ce:	2302      	movs	r3, #2
 80071d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071d2:	2300      	movs	r3, #0
 80071d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071d6:	2303      	movs	r3, #3
 80071d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80071da:	230c      	movs	r3, #12
 80071dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80071de:	f107 0314 	add.w	r3, r7, #20
 80071e2:	4619      	mov	r1, r3
 80071e4:	484d      	ldr	r0, [pc, #308]	; (800731c <HAL_SD_MspInit+0x1cc>)
 80071e6:	f003 fee3 	bl	800afb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80071ea:	2304      	movs	r3, #4
 80071ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071ee:	2302      	movs	r3, #2
 80071f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071f2:	2300      	movs	r3, #0
 80071f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071f6:	2303      	movs	r3, #3
 80071f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80071fa:	230c      	movs	r3, #12
 80071fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80071fe:	f107 0314 	add.w	r3, r7, #20
 8007202:	4619      	mov	r1, r3
 8007204:	4846      	ldr	r0, [pc, #280]	; (8007320 <HAL_SD_MspInit+0x1d0>)
 8007206:	f003 fed3 	bl	800afb0 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800720a:	4b46      	ldr	r3, [pc, #280]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 800720c:	4a46      	ldr	r2, [pc, #280]	; (8007328 <HAL_SD_MspInit+0x1d8>)
 800720e:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8007210:	4b44      	ldr	r3, [pc, #272]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 8007212:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007216:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007218:	4b42      	ldr	r3, [pc, #264]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 800721a:	2200      	movs	r2, #0
 800721c:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800721e:	4b41      	ldr	r3, [pc, #260]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 8007220:	2200      	movs	r2, #0
 8007222:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007224:	4b3f      	ldr	r3, [pc, #252]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 8007226:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800722a:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800722c:	4b3d      	ldr	r3, [pc, #244]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 800722e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007232:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007234:	4b3b      	ldr	r3, [pc, #236]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 8007236:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800723a:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800723c:	4b39      	ldr	r3, [pc, #228]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 800723e:	2220      	movs	r2, #32
 8007240:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8007242:	4b38      	ldr	r3, [pc, #224]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 8007244:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8007248:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800724a:	4b36      	ldr	r3, [pc, #216]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 800724c:	2204      	movs	r2, #4
 800724e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8007250:	4b34      	ldr	r3, [pc, #208]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 8007252:	2203      	movs	r2, #3
 8007254:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8007256:	4b33      	ldr	r3, [pc, #204]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 8007258:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800725c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800725e:	4b31      	ldr	r3, [pc, #196]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 8007260:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007264:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8007266:	482f      	ldr	r0, [pc, #188]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 8007268:	f003 fb06 	bl	800a878 <HAL_DMA_Init>
 800726c:	4603      	mov	r3, r0
 800726e:	2b00      	cmp	r3, #0
 8007270:	d001      	beq.n	8007276 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8007272:	f7ff fe0b 	bl	8006e8c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a2a      	ldr	r2, [pc, #168]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 800727a:	641a      	str	r2, [r3, #64]	; 0x40
 800727c:	4a29      	ldr	r2, [pc, #164]	; (8007324 <HAL_SD_MspInit+0x1d4>)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8007282:	4b2a      	ldr	r3, [pc, #168]	; (800732c <HAL_SD_MspInit+0x1dc>)
 8007284:	4a2a      	ldr	r2, [pc, #168]	; (8007330 <HAL_SD_MspInit+0x1e0>)
 8007286:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8007288:	4b28      	ldr	r3, [pc, #160]	; (800732c <HAL_SD_MspInit+0x1dc>)
 800728a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800728e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007290:	4b26      	ldr	r3, [pc, #152]	; (800732c <HAL_SD_MspInit+0x1dc>)
 8007292:	2240      	movs	r2, #64	; 0x40
 8007294:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007296:	4b25      	ldr	r3, [pc, #148]	; (800732c <HAL_SD_MspInit+0x1dc>)
 8007298:	2200      	movs	r2, #0
 800729a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 800729c:	4b23      	ldr	r3, [pc, #140]	; (800732c <HAL_SD_MspInit+0x1dc>)
 800729e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80072a2:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80072a4:	4b21      	ldr	r3, [pc, #132]	; (800732c <HAL_SD_MspInit+0x1dc>)
 80072a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80072aa:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80072ac:	4b1f      	ldr	r3, [pc, #124]	; (800732c <HAL_SD_MspInit+0x1dc>)
 80072ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80072b2:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80072b4:	4b1d      	ldr	r3, [pc, #116]	; (800732c <HAL_SD_MspInit+0x1dc>)
 80072b6:	2220      	movs	r2, #32
 80072b8:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80072ba:	4b1c      	ldr	r3, [pc, #112]	; (800732c <HAL_SD_MspInit+0x1dc>)
 80072bc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80072c0:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80072c2:	4b1a      	ldr	r3, [pc, #104]	; (800732c <HAL_SD_MspInit+0x1dc>)
 80072c4:	2204      	movs	r2, #4
 80072c6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80072c8:	4b18      	ldr	r3, [pc, #96]	; (800732c <HAL_SD_MspInit+0x1dc>)
 80072ca:	2203      	movs	r2, #3
 80072cc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80072ce:	4b17      	ldr	r3, [pc, #92]	; (800732c <HAL_SD_MspInit+0x1dc>)
 80072d0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80072d4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80072d6:	4b15      	ldr	r3, [pc, #84]	; (800732c <HAL_SD_MspInit+0x1dc>)
 80072d8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80072dc:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80072de:	4813      	ldr	r0, [pc, #76]	; (800732c <HAL_SD_MspInit+0x1dc>)
 80072e0:	f003 faca 	bl	800a878 <HAL_DMA_Init>
 80072e4:	4603      	mov	r3, r0
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d001      	beq.n	80072ee <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 80072ea:	f7ff fdcf 	bl	8006e8c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	4a0e      	ldr	r2, [pc, #56]	; (800732c <HAL_SD_MspInit+0x1dc>)
 80072f2:	63da      	str	r2, [r3, #60]	; 0x3c
 80072f4:	4a0d      	ldr	r2, [pc, #52]	; (800732c <HAL_SD_MspInit+0x1dc>)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80072fa:	2200      	movs	r2, #0
 80072fc:	2100      	movs	r1, #0
 80072fe:	2031      	movs	r0, #49	; 0x31
 8007300:	f003 fa83 	bl	800a80a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8007304:	2031      	movs	r0, #49	; 0x31
 8007306:	f003 fa9c 	bl	800a842 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800730a:	bf00      	nop
 800730c:	3728      	adds	r7, #40	; 0x28
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}
 8007312:	bf00      	nop
 8007314:	40012c00 	.word	0x40012c00
 8007318:	40023800 	.word	0x40023800
 800731c:	40020800 	.word	0x40020800
 8007320:	40020c00 	.word	0x40020c00
 8007324:	20044618 	.word	0x20044618
 8007328:	40026458 	.word	0x40026458
 800732c:	2004494c 	.word	0x2004494c
 8007330:	400264a0 	.word	0x400264a0

08007334 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b08a      	sub	sp, #40	; 0x28
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800733c:	f107 0314 	add.w	r3, r7, #20
 8007340:	2200      	movs	r2, #0
 8007342:	601a      	str	r2, [r3, #0]
 8007344:	605a      	str	r2, [r3, #4]
 8007346:	609a      	str	r2, [r3, #8]
 8007348:	60da      	str	r2, [r3, #12]
 800734a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a19      	ldr	r2, [pc, #100]	; (80073b8 <HAL_SPI_MspInit+0x84>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d12c      	bne.n	80073b0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007356:	2300      	movs	r3, #0
 8007358:	613b      	str	r3, [r7, #16]
 800735a:	4b18      	ldr	r3, [pc, #96]	; (80073bc <HAL_SPI_MspInit+0x88>)
 800735c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800735e:	4a17      	ldr	r2, [pc, #92]	; (80073bc <HAL_SPI_MspInit+0x88>)
 8007360:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007364:	6413      	str	r3, [r2, #64]	; 0x40
 8007366:	4b15      	ldr	r3, [pc, #84]	; (80073bc <HAL_SPI_MspInit+0x88>)
 8007368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800736a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800736e:	613b      	str	r3, [r7, #16]
 8007370:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007372:	2300      	movs	r3, #0
 8007374:	60fb      	str	r3, [r7, #12]
 8007376:	4b11      	ldr	r3, [pc, #68]	; (80073bc <HAL_SPI_MspInit+0x88>)
 8007378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800737a:	4a10      	ldr	r2, [pc, #64]	; (80073bc <HAL_SPI_MspInit+0x88>)
 800737c:	f043 0302 	orr.w	r3, r3, #2
 8007380:	6313      	str	r3, [r2, #48]	; 0x30
 8007382:	4b0e      	ldr	r3, [pc, #56]	; (80073bc <HAL_SPI_MspInit+0x88>)
 8007384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007386:	f003 0302 	and.w	r3, r3, #2
 800738a:	60fb      	str	r3, [r7, #12]
 800738c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800738e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8007392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007394:	2302      	movs	r3, #2
 8007396:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007398:	2300      	movs	r3, #0
 800739a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800739c:	2303      	movs	r3, #3
 800739e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80073a0:	2305      	movs	r3, #5
 80073a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80073a4:	f107 0314 	add.w	r3, r7, #20
 80073a8:	4619      	mov	r1, r3
 80073aa:	4805      	ldr	r0, [pc, #20]	; (80073c0 <HAL_SPI_MspInit+0x8c>)
 80073ac:	f003 fe00 	bl	800afb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80073b0:	bf00      	nop
 80073b2:	3728      	adds	r7, #40	; 0x28
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}
 80073b8:	40003800 	.word	0x40003800
 80073bc:	40023800 	.word	0x40023800
 80073c0:	40020400 	.word	0x40020400

080073c4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b08c      	sub	sp, #48	; 0x30
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073cc:	f107 031c 	add.w	r3, r7, #28
 80073d0:	2200      	movs	r2, #0
 80073d2:	601a      	str	r2, [r3, #0]
 80073d4:	605a      	str	r2, [r3, #4]
 80073d6:	609a      	str	r2, [r3, #8]
 80073d8:	60da      	str	r2, [r3, #12]
 80073da:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a2d      	ldr	r2, [pc, #180]	; (8007498 <HAL_TIM_PWM_MspInit+0xd4>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d12d      	bne.n	8007442 <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80073e6:	2300      	movs	r3, #0
 80073e8:	61bb      	str	r3, [r7, #24]
 80073ea:	4b2c      	ldr	r3, [pc, #176]	; (800749c <HAL_TIM_PWM_MspInit+0xd8>)
 80073ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073ee:	4a2b      	ldr	r2, [pc, #172]	; (800749c <HAL_TIM_PWM_MspInit+0xd8>)
 80073f0:	f043 0301 	orr.w	r3, r3, #1
 80073f4:	6453      	str	r3, [r2, #68]	; 0x44
 80073f6:	4b29      	ldr	r3, [pc, #164]	; (800749c <HAL_TIM_PWM_MspInit+0xd8>)
 80073f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073fa:	f003 0301 	and.w	r3, r3, #1
 80073fe:	61bb      	str	r3, [r7, #24]
 8007400:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007402:	2300      	movs	r3, #0
 8007404:	617b      	str	r3, [r7, #20]
 8007406:	4b25      	ldr	r3, [pc, #148]	; (800749c <HAL_TIM_PWM_MspInit+0xd8>)
 8007408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800740a:	4a24      	ldr	r2, [pc, #144]	; (800749c <HAL_TIM_PWM_MspInit+0xd8>)
 800740c:	f043 0310 	orr.w	r3, r3, #16
 8007410:	6313      	str	r3, [r2, #48]	; 0x30
 8007412:	4b22      	ldr	r3, [pc, #136]	; (800749c <HAL_TIM_PWM_MspInit+0xd8>)
 8007414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007416:	f003 0310 	and.w	r3, r3, #16
 800741a:	617b      	str	r3, [r7, #20]
 800741c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800741e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8007422:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007424:	2302      	movs	r3, #2
 8007426:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007428:	2300      	movs	r3, #0
 800742a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800742c:	2300      	movs	r3, #0
 800742e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007430:	2301      	movs	r3, #1
 8007432:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007434:	f107 031c 	add.w	r3, r7, #28
 8007438:	4619      	mov	r1, r3
 800743a:	4819      	ldr	r0, [pc, #100]	; (80074a0 <HAL_TIM_PWM_MspInit+0xdc>)
 800743c:	f003 fdb8 	bl	800afb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8007440:	e026      	b.n	8007490 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a17      	ldr	r2, [pc, #92]	; (80074a4 <HAL_TIM_PWM_MspInit+0xe0>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d10e      	bne.n	800746a <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800744c:	2300      	movs	r3, #0
 800744e:	613b      	str	r3, [r7, #16]
 8007450:	4b12      	ldr	r3, [pc, #72]	; (800749c <HAL_TIM_PWM_MspInit+0xd8>)
 8007452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007454:	4a11      	ldr	r2, [pc, #68]	; (800749c <HAL_TIM_PWM_MspInit+0xd8>)
 8007456:	f043 0302 	orr.w	r3, r3, #2
 800745a:	6413      	str	r3, [r2, #64]	; 0x40
 800745c:	4b0f      	ldr	r3, [pc, #60]	; (800749c <HAL_TIM_PWM_MspInit+0xd8>)
 800745e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007460:	f003 0302 	and.w	r3, r3, #2
 8007464:	613b      	str	r3, [r7, #16]
 8007466:	693b      	ldr	r3, [r7, #16]
}
 8007468:	e012      	b.n	8007490 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a0e      	ldr	r2, [pc, #56]	; (80074a8 <HAL_TIM_PWM_MspInit+0xe4>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d10d      	bne.n	8007490 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007474:	2300      	movs	r3, #0
 8007476:	60fb      	str	r3, [r7, #12]
 8007478:	4b08      	ldr	r3, [pc, #32]	; (800749c <HAL_TIM_PWM_MspInit+0xd8>)
 800747a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800747c:	4a07      	ldr	r2, [pc, #28]	; (800749c <HAL_TIM_PWM_MspInit+0xd8>)
 800747e:	f043 0304 	orr.w	r3, r3, #4
 8007482:	6413      	str	r3, [r2, #64]	; 0x40
 8007484:	4b05      	ldr	r3, [pc, #20]	; (800749c <HAL_TIM_PWM_MspInit+0xd8>)
 8007486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007488:	f003 0304 	and.w	r3, r3, #4
 800748c:	60fb      	str	r3, [r7, #12]
 800748e:	68fb      	ldr	r3, [r7, #12]
}
 8007490:	bf00      	nop
 8007492:	3730      	adds	r7, #48	; 0x30
 8007494:	46bd      	mov	sp, r7
 8007496:	bd80      	pop	{r7, pc}
 8007498:	40010000 	.word	0x40010000
 800749c:	40023800 	.word	0x40023800
 80074a0:	40021000 	.word	0x40021000
 80074a4:	40000400 	.word	0x40000400
 80074a8:	40000800 	.word	0x40000800

080074ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b088      	sub	sp, #32
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a3e      	ldr	r2, [pc, #248]	; (80075b4 <HAL_TIM_Base_MspInit+0x108>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d116      	bne.n	80074ec <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80074be:	2300      	movs	r3, #0
 80074c0:	61fb      	str	r3, [r7, #28]
 80074c2:	4b3d      	ldr	r3, [pc, #244]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 80074c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074c6:	4a3c      	ldr	r2, [pc, #240]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 80074c8:	f043 0310 	orr.w	r3, r3, #16
 80074cc:	6413      	str	r3, [r2, #64]	; 0x40
 80074ce:	4b3a      	ldr	r3, [pc, #232]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 80074d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d2:	f003 0310 	and.w	r3, r3, #16
 80074d6:	61fb      	str	r3, [r7, #28]
 80074d8:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80074da:	2200      	movs	r2, #0
 80074dc:	2101      	movs	r1, #1
 80074de:	2036      	movs	r0, #54	; 0x36
 80074e0:	f003 f993 	bl	800a80a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80074e4:	2036      	movs	r0, #54	; 0x36
 80074e6:	f003 f9ac 	bl	800a842 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80074ea:	e05e      	b.n	80075aa <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a32      	ldr	r2, [pc, #200]	; (80075bc <HAL_TIM_Base_MspInit+0x110>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d116      	bne.n	8007524 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80074f6:	2300      	movs	r3, #0
 80074f8:	61bb      	str	r3, [r7, #24]
 80074fa:	4b2f      	ldr	r3, [pc, #188]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 80074fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074fe:	4a2e      	ldr	r2, [pc, #184]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 8007500:	f043 0320 	orr.w	r3, r3, #32
 8007504:	6413      	str	r3, [r2, #64]	; 0x40
 8007506:	4b2c      	ldr	r3, [pc, #176]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 8007508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750a:	f003 0320 	and.w	r3, r3, #32
 800750e:	61bb      	str	r3, [r7, #24]
 8007510:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8007512:	2200      	movs	r2, #0
 8007514:	2100      	movs	r1, #0
 8007516:	2037      	movs	r0, #55	; 0x37
 8007518:	f003 f977 	bl	800a80a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800751c:	2037      	movs	r0, #55	; 0x37
 800751e:	f003 f990 	bl	800a842 <HAL_NVIC_EnableIRQ>
}
 8007522:	e042      	b.n	80075aa <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a25      	ldr	r2, [pc, #148]	; (80075c0 <HAL_TIM_Base_MspInit+0x114>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d10e      	bne.n	800754c <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800752e:	2300      	movs	r3, #0
 8007530:	617b      	str	r3, [r7, #20]
 8007532:	4b21      	ldr	r3, [pc, #132]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 8007534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007536:	4a20      	ldr	r2, [pc, #128]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 8007538:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800753c:	6453      	str	r3, [r2, #68]	; 0x44
 800753e:	4b1e      	ldr	r3, [pc, #120]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 8007540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007546:	617b      	str	r3, [r7, #20]
 8007548:	697b      	ldr	r3, [r7, #20]
}
 800754a:	e02e      	b.n	80075aa <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a1c      	ldr	r2, [pc, #112]	; (80075c4 <HAL_TIM_Base_MspInit+0x118>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d10e      	bne.n	8007574 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8007556:	2300      	movs	r3, #0
 8007558:	613b      	str	r3, [r7, #16]
 800755a:	4b17      	ldr	r3, [pc, #92]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 800755c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800755e:	4a16      	ldr	r2, [pc, #88]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 8007560:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007564:	6453      	str	r3, [r2, #68]	; 0x44
 8007566:	4b14      	ldr	r3, [pc, #80]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 8007568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800756a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800756e:	613b      	str	r3, [r7, #16]
 8007570:	693b      	ldr	r3, [r7, #16]
}
 8007572:	e01a      	b.n	80075aa <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a13      	ldr	r2, [pc, #76]	; (80075c8 <HAL_TIM_Base_MspInit+0x11c>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d115      	bne.n	80075aa <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800757e:	2300      	movs	r3, #0
 8007580:	60fb      	str	r3, [r7, #12]
 8007582:	4b0d      	ldr	r3, [pc, #52]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 8007584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007586:	4a0c      	ldr	r2, [pc, #48]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 8007588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800758c:	6413      	str	r3, [r2, #64]	; 0x40
 800758e:	4b0a      	ldr	r3, [pc, #40]	; (80075b8 <HAL_TIM_Base_MspInit+0x10c>)
 8007590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007596:	60fb      	str	r3, [r7, #12]
 8007598:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800759a:	2200      	movs	r2, #0
 800759c:	2100      	movs	r1, #0
 800759e:	202c      	movs	r0, #44	; 0x2c
 80075a0:	f003 f933 	bl	800a80a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80075a4:	202c      	movs	r0, #44	; 0x2c
 80075a6:	f003 f94c 	bl	800a842 <HAL_NVIC_EnableIRQ>
}
 80075aa:	bf00      	nop
 80075ac:	3720      	adds	r7, #32
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	40001000 	.word	0x40001000
 80075b8:	40023800 	.word	0x40023800
 80075bc:	40001400 	.word	0x40001400
 80075c0:	40014400 	.word	0x40014400
 80075c4:	40014800 	.word	0x40014800
 80075c8:	40001c00 	.word	0x40001c00

080075cc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b08a      	sub	sp, #40	; 0x28
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075d4:	f107 0314 	add.w	r3, r7, #20
 80075d8:	2200      	movs	r2, #0
 80075da:	601a      	str	r2, [r3, #0]
 80075dc:	605a      	str	r2, [r3, #4]
 80075de:	609a      	str	r2, [r3, #8]
 80075e0:	60da      	str	r2, [r3, #12]
 80075e2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a1d      	ldr	r2, [pc, #116]	; (8007660 <HAL_TIM_Encoder_MspInit+0x94>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d133      	bne.n	8007656 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80075ee:	2300      	movs	r3, #0
 80075f0:	613b      	str	r3, [r7, #16]
 80075f2:	4b1c      	ldr	r3, [pc, #112]	; (8007664 <HAL_TIM_Encoder_MspInit+0x98>)
 80075f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075f6:	4a1b      	ldr	r2, [pc, #108]	; (8007664 <HAL_TIM_Encoder_MspInit+0x98>)
 80075f8:	f043 0302 	orr.w	r3, r3, #2
 80075fc:	6453      	str	r3, [r2, #68]	; 0x44
 80075fe:	4b19      	ldr	r3, [pc, #100]	; (8007664 <HAL_TIM_Encoder_MspInit+0x98>)
 8007600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007602:	f003 0302 	and.w	r3, r3, #2
 8007606:	613b      	str	r3, [r7, #16]
 8007608:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800760a:	2300      	movs	r3, #0
 800760c:	60fb      	str	r3, [r7, #12]
 800760e:	4b15      	ldr	r3, [pc, #84]	; (8007664 <HAL_TIM_Encoder_MspInit+0x98>)
 8007610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007612:	4a14      	ldr	r2, [pc, #80]	; (8007664 <HAL_TIM_Encoder_MspInit+0x98>)
 8007614:	f043 0304 	orr.w	r3, r3, #4
 8007618:	6313      	str	r3, [r2, #48]	; 0x30
 800761a:	4b12      	ldr	r3, [pc, #72]	; (8007664 <HAL_TIM_Encoder_MspInit+0x98>)
 800761c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800761e:	f003 0304 	and.w	r3, r3, #4
 8007622:	60fb      	str	r3, [r7, #12]
 8007624:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007626:	23c0      	movs	r3, #192	; 0xc0
 8007628:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800762a:	2302      	movs	r3, #2
 800762c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800762e:	2300      	movs	r3, #0
 8007630:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007632:	2300      	movs	r3, #0
 8007634:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8007636:	2303      	movs	r3, #3
 8007638:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800763a:	f107 0314 	add.w	r3, r7, #20
 800763e:	4619      	mov	r1, r3
 8007640:	4809      	ldr	r0, [pc, #36]	; (8007668 <HAL_TIM_Encoder_MspInit+0x9c>)
 8007642:	f003 fcb5 	bl	800afb0 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8007646:	2200      	movs	r2, #0
 8007648:	2100      	movs	r1, #0
 800764a:	202c      	movs	r0, #44	; 0x2c
 800764c:	f003 f8dd 	bl	800a80a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8007650:	202c      	movs	r0, #44	; 0x2c
 8007652:	f003 f8f6 	bl	800a842 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8007656:	bf00      	nop
 8007658:	3728      	adds	r7, #40	; 0x28
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	40010400 	.word	0x40010400
 8007664:	40023800 	.word	0x40023800
 8007668:	40020800 	.word	0x40020800

0800766c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b08c      	sub	sp, #48	; 0x30
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007674:	f107 031c 	add.w	r3, r7, #28
 8007678:	2200      	movs	r2, #0
 800767a:	601a      	str	r2, [r3, #0]
 800767c:	605a      	str	r2, [r3, #4]
 800767e:	609a      	str	r2, [r3, #8]
 8007680:	60da      	str	r2, [r3, #12]
 8007682:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a5c      	ldr	r2, [pc, #368]	; (80077fc <HAL_TIM_MspPostInit+0x190>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d11f      	bne.n	80076ce <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800768e:	2300      	movs	r3, #0
 8007690:	61bb      	str	r3, [r7, #24]
 8007692:	4b5b      	ldr	r3, [pc, #364]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 8007694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007696:	4a5a      	ldr	r2, [pc, #360]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 8007698:	f043 0310 	orr.w	r3, r3, #16
 800769c:	6313      	str	r3, [r2, #48]	; 0x30
 800769e:	4b58      	ldr	r3, [pc, #352]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 80076a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076a2:	f003 0310 	and.w	r3, r3, #16
 80076a6:	61bb      	str	r3, [r7, #24]
 80076a8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80076aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80076ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076b0:	2302      	movs	r3, #2
 80076b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076b4:	2300      	movs	r3, #0
 80076b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076b8:	2300      	movs	r3, #0
 80076ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80076bc:	2301      	movs	r3, #1
 80076be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80076c0:	f107 031c 	add.w	r3, r7, #28
 80076c4:	4619      	mov	r1, r3
 80076c6:	484f      	ldr	r0, [pc, #316]	; (8007804 <HAL_TIM_MspPostInit+0x198>)
 80076c8:	f003 fc72 	bl	800afb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 80076cc:	e091      	b.n	80077f2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a4d      	ldr	r2, [pc, #308]	; (8007808 <HAL_TIM_MspPostInit+0x19c>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d11e      	bne.n	8007716 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80076d8:	2300      	movs	r3, #0
 80076da:	617b      	str	r3, [r7, #20]
 80076dc:	4b48      	ldr	r3, [pc, #288]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 80076de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076e0:	4a47      	ldr	r2, [pc, #284]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 80076e2:	f043 0302 	orr.w	r3, r3, #2
 80076e6:	6313      	str	r3, [r2, #48]	; 0x30
 80076e8:	4b45      	ldr	r3, [pc, #276]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 80076ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ec:	f003 0302 	and.w	r3, r3, #2
 80076f0:	617b      	str	r3, [r7, #20]
 80076f2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80076f4:	2330      	movs	r3, #48	; 0x30
 80076f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076f8:	2302      	movs	r3, #2
 80076fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076fc:	2300      	movs	r3, #0
 80076fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007700:	2300      	movs	r3, #0
 8007702:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007704:	2302      	movs	r3, #2
 8007706:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007708:	f107 031c 	add.w	r3, r7, #28
 800770c:	4619      	mov	r1, r3
 800770e:	483f      	ldr	r0, [pc, #252]	; (800780c <HAL_TIM_MspPostInit+0x1a0>)
 8007710:	f003 fc4e 	bl	800afb0 <HAL_GPIO_Init>
}
 8007714:	e06d      	b.n	80077f2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a3d      	ldr	r2, [pc, #244]	; (8007810 <HAL_TIM_MspPostInit+0x1a4>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d11f      	bne.n	8007760 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007720:	2300      	movs	r3, #0
 8007722:	613b      	str	r3, [r7, #16]
 8007724:	4b36      	ldr	r3, [pc, #216]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 8007726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007728:	4a35      	ldr	r2, [pc, #212]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 800772a:	f043 0308 	orr.w	r3, r3, #8
 800772e:	6313      	str	r3, [r2, #48]	; 0x30
 8007730:	4b33      	ldr	r3, [pc, #204]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 8007732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007734:	f003 0308 	and.w	r3, r3, #8
 8007738:	613b      	str	r3, [r7, #16]
 800773a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800773c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8007740:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007742:	2302      	movs	r3, #2
 8007744:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007746:	2300      	movs	r3, #0
 8007748:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800774a:	2300      	movs	r3, #0
 800774c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800774e:	2302      	movs	r3, #2
 8007750:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007752:	f107 031c 	add.w	r3, r7, #28
 8007756:	4619      	mov	r1, r3
 8007758:	482e      	ldr	r0, [pc, #184]	; (8007814 <HAL_TIM_MspPostInit+0x1a8>)
 800775a:	f003 fc29 	bl	800afb0 <HAL_GPIO_Init>
}
 800775e:	e048      	b.n	80077f2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a2c      	ldr	r2, [pc, #176]	; (8007818 <HAL_TIM_MspPostInit+0x1ac>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d11f      	bne.n	80077aa <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800776a:	2300      	movs	r3, #0
 800776c:	60fb      	str	r3, [r7, #12]
 800776e:	4b24      	ldr	r3, [pc, #144]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 8007770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007772:	4a23      	ldr	r2, [pc, #140]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 8007774:	f043 0302 	orr.w	r3, r3, #2
 8007778:	6313      	str	r3, [r2, #48]	; 0x30
 800777a:	4b21      	ldr	r3, [pc, #132]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 800777c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800777e:	f003 0302 	and.w	r3, r3, #2
 8007782:	60fb      	str	r3, [r7, #12]
 8007784:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007786:	f44f 7380 	mov.w	r3, #256	; 0x100
 800778a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800778c:	2302      	movs	r3, #2
 800778e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007790:	2300      	movs	r3, #0
 8007792:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007794:	2300      	movs	r3, #0
 8007796:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8007798:	2303      	movs	r3, #3
 800779a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800779c:	f107 031c 	add.w	r3, r7, #28
 80077a0:	4619      	mov	r1, r3
 80077a2:	481a      	ldr	r0, [pc, #104]	; (800780c <HAL_TIM_MspPostInit+0x1a0>)
 80077a4:	f003 fc04 	bl	800afb0 <HAL_GPIO_Init>
}
 80077a8:	e023      	b.n	80077f2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a1b      	ldr	r2, [pc, #108]	; (800781c <HAL_TIM_MspPostInit+0x1b0>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d11e      	bne.n	80077f2 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80077b4:	2300      	movs	r3, #0
 80077b6:	60bb      	str	r3, [r7, #8]
 80077b8:	4b11      	ldr	r3, [pc, #68]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 80077ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077bc:	4a10      	ldr	r2, [pc, #64]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 80077be:	f043 0302 	orr.w	r3, r3, #2
 80077c2:	6313      	str	r3, [r2, #48]	; 0x30
 80077c4:	4b0e      	ldr	r3, [pc, #56]	; (8007800 <HAL_TIM_MspPostInit+0x194>)
 80077c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077c8:	f003 0302 	and.w	r3, r3, #2
 80077cc:	60bb      	str	r3, [r7, #8]
 80077ce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80077d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80077d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077d6:	2302      	movs	r3, #2
 80077d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077da:	2300      	movs	r3, #0
 80077dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077de:	2300      	movs	r3, #0
 80077e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80077e2:	2303      	movs	r3, #3
 80077e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80077e6:	f107 031c 	add.w	r3, r7, #28
 80077ea:	4619      	mov	r1, r3
 80077ec:	4807      	ldr	r0, [pc, #28]	; (800780c <HAL_TIM_MspPostInit+0x1a0>)
 80077ee:	f003 fbdf 	bl	800afb0 <HAL_GPIO_Init>
}
 80077f2:	bf00      	nop
 80077f4:	3730      	adds	r7, #48	; 0x30
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}
 80077fa:	bf00      	nop
 80077fc:	40010000 	.word	0x40010000
 8007800:	40023800 	.word	0x40023800
 8007804:	40021000 	.word	0x40021000
 8007808:	40000400 	.word	0x40000400
 800780c:	40020400 	.word	0x40020400
 8007810:	40000800 	.word	0x40000800
 8007814:	40020c00 	.word	0x40020c00
 8007818:	40014400 	.word	0x40014400
 800781c:	40014800 	.word	0x40014800

08007820 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b08a      	sub	sp, #40	; 0x28
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007828:	f107 0314 	add.w	r3, r7, #20
 800782c:	2200      	movs	r2, #0
 800782e:	601a      	str	r2, [r3, #0]
 8007830:	605a      	str	r2, [r3, #4]
 8007832:	609a      	str	r2, [r3, #8]
 8007834:	60da      	str	r2, [r3, #12]
 8007836:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a19      	ldr	r2, [pc, #100]	; (80078a4 <HAL_UART_MspInit+0x84>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d12b      	bne.n	800789a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8007842:	2300      	movs	r3, #0
 8007844:	613b      	str	r3, [r7, #16]
 8007846:	4b18      	ldr	r3, [pc, #96]	; (80078a8 <HAL_UART_MspInit+0x88>)
 8007848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800784a:	4a17      	ldr	r2, [pc, #92]	; (80078a8 <HAL_UART_MspInit+0x88>)
 800784c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007850:	6413      	str	r3, [r2, #64]	; 0x40
 8007852:	4b15      	ldr	r3, [pc, #84]	; (80078a8 <HAL_UART_MspInit+0x88>)
 8007854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800785a:	613b      	str	r3, [r7, #16]
 800785c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800785e:	2300      	movs	r3, #0
 8007860:	60fb      	str	r3, [r7, #12]
 8007862:	4b11      	ldr	r3, [pc, #68]	; (80078a8 <HAL_UART_MspInit+0x88>)
 8007864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007866:	4a10      	ldr	r2, [pc, #64]	; (80078a8 <HAL_UART_MspInit+0x88>)
 8007868:	f043 0308 	orr.w	r3, r3, #8
 800786c:	6313      	str	r3, [r2, #48]	; 0x30
 800786e:	4b0e      	ldr	r3, [pc, #56]	; (80078a8 <HAL_UART_MspInit+0x88>)
 8007870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007872:	f003 0308 	and.w	r3, r3, #8
 8007876:	60fb      	str	r3, [r7, #12]
 8007878:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800787a:	2360      	movs	r3, #96	; 0x60
 800787c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800787e:	2302      	movs	r3, #2
 8007880:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007882:	2300      	movs	r3, #0
 8007884:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007886:	2303      	movs	r3, #3
 8007888:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800788a:	2307      	movs	r3, #7
 800788c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800788e:	f107 0314 	add.w	r3, r7, #20
 8007892:	4619      	mov	r1, r3
 8007894:	4805      	ldr	r0, [pc, #20]	; (80078ac <HAL_UART_MspInit+0x8c>)
 8007896:	f003 fb8b 	bl	800afb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800789a:	bf00      	nop
 800789c:	3728      	adds	r7, #40	; 0x28
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	40004400 	.word	0x40004400
 80078a8:	40023800 	.word	0x40023800
 80078ac:	40020c00 	.word	0x40020c00

080078b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80078b0:	b480      	push	{r7}
 80078b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80078b4:	e7fe      	b.n	80078b4 <NMI_Handler+0x4>

080078b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80078b6:	b480      	push	{r7}
 80078b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80078ba:	e7fe      	b.n	80078ba <HardFault_Handler+0x4>

080078bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80078bc:	b480      	push	{r7}
 80078be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80078c0:	e7fe      	b.n	80078c0 <MemManage_Handler+0x4>

080078c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80078c2:	b480      	push	{r7}
 80078c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80078c6:	e7fe      	b.n	80078c6 <BusFault_Handler+0x4>

080078c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80078c8:	b480      	push	{r7}
 80078ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80078cc:	e7fe      	b.n	80078cc <UsageFault_Handler+0x4>

080078ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80078ce:	b480      	push	{r7}
 80078d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80078d2:	bf00      	nop
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr

080078dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80078dc:	b480      	push	{r7}
 80078de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80078e0:	bf00      	nop
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr

080078ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80078ea:	b480      	push	{r7}
 80078ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80078ee:	bf00      	nop
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr

080078f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80078fc:	f002 fa64 	bl	8009dc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007900:	bf00      	nop
 8007902:	bd80      	pop	{r7, pc}

08007904 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8007908:	4803      	ldr	r0, [pc, #12]	; (8007918 <TIM8_UP_TIM13_IRQHandler+0x14>)
 800790a:	f007 fd34 	bl	800f376 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 800790e:	4803      	ldr	r0, [pc, #12]	; (800791c <TIM8_UP_TIM13_IRQHandler+0x18>)
 8007910:	f007 fd31 	bl	800f376 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8007914:	bf00      	nop
 8007916:	bd80      	pop	{r7, pc}
 8007918:	200446d0 	.word	0x200446d0
 800791c:	200448cc 	.word	0x200448cc

08007920 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8007924:	4802      	ldr	r0, [pc, #8]	; (8007930 <SDIO_IRQHandler+0x10>)
 8007926:	f005 fdcd 	bl	800d4c4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800792a:	bf00      	nop
 800792c:	bd80      	pop	{r7, pc}
 800792e:	bf00      	nop
 8007930:	20044a2c 	.word	0x20044a2c

08007934 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007938:	4802      	ldr	r0, [pc, #8]	; (8007944 <TIM6_DAC_IRQHandler+0x10>)
 800793a:	f007 fd1c 	bl	800f376 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800793e:	bf00      	nop
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	200449ac 	.word	0x200449ac

08007948 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800794c:	4802      	ldr	r0, [pc, #8]	; (8007958 <TIM7_IRQHandler+0x10>)
 800794e:	f007 fd12 	bl	800f376 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8007952:	bf00      	nop
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	20044b50 	.word	0x20044b50

0800795c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8007960:	4802      	ldr	r0, [pc, #8]	; (800796c <DMA2_Stream2_IRQHandler+0x10>)
 8007962:	f003 f8b1 	bl	800aac8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8007966:	bf00      	nop
 8007968:	bd80      	pop	{r7, pc}
 800796a:	bf00      	nop
 800796c:	20044af0 	.word	0x20044af0

08007970 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8007974:	4802      	ldr	r0, [pc, #8]	; (8007980 <DMA2_Stream3_IRQHandler+0x10>)
 8007976:	f003 f8a7 	bl	800aac8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800797a:	bf00      	nop
 800797c:	bd80      	pop	{r7, pc}
 800797e:	bf00      	nop
 8007980:	20044618 	.word	0x20044618

08007984 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8007988:	4802      	ldr	r0, [pc, #8]	; (8007994 <DMA2_Stream6_IRQHandler+0x10>)
 800798a:	f003 f89d 	bl	800aac8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800798e:	bf00      	nop
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	2004494c 	.word	0x2004494c

08007998 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b086      	sub	sp, #24
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80079a0:	4a14      	ldr	r2, [pc, #80]	; (80079f4 <_sbrk+0x5c>)
 80079a2:	4b15      	ldr	r3, [pc, #84]	; (80079f8 <_sbrk+0x60>)
 80079a4:	1ad3      	subs	r3, r2, r3
 80079a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80079ac:	4b13      	ldr	r3, [pc, #76]	; (80079fc <_sbrk+0x64>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d102      	bne.n	80079ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80079b4:	4b11      	ldr	r3, [pc, #68]	; (80079fc <_sbrk+0x64>)
 80079b6:	4a12      	ldr	r2, [pc, #72]	; (8007a00 <_sbrk+0x68>)
 80079b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80079ba:	4b10      	ldr	r3, [pc, #64]	; (80079fc <_sbrk+0x64>)
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4413      	add	r3, r2
 80079c2:	693a      	ldr	r2, [r7, #16]
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d207      	bcs.n	80079d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80079c8:	f00d ff68 	bl	801589c <__errno>
 80079cc:	4602      	mov	r2, r0
 80079ce:	230c      	movs	r3, #12
 80079d0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80079d2:	f04f 33ff 	mov.w	r3, #4294967295
 80079d6:	e009      	b.n	80079ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80079d8:	4b08      	ldr	r3, [pc, #32]	; (80079fc <_sbrk+0x64>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80079de:	4b07      	ldr	r3, [pc, #28]	; (80079fc <_sbrk+0x64>)
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	4413      	add	r3, r2
 80079e6:	4a05      	ldr	r2, [pc, #20]	; (80079fc <_sbrk+0x64>)
 80079e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80079ea:	68fb      	ldr	r3, [r7, #12]
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3718      	adds	r7, #24
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}
 80079f4:	20050000 	.word	0x20050000
 80079f8:	00000800 	.word	0x00000800
 80079fc:	200002bc 	.word	0x200002bc
 8007a00:	20046ca0 	.word	0x20046ca0

08007a04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007a04:	b480      	push	{r7}
 8007a06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007a08:	4b08      	ldr	r3, [pc, #32]	; (8007a2c <SystemInit+0x28>)
 8007a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a0e:	4a07      	ldr	r2, [pc, #28]	; (8007a2c <SystemInit+0x28>)
 8007a10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007a14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007a18:	4b04      	ldr	r3, [pc, #16]	; (8007a2c <SystemInit+0x28>)
 8007a1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007a1e:	609a      	str	r2, [r3, #8]
#endif
}
 8007a20:	bf00      	nop
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr
 8007a2a:	bf00      	nop
 8007a2c:	e000ed00 	.word	0xe000ed00

08007a30 <cppInit>:
		}
	}
}

void cppInit(void)
{
 8007a30:	b598      	push	{r3, r4, r7, lr}
 8007a32:	af00      	add	r7, sp, #0
	lcd_init();
 8007a34:	f7f9 faf0 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 8007a38:	483b      	ldr	r0, [pc, #236]	; (8007b28 <cppInit+0xf8>)
 8007a3a:	f7fd fcb3 	bl	80053a4 <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 8007a3e:	2064      	movs	r0, #100	; 0x64
 8007a40:	f002 f9e2 	bl	8009e08 <HAL_Delay>
	power_sensor.updateValues();
 8007a44:	4838      	ldr	r0, [pc, #224]	; (8007b28 <cppInit+0xf8>)
 8007a46:	f7fd fcbb 	bl	80053c0 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 8007a4a:	f7f9 fb29 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8007a4e:	2100      	movs	r1, #0
 8007a50:	2000      	movs	r0, #0
 8007a52:	f7f9 fb35 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 8007a56:	4835      	ldr	r0, [pc, #212]	; (8007b2c <cppInit+0xfc>)
 8007a58:	f7f9 fb5c 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8007a5c:	2101      	movs	r1, #1
 8007a5e:	2000      	movs	r0, #0
 8007a60:	f7f9 fb2e 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 8007a64:	4830      	ldr	r0, [pc, #192]	; (8007b28 <cppInit+0xf8>)
 8007a66:	f7fd fcd5 	bl	8005414 <_ZN11PowerSensor17getButteryVoltageEv>
 8007a6a:	ee10 3a10 	vmov	r3, s0
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f7f8 fd82 	bl	8000578 <__aeabi_f2d>
 8007a74:	4603      	mov	r3, r0
 8007a76:	460c      	mov	r4, r1
 8007a78:	461a      	mov	r2, r3
 8007a7a:	4623      	mov	r3, r4
 8007a7c:	482c      	ldr	r0, [pc, #176]	; (8007b30 <cppInit+0x100>)
 8007a7e:	f7f9 fb49 	bl	8001114 <lcd_printf>
	HAL_Delay(1000);
 8007a82:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007a86:	f002 f9bf 	bl	8009e08 <HAL_Delay>

	//if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 8007a8a:	482a      	ldr	r0, [pc, #168]	; (8007b34 <cppInit+0x104>)
 8007a8c:	f7fc feae 	bl	80047ec <_ZN6Logger10sdCardInitEv>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d007      	beq.n	8007aa6 <cppInit+0x76>
		led.fullColor('G');
 8007a96:	2147      	movs	r1, #71	; 0x47
 8007a98:	4827      	ldr	r0, [pc, #156]	; (8007b38 <cppInit+0x108>)
 8007a9a:	f7fa fbdb 	bl	8002254 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8007a9e:	2064      	movs	r0, #100	; 0x64
 8007aa0:	f002 f9b2 	bl	8009e08 <HAL_Delay>
 8007aa4:	e006      	b.n	8007ab4 <cppInit+0x84>
	}
	else{ //sd mount fali
		led.fullColor('R');
 8007aa6:	2152      	movs	r1, #82	; 0x52
 8007aa8:	4823      	ldr	r0, [pc, #140]	; (8007b38 <cppInit+0x108>)
 8007aaa:	f7fa fbd3 	bl	8002254 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8007aae:	2064      	movs	r0, #100	; 0x64
 8007ab0:	f002 f9aa 	bl	8009e08 <HAL_Delay>
	}

	line_sensor.ADCStart();
 8007ab4:	4821      	ldr	r0, [pc, #132]	; (8007b3c <cppInit+0x10c>)
 8007ab6:	f7fa fd29 	bl	800250c <_ZN10LineSensor8ADCStartEv>
	motor.init();
 8007aba:	4821      	ldr	r0, [pc, #132]	; (8007b40 <cppInit+0x110>)
 8007abc:	f7fd f92c 	bl	8004d18 <_ZN5Motor4initEv>
	encoder.init();
 8007ac0:	4820      	ldr	r0, [pc, #128]	; (8007b44 <cppInit+0x114>)
 8007ac2:	f7f9 fcaf 	bl	8001424 <_ZN7Encoder4initEv>
	imu.init();
 8007ac6:	4820      	ldr	r0, [pc, #128]	; (8007b48 <cppInit+0x118>)
 8007ac8:	f7fa f972 	bl	8001db0 <_ZN3IMU4initEv>
	line_trace.init();
 8007acc:	481f      	ldr	r0, [pc, #124]	; (8007b4c <cppInit+0x11c>)
 8007ace:	f7fb ffd5 	bl	8003a7c <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 8007ad2:	481a      	ldr	r0, [pc, #104]	; (8007b3c <cppInit+0x10c>)
 8007ad4:	f7fa fe7a 	bl	80027cc <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 8007ad8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007adc:	f002 f994 	bl	8009e08 <HAL_Delay>

	led.fullColor('M');
 8007ae0:	214d      	movs	r1, #77	; 0x4d
 8007ae2:	4815      	ldr	r0, [pc, #84]	; (8007b38 <cppInit+0x108>)
 8007ae4:	f7fa fbb6 	bl	8002254 <_ZN3LED9fullColorEc>
	imu.calibration();
 8007ae8:	4817      	ldr	r0, [pc, #92]	; (8007b48 <cppInit+0x118>)
 8007aea:	f7fa fa3b 	bl	8001f64 <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	//line_trace.setGain(0.0005, 0.000002, 0);

	//velocity_ctrl.setVelocityGain(1.8295, 16.1174, 0.025243); //2s
	velocity_ctrl.setVelocityGain(1.0154, 6.5511, 0.0010088); //3s
 8007aee:	ed9f 1a18 	vldr	s2, [pc, #96]	; 8007b50 <cppInit+0x120>
 8007af2:	eddf 0a18 	vldr	s1, [pc, #96]	; 8007b54 <cppInit+0x124>
 8007af6:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8007b58 <cppInit+0x128>
 8007afa:	4818      	ldr	r0, [pc, #96]	; (8007b5c <cppInit+0x12c>)
 8007afc:	f7fe f9dc 	bl	8005eb8 <_ZN12VelocityCtrl15setVelocityGainEfff>

	velocity_ctrl.setOmegaGain(0.060, 0.86816, 0.000); //2s
 8007b00:	ed9f 1a17 	vldr	s2, [pc, #92]	; 8007b60 <cppInit+0x130>
 8007b04:	eddf 0a17 	vldr	s1, [pc, #92]	; 8007b64 <cppInit+0x134>
 8007b08:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8007b68 <cppInit+0x138>
 8007b0c:	4813      	ldr	r0, [pc, #76]	; (8007b5c <cppInit+0x12c>)
 8007b0e:	f7fe f9ec 	bl	8005eea <_ZN12VelocityCtrl12setOmegaGainEfff>


	//encoder.clearDistance();
	odometry.clearPotition();
 8007b12:	4816      	ldr	r0, [pc, #88]	; (8007b6c <cppInit+0x13c>)
 8007b14:	f7fd fb50 	bl	80051b8 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 8007b18:	4815      	ldr	r0, [pc, #84]	; (8007b70 <cppInit+0x140>)
 8007b1a:	f7fd fbe7 	bl	80052ec <_ZN13PathFollowing4initEv>

	esc.init();
 8007b1e:	4815      	ldr	r0, [pc, #84]	; (8007b74 <cppInit+0x144>)
 8007b20:	f7f9 fb64 	bl	80011ec <_ZN3ESC4initEv>

}
 8007b24:	bf00      	nop
 8007b26:	bd98      	pop	{r3, r4, r7, pc}
 8007b28:	200005d4 	.word	0x200005d4
 8007b2c:	08019ed4 	.word	0x08019ed4
 8007b30:	08019edc 	.word	0x08019edc
 8007b34:	200005f4 	.word	0x200005f4
 8007b38:	200005d0 	.word	0x200005d0
 8007b3c:	200002c0 	.word	0x200002c0
 8007b40:	200005cc 	.word	0x200005cc
 8007b44:	2001dac0 	.word	0x2001dac0
 8007b48:	200005e0 	.word	0x200005e0
 8007b4c:	2001db64 	.word	0x2001db64
 8007b50:	3a8439b6 	.word	0x3a8439b6
 8007b54:	40d1a29c 	.word	0x40d1a29c
 8007b58:	3f81f8a1 	.word	0x3f81f8a1
 8007b5c:	2001dae0 	.word	0x2001dae0
 8007b60:	00000000 	.word	0x00000000
 8007b64:	3f5e3fbc 	.word	0x3f5e3fbc
 8007b68:	3d75c28f 	.word	0x3d75c28f
 8007b6c:	2001db20 	.word	0x2001db20
 8007b70:	2002ab18 	.word	0x2002ab18
 8007b74:	2001db60 	.word	0x2001db60

08007b78 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8007b7c:	480e      	ldr	r0, [pc, #56]	; (8007bb8 <cppFlip1ms+0x40>)
 8007b7e:	f7fa fd23 	bl	80025c8 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 8007b82:	480e      	ldr	r0, [pc, #56]	; (8007bbc <cppFlip1ms+0x44>)
 8007b84:	f7fa f93c 	bl	8001e00 <_ZN3IMU12updateValuesEv>
	encoder.update();
 8007b88:	480d      	ldr	r0, [pc, #52]	; (8007bc0 <cppFlip1ms+0x48>)
 8007b8a:	f7f9 fc6d 	bl	8001468 <_ZN7Encoder6updateEv>
	line_trace.flip();
 8007b8e:	480d      	ldr	r0, [pc, #52]	; (8007bc4 <cppFlip1ms+0x4c>)
 8007b90:	f7fc fa1a 	bl	8003fc8 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 8007b94:	480c      	ldr	r0, [pc, #48]	; (8007bc8 <cppFlip1ms+0x50>)
 8007b96:	f7fe f9c1 	bl	8005f1c <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 8007b9a:	480c      	ldr	r0, [pc, #48]	; (8007bcc <cppFlip1ms+0x54>)
 8007b9c:	f7fd faf0 	bl	8005180 <_ZN8Odometry4flipEv>
	side_sensor.updateStatus();
 8007ba0:	480b      	ldr	r0, [pc, #44]	; (8007bd0 <cppFlip1ms+0x58>)
 8007ba2:	f7fd fcb3 	bl	800550c <_ZN10SideSensor12updateStatusEv>

	motor.motorCtrl();
 8007ba6:	480b      	ldr	r0, [pc, #44]	; (8007bd4 <cppFlip1ms+0x5c>)
 8007ba8:	f7fd f8c8 	bl	8004d3c <_ZN5Motor9motorCtrlEv>
*/
	//mon_cnt = twice_cnt;
	/*
	*/

	encoder.clear();
 8007bac:	4804      	ldr	r0, [pc, #16]	; (8007bc0 <cppFlip1ms+0x48>)
 8007bae:	f7f9 fd45 	bl	800163c <_ZN7Encoder5clearEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 8007bb2:	bf00      	nop
 8007bb4:	bd80      	pop	{r7, pc}
 8007bb6:	bf00      	nop
 8007bb8:	200002c0 	.word	0x200002c0
 8007bbc:	200005e0 	.word	0x200005e0
 8007bc0:	2001dac0 	.word	0x2001dac0
 8007bc4:	2001db64 	.word	0x2001db64
 8007bc8:	2001dae0 	.word	0x2001dae0
 8007bcc:	2001db20 	.word	0x2001db20
 8007bd0:	200005b8 	.word	0x200005b8
 8007bd4:	200005cc 	.word	0x200005cc

08007bd8 <cppFlip100ns>:

void cppFlip100ns(void)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8007bdc:	4802      	ldr	r0, [pc, #8]	; (8007be8 <cppFlip100ns+0x10>)
 8007bde:	f7fa fca5 	bl	800252c <_ZN10LineSensor17storeSensorValuesEv>
}
 8007be2:	bf00      	nop
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	200002c0 	.word	0x200002c0

08007bec <cppFlip10ms>:

void cppFlip10ms(void)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	af00      	add	r7, sp, #0
	static uint16_t twice_cnt;
	twice_cnt++;
 8007bf0:	4b10      	ldr	r3, [pc, #64]	; (8007c34 <cppFlip10ms+0x48>)
 8007bf2:	881b      	ldrh	r3, [r3, #0]
 8007bf4:	3301      	adds	r3, #1
 8007bf6:	b29a      	uxth	r2, r3
 8007bf8:	4b0e      	ldr	r3, [pc, #56]	; (8007c34 <cppFlip10ms+0x48>)
 8007bfa:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 17){ //170ms
 8007bfc:	4b0d      	ldr	r3, [pc, #52]	; (8007c34 <cppFlip10ms+0x48>)
 8007bfe:	881b      	ldrh	r3, [r3, #0]
 8007c00:	2b10      	cmp	r3, #16
 8007c02:	d905      	bls.n	8007c10 <cppFlip10ms+0x24>
		sys_ident.updateMsig();
 8007c04:	480c      	ldr	r0, [pc, #48]	; (8007c38 <cppFlip10ms+0x4c>)
 8007c06:	f7fd ffa7 	bl	8005b58 <_ZN20SystemIdentification10updateMsigEv>
		twice_cnt = 0;
 8007c0a:	4b0a      	ldr	r3, [pc, #40]	; (8007c34 <cppFlip10ms+0x48>)
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	801a      	strh	r2, [r3, #0]
	}

	logger.storeLogInt(motor.getLeftCounterPeriod());
 8007c10:	480a      	ldr	r0, [pc, #40]	; (8007c3c <cppFlip10ms+0x50>)
 8007c12:	f7fd f955 	bl	8004ec0 <_ZN5Motor20getLeftCounterPeriodEv>
 8007c16:	4603      	mov	r3, r0
 8007c18:	4619      	mov	r1, r3
 8007c1a:	4809      	ldr	r0, [pc, #36]	; (8007c40 <cppFlip10ms+0x54>)
 8007c1c:	f7fc fe2e 	bl	800487c <_ZN6Logger11storeLogIntEs>
	logger.storeLog2Int(motor.getRightCounterPeriod());
 8007c20:	4806      	ldr	r0, [pc, #24]	; (8007c3c <cppFlip10ms+0x50>)
 8007c22:	f7fd f95a 	bl	8004eda <_ZN5Motor21getRightCounterPeriodEv>
 8007c26:	4603      	mov	r3, r0
 8007c28:	4619      	mov	r1, r3
 8007c2a:	4805      	ldr	r0, [pc, #20]	; (8007c40 <cppFlip10ms+0x54>)
 8007c2c:	f7fc fe5f 	bl	80048ee <_ZN6Logger12storeLog2IntEs>
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 8007c30:	bf00      	nop
 8007c32:	bd80      	pop	{r7, pc}
 8007c34:	20042240 	.word	0x20042240
 8007c38:	2002a90c 	.word	0x2002a90c
 8007c3c:	200005cc 	.word	0x200005cc
 8007c40:	200005f4 	.word	0x200005f4
 8007c44:	00000000 	.word	0x00000000

08007c48 <cppLoop>:
{
	//side_sensor.updateStatus(gpio_pin);
}

void cppLoop(void)
{
 8007c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c4a:	b085      	sub	sp, #20
 8007c4c:	af02      	add	r7, sp, #8
	static int16_t selector;
	static int16_t selector_acc, selector_acc2;
	static int16_t selector_vel, selector_vel2;

	static float adj_kp = line_trace.getKp();
 8007c4e:	4baf      	ldr	r3, [pc, #700]	; (8007f0c <cppLoop+0x2c4>)
 8007c50:	781b      	ldrb	r3, [r3, #0]
 8007c52:	f3bf 8f5b 	dmb	ish
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	f003 0301 	and.w	r3, r3, #1
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	bf0c      	ite	eq
 8007c60:	2301      	moveq	r3, #1
 8007c62:	2300      	movne	r3, #0
 8007c64:	b2db      	uxtb	r3, r3
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d015      	beq.n	8007c96 <cppLoop+0x4e>
 8007c6a:	48a8      	ldr	r0, [pc, #672]	; (8007f0c <cppLoop+0x2c4>)
 8007c6c:	f00c fdb1 	bl	80147d2 <__cxa_guard_acquire>
 8007c70:	4603      	mov	r3, r0
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	bf14      	ite	ne
 8007c76:	2301      	movne	r3, #1
 8007c78:	2300      	moveq	r3, #0
 8007c7a:	b2db      	uxtb	r3, r3
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00a      	beq.n	8007c96 <cppLoop+0x4e>
 8007c80:	48a3      	ldr	r0, [pc, #652]	; (8007f10 <cppLoop+0x2c8>)
 8007c82:	f7fc f802 	bl	8003c8a <_ZN9LineTrace5getKpEv>
 8007c86:	eef0 7a40 	vmov.f32	s15, s0
 8007c8a:	4ba2      	ldr	r3, [pc, #648]	; (8007f14 <cppLoop+0x2cc>)
 8007c8c:	edc3 7a00 	vstr	s15, [r3]
 8007c90:	489e      	ldr	r0, [pc, #632]	; (8007f0c <cppLoop+0x2c4>)
 8007c92:	f00c fdaa 	bl	80147ea <__cxa_guard_release>
	static float adj_ki= line_trace.getKi();
 8007c96:	4ba0      	ldr	r3, [pc, #640]	; (8007f18 <cppLoop+0x2d0>)
 8007c98:	781b      	ldrb	r3, [r3, #0]
 8007c9a:	f3bf 8f5b 	dmb	ish
 8007c9e:	b2db      	uxtb	r3, r3
 8007ca0:	f003 0301 	and.w	r3, r3, #1
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	bf0c      	ite	eq
 8007ca8:	2301      	moveq	r3, #1
 8007caa:	2300      	movne	r3, #0
 8007cac:	b2db      	uxtb	r3, r3
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d015      	beq.n	8007cde <cppLoop+0x96>
 8007cb2:	4899      	ldr	r0, [pc, #612]	; (8007f18 <cppLoop+0x2d0>)
 8007cb4:	f00c fd8d 	bl	80147d2 <__cxa_guard_acquire>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	bf14      	ite	ne
 8007cbe:	2301      	movne	r3, #1
 8007cc0:	2300      	moveq	r3, #0
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d00a      	beq.n	8007cde <cppLoop+0x96>
 8007cc8:	4891      	ldr	r0, [pc, #580]	; (8007f10 <cppLoop+0x2c8>)
 8007cca:	f7fb ffed 	bl	8003ca8 <_ZN9LineTrace5getKiEv>
 8007cce:	eef0 7a40 	vmov.f32	s15, s0
 8007cd2:	4b92      	ldr	r3, [pc, #584]	; (8007f1c <cppLoop+0x2d4>)
 8007cd4:	edc3 7a00 	vstr	s15, [r3]
 8007cd8:	488f      	ldr	r0, [pc, #572]	; (8007f18 <cppLoop+0x2d0>)
 8007cda:	f00c fd86 	bl	80147ea <__cxa_guard_release>
	static float adj_kd = line_trace.getKd();
 8007cde:	4b90      	ldr	r3, [pc, #576]	; (8007f20 <cppLoop+0x2d8>)
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	f3bf 8f5b 	dmb	ish
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	f003 0301 	and.w	r3, r3, #1
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	bf0c      	ite	eq
 8007cf0:	2301      	moveq	r3, #1
 8007cf2:	2300      	movne	r3, #0
 8007cf4:	b2db      	uxtb	r3, r3
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d015      	beq.n	8007d26 <cppLoop+0xde>
 8007cfa:	4889      	ldr	r0, [pc, #548]	; (8007f20 <cppLoop+0x2d8>)
 8007cfc:	f00c fd69 	bl	80147d2 <__cxa_guard_acquire>
 8007d00:	4603      	mov	r3, r0
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	bf14      	ite	ne
 8007d06:	2301      	movne	r3, #1
 8007d08:	2300      	moveq	r3, #0
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d00a      	beq.n	8007d26 <cppLoop+0xde>
 8007d10:	487f      	ldr	r0, [pc, #508]	; (8007f10 <cppLoop+0x2c8>)
 8007d12:	f7fb ffd8 	bl	8003cc6 <_ZN9LineTrace5getKdEv>
 8007d16:	eef0 7a40 	vmov.f32	s15, s0
 8007d1a:	4b82      	ldr	r3, [pc, #520]	; (8007f24 <cppLoop+0x2dc>)
 8007d1c:	edc3 7a00 	vstr	s15, [r3]
 8007d20:	487f      	ldr	r0, [pc, #508]	; (8007f20 <cppLoop+0x2d8>)
 8007d22:	f00c fd62 	bl	80147ea <__cxa_guard_release>

	static float adj_kp_slow = line_trace.getKpSlow();
 8007d26:	4b80      	ldr	r3, [pc, #512]	; (8007f28 <cppLoop+0x2e0>)
 8007d28:	781b      	ldrb	r3, [r3, #0]
 8007d2a:	f3bf 8f5b 	dmb	ish
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	f003 0301 	and.w	r3, r3, #1
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	bf0c      	ite	eq
 8007d38:	2301      	moveq	r3, #1
 8007d3a:	2300      	movne	r3, #0
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d015      	beq.n	8007d6e <cppLoop+0x126>
 8007d42:	4879      	ldr	r0, [pc, #484]	; (8007f28 <cppLoop+0x2e0>)
 8007d44:	f00c fd45 	bl	80147d2 <__cxa_guard_acquire>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	bf14      	ite	ne
 8007d4e:	2301      	movne	r3, #1
 8007d50:	2300      	moveq	r3, #0
 8007d52:	b2db      	uxtb	r3, r3
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d00a      	beq.n	8007d6e <cppLoop+0x126>
 8007d58:	486d      	ldr	r0, [pc, #436]	; (8007f10 <cppLoop+0x2c8>)
 8007d5a:	f7fb ffdc 	bl	8003d16 <_ZN9LineTrace9getKpSlowEv>
 8007d5e:	eef0 7a40 	vmov.f32	s15, s0
 8007d62:	4b72      	ldr	r3, [pc, #456]	; (8007f2c <cppLoop+0x2e4>)
 8007d64:	edc3 7a00 	vstr	s15, [r3]
 8007d68:	486f      	ldr	r0, [pc, #444]	; (8007f28 <cppLoop+0x2e0>)
 8007d6a:	f00c fd3e 	bl	80147ea <__cxa_guard_release>
	static float adj_ki_slow = line_trace.getKiSlow();
 8007d6e:	4b70      	ldr	r3, [pc, #448]	; (8007f30 <cppLoop+0x2e8>)
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	f3bf 8f5b 	dmb	ish
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	f003 0301 	and.w	r3, r3, #1
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	bf0c      	ite	eq
 8007d80:	2301      	moveq	r3, #1
 8007d82:	2300      	movne	r3, #0
 8007d84:	b2db      	uxtb	r3, r3
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d015      	beq.n	8007db6 <cppLoop+0x16e>
 8007d8a:	4869      	ldr	r0, [pc, #420]	; (8007f30 <cppLoop+0x2e8>)
 8007d8c:	f00c fd21 	bl	80147d2 <__cxa_guard_acquire>
 8007d90:	4603      	mov	r3, r0
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	bf14      	ite	ne
 8007d96:	2301      	movne	r3, #1
 8007d98:	2300      	moveq	r3, #0
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d00a      	beq.n	8007db6 <cppLoop+0x16e>
 8007da0:	485b      	ldr	r0, [pc, #364]	; (8007f10 <cppLoop+0x2c8>)
 8007da2:	f7fb ffc7 	bl	8003d34 <_ZN9LineTrace9getKiSlowEv>
 8007da6:	eef0 7a40 	vmov.f32	s15, s0
 8007daa:	4b62      	ldr	r3, [pc, #392]	; (8007f34 <cppLoop+0x2ec>)
 8007dac:	edc3 7a00 	vstr	s15, [r3]
 8007db0:	485f      	ldr	r0, [pc, #380]	; (8007f30 <cppLoop+0x2e8>)
 8007db2:	f00c fd1a 	bl	80147ea <__cxa_guard_release>
	static float adj_kd_slow = line_trace.getKdSlow();
 8007db6:	4b60      	ldr	r3, [pc, #384]	; (8007f38 <cppLoop+0x2f0>)
 8007db8:	781b      	ldrb	r3, [r3, #0]
 8007dba:	f3bf 8f5b 	dmb	ish
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	f003 0301 	and.w	r3, r3, #1
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	bf0c      	ite	eq
 8007dc8:	2301      	moveq	r3, #1
 8007dca:	2300      	movne	r3, #0
 8007dcc:	b2db      	uxtb	r3, r3
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d015      	beq.n	8007dfe <cppLoop+0x1b6>
 8007dd2:	4859      	ldr	r0, [pc, #356]	; (8007f38 <cppLoop+0x2f0>)
 8007dd4:	f00c fcfd 	bl	80147d2 <__cxa_guard_acquire>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	bf14      	ite	ne
 8007dde:	2301      	movne	r3, #1
 8007de0:	2300      	moveq	r3, #0
 8007de2:	b2db      	uxtb	r3, r3
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d00a      	beq.n	8007dfe <cppLoop+0x1b6>
 8007de8:	4849      	ldr	r0, [pc, #292]	; (8007f10 <cppLoop+0x2c8>)
 8007dea:	f7fb ffb2 	bl	8003d52 <_ZN9LineTrace9getKdSlowEv>
 8007dee:	eef0 7a40 	vmov.f32	s15, s0
 8007df2:	4b52      	ldr	r3, [pc, #328]	; (8007f3c <cppLoop+0x2f4>)
 8007df4:	edc3 7a00 	vstr	s15, [r3]
 8007df8:	484f      	ldr	r0, [pc, #316]	; (8007f38 <cppLoop+0x2f0>)
 8007dfa:	f00c fcf6 	bl	80147ea <__cxa_guard_release>

	static float adj_velocity = line_trace.getTargetVelocity();
 8007dfe:	4b50      	ldr	r3, [pc, #320]	; (8007f40 <cppLoop+0x2f8>)
 8007e00:	781b      	ldrb	r3, [r3, #0]
 8007e02:	f3bf 8f5b 	dmb	ish
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	f003 0301 	and.w	r3, r3, #1
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	bf0c      	ite	eq
 8007e10:	2301      	moveq	r3, #1
 8007e12:	2300      	movne	r3, #0
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d015      	beq.n	8007e46 <cppLoop+0x1fe>
 8007e1a:	4849      	ldr	r0, [pc, #292]	; (8007f40 <cppLoop+0x2f8>)
 8007e1c:	f00c fcd9 	bl	80147d2 <__cxa_guard_acquire>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	bf14      	ite	ne
 8007e26:	2301      	movne	r3, #1
 8007e28:	2300      	moveq	r3, #0
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d00a      	beq.n	8007e46 <cppLoop+0x1fe>
 8007e30:	4837      	ldr	r0, [pc, #220]	; (8007f10 <cppLoop+0x2c8>)
 8007e32:	f7fb fffc 	bl	8003e2e <_ZN9LineTrace17getTargetVelocityEv>
 8007e36:	eef0 7a40 	vmov.f32	s15, s0
 8007e3a:	4b42      	ldr	r3, [pc, #264]	; (8007f44 <cppLoop+0x2fc>)
 8007e3c:	edc3 7a00 	vstr	s15, [r3]
 8007e40:	483f      	ldr	r0, [pc, #252]	; (8007f40 <cppLoop+0x2f8>)
 8007e42:	f00c fcd2 	bl	80147ea <__cxa_guard_release>
	static float adj_max_velocity = line_trace.getMaxVelocity();
 8007e46:	4b40      	ldr	r3, [pc, #256]	; (8007f48 <cppLoop+0x300>)
 8007e48:	781b      	ldrb	r3, [r3, #0]
 8007e4a:	f3bf 8f5b 	dmb	ish
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	f003 0301 	and.w	r3, r3, #1
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	bf0c      	ite	eq
 8007e58:	2301      	moveq	r3, #1
 8007e5a:	2300      	movne	r3, #0
 8007e5c:	b2db      	uxtb	r3, r3
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d015      	beq.n	8007e8e <cppLoop+0x246>
 8007e62:	4839      	ldr	r0, [pc, #228]	; (8007f48 <cppLoop+0x300>)
 8007e64:	f00c fcb5 	bl	80147d2 <__cxa_guard_acquire>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	bf14      	ite	ne
 8007e6e:	2301      	movne	r3, #1
 8007e70:	2300      	moveq	r3, #0
 8007e72:	b2db      	uxtb	r3, r3
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00a      	beq.n	8007e8e <cppLoop+0x246>
 8007e78:	4825      	ldr	r0, [pc, #148]	; (8007f10 <cppLoop+0x2c8>)
 8007e7a:	f7fb ffe8 	bl	8003e4e <_ZN9LineTrace14getMaxVelocityEv>
 8007e7e:	eef0 7a40 	vmov.f32	s15, s0
 8007e82:	4b32      	ldr	r3, [pc, #200]	; (8007f4c <cppLoop+0x304>)
 8007e84:	edc3 7a00 	vstr	s15, [r3]
 8007e88:	482f      	ldr	r0, [pc, #188]	; (8007f48 <cppLoop+0x300>)
 8007e8a:	f00c fcae 	bl	80147ea <__cxa_guard_release>
	static float adj_max_velocity2 = line_trace.getMaxVelocity2();
 8007e8e:	4b30      	ldr	r3, [pc, #192]	; (8007f50 <cppLoop+0x308>)
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	f3bf 8f5b 	dmb	ish
 8007e96:	b2db      	uxtb	r3, r3
 8007e98:	f003 0301 	and.w	r3, r3, #1
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	bf0c      	ite	eq
 8007ea0:	2301      	moveq	r3, #1
 8007ea2:	2300      	movne	r3, #0
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d015      	beq.n	8007ed6 <cppLoop+0x28e>
 8007eaa:	4829      	ldr	r0, [pc, #164]	; (8007f50 <cppLoop+0x308>)
 8007eac:	f00c fc91 	bl	80147d2 <__cxa_guard_acquire>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	bf14      	ite	ne
 8007eb6:	2301      	movne	r3, #1
 8007eb8:	2300      	moveq	r3, #0
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d00a      	beq.n	8007ed6 <cppLoop+0x28e>
 8007ec0:	4813      	ldr	r0, [pc, #76]	; (8007f10 <cppLoop+0x2c8>)
 8007ec2:	f7fb ffd4 	bl	8003e6e <_ZN9LineTrace15getMaxVelocity2Ev>
 8007ec6:	eef0 7a40 	vmov.f32	s15, s0
 8007eca:	4b22      	ldr	r3, [pc, #136]	; (8007f54 <cppLoop+0x30c>)
 8007ecc:	edc3 7a00 	vstr	s15, [r3]
 8007ed0:	481f      	ldr	r0, [pc, #124]	; (8007f50 <cppLoop+0x308>)
 8007ed2:	f00c fc8a 	bl	80147ea <__cxa_guard_release>
	static float adj_min_velocity = line_trace.getMinVelocity();
 8007ed6:	4b20      	ldr	r3, [pc, #128]	; (8007f58 <cppLoop+0x310>)
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	f3bf 8f5b 	dmb	ish
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	f003 0301 	and.w	r3, r3, #1
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	bf0c      	ite	eq
 8007ee8:	2301      	moveq	r3, #1
 8007eea:	2300      	movne	r3, #0
 8007eec:	b2db      	uxtb	r3, r3
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d03f      	beq.n	8007f72 <cppLoop+0x32a>
 8007ef2:	4819      	ldr	r0, [pc, #100]	; (8007f58 <cppLoop+0x310>)
 8007ef4:	f00c fc6d 	bl	80147d2 <__cxa_guard_acquire>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	bf14      	ite	ne
 8007efe:	2301      	movne	r3, #1
 8007f00:	2300      	moveq	r3, #0
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d034      	beq.n	8007f72 <cppLoop+0x32a>
 8007f08:	e028      	b.n	8007f5c <cppLoop+0x314>
 8007f0a:	bf00      	nop
 8007f0c:	20042250 	.word	0x20042250
 8007f10:	2001db64 	.word	0x2001db64
 8007f14:	2004224c 	.word	0x2004224c
 8007f18:	20042258 	.word	0x20042258
 8007f1c:	20042254 	.word	0x20042254
 8007f20:	20042260 	.word	0x20042260
 8007f24:	2004225c 	.word	0x2004225c
 8007f28:	20042268 	.word	0x20042268
 8007f2c:	20042264 	.word	0x20042264
 8007f30:	20042270 	.word	0x20042270
 8007f34:	2004226c 	.word	0x2004226c
 8007f38:	20042278 	.word	0x20042278
 8007f3c:	20042274 	.word	0x20042274
 8007f40:	20042280 	.word	0x20042280
 8007f44:	2004227c 	.word	0x2004227c
 8007f48:	20042288 	.word	0x20042288
 8007f4c:	20042284 	.word	0x20042284
 8007f50:	20042290 	.word	0x20042290
 8007f54:	2004228c 	.word	0x2004228c
 8007f58:	20042298 	.word	0x20042298
 8007f5c:	48b6      	ldr	r0, [pc, #728]	; (8008238 <cppLoop+0x5f0>)
 8007f5e:	f7fb ff96 	bl	8003e8e <_ZN9LineTrace14getMinVelocityEv>
 8007f62:	eef0 7a40 	vmov.f32	s15, s0
 8007f66:	4bb5      	ldr	r3, [pc, #724]	; (800823c <cppLoop+0x5f4>)
 8007f68:	edc3 7a00 	vstr	s15, [r3]
 8007f6c:	48b4      	ldr	r0, [pc, #720]	; (8008240 <cppLoop+0x5f8>)
 8007f6e:	f00c fc3c 	bl	80147ea <__cxa_guard_release>
	static float adj_min_velocity2 = line_trace.getMinVelocity2();
 8007f72:	4bb4      	ldr	r3, [pc, #720]	; (8008244 <cppLoop+0x5fc>)
 8007f74:	781b      	ldrb	r3, [r3, #0]
 8007f76:	f3bf 8f5b 	dmb	ish
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	f003 0301 	and.w	r3, r3, #1
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	bf0c      	ite	eq
 8007f84:	2301      	moveq	r3, #1
 8007f86:	2300      	movne	r3, #0
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d015      	beq.n	8007fba <cppLoop+0x372>
 8007f8e:	48ad      	ldr	r0, [pc, #692]	; (8008244 <cppLoop+0x5fc>)
 8007f90:	f00c fc1f 	bl	80147d2 <__cxa_guard_acquire>
 8007f94:	4603      	mov	r3, r0
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	bf14      	ite	ne
 8007f9a:	2301      	movne	r3, #1
 8007f9c:	2300      	moveq	r3, #0
 8007f9e:	b2db      	uxtb	r3, r3
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d00a      	beq.n	8007fba <cppLoop+0x372>
 8007fa4:	48a4      	ldr	r0, [pc, #656]	; (8008238 <cppLoop+0x5f0>)
 8007fa6:	f7fb ff82 	bl	8003eae <_ZN9LineTrace15getMinVelocity2Ev>
 8007faa:	eef0 7a40 	vmov.f32	s15, s0
 8007fae:	4ba6      	ldr	r3, [pc, #664]	; (8008248 <cppLoop+0x600>)
 8007fb0:	edc3 7a00 	vstr	s15, [r3]
 8007fb4:	48a3      	ldr	r0, [pc, #652]	; (8008244 <cppLoop+0x5fc>)
 8007fb6:	f00c fc18 	bl	80147ea <__cxa_guard_release>

	static float adj_acc = line_trace.getMaxAcc();
 8007fba:	4ba4      	ldr	r3, [pc, #656]	; (800824c <cppLoop+0x604>)
 8007fbc:	781b      	ldrb	r3, [r3, #0]
 8007fbe:	f3bf 8f5b 	dmb	ish
 8007fc2:	b2db      	uxtb	r3, r3
 8007fc4:	f003 0301 	and.w	r3, r3, #1
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	bf0c      	ite	eq
 8007fcc:	2301      	moveq	r3, #1
 8007fce:	2300      	movne	r3, #0
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d015      	beq.n	8008002 <cppLoop+0x3ba>
 8007fd6:	489d      	ldr	r0, [pc, #628]	; (800824c <cppLoop+0x604>)
 8007fd8:	f00c fbfb 	bl	80147d2 <__cxa_guard_acquire>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	bf14      	ite	ne
 8007fe2:	2301      	movne	r3, #1
 8007fe4:	2300      	moveq	r3, #0
 8007fe6:	b2db      	uxtb	r3, r3
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00a      	beq.n	8008002 <cppLoop+0x3ba>
 8007fec:	4892      	ldr	r0, [pc, #584]	; (8008238 <cppLoop+0x5f0>)
 8007fee:	f7fb ffa2 	bl	8003f36 <_ZN9LineTrace9getMaxAccEv>
 8007ff2:	eef0 7a40 	vmov.f32	s15, s0
 8007ff6:	4b96      	ldr	r3, [pc, #600]	; (8008250 <cppLoop+0x608>)
 8007ff8:	edc3 7a00 	vstr	s15, [r3]
 8007ffc:	4893      	ldr	r0, [pc, #588]	; (800824c <cppLoop+0x604>)
 8007ffe:	f00c fbf4 	bl	80147ea <__cxa_guard_release>
	static float adj_dec = line_trace.getMaxDec();
 8008002:	4b94      	ldr	r3, [pc, #592]	; (8008254 <cppLoop+0x60c>)
 8008004:	781b      	ldrb	r3, [r3, #0]
 8008006:	f3bf 8f5b 	dmb	ish
 800800a:	b2db      	uxtb	r3, r3
 800800c:	f003 0301 	and.w	r3, r3, #1
 8008010:	2b00      	cmp	r3, #0
 8008012:	bf0c      	ite	eq
 8008014:	2301      	moveq	r3, #1
 8008016:	2300      	movne	r3, #0
 8008018:	b2db      	uxtb	r3, r3
 800801a:	2b00      	cmp	r3, #0
 800801c:	d015      	beq.n	800804a <cppLoop+0x402>
 800801e:	488d      	ldr	r0, [pc, #564]	; (8008254 <cppLoop+0x60c>)
 8008020:	f00c fbd7 	bl	80147d2 <__cxa_guard_acquire>
 8008024:	4603      	mov	r3, r0
 8008026:	2b00      	cmp	r3, #0
 8008028:	bf14      	ite	ne
 800802a:	2301      	movne	r3, #1
 800802c:	2300      	moveq	r3, #0
 800802e:	b2db      	uxtb	r3, r3
 8008030:	2b00      	cmp	r3, #0
 8008032:	d00a      	beq.n	800804a <cppLoop+0x402>
 8008034:	4880      	ldr	r0, [pc, #512]	; (8008238 <cppLoop+0x5f0>)
 8008036:	f7fb ffb4 	bl	8003fa2 <_ZN9LineTrace9getMaxDecEv>
 800803a:	eef0 7a40 	vmov.f32	s15, s0
 800803e:	4b86      	ldr	r3, [pc, #536]	; (8008258 <cppLoop+0x610>)
 8008040:	edc3 7a00 	vstr	s15, [r3]
 8008044:	4883      	ldr	r0, [pc, #524]	; (8008254 <cppLoop+0x60c>)
 8008046:	f00c fbd0 	bl	80147ea <__cxa_guard_release>
	static float adj_acc2 = line_trace.getMaxAcc2();
 800804a:	4b84      	ldr	r3, [pc, #528]	; (800825c <cppLoop+0x614>)
 800804c:	781b      	ldrb	r3, [r3, #0]
 800804e:	f3bf 8f5b 	dmb	ish
 8008052:	b2db      	uxtb	r3, r3
 8008054:	f003 0301 	and.w	r3, r3, #1
 8008058:	2b00      	cmp	r3, #0
 800805a:	bf0c      	ite	eq
 800805c:	2301      	moveq	r3, #1
 800805e:	2300      	movne	r3, #0
 8008060:	b2db      	uxtb	r3, r3
 8008062:	2b00      	cmp	r3, #0
 8008064:	d015      	beq.n	8008092 <cppLoop+0x44a>
 8008066:	487d      	ldr	r0, [pc, #500]	; (800825c <cppLoop+0x614>)
 8008068:	f00c fbb3 	bl	80147d2 <__cxa_guard_acquire>
 800806c:	4603      	mov	r3, r0
 800806e:	2b00      	cmp	r3, #0
 8008070:	bf14      	ite	ne
 8008072:	2301      	movne	r3, #1
 8008074:	2300      	moveq	r3, #0
 8008076:	b2db      	uxtb	r3, r3
 8008078:	2b00      	cmp	r3, #0
 800807a:	d00a      	beq.n	8008092 <cppLoop+0x44a>
 800807c:	486e      	ldr	r0, [pc, #440]	; (8008238 <cppLoop+0x5f0>)
 800807e:	f7fb ff7e 	bl	8003f7e <_ZN9LineTrace10getMaxAcc2Ev>
 8008082:	eef0 7a40 	vmov.f32	s15, s0
 8008086:	4b76      	ldr	r3, [pc, #472]	; (8008260 <cppLoop+0x618>)
 8008088:	edc3 7a00 	vstr	s15, [r3]
 800808c:	4873      	ldr	r0, [pc, #460]	; (800825c <cppLoop+0x614>)
 800808e:	f00c fbac 	bl	80147ea <__cxa_guard_release>
	static float adj_dec2 = line_trace.getMaxDec2();
 8008092:	4b74      	ldr	r3, [pc, #464]	; (8008264 <cppLoop+0x61c>)
 8008094:	781b      	ldrb	r3, [r3, #0]
 8008096:	f3bf 8f5b 	dmb	ish
 800809a:	b2db      	uxtb	r3, r3
 800809c:	f003 0301 	and.w	r3, r3, #1
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	bf0c      	ite	eq
 80080a4:	2301      	moveq	r3, #1
 80080a6:	2300      	movne	r3, #0
 80080a8:	b2db      	uxtb	r3, r3
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d015      	beq.n	80080da <cppLoop+0x492>
 80080ae:	486d      	ldr	r0, [pc, #436]	; (8008264 <cppLoop+0x61c>)
 80080b0:	f00c fb8f 	bl	80147d2 <__cxa_guard_acquire>
 80080b4:	4603      	mov	r3, r0
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	bf14      	ite	ne
 80080ba:	2301      	movne	r3, #1
 80080bc:	2300      	moveq	r3, #0
 80080be:	b2db      	uxtb	r3, r3
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d00a      	beq.n	80080da <cppLoop+0x492>
 80080c4:	485c      	ldr	r0, [pc, #368]	; (8008238 <cppLoop+0x5f0>)
 80080c6:	f7fb ff48 	bl	8003f5a <_ZN9LineTrace10getMaxDec2Ev>
 80080ca:	eef0 7a40 	vmov.f32	s15, s0
 80080ce:	4b66      	ldr	r3, [pc, #408]	; (8008268 <cppLoop+0x620>)
 80080d0:	edc3 7a00 	vstr	s15, [r3]
 80080d4:	4863      	ldr	r0, [pc, #396]	; (8008264 <cppLoop+0x61c>)
 80080d6:	f00c fb88 	bl	80147ea <__cxa_guard_release>

	switch(rotary_switch.getValue()){
 80080da:	4864      	ldr	r0, [pc, #400]	; (800826c <cppLoop+0x624>)
 80080dc:	f7fd f9aa 	bl	8005434 <_ZN12RotarySwitch8getValueEv>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b0f      	cmp	r3, #15
 80080e4:	f201 8546 	bhi.w	8009b74 <cppLoop+0x1f2c>
 80080e8:	a201      	add	r2, pc, #4	; (adr r2, 80080f0 <cppLoop+0x4a8>)
 80080ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ee:	bf00      	nop
 80080f0:	08008131 	.word	0x08008131
 80080f4:	080084b5 	.word	0x080084b5
 80080f8:	080085d1 	.word	0x080085d1
 80080fc:	08008723 	.word	0x08008723
 8008100:	080087fd 	.word	0x080087fd
 8008104:	08008a8d 	.word	0x08008a8d
 8008108:	08008bc9 	.word	0x08008bc9
 800810c:	08008e4d 	.word	0x08008e4d
 8008110:	08009097 	.word	0x08009097
 8008114:	08009327 	.word	0x08009327
 8008118:	080093e3 	.word	0x080093e3
 800811c:	080094d9 	.word	0x080094d9
 8008120:	0800955f 	.word	0x0800955f
 8008124:	08009625 	.word	0x08009625
 8008128:	080096eb 	.word	0x080096eb
 800812c:	08009805 	.word	0x08009805
	case 0:
		led.fullColor('W');
 8008130:	2157      	movs	r1, #87	; 0x57
 8008132:	484f      	ldr	r0, [pc, #316]	; (8008270 <cppLoop+0x628>)
 8008134:	f7fa f88e 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008138:	f7f8 ffb2 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800813c:	2100      	movs	r1, #0
 800813e:	2000      	movs	r0, #0
 8008140:	f7f8 ffbe 	bl	80010c0 <lcd_locate>
		lcd_printf("Slow%4.2lf", abs(line_trace.getKpSlow()*1000));
 8008144:	483c      	ldr	r0, [pc, #240]	; (8008238 <cppLoop+0x5f0>)
 8008146:	f7fb fde6 	bl	8003d16 <_ZN9LineTrace9getKpSlowEv>
 800814a:	eeb0 7a40 	vmov.f32	s14, s0
 800814e:	eddf 7a49 	vldr	s15, [pc, #292]	; 8008274 <cppLoop+0x62c>
 8008152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008156:	eeb0 0a67 	vmov.f32	s0, s15
 800815a:	f7fa fcba 	bl	8002ad2 <_ZSt3absf>
 800815e:	ee10 3a10 	vmov	r3, s0
 8008162:	4618      	mov	r0, r3
 8008164:	f7f8 fa08 	bl	8000578 <__aeabi_f2d>
 8008168:	4603      	mov	r3, r0
 800816a:	460c      	mov	r4, r1
 800816c:	461a      	mov	r2, r3
 800816e:	4623      	mov	r3, r4
 8008170:	4841      	ldr	r0, [pc, #260]	; (8008278 <cppLoop+0x630>)
 8008172:	f7f8 ffcf 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008176:	2101      	movs	r1, #1
 8008178:	2000      	movs	r0, #0
 800817a:	f7f8 ffa1 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", abs(line_trace.getKiSlow()*100), abs(line_trace.getKdSlow()*10000));
 800817e:	482e      	ldr	r0, [pc, #184]	; (8008238 <cppLoop+0x5f0>)
 8008180:	f7fb fdd8 	bl	8003d34 <_ZN9LineTrace9getKiSlowEv>
 8008184:	eeb0 7a40 	vmov.f32	s14, s0
 8008188:	eddf 7a3c 	vldr	s15, [pc, #240]	; 800827c <cppLoop+0x634>
 800818c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008190:	eeb0 0a67 	vmov.f32	s0, s15
 8008194:	f7fa fc9d 	bl	8002ad2 <_ZSt3absf>
 8008198:	ee10 3a10 	vmov	r3, s0
 800819c:	4618      	mov	r0, r3
 800819e:	f7f8 f9eb 	bl	8000578 <__aeabi_f2d>
 80081a2:	4605      	mov	r5, r0
 80081a4:	460e      	mov	r6, r1
 80081a6:	4824      	ldr	r0, [pc, #144]	; (8008238 <cppLoop+0x5f0>)
 80081a8:	f7fb fdd3 	bl	8003d52 <_ZN9LineTrace9getKdSlowEv>
 80081ac:	eeb0 7a40 	vmov.f32	s14, s0
 80081b0:	eddf 7a33 	vldr	s15, [pc, #204]	; 8008280 <cppLoop+0x638>
 80081b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081b8:	eeb0 0a67 	vmov.f32	s0, s15
 80081bc:	f7fa fc89 	bl	8002ad2 <_ZSt3absf>
 80081c0:	ee10 3a10 	vmov	r3, s0
 80081c4:	4618      	mov	r0, r3
 80081c6:	f7f8 f9d7 	bl	8000578 <__aeabi_f2d>
 80081ca:	4603      	mov	r3, r0
 80081cc:	460c      	mov	r4, r1
 80081ce:	e9cd 3400 	strd	r3, r4, [sp]
 80081d2:	462a      	mov	r2, r5
 80081d4:	4633      	mov	r3, r6
 80081d6:	482b      	ldr	r0, [pc, #172]	; (8008284 <cppLoop+0x63c>)
 80081d8:	f7f8 ff9c 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 80081dc:	482a      	ldr	r0, [pc, #168]	; (8008288 <cppLoop+0x640>)
 80081de:	f7f9 ffd5 	bl	800218c <_ZN8JoyStick8getValueEv>
 80081e2:	4603      	mov	r3, r0
 80081e4:	2b08      	cmp	r3, #8
 80081e6:	bf0c      	ite	eq
 80081e8:	2301      	moveq	r3, #1
 80081ea:	2300      	movne	r3, #0
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d04e      	beq.n	8008290 <cppLoop+0x648>
			led.LR(-1, 1);
 80081f2:	2201      	movs	r2, #1
 80081f4:	f04f 31ff 	mov.w	r1, #4294967295
 80081f8:	481d      	ldr	r0, [pc, #116]	; (8008270 <cppLoop+0x628>)
 80081fa:	f7fa f8e7 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 80081fe:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008202:	f001 fe01 	bl	8009e08 <HAL_Delay>

			selector++;
 8008206:	4b21      	ldr	r3, [pc, #132]	; (800828c <cppLoop+0x644>)
 8008208:	f9b3 3000 	ldrsh.w	r3, [r3]
 800820c:	b29b      	uxth	r3, r3
 800820e:	3301      	adds	r3, #1
 8008210:	b29b      	uxth	r3, r3
 8008212:	b21a      	sxth	r2, r3
 8008214:	4b1d      	ldr	r3, [pc, #116]	; (800828c <cppLoop+0x644>)
 8008216:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 8008218:	4b1c      	ldr	r3, [pc, #112]	; (800828c <cppLoop+0x644>)
 800821a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800821e:	2b02      	cmp	r3, #2
 8008220:	dd02      	ble.n	8008228 <cppLoop+0x5e0>
 8008222:	4b1a      	ldr	r3, [pc, #104]	; (800828c <cppLoop+0x644>)
 8008224:	2200      	movs	r2, #0
 8008226:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008228:	2200      	movs	r2, #0
 800822a:	f04f 31ff 	mov.w	r1, #4294967295
 800822e:	4810      	ldr	r0, [pc, #64]	; (8008270 <cppLoop+0x628>)
 8008230:	f7fa f8cc 	bl	80023cc <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD_SLOW.TXT", 1, &adj_kd_slow, OVER_WRITE);
			line_trace.setGainSlow(adj_kp_slow, adj_ki_slow, adj_kd_slow);

			led.LR(-1, 0);
		}
		break;
 8008234:	f001 bca0 	b.w	8009b78 <cppLoop+0x1f30>
 8008238:	2001db64 	.word	0x2001db64
 800823c:	20042294 	.word	0x20042294
 8008240:	20042298 	.word	0x20042298
 8008244:	200422a0 	.word	0x200422a0
 8008248:	2004229c 	.word	0x2004229c
 800824c:	200422a8 	.word	0x200422a8
 8008250:	200422a4 	.word	0x200422a4
 8008254:	200422b0 	.word	0x200422b0
 8008258:	200422ac 	.word	0x200422ac
 800825c:	200422b8 	.word	0x200422b8
 8008260:	200422b4 	.word	0x200422b4
 8008264:	200422c0 	.word	0x200422c0
 8008268:	200422bc 	.word	0x200422bc
 800826c:	200005c8 	.word	0x200005c8
 8008270:	200005d0 	.word	0x200005d0
 8008274:	447a0000 	.word	0x447a0000
 8008278:	08019ee0 	.word	0x08019ee0
 800827c:	42c80000 	.word	0x42c80000
 8008280:	461c4000 	.word	0x461c4000
 8008284:	08019eec 	.word	0x08019eec
 8008288:	200005c4 	.word	0x200005c4
 800828c:	20042242 	.word	0x20042242
		else if(joy_stick.getValue() == JOY_R){
 8008290:	48bd      	ldr	r0, [pc, #756]	; (8008588 <cppLoop+0x940>)
 8008292:	f7f9 ff7b 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008296:	4603      	mov	r3, r0
 8008298:	2b10      	cmp	r3, #16
 800829a:	bf0c      	ite	eq
 800829c:	2301      	moveq	r3, #1
 800829e:	2300      	movne	r3, #0
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d059      	beq.n	800835a <cppLoop+0x712>
			led.LR(-1, 1);
 80082a6:	2201      	movs	r2, #1
 80082a8:	f04f 31ff 	mov.w	r1, #4294967295
 80082ac:	48b7      	ldr	r0, [pc, #732]	; (800858c <cppLoop+0x944>)
 80082ae:	f7fa f88d 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 80082b2:	2064      	movs	r0, #100	; 0x64
 80082b4:	f001 fda8 	bl	8009e08 <HAL_Delay>
			if(selector == 0){
 80082b8:	4bb5      	ldr	r3, [pc, #724]	; (8008590 <cppLoop+0x948>)
 80082ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d113      	bne.n	80082ea <cppLoop+0x6a2>
				adj_kp_slow = adj_kp_slow + 0.00001;
 80082c2:	4bb4      	ldr	r3, [pc, #720]	; (8008594 <cppLoop+0x94c>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4618      	mov	r0, r3
 80082c8:	f7f8 f956 	bl	8000578 <__aeabi_f2d>
 80082cc:	a3a8      	add	r3, pc, #672	; (adr r3, 8008570 <cppLoop+0x928>)
 80082ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d2:	f7f7 fff3 	bl	80002bc <__adddf3>
 80082d6:	4603      	mov	r3, r0
 80082d8:	460c      	mov	r4, r1
 80082da:	4618      	mov	r0, r3
 80082dc:	4621      	mov	r1, r4
 80082de:	f7f8 fc9b 	bl	8000c18 <__aeabi_d2f>
 80082e2:	4602      	mov	r2, r0
 80082e4:	4bab      	ldr	r3, [pc, #684]	; (8008594 <cppLoop+0x94c>)
 80082e6:	601a      	str	r2, [r3, #0]
 80082e8:	e02b      	b.n	8008342 <cppLoop+0x6fa>
			else if(selector == 1){
 80082ea:	4ba9      	ldr	r3, [pc, #676]	; (8008590 <cppLoop+0x948>)
 80082ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80082f0:	2b01      	cmp	r3, #1
 80082f2:	d113      	bne.n	800831c <cppLoop+0x6d4>
				adj_ki_slow = adj_ki_slow + 0.0001;
 80082f4:	4ba8      	ldr	r3, [pc, #672]	; (8008598 <cppLoop+0x950>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4618      	mov	r0, r3
 80082fa:	f7f8 f93d 	bl	8000578 <__aeabi_f2d>
 80082fe:	a39e      	add	r3, pc, #632	; (adr r3, 8008578 <cppLoop+0x930>)
 8008300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008304:	f7f7 ffda 	bl	80002bc <__adddf3>
 8008308:	4603      	mov	r3, r0
 800830a:	460c      	mov	r4, r1
 800830c:	4618      	mov	r0, r3
 800830e:	4621      	mov	r1, r4
 8008310:	f7f8 fc82 	bl	8000c18 <__aeabi_d2f>
 8008314:	4602      	mov	r2, r0
 8008316:	4ba0      	ldr	r3, [pc, #640]	; (8008598 <cppLoop+0x950>)
 8008318:	601a      	str	r2, [r3, #0]
 800831a:	e012      	b.n	8008342 <cppLoop+0x6fa>
				adj_kd_slow = adj_kd_slow + 0.000001;
 800831c:	4b9f      	ldr	r3, [pc, #636]	; (800859c <cppLoop+0x954>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4618      	mov	r0, r3
 8008322:	f7f8 f929 	bl	8000578 <__aeabi_f2d>
 8008326:	a396      	add	r3, pc, #600	; (adr r3, 8008580 <cppLoop+0x938>)
 8008328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832c:	f7f7 ffc6 	bl	80002bc <__adddf3>
 8008330:	4603      	mov	r3, r0
 8008332:	460c      	mov	r4, r1
 8008334:	4618      	mov	r0, r3
 8008336:	4621      	mov	r1, r4
 8008338:	f7f8 fc6e 	bl	8000c18 <__aeabi_d2f>
 800833c:	4602      	mov	r2, r0
 800833e:	4b97      	ldr	r3, [pc, #604]	; (800859c <cppLoop+0x954>)
 8008340:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8008342:	2152      	movs	r1, #82	; 0x52
 8008344:	4891      	ldr	r0, [pc, #580]	; (800858c <cppLoop+0x944>)
 8008346:	f7f9 ff85 	bl	8002254 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 800834a:	2200      	movs	r2, #0
 800834c:	f04f 31ff 	mov.w	r1, #4294967295
 8008350:	488e      	ldr	r0, [pc, #568]	; (800858c <cppLoop+0x944>)
 8008352:	f7fa f83b 	bl	80023cc <_ZN3LED2LREaa>
		break;
 8008356:	f001 bc0f 	b.w	8009b78 <cppLoop+0x1f30>
		else if(joy_stick.getValue() == JOY_L){
 800835a:	488b      	ldr	r0, [pc, #556]	; (8008588 <cppLoop+0x940>)
 800835c:	f7f9 ff16 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008360:	4603      	mov	r3, r0
 8008362:	2b01      	cmp	r3, #1
 8008364:	bf0c      	ite	eq
 8008366:	2301      	moveq	r3, #1
 8008368:	2300      	movne	r3, #0
 800836a:	b2db      	uxtb	r3, r3
 800836c:	2b00      	cmp	r3, #0
 800836e:	d059      	beq.n	8008424 <cppLoop+0x7dc>
			led.LR(-1, 1);
 8008370:	2201      	movs	r2, #1
 8008372:	f04f 31ff 	mov.w	r1, #4294967295
 8008376:	4885      	ldr	r0, [pc, #532]	; (800858c <cppLoop+0x944>)
 8008378:	f7fa f828 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 800837c:	2064      	movs	r0, #100	; 0x64
 800837e:	f001 fd43 	bl	8009e08 <HAL_Delay>
			if(selector == 0){
 8008382:	4b83      	ldr	r3, [pc, #524]	; (8008590 <cppLoop+0x948>)
 8008384:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d113      	bne.n	80083b4 <cppLoop+0x76c>
				adj_kp_slow = adj_kp_slow - 0.00001;
 800838c:	4b81      	ldr	r3, [pc, #516]	; (8008594 <cppLoop+0x94c>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4618      	mov	r0, r3
 8008392:	f7f8 f8f1 	bl	8000578 <__aeabi_f2d>
 8008396:	a376      	add	r3, pc, #472	; (adr r3, 8008570 <cppLoop+0x928>)
 8008398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800839c:	f7f7 ff8c 	bl	80002b8 <__aeabi_dsub>
 80083a0:	4603      	mov	r3, r0
 80083a2:	460c      	mov	r4, r1
 80083a4:	4618      	mov	r0, r3
 80083a6:	4621      	mov	r1, r4
 80083a8:	f7f8 fc36 	bl	8000c18 <__aeabi_d2f>
 80083ac:	4602      	mov	r2, r0
 80083ae:	4b79      	ldr	r3, [pc, #484]	; (8008594 <cppLoop+0x94c>)
 80083b0:	601a      	str	r2, [r3, #0]
 80083b2:	e02b      	b.n	800840c <cppLoop+0x7c4>
			else if(selector == 1){
 80083b4:	4b76      	ldr	r3, [pc, #472]	; (8008590 <cppLoop+0x948>)
 80083b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d113      	bne.n	80083e6 <cppLoop+0x79e>
				adj_ki_slow = adj_ki_slow - 0.0001;
 80083be:	4b76      	ldr	r3, [pc, #472]	; (8008598 <cppLoop+0x950>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4618      	mov	r0, r3
 80083c4:	f7f8 f8d8 	bl	8000578 <__aeabi_f2d>
 80083c8:	a36b      	add	r3, pc, #428	; (adr r3, 8008578 <cppLoop+0x930>)
 80083ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ce:	f7f7 ff73 	bl	80002b8 <__aeabi_dsub>
 80083d2:	4603      	mov	r3, r0
 80083d4:	460c      	mov	r4, r1
 80083d6:	4618      	mov	r0, r3
 80083d8:	4621      	mov	r1, r4
 80083da:	f7f8 fc1d 	bl	8000c18 <__aeabi_d2f>
 80083de:	4602      	mov	r2, r0
 80083e0:	4b6d      	ldr	r3, [pc, #436]	; (8008598 <cppLoop+0x950>)
 80083e2:	601a      	str	r2, [r3, #0]
 80083e4:	e012      	b.n	800840c <cppLoop+0x7c4>
				adj_kd_slow = adj_kd_slow - 0.000001;
 80083e6:	4b6d      	ldr	r3, [pc, #436]	; (800859c <cppLoop+0x954>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4618      	mov	r0, r3
 80083ec:	f7f8 f8c4 	bl	8000578 <__aeabi_f2d>
 80083f0:	a363      	add	r3, pc, #396	; (adr r3, 8008580 <cppLoop+0x938>)
 80083f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f6:	f7f7 ff5f 	bl	80002b8 <__aeabi_dsub>
 80083fa:	4603      	mov	r3, r0
 80083fc:	460c      	mov	r4, r1
 80083fe:	4618      	mov	r0, r3
 8008400:	4621      	mov	r1, r4
 8008402:	f7f8 fc09 	bl	8000c18 <__aeabi_d2f>
 8008406:	4602      	mov	r2, r0
 8008408:	4b64      	ldr	r3, [pc, #400]	; (800859c <cppLoop+0x954>)
 800840a:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 800840c:	2152      	movs	r1, #82	; 0x52
 800840e:	485f      	ldr	r0, [pc, #380]	; (800858c <cppLoop+0x944>)
 8008410:	f7f9 ff20 	bl	8002254 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8008414:	2200      	movs	r2, #0
 8008416:	f04f 31ff 	mov.w	r1, #4294967295
 800841a:	485c      	ldr	r0, [pc, #368]	; (800858c <cppLoop+0x944>)
 800841c:	f7f9 ffd6 	bl	80023cc <_ZN3LED2LREaa>
		break;
 8008420:	f001 bbaa 	b.w	8009b78 <cppLoop+0x1f30>
		else if(joy_stick.getValue() == JOY_C){
 8008424:	4858      	ldr	r0, [pc, #352]	; (8008588 <cppLoop+0x940>)
 8008426:	f7f9 feb1 	bl	800218c <_ZN8JoyStick8getValueEv>
 800842a:	4603      	mov	r3, r0
 800842c:	2b02      	cmp	r3, #2
 800842e:	bf0c      	ite	eq
 8008430:	2301      	moveq	r3, #1
 8008432:	2300      	movne	r3, #0
 8008434:	b2db      	uxtb	r3, r3
 8008436:	2b00      	cmp	r3, #0
 8008438:	f001 839e 	beq.w	8009b78 <cppLoop+0x1f30>
			led.LR(-1, 1);
 800843c:	2201      	movs	r2, #1
 800843e:	f04f 31ff 	mov.w	r1, #4294967295
 8008442:	4852      	ldr	r0, [pc, #328]	; (800858c <cppLoop+0x944>)
 8008444:	f7f9 ffc2 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008448:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800844c:	f001 fcdc 	bl	8009e08 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP_SLOW.TXT", 1, &adj_kp_slow, OVER_WRITE);
 8008450:	2300      	movs	r3, #0
 8008452:	9300      	str	r3, [sp, #0]
 8008454:	4b4f      	ldr	r3, [pc, #316]	; (8008594 <cppLoop+0x94c>)
 8008456:	2201      	movs	r2, #1
 8008458:	4951      	ldr	r1, [pc, #324]	; (80085a0 <cppLoop+0x958>)
 800845a:	4852      	ldr	r0, [pc, #328]	; (80085a4 <cppLoop+0x95c>)
 800845c:	f7f9 fa0e 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI_SLOW.TXT", 1, &adj_ki_slow, OVER_WRITE);
 8008460:	2300      	movs	r3, #0
 8008462:	9300      	str	r3, [sp, #0]
 8008464:	4b4c      	ldr	r3, [pc, #304]	; (8008598 <cppLoop+0x950>)
 8008466:	2201      	movs	r2, #1
 8008468:	494f      	ldr	r1, [pc, #316]	; (80085a8 <cppLoop+0x960>)
 800846a:	484e      	ldr	r0, [pc, #312]	; (80085a4 <cppLoop+0x95c>)
 800846c:	f7f9 fa06 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD_SLOW.TXT", 1, &adj_kd_slow, OVER_WRITE);
 8008470:	2300      	movs	r3, #0
 8008472:	9300      	str	r3, [sp, #0]
 8008474:	4b49      	ldr	r3, [pc, #292]	; (800859c <cppLoop+0x954>)
 8008476:	2201      	movs	r2, #1
 8008478:	494c      	ldr	r1, [pc, #304]	; (80085ac <cppLoop+0x964>)
 800847a:	484a      	ldr	r0, [pc, #296]	; (80085a4 <cppLoop+0x95c>)
 800847c:	f7f9 f9fe 	bl	800187c <sd_write_array_float>
			line_trace.setGainSlow(adj_kp_slow, adj_ki_slow, adj_kd_slow);
 8008480:	4b44      	ldr	r3, [pc, #272]	; (8008594 <cppLoop+0x94c>)
 8008482:	edd3 7a00 	vldr	s15, [r3]
 8008486:	4b44      	ldr	r3, [pc, #272]	; (8008598 <cppLoop+0x950>)
 8008488:	ed93 7a00 	vldr	s14, [r3]
 800848c:	4b43      	ldr	r3, [pc, #268]	; (800859c <cppLoop+0x954>)
 800848e:	edd3 6a00 	vldr	s13, [r3]
 8008492:	eeb0 1a66 	vmov.f32	s2, s13
 8008496:	eef0 0a47 	vmov.f32	s1, s14
 800849a:	eeb0 0a67 	vmov.f32	s0, s15
 800849e:	4844      	ldr	r0, [pc, #272]	; (80085b0 <cppLoop+0x968>)
 80084a0:	f7fb fc20 	bl	8003ce4 <_ZN9LineTrace11setGainSlowEfff>
			led.LR(-1, 0);
 80084a4:	2200      	movs	r2, #0
 80084a6:	f04f 31ff 	mov.w	r1, #4294967295
 80084aa:	4838      	ldr	r0, [pc, #224]	; (800858c <cppLoop+0x944>)
 80084ac:	f7f9 ff8e 	bl	80023cc <_ZN3LED2LREaa>
		break;
 80084b0:	f001 bb62 	b.w	8009b78 <cppLoop+0x1f30>

	case 1:
		led.fullColor('C');
 80084b4:	2143      	movs	r1, #67	; 0x43
 80084b6:	4835      	ldr	r0, [pc, #212]	; (800858c <cppLoop+0x944>)
 80084b8:	f7f9 fecc 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 80084bc:	f7f8 fdf0 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80084c0:	2100      	movs	r1, #0
 80084c2:	2000      	movs	r0, #0
 80084c4:	f7f8 fdfc 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 80084c8:	483a      	ldr	r0, [pc, #232]	; (80085b4 <cppLoop+0x96c>)
 80084ca:	f7f8 fe23 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80084ce:	2101      	movs	r1, #1
 80084d0:	2000      	movs	r0, #0
 80084d2:	f7f8 fdf5 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_velocity);
 80084d6:	4b38      	ldr	r3, [pc, #224]	; (80085b8 <cppLoop+0x970>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4618      	mov	r0, r3
 80084dc:	f7f8 f84c 	bl	8000578 <__aeabi_f2d>
 80084e0:	4603      	mov	r3, r0
 80084e2:	460c      	mov	r4, r1
 80084e4:	461a      	mov	r2, r3
 80084e6:	4623      	mov	r3, r4
 80084e8:	4834      	ldr	r0, [pc, #208]	; (80085bc <cppLoop+0x974>)
 80084ea:	f7f8 fe13 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80084ee:	4826      	ldr	r0, [pc, #152]	; (8008588 <cppLoop+0x940>)
 80084f0:	f7f9 fe4c 	bl	800218c <_ZN8JoyStick8getValueEv>
 80084f4:	4603      	mov	r3, r0
 80084f6:	2b02      	cmp	r3, #2
 80084f8:	bf0c      	ite	eq
 80084fa:	2301      	moveq	r3, #1
 80084fc:	2300      	movne	r3, #0
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	2b00      	cmp	r3, #0
 8008502:	f001 833b 	beq.w	8009b7c <cppLoop+0x1f34>
			HAL_Delay(500);
 8008506:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800850a:	f001 fc7d 	bl	8009e08 <HAL_Delay>

			line_trace.setTargetVelocity(adj_velocity);
 800850e:	4b2a      	ldr	r3, [pc, #168]	; (80085b8 <cppLoop+0x970>)
 8008510:	edd3 7a00 	vldr	s15, [r3]
 8008514:	eeb0 0a67 	vmov.f32	s0, s15
 8008518:	4825      	ldr	r0, [pc, #148]	; (80085b0 <cppLoop+0x968>)
 800851a:	f7fb fc38 	bl	8003d8e <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 800851e:	f04f 32ff 	mov.w	r2, #4294967295
 8008522:	2101      	movs	r1, #1
 8008524:	4819      	ldr	r0, [pc, #100]	; (800858c <cppLoop+0x944>)
 8008526:	f7f9 ff51 	bl	80023cc <_ZN3LED2LREaa>
			//HAL_Delay(3000);
			//esc.on(BLCD_POWER, BLCD_POWER, BLDC_POWER, BLDC_POWER);
			//HAL_Delay(1000);

			// Record start
			HAL_Delay(1000);
 800852a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800852e:	f001 fc6b 	bl	8009e08 <HAL_Delay>
			logger.start();
 8008532:	4823      	ldr	r0, [pc, #140]	; (80085c0 <cppLoop+0x978>)
 8008534:	f7fc fbbf 	bl	8004cb6 <_ZN6Logger5startEv>

			// Run
			line_trace.setMode(FIRST_RUNNING);
 8008538:	2100      	movs	r1, #0
 800853a:	481d      	ldr	r0, [pc, #116]	; (80085b0 <cppLoop+0x968>)
 800853c:	f7fb fe3a 	bl	80041b4 <_ZN9LineTrace7setModeEs>
			line_trace.running();
 8008540:	481b      	ldr	r0, [pc, #108]	; (80085b0 <cppLoop+0x968>)
 8008542:	f7fb fe75 	bl	8004230 <_ZN9LineTrace7runningEv>

			// BLDC off
			//esc.off();

			// Record stop and save
			logger.stop();
 8008546:	481e      	ldr	r0, [pc, #120]	; (80085c0 <cppLoop+0x978>)
 8008548:	f7fc fbc5 	bl	8004cd6 <_ZN6Logger4stopEv>
			logger.saveLogsInt("STATELOG", "LPERIOD.txt");
 800854c:	4a1d      	ldr	r2, [pc, #116]	; (80085c4 <cppLoop+0x97c>)
 800854e:	491e      	ldr	r1, [pc, #120]	; (80085c8 <cppLoop+0x980>)
 8008550:	481b      	ldr	r0, [pc, #108]	; (80085c0 <cppLoop+0x978>)
 8008552:	f7fc fabb 	bl	8004acc <_ZN6Logger11saveLogsIntEPKcS1_>
			logger.saveLogs2Int("STATELOG", "RPERIOD.txt");
 8008556:	4a1d      	ldr	r2, [pc, #116]	; (80085cc <cppLoop+0x984>)
 8008558:	491b      	ldr	r1, [pc, #108]	; (80085c8 <cppLoop+0x980>)
 800855a:	4819      	ldr	r0, [pc, #100]	; (80085c0 <cppLoop+0x978>)
 800855c:	f7fc facc 	bl	8004af8 <_ZN6Logger12saveLogs2IntEPKcS1_>

			led.LR(0, -1);
 8008560:	f04f 32ff 	mov.w	r2, #4294967295
 8008564:	2100      	movs	r1, #0
 8008566:	4809      	ldr	r0, [pc, #36]	; (800858c <cppLoop+0x944>)
 8008568:	f7f9 ff30 	bl	80023cc <_ZN3LED2LREaa>
		}

		break;
 800856c:	f001 bb06 	b.w	8009b7c <cppLoop+0x1f34>
 8008570:	88e368f1 	.word	0x88e368f1
 8008574:	3ee4f8b5 	.word	0x3ee4f8b5
 8008578:	eb1c432d 	.word	0xeb1c432d
 800857c:	3f1a36e2 	.word	0x3f1a36e2
 8008580:	a0b5ed8d 	.word	0xa0b5ed8d
 8008584:	3eb0c6f7 	.word	0x3eb0c6f7
 8008588:	200005c4 	.word	0x200005c4
 800858c:	200005d0 	.word	0x200005d0
 8008590:	20042242 	.word	0x20042242
 8008594:	20042264 	.word	0x20042264
 8008598:	2004226c 	.word	0x2004226c
 800859c:	20042274 	.word	0x20042274
 80085a0:	08019efc 	.word	0x08019efc
 80085a4:	08019f08 	.word	0x08019f08
 80085a8:	08019f10 	.word	0x08019f10
 80085ac:	08019f1c 	.word	0x08019f1c
 80085b0:	2001db64 	.word	0x2001db64
 80085b4:	08019f28 	.word	0x08019f28
 80085b8:	2004227c 	.word	0x2004227c
 80085bc:	08019f34 	.word	0x08019f34
 80085c0:	200005f4 	.word	0x200005f4
 80085c4:	08019f40 	.word	0x08019f40
 80085c8:	08019f4c 	.word	0x08019f4c
 80085cc:	08019f58 	.word	0x08019f58

	case 2:
		led.fullColor('B');
 80085d0:	2142      	movs	r1, #66	; 0x42
 80085d2:	48b9      	ldr	r0, [pc, #740]	; (80088b8 <cppLoop+0xc70>)
 80085d4:	f7f9 fe3e 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 80085d8:	f7f8 fd62 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80085dc:	2100      	movs	r1, #0
 80085de:	2000      	movs	r0, #0
 80085e0:	f7f8 fd6e 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 80085e4:	48b5      	ldr	r0, [pc, #724]	; (80088bc <cppLoop+0xc74>)
 80085e6:	f7f8 fd95 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80085ea:	2101      	movs	r1, #1
 80085ec:	2000      	movs	r0, #0
 80085ee:	f7f8 fd67 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", adj_velocity);
 80085f2:	4bb3      	ldr	r3, [pc, #716]	; (80088c0 <cppLoop+0xc78>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4618      	mov	r0, r3
 80085f8:	f7f7 ffbe 	bl	8000578 <__aeabi_f2d>
 80085fc:	4603      	mov	r3, r0
 80085fe:	460c      	mov	r4, r1
 8008600:	461a      	mov	r2, r3
 8008602:	4623      	mov	r3, r4
 8008604:	48af      	ldr	r0, [pc, #700]	; (80088c4 <cppLoop+0xc7c>)
 8008606:	f7f8 fd85 	bl	8001114 <lcd_printf>


		if(joy_stick.getValue() == JOY_R){
 800860a:	48af      	ldr	r0, [pc, #700]	; (80088c8 <cppLoop+0xc80>)
 800860c:	f7f9 fdbe 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008610:	4603      	mov	r3, r0
 8008612:	2b10      	cmp	r3, #16
 8008614:	bf0c      	ite	eq
 8008616:	2301      	moveq	r3, #1
 8008618:	2300      	movne	r3, #0
 800861a:	b2db      	uxtb	r3, r3
 800861c:	2b00      	cmp	r3, #0
 800861e:	d023      	beq.n	8008668 <cppLoop+0xa20>
			led.LR(-1, 1);
 8008620:	2201      	movs	r2, #1
 8008622:	f04f 31ff 	mov.w	r1, #4294967295
 8008626:	48a4      	ldr	r0, [pc, #656]	; (80088b8 <cppLoop+0xc70>)
 8008628:	f7f9 fed0 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 800862c:	2064      	movs	r0, #100	; 0x64
 800862e:	f001 fbeb 	bl	8009e08 <HAL_Delay>

			adj_velocity = adj_velocity + 0.1;
 8008632:	4ba3      	ldr	r3, [pc, #652]	; (80088c0 <cppLoop+0xc78>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4618      	mov	r0, r3
 8008638:	f7f7 ff9e 	bl	8000578 <__aeabi_f2d>
 800863c:	a39c      	add	r3, pc, #624	; (adr r3, 80088b0 <cppLoop+0xc68>)
 800863e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008642:	f7f7 fe3b 	bl	80002bc <__adddf3>
 8008646:	4603      	mov	r3, r0
 8008648:	460c      	mov	r4, r1
 800864a:	4618      	mov	r0, r3
 800864c:	4621      	mov	r1, r4
 800864e:	f7f8 fae3 	bl	8000c18 <__aeabi_d2f>
 8008652:	4602      	mov	r2, r0
 8008654:	4b9a      	ldr	r3, [pc, #616]	; (80088c0 <cppLoop+0xc78>)
 8008656:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 8008658:	2200      	movs	r2, #0
 800865a:	f04f 31ff 	mov.w	r1, #4294967295
 800865e:	4896      	ldr	r0, [pc, #600]	; (80088b8 <cppLoop+0xc70>)
 8008660:	f7f9 feb4 	bl	80023cc <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
			line_trace.setTargetVelocity(adj_velocity);

			led.LR(-1, 0);
		}
		break;
 8008664:	f001 ba8c 	b.w	8009b80 <cppLoop+0x1f38>
		else if(joy_stick.getValue() == JOY_L){
 8008668:	4897      	ldr	r0, [pc, #604]	; (80088c8 <cppLoop+0xc80>)
 800866a:	f7f9 fd8f 	bl	800218c <_ZN8JoyStick8getValueEv>
 800866e:	4603      	mov	r3, r0
 8008670:	2b01      	cmp	r3, #1
 8008672:	bf0c      	ite	eq
 8008674:	2301      	moveq	r3, #1
 8008676:	2300      	movne	r3, #0
 8008678:	b2db      	uxtb	r3, r3
 800867a:	2b00      	cmp	r3, #0
 800867c:	d023      	beq.n	80086c6 <cppLoop+0xa7e>
			led.LR(-1, 1);
 800867e:	2201      	movs	r2, #1
 8008680:	f04f 31ff 	mov.w	r1, #4294967295
 8008684:	488c      	ldr	r0, [pc, #560]	; (80088b8 <cppLoop+0xc70>)
 8008686:	f7f9 fea1 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 800868a:	2064      	movs	r0, #100	; 0x64
 800868c:	f001 fbbc 	bl	8009e08 <HAL_Delay>
			adj_velocity = adj_velocity - 0.1;
 8008690:	4b8b      	ldr	r3, [pc, #556]	; (80088c0 <cppLoop+0xc78>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4618      	mov	r0, r3
 8008696:	f7f7 ff6f 	bl	8000578 <__aeabi_f2d>
 800869a:	a385      	add	r3, pc, #532	; (adr r3, 80088b0 <cppLoop+0xc68>)
 800869c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086a0:	f7f7 fe0a 	bl	80002b8 <__aeabi_dsub>
 80086a4:	4603      	mov	r3, r0
 80086a6:	460c      	mov	r4, r1
 80086a8:	4618      	mov	r0, r3
 80086aa:	4621      	mov	r1, r4
 80086ac:	f7f8 fab4 	bl	8000c18 <__aeabi_d2f>
 80086b0:	4602      	mov	r2, r0
 80086b2:	4b83      	ldr	r3, [pc, #524]	; (80088c0 <cppLoop+0xc78>)
 80086b4:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80086b6:	2200      	movs	r2, #0
 80086b8:	f04f 31ff 	mov.w	r1, #4294967295
 80086bc:	487e      	ldr	r0, [pc, #504]	; (80088b8 <cppLoop+0xc70>)
 80086be:	f7f9 fe85 	bl	80023cc <_ZN3LED2LREaa>
		break;
 80086c2:	f001 ba5d 	b.w	8009b80 <cppLoop+0x1f38>
		else if(joy_stick.getValue() == JOY_C){
 80086c6:	4880      	ldr	r0, [pc, #512]	; (80088c8 <cppLoop+0xc80>)
 80086c8:	f7f9 fd60 	bl	800218c <_ZN8JoyStick8getValueEv>
 80086cc:	4603      	mov	r3, r0
 80086ce:	2b02      	cmp	r3, #2
 80086d0:	bf0c      	ite	eq
 80086d2:	2301      	moveq	r3, #1
 80086d4:	2300      	movne	r3, #0
 80086d6:	b2db      	uxtb	r3, r3
 80086d8:	2b00      	cmp	r3, #0
 80086da:	f001 8251 	beq.w	8009b80 <cppLoop+0x1f38>
			led.LR(-1, 1);
 80086de:	2201      	movs	r2, #1
 80086e0:	f04f 31ff 	mov.w	r1, #4294967295
 80086e4:	4874      	ldr	r0, [pc, #464]	; (80088b8 <cppLoop+0xc70>)
 80086e6:	f7f9 fe71 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 80086ea:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80086ee:	f001 fb8b 	bl	8009e08 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
 80086f2:	2300      	movs	r3, #0
 80086f4:	9300      	str	r3, [sp, #0]
 80086f6:	4b72      	ldr	r3, [pc, #456]	; (80088c0 <cppLoop+0xc78>)
 80086f8:	2201      	movs	r2, #1
 80086fa:	4974      	ldr	r1, [pc, #464]	; (80088cc <cppLoop+0xc84>)
 80086fc:	4874      	ldr	r0, [pc, #464]	; (80088d0 <cppLoop+0xc88>)
 80086fe:	f7f9 f8bd 	bl	800187c <sd_write_array_float>
			line_trace.setTargetVelocity(adj_velocity);
 8008702:	4b6f      	ldr	r3, [pc, #444]	; (80088c0 <cppLoop+0xc78>)
 8008704:	edd3 7a00 	vldr	s15, [r3]
 8008708:	eeb0 0a67 	vmov.f32	s0, s15
 800870c:	4871      	ldr	r0, [pc, #452]	; (80088d4 <cppLoop+0xc8c>)
 800870e:	f7fb fb3e 	bl	8003d8e <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(-1, 0);
 8008712:	2200      	movs	r2, #0
 8008714:	f04f 31ff 	mov.w	r1, #4294967295
 8008718:	4867      	ldr	r0, [pc, #412]	; (80088b8 <cppLoop+0xc70>)
 800871a:	f7f9 fe57 	bl	80023cc <_ZN3LED2LREaa>
		break;
 800871e:	f001 ba2f 	b.w	8009b80 <cppLoop+0x1f38>

	case 3:
		led.fullColor('Y');
 8008722:	2159      	movs	r1, #89	; 0x59
 8008724:	4864      	ldr	r0, [pc, #400]	; (80088b8 <cppLoop+0xc70>)
 8008726:	f7f9 fd95 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 800872a:	f7f8 fcb9 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800872e:	2100      	movs	r1, #0
 8008730:	2000      	movs	r0, #0
 8008732:	f7f8 fcc5 	bl	80010c0 <lcd_locate>
		lcd_printf("2:   %3.1f", adj_max_velocity);
 8008736:	4b68      	ldr	r3, [pc, #416]	; (80088d8 <cppLoop+0xc90>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4618      	mov	r0, r3
 800873c:	f7f7 ff1c 	bl	8000578 <__aeabi_f2d>
 8008740:	4603      	mov	r3, r0
 8008742:	460c      	mov	r4, r1
 8008744:	461a      	mov	r2, r3
 8008746:	4623      	mov	r3, r4
 8008748:	4864      	ldr	r0, [pc, #400]	; (80088dc <cppLoop+0xc94>)
 800874a:	f7f8 fce3 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800874e:	2101      	movs	r1, #1
 8008750:	2000      	movs	r0, #0
 8008752:	f7f8 fcb5 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_min_velocity);
 8008756:	4b62      	ldr	r3, [pc, #392]	; (80088e0 <cppLoop+0xc98>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4618      	mov	r0, r3
 800875c:	f7f7 ff0c 	bl	8000578 <__aeabi_f2d>
 8008760:	4603      	mov	r3, r0
 8008762:	460c      	mov	r4, r1
 8008764:	461a      	mov	r2, r3
 8008766:	4623      	mov	r3, r4
 8008768:	485e      	ldr	r0, [pc, #376]	; (80088e4 <cppLoop+0xc9c>)
 800876a:	f7f8 fcd3 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800876e:	4856      	ldr	r0, [pc, #344]	; (80088c8 <cppLoop+0xc80>)
 8008770:	f7f9 fd0c 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008774:	4603      	mov	r3, r0
 8008776:	2b02      	cmp	r3, #2
 8008778:	bf0c      	ite	eq
 800877a:	2301      	moveq	r3, #1
 800877c:	2300      	movne	r3, #0
 800877e:	b2db      	uxtb	r3, r3
 8008780:	2b00      	cmp	r3, #0
 8008782:	f001 81ff 	beq.w	8009b84 <cppLoop+0x1f3c>
			HAL_Delay(500);
 8008786:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800878a:	f001 fb3d 	bl	8009e08 <HAL_Delay>

			led.LR(1, -1);
 800878e:	f04f 32ff 	mov.w	r2, #4294967295
 8008792:	2101      	movs	r1, #1
 8008794:	4848      	ldr	r0, [pc, #288]	; (80088b8 <cppLoop+0xc70>)
 8008796:	f7f9 fe19 	bl	80023cc <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 800879a:	2101      	movs	r1, #1
 800879c:	484d      	ldr	r0, [pc, #308]	; (80088d4 <cppLoop+0xc8c>)
 800879e:	f7fb fd09 	bl	80041b4 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity);
 80087a2:	4b4f      	ldr	r3, [pc, #316]	; (80088e0 <cppLoop+0xc98>)
 80087a4:	edd3 7a00 	vldr	s15, [r3]
 80087a8:	eeb0 0a67 	vmov.f32	s0, s15
 80087ac:	4849      	ldr	r0, [pc, #292]	; (80088d4 <cppLoop+0xc8c>)
 80087ae:	f7fb faee 	bl	8003d8e <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 80087b2:	4b49      	ldr	r3, [pc, #292]	; (80088d8 <cppLoop+0xc90>)
 80087b4:	edd3 7a00 	vldr	s15, [r3]
 80087b8:	eeb0 0a67 	vmov.f32	s0, s15
 80087bc:	4845      	ldr	r0, [pc, #276]	; (80088d4 <cppLoop+0xc8c>)
 80087be:	f7fb faf6 	bl	8003dae <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 80087c2:	4b47      	ldr	r3, [pc, #284]	; (80088e0 <cppLoop+0xc98>)
 80087c4:	edd3 7a00 	vldr	s15, [r3]
 80087c8:	eeb0 0a67 	vmov.f32	s0, s15
 80087cc:	4841      	ldr	r0, [pc, #260]	; (80088d4 <cppLoop+0xc8c>)
 80087ce:	f7fb fb0e 	bl	8003dee <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabele();
 80087d2:	4840      	ldr	r0, [pc, #256]	; (80088d4 <cppLoop+0xc8c>)
 80087d4:	f7fb fe1c 	bl	8004410 <_ZN9LineTrace20createVelocityTabeleEv>

			//HAL_Delay(3000);
			//esc.on(BLDC_POWER*1.2, BLDC_POWER, BLDC_POWER, BLDC_POWER);
			HAL_Delay(1000);
 80087d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80087dc:	f001 fb14 	bl	8009e08 <HAL_Delay>

			line_trace.running();
 80087e0:	483c      	ldr	r0, [pc, #240]	; (80088d4 <cppLoop+0xc8c>)
 80087e2:	f7fb fd25 	bl	8004230 <_ZN9LineTrace7runningEv>

			// BLDC off
			esc.off();
 80087e6:	4840      	ldr	r0, [pc, #256]	; (80088e8 <cppLoop+0xca0>)
 80087e8:	f7f8 fdcc 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(0, -1);
 80087ec:	f04f 32ff 	mov.w	r2, #4294967295
 80087f0:	2100      	movs	r1, #0
 80087f2:	4831      	ldr	r0, [pc, #196]	; (80088b8 <cppLoop+0xc70>)
 80087f4:	f7f9 fdea 	bl	80023cc <_ZN3LED2LREaa>
		}

		break;
 80087f8:	f001 b9c4 	b.w	8009b84 <cppLoop+0x1f3c>

	case 4:
		led.fullColor('G');
 80087fc:	2147      	movs	r1, #71	; 0x47
 80087fe:	482e      	ldr	r0, [pc, #184]	; (80088b8 <cppLoop+0xc70>)
 8008800:	f7f9 fd28 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008804:	f7f8 fc4c 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008808:	2100      	movs	r1, #0
 800880a:	2000      	movs	r0, #0
 800880c:	f7f8 fc58 	bl	80010c0 <lcd_locate>
		lcd_printf("2:   %3.1f", line_trace.getMaxVelocity());
 8008810:	4830      	ldr	r0, [pc, #192]	; (80088d4 <cppLoop+0xc8c>)
 8008812:	f7fb fb1c 	bl	8003e4e <_ZN9LineTrace14getMaxVelocityEv>
 8008816:	ee10 3a10 	vmov	r3, s0
 800881a:	4618      	mov	r0, r3
 800881c:	f7f7 feac 	bl	8000578 <__aeabi_f2d>
 8008820:	4603      	mov	r3, r0
 8008822:	460c      	mov	r4, r1
 8008824:	461a      	mov	r2, r3
 8008826:	4623      	mov	r3, r4
 8008828:	482c      	ldr	r0, [pc, #176]	; (80088dc <cppLoop+0xc94>)
 800882a:	f7f8 fc73 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800882e:	2101      	movs	r1, #1
 8008830:	2000      	movs	r0, #0
 8008832:	f7f8 fc45 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity());
 8008836:	4827      	ldr	r0, [pc, #156]	; (80088d4 <cppLoop+0xc8c>)
 8008838:	f7fb fb29 	bl	8003e8e <_ZN9LineTrace14getMinVelocityEv>
 800883c:	ee10 3a10 	vmov	r3, s0
 8008840:	4618      	mov	r0, r3
 8008842:	f7f7 fe99 	bl	8000578 <__aeabi_f2d>
 8008846:	4603      	mov	r3, r0
 8008848:	460c      	mov	r4, r1
 800884a:	461a      	mov	r2, r3
 800884c:	4623      	mov	r3, r4
 800884e:	481d      	ldr	r0, [pc, #116]	; (80088c4 <cppLoop+0xc7c>)
 8008850:	f7f8 fc60 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8008854:	481c      	ldr	r0, [pc, #112]	; (80088c8 <cppLoop+0xc80>)
 8008856:	f7f9 fc99 	bl	800218c <_ZN8JoyStick8getValueEv>
 800885a:	4603      	mov	r3, r0
 800885c:	2b08      	cmp	r3, #8
 800885e:	bf0c      	ite	eq
 8008860:	2301      	moveq	r3, #1
 8008862:	2300      	movne	r3, #0
 8008864:	b2db      	uxtb	r3, r3
 8008866:	2b00      	cmp	r3, #0
 8008868:	d042      	beq.n	80088f0 <cppLoop+0xca8>
			led.LR(-1, 1);
 800886a:	2201      	movs	r2, #1
 800886c:	f04f 31ff 	mov.w	r1, #4294967295
 8008870:	4811      	ldr	r0, [pc, #68]	; (80088b8 <cppLoop+0xc70>)
 8008872:	f7f9 fdab 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008876:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800887a:	f001 fac5 	bl	8009e08 <HAL_Delay>

			selector_vel++;
 800887e:	4b1b      	ldr	r3, [pc, #108]	; (80088ec <cppLoop+0xca4>)
 8008880:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008884:	b29b      	uxth	r3, r3
 8008886:	3301      	adds	r3, #1
 8008888:	b29b      	uxth	r3, r3
 800888a:	b21a      	sxth	r2, r3
 800888c:	4b17      	ldr	r3, [pc, #92]	; (80088ec <cppLoop+0xca4>)
 800888e:	801a      	strh	r2, [r3, #0]
			if(selector_vel >= 2) selector_vel = 0;
 8008890:	4b16      	ldr	r3, [pc, #88]	; (80088ec <cppLoop+0xca4>)
 8008892:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008896:	2b01      	cmp	r3, #1
 8008898:	dd02      	ble.n	80088a0 <cppLoop+0xc58>
 800889a:	4b14      	ldr	r3, [pc, #80]	; (80088ec <cppLoop+0xca4>)
 800889c:	2200      	movs	r2, #0
 800889e:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 80088a0:	2200      	movs	r2, #0
 80088a2:	f04f 31ff 	mov.w	r1, #4294967295
 80088a6:	4804      	ldr	r0, [pc, #16]	; (80088b8 <cppLoop+0xc70>)
 80088a8:	f7f9 fd90 	bl	80023cc <_ZN3LED2LREaa>
			line_trace.setMaxVelocity(adj_max_velocity);
			line_trace.setMinVelocity(adj_min_velocity);

			led.LR(-1, 0);
		}
		break;
 80088ac:	f001 b96c 	b.w	8009b88 <cppLoop+0x1f40>
 80088b0:	9999999a 	.word	0x9999999a
 80088b4:	3fb99999 	.word	0x3fb99999
 80088b8:	200005d0 	.word	0x200005d0
 80088bc:	08019f28 	.word	0x08019f28
 80088c0:	2004227c 	.word	0x2004227c
 80088c4:	08019f64 	.word	0x08019f64
 80088c8:	200005c4 	.word	0x200005c4
 80088cc:	08019f70 	.word	0x08019f70
 80088d0:	08019f08 	.word	0x08019f08
 80088d4:	2001db64 	.word	0x2001db64
 80088d8:	20042284 	.word	0x20042284
 80088dc:	08019f7c 	.word	0x08019f7c
 80088e0:	20042294 	.word	0x20042294
 80088e4:	08019f34 	.word	0x08019f34
 80088e8:	2001db60 	.word	0x2001db60
 80088ec:	20042248 	.word	0x20042248
		else if(joy_stick.getValue() == JOY_R){
 80088f0:	48a5      	ldr	r0, [pc, #660]	; (8008b88 <cppLoop+0xf40>)
 80088f2:	f7f9 fc4b 	bl	800218c <_ZN8JoyStick8getValueEv>
 80088f6:	4603      	mov	r3, r0
 80088f8:	2b10      	cmp	r3, #16
 80088fa:	bf0c      	ite	eq
 80088fc:	2301      	moveq	r3, #1
 80088fe:	2300      	movne	r3, #0
 8008900:	b2db      	uxtb	r3, r3
 8008902:	2b00      	cmp	r3, #0
 8008904:	d03c      	beq.n	8008980 <cppLoop+0xd38>
			led.LR(-1, 1);
 8008906:	2201      	movs	r2, #1
 8008908:	f04f 31ff 	mov.w	r1, #4294967295
 800890c:	489f      	ldr	r0, [pc, #636]	; (8008b8c <cppLoop+0xf44>)
 800890e:	f7f9 fd5d 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008912:	2064      	movs	r0, #100	; 0x64
 8008914:	f001 fa78 	bl	8009e08 <HAL_Delay>
			if(selector_vel == 0)
 8008918:	4b9d      	ldr	r3, [pc, #628]	; (8008b90 <cppLoop+0xf48>)
 800891a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d113      	bne.n	800894a <cppLoop+0xd02>
				adj_max_velocity = adj_max_velocity + 0.1;
 8008922:	4b9c      	ldr	r3, [pc, #624]	; (8008b94 <cppLoop+0xf4c>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4618      	mov	r0, r3
 8008928:	f7f7 fe26 	bl	8000578 <__aeabi_f2d>
 800892c:	a394      	add	r3, pc, #592	; (adr r3, 8008b80 <cppLoop+0xf38>)
 800892e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008932:	f7f7 fcc3 	bl	80002bc <__adddf3>
 8008936:	4603      	mov	r3, r0
 8008938:	460c      	mov	r4, r1
 800893a:	4618      	mov	r0, r3
 800893c:	4621      	mov	r1, r4
 800893e:	f7f8 f96b 	bl	8000c18 <__aeabi_d2f>
 8008942:	4602      	mov	r2, r0
 8008944:	4b93      	ldr	r3, [pc, #588]	; (8008b94 <cppLoop+0xf4c>)
 8008946:	601a      	str	r2, [r3, #0]
 8008948:	e012      	b.n	8008970 <cppLoop+0xd28>
				adj_min_velocity = adj_min_velocity + 0.1;
 800894a:	4b93      	ldr	r3, [pc, #588]	; (8008b98 <cppLoop+0xf50>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	4618      	mov	r0, r3
 8008950:	f7f7 fe12 	bl	8000578 <__aeabi_f2d>
 8008954:	a38a      	add	r3, pc, #552	; (adr r3, 8008b80 <cppLoop+0xf38>)
 8008956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800895a:	f7f7 fcaf 	bl	80002bc <__adddf3>
 800895e:	4603      	mov	r3, r0
 8008960:	460c      	mov	r4, r1
 8008962:	4618      	mov	r0, r3
 8008964:	4621      	mov	r1, r4
 8008966:	f7f8 f957 	bl	8000c18 <__aeabi_d2f>
 800896a:	4602      	mov	r2, r0
 800896c:	4b8a      	ldr	r3, [pc, #552]	; (8008b98 <cppLoop+0xf50>)
 800896e:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008970:	2200      	movs	r2, #0
 8008972:	f04f 31ff 	mov.w	r1, #4294967295
 8008976:	4885      	ldr	r0, [pc, #532]	; (8008b8c <cppLoop+0xf44>)
 8008978:	f7f9 fd28 	bl	80023cc <_ZN3LED2LREaa>
		break;
 800897c:	f001 b904 	b.w	8009b88 <cppLoop+0x1f40>
		else if(joy_stick.getValue() == JOY_L){
 8008980:	4881      	ldr	r0, [pc, #516]	; (8008b88 <cppLoop+0xf40>)
 8008982:	f7f9 fc03 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008986:	4603      	mov	r3, r0
 8008988:	2b01      	cmp	r3, #1
 800898a:	bf0c      	ite	eq
 800898c:	2301      	moveq	r3, #1
 800898e:	2300      	movne	r3, #0
 8008990:	b2db      	uxtb	r3, r3
 8008992:	2b00      	cmp	r3, #0
 8008994:	d03c      	beq.n	8008a10 <cppLoop+0xdc8>
			led.LR(-1, 1);
 8008996:	2201      	movs	r2, #1
 8008998:	f04f 31ff 	mov.w	r1, #4294967295
 800899c:	487b      	ldr	r0, [pc, #492]	; (8008b8c <cppLoop+0xf44>)
 800899e:	f7f9 fd15 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 80089a2:	2064      	movs	r0, #100	; 0x64
 80089a4:	f001 fa30 	bl	8009e08 <HAL_Delay>
			if(selector_vel == 0)
 80089a8:	4b79      	ldr	r3, [pc, #484]	; (8008b90 <cppLoop+0xf48>)
 80089aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d113      	bne.n	80089da <cppLoop+0xd92>
				adj_max_velocity = adj_max_velocity - 0.1;
 80089b2:	4b78      	ldr	r3, [pc, #480]	; (8008b94 <cppLoop+0xf4c>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4618      	mov	r0, r3
 80089b8:	f7f7 fdde 	bl	8000578 <__aeabi_f2d>
 80089bc:	a370      	add	r3, pc, #448	; (adr r3, 8008b80 <cppLoop+0xf38>)
 80089be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c2:	f7f7 fc79 	bl	80002b8 <__aeabi_dsub>
 80089c6:	4603      	mov	r3, r0
 80089c8:	460c      	mov	r4, r1
 80089ca:	4618      	mov	r0, r3
 80089cc:	4621      	mov	r1, r4
 80089ce:	f7f8 f923 	bl	8000c18 <__aeabi_d2f>
 80089d2:	4602      	mov	r2, r0
 80089d4:	4b6f      	ldr	r3, [pc, #444]	; (8008b94 <cppLoop+0xf4c>)
 80089d6:	601a      	str	r2, [r3, #0]
 80089d8:	e012      	b.n	8008a00 <cppLoop+0xdb8>
				adj_min_velocity = adj_min_velocity - 0.1;
 80089da:	4b6f      	ldr	r3, [pc, #444]	; (8008b98 <cppLoop+0xf50>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4618      	mov	r0, r3
 80089e0:	f7f7 fdca 	bl	8000578 <__aeabi_f2d>
 80089e4:	a366      	add	r3, pc, #408	; (adr r3, 8008b80 <cppLoop+0xf38>)
 80089e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ea:	f7f7 fc65 	bl	80002b8 <__aeabi_dsub>
 80089ee:	4603      	mov	r3, r0
 80089f0:	460c      	mov	r4, r1
 80089f2:	4618      	mov	r0, r3
 80089f4:	4621      	mov	r1, r4
 80089f6:	f7f8 f90f 	bl	8000c18 <__aeabi_d2f>
 80089fa:	4602      	mov	r2, r0
 80089fc:	4b66      	ldr	r3, [pc, #408]	; (8008b98 <cppLoop+0xf50>)
 80089fe:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008a00:	2200      	movs	r2, #0
 8008a02:	f04f 31ff 	mov.w	r1, #4294967295
 8008a06:	4861      	ldr	r0, [pc, #388]	; (8008b8c <cppLoop+0xf44>)
 8008a08:	f7f9 fce0 	bl	80023cc <_ZN3LED2LREaa>
		break;
 8008a0c:	f001 b8bc 	b.w	8009b88 <cppLoop+0x1f40>
		else if(joy_stick.getValue() == JOY_C){
 8008a10:	485d      	ldr	r0, [pc, #372]	; (8008b88 <cppLoop+0xf40>)
 8008a12:	f7f9 fbbb 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008a16:	4603      	mov	r3, r0
 8008a18:	2b02      	cmp	r3, #2
 8008a1a:	bf0c      	ite	eq
 8008a1c:	2301      	moveq	r3, #1
 8008a1e:	2300      	movne	r3, #0
 8008a20:	b2db      	uxtb	r3, r3
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	f001 80b0 	beq.w	8009b88 <cppLoop+0x1f40>
			led.LR(-1, 1);
 8008a28:	2201      	movs	r2, #1
 8008a2a:	f04f 31ff 	mov.w	r1, #4294967295
 8008a2e:	4857      	ldr	r0, [pc, #348]	; (8008b8c <cppLoop+0xf44>)
 8008a30:	f7f9 fccc 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008a34:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008a38:	f001 f9e6 	bl	8009e08 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	9300      	str	r3, [sp, #0]
 8008a40:	4b54      	ldr	r3, [pc, #336]	; (8008b94 <cppLoop+0xf4c>)
 8008a42:	2201      	movs	r2, #1
 8008a44:	4955      	ldr	r1, [pc, #340]	; (8008b9c <cppLoop+0xf54>)
 8008a46:	4856      	ldr	r0, [pc, #344]	; (8008ba0 <cppLoop+0xf58>)
 8008a48:	f7f8 ff18 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "MINVEL.TXT", 1, &adj_min_velocity, OVER_WRITE);
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	9300      	str	r3, [sp, #0]
 8008a50:	4b51      	ldr	r3, [pc, #324]	; (8008b98 <cppLoop+0xf50>)
 8008a52:	2201      	movs	r2, #1
 8008a54:	4953      	ldr	r1, [pc, #332]	; (8008ba4 <cppLoop+0xf5c>)
 8008a56:	4852      	ldr	r0, [pc, #328]	; (8008ba0 <cppLoop+0xf58>)
 8008a58:	f7f8 ff10 	bl	800187c <sd_write_array_float>
			line_trace.setMaxVelocity(adj_max_velocity);
 8008a5c:	4b4d      	ldr	r3, [pc, #308]	; (8008b94 <cppLoop+0xf4c>)
 8008a5e:	edd3 7a00 	vldr	s15, [r3]
 8008a62:	eeb0 0a67 	vmov.f32	s0, s15
 8008a66:	4850      	ldr	r0, [pc, #320]	; (8008ba8 <cppLoop+0xf60>)
 8008a68:	f7fb f9a1 	bl	8003dae <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 8008a6c:	4b4a      	ldr	r3, [pc, #296]	; (8008b98 <cppLoop+0xf50>)
 8008a6e:	edd3 7a00 	vldr	s15, [r3]
 8008a72:	eeb0 0a67 	vmov.f32	s0, s15
 8008a76:	484c      	ldr	r0, [pc, #304]	; (8008ba8 <cppLoop+0xf60>)
 8008a78:	f7fb f9b9 	bl	8003dee <_ZN9LineTrace14setMinVelocityEf>
			led.LR(-1, 0);
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	f04f 31ff 	mov.w	r1, #4294967295
 8008a82:	4842      	ldr	r0, [pc, #264]	; (8008b8c <cppLoop+0xf44>)
 8008a84:	f7f9 fca2 	bl	80023cc <_ZN3LED2LREaa>
		break;
 8008a88:	f001 b87e 	b.w	8009b88 <cppLoop+0x1f40>

	case 5:
		led.fullColor('M');
 8008a8c:	214d      	movs	r1, #77	; 0x4d
 8008a8e:	483f      	ldr	r0, [pc, #252]	; (8008b8c <cppLoop+0xf44>)
 8008a90:	f7f9 fbe0 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008a94:	f7f8 fb04 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008a98:	2100      	movs	r1, #0
 8008a9a:	2000      	movs	r0, #0
 8008a9c:	f7f8 fb10 	bl	80010c0 <lcd_locate>
		lcd_printf("3:   %3.1f", adj_max_velocity2);
 8008aa0:	4b42      	ldr	r3, [pc, #264]	; (8008bac <cppLoop+0xf64>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	f7f7 fd67 	bl	8000578 <__aeabi_f2d>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	460c      	mov	r4, r1
 8008aae:	461a      	mov	r2, r3
 8008ab0:	4623      	mov	r3, r4
 8008ab2:	483f      	ldr	r0, [pc, #252]	; (8008bb0 <cppLoop+0xf68>)
 8008ab4:	f7f8 fb2e 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008ab8:	2101      	movs	r1, #1
 8008aba:	2000      	movs	r0, #0
 8008abc:	f7f8 fb00 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_min_velocity2);
 8008ac0:	4b3c      	ldr	r3, [pc, #240]	; (8008bb4 <cppLoop+0xf6c>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f7f7 fd57 	bl	8000578 <__aeabi_f2d>
 8008aca:	4603      	mov	r3, r0
 8008acc:	460c      	mov	r4, r1
 8008ace:	461a      	mov	r2, r3
 8008ad0:	4623      	mov	r3, r4
 8008ad2:	4839      	ldr	r0, [pc, #228]	; (8008bb8 <cppLoop+0xf70>)
 8008ad4:	f7f8 fb1e 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8008ad8:	482b      	ldr	r0, [pc, #172]	; (8008b88 <cppLoop+0xf40>)
 8008ada:	f7f9 fb57 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008ade:	4603      	mov	r3, r0
 8008ae0:	2b02      	cmp	r3, #2
 8008ae2:	bf0c      	ite	eq
 8008ae4:	2301      	moveq	r3, #1
 8008ae6:	2300      	movne	r3, #0
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	f001 804e 	beq.w	8009b8c <cppLoop+0x1f44>
			HAL_Delay(500);
 8008af0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008af4:	f001 f988 	bl	8009e08 <HAL_Delay>

			led.LR(1, -1);
 8008af8:	f04f 32ff 	mov.w	r2, #4294967295
 8008afc:	2101      	movs	r1, #1
 8008afe:	4823      	ldr	r0, [pc, #140]	; (8008b8c <cppLoop+0xf44>)
 8008b00:	f7f9 fc64 	bl	80023cc <_ZN3LED2LREaa>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 8008b04:	4b2d      	ldr	r3, [pc, #180]	; (8008bbc <cppLoop+0xf74>)
 8008b06:	edd3 7a00 	vldr	s15, [r3]
 8008b0a:	4b2d      	ldr	r3, [pc, #180]	; (8008bc0 <cppLoop+0xf78>)
 8008b0c:	ed93 7a00 	vldr	s14, [r3]
 8008b10:	4b2c      	ldr	r3, [pc, #176]	; (8008bc4 <cppLoop+0xf7c>)
 8008b12:	edd3 6a00 	vldr	s13, [r3]
 8008b16:	eeb0 1a66 	vmov.f32	s2, s13
 8008b1a:	eef0 0a47 	vmov.f32	s1, s14
 8008b1e:	eeb0 0a67 	vmov.f32	s0, s15
 8008b22:	4821      	ldr	r0, [pc, #132]	; (8008ba8 <cppLoop+0xf60>)
 8008b24:	f7fb f898 	bl	8003c58 <_ZN9LineTrace7setGainEfff>
			line_trace.setMode(THIRD_RUNNING);
 8008b28:	2102      	movs	r1, #2
 8008b2a:	481f      	ldr	r0, [pc, #124]	; (8008ba8 <cppLoop+0xf60>)
 8008b2c:	f7fb fb42 	bl	80041b4 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity2);
 8008b30:	4b20      	ldr	r3, [pc, #128]	; (8008bb4 <cppLoop+0xf6c>)
 8008b32:	edd3 7a00 	vldr	s15, [r3]
 8008b36:	eeb0 0a67 	vmov.f32	s0, s15
 8008b3a:	481b      	ldr	r0, [pc, #108]	; (8008ba8 <cppLoop+0xf60>)
 8008b3c:	f7fb f927 	bl	8003d8e <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 8008b40:	4b1a      	ldr	r3, [pc, #104]	; (8008bac <cppLoop+0xf64>)
 8008b42:	edd3 7a00 	vldr	s15, [r3]
 8008b46:	eeb0 0a67 	vmov.f32	s0, s15
 8008b4a:	4817      	ldr	r0, [pc, #92]	; (8008ba8 <cppLoop+0xf60>)
 8008b4c:	f7fb f93f 	bl	8003dce <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.setMinVelocity2(adj_min_velocity2);
 8008b50:	4b18      	ldr	r3, [pc, #96]	; (8008bb4 <cppLoop+0xf6c>)
 8008b52:	edd3 7a00 	vldr	s15, [r3]
 8008b56:	eeb0 0a67 	vmov.f32	s0, s15
 8008b5a:	4813      	ldr	r0, [pc, #76]	; (8008ba8 <cppLoop+0xf60>)
 8008b5c:	f7fb f957 	bl	8003e0e <_ZN9LineTrace15setMinVelocity2Ef>
			line_trace.createVelocityTabele();
 8008b60:	4811      	ldr	r0, [pc, #68]	; (8008ba8 <cppLoop+0xf60>)
 8008b62:	f7fb fc55 	bl	8004410 <_ZN9LineTrace20createVelocityTabeleEv>

			line_trace.running();
 8008b66:	4810      	ldr	r0, [pc, #64]	; (8008ba8 <cppLoop+0xf60>)
 8008b68:	f7fb fb62 	bl	8004230 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8008b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b70:	2100      	movs	r1, #0
 8008b72:	4806      	ldr	r0, [pc, #24]	; (8008b8c <cppLoop+0xf44>)
 8008b74:	f7f9 fc2a 	bl	80023cc <_ZN3LED2LREaa>
		}

		break;
 8008b78:	f001 b808 	b.w	8009b8c <cppLoop+0x1f44>
 8008b7c:	f3af 8000 	nop.w
 8008b80:	9999999a 	.word	0x9999999a
 8008b84:	3fb99999 	.word	0x3fb99999
 8008b88:	200005c4 	.word	0x200005c4
 8008b8c:	200005d0 	.word	0x200005d0
 8008b90:	20042248 	.word	0x20042248
 8008b94:	20042284 	.word	0x20042284
 8008b98:	20042294 	.word	0x20042294
 8008b9c:	08019f88 	.word	0x08019f88
 8008ba0:	08019f08 	.word	0x08019f08
 8008ba4:	08019f94 	.word	0x08019f94
 8008ba8:	2001db64 	.word	0x2001db64
 8008bac:	2004228c 	.word	0x2004228c
 8008bb0:	08019fa0 	.word	0x08019fa0
 8008bb4:	2004229c 	.word	0x2004229c
 8008bb8:	08019f34 	.word	0x08019f34
 8008bbc:	2004224c 	.word	0x2004224c
 8008bc0:	20042254 	.word	0x20042254
 8008bc4:	2004225c 	.word	0x2004225c

	case 6:
		led.fullColor('R');
 8008bc8:	2152      	movs	r1, #82	; 0x52
 8008bca:	4895      	ldr	r0, [pc, #596]	; (8008e20 <cppLoop+0x11d8>)
 8008bcc:	f7f9 fb42 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008bd0:	f7f8 fa66 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008bd4:	2100      	movs	r1, #0
 8008bd6:	2000      	movs	r0, #0
 8008bd8:	f7f8 fa72 	bl	80010c0 <lcd_locate>
		lcd_printf("3:   %3.1f", line_trace.getMaxVelocity2());
 8008bdc:	4891      	ldr	r0, [pc, #580]	; (8008e24 <cppLoop+0x11dc>)
 8008bde:	f7fb f946 	bl	8003e6e <_ZN9LineTrace15getMaxVelocity2Ev>
 8008be2:	ee10 3a10 	vmov	r3, s0
 8008be6:	4618      	mov	r0, r3
 8008be8:	f7f7 fcc6 	bl	8000578 <__aeabi_f2d>
 8008bec:	4603      	mov	r3, r0
 8008bee:	460c      	mov	r4, r1
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	4623      	mov	r3, r4
 8008bf4:	488c      	ldr	r0, [pc, #560]	; (8008e28 <cppLoop+0x11e0>)
 8008bf6:	f7f8 fa8d 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008bfa:	2101      	movs	r1, #1
 8008bfc:	2000      	movs	r0, #0
 8008bfe:	f7f8 fa5f 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity2());
 8008c02:	4888      	ldr	r0, [pc, #544]	; (8008e24 <cppLoop+0x11dc>)
 8008c04:	f7fb f953 	bl	8003eae <_ZN9LineTrace15getMinVelocity2Ev>
 8008c08:	ee10 3a10 	vmov	r3, s0
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	f7f7 fcb3 	bl	8000578 <__aeabi_f2d>
 8008c12:	4603      	mov	r3, r0
 8008c14:	460c      	mov	r4, r1
 8008c16:	461a      	mov	r2, r3
 8008c18:	4623      	mov	r3, r4
 8008c1a:	4884      	ldr	r0, [pc, #528]	; (8008e2c <cppLoop+0x11e4>)
 8008c1c:	f7f8 fa7a 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8008c20:	4883      	ldr	r0, [pc, #524]	; (8008e30 <cppLoop+0x11e8>)
 8008c22:	f7f9 fab3 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008c26:	4603      	mov	r3, r0
 8008c28:	2b08      	cmp	r3, #8
 8008c2a:	bf0c      	ite	eq
 8008c2c:	2301      	moveq	r3, #1
 8008c2e:	2300      	movne	r3, #0
 8008c30:	b2db      	uxtb	r3, r3
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d022      	beq.n	8008c7c <cppLoop+0x1034>
			led.LR(-1, 1);
 8008c36:	2201      	movs	r2, #1
 8008c38:	f04f 31ff 	mov.w	r1, #4294967295
 8008c3c:	4878      	ldr	r0, [pc, #480]	; (8008e20 <cppLoop+0x11d8>)
 8008c3e:	f7f9 fbc5 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008c42:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008c46:	f001 f8df 	bl	8009e08 <HAL_Delay>

			selector_vel2++;
 8008c4a:	4b7a      	ldr	r3, [pc, #488]	; (8008e34 <cppLoop+0x11ec>)
 8008c4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	3301      	adds	r3, #1
 8008c54:	b29b      	uxth	r3, r3
 8008c56:	b21a      	sxth	r2, r3
 8008c58:	4b76      	ldr	r3, [pc, #472]	; (8008e34 <cppLoop+0x11ec>)
 8008c5a:	801a      	strh	r2, [r3, #0]
			if(selector_vel2 >= 2) selector_vel2 = 0;
 8008c5c:	4b75      	ldr	r3, [pc, #468]	; (8008e34 <cppLoop+0x11ec>)
 8008c5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	dd02      	ble.n	8008c6c <cppLoop+0x1024>
 8008c66:	4b73      	ldr	r3, [pc, #460]	; (8008e34 <cppLoop+0x11ec>)
 8008c68:	2200      	movs	r2, #0
 8008c6a:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	f04f 31ff 	mov.w	r1, #4294967295
 8008c72:	486b      	ldr	r0, [pc, #428]	; (8008e20 <cppLoop+0x11d8>)
 8008c74:	f7f9 fbaa 	bl	80023cc <_ZN3LED2LREaa>
			line_trace.setMinVelocity2(adj_min_velocity2);

			led.LR(-1, 0);
		}

		break;
 8008c78:	f000 bf8a 	b.w	8009b90 <cppLoop+0x1f48>
		else if(joy_stick.getValue() == JOY_R){
 8008c7c:	486c      	ldr	r0, [pc, #432]	; (8008e30 <cppLoop+0x11e8>)
 8008c7e:	f7f9 fa85 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008c82:	4603      	mov	r3, r0
 8008c84:	2b10      	cmp	r3, #16
 8008c86:	bf0c      	ite	eq
 8008c88:	2301      	moveq	r3, #1
 8008c8a:	2300      	movne	r3, #0
 8008c8c:	b2db      	uxtb	r3, r3
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d03c      	beq.n	8008d0c <cppLoop+0x10c4>
			led.LR(-1, 1);
 8008c92:	2201      	movs	r2, #1
 8008c94:	f04f 31ff 	mov.w	r1, #4294967295
 8008c98:	4861      	ldr	r0, [pc, #388]	; (8008e20 <cppLoop+0x11d8>)
 8008c9a:	f7f9 fb97 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008c9e:	2064      	movs	r0, #100	; 0x64
 8008ca0:	f001 f8b2 	bl	8009e08 <HAL_Delay>
			if(selector_vel2 == 0)
 8008ca4:	4b63      	ldr	r3, [pc, #396]	; (8008e34 <cppLoop+0x11ec>)
 8008ca6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d113      	bne.n	8008cd6 <cppLoop+0x108e>
				adj_max_velocity2 = adj_max_velocity2 + 0.1;
 8008cae:	4b62      	ldr	r3, [pc, #392]	; (8008e38 <cppLoop+0x11f0>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f7f7 fc60 	bl	8000578 <__aeabi_f2d>
 8008cb8:	a357      	add	r3, pc, #348	; (adr r3, 8008e18 <cppLoop+0x11d0>)
 8008cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cbe:	f7f7 fafd 	bl	80002bc <__adddf3>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	460c      	mov	r4, r1
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	4621      	mov	r1, r4
 8008cca:	f7f7 ffa5 	bl	8000c18 <__aeabi_d2f>
 8008cce:	4602      	mov	r2, r0
 8008cd0:	4b59      	ldr	r3, [pc, #356]	; (8008e38 <cppLoop+0x11f0>)
 8008cd2:	601a      	str	r2, [r3, #0]
 8008cd4:	e012      	b.n	8008cfc <cppLoop+0x10b4>
				adj_min_velocity2 = adj_min_velocity2 + 0.1;
 8008cd6:	4b59      	ldr	r3, [pc, #356]	; (8008e3c <cppLoop+0x11f4>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f7f7 fc4c 	bl	8000578 <__aeabi_f2d>
 8008ce0:	a34d      	add	r3, pc, #308	; (adr r3, 8008e18 <cppLoop+0x11d0>)
 8008ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce6:	f7f7 fae9 	bl	80002bc <__adddf3>
 8008cea:	4603      	mov	r3, r0
 8008cec:	460c      	mov	r4, r1
 8008cee:	4618      	mov	r0, r3
 8008cf0:	4621      	mov	r1, r4
 8008cf2:	f7f7 ff91 	bl	8000c18 <__aeabi_d2f>
 8008cf6:	4602      	mov	r2, r0
 8008cf8:	4b50      	ldr	r3, [pc, #320]	; (8008e3c <cppLoop+0x11f4>)
 8008cfa:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	f04f 31ff 	mov.w	r1, #4294967295
 8008d02:	4847      	ldr	r0, [pc, #284]	; (8008e20 <cppLoop+0x11d8>)
 8008d04:	f7f9 fb62 	bl	80023cc <_ZN3LED2LREaa>
		break;
 8008d08:	f000 bf42 	b.w	8009b90 <cppLoop+0x1f48>
		else if(joy_stick.getValue() == JOY_L){
 8008d0c:	4848      	ldr	r0, [pc, #288]	; (8008e30 <cppLoop+0x11e8>)
 8008d0e:	f7f9 fa3d 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008d12:	4603      	mov	r3, r0
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	bf0c      	ite	eq
 8008d18:	2301      	moveq	r3, #1
 8008d1a:	2300      	movne	r3, #0
 8008d1c:	b2db      	uxtb	r3, r3
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d03c      	beq.n	8008d9c <cppLoop+0x1154>
			led.LR(-1, 1);
 8008d22:	2201      	movs	r2, #1
 8008d24:	f04f 31ff 	mov.w	r1, #4294967295
 8008d28:	483d      	ldr	r0, [pc, #244]	; (8008e20 <cppLoop+0x11d8>)
 8008d2a:	f7f9 fb4f 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008d2e:	2064      	movs	r0, #100	; 0x64
 8008d30:	f001 f86a 	bl	8009e08 <HAL_Delay>
			if(selector_vel2 == 0)
 8008d34:	4b3f      	ldr	r3, [pc, #252]	; (8008e34 <cppLoop+0x11ec>)
 8008d36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d113      	bne.n	8008d66 <cppLoop+0x111e>
				adj_max_velocity2 = adj_max_velocity2 - 0.1;
 8008d3e:	4b3e      	ldr	r3, [pc, #248]	; (8008e38 <cppLoop+0x11f0>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4618      	mov	r0, r3
 8008d44:	f7f7 fc18 	bl	8000578 <__aeabi_f2d>
 8008d48:	a333      	add	r3, pc, #204	; (adr r3, 8008e18 <cppLoop+0x11d0>)
 8008d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d4e:	f7f7 fab3 	bl	80002b8 <__aeabi_dsub>
 8008d52:	4603      	mov	r3, r0
 8008d54:	460c      	mov	r4, r1
 8008d56:	4618      	mov	r0, r3
 8008d58:	4621      	mov	r1, r4
 8008d5a:	f7f7 ff5d 	bl	8000c18 <__aeabi_d2f>
 8008d5e:	4602      	mov	r2, r0
 8008d60:	4b35      	ldr	r3, [pc, #212]	; (8008e38 <cppLoop+0x11f0>)
 8008d62:	601a      	str	r2, [r3, #0]
 8008d64:	e012      	b.n	8008d8c <cppLoop+0x1144>
				adj_min_velocity2 = adj_min_velocity2 - 0.1;
 8008d66:	4b35      	ldr	r3, [pc, #212]	; (8008e3c <cppLoop+0x11f4>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f7f7 fc04 	bl	8000578 <__aeabi_f2d>
 8008d70:	a329      	add	r3, pc, #164	; (adr r3, 8008e18 <cppLoop+0x11d0>)
 8008d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d76:	f7f7 fa9f 	bl	80002b8 <__aeabi_dsub>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	460c      	mov	r4, r1
 8008d7e:	4618      	mov	r0, r3
 8008d80:	4621      	mov	r1, r4
 8008d82:	f7f7 ff49 	bl	8000c18 <__aeabi_d2f>
 8008d86:	4602      	mov	r2, r0
 8008d88:	4b2c      	ldr	r3, [pc, #176]	; (8008e3c <cppLoop+0x11f4>)
 8008d8a:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	f04f 31ff 	mov.w	r1, #4294967295
 8008d92:	4823      	ldr	r0, [pc, #140]	; (8008e20 <cppLoop+0x11d8>)
 8008d94:	f7f9 fb1a 	bl	80023cc <_ZN3LED2LREaa>
		break;
 8008d98:	f000 befa 	b.w	8009b90 <cppLoop+0x1f48>
		else if(joy_stick.getValue() == JOY_C){
 8008d9c:	4824      	ldr	r0, [pc, #144]	; (8008e30 <cppLoop+0x11e8>)
 8008d9e:	f7f9 f9f5 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008da2:	4603      	mov	r3, r0
 8008da4:	2b02      	cmp	r3, #2
 8008da6:	bf0c      	ite	eq
 8008da8:	2301      	moveq	r3, #1
 8008daa:	2300      	movne	r3, #0
 8008dac:	b2db      	uxtb	r3, r3
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	f000 86ee 	beq.w	8009b90 <cppLoop+0x1f48>
			led.LR(-1, 1);
 8008db4:	2201      	movs	r2, #1
 8008db6:	f04f 31ff 	mov.w	r1, #4294967295
 8008dba:	4819      	ldr	r0, [pc, #100]	; (8008e20 <cppLoop+0x11d8>)
 8008dbc:	f7f9 fb06 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008dc0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008dc4:	f001 f820 	bl	8009e08 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL3.TXT", 1, &adj_max_velocity2, OVER_WRITE);
 8008dc8:	2300      	movs	r3, #0
 8008dca:	9300      	str	r3, [sp, #0]
 8008dcc:	4b1a      	ldr	r3, [pc, #104]	; (8008e38 <cppLoop+0x11f0>)
 8008dce:	2201      	movs	r2, #1
 8008dd0:	491b      	ldr	r1, [pc, #108]	; (8008e40 <cppLoop+0x11f8>)
 8008dd2:	481c      	ldr	r0, [pc, #112]	; (8008e44 <cppLoop+0x11fc>)
 8008dd4:	f7f8 fd52 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "MINVEL2.TXT", 1, &adj_min_velocity2, OVER_WRITE);
 8008dd8:	2300      	movs	r3, #0
 8008dda:	9300      	str	r3, [sp, #0]
 8008ddc:	4b17      	ldr	r3, [pc, #92]	; (8008e3c <cppLoop+0x11f4>)
 8008dde:	2201      	movs	r2, #1
 8008de0:	4919      	ldr	r1, [pc, #100]	; (8008e48 <cppLoop+0x1200>)
 8008de2:	4818      	ldr	r0, [pc, #96]	; (8008e44 <cppLoop+0x11fc>)
 8008de4:	f7f8 fd4a 	bl	800187c <sd_write_array_float>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 8008de8:	4b13      	ldr	r3, [pc, #76]	; (8008e38 <cppLoop+0x11f0>)
 8008dea:	edd3 7a00 	vldr	s15, [r3]
 8008dee:	eeb0 0a67 	vmov.f32	s0, s15
 8008df2:	480c      	ldr	r0, [pc, #48]	; (8008e24 <cppLoop+0x11dc>)
 8008df4:	f7fa ffeb 	bl	8003dce <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.setMinVelocity2(adj_min_velocity2);
 8008df8:	4b10      	ldr	r3, [pc, #64]	; (8008e3c <cppLoop+0x11f4>)
 8008dfa:	edd3 7a00 	vldr	s15, [r3]
 8008dfe:	eeb0 0a67 	vmov.f32	s0, s15
 8008e02:	4808      	ldr	r0, [pc, #32]	; (8008e24 <cppLoop+0x11dc>)
 8008e04:	f7fb f803 	bl	8003e0e <_ZN9LineTrace15setMinVelocity2Ef>
			led.LR(-1, 0);
 8008e08:	2200      	movs	r2, #0
 8008e0a:	f04f 31ff 	mov.w	r1, #4294967295
 8008e0e:	4804      	ldr	r0, [pc, #16]	; (8008e20 <cppLoop+0x11d8>)
 8008e10:	f7f9 fadc 	bl	80023cc <_ZN3LED2LREaa>
		break;
 8008e14:	f000 bebc 	b.w	8009b90 <cppLoop+0x1f48>
 8008e18:	9999999a 	.word	0x9999999a
 8008e1c:	3fb99999 	.word	0x3fb99999
 8008e20:	200005d0 	.word	0x200005d0
 8008e24:	2001db64 	.word	0x2001db64
 8008e28:	08019fa0 	.word	0x08019fa0
 8008e2c:	08019f64 	.word	0x08019f64
 8008e30:	200005c4 	.word	0x200005c4
 8008e34:	2004224a 	.word	0x2004224a
 8008e38:	2004228c 	.word	0x2004228c
 8008e3c:	2004229c 	.word	0x2004229c
 8008e40:	08019fac 	.word	0x08019fac
 8008e44:	08019f08 	.word	0x08019f08
 8008e48:	08019fb8 	.word	0x08019fb8

	case 7:
		led.fullColor('W');
 8008e4c:	2157      	movs	r1, #87	; 0x57
 8008e4e:	48c2      	ldr	r0, [pc, #776]	; (8009158 <cppLoop+0x1510>)
 8008e50:	f7f9 fa00 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 8008e54:	f7f8 f924 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008e58:	2100      	movs	r1, #0
 8008e5a:	2000      	movs	r0, #0
 8008e5c:	f7f8 f930 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC:%4.1f", line_trace.getMaxAcc());
 8008e60:	48be      	ldr	r0, [pc, #760]	; (800915c <cppLoop+0x1514>)
 8008e62:	f7fb f868 	bl	8003f36 <_ZN9LineTrace9getMaxAccEv>
 8008e66:	ee10 3a10 	vmov	r3, s0
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f7f7 fb84 	bl	8000578 <__aeabi_f2d>
 8008e70:	4603      	mov	r3, r0
 8008e72:	460c      	mov	r4, r1
 8008e74:	461a      	mov	r2, r3
 8008e76:	4623      	mov	r3, r4
 8008e78:	48b9      	ldr	r0, [pc, #740]	; (8009160 <cppLoop+0x1518>)
 8008e7a:	f7f8 f94b 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008e7e:	2101      	movs	r1, #1
 8008e80:	2000      	movs	r0, #0
 8008e82:	f7f8 f91d 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC:%4.1f", line_trace.getMaxDec());
 8008e86:	48b5      	ldr	r0, [pc, #724]	; (800915c <cppLoop+0x1514>)
 8008e88:	f7fb f88b 	bl	8003fa2 <_ZN9LineTrace9getMaxDecEv>
 8008e8c:	ee10 3a10 	vmov	r3, s0
 8008e90:	4618      	mov	r0, r3
 8008e92:	f7f7 fb71 	bl	8000578 <__aeabi_f2d>
 8008e96:	4603      	mov	r3, r0
 8008e98:	460c      	mov	r4, r1
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	4623      	mov	r3, r4
 8008e9e:	48b1      	ldr	r0, [pc, #708]	; (8009164 <cppLoop+0x151c>)
 8008ea0:	f7f8 f938 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8008ea4:	48b0      	ldr	r0, [pc, #704]	; (8009168 <cppLoop+0x1520>)
 8008ea6:	f7f9 f971 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	2b08      	cmp	r3, #8
 8008eae:	bf0c      	ite	eq
 8008eb0:	2301      	moveq	r3, #1
 8008eb2:	2300      	movne	r3, #0
 8008eb4:	b2db      	uxtb	r3, r3
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d022      	beq.n	8008f00 <cppLoop+0x12b8>
			led.LR(-1, 1);
 8008eba:	2201      	movs	r2, #1
 8008ebc:	f04f 31ff 	mov.w	r1, #4294967295
 8008ec0:	48a5      	ldr	r0, [pc, #660]	; (8009158 <cppLoop+0x1510>)
 8008ec2:	f7f9 fa83 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008ec6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008eca:	f000 ff9d 	bl	8009e08 <HAL_Delay>

			selector_acc++;
 8008ece:	4ba7      	ldr	r3, [pc, #668]	; (800916c <cppLoop+0x1524>)
 8008ed0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008ed4:	b29b      	uxth	r3, r3
 8008ed6:	3301      	adds	r3, #1
 8008ed8:	b29b      	uxth	r3, r3
 8008eda:	b21a      	sxth	r2, r3
 8008edc:	4ba3      	ldr	r3, [pc, #652]	; (800916c <cppLoop+0x1524>)
 8008ede:	801a      	strh	r2, [r3, #0]
			if(selector_acc >= 2) selector_acc = 0;
 8008ee0:	4ba2      	ldr	r3, [pc, #648]	; (800916c <cppLoop+0x1524>)
 8008ee2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	dd02      	ble.n	8008ef0 <cppLoop+0x12a8>
 8008eea:	4ba0      	ldr	r3, [pc, #640]	; (800916c <cppLoop+0x1524>)
 8008eec:	2200      	movs	r2, #0
 8008eee:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	f04f 31ff 	mov.w	r1, #4294967295
 8008ef6:	4898      	ldr	r0, [pc, #608]	; (8009158 <cppLoop+0x1510>)
 8008ef8:	f7f9 fa68 	bl	80023cc <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
			line_trace.setMaxAccDec(adj_acc, adj_dec);

			led.LR(-1, 0);
		}
		break;
 8008efc:	f000 be4a 	b.w	8009b94 <cppLoop+0x1f4c>
		else if(joy_stick.getValue() == JOY_R){
 8008f00:	4899      	ldr	r0, [pc, #612]	; (8009168 <cppLoop+0x1520>)
 8008f02:	f7f9 f943 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008f06:	4603      	mov	r3, r0
 8008f08:	2b10      	cmp	r3, #16
 8008f0a:	bf0c      	ite	eq
 8008f0c:	2301      	moveq	r3, #1
 8008f0e:	2300      	movne	r3, #0
 8008f10:	b2db      	uxtb	r3, r3
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d03c      	beq.n	8008f90 <cppLoop+0x1348>
			led.LR(-1, 1);
 8008f16:	2201      	movs	r2, #1
 8008f18:	f04f 31ff 	mov.w	r1, #4294967295
 8008f1c:	488e      	ldr	r0, [pc, #568]	; (8009158 <cppLoop+0x1510>)
 8008f1e:	f7f9 fa55 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008f22:	2064      	movs	r0, #100	; 0x64
 8008f24:	f000 ff70 	bl	8009e08 <HAL_Delay>
			if(selector_acc == 0){
 8008f28:	4b90      	ldr	r3, [pc, #576]	; (800916c <cppLoop+0x1524>)
 8008f2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d113      	bne.n	8008f5a <cppLoop+0x1312>
				adj_acc = adj_acc + 0.1;
 8008f32:	4b8f      	ldr	r3, [pc, #572]	; (8009170 <cppLoop+0x1528>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7f7 fb1e 	bl	8000578 <__aeabi_f2d>
 8008f3c:	a384      	add	r3, pc, #528	; (adr r3, 8009150 <cppLoop+0x1508>)
 8008f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f42:	f7f7 f9bb 	bl	80002bc <__adddf3>
 8008f46:	4603      	mov	r3, r0
 8008f48:	460c      	mov	r4, r1
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	4621      	mov	r1, r4
 8008f4e:	f7f7 fe63 	bl	8000c18 <__aeabi_d2f>
 8008f52:	4602      	mov	r2, r0
 8008f54:	4b86      	ldr	r3, [pc, #536]	; (8009170 <cppLoop+0x1528>)
 8008f56:	601a      	str	r2, [r3, #0]
 8008f58:	e012      	b.n	8008f80 <cppLoop+0x1338>
				adj_dec = adj_dec + 0.1;
 8008f5a:	4b86      	ldr	r3, [pc, #536]	; (8009174 <cppLoop+0x152c>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f7f7 fb0a 	bl	8000578 <__aeabi_f2d>
 8008f64:	a37a      	add	r3, pc, #488	; (adr r3, 8009150 <cppLoop+0x1508>)
 8008f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f6a:	f7f7 f9a7 	bl	80002bc <__adddf3>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	460c      	mov	r4, r1
 8008f72:	4618      	mov	r0, r3
 8008f74:	4621      	mov	r1, r4
 8008f76:	f7f7 fe4f 	bl	8000c18 <__aeabi_d2f>
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	4b7d      	ldr	r3, [pc, #500]	; (8009174 <cppLoop+0x152c>)
 8008f7e:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008f80:	2200      	movs	r2, #0
 8008f82:	f04f 31ff 	mov.w	r1, #4294967295
 8008f86:	4874      	ldr	r0, [pc, #464]	; (8009158 <cppLoop+0x1510>)
 8008f88:	f7f9 fa20 	bl	80023cc <_ZN3LED2LREaa>
		break;
 8008f8c:	f000 be02 	b.w	8009b94 <cppLoop+0x1f4c>
		else if(joy_stick.getValue() == JOY_L){
 8008f90:	4875      	ldr	r0, [pc, #468]	; (8009168 <cppLoop+0x1520>)
 8008f92:	f7f9 f8fb 	bl	800218c <_ZN8JoyStick8getValueEv>
 8008f96:	4603      	mov	r3, r0
 8008f98:	2b01      	cmp	r3, #1
 8008f9a:	bf0c      	ite	eq
 8008f9c:	2301      	moveq	r3, #1
 8008f9e:	2300      	movne	r3, #0
 8008fa0:	b2db      	uxtb	r3, r3
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d03c      	beq.n	8009020 <cppLoop+0x13d8>
			led.LR(-1, 1);
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8008fac:	486a      	ldr	r0, [pc, #424]	; (8009158 <cppLoop+0x1510>)
 8008fae:	f7f9 fa0d 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008fb2:	2064      	movs	r0, #100	; 0x64
 8008fb4:	f000 ff28 	bl	8009e08 <HAL_Delay>
			if(selector_acc == 0){
 8008fb8:	4b6c      	ldr	r3, [pc, #432]	; (800916c <cppLoop+0x1524>)
 8008fba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d113      	bne.n	8008fea <cppLoop+0x13a2>
				adj_acc = adj_acc - 0.1;
 8008fc2:	4b6b      	ldr	r3, [pc, #428]	; (8009170 <cppLoop+0x1528>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f7f7 fad6 	bl	8000578 <__aeabi_f2d>
 8008fcc:	a360      	add	r3, pc, #384	; (adr r3, 8009150 <cppLoop+0x1508>)
 8008fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fd2:	f7f7 f971 	bl	80002b8 <__aeabi_dsub>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	460c      	mov	r4, r1
 8008fda:	4618      	mov	r0, r3
 8008fdc:	4621      	mov	r1, r4
 8008fde:	f7f7 fe1b 	bl	8000c18 <__aeabi_d2f>
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	4b62      	ldr	r3, [pc, #392]	; (8009170 <cppLoop+0x1528>)
 8008fe6:	601a      	str	r2, [r3, #0]
 8008fe8:	e012      	b.n	8009010 <cppLoop+0x13c8>
				adj_dec = adj_dec - 0.1;
 8008fea:	4b62      	ldr	r3, [pc, #392]	; (8009174 <cppLoop+0x152c>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f7f7 fac2 	bl	8000578 <__aeabi_f2d>
 8008ff4:	a356      	add	r3, pc, #344	; (adr r3, 8009150 <cppLoop+0x1508>)
 8008ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffa:	f7f7 f95d 	bl	80002b8 <__aeabi_dsub>
 8008ffe:	4603      	mov	r3, r0
 8009000:	460c      	mov	r4, r1
 8009002:	4618      	mov	r0, r3
 8009004:	4621      	mov	r1, r4
 8009006:	f7f7 fe07 	bl	8000c18 <__aeabi_d2f>
 800900a:	4602      	mov	r2, r0
 800900c:	4b59      	ldr	r3, [pc, #356]	; (8009174 <cppLoop+0x152c>)
 800900e:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8009010:	2200      	movs	r2, #0
 8009012:	f04f 31ff 	mov.w	r1, #4294967295
 8009016:	4850      	ldr	r0, [pc, #320]	; (8009158 <cppLoop+0x1510>)
 8009018:	f7f9 f9d8 	bl	80023cc <_ZN3LED2LREaa>
		break;
 800901c:	f000 bdba 	b.w	8009b94 <cppLoop+0x1f4c>
		else if(joy_stick.getValue() == JOY_C){
 8009020:	4851      	ldr	r0, [pc, #324]	; (8009168 <cppLoop+0x1520>)
 8009022:	f7f9 f8b3 	bl	800218c <_ZN8JoyStick8getValueEv>
 8009026:	4603      	mov	r3, r0
 8009028:	2b02      	cmp	r3, #2
 800902a:	bf0c      	ite	eq
 800902c:	2301      	moveq	r3, #1
 800902e:	2300      	movne	r3, #0
 8009030:	b2db      	uxtb	r3, r3
 8009032:	2b00      	cmp	r3, #0
 8009034:	f000 85ae 	beq.w	8009b94 <cppLoop+0x1f4c>
			led.LR(-1, 1);
 8009038:	2201      	movs	r2, #1
 800903a:	f04f 31ff 	mov.w	r1, #4294967295
 800903e:	4846      	ldr	r0, [pc, #280]	; (8009158 <cppLoop+0x1510>)
 8009040:	f7f9 f9c4 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8009044:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8009048:	f000 fede 	bl	8009e08 <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC.TXT", 1, &adj_acc, OVER_WRITE);
 800904c:	2300      	movs	r3, #0
 800904e:	9300      	str	r3, [sp, #0]
 8009050:	4b47      	ldr	r3, [pc, #284]	; (8009170 <cppLoop+0x1528>)
 8009052:	2201      	movs	r2, #1
 8009054:	4948      	ldr	r1, [pc, #288]	; (8009178 <cppLoop+0x1530>)
 8009056:	4849      	ldr	r0, [pc, #292]	; (800917c <cppLoop+0x1534>)
 8009058:	f7f8 fc10 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
 800905c:	2300      	movs	r3, #0
 800905e:	9300      	str	r3, [sp, #0]
 8009060:	4b44      	ldr	r3, [pc, #272]	; (8009174 <cppLoop+0x152c>)
 8009062:	2201      	movs	r2, #1
 8009064:	4946      	ldr	r1, [pc, #280]	; (8009180 <cppLoop+0x1538>)
 8009066:	4845      	ldr	r0, [pc, #276]	; (800917c <cppLoop+0x1534>)
 8009068:	f7f8 fc08 	bl	800187c <sd_write_array_float>
			line_trace.setMaxAccDec(adj_acc, adj_dec);
 800906c:	4b40      	ldr	r3, [pc, #256]	; (8009170 <cppLoop+0x1528>)
 800906e:	edd3 7a00 	vldr	s15, [r3]
 8009072:	4b40      	ldr	r3, [pc, #256]	; (8009174 <cppLoop+0x152c>)
 8009074:	ed93 7a00 	vldr	s14, [r3]
 8009078:	eef0 0a47 	vmov.f32	s1, s14
 800907c:	eeb0 0a67 	vmov.f32	s0, s15
 8009080:	4836      	ldr	r0, [pc, #216]	; (800915c <cppLoop+0x1514>)
 8009082:	f7fa ff24 	bl	8003ece <_ZN9LineTrace12setMaxAccDecEff>
			led.LR(-1, 0);
 8009086:	2200      	movs	r2, #0
 8009088:	f04f 31ff 	mov.w	r1, #4294967295
 800908c:	4832      	ldr	r0, [pc, #200]	; (8009158 <cppLoop+0x1510>)
 800908e:	f7f9 f99d 	bl	80023cc <_ZN3LED2LREaa>
		break;
 8009092:	f000 bd7f 	b.w	8009b94 <cppLoop+0x1f4c>

	case 8:
		led.fullColor('W');
 8009096:	2157      	movs	r1, #87	; 0x57
 8009098:	482f      	ldr	r0, [pc, #188]	; (8009158 <cppLoop+0x1510>)
 800909a:	f7f9 f8db 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 800909e:	f7f7 ffff 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80090a2:	2100      	movs	r1, #0
 80090a4:	2000      	movs	r0, #0
 80090a6:	f7f8 f80b 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC2:%3.1f", line_trace.getMaxAcc2());
 80090aa:	482c      	ldr	r0, [pc, #176]	; (800915c <cppLoop+0x1514>)
 80090ac:	f7fa ff67 	bl	8003f7e <_ZN9LineTrace10getMaxAcc2Ev>
 80090b0:	ee10 3a10 	vmov	r3, s0
 80090b4:	4618      	mov	r0, r3
 80090b6:	f7f7 fa5f 	bl	8000578 <__aeabi_f2d>
 80090ba:	4603      	mov	r3, r0
 80090bc:	460c      	mov	r4, r1
 80090be:	461a      	mov	r2, r3
 80090c0:	4623      	mov	r3, r4
 80090c2:	4830      	ldr	r0, [pc, #192]	; (8009184 <cppLoop+0x153c>)
 80090c4:	f7f8 f826 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80090c8:	2101      	movs	r1, #1
 80090ca:	2000      	movs	r0, #0
 80090cc:	f7f7 fff8 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC2:%3.1f", line_trace.getMaxDec2());
 80090d0:	4822      	ldr	r0, [pc, #136]	; (800915c <cppLoop+0x1514>)
 80090d2:	f7fa ff42 	bl	8003f5a <_ZN9LineTrace10getMaxDec2Ev>
 80090d6:	ee10 3a10 	vmov	r3, s0
 80090da:	4618      	mov	r0, r3
 80090dc:	f7f7 fa4c 	bl	8000578 <__aeabi_f2d>
 80090e0:	4603      	mov	r3, r0
 80090e2:	460c      	mov	r4, r1
 80090e4:	461a      	mov	r2, r3
 80090e6:	4623      	mov	r3, r4
 80090e8:	4827      	ldr	r0, [pc, #156]	; (8009188 <cppLoop+0x1540>)
 80090ea:	f7f8 f813 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 80090ee:	481e      	ldr	r0, [pc, #120]	; (8009168 <cppLoop+0x1520>)
 80090f0:	f7f9 f84c 	bl	800218c <_ZN8JoyStick8getValueEv>
 80090f4:	4603      	mov	r3, r0
 80090f6:	2b08      	cmp	r3, #8
 80090f8:	bf0c      	ite	eq
 80090fa:	2301      	moveq	r3, #1
 80090fc:	2300      	movne	r3, #0
 80090fe:	b2db      	uxtb	r3, r3
 8009100:	2b00      	cmp	r3, #0
 8009102:	d045      	beq.n	8009190 <cppLoop+0x1548>
			led.LR(-1, 1);
 8009104:	2201      	movs	r2, #1
 8009106:	f04f 31ff 	mov.w	r1, #4294967295
 800910a:	4813      	ldr	r0, [pc, #76]	; (8009158 <cppLoop+0x1510>)
 800910c:	f7f9 f95e 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8009110:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8009114:	f000 fe78 	bl	8009e08 <HAL_Delay>

			selector_acc2++;
 8009118:	4b1c      	ldr	r3, [pc, #112]	; (800918c <cppLoop+0x1544>)
 800911a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800911e:	b29b      	uxth	r3, r3
 8009120:	3301      	adds	r3, #1
 8009122:	b29b      	uxth	r3, r3
 8009124:	b21a      	sxth	r2, r3
 8009126:	4b19      	ldr	r3, [pc, #100]	; (800918c <cppLoop+0x1544>)
 8009128:	801a      	strh	r2, [r3, #0]
			if(selector_acc2 >= 2) selector_acc2 = 0;
 800912a:	4b18      	ldr	r3, [pc, #96]	; (800918c <cppLoop+0x1544>)
 800912c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009130:	2b01      	cmp	r3, #1
 8009132:	dd02      	ble.n	800913a <cppLoop+0x14f2>
 8009134:	4b15      	ldr	r3, [pc, #84]	; (800918c <cppLoop+0x1544>)
 8009136:	2200      	movs	r2, #0
 8009138:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 800913a:	2200      	movs	r2, #0
 800913c:	f04f 31ff 	mov.w	r1, #4294967295
 8009140:	4805      	ldr	r0, [pc, #20]	; (8009158 <cppLoop+0x1510>)
 8009142:	f7f9 f943 	bl	80023cc <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);

			led.LR(-1, 0);
		}
		break;
 8009146:	f000 bd27 	b.w	8009b98 <cppLoop+0x1f50>
 800914a:	bf00      	nop
 800914c:	f3af 8000 	nop.w
 8009150:	9999999a 	.word	0x9999999a
 8009154:	3fb99999 	.word	0x3fb99999
 8009158:	200005d0 	.word	0x200005d0
 800915c:	2001db64 	.word	0x2001db64
 8009160:	08019fc4 	.word	0x08019fc4
 8009164:	08019fd0 	.word	0x08019fd0
 8009168:	200005c4 	.word	0x200005c4
 800916c:	20042244 	.word	0x20042244
 8009170:	200422a4 	.word	0x200422a4
 8009174:	200422ac 	.word	0x200422ac
 8009178:	08019fdc 	.word	0x08019fdc
 800917c:	08019f08 	.word	0x08019f08
 8009180:	08019fe4 	.word	0x08019fe4
 8009184:	08019fec 	.word	0x08019fec
 8009188:	08019ff8 	.word	0x08019ff8
 800918c:	20042246 	.word	0x20042246
		else if(joy_stick.getValue() == JOY_R){
 8009190:	48bf      	ldr	r0, [pc, #764]	; (8009490 <cppLoop+0x1848>)
 8009192:	f7f8 fffb 	bl	800218c <_ZN8JoyStick8getValueEv>
 8009196:	4603      	mov	r3, r0
 8009198:	2b10      	cmp	r3, #16
 800919a:	bf0c      	ite	eq
 800919c:	2301      	moveq	r3, #1
 800919e:	2300      	movne	r3, #0
 80091a0:	b2db      	uxtb	r3, r3
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d03c      	beq.n	8009220 <cppLoop+0x15d8>
			led.LR(-1, 1);
 80091a6:	2201      	movs	r2, #1
 80091a8:	f04f 31ff 	mov.w	r1, #4294967295
 80091ac:	48b9      	ldr	r0, [pc, #740]	; (8009494 <cppLoop+0x184c>)
 80091ae:	f7f9 f90d 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 80091b2:	2064      	movs	r0, #100	; 0x64
 80091b4:	f000 fe28 	bl	8009e08 <HAL_Delay>
			if(selector_acc2 == 0){
 80091b8:	4bb7      	ldr	r3, [pc, #732]	; (8009498 <cppLoop+0x1850>)
 80091ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d113      	bne.n	80091ea <cppLoop+0x15a2>
				adj_acc2 = adj_acc2 + 0.1;
 80091c2:	4bb6      	ldr	r3, [pc, #728]	; (800949c <cppLoop+0x1854>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4618      	mov	r0, r3
 80091c8:	f7f7 f9d6 	bl	8000578 <__aeabi_f2d>
 80091cc:	a3ae      	add	r3, pc, #696	; (adr r3, 8009488 <cppLoop+0x1840>)
 80091ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091d2:	f7f7 f873 	bl	80002bc <__adddf3>
 80091d6:	4603      	mov	r3, r0
 80091d8:	460c      	mov	r4, r1
 80091da:	4618      	mov	r0, r3
 80091dc:	4621      	mov	r1, r4
 80091de:	f7f7 fd1b 	bl	8000c18 <__aeabi_d2f>
 80091e2:	4602      	mov	r2, r0
 80091e4:	4bad      	ldr	r3, [pc, #692]	; (800949c <cppLoop+0x1854>)
 80091e6:	601a      	str	r2, [r3, #0]
 80091e8:	e012      	b.n	8009210 <cppLoop+0x15c8>
				adj_dec2 = adj_dec2 + 0.1;
 80091ea:	4bad      	ldr	r3, [pc, #692]	; (80094a0 <cppLoop+0x1858>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4618      	mov	r0, r3
 80091f0:	f7f7 f9c2 	bl	8000578 <__aeabi_f2d>
 80091f4:	a3a4      	add	r3, pc, #656	; (adr r3, 8009488 <cppLoop+0x1840>)
 80091f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091fa:	f7f7 f85f 	bl	80002bc <__adddf3>
 80091fe:	4603      	mov	r3, r0
 8009200:	460c      	mov	r4, r1
 8009202:	4618      	mov	r0, r3
 8009204:	4621      	mov	r1, r4
 8009206:	f7f7 fd07 	bl	8000c18 <__aeabi_d2f>
 800920a:	4602      	mov	r2, r0
 800920c:	4ba4      	ldr	r3, [pc, #656]	; (80094a0 <cppLoop+0x1858>)
 800920e:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8009210:	2200      	movs	r2, #0
 8009212:	f04f 31ff 	mov.w	r1, #4294967295
 8009216:	489f      	ldr	r0, [pc, #636]	; (8009494 <cppLoop+0x184c>)
 8009218:	f7f9 f8d8 	bl	80023cc <_ZN3LED2LREaa>
		break;
 800921c:	f000 bcbc 	b.w	8009b98 <cppLoop+0x1f50>
		else if(joy_stick.getValue() == JOY_L){
 8009220:	489b      	ldr	r0, [pc, #620]	; (8009490 <cppLoop+0x1848>)
 8009222:	f7f8 ffb3 	bl	800218c <_ZN8JoyStick8getValueEv>
 8009226:	4603      	mov	r3, r0
 8009228:	2b01      	cmp	r3, #1
 800922a:	bf0c      	ite	eq
 800922c:	2301      	moveq	r3, #1
 800922e:	2300      	movne	r3, #0
 8009230:	b2db      	uxtb	r3, r3
 8009232:	2b00      	cmp	r3, #0
 8009234:	d03c      	beq.n	80092b0 <cppLoop+0x1668>
			led.LR(-1, 1);
 8009236:	2201      	movs	r2, #1
 8009238:	f04f 31ff 	mov.w	r1, #4294967295
 800923c:	4895      	ldr	r0, [pc, #596]	; (8009494 <cppLoop+0x184c>)
 800923e:	f7f9 f8c5 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 8009242:	2064      	movs	r0, #100	; 0x64
 8009244:	f000 fde0 	bl	8009e08 <HAL_Delay>
			if(selector_acc2 == 0){
 8009248:	4b93      	ldr	r3, [pc, #588]	; (8009498 <cppLoop+0x1850>)
 800924a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d113      	bne.n	800927a <cppLoop+0x1632>
				adj_acc2 = adj_acc2 - 0.1;
 8009252:	4b92      	ldr	r3, [pc, #584]	; (800949c <cppLoop+0x1854>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	4618      	mov	r0, r3
 8009258:	f7f7 f98e 	bl	8000578 <__aeabi_f2d>
 800925c:	a38a      	add	r3, pc, #552	; (adr r3, 8009488 <cppLoop+0x1840>)
 800925e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009262:	f7f7 f829 	bl	80002b8 <__aeabi_dsub>
 8009266:	4603      	mov	r3, r0
 8009268:	460c      	mov	r4, r1
 800926a:	4618      	mov	r0, r3
 800926c:	4621      	mov	r1, r4
 800926e:	f7f7 fcd3 	bl	8000c18 <__aeabi_d2f>
 8009272:	4602      	mov	r2, r0
 8009274:	4b89      	ldr	r3, [pc, #548]	; (800949c <cppLoop+0x1854>)
 8009276:	601a      	str	r2, [r3, #0]
 8009278:	e012      	b.n	80092a0 <cppLoop+0x1658>
				adj_dec2 = adj_dec2 - 0.1;
 800927a:	4b89      	ldr	r3, [pc, #548]	; (80094a0 <cppLoop+0x1858>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4618      	mov	r0, r3
 8009280:	f7f7 f97a 	bl	8000578 <__aeabi_f2d>
 8009284:	a380      	add	r3, pc, #512	; (adr r3, 8009488 <cppLoop+0x1840>)
 8009286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800928a:	f7f7 f815 	bl	80002b8 <__aeabi_dsub>
 800928e:	4603      	mov	r3, r0
 8009290:	460c      	mov	r4, r1
 8009292:	4618      	mov	r0, r3
 8009294:	4621      	mov	r1, r4
 8009296:	f7f7 fcbf 	bl	8000c18 <__aeabi_d2f>
 800929a:	4602      	mov	r2, r0
 800929c:	4b80      	ldr	r3, [pc, #512]	; (80094a0 <cppLoop+0x1858>)
 800929e:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80092a0:	2200      	movs	r2, #0
 80092a2:	f04f 31ff 	mov.w	r1, #4294967295
 80092a6:	487b      	ldr	r0, [pc, #492]	; (8009494 <cppLoop+0x184c>)
 80092a8:	f7f9 f890 	bl	80023cc <_ZN3LED2LREaa>
		break;
 80092ac:	f000 bc74 	b.w	8009b98 <cppLoop+0x1f50>
		else if(joy_stick.getValue() == JOY_C){
 80092b0:	4877      	ldr	r0, [pc, #476]	; (8009490 <cppLoop+0x1848>)
 80092b2:	f7f8 ff6b 	bl	800218c <_ZN8JoyStick8getValueEv>
 80092b6:	4603      	mov	r3, r0
 80092b8:	2b02      	cmp	r3, #2
 80092ba:	bf0c      	ite	eq
 80092bc:	2301      	moveq	r3, #1
 80092be:	2300      	movne	r3, #0
 80092c0:	b2db      	uxtb	r3, r3
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	f000 8468 	beq.w	8009b98 <cppLoop+0x1f50>
			led.LR(-1, 1);
 80092c8:	2201      	movs	r2, #1
 80092ca:	f04f 31ff 	mov.w	r1, #4294967295
 80092ce:	4871      	ldr	r0, [pc, #452]	; (8009494 <cppLoop+0x184c>)
 80092d0:	f7f9 f87c 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 80092d4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80092d8:	f000 fd96 	bl	8009e08 <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC2.TXT", 1, &adj_acc2, OVER_WRITE);
 80092dc:	2300      	movs	r3, #0
 80092de:	9300      	str	r3, [sp, #0]
 80092e0:	4b6e      	ldr	r3, [pc, #440]	; (800949c <cppLoop+0x1854>)
 80092e2:	2201      	movs	r2, #1
 80092e4:	496f      	ldr	r1, [pc, #444]	; (80094a4 <cppLoop+0x185c>)
 80092e6:	4870      	ldr	r0, [pc, #448]	; (80094a8 <cppLoop+0x1860>)
 80092e8:	f7f8 fac8 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
 80092ec:	2300      	movs	r3, #0
 80092ee:	9300      	str	r3, [sp, #0]
 80092f0:	4b6b      	ldr	r3, [pc, #428]	; (80094a0 <cppLoop+0x1858>)
 80092f2:	2201      	movs	r2, #1
 80092f4:	496d      	ldr	r1, [pc, #436]	; (80094ac <cppLoop+0x1864>)
 80092f6:	486c      	ldr	r0, [pc, #432]	; (80094a8 <cppLoop+0x1860>)
 80092f8:	f7f8 fac0 	bl	800187c <sd_write_array_float>
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);
 80092fc:	4b67      	ldr	r3, [pc, #412]	; (800949c <cppLoop+0x1854>)
 80092fe:	edd3 7a00 	vldr	s15, [r3]
 8009302:	4b67      	ldr	r3, [pc, #412]	; (80094a0 <cppLoop+0x1858>)
 8009304:	ed93 7a00 	vldr	s14, [r3]
 8009308:	eef0 0a47 	vmov.f32	s1, s14
 800930c:	eeb0 0a67 	vmov.f32	s0, s15
 8009310:	4867      	ldr	r0, [pc, #412]	; (80094b0 <cppLoop+0x1868>)
 8009312:	f7fa fdf6 	bl	8003f02 <_ZN9LineTrace13setMaxAccDec2Eff>
			led.LR(-1, 0);
 8009316:	2200      	movs	r2, #0
 8009318:	f04f 31ff 	mov.w	r1, #4294967295
 800931c:	485d      	ldr	r0, [pc, #372]	; (8009494 <cppLoop+0x184c>)
 800931e:	f7f9 f855 	bl	80023cc <_ZN3LED2LREaa>
		break;
 8009322:	f000 bc39 	b.w	8009b98 <cppLoop+0x1f50>

	case 9:
		led.fullColor('~');
 8009326:	217e      	movs	r1, #126	; 0x7e
 8009328:	485a      	ldr	r0, [pc, #360]	; (8009494 <cppLoop+0x184c>)
 800932a:	f7f8 ff93 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 800932e:	f7f7 feb7 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009332:	2100      	movs	r1, #0
 8009334:	2000      	movs	r0, #0
 8009336:	f7f7 fec3 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 800933a:	485e      	ldr	r0, [pc, #376]	; (80094b4 <cppLoop+0x186c>)
 800933c:	f7f7 feea 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009340:	2101      	movs	r1, #1
 8009342:	2000      	movs	r0, #0
 8009344:	f7f7 febc 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 8009348:	485b      	ldr	r0, [pc, #364]	; (80094b8 <cppLoop+0x1870>)
 800934a:	f7f7 fee3 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800934e:	4850      	ldr	r0, [pc, #320]	; (8009490 <cppLoop+0x1848>)
 8009350:	f7f8 ff1c 	bl	800218c <_ZN8JoyStick8getValueEv>
 8009354:	4603      	mov	r3, r0
 8009356:	2b02      	cmp	r3, #2
 8009358:	bf0c      	ite	eq
 800935a:	2301      	moveq	r3, #1
 800935c:	2300      	movne	r3, #0
 800935e:	b2db      	uxtb	r3, r3
 8009360:	2b00      	cmp	r3, #0
 8009362:	f000 841b 	beq.w	8009b9c <cppLoop+0x1f54>
			led.LR(-1, 1);
 8009366:	2201      	movs	r2, #1
 8009368:	f04f 31ff 	mov.w	r1, #4294967295
 800936c:	4849      	ldr	r0, [pc, #292]	; (8009494 <cppLoop+0x184c>)
 800936e:	f7f9 f82d 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(500);
 8009372:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009376:	f000 fd47 	bl	8009e08 <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 800937a:	ed9f 0a50 	vldr	s0, [pc, #320]	; 80094bc <cppLoop+0x1874>
 800937e:	484c      	ldr	r0, [pc, #304]	; (80094b0 <cppLoop+0x1868>)
 8009380:	f7fa fcf6 	bl	8003d70 <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8009384:	484a      	ldr	r0, [pc, #296]	; (80094b0 <cppLoop+0x1868>)
 8009386:	f7fa ff27 	bl	80041d8 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 800938a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800938e:	f000 fd3b 	bl	8009e08 <HAL_Delay>

			led.fullColor('R');
 8009392:	2152      	movs	r1, #82	; 0x52
 8009394:	483f      	ldr	r0, [pc, #252]	; (8009494 <cppLoop+0x184c>)
 8009396:	f7f8 ff5d 	bl	8002254 <_ZN3LED9fullColorEc>
			encoder.clearDistance10mm();
 800939a:	4849      	ldr	r0, [pc, #292]	; (80094c0 <cppLoop+0x1878>)
 800939c:	f7f8 f9c0 	bl	8001720 <_ZN7Encoder17clearDistance10mmEv>
			//encoder.clearDistance();

			HAL_Delay(10000);
 80093a0:	f242 7010 	movw	r0, #10000	; 0x2710
 80093a4:	f000 fd30 	bl	8009e08 <HAL_Delay>

			line_trace.stop();
 80093a8:	4841      	ldr	r0, [pc, #260]	; (80094b0 <cppLoop+0x1868>)
 80093aa:	f7fa ffbb 	bl	8004324 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 80093ae:	4945      	ldr	r1, [pc, #276]	; (80094c4 <cppLoop+0x187c>)
 80093b0:	4845      	ldr	r0, [pc, #276]	; (80094c8 <cppLoop+0x1880>)
 80093b2:	f7f8 f9ee 	bl	8001792 <user_fopen>
			float d = encoder.getDistance();
 80093b6:	4842      	ldr	r0, [pc, #264]	; (80094c0 <cppLoop+0x1878>)
 80093b8:	f7f8 f976 	bl	80016a8 <_ZN7Encoder11getDistanceEv>
 80093bc:	eef0 7a40 	vmov.f32	s15, s0
 80093c0:	edc7 7a01 	vstr	s15, [r7, #4]
			sd_write_float(1, &d, ADD_WRITE);
 80093c4:	1d3b      	adds	r3, r7, #4
 80093c6:	2201      	movs	r2, #1
 80093c8:	4619      	mov	r1, r3
 80093ca:	2001      	movs	r0, #1
 80093cc:	f7f8 fa04 	bl	80017d8 <sd_write_float>
			user_fclose();
 80093d0:	f7f8 f9f2 	bl	80017b8 <user_fclose>

			led.LR(-1, 0);
 80093d4:	2200      	movs	r2, #0
 80093d6:	f04f 31ff 	mov.w	r1, #4294967295
 80093da:	482e      	ldr	r0, [pc, #184]	; (8009494 <cppLoop+0x184c>)
 80093dc:	f7f8 fff6 	bl	80023cc <_ZN3LED2LREaa>
		}
		break;
 80093e0:	e3dc      	b.n	8009b9c <cppLoop+0x1f54>

	case 10:
		led.fullColor('~');
 80093e2:	217e      	movs	r1, #126	; 0x7e
 80093e4:	482b      	ldr	r0, [pc, #172]	; (8009494 <cppLoop+0x184c>)
 80093e6:	f7f8 ff35 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 80093ea:	f7f7 fe59 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80093ee:	2100      	movs	r1, #0
 80093f0:	2000      	movs	r0, #0
 80093f2:	f7f7 fe65 	bl	80010c0 <lcd_locate>
		lcd_printf("Create  ");
 80093f6:	4835      	ldr	r0, [pc, #212]	; (80094cc <cppLoop+0x1884>)
 80093f8:	f7f7 fe8c 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80093fc:	2101      	movs	r1, #1
 80093fe:	2000      	movs	r0, #0
 8009400:	f7f7 fe5e 	bl	80010c0 <lcd_locate>
		lcd_printf("VelTable");
 8009404:	4832      	ldr	r0, [pc, #200]	; (80094d0 <cppLoop+0x1888>)
 8009406:	f7f7 fe85 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 800940a:	4821      	ldr	r0, [pc, #132]	; (8009490 <cppLoop+0x1848>)
 800940c:	f7f8 febe 	bl	800218c <_ZN8JoyStick8getValueEv>
 8009410:	4603      	mov	r3, r0
 8009412:	2b02      	cmp	r3, #2
 8009414:	bf0c      	ite	eq
 8009416:	2301      	moveq	r3, #1
 8009418:	2300      	movne	r3, #0
 800941a:	b2db      	uxtb	r3, r3
 800941c:	2b00      	cmp	r3, #0
 800941e:	f000 83bf 	beq.w	8009ba0 <cppLoop+0x1f58>
			HAL_Delay(500);
 8009422:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009426:	f000 fcef 	bl	8009e08 <HAL_Delay>
			led.LR(-1, 1);
 800942a:	2201      	movs	r2, #1
 800942c:	f04f 31ff 	mov.w	r1, #4294967295
 8009430:	4818      	ldr	r0, [pc, #96]	; (8009494 <cppLoop+0x184c>)
 8009432:	f7f8 ffcb 	bl	80023cc <_ZN3LED2LREaa>

			line_trace.setMode(THIRD_RUNNING);
 8009436:	2102      	movs	r1, #2
 8009438:	481d      	ldr	r0, [pc, #116]	; (80094b0 <cppLoop+0x1868>)
 800943a:	f7fa febb 	bl	80041b4 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity2);
 800943e:	4b25      	ldr	r3, [pc, #148]	; (80094d4 <cppLoop+0x188c>)
 8009440:	edd3 7a00 	vldr	s15, [r3]
 8009444:	eeb0 0a67 	vmov.f32	s0, s15
 8009448:	4819      	ldr	r0, [pc, #100]	; (80094b0 <cppLoop+0x1868>)
 800944a:	f7fa fca0 	bl	8003d8e <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 800944e:	4b21      	ldr	r3, [pc, #132]	; (80094d4 <cppLoop+0x188c>)
 8009450:	edd3 7a00 	vldr	s15, [r3]
 8009454:	eeb0 0a67 	vmov.f32	s0, s15
 8009458:	4815      	ldr	r0, [pc, #84]	; (80094b0 <cppLoop+0x1868>)
 800945a:	f7fa fca8 	bl	8003dae <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 800945e:	4b1d      	ldr	r3, [pc, #116]	; (80094d4 <cppLoop+0x188c>)
 8009460:	edd3 7a00 	vldr	s15, [r3]
 8009464:	eeb0 0a67 	vmov.f32	s0, s15
 8009468:	4811      	ldr	r0, [pc, #68]	; (80094b0 <cppLoop+0x1868>)
 800946a:	f7fa fcc0 	bl	8003dee <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 800946e:	4810      	ldr	r0, [pc, #64]	; (80094b0 <cppLoop+0x1868>)
 8009470:	f7fb f89c 	bl	80045ac <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			led.LR(-1, 0);
 8009474:	2200      	movs	r2, #0
 8009476:	f04f 31ff 	mov.w	r1, #4294967295
 800947a:	4806      	ldr	r0, [pc, #24]	; (8009494 <cppLoop+0x184c>)
 800947c:	f7f8 ffa6 	bl	80023cc <_ZN3LED2LREaa>
		}

		break;
 8009480:	e38e      	b.n	8009ba0 <cppLoop+0x1f58>
 8009482:	bf00      	nop
 8009484:	f3af 8000 	nop.w
 8009488:	9999999a 	.word	0x9999999a
 800948c:	3fb99999 	.word	0x3fb99999
 8009490:	200005c4 	.word	0x200005c4
 8009494:	200005d0 	.word	0x200005d0
 8009498:	20042246 	.word	0x20042246
 800949c:	200422b4 	.word	0x200422b4
 80094a0:	200422bc 	.word	0x200422bc
 80094a4:	0801a004 	.word	0x0801a004
 80094a8:	08019f08 	.word	0x08019f08
 80094ac:	0801a010 	.word	0x0801a010
 80094b0:	2001db64 	.word	0x2001db64
 80094b4:	0801a01c 	.word	0x0801a01c
 80094b8:	0801a024 	.word	0x0801a024
 80094bc:	00000000 	.word	0x00000000
 80094c0:	2001dac0 	.word	0x2001dac0
 80094c4:	0801a030 	.word	0x0801a030
 80094c8:	0801a038 	.word	0x0801a038
 80094cc:	0801a044 	.word	0x0801a044
 80094d0:	0801a050 	.word	0x0801a050
 80094d4:	2004228c 	.word	0x2004228c

	case 11:
		led.fullColor('~');
 80094d8:	217e      	movs	r1, #126	; 0x7e
 80094da:	48b5      	ldr	r0, [pc, #724]	; (80097b0 <cppLoop+0x1b68>)
 80094dc:	f7f8 feba 	bl	8002254 <_ZN3LED9fullColorEc>

lcd_clear();
 80094e0:	f7f7 fdde 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80094e4:	2100      	movs	r1, #0
 80094e6:	2000      	movs	r0, #0
 80094e8:	f7f7 fdea 	bl	80010c0 <lcd_locate>
		lcd_printf("ESC");
 80094ec:	48b1      	ldr	r0, [pc, #708]	; (80097b4 <cppLoop+0x1b6c>)
 80094ee:	f7f7 fe11 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80094f2:	2101      	movs	r1, #1
 80094f4:	2000      	movs	r0, #0
 80094f6:	f7f7 fde3 	bl	80010c0 <lcd_locate>
		lcd_printf("TEST");
 80094fa:	48af      	ldr	r0, [pc, #700]	; (80097b8 <cppLoop+0x1b70>)
 80094fc:	f7f7 fe0a 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009500:	48ae      	ldr	r0, [pc, #696]	; (80097bc <cppLoop+0x1b74>)
 8009502:	f7f8 fe43 	bl	800218c <_ZN8JoyStick8getValueEv>
 8009506:	4603      	mov	r3, r0
 8009508:	2b02      	cmp	r3, #2
 800950a:	bf0c      	ite	eq
 800950c:	2301      	moveq	r3, #1
 800950e:	2300      	movne	r3, #0
 8009510:	b2db      	uxtb	r3, r3
 8009512:	2b00      	cmp	r3, #0
 8009514:	f000 8346 	beq.w	8009ba4 <cppLoop+0x1f5c>
			HAL_Delay(1000);
 8009518:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800951c:	f000 fc74 	bl	8009e08 <HAL_Delay>
			led.LR(-1, 1);
 8009520:	2201      	movs	r2, #1
 8009522:	f04f 31ff 	mov.w	r1, #4294967295
 8009526:	48a2      	ldr	r0, [pc, #648]	; (80097b0 <cppLoop+0x1b68>)
 8009528:	f7f8 ff50 	bl	80023cc <_ZN3LED2LREaa>

			esc.on(BLDC_POWER, BLDC_POWER, BLDC_POWER, BLDC_POWER);
 800952c:	eddf 1aa4 	vldr	s3, [pc, #656]	; 80097c0 <cppLoop+0x1b78>
 8009530:	ed9f 1aa3 	vldr	s2, [pc, #652]	; 80097c0 <cppLoop+0x1b78>
 8009534:	eddf 0aa2 	vldr	s1, [pc, #648]	; 80097c0 <cppLoop+0x1b78>
 8009538:	ed9f 0aa1 	vldr	s0, [pc, #644]	; 80097c0 <cppLoop+0x1b78>
 800953c:	48a1      	ldr	r0, [pc, #644]	; (80097c4 <cppLoop+0x1b7c>)
 800953e:	f7f7 fe87 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(3000);
 8009542:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009546:	f000 fc5f 	bl	8009e08 <HAL_Delay>
			esc.off();
 800954a:	489e      	ldr	r0, [pc, #632]	; (80097c4 <cppLoop+0x1b7c>)
 800954c:	f7f7 ff1a 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(-1, 0);
 8009550:	2200      	movs	r2, #0
 8009552:	f04f 31ff 	mov.w	r1, #4294967295
 8009556:	4896      	ldr	r0, [pc, #600]	; (80097b0 <cppLoop+0x1b68>)
 8009558:	f7f8 ff38 	bl	80023cc <_ZN3LED2LREaa>

			led.LR(-1, 0);
		}
		*/

		break;
 800955c:	e322      	b.n	8009ba4 <cppLoop+0x1f5c>

	case 12:
		led.fullColor('~');
 800955e:	217e      	movs	r1, #126	; 0x7e
 8009560:	4893      	ldr	r0, [pc, #588]	; (80097b0 <cppLoop+0x1b68>)
 8009562:	f7f8 fe77 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 8009566:	f7f7 fd9b 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800956a:	2100      	movs	r1, #0
 800956c:	2000      	movs	r0, #0
 800956e:	f7f7 fda7 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 8009572:	4895      	ldr	r0, [pc, #596]	; (80097c8 <cppLoop+0x1b80>)
 8009574:	f7f7 fdce 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009578:	2101      	movs	r1, #1
 800957a:	2000      	movs	r0, #0
 800957c:	f7f7 fda0 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 8009580:	4892      	ldr	r0, [pc, #584]	; (80097cc <cppLoop+0x1b84>)
 8009582:	f7f7 fdc7 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009586:	488d      	ldr	r0, [pc, #564]	; (80097bc <cppLoop+0x1b74>)
 8009588:	f7f8 fe00 	bl	800218c <_ZN8JoyStick8getValueEv>
 800958c:	4603      	mov	r3, r0
 800958e:	2b02      	cmp	r3, #2
 8009590:	bf0c      	ite	eq
 8009592:	2301      	moveq	r3, #1
 8009594:	2300      	movne	r3, #0
 8009596:	b2db      	uxtb	r3, r3
 8009598:	2b00      	cmp	r3, #0
 800959a:	f000 8305 	beq.w	8009ba8 <cppLoop+0x1f60>
			HAL_Delay(1500);
 800959e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80095a2:	f000 fc31 	bl	8009e08 <HAL_Delay>
			led.LR(-1, 1);
 80095a6:	2201      	movs	r2, #1
 80095a8:	f04f 31ff 	mov.w	r1, #4294967295
 80095ac:	4880      	ldr	r0, [pc, #512]	; (80097b0 <cppLoop+0x1b68>)
 80095ae:	f7f8 ff0d 	bl	80023cc <_ZN3LED2LREaa>

			HAL_Delay(3000);
 80095b2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80095b6:	f000 fc27 	bl	8009e08 <HAL_Delay>
			esc.on(BLDC_POWER, BLDC_POWER, BLDC_POWER, BLDC_POWER);
 80095ba:	eddf 1a81 	vldr	s3, [pc, #516]	; 80097c0 <cppLoop+0x1b78>
 80095be:	ed9f 1a80 	vldr	s2, [pc, #512]	; 80097c0 <cppLoop+0x1b78>
 80095c2:	eddf 0a7f 	vldr	s1, [pc, #508]	; 80097c0 <cppLoop+0x1b78>
 80095c6:	ed9f 0a7e 	vldr	s0, [pc, #504]	; 80097c0 <cppLoop+0x1b78>
 80095ca:	487e      	ldr	r0, [pc, #504]	; (80097c4 <cppLoop+0x1b7c>)
 80095cc:	f7f7 fe40 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 80095d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80095d4:	f000 fc18 	bl	8009e08 <HAL_Delay>

			logger.start();
 80095d8:	487d      	ldr	r0, [pc, #500]	; (80097d0 <cppLoop+0x1b88>)
 80095da:	f7fb fb6c 	bl	8004cb6 <_ZN6Logger5startEv>
			velocity_ctrl.start();
 80095de:	487d      	ldr	r0, [pc, #500]	; (80097d4 <cppLoop+0x1b8c>)
 80095e0:	f7fc fcaf 	bl	8005f42 <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(1, 0);
 80095e4:	eddf 0a7c 	vldr	s1, [pc, #496]	; 80097d8 <cppLoop+0x1b90>
 80095e8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80095ec:	4879      	ldr	r0, [pc, #484]	; (80097d4 <cppLoop+0x1b8c>)
 80095ee:	f7fc fc3b 	bl	8005e68 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 80095f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80095f6:	f000 fc07 	bl	8009e08 <HAL_Delay>

			logger.stop();
 80095fa:	4875      	ldr	r0, [pc, #468]	; (80097d0 <cppLoop+0x1b88>)
 80095fc:	f7fb fb6b 	bl	8004cd6 <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 8009600:	4874      	ldr	r0, [pc, #464]	; (80097d4 <cppLoop+0x1b8c>)
 8009602:	f7fc fcb1 	bl	8005f68 <_ZN12VelocityCtrl4stopEv>
			esc.off();
 8009606:	486f      	ldr	r0, [pc, #444]	; (80097c4 <cppLoop+0x1b7c>)
 8009608:	f7f7 febc 	bl	8001384 <_ZN3ESC3offEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 800960c:	4a73      	ldr	r2, [pc, #460]	; (80097dc <cppLoop+0x1b94>)
 800960e:	4974      	ldr	r1, [pc, #464]	; (80097e0 <cppLoop+0x1b98>)
 8009610:	486f      	ldr	r0, [pc, #444]	; (80097d0 <cppLoop+0x1b88>)
 8009612:	f7fb fa47 	bl	8004aa4 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8009616:	2200      	movs	r2, #0
 8009618:	f04f 31ff 	mov.w	r1, #4294967295
 800961c:	4864      	ldr	r0, [pc, #400]	; (80097b0 <cppLoop+0x1b68>)
 800961e:	f7f8 fed5 	bl	80023cc <_ZN3LED2LREaa>
		}
		break;
 8009622:	e2c1      	b.n	8009ba8 <cppLoop+0x1f60>

	case 13:

		led.fullColor('W');
 8009624:	2157      	movs	r1, #87	; 0x57
 8009626:	4862      	ldr	r0, [pc, #392]	; (80097b0 <cppLoop+0x1b68>)
 8009628:	f7f8 fe14 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 800962c:	f7f7 fd38 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009630:	2100      	movs	r1, #0
 8009632:	2000      	movs	r0, #0
 8009634:	f7f7 fd44 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun2    ");
 8009638:	486a      	ldr	r0, [pc, #424]	; (80097e4 <cppLoop+0x1b9c>)
 800963a:	f7f7 fd6b 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800963e:	2101      	movs	r1, #1
 8009640:	2000      	movs	r0, #0
 8009642:	f7f7 fd3d 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 8009646:	4b68      	ldr	r3, [pc, #416]	; (80097e8 <cppLoop+0x1ba0>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4618      	mov	r0, r3
 800964c:	f7f6 ff94 	bl	8000578 <__aeabi_f2d>
 8009650:	4603      	mov	r3, r0
 8009652:	460c      	mov	r4, r1
 8009654:	461a      	mov	r2, r3
 8009656:	4623      	mov	r3, r4
 8009658:	4864      	ldr	r0, [pc, #400]	; (80097ec <cppLoop+0x1ba4>)
 800965a:	f7f7 fd5b 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800965e:	4857      	ldr	r0, [pc, #348]	; (80097bc <cppLoop+0x1b74>)
 8009660:	f7f8 fd94 	bl	800218c <_ZN8JoyStick8getValueEv>
 8009664:	4603      	mov	r3, r0
 8009666:	2b02      	cmp	r3, #2
 8009668:	bf0c      	ite	eq
 800966a:	2301      	moveq	r3, #1
 800966c:	2300      	movne	r3, #0
 800966e:	b2db      	uxtb	r3, r3
 8009670:	2b00      	cmp	r3, #0
 8009672:	f000 829b 	beq.w	8009bac <cppLoop+0x1f64>
			HAL_Delay(500);
 8009676:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800967a:	f000 fbc5 	bl	8009e08 <HAL_Delay>

			led.LR(1, -1);
 800967e:	f04f 32ff 	mov.w	r2, #4294967295
 8009682:	2101      	movs	r1, #1
 8009684:	484a      	ldr	r0, [pc, #296]	; (80097b0 <cppLoop+0x1b68>)
 8009686:	f7f8 fea1 	bl	80023cc <_ZN3LED2LREaa>
			line_trace.setMode(THIRD_RUNNING);
 800968a:	2102      	movs	r1, #2
 800968c:	4858      	ldr	r0, [pc, #352]	; (80097f0 <cppLoop+0x1ba8>)
 800968e:	f7fa fd91 	bl	80041b4 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity2);
 8009692:	4b58      	ldr	r3, [pc, #352]	; (80097f4 <cppLoop+0x1bac>)
 8009694:	edd3 7a00 	vldr	s15, [r3]
 8009698:	eeb0 0a67 	vmov.f32	s0, s15
 800969c:	4854      	ldr	r0, [pc, #336]	; (80097f0 <cppLoop+0x1ba8>)
 800969e:	f7fa fb76 	bl	8003d8e <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 80096a2:	4b51      	ldr	r3, [pc, #324]	; (80097e8 <cppLoop+0x1ba0>)
 80096a4:	edd3 7a00 	vldr	s15, [r3]
 80096a8:	eeb0 0a67 	vmov.f32	s0, s15
 80096ac:	4850      	ldr	r0, [pc, #320]	; (80097f0 <cppLoop+0x1ba8>)
 80096ae:	f7fa fb7e 	bl	8003dae <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 80096b2:	4b4d      	ldr	r3, [pc, #308]	; (80097e8 <cppLoop+0x1ba0>)
 80096b4:	edd3 7a00 	vldr	s15, [r3]
 80096b8:	eeb0 0a67 	vmov.f32	s0, s15
 80096bc:	484c      	ldr	r0, [pc, #304]	; (80097f0 <cppLoop+0x1ba8>)
 80096be:	f7fa fb96 	bl	8003dee <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 80096c2:	484b      	ldr	r0, [pc, #300]	; (80097f0 <cppLoop+0x1ba8>)
 80096c4:	f7fa ff72 	bl	80045ac <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			//HAL_Delay(3000);
			//esc.on(BLDC_POWER*1.2, BLDC_POWER, BLDC_POWER, BLDC_POWER);
			HAL_Delay(1000);
 80096c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80096cc:	f000 fb9c 	bl	8009e08 <HAL_Delay>

			line_trace.running();
 80096d0:	4847      	ldr	r0, [pc, #284]	; (80097f0 <cppLoop+0x1ba8>)
 80096d2:	f7fa fdad 	bl	8004230 <_ZN9LineTrace7runningEv>

			esc.off();
 80096d6:	483b      	ldr	r0, [pc, #236]	; (80097c4 <cppLoop+0x1b7c>)
 80096d8:	f7f7 fe54 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(0, -1);
 80096dc:	f04f 32ff 	mov.w	r2, #4294967295
 80096e0:	2100      	movs	r1, #0
 80096e2:	4833      	ldr	r0, [pc, #204]	; (80097b0 <cppLoop+0x1b68>)
 80096e4:	f7f8 fe72 	bl	80023cc <_ZN3LED2LREaa>
			sys_ident.inOutputSave();

			led.LR(-1, 0);
		}
		*/
		break;
 80096e8:	e260      	b.n	8009bac <cppLoop+0x1f64>

	case 14:
		led.fullColor('W');
 80096ea:	2157      	movs	r1, #87	; 0x57
 80096ec:	4830      	ldr	r0, [pc, #192]	; (80097b0 <cppLoop+0x1b68>)
 80096ee:	f7f8 fdb1 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 80096f2:	f7f7 fcd5 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80096f6:	2100      	movs	r1, #0
 80096f8:	2000      	movs	r0, #0
 80096fa:	f7f7 fce1 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun1    ");
 80096fe:	483e      	ldr	r0, [pc, #248]	; (80097f8 <cppLoop+0x1bb0>)
 8009700:	f7f7 fd08 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009704:	2101      	movs	r1, #1
 8009706:	2000      	movs	r0, #0
 8009708:	f7f7 fcda 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 800970c:	4b3b      	ldr	r3, [pc, #236]	; (80097fc <cppLoop+0x1bb4>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4618      	mov	r0, r3
 8009712:	f7f6 ff31 	bl	8000578 <__aeabi_f2d>
 8009716:	4603      	mov	r3, r0
 8009718:	460c      	mov	r4, r1
 800971a:	461a      	mov	r2, r3
 800971c:	4623      	mov	r3, r4
 800971e:	4833      	ldr	r0, [pc, #204]	; (80097ec <cppLoop+0x1ba4>)
 8009720:	f7f7 fcf8 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009724:	4825      	ldr	r0, [pc, #148]	; (80097bc <cppLoop+0x1b74>)
 8009726:	f7f8 fd31 	bl	800218c <_ZN8JoyStick8getValueEv>
 800972a:	4603      	mov	r3, r0
 800972c:	2b02      	cmp	r3, #2
 800972e:	bf0c      	ite	eq
 8009730:	2301      	moveq	r3, #1
 8009732:	2300      	movne	r3, #0
 8009734:	b2db      	uxtb	r3, r3
 8009736:	2b00      	cmp	r3, #0
 8009738:	f000 823a 	beq.w	8009bb0 <cppLoop+0x1f68>
			HAL_Delay(500);
 800973c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009740:	f000 fb62 	bl	8009e08 <HAL_Delay>

			led.LR(1, -1);
 8009744:	f04f 32ff 	mov.w	r2, #4294967295
 8009748:	2101      	movs	r1, #1
 800974a:	4819      	ldr	r0, [pc, #100]	; (80097b0 <cppLoop+0x1b68>)
 800974c:	f7f8 fe3e 	bl	80023cc <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 8009750:	2101      	movs	r1, #1
 8009752:	4827      	ldr	r0, [pc, #156]	; (80097f0 <cppLoop+0x1ba8>)
 8009754:	f7fa fd2e 	bl	80041b4 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity);
 8009758:	4b29      	ldr	r3, [pc, #164]	; (8009800 <cppLoop+0x1bb8>)
 800975a:	edd3 7a00 	vldr	s15, [r3]
 800975e:	eeb0 0a67 	vmov.f32	s0, s15
 8009762:	4823      	ldr	r0, [pc, #140]	; (80097f0 <cppLoop+0x1ba8>)
 8009764:	f7fa fb13 	bl	8003d8e <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8009768:	4b24      	ldr	r3, [pc, #144]	; (80097fc <cppLoop+0x1bb4>)
 800976a:	edd3 7a00 	vldr	s15, [r3]
 800976e:	eeb0 0a67 	vmov.f32	s0, s15
 8009772:	481f      	ldr	r0, [pc, #124]	; (80097f0 <cppLoop+0x1ba8>)
 8009774:	f7fa fb1b 	bl	8003dae <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 8009778:	4b21      	ldr	r3, [pc, #132]	; (8009800 <cppLoop+0x1bb8>)
 800977a:	edd3 7a00 	vldr	s15, [r3]
 800977e:	eeb0 0a67 	vmov.f32	s0, s15
 8009782:	481b      	ldr	r0, [pc, #108]	; (80097f0 <cppLoop+0x1ba8>)
 8009784:	f7fa fb33 	bl	8003dee <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8009788:	4819      	ldr	r0, [pc, #100]	; (80097f0 <cppLoop+0x1ba8>)
 800978a:	f7fa ff0f 	bl	80045ac <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			//HAL_Delay(3000);
			//esc.on(BLDC_POWER*1.2, BLDC_POWER, BLDC_POWER, BLDC_POWER);
			HAL_Delay(1000);
 800978e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009792:	f000 fb39 	bl	8009e08 <HAL_Delay>

			line_trace.running();
 8009796:	4816      	ldr	r0, [pc, #88]	; (80097f0 <cppLoop+0x1ba8>)
 8009798:	f7fa fd4a 	bl	8004230 <_ZN9LineTrace7runningEv>

			esc.off();
 800979c:	4809      	ldr	r0, [pc, #36]	; (80097c4 <cppLoop+0x1b7c>)
 800979e:	f7f7 fdf1 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(0, -1);
 80097a2:	f04f 32ff 	mov.w	r2, #4294967295
 80097a6:	2100      	movs	r1, #0
 80097a8:	4801      	ldr	r0, [pc, #4]	; (80097b0 <cppLoop+0x1b68>)
 80097aa:	f7f8 fe0f 	bl	80023cc <_ZN3LED2LREaa>
		}

		break;
 80097ae:	e1ff      	b.n	8009bb0 <cppLoop+0x1f68>
 80097b0:	200005d0 	.word	0x200005d0
 80097b4:	0801a05c 	.word	0x0801a05c
 80097b8:	0801a060 	.word	0x0801a060
 80097bc:	200005c4 	.word	0x200005c4
 80097c0:	3ea3d70a 	.word	0x3ea3d70a
 80097c4:	2001db60 	.word	0x2001db60
 80097c8:	0801a068 	.word	0x0801a068
 80097cc:	0801a06c 	.word	0x0801a06c
 80097d0:	200005f4 	.word	0x200005f4
 80097d4:	2001dae0 	.word	0x2001dae0
 80097d8:	00000000 	.word	0x00000000
 80097dc:	0801a078 	.word	0x0801a078
 80097e0:	0801a084 	.word	0x0801a084
 80097e4:	0801a090 	.word	0x0801a090
 80097e8:	2004228c 	.word	0x2004228c
 80097ec:	08019f34 	.word	0x08019f34
 80097f0:	2001db64 	.word	0x2001db64
 80097f4:	2004229c 	.word	0x2004229c
 80097f8:	0801a09c 	.word	0x0801a09c
 80097fc:	20042284 	.word	0x20042284
 8009800:	20042294 	.word	0x20042294

	case 15:
		led.fullColor('W');
 8009804:	2157      	movs	r1, #87	; 0x57
 8009806:	48ac      	ldr	r0, [pc, #688]	; (8009ab8 <cppLoop+0x1e70>)
 8009808:	f7f8 fd24 	bl	8002254 <_ZN3LED9fullColorEc>

		lcd_clear();
 800980c:	f7f7 fc48 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009810:	2100      	movs	r1, #0
 8009812:	2000      	movs	r0, #0
 8009814:	f7f7 fc54 	bl	80010c0 <lcd_locate>
		lcd_printf("Fast%4.2lf", abs(line_trace.getKp()*1000));
 8009818:	48a8      	ldr	r0, [pc, #672]	; (8009abc <cppLoop+0x1e74>)
 800981a:	f7fa fa36 	bl	8003c8a <_ZN9LineTrace5getKpEv>
 800981e:	eeb0 7a40 	vmov.f32	s14, s0
 8009822:	eddf 7aa7 	vldr	s15, [pc, #668]	; 8009ac0 <cppLoop+0x1e78>
 8009826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800982a:	eeb0 0a67 	vmov.f32	s0, s15
 800982e:	f7f9 f950 	bl	8002ad2 <_ZSt3absf>
 8009832:	ee10 3a10 	vmov	r3, s0
 8009836:	4618      	mov	r0, r3
 8009838:	f7f6 fe9e 	bl	8000578 <__aeabi_f2d>
 800983c:	4603      	mov	r3, r0
 800983e:	460c      	mov	r4, r1
 8009840:	461a      	mov	r2, r3
 8009842:	4623      	mov	r3, r4
 8009844:	489f      	ldr	r0, [pc, #636]	; (8009ac4 <cppLoop+0x1e7c>)
 8009846:	f7f7 fc65 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800984a:	2101      	movs	r1, #1
 800984c:	2000      	movs	r0, #0
 800984e:	f7f7 fc37 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", abs(line_trace.getKi()*100), abs(line_trace.getKd()*10000));
 8009852:	489a      	ldr	r0, [pc, #616]	; (8009abc <cppLoop+0x1e74>)
 8009854:	f7fa fa28 	bl	8003ca8 <_ZN9LineTrace5getKiEv>
 8009858:	eeb0 7a40 	vmov.f32	s14, s0
 800985c:	eddf 7a9a 	vldr	s15, [pc, #616]	; 8009ac8 <cppLoop+0x1e80>
 8009860:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009864:	eeb0 0a67 	vmov.f32	s0, s15
 8009868:	f7f9 f933 	bl	8002ad2 <_ZSt3absf>
 800986c:	ee10 3a10 	vmov	r3, s0
 8009870:	4618      	mov	r0, r3
 8009872:	f7f6 fe81 	bl	8000578 <__aeabi_f2d>
 8009876:	4605      	mov	r5, r0
 8009878:	460e      	mov	r6, r1
 800987a:	4890      	ldr	r0, [pc, #576]	; (8009abc <cppLoop+0x1e74>)
 800987c:	f7fa fa23 	bl	8003cc6 <_ZN9LineTrace5getKdEv>
 8009880:	eeb0 7a40 	vmov.f32	s14, s0
 8009884:	eddf 7a91 	vldr	s15, [pc, #580]	; 8009acc <cppLoop+0x1e84>
 8009888:	ee67 7a27 	vmul.f32	s15, s14, s15
 800988c:	eeb0 0a67 	vmov.f32	s0, s15
 8009890:	f7f9 f91f 	bl	8002ad2 <_ZSt3absf>
 8009894:	ee10 3a10 	vmov	r3, s0
 8009898:	4618      	mov	r0, r3
 800989a:	f7f6 fe6d 	bl	8000578 <__aeabi_f2d>
 800989e:	4603      	mov	r3, r0
 80098a0:	460c      	mov	r4, r1
 80098a2:	e9cd 3400 	strd	r3, r4, [sp]
 80098a6:	462a      	mov	r2, r5
 80098a8:	4633      	mov	r3, r6
 80098aa:	4889      	ldr	r0, [pc, #548]	; (8009ad0 <cppLoop+0x1e88>)
 80098ac:	f7f7 fc32 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 80098b0:	4888      	ldr	r0, [pc, #544]	; (8009ad4 <cppLoop+0x1e8c>)
 80098b2:	f7f8 fc6b 	bl	800218c <_ZN8JoyStick8getValueEv>
 80098b6:	4603      	mov	r3, r0
 80098b8:	2b08      	cmp	r3, #8
 80098ba:	bf0c      	ite	eq
 80098bc:	2301      	moveq	r3, #1
 80098be:	2300      	movne	r3, #0
 80098c0:	b2db      	uxtb	r3, r3
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d021      	beq.n	800990a <cppLoop+0x1cc2>
			led.LR(-1, 1);
 80098c6:	2201      	movs	r2, #1
 80098c8:	f04f 31ff 	mov.w	r1, #4294967295
 80098cc:	487a      	ldr	r0, [pc, #488]	; (8009ab8 <cppLoop+0x1e70>)
 80098ce:	f7f8 fd7d 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 80098d2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80098d6:	f000 fa97 	bl	8009e08 <HAL_Delay>

			selector++;
 80098da:	4b7f      	ldr	r3, [pc, #508]	; (8009ad8 <cppLoop+0x1e90>)
 80098dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80098e0:	b29b      	uxth	r3, r3
 80098e2:	3301      	adds	r3, #1
 80098e4:	b29b      	uxth	r3, r3
 80098e6:	b21a      	sxth	r2, r3
 80098e8:	4b7b      	ldr	r3, [pc, #492]	; (8009ad8 <cppLoop+0x1e90>)
 80098ea:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 80098ec:	4b7a      	ldr	r3, [pc, #488]	; (8009ad8 <cppLoop+0x1e90>)
 80098ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80098f2:	2b02      	cmp	r3, #2
 80098f4:	dd02      	ble.n	80098fc <cppLoop+0x1cb4>
 80098f6:	4b78      	ldr	r3, [pc, #480]	; (8009ad8 <cppLoop+0x1e90>)
 80098f8:	2200      	movs	r2, #0
 80098fa:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 80098fc:	2200      	movs	r2, #0
 80098fe:	f04f 31ff 	mov.w	r1, #4294967295
 8009902:	486d      	ldr	r0, [pc, #436]	; (8009ab8 <cppLoop+0x1e70>)
 8009904:	f7f8 fd62 	bl	80023cc <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
			line_trace.setGain(adj_kp, adj_ki, adj_kd);

			led.LR(-1, 0);
		}
		break;
 8009908:	e154      	b.n	8009bb4 <cppLoop+0x1f6c>
		else if(joy_stick.getValue() == JOY_R){
 800990a:	4872      	ldr	r0, [pc, #456]	; (8009ad4 <cppLoop+0x1e8c>)
 800990c:	f7f8 fc3e 	bl	800218c <_ZN8JoyStick8getValueEv>
 8009910:	4603      	mov	r3, r0
 8009912:	2b10      	cmp	r3, #16
 8009914:	bf0c      	ite	eq
 8009916:	2301      	moveq	r3, #1
 8009918:	2300      	movne	r3, #0
 800991a:	b2db      	uxtb	r3, r3
 800991c:	2b00      	cmp	r3, #0
 800991e:	d058      	beq.n	80099d2 <cppLoop+0x1d8a>
			led.LR(-1, 1);
 8009920:	2201      	movs	r2, #1
 8009922:	f04f 31ff 	mov.w	r1, #4294967295
 8009926:	4864      	ldr	r0, [pc, #400]	; (8009ab8 <cppLoop+0x1e70>)
 8009928:	f7f8 fd50 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 800992c:	2064      	movs	r0, #100	; 0x64
 800992e:	f000 fa6b 	bl	8009e08 <HAL_Delay>
			if(selector == 0){
 8009932:	4b69      	ldr	r3, [pc, #420]	; (8009ad8 <cppLoop+0x1e90>)
 8009934:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d113      	bne.n	8009964 <cppLoop+0x1d1c>
				adj_kp = adj_kp + 0.00001;
 800993c:	4b67      	ldr	r3, [pc, #412]	; (8009adc <cppLoop+0x1e94>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4618      	mov	r0, r3
 8009942:	f7f6 fe19 	bl	8000578 <__aeabi_f2d>
 8009946:	a356      	add	r3, pc, #344	; (adr r3, 8009aa0 <cppLoop+0x1e58>)
 8009948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994c:	f7f6 fcb6 	bl	80002bc <__adddf3>
 8009950:	4603      	mov	r3, r0
 8009952:	460c      	mov	r4, r1
 8009954:	4618      	mov	r0, r3
 8009956:	4621      	mov	r1, r4
 8009958:	f7f7 f95e 	bl	8000c18 <__aeabi_d2f>
 800995c:	4602      	mov	r2, r0
 800995e:	4b5f      	ldr	r3, [pc, #380]	; (8009adc <cppLoop+0x1e94>)
 8009960:	601a      	str	r2, [r3, #0]
 8009962:	e02b      	b.n	80099bc <cppLoop+0x1d74>
			else if(selector == 1){
 8009964:	4b5c      	ldr	r3, [pc, #368]	; (8009ad8 <cppLoop+0x1e90>)
 8009966:	f9b3 3000 	ldrsh.w	r3, [r3]
 800996a:	2b01      	cmp	r3, #1
 800996c:	d113      	bne.n	8009996 <cppLoop+0x1d4e>
				adj_ki = adj_ki + 0.0001;
 800996e:	4b5c      	ldr	r3, [pc, #368]	; (8009ae0 <cppLoop+0x1e98>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4618      	mov	r0, r3
 8009974:	f7f6 fe00 	bl	8000578 <__aeabi_f2d>
 8009978:	a34b      	add	r3, pc, #300	; (adr r3, 8009aa8 <cppLoop+0x1e60>)
 800997a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997e:	f7f6 fc9d 	bl	80002bc <__adddf3>
 8009982:	4603      	mov	r3, r0
 8009984:	460c      	mov	r4, r1
 8009986:	4618      	mov	r0, r3
 8009988:	4621      	mov	r1, r4
 800998a:	f7f7 f945 	bl	8000c18 <__aeabi_d2f>
 800998e:	4602      	mov	r2, r0
 8009990:	4b53      	ldr	r3, [pc, #332]	; (8009ae0 <cppLoop+0x1e98>)
 8009992:	601a      	str	r2, [r3, #0]
 8009994:	e012      	b.n	80099bc <cppLoop+0x1d74>
				adj_kd = adj_kd + 0.000001;
 8009996:	4b53      	ldr	r3, [pc, #332]	; (8009ae4 <cppLoop+0x1e9c>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	4618      	mov	r0, r3
 800999c:	f7f6 fdec 	bl	8000578 <__aeabi_f2d>
 80099a0:	a343      	add	r3, pc, #268	; (adr r3, 8009ab0 <cppLoop+0x1e68>)
 80099a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a6:	f7f6 fc89 	bl	80002bc <__adddf3>
 80099aa:	4603      	mov	r3, r0
 80099ac:	460c      	mov	r4, r1
 80099ae:	4618      	mov	r0, r3
 80099b0:	4621      	mov	r1, r4
 80099b2:	f7f7 f931 	bl	8000c18 <__aeabi_d2f>
 80099b6:	4602      	mov	r2, r0
 80099b8:	4b4a      	ldr	r3, [pc, #296]	; (8009ae4 <cppLoop+0x1e9c>)
 80099ba:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 80099bc:	2152      	movs	r1, #82	; 0x52
 80099be:	483e      	ldr	r0, [pc, #248]	; (8009ab8 <cppLoop+0x1e70>)
 80099c0:	f7f8 fc48 	bl	8002254 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 80099c4:	2200      	movs	r2, #0
 80099c6:	f04f 31ff 	mov.w	r1, #4294967295
 80099ca:	483b      	ldr	r0, [pc, #236]	; (8009ab8 <cppLoop+0x1e70>)
 80099cc:	f7f8 fcfe 	bl	80023cc <_ZN3LED2LREaa>
		break;
 80099d0:	e0f0      	b.n	8009bb4 <cppLoop+0x1f6c>
		else if(joy_stick.getValue() == JOY_L){
 80099d2:	4840      	ldr	r0, [pc, #256]	; (8009ad4 <cppLoop+0x1e8c>)
 80099d4:	f7f8 fbda 	bl	800218c <_ZN8JoyStick8getValueEv>
 80099d8:	4603      	mov	r3, r0
 80099da:	2b01      	cmp	r3, #1
 80099dc:	bf0c      	ite	eq
 80099de:	2301      	moveq	r3, #1
 80099e0:	2300      	movne	r3, #0
 80099e2:	b2db      	uxtb	r3, r3
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d07f      	beq.n	8009ae8 <cppLoop+0x1ea0>
			led.LR(-1, 1);
 80099e8:	2201      	movs	r2, #1
 80099ea:	f04f 31ff 	mov.w	r1, #4294967295
 80099ee:	4832      	ldr	r0, [pc, #200]	; (8009ab8 <cppLoop+0x1e70>)
 80099f0:	f7f8 fcec 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 80099f4:	2064      	movs	r0, #100	; 0x64
 80099f6:	f000 fa07 	bl	8009e08 <HAL_Delay>
			if(selector == 0){
 80099fa:	4b37      	ldr	r3, [pc, #220]	; (8009ad8 <cppLoop+0x1e90>)
 80099fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d113      	bne.n	8009a2c <cppLoop+0x1de4>
				adj_kp = adj_kp - 0.00001;
 8009a04:	4b35      	ldr	r3, [pc, #212]	; (8009adc <cppLoop+0x1e94>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4618      	mov	r0, r3
 8009a0a:	f7f6 fdb5 	bl	8000578 <__aeabi_f2d>
 8009a0e:	a324      	add	r3, pc, #144	; (adr r3, 8009aa0 <cppLoop+0x1e58>)
 8009a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a14:	f7f6 fc50 	bl	80002b8 <__aeabi_dsub>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	460c      	mov	r4, r1
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	4621      	mov	r1, r4
 8009a20:	f7f7 f8fa 	bl	8000c18 <__aeabi_d2f>
 8009a24:	4602      	mov	r2, r0
 8009a26:	4b2d      	ldr	r3, [pc, #180]	; (8009adc <cppLoop+0x1e94>)
 8009a28:	601a      	str	r2, [r3, #0]
 8009a2a:	e02b      	b.n	8009a84 <cppLoop+0x1e3c>
			else if(selector == 1){
 8009a2c:	4b2a      	ldr	r3, [pc, #168]	; (8009ad8 <cppLoop+0x1e90>)
 8009a2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	d113      	bne.n	8009a5e <cppLoop+0x1e16>
				adj_ki = adj_ki - 0.0001;
 8009a36:	4b2a      	ldr	r3, [pc, #168]	; (8009ae0 <cppLoop+0x1e98>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f7f6 fd9c 	bl	8000578 <__aeabi_f2d>
 8009a40:	a319      	add	r3, pc, #100	; (adr r3, 8009aa8 <cppLoop+0x1e60>)
 8009a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a46:	f7f6 fc37 	bl	80002b8 <__aeabi_dsub>
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	460c      	mov	r4, r1
 8009a4e:	4618      	mov	r0, r3
 8009a50:	4621      	mov	r1, r4
 8009a52:	f7f7 f8e1 	bl	8000c18 <__aeabi_d2f>
 8009a56:	4602      	mov	r2, r0
 8009a58:	4b21      	ldr	r3, [pc, #132]	; (8009ae0 <cppLoop+0x1e98>)
 8009a5a:	601a      	str	r2, [r3, #0]
 8009a5c:	e012      	b.n	8009a84 <cppLoop+0x1e3c>
				adj_kd = adj_kd - 0.000001;
 8009a5e:	4b21      	ldr	r3, [pc, #132]	; (8009ae4 <cppLoop+0x1e9c>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4618      	mov	r0, r3
 8009a64:	f7f6 fd88 	bl	8000578 <__aeabi_f2d>
 8009a68:	a311      	add	r3, pc, #68	; (adr r3, 8009ab0 <cppLoop+0x1e68>)
 8009a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6e:	f7f6 fc23 	bl	80002b8 <__aeabi_dsub>
 8009a72:	4603      	mov	r3, r0
 8009a74:	460c      	mov	r4, r1
 8009a76:	4618      	mov	r0, r3
 8009a78:	4621      	mov	r1, r4
 8009a7a:	f7f7 f8cd 	bl	8000c18 <__aeabi_d2f>
 8009a7e:	4602      	mov	r2, r0
 8009a80:	4b18      	ldr	r3, [pc, #96]	; (8009ae4 <cppLoop+0x1e9c>)
 8009a82:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8009a84:	2152      	movs	r1, #82	; 0x52
 8009a86:	480c      	ldr	r0, [pc, #48]	; (8009ab8 <cppLoop+0x1e70>)
 8009a88:	f7f8 fbe4 	bl	8002254 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	f04f 31ff 	mov.w	r1, #4294967295
 8009a92:	4809      	ldr	r0, [pc, #36]	; (8009ab8 <cppLoop+0x1e70>)
 8009a94:	f7f8 fc9a 	bl	80023cc <_ZN3LED2LREaa>
		break;
 8009a98:	e08c      	b.n	8009bb4 <cppLoop+0x1f6c>
 8009a9a:	bf00      	nop
 8009a9c:	f3af 8000 	nop.w
 8009aa0:	88e368f1 	.word	0x88e368f1
 8009aa4:	3ee4f8b5 	.word	0x3ee4f8b5
 8009aa8:	eb1c432d 	.word	0xeb1c432d
 8009aac:	3f1a36e2 	.word	0x3f1a36e2
 8009ab0:	a0b5ed8d 	.word	0xa0b5ed8d
 8009ab4:	3eb0c6f7 	.word	0x3eb0c6f7
 8009ab8:	200005d0 	.word	0x200005d0
 8009abc:	2001db64 	.word	0x2001db64
 8009ac0:	447a0000 	.word	0x447a0000
 8009ac4:	0801a0a8 	.word	0x0801a0a8
 8009ac8:	42c80000 	.word	0x42c80000
 8009acc:	461c4000 	.word	0x461c4000
 8009ad0:	08019eec 	.word	0x08019eec
 8009ad4:	200005c4 	.word	0x200005c4
 8009ad8:	20042242 	.word	0x20042242
 8009adc:	2004224c 	.word	0x2004224c
 8009ae0:	20042254 	.word	0x20042254
 8009ae4:	2004225c 	.word	0x2004225c
		else if(joy_stick.getValue() == JOY_C){
 8009ae8:	4836      	ldr	r0, [pc, #216]	; (8009bc4 <cppLoop+0x1f7c>)
 8009aea:	f7f8 fb4f 	bl	800218c <_ZN8JoyStick8getValueEv>
 8009aee:	4603      	mov	r3, r0
 8009af0:	2b02      	cmp	r3, #2
 8009af2:	bf0c      	ite	eq
 8009af4:	2301      	moveq	r3, #1
 8009af6:	2300      	movne	r3, #0
 8009af8:	b2db      	uxtb	r3, r3
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d05a      	beq.n	8009bb4 <cppLoop+0x1f6c>
			led.LR(-1, 1);
 8009afe:	2201      	movs	r2, #1
 8009b00:	f04f 31ff 	mov.w	r1, #4294967295
 8009b04:	4830      	ldr	r0, [pc, #192]	; (8009bc8 <cppLoop+0x1f80>)
 8009b06:	f7f8 fc61 	bl	80023cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8009b0a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8009b0e:	f000 f97b 	bl	8009e08 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP.TXT", 1, &adj_kp, OVER_WRITE);
 8009b12:	2300      	movs	r3, #0
 8009b14:	9300      	str	r3, [sp, #0]
 8009b16:	4b2d      	ldr	r3, [pc, #180]	; (8009bcc <cppLoop+0x1f84>)
 8009b18:	2201      	movs	r2, #1
 8009b1a:	492d      	ldr	r1, [pc, #180]	; (8009bd0 <cppLoop+0x1f88>)
 8009b1c:	482d      	ldr	r0, [pc, #180]	; (8009bd4 <cppLoop+0x1f8c>)
 8009b1e:	f7f7 fead 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI.TXT", 1, &adj_ki, OVER_WRITE);
 8009b22:	2300      	movs	r3, #0
 8009b24:	9300      	str	r3, [sp, #0]
 8009b26:	4b2c      	ldr	r3, [pc, #176]	; (8009bd8 <cppLoop+0x1f90>)
 8009b28:	2201      	movs	r2, #1
 8009b2a:	492c      	ldr	r1, [pc, #176]	; (8009bdc <cppLoop+0x1f94>)
 8009b2c:	4829      	ldr	r0, [pc, #164]	; (8009bd4 <cppLoop+0x1f8c>)
 8009b2e:	f7f7 fea5 	bl	800187c <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
 8009b32:	2300      	movs	r3, #0
 8009b34:	9300      	str	r3, [sp, #0]
 8009b36:	4b2a      	ldr	r3, [pc, #168]	; (8009be0 <cppLoop+0x1f98>)
 8009b38:	2201      	movs	r2, #1
 8009b3a:	492a      	ldr	r1, [pc, #168]	; (8009be4 <cppLoop+0x1f9c>)
 8009b3c:	4825      	ldr	r0, [pc, #148]	; (8009bd4 <cppLoop+0x1f8c>)
 8009b3e:	f7f7 fe9d 	bl	800187c <sd_write_array_float>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 8009b42:	4b22      	ldr	r3, [pc, #136]	; (8009bcc <cppLoop+0x1f84>)
 8009b44:	edd3 7a00 	vldr	s15, [r3]
 8009b48:	4b23      	ldr	r3, [pc, #140]	; (8009bd8 <cppLoop+0x1f90>)
 8009b4a:	ed93 7a00 	vldr	s14, [r3]
 8009b4e:	4b24      	ldr	r3, [pc, #144]	; (8009be0 <cppLoop+0x1f98>)
 8009b50:	edd3 6a00 	vldr	s13, [r3]
 8009b54:	eeb0 1a66 	vmov.f32	s2, s13
 8009b58:	eef0 0a47 	vmov.f32	s1, s14
 8009b5c:	eeb0 0a67 	vmov.f32	s0, s15
 8009b60:	4821      	ldr	r0, [pc, #132]	; (8009be8 <cppLoop+0x1fa0>)
 8009b62:	f7fa f879 	bl	8003c58 <_ZN9LineTrace7setGainEfff>
			led.LR(-1, 0);
 8009b66:	2200      	movs	r2, #0
 8009b68:	f04f 31ff 	mov.w	r1, #4294967295
 8009b6c:	4816      	ldr	r0, [pc, #88]	; (8009bc8 <cppLoop+0x1f80>)
 8009b6e:	f7f8 fc2d 	bl	80023cc <_ZN3LED2LREaa>
		break;
 8009b72:	e01f      	b.n	8009bb4 <cppLoop+0x1f6c>

	default:
		break;
 8009b74:	bf00      	nop
 8009b76:	e01e      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009b78:	bf00      	nop
 8009b7a:	e01c      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009b7c:	bf00      	nop
 8009b7e:	e01a      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009b80:	bf00      	nop
 8009b82:	e018      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009b84:	bf00      	nop
 8009b86:	e016      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009b88:	bf00      	nop
 8009b8a:	e014      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009b8c:	bf00      	nop
 8009b8e:	e012      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009b90:	bf00      	nop
 8009b92:	e010      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009b94:	bf00      	nop
 8009b96:	e00e      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009b98:	bf00      	nop
 8009b9a:	e00c      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009b9c:	bf00      	nop
 8009b9e:	e00a      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009ba0:	bf00      	nop
 8009ba2:	e008      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009ba4:	bf00      	nop
 8009ba6:	e006      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009ba8:	bf00      	nop
 8009baa:	e004      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009bac:	bf00      	nop
 8009bae:	e002      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009bb0:	bf00      	nop
 8009bb2:	e000      	b.n	8009bb6 <cppLoop+0x1f6e>
		break;
 8009bb4:	bf00      	nop

	}

	HAL_Delay(30);
 8009bb6:	201e      	movs	r0, #30
 8009bb8:	f000 f926 	bl	8009e08 <HAL_Delay>

}
 8009bbc:	bf00      	nop
 8009bbe:	370c      	adds	r7, #12
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bc4:	200005c4 	.word	0x200005c4
 8009bc8:	200005d0 	.word	0x200005d0
 8009bcc:	2004224c 	.word	0x2004224c
 8009bd0:	0801a0b4 	.word	0x0801a0b4
 8009bd4:	08019f08 	.word	0x08019f08
 8009bd8:	20042254 	.word	0x20042254
 8009bdc:	0801a0bc 	.word	0x0801a0bc
 8009be0:	2004225c 	.word	0x2004225c
 8009be4:	0801a0c4 	.word	0x0801a0c4
 8009be8:	2001db64 	.word	0x2001db64

08009bec <_Z41__static_initialization_and_destruction_0ii>:

void prameterSttingMode()
{

}
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b088      	sub	sp, #32
 8009bf0:	af06      	add	r7, sp, #24
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	6039      	str	r1, [r7, #0]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2b01      	cmp	r3, #1
 8009bfa:	d142      	bne.n	8009c82 <_Z41__static_initialization_and_destruction_0ii+0x96>
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d13d      	bne.n	8009c82 <_Z41__static_initialization_and_destruction_0ii+0x96>
LineSensor line_sensor;
 8009c06:	4821      	ldr	r0, [pc, #132]	; (8009c8c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8009c08:	f7f8 fc18 	bl	800243c <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 8009c0c:	4820      	ldr	r0, [pc, #128]	; (8009c90 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8009c0e:	f7fb fc5f 	bl	80054d0 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8009c12:	4820      	ldr	r0, [pc, #128]	; (8009c94 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8009c14:	f7f8 faae 	bl	8002174 <_ZN8JoyStickC1Ev>
Motor motor;
 8009c18:	481f      	ldr	r0, [pc, #124]	; (8009c98 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009c1a:	f7fb f86c 	bl	8004cf6 <_ZN5MotorC1Ev>
IMU imu;
 8009c1e:	481f      	ldr	r0, [pc, #124]	; (8009c9c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009c20:	f7f8 f8a4 	bl	8001d6c <_ZN3IMUC1Ev>
Logger logger;
 8009c24:	481e      	ldr	r0, [pc, #120]	; (8009ca0 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009c26:	f7fa fdb1 	bl	800478c <_ZN6LoggerC1Ev>
Encoder encoder;
 8009c2a:	481e      	ldr	r0, [pc, #120]	; (8009ca4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009c2c:	f7f7 fbce 	bl	80013cc <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8009c30:	4b1a      	ldr	r3, [pc, #104]	; (8009c9c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009c32:	4a1c      	ldr	r2, [pc, #112]	; (8009ca4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009c34:	4918      	ldr	r1, [pc, #96]	; (8009c98 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009c36:	481c      	ldr	r0, [pc, #112]	; (8009ca8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009c38:	f7fb ffe0 	bl	8005bfc <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 8009c3c:	4b1a      	ldr	r3, [pc, #104]	; (8009ca8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009c3e:	4a17      	ldr	r2, [pc, #92]	; (8009c9c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009c40:	4918      	ldr	r1, [pc, #96]	; (8009ca4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009c42:	481a      	ldr	r0, [pc, #104]	; (8009cac <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8009c44:	f7fb f956 	bl	8004ef4 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
ESC esc;
 8009c48:	4819      	ldr	r0, [pc, #100]	; (8009cb0 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8009c4a:	f7f7 fac3 	bl	80011d4 <_ZN3ESCC1Ev>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl, &side_sensor, &encoder, &odometry, &logger, &imu, &esc);
 8009c4e:	4b18      	ldr	r3, [pc, #96]	; (8009cb0 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8009c50:	9305      	str	r3, [sp, #20]
 8009c52:	4b12      	ldr	r3, [pc, #72]	; (8009c9c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009c54:	9304      	str	r3, [sp, #16]
 8009c56:	4b12      	ldr	r3, [pc, #72]	; (8009ca0 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009c58:	9303      	str	r3, [sp, #12]
 8009c5a:	4b14      	ldr	r3, [pc, #80]	; (8009cac <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8009c5c:	9302      	str	r3, [sp, #8]
 8009c5e:	4b11      	ldr	r3, [pc, #68]	; (8009ca4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009c60:	9301      	str	r3, [sp, #4]
 8009c62:	4b0b      	ldr	r3, [pc, #44]	; (8009c90 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8009c64:	9300      	str	r3, [sp, #0]
 8009c66:	4b10      	ldr	r3, [pc, #64]	; (8009ca8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009c68:	4a08      	ldr	r2, [pc, #32]	; (8009c8c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8009c6a:	490b      	ldr	r1, [pc, #44]	; (8009c98 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009c6c:	4811      	ldr	r0, [pc, #68]	; (8009cb4 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 8009c6e:	f7f8 ff40 	bl	8002af2 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>
SystemIdentification sys_ident(&logger, &motor);
 8009c72:	4a09      	ldr	r2, [pc, #36]	; (8009c98 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009c74:	490a      	ldr	r1, [pc, #40]	; (8009ca0 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009c76:	4810      	ldr	r0, [pc, #64]	; (8009cb8 <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8009c78:	f7fb fda6 	bl	80057c8 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 8009c7c:	480f      	ldr	r0, [pc, #60]	; (8009cbc <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 8009c7e:	f7fb fab9 	bl	80051f4 <_ZN13PathFollowingC1Ev>
}
 8009c82:	bf00      	nop
 8009c84:	3708      	adds	r7, #8
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}
 8009c8a:	bf00      	nop
 8009c8c:	200002c0 	.word	0x200002c0
 8009c90:	200005b8 	.word	0x200005b8
 8009c94:	200005c4 	.word	0x200005c4
 8009c98:	200005cc 	.word	0x200005cc
 8009c9c:	200005e0 	.word	0x200005e0
 8009ca0:	200005f4 	.word	0x200005f4
 8009ca4:	2001dac0 	.word	0x2001dac0
 8009ca8:	2001dae0 	.word	0x2001dae0
 8009cac:	2001db20 	.word	0x2001db20
 8009cb0:	2001db60 	.word	0x2001db60
 8009cb4:	2001db64 	.word	0x2001db64
 8009cb8:	2002a90c 	.word	0x2002a90c
 8009cbc:	2002ab18 	.word	0x2002ab18

08009cc0 <_GLOBAL__sub_I_line_sensor>:
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009cc8:	2001      	movs	r0, #1
 8009cca:	f7ff ff8f 	bl	8009bec <_Z41__static_initialization_and_destruction_0ii>
 8009cce:	bd80      	pop	{r7, pc}

08009cd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8009cd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009d08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009cd4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009cd6:	e003      	b.n	8009ce0 <LoopCopyDataInit>

08009cd8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009cd8:	4b0c      	ldr	r3, [pc, #48]	; (8009d0c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8009cda:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009cdc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8009cde:	3104      	adds	r1, #4

08009ce0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009ce0:	480b      	ldr	r0, [pc, #44]	; (8009d10 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8009ce2:	4b0c      	ldr	r3, [pc, #48]	; (8009d14 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009ce4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009ce6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009ce8:	d3f6      	bcc.n	8009cd8 <CopyDataInit>
  ldr  r2, =_sbss
 8009cea:	4a0b      	ldr	r2, [pc, #44]	; (8009d18 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8009cec:	e002      	b.n	8009cf4 <LoopFillZerobss>

08009cee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8009cee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009cf0:	f842 3b04 	str.w	r3, [r2], #4

08009cf4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009cf4:	4b09      	ldr	r3, [pc, #36]	; (8009d1c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8009cf6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009cf8:	d3f9      	bcc.n	8009cee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8009cfa:	f7fd fe83 	bl	8007a04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009cfe:	f00b fdd3 	bl	80158a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009d02:	f7fc f9bd 	bl	8006080 <main>
  bx  lr    
 8009d06:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8009d08:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8009d0c:	0801a6b8 	.word	0x0801a6b8
  ldr  r0, =_sdata
 8009d10:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009d14:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8009d18:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8009d1c:	20046ca0 	.word	0x20046ca0

08009d20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009d20:	e7fe      	b.n	8009d20 <ADC_IRQHandler>
	...

08009d24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009d28:	4b0e      	ldr	r3, [pc, #56]	; (8009d64 <HAL_Init+0x40>)
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	4a0d      	ldr	r2, [pc, #52]	; (8009d64 <HAL_Init+0x40>)
 8009d2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009d32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009d34:	4b0b      	ldr	r3, [pc, #44]	; (8009d64 <HAL_Init+0x40>)
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	4a0a      	ldr	r2, [pc, #40]	; (8009d64 <HAL_Init+0x40>)
 8009d3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009d3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009d40:	4b08      	ldr	r3, [pc, #32]	; (8009d64 <HAL_Init+0x40>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a07      	ldr	r2, [pc, #28]	; (8009d64 <HAL_Init+0x40>)
 8009d46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009d4c:	2003      	movs	r0, #3
 8009d4e:	f000 fd51 	bl	800a7f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009d52:	2000      	movs	r0, #0
 8009d54:	f000 f808 	bl	8009d68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009d58:	f7fd f8a4 	bl	8006ea4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8009d5c:	2300      	movs	r3, #0
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	bd80      	pop	{r7, pc}
 8009d62:	bf00      	nop
 8009d64:	40023c00 	.word	0x40023c00

08009d68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b082      	sub	sp, #8
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009d70:	4b12      	ldr	r3, [pc, #72]	; (8009dbc <HAL_InitTick+0x54>)
 8009d72:	681a      	ldr	r2, [r3, #0]
 8009d74:	4b12      	ldr	r3, [pc, #72]	; (8009dc0 <HAL_InitTick+0x58>)
 8009d76:	781b      	ldrb	r3, [r3, #0]
 8009d78:	4619      	mov	r1, r3
 8009d7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009d7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d86:	4618      	mov	r0, r3
 8009d88:	f000 fd69 	bl	800a85e <HAL_SYSTICK_Config>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d001      	beq.n	8009d96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8009d92:	2301      	movs	r3, #1
 8009d94:	e00e      	b.n	8009db4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2b0f      	cmp	r3, #15
 8009d9a:	d80a      	bhi.n	8009db2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	6879      	ldr	r1, [r7, #4]
 8009da0:	f04f 30ff 	mov.w	r0, #4294967295
 8009da4:	f000 fd31 	bl	800a80a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009da8:	4a06      	ldr	r2, [pc, #24]	; (8009dc4 <HAL_InitTick+0x5c>)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8009dae:	2300      	movs	r3, #0
 8009db0:	e000      	b.n	8009db4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8009db2:	2301      	movs	r3, #1
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	3708      	adds	r7, #8
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}
 8009dbc:	20000000 	.word	0x20000000
 8009dc0:	20000008 	.word	0x20000008
 8009dc4:	20000004 	.word	0x20000004

08009dc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009dc8:	b480      	push	{r7}
 8009dca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009dcc:	4b06      	ldr	r3, [pc, #24]	; (8009de8 <HAL_IncTick+0x20>)
 8009dce:	781b      	ldrb	r3, [r3, #0]
 8009dd0:	461a      	mov	r2, r3
 8009dd2:	4b06      	ldr	r3, [pc, #24]	; (8009dec <HAL_IncTick+0x24>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	4413      	add	r3, r2
 8009dd8:	4a04      	ldr	r2, [pc, #16]	; (8009dec <HAL_IncTick+0x24>)
 8009dda:	6013      	str	r3, [r2, #0]
}
 8009ddc:	bf00      	nop
 8009dde:	46bd      	mov	sp, r7
 8009de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de4:	4770      	bx	lr
 8009de6:	bf00      	nop
 8009de8:	20000008 	.word	0x20000008
 8009dec:	20044c28 	.word	0x20044c28

08009df0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009df0:	b480      	push	{r7}
 8009df2:	af00      	add	r7, sp, #0
  return uwTick;
 8009df4:	4b03      	ldr	r3, [pc, #12]	; (8009e04 <HAL_GetTick+0x14>)
 8009df6:	681b      	ldr	r3, [r3, #0]
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e00:	4770      	bx	lr
 8009e02:	bf00      	nop
 8009e04:	20044c28 	.word	0x20044c28

08009e08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009e10:	f7ff ffee 	bl	8009df0 <HAL_GetTick>
 8009e14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e20:	d005      	beq.n	8009e2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009e22:	4b09      	ldr	r3, [pc, #36]	; (8009e48 <HAL_Delay+0x40>)
 8009e24:	781b      	ldrb	r3, [r3, #0]
 8009e26:	461a      	mov	r2, r3
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	4413      	add	r3, r2
 8009e2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8009e2e:	bf00      	nop
 8009e30:	f7ff ffde 	bl	8009df0 <HAL_GetTick>
 8009e34:	4602      	mov	r2, r0
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	1ad3      	subs	r3, r2, r3
 8009e3a:	68fa      	ldr	r2, [r7, #12]
 8009e3c:	429a      	cmp	r2, r3
 8009e3e:	d8f7      	bhi.n	8009e30 <HAL_Delay+0x28>
  {
  }
}
 8009e40:	bf00      	nop
 8009e42:	3710      	adds	r7, #16
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}
 8009e48:	20000008 	.word	0x20000008

08009e4c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b084      	sub	sp, #16
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009e54:	2300      	movs	r3, #0
 8009e56:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d101      	bne.n	8009e62 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8009e5e:	2301      	movs	r3, #1
 8009e60:	e033      	b.n	8009eca <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d109      	bne.n	8009e7e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f7fd f842 	bl	8006ef4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2200      	movs	r2, #0
 8009e74:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e82:	f003 0310 	and.w	r3, r3, #16
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d118      	bne.n	8009ebc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e8e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8009e92:	f023 0302 	bic.w	r3, r3, #2
 8009e96:	f043 0202 	orr.w	r2, r3, #2
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f000 fa5a 	bl	800a358 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eae:	f023 0303 	bic.w	r3, r3, #3
 8009eb2:	f043 0201 	orr.w	r2, r3, #1
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	641a      	str	r2, [r3, #64]	; 0x40
 8009eba:	e001      	b.n	8009ec0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8009ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3710      	adds	r7, #16
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}
	...

08009ed4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b086      	sub	sp, #24
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	60f8      	str	r0, [r7, #12]
 8009edc:	60b9      	str	r1, [r7, #8]
 8009ede:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009eea:	2b01      	cmp	r3, #1
 8009eec:	d101      	bne.n	8009ef2 <HAL_ADC_Start_DMA+0x1e>
 8009eee:	2302      	movs	r3, #2
 8009ef0:	e0cc      	b.n	800a08c <HAL_ADC_Start_DMA+0x1b8>
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	2201      	movs	r2, #1
 8009ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	689b      	ldr	r3, [r3, #8]
 8009f00:	f003 0301 	and.w	r3, r3, #1
 8009f04:	2b01      	cmp	r3, #1
 8009f06:	d018      	beq.n	8009f3a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	689a      	ldr	r2, [r3, #8]
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f042 0201 	orr.w	r2, r2, #1
 8009f16:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8009f18:	4b5e      	ldr	r3, [pc, #376]	; (800a094 <HAL_ADC_Start_DMA+0x1c0>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	4a5e      	ldr	r2, [pc, #376]	; (800a098 <HAL_ADC_Start_DMA+0x1c4>)
 8009f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8009f22:	0c9a      	lsrs	r2, r3, #18
 8009f24:	4613      	mov	r3, r2
 8009f26:	005b      	lsls	r3, r3, #1
 8009f28:	4413      	add	r3, r2
 8009f2a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8009f2c:	e002      	b.n	8009f34 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8009f2e:	693b      	ldr	r3, [r7, #16]
 8009f30:	3b01      	subs	r3, #1
 8009f32:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8009f34:	693b      	ldr	r3, [r7, #16]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d1f9      	bne.n	8009f2e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	689b      	ldr	r3, [r3, #8]
 8009f40:	f003 0301 	and.w	r3, r3, #1
 8009f44:	2b01      	cmp	r3, #1
 8009f46:	f040 80a0 	bne.w	800a08a <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f4e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009f52:	f023 0301 	bic.w	r3, r3, #1
 8009f56:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	685b      	ldr	r3, [r3, #4]
 8009f64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d007      	beq.n	8009f7c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f70:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009f74:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009f84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f88:	d106      	bne.n	8009f98 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f8e:	f023 0206 	bic.w	r2, r3, #6
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	645a      	str	r2, [r3, #68]	; 0x44
 8009f96:	e002      	b.n	8009f9e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009fa6:	4b3d      	ldr	r3, [pc, #244]	; (800a09c <HAL_ADC_Start_DMA+0x1c8>)
 8009fa8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fae:	4a3c      	ldr	r2, [pc, #240]	; (800a0a0 <HAL_ADC_Start_DMA+0x1cc>)
 8009fb0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fb6:	4a3b      	ldr	r2, [pc, #236]	; (800a0a4 <HAL_ADC_Start_DMA+0x1d0>)
 8009fb8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fbe:	4a3a      	ldr	r2, [pc, #232]	; (800a0a8 <HAL_ADC_Start_DMA+0x1d4>)
 8009fc0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8009fca:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	685a      	ldr	r2, [r3, #4]
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8009fda:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	689a      	ldr	r2, [r3, #8]
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009fea:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	334c      	adds	r3, #76	; 0x4c
 8009ff6:	4619      	mov	r1, r3
 8009ff8:	68ba      	ldr	r2, [r7, #8]
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f000 fcea 	bl	800a9d4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800a000:	697b      	ldr	r3, [r7, #20]
 800a002:	685b      	ldr	r3, [r3, #4]
 800a004:	f003 031f 	and.w	r3, r3, #31
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d12a      	bne.n	800a062 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	4a26      	ldr	r2, [pc, #152]	; (800a0ac <HAL_ADC_Start_DMA+0x1d8>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d015      	beq.n	800a042 <HAL_ADC_Start_DMA+0x16e>
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	4a25      	ldr	r2, [pc, #148]	; (800a0b0 <HAL_ADC_Start_DMA+0x1dc>)
 800a01c:	4293      	cmp	r3, r2
 800a01e:	d105      	bne.n	800a02c <HAL_ADC_Start_DMA+0x158>
 800a020:	4b1e      	ldr	r3, [pc, #120]	; (800a09c <HAL_ADC_Start_DMA+0x1c8>)
 800a022:	685b      	ldr	r3, [r3, #4]
 800a024:	f003 031f 	and.w	r3, r3, #31
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d00a      	beq.n	800a042 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4a20      	ldr	r2, [pc, #128]	; (800a0b4 <HAL_ADC_Start_DMA+0x1e0>)
 800a032:	4293      	cmp	r3, r2
 800a034:	d129      	bne.n	800a08a <HAL_ADC_Start_DMA+0x1b6>
 800a036:	4b19      	ldr	r3, [pc, #100]	; (800a09c <HAL_ADC_Start_DMA+0x1c8>)
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	f003 031f 	and.w	r3, r3, #31
 800a03e:	2b0f      	cmp	r3, #15
 800a040:	d823      	bhi.n	800a08a <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	689b      	ldr	r3, [r3, #8]
 800a048:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d11c      	bne.n	800a08a <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	689a      	ldr	r2, [r3, #8]
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800a05e:	609a      	str	r2, [r3, #8]
 800a060:	e013      	b.n	800a08a <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	4a11      	ldr	r2, [pc, #68]	; (800a0ac <HAL_ADC_Start_DMA+0x1d8>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d10e      	bne.n	800a08a <HAL_ADC_Start_DMA+0x1b6>
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	689b      	ldr	r3, [r3, #8]
 800a072:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a076:	2b00      	cmp	r3, #0
 800a078:	d107      	bne.n	800a08a <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	689a      	ldr	r2, [r3, #8]
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800a088:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800a08a:	2300      	movs	r3, #0
}
 800a08c:	4618      	mov	r0, r3
 800a08e:	3718      	adds	r7, #24
 800a090:	46bd      	mov	sp, r7
 800a092:	bd80      	pop	{r7, pc}
 800a094:	20000000 	.word	0x20000000
 800a098:	431bde83 	.word	0x431bde83
 800a09c:	40012300 	.word	0x40012300
 800a0a0:	0800a551 	.word	0x0800a551
 800a0a4:	0800a60b 	.word	0x0800a60b
 800a0a8:	0800a627 	.word	0x0800a627
 800a0ac:	40012000 	.word	0x40012000
 800a0b0:	40012100 	.word	0x40012100
 800a0b4:	40012200 	.word	0x40012200

0800a0b8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b083      	sub	sp, #12
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800a0c0:	bf00      	nop
 800a0c2:	370c      	adds	r7, #12
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ca:	4770      	bx	lr

0800a0cc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b083      	sub	sp, #12
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800a0d4:	bf00      	nop
 800a0d6:	370c      	adds	r7, #12
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0de:	4770      	bx	lr

0800a0e0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800a0e0:	b480      	push	{r7}
 800a0e2:	b083      	sub	sp, #12
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800a0e8:	bf00      	nop
 800a0ea:	370c      	adds	r7, #12
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f2:	4770      	bx	lr

0800a0f4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b085      	sub	sp, #20
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
 800a0fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800a0fe:	2300      	movs	r3, #0
 800a100:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a108:	2b01      	cmp	r3, #1
 800a10a:	d101      	bne.n	800a110 <HAL_ADC_ConfigChannel+0x1c>
 800a10c:	2302      	movs	r3, #2
 800a10e:	e113      	b.n	800a338 <HAL_ADC_ConfigChannel+0x244>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2201      	movs	r2, #1
 800a114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	2b09      	cmp	r3, #9
 800a11e:	d925      	bls.n	800a16c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	68d9      	ldr	r1, [r3, #12]
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	b29b      	uxth	r3, r3
 800a12c:	461a      	mov	r2, r3
 800a12e:	4613      	mov	r3, r2
 800a130:	005b      	lsls	r3, r3, #1
 800a132:	4413      	add	r3, r2
 800a134:	3b1e      	subs	r3, #30
 800a136:	2207      	movs	r2, #7
 800a138:	fa02 f303 	lsl.w	r3, r2, r3
 800a13c:	43da      	mvns	r2, r3
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	400a      	ands	r2, r1
 800a144:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	68d9      	ldr	r1, [r3, #12]
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	689a      	ldr	r2, [r3, #8]
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	b29b      	uxth	r3, r3
 800a156:	4618      	mov	r0, r3
 800a158:	4603      	mov	r3, r0
 800a15a:	005b      	lsls	r3, r3, #1
 800a15c:	4403      	add	r3, r0
 800a15e:	3b1e      	subs	r3, #30
 800a160:	409a      	lsls	r2, r3
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	430a      	orrs	r2, r1
 800a168:	60da      	str	r2, [r3, #12]
 800a16a:	e022      	b.n	800a1b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	6919      	ldr	r1, [r3, #16]
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	b29b      	uxth	r3, r3
 800a178:	461a      	mov	r2, r3
 800a17a:	4613      	mov	r3, r2
 800a17c:	005b      	lsls	r3, r3, #1
 800a17e:	4413      	add	r3, r2
 800a180:	2207      	movs	r2, #7
 800a182:	fa02 f303 	lsl.w	r3, r2, r3
 800a186:	43da      	mvns	r2, r3
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	400a      	ands	r2, r1
 800a18e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	6919      	ldr	r1, [r3, #16]
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	689a      	ldr	r2, [r3, #8]
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	b29b      	uxth	r3, r3
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	005b      	lsls	r3, r3, #1
 800a1a6:	4403      	add	r3, r0
 800a1a8:	409a      	lsls	r2, r3
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	430a      	orrs	r2, r1
 800a1b0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	685b      	ldr	r3, [r3, #4]
 800a1b6:	2b06      	cmp	r3, #6
 800a1b8:	d824      	bhi.n	800a204 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	685a      	ldr	r2, [r3, #4]
 800a1c4:	4613      	mov	r3, r2
 800a1c6:	009b      	lsls	r3, r3, #2
 800a1c8:	4413      	add	r3, r2
 800a1ca:	3b05      	subs	r3, #5
 800a1cc:	221f      	movs	r2, #31
 800a1ce:	fa02 f303 	lsl.w	r3, r2, r3
 800a1d2:	43da      	mvns	r2, r3
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	400a      	ands	r2, r1
 800a1da:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	b29b      	uxth	r3, r3
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	685a      	ldr	r2, [r3, #4]
 800a1ee:	4613      	mov	r3, r2
 800a1f0:	009b      	lsls	r3, r3, #2
 800a1f2:	4413      	add	r3, r2
 800a1f4:	3b05      	subs	r3, #5
 800a1f6:	fa00 f203 	lsl.w	r2, r0, r3
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	430a      	orrs	r2, r1
 800a200:	635a      	str	r2, [r3, #52]	; 0x34
 800a202:	e04c      	b.n	800a29e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	685b      	ldr	r3, [r3, #4]
 800a208:	2b0c      	cmp	r3, #12
 800a20a:	d824      	bhi.n	800a256 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	685a      	ldr	r2, [r3, #4]
 800a216:	4613      	mov	r3, r2
 800a218:	009b      	lsls	r3, r3, #2
 800a21a:	4413      	add	r3, r2
 800a21c:	3b23      	subs	r3, #35	; 0x23
 800a21e:	221f      	movs	r2, #31
 800a220:	fa02 f303 	lsl.w	r3, r2, r3
 800a224:	43da      	mvns	r2, r3
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	400a      	ands	r2, r1
 800a22c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	b29b      	uxth	r3, r3
 800a23a:	4618      	mov	r0, r3
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	685a      	ldr	r2, [r3, #4]
 800a240:	4613      	mov	r3, r2
 800a242:	009b      	lsls	r3, r3, #2
 800a244:	4413      	add	r3, r2
 800a246:	3b23      	subs	r3, #35	; 0x23
 800a248:	fa00 f203 	lsl.w	r2, r0, r3
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	430a      	orrs	r2, r1
 800a252:	631a      	str	r2, [r3, #48]	; 0x30
 800a254:	e023      	b.n	800a29e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	685a      	ldr	r2, [r3, #4]
 800a260:	4613      	mov	r3, r2
 800a262:	009b      	lsls	r3, r3, #2
 800a264:	4413      	add	r3, r2
 800a266:	3b41      	subs	r3, #65	; 0x41
 800a268:	221f      	movs	r2, #31
 800a26a:	fa02 f303 	lsl.w	r3, r2, r3
 800a26e:	43da      	mvns	r2, r3
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	400a      	ands	r2, r1
 800a276:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	b29b      	uxth	r3, r3
 800a284:	4618      	mov	r0, r3
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	685a      	ldr	r2, [r3, #4]
 800a28a:	4613      	mov	r3, r2
 800a28c:	009b      	lsls	r3, r3, #2
 800a28e:	4413      	add	r3, r2
 800a290:	3b41      	subs	r3, #65	; 0x41
 800a292:	fa00 f203 	lsl.w	r2, r0, r3
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	430a      	orrs	r2, r1
 800a29c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800a29e:	4b29      	ldr	r3, [pc, #164]	; (800a344 <HAL_ADC_ConfigChannel+0x250>)
 800a2a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	4a28      	ldr	r2, [pc, #160]	; (800a348 <HAL_ADC_ConfigChannel+0x254>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d10f      	bne.n	800a2cc <HAL_ADC_ConfigChannel+0x1d8>
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	2b12      	cmp	r3, #18
 800a2b2:	d10b      	bne.n	800a2cc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	685b      	ldr	r3, [r3, #4]
 800a2b8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	685b      	ldr	r3, [r3, #4]
 800a2c4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	4a1d      	ldr	r2, [pc, #116]	; (800a348 <HAL_ADC_ConfigChannel+0x254>)
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	d12b      	bne.n	800a32e <HAL_ADC_ConfigChannel+0x23a>
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	4a1c      	ldr	r2, [pc, #112]	; (800a34c <HAL_ADC_ConfigChannel+0x258>)
 800a2dc:	4293      	cmp	r3, r2
 800a2de:	d003      	beq.n	800a2e8 <HAL_ADC_ConfigChannel+0x1f4>
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	2b11      	cmp	r3, #17
 800a2e6:	d122      	bne.n	800a32e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a11      	ldr	r2, [pc, #68]	; (800a34c <HAL_ADC_ConfigChannel+0x258>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d111      	bne.n	800a32e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800a30a:	4b11      	ldr	r3, [pc, #68]	; (800a350 <HAL_ADC_ConfigChannel+0x25c>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	4a11      	ldr	r2, [pc, #68]	; (800a354 <HAL_ADC_ConfigChannel+0x260>)
 800a310:	fba2 2303 	umull	r2, r3, r2, r3
 800a314:	0c9a      	lsrs	r2, r3, #18
 800a316:	4613      	mov	r3, r2
 800a318:	009b      	lsls	r3, r3, #2
 800a31a:	4413      	add	r3, r2
 800a31c:	005b      	lsls	r3, r3, #1
 800a31e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800a320:	e002      	b.n	800a328 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	3b01      	subs	r3, #1
 800a326:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d1f9      	bne.n	800a322 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2200      	movs	r2, #0
 800a332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800a336:	2300      	movs	r3, #0
}
 800a338:	4618      	mov	r0, r3
 800a33a:	3714      	adds	r7, #20
 800a33c:	46bd      	mov	sp, r7
 800a33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a342:	4770      	bx	lr
 800a344:	40012300 	.word	0x40012300
 800a348:	40012000 	.word	0x40012000
 800a34c:	10000012 	.word	0x10000012
 800a350:	20000000 	.word	0x20000000
 800a354:	431bde83 	.word	0x431bde83

0800a358 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800a358:	b480      	push	{r7}
 800a35a:	b085      	sub	sp, #20
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800a360:	4b79      	ldr	r3, [pc, #484]	; (800a548 <ADC_Init+0x1f0>)
 800a362:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	685b      	ldr	r3, [r3, #4]
 800a368:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	685a      	ldr	r2, [r3, #4]
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	685b      	ldr	r3, [r3, #4]
 800a378:	431a      	orrs	r2, r3
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	685a      	ldr	r2, [r3, #4]
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a38c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	6859      	ldr	r1, [r3, #4]
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	691b      	ldr	r3, [r3, #16]
 800a398:	021a      	lsls	r2, r3, #8
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	430a      	orrs	r2, r1
 800a3a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	685a      	ldr	r2, [r3, #4]
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800a3b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	6859      	ldr	r1, [r3, #4]
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	689a      	ldr	r2, [r3, #8]
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	430a      	orrs	r2, r1
 800a3c2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	689a      	ldr	r2, [r3, #8]
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a3d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	6899      	ldr	r1, [r3, #8]
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	68da      	ldr	r2, [r3, #12]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	430a      	orrs	r2, r1
 800a3e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ea:	4a58      	ldr	r2, [pc, #352]	; (800a54c <ADC_Init+0x1f4>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d022      	beq.n	800a436 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	689a      	ldr	r2, [r3, #8]
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a3fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	6899      	ldr	r1, [r3, #8]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	430a      	orrs	r2, r1
 800a410:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	689a      	ldr	r2, [r3, #8]
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800a420:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	6899      	ldr	r1, [r3, #8]
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	430a      	orrs	r2, r1
 800a432:	609a      	str	r2, [r3, #8]
 800a434:	e00f      	b.n	800a456 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	689a      	ldr	r2, [r3, #8]
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a444:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	689a      	ldr	r2, [r3, #8]
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800a454:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	689a      	ldr	r2, [r3, #8]
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	f022 0202 	bic.w	r2, r2, #2
 800a464:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	6899      	ldr	r1, [r3, #8]
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	7e1b      	ldrb	r3, [r3, #24]
 800a470:	005a      	lsls	r2, r3, #1
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	430a      	orrs	r2, r1
 800a478:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d01b      	beq.n	800a4bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	685a      	ldr	r2, [r3, #4]
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a492:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	685a      	ldr	r2, [r3, #4]
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800a4a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	6859      	ldr	r1, [r3, #4]
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4ae:	3b01      	subs	r3, #1
 800a4b0:	035a      	lsls	r2, r3, #13
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	430a      	orrs	r2, r1
 800a4b8:	605a      	str	r2, [r3, #4]
 800a4ba:	e007      	b.n	800a4cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	685a      	ldr	r2, [r3, #4]
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a4ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800a4da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	69db      	ldr	r3, [r3, #28]
 800a4e6:	3b01      	subs	r3, #1
 800a4e8:	051a      	lsls	r2, r3, #20
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	430a      	orrs	r2, r1
 800a4f0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	689a      	ldr	r2, [r3, #8]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800a500:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	6899      	ldr	r1, [r3, #8]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a50e:	025a      	lsls	r2, r3, #9
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	430a      	orrs	r2, r1
 800a516:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	689a      	ldr	r2, [r3, #8]
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a526:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	6899      	ldr	r1, [r3, #8]
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	695b      	ldr	r3, [r3, #20]
 800a532:	029a      	lsls	r2, r3, #10
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	430a      	orrs	r2, r1
 800a53a:	609a      	str	r2, [r3, #8]
}
 800a53c:	bf00      	nop
 800a53e:	3714      	adds	r7, #20
 800a540:	46bd      	mov	sp, r7
 800a542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a546:	4770      	bx	lr
 800a548:	40012300 	.word	0x40012300
 800a54c:	0f000001 	.word	0x0f000001

0800a550 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b084      	sub	sp, #16
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a55c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a562:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a566:	2b00      	cmp	r3, #0
 800a568:	d13c      	bne.n	800a5e4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a56e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	689b      	ldr	r3, [r3, #8]
 800a57c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a580:	2b00      	cmp	r3, #0
 800a582:	d12b      	bne.n	800a5dc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d127      	bne.n	800a5dc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a592:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a596:	2b00      	cmp	r3, #0
 800a598:	d006      	beq.n	800a5a8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	689b      	ldr	r3, [r3, #8]
 800a5a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d119      	bne.n	800a5dc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	685a      	ldr	r2, [r3, #4]
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f022 0220 	bic.w	r2, r2, #32
 800a5b6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d105      	bne.n	800a5dc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5d4:	f043 0201 	orr.w	r2, r3, #1
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a5dc:	68f8      	ldr	r0, [r7, #12]
 800a5de:	f7ff fd6b 	bl	800a0b8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a5e2:	e00e      	b.n	800a602 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5e8:	f003 0310 	and.w	r3, r3, #16
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d003      	beq.n	800a5f8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800a5f0:	68f8      	ldr	r0, [r7, #12]
 800a5f2:	f7ff fd75 	bl	800a0e0 <HAL_ADC_ErrorCallback>
}
 800a5f6:	e004      	b.n	800a602 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	4798      	blx	r3
}
 800a602:	bf00      	nop
 800a604:	3710      	adds	r7, #16
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}

0800a60a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a60a:	b580      	push	{r7, lr}
 800a60c:	b084      	sub	sp, #16
 800a60e:	af00      	add	r7, sp, #0
 800a610:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a616:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a618:	68f8      	ldr	r0, [r7, #12]
 800a61a:	f7ff fd57 	bl	800a0cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a61e:	bf00      	nop
 800a620:	3710      	adds	r7, #16
 800a622:	46bd      	mov	sp, r7
 800a624:	bd80      	pop	{r7, pc}

0800a626 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800a626:	b580      	push	{r7, lr}
 800a628:	b084      	sub	sp, #16
 800a62a:	af00      	add	r7, sp, #0
 800a62c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a632:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	2240      	movs	r2, #64	; 0x40
 800a638:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a63e:	f043 0204 	orr.w	r2, r3, #4
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a646:	68f8      	ldr	r0, [r7, #12]
 800a648:	f7ff fd4a 	bl	800a0e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a64c:	bf00      	nop
 800a64e:	3710      	adds	r7, #16
 800a650:	46bd      	mov	sp, r7
 800a652:	bd80      	pop	{r7, pc}

0800a654 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a654:	b480      	push	{r7}
 800a656:	b085      	sub	sp, #20
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	f003 0307 	and.w	r3, r3, #7
 800a662:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a664:	4b0c      	ldr	r3, [pc, #48]	; (800a698 <__NVIC_SetPriorityGrouping+0x44>)
 800a666:	68db      	ldr	r3, [r3, #12]
 800a668:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a66a:	68ba      	ldr	r2, [r7, #8]
 800a66c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a670:	4013      	ands	r3, r2
 800a672:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a67c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a680:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a684:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a686:	4a04      	ldr	r2, [pc, #16]	; (800a698 <__NVIC_SetPriorityGrouping+0x44>)
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	60d3      	str	r3, [r2, #12]
}
 800a68c:	bf00      	nop
 800a68e:	3714      	adds	r7, #20
 800a690:	46bd      	mov	sp, r7
 800a692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a696:	4770      	bx	lr
 800a698:	e000ed00 	.word	0xe000ed00

0800a69c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a69c:	b480      	push	{r7}
 800a69e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a6a0:	4b04      	ldr	r3, [pc, #16]	; (800a6b4 <__NVIC_GetPriorityGrouping+0x18>)
 800a6a2:	68db      	ldr	r3, [r3, #12]
 800a6a4:	0a1b      	lsrs	r3, r3, #8
 800a6a6:	f003 0307 	and.w	r3, r3, #7
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b2:	4770      	bx	lr
 800a6b4:	e000ed00 	.word	0xe000ed00

0800a6b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b083      	sub	sp, #12
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	4603      	mov	r3, r0
 800a6c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a6c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	db0b      	blt.n	800a6e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a6ca:	79fb      	ldrb	r3, [r7, #7]
 800a6cc:	f003 021f 	and.w	r2, r3, #31
 800a6d0:	4907      	ldr	r1, [pc, #28]	; (800a6f0 <__NVIC_EnableIRQ+0x38>)
 800a6d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a6d6:	095b      	lsrs	r3, r3, #5
 800a6d8:	2001      	movs	r0, #1
 800a6da:	fa00 f202 	lsl.w	r2, r0, r2
 800a6de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a6e2:	bf00      	nop
 800a6e4:	370c      	adds	r7, #12
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ec:	4770      	bx	lr
 800a6ee:	bf00      	nop
 800a6f0:	e000e100 	.word	0xe000e100

0800a6f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b083      	sub	sp, #12
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	6039      	str	r1, [r7, #0]
 800a6fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a704:	2b00      	cmp	r3, #0
 800a706:	db0a      	blt.n	800a71e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	b2da      	uxtb	r2, r3
 800a70c:	490c      	ldr	r1, [pc, #48]	; (800a740 <__NVIC_SetPriority+0x4c>)
 800a70e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a712:	0112      	lsls	r2, r2, #4
 800a714:	b2d2      	uxtb	r2, r2
 800a716:	440b      	add	r3, r1
 800a718:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a71c:	e00a      	b.n	800a734 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	b2da      	uxtb	r2, r3
 800a722:	4908      	ldr	r1, [pc, #32]	; (800a744 <__NVIC_SetPriority+0x50>)
 800a724:	79fb      	ldrb	r3, [r7, #7]
 800a726:	f003 030f 	and.w	r3, r3, #15
 800a72a:	3b04      	subs	r3, #4
 800a72c:	0112      	lsls	r2, r2, #4
 800a72e:	b2d2      	uxtb	r2, r2
 800a730:	440b      	add	r3, r1
 800a732:	761a      	strb	r2, [r3, #24]
}
 800a734:	bf00      	nop
 800a736:	370c      	adds	r7, #12
 800a738:	46bd      	mov	sp, r7
 800a73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73e:	4770      	bx	lr
 800a740:	e000e100 	.word	0xe000e100
 800a744:	e000ed00 	.word	0xe000ed00

0800a748 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a748:	b480      	push	{r7}
 800a74a:	b089      	sub	sp, #36	; 0x24
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	60f8      	str	r0, [r7, #12]
 800a750:	60b9      	str	r1, [r7, #8]
 800a752:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	f003 0307 	and.w	r3, r3, #7
 800a75a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a75c:	69fb      	ldr	r3, [r7, #28]
 800a75e:	f1c3 0307 	rsb	r3, r3, #7
 800a762:	2b04      	cmp	r3, #4
 800a764:	bf28      	it	cs
 800a766:	2304      	movcs	r3, #4
 800a768:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a76a:	69fb      	ldr	r3, [r7, #28]
 800a76c:	3304      	adds	r3, #4
 800a76e:	2b06      	cmp	r3, #6
 800a770:	d902      	bls.n	800a778 <NVIC_EncodePriority+0x30>
 800a772:	69fb      	ldr	r3, [r7, #28]
 800a774:	3b03      	subs	r3, #3
 800a776:	e000      	b.n	800a77a <NVIC_EncodePriority+0x32>
 800a778:	2300      	movs	r3, #0
 800a77a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a77c:	f04f 32ff 	mov.w	r2, #4294967295
 800a780:	69bb      	ldr	r3, [r7, #24]
 800a782:	fa02 f303 	lsl.w	r3, r2, r3
 800a786:	43da      	mvns	r2, r3
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	401a      	ands	r2, r3
 800a78c:	697b      	ldr	r3, [r7, #20]
 800a78e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a790:	f04f 31ff 	mov.w	r1, #4294967295
 800a794:	697b      	ldr	r3, [r7, #20]
 800a796:	fa01 f303 	lsl.w	r3, r1, r3
 800a79a:	43d9      	mvns	r1, r3
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a7a0:	4313      	orrs	r3, r2
         );
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	3724      	adds	r7, #36	; 0x24
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ac:	4770      	bx	lr
	...

0800a7b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b082      	sub	sp, #8
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	3b01      	subs	r3, #1
 800a7bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a7c0:	d301      	bcc.n	800a7c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	e00f      	b.n	800a7e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a7c6:	4a0a      	ldr	r2, [pc, #40]	; (800a7f0 <SysTick_Config+0x40>)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	3b01      	subs	r3, #1
 800a7cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a7ce:	210f      	movs	r1, #15
 800a7d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a7d4:	f7ff ff8e 	bl	800a6f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a7d8:	4b05      	ldr	r3, [pc, #20]	; (800a7f0 <SysTick_Config+0x40>)
 800a7da:	2200      	movs	r2, #0
 800a7dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a7de:	4b04      	ldr	r3, [pc, #16]	; (800a7f0 <SysTick_Config+0x40>)
 800a7e0:	2207      	movs	r2, #7
 800a7e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a7e4:	2300      	movs	r3, #0
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3708      	adds	r7, #8
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}
 800a7ee:	bf00      	nop
 800a7f0:	e000e010 	.word	0xe000e010

0800a7f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b082      	sub	sp, #8
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a7fc:	6878      	ldr	r0, [r7, #4]
 800a7fe:	f7ff ff29 	bl	800a654 <__NVIC_SetPriorityGrouping>
}
 800a802:	bf00      	nop
 800a804:	3708      	adds	r7, #8
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}

0800a80a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b086      	sub	sp, #24
 800a80e:	af00      	add	r7, sp, #0
 800a810:	4603      	mov	r3, r0
 800a812:	60b9      	str	r1, [r7, #8]
 800a814:	607a      	str	r2, [r7, #4]
 800a816:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a818:	2300      	movs	r3, #0
 800a81a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a81c:	f7ff ff3e 	bl	800a69c <__NVIC_GetPriorityGrouping>
 800a820:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a822:	687a      	ldr	r2, [r7, #4]
 800a824:	68b9      	ldr	r1, [r7, #8]
 800a826:	6978      	ldr	r0, [r7, #20]
 800a828:	f7ff ff8e 	bl	800a748 <NVIC_EncodePriority>
 800a82c:	4602      	mov	r2, r0
 800a82e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a832:	4611      	mov	r1, r2
 800a834:	4618      	mov	r0, r3
 800a836:	f7ff ff5d 	bl	800a6f4 <__NVIC_SetPriority>
}
 800a83a:	bf00      	nop
 800a83c:	3718      	adds	r7, #24
 800a83e:	46bd      	mov	sp, r7
 800a840:	bd80      	pop	{r7, pc}

0800a842 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a842:	b580      	push	{r7, lr}
 800a844:	b082      	sub	sp, #8
 800a846:	af00      	add	r7, sp, #0
 800a848:	4603      	mov	r3, r0
 800a84a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a84c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a850:	4618      	mov	r0, r3
 800a852:	f7ff ff31 	bl	800a6b8 <__NVIC_EnableIRQ>
}
 800a856:	bf00      	nop
 800a858:	3708      	adds	r7, #8
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}

0800a85e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a85e:	b580      	push	{r7, lr}
 800a860:	b082      	sub	sp, #8
 800a862:	af00      	add	r7, sp, #0
 800a864:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a866:	6878      	ldr	r0, [r7, #4]
 800a868:	f7ff ffa2 	bl	800a7b0 <SysTick_Config>
 800a86c:	4603      	mov	r3, r0
}
 800a86e:	4618      	mov	r0, r3
 800a870:	3708      	adds	r7, #8
 800a872:	46bd      	mov	sp, r7
 800a874:	bd80      	pop	{r7, pc}
	...

0800a878 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b086      	sub	sp, #24
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a880:	2300      	movs	r3, #0
 800a882:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a884:	f7ff fab4 	bl	8009df0 <HAL_GetTick>
 800a888:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d101      	bne.n	800a894 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a890:	2301      	movs	r3, #1
 800a892:	e099      	b.n	800a9c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2200      	movs	r2, #0
 800a898:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	2202      	movs	r2, #2
 800a8a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	681a      	ldr	r2, [r3, #0]
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f022 0201 	bic.w	r2, r2, #1
 800a8b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a8b4:	e00f      	b.n	800a8d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a8b6:	f7ff fa9b 	bl	8009df0 <HAL_GetTick>
 800a8ba:	4602      	mov	r2, r0
 800a8bc:	693b      	ldr	r3, [r7, #16]
 800a8be:	1ad3      	subs	r3, r2, r3
 800a8c0:	2b05      	cmp	r3, #5
 800a8c2:	d908      	bls.n	800a8d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2220      	movs	r2, #32
 800a8c8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2203      	movs	r2, #3
 800a8ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800a8d2:	2303      	movs	r3, #3
 800a8d4:	e078      	b.n	800a9c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	f003 0301 	and.w	r3, r3, #1
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d1e8      	bne.n	800a8b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a8ec:	697a      	ldr	r2, [r7, #20]
 800a8ee:	4b38      	ldr	r3, [pc, #224]	; (800a9d0 <HAL_DMA_Init+0x158>)
 800a8f0:	4013      	ands	r3, r2
 800a8f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	685a      	ldr	r2, [r3, #4]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	689b      	ldr	r3, [r3, #8]
 800a8fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a902:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	691b      	ldr	r3, [r3, #16]
 800a908:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a90e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	699b      	ldr	r3, [r3, #24]
 800a914:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a91a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6a1b      	ldr	r3, [r3, #32]
 800a920:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a922:	697a      	ldr	r2, [r7, #20]
 800a924:	4313      	orrs	r3, r2
 800a926:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a92c:	2b04      	cmp	r3, #4
 800a92e:	d107      	bne.n	800a940 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a938:	4313      	orrs	r3, r2
 800a93a:	697a      	ldr	r2, [r7, #20]
 800a93c:	4313      	orrs	r3, r2
 800a93e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	697a      	ldr	r2, [r7, #20]
 800a946:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	695b      	ldr	r3, [r3, #20]
 800a94e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	f023 0307 	bic.w	r3, r3, #7
 800a956:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a95c:	697a      	ldr	r2, [r7, #20]
 800a95e:	4313      	orrs	r3, r2
 800a960:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a966:	2b04      	cmp	r3, #4
 800a968:	d117      	bne.n	800a99a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a96e:	697a      	ldr	r2, [r7, #20]
 800a970:	4313      	orrs	r3, r2
 800a972:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d00e      	beq.n	800a99a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f000 fa9d 	bl	800aebc <DMA_CheckFifoParam>
 800a982:	4603      	mov	r3, r0
 800a984:	2b00      	cmp	r3, #0
 800a986:	d008      	beq.n	800a99a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2240      	movs	r2, #64	; 0x40
 800a98c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	2201      	movs	r2, #1
 800a992:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800a996:	2301      	movs	r3, #1
 800a998:	e016      	b.n	800a9c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	697a      	ldr	r2, [r7, #20]
 800a9a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f000 fa54 	bl	800ae50 <DMA_CalcBaseAndBitshift>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a9b0:	223f      	movs	r2, #63	; 0x3f
 800a9b2:	409a      	lsls	r2, r3
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2201      	movs	r2, #1
 800a9c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800a9c6:	2300      	movs	r3, #0
}
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	3718      	adds	r7, #24
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}
 800a9d0:	f010803f 	.word	0xf010803f

0800a9d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b086      	sub	sp, #24
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	60f8      	str	r0, [r7, #12]
 800a9dc:	60b9      	str	r1, [r7, #8]
 800a9de:	607a      	str	r2, [r7, #4]
 800a9e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a9f2:	2b01      	cmp	r3, #1
 800a9f4:	d101      	bne.n	800a9fa <HAL_DMA_Start_IT+0x26>
 800a9f6:	2302      	movs	r3, #2
 800a9f8:	e040      	b.n	800aa7c <HAL_DMA_Start_IT+0xa8>
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800aa08:	b2db      	uxtb	r3, r3
 800aa0a:	2b01      	cmp	r3, #1
 800aa0c:	d12f      	bne.n	800aa6e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	2202      	movs	r2, #2
 800aa12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	2200      	movs	r2, #0
 800aa1a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	687a      	ldr	r2, [r7, #4]
 800aa20:	68b9      	ldr	r1, [r7, #8]
 800aa22:	68f8      	ldr	r0, [r7, #12]
 800aa24:	f000 f9e6 	bl	800adf4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa2c:	223f      	movs	r2, #63	; 0x3f
 800aa2e:	409a      	lsls	r2, r3
 800aa30:	693b      	ldr	r3, [r7, #16]
 800aa32:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	681a      	ldr	r2, [r3, #0]
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	f042 0216 	orr.w	r2, r2, #22
 800aa42:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d007      	beq.n	800aa5c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	681a      	ldr	r2, [r3, #0]
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f042 0208 	orr.w	r2, r2, #8
 800aa5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	681a      	ldr	r2, [r3, #0]
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f042 0201 	orr.w	r2, r2, #1
 800aa6a:	601a      	str	r2, [r3, #0]
 800aa6c:	e005      	b.n	800aa7a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	2200      	movs	r2, #0
 800aa72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800aa76:	2302      	movs	r3, #2
 800aa78:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800aa7a:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3718      	adds	r7, #24
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}

0800aa84 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800aa84:	b480      	push	{r7}
 800aa86:	b083      	sub	sp, #12
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800aa92:	b2db      	uxtb	r3, r3
 800aa94:	2b02      	cmp	r3, #2
 800aa96:	d004      	beq.n	800aaa2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2280      	movs	r2, #128	; 0x80
 800aa9c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	e00c      	b.n	800aabc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2205      	movs	r2, #5
 800aaa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	681a      	ldr	r2, [r3, #0]
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	f022 0201 	bic.w	r2, r2, #1
 800aab8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800aaba:	2300      	movs	r3, #0
}
 800aabc:	4618      	mov	r0, r3
 800aabe:	370c      	adds	r7, #12
 800aac0:	46bd      	mov	sp, r7
 800aac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac6:	4770      	bx	lr

0800aac8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b086      	sub	sp, #24
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800aad0:	2300      	movs	r3, #0
 800aad2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800aad4:	4b92      	ldr	r3, [pc, #584]	; (800ad20 <HAL_DMA_IRQHandler+0x258>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	4a92      	ldr	r2, [pc, #584]	; (800ad24 <HAL_DMA_IRQHandler+0x25c>)
 800aada:	fba2 2303 	umull	r2, r3, r2, r3
 800aade:	0a9b      	lsrs	r3, r3, #10
 800aae0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aae6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aaf2:	2208      	movs	r2, #8
 800aaf4:	409a      	lsls	r2, r3
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	4013      	ands	r3, r2
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d01a      	beq.n	800ab34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f003 0304 	and.w	r3, r3, #4
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d013      	beq.n	800ab34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	681a      	ldr	r2, [r3, #0]
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f022 0204 	bic.w	r2, r2, #4
 800ab1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab20:	2208      	movs	r2, #8
 800ab22:	409a      	lsls	r2, r3
 800ab24:	693b      	ldr	r3, [r7, #16]
 800ab26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab2c:	f043 0201 	orr.w	r2, r3, #1
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab38:	2201      	movs	r2, #1
 800ab3a:	409a      	lsls	r2, r3
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	4013      	ands	r3, r2
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d012      	beq.n	800ab6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	695b      	ldr	r3, [r3, #20]
 800ab4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d00b      	beq.n	800ab6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab56:	2201      	movs	r2, #1
 800ab58:	409a      	lsls	r2, r3
 800ab5a:	693b      	ldr	r3, [r7, #16]
 800ab5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab62:	f043 0202 	orr.w	r2, r3, #2
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab6e:	2204      	movs	r2, #4
 800ab70:	409a      	lsls	r2, r3
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	4013      	ands	r3, r2
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d012      	beq.n	800aba0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f003 0302 	and.w	r3, r3, #2
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d00b      	beq.n	800aba0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab8c:	2204      	movs	r2, #4
 800ab8e:	409a      	lsls	r2, r3
 800ab90:	693b      	ldr	r3, [r7, #16]
 800ab92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab98:	f043 0204 	orr.w	r2, r3, #4
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aba4:	2210      	movs	r2, #16
 800aba6:	409a      	lsls	r2, r3
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	4013      	ands	r3, r2
 800abac:	2b00      	cmp	r3, #0
 800abae:	d043      	beq.n	800ac38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f003 0308 	and.w	r3, r3, #8
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d03c      	beq.n	800ac38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abc2:	2210      	movs	r2, #16
 800abc4:	409a      	lsls	r2, r3
 800abc6:	693b      	ldr	r3, [r7, #16]
 800abc8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d018      	beq.n	800ac0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d108      	bne.n	800abf8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abea:	2b00      	cmp	r3, #0
 800abec:	d024      	beq.n	800ac38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	4798      	blx	r3
 800abf6:	e01f      	b.n	800ac38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d01b      	beq.n	800ac38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac04:	6878      	ldr	r0, [r7, #4]
 800ac06:	4798      	blx	r3
 800ac08:	e016      	b.n	800ac38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d107      	bne.n	800ac28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	681a      	ldr	r2, [r3, #0]
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	f022 0208 	bic.w	r2, r2, #8
 800ac26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d003      	beq.n	800ac38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac3c:	2220      	movs	r2, #32
 800ac3e:	409a      	lsls	r2, r3
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	4013      	ands	r3, r2
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	f000 808e 	beq.w	800ad66 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f003 0310 	and.w	r3, r3, #16
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	f000 8086 	beq.w	800ad66 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac5e:	2220      	movs	r2, #32
 800ac60:	409a      	lsls	r2, r3
 800ac62:	693b      	ldr	r3, [r7, #16]
 800ac64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800ac6c:	b2db      	uxtb	r3, r3
 800ac6e:	2b05      	cmp	r3, #5
 800ac70:	d136      	bne.n	800ace0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	681a      	ldr	r2, [r3, #0]
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f022 0216 	bic.w	r2, r2, #22
 800ac80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	695a      	ldr	r2, [r3, #20]
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ac90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d103      	bne.n	800aca2 <HAL_DMA_IRQHandler+0x1da>
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d007      	beq.n	800acb2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	681a      	ldr	r2, [r3, #0]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	f022 0208 	bic.w	r2, r2, #8
 800acb0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800acb6:	223f      	movs	r2, #63	; 0x3f
 800acb8:	409a      	lsls	r2, r3
 800acba:	693b      	ldr	r3, [r7, #16]
 800acbc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2200      	movs	r2, #0
 800acc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2201      	movs	r2, #1
 800acca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d07d      	beq.n	800add2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800acda:	6878      	ldr	r0, [r7, #4]
 800acdc:	4798      	blx	r3
        }
        return;
 800acde:	e078      	b.n	800add2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800acea:	2b00      	cmp	r3, #0
 800acec:	d01c      	beq.n	800ad28 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d108      	bne.n	800ad0e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d030      	beq.n	800ad66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	4798      	blx	r3
 800ad0c:	e02b      	b.n	800ad66 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d027      	beq.n	800ad66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad1a:	6878      	ldr	r0, [r7, #4]
 800ad1c:	4798      	blx	r3
 800ad1e:	e022      	b.n	800ad66 <HAL_DMA_IRQHandler+0x29e>
 800ad20:	20000000 	.word	0x20000000
 800ad24:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d10f      	bne.n	800ad56 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	681a      	ldr	r2, [r3, #0]
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f022 0210 	bic.w	r2, r2, #16
 800ad44:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2200      	movs	r2, #0
 800ad4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2201      	movs	r2, #1
 800ad52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d003      	beq.n	800ad66 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d032      	beq.n	800add4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad72:	f003 0301 	and.w	r3, r3, #1
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d022      	beq.n	800adc0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2205      	movs	r2, #5
 800ad7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	681a      	ldr	r2, [r3, #0]
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	f022 0201 	bic.w	r2, r2, #1
 800ad90:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800ad92:	68bb      	ldr	r3, [r7, #8]
 800ad94:	3301      	adds	r3, #1
 800ad96:	60bb      	str	r3, [r7, #8]
 800ad98:	697a      	ldr	r2, [r7, #20]
 800ad9a:	429a      	cmp	r2, r3
 800ad9c:	d307      	bcc.n	800adae <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f003 0301 	and.w	r3, r3, #1
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d1f2      	bne.n	800ad92 <HAL_DMA_IRQHandler+0x2ca>
 800adac:	e000      	b.n	800adb0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800adae:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	2200      	movs	r2, #0
 800adb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2201      	movs	r2, #1
 800adbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d005      	beq.n	800add4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	4798      	blx	r3
 800add0:	e000      	b.n	800add4 <HAL_DMA_IRQHandler+0x30c>
        return;
 800add2:	bf00      	nop
    }
  }
}
 800add4:	3718      	adds	r7, #24
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}
 800adda:	bf00      	nop

0800addc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800addc:	b480      	push	{r7}
 800adde:	b083      	sub	sp, #12
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800ade8:	4618      	mov	r0, r3
 800adea:	370c      	adds	r7, #12
 800adec:	46bd      	mov	sp, r7
 800adee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf2:	4770      	bx	lr

0800adf4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800adf4:	b480      	push	{r7}
 800adf6:	b085      	sub	sp, #20
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	60f8      	str	r0, [r7, #12]
 800adfc:	60b9      	str	r1, [r7, #8]
 800adfe:	607a      	str	r2, [r7, #4]
 800ae00:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	681a      	ldr	r2, [r3, #0]
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ae10:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	683a      	ldr	r2, [r7, #0]
 800ae18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	689b      	ldr	r3, [r3, #8]
 800ae1e:	2b40      	cmp	r3, #64	; 0x40
 800ae20:	d108      	bne.n	800ae34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	687a      	ldr	r2, [r7, #4]
 800ae28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	68ba      	ldr	r2, [r7, #8]
 800ae30:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800ae32:	e007      	b.n	800ae44 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	68ba      	ldr	r2, [r7, #8]
 800ae3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	687a      	ldr	r2, [r7, #4]
 800ae42:	60da      	str	r2, [r3, #12]
}
 800ae44:	bf00      	nop
 800ae46:	3714      	adds	r7, #20
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4e:	4770      	bx	lr

0800ae50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b085      	sub	sp, #20
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	b2db      	uxtb	r3, r3
 800ae5e:	3b10      	subs	r3, #16
 800ae60:	4a14      	ldr	r2, [pc, #80]	; (800aeb4 <DMA_CalcBaseAndBitshift+0x64>)
 800ae62:	fba2 2303 	umull	r2, r3, r2, r3
 800ae66:	091b      	lsrs	r3, r3, #4
 800ae68:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800ae6a:	4a13      	ldr	r2, [pc, #76]	; (800aeb8 <DMA_CalcBaseAndBitshift+0x68>)
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	4413      	add	r3, r2
 800ae70:	781b      	ldrb	r3, [r3, #0]
 800ae72:	461a      	mov	r2, r3
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2b03      	cmp	r3, #3
 800ae7c:	d909      	bls.n	800ae92 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ae86:	f023 0303 	bic.w	r3, r3, #3
 800ae8a:	1d1a      	adds	r2, r3, #4
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	659a      	str	r2, [r3, #88]	; 0x58
 800ae90:	e007      	b.n	800aea2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ae9a:	f023 0303 	bic.w	r3, r3, #3
 800ae9e:	687a      	ldr	r2, [r7, #4]
 800aea0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800aea6:	4618      	mov	r0, r3
 800aea8:	3714      	adds	r7, #20
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb0:	4770      	bx	lr
 800aeb2:	bf00      	nop
 800aeb4:	aaaaaaab 	.word	0xaaaaaaab
 800aeb8:	0801a100 	.word	0x0801a100

0800aebc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800aebc:	b480      	push	{r7}
 800aebe:	b085      	sub	sp, #20
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aec4:	2300      	movs	r3, #0
 800aec6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aecc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	699b      	ldr	r3, [r3, #24]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d11f      	bne.n	800af16 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	2b03      	cmp	r3, #3
 800aeda:	d855      	bhi.n	800af88 <DMA_CheckFifoParam+0xcc>
 800aedc:	a201      	add	r2, pc, #4	; (adr r2, 800aee4 <DMA_CheckFifoParam+0x28>)
 800aede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aee2:	bf00      	nop
 800aee4:	0800aef5 	.word	0x0800aef5
 800aee8:	0800af07 	.word	0x0800af07
 800aeec:	0800aef5 	.word	0x0800aef5
 800aef0:	0800af89 	.word	0x0800af89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aef8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d045      	beq.n	800af8c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800af00:	2301      	movs	r3, #1
 800af02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800af04:	e042      	b.n	800af8c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af0a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800af0e:	d13f      	bne.n	800af90 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800af10:	2301      	movs	r3, #1
 800af12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800af14:	e03c      	b.n	800af90 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	699b      	ldr	r3, [r3, #24]
 800af1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af1e:	d121      	bne.n	800af64 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	2b03      	cmp	r3, #3
 800af24:	d836      	bhi.n	800af94 <DMA_CheckFifoParam+0xd8>
 800af26:	a201      	add	r2, pc, #4	; (adr r2, 800af2c <DMA_CheckFifoParam+0x70>)
 800af28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af2c:	0800af3d 	.word	0x0800af3d
 800af30:	0800af43 	.word	0x0800af43
 800af34:	0800af3d 	.word	0x0800af3d
 800af38:	0800af55 	.word	0x0800af55
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800af3c:	2301      	movs	r3, #1
 800af3e:	73fb      	strb	r3, [r7, #15]
      break;
 800af40:	e02f      	b.n	800afa2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d024      	beq.n	800af98 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800af4e:	2301      	movs	r3, #1
 800af50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800af52:	e021      	b.n	800af98 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af58:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800af5c:	d11e      	bne.n	800af9c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800af5e:	2301      	movs	r3, #1
 800af60:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800af62:	e01b      	b.n	800af9c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800af64:	68bb      	ldr	r3, [r7, #8]
 800af66:	2b02      	cmp	r3, #2
 800af68:	d902      	bls.n	800af70 <DMA_CheckFifoParam+0xb4>
 800af6a:	2b03      	cmp	r3, #3
 800af6c:	d003      	beq.n	800af76 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800af6e:	e018      	b.n	800afa2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800af70:	2301      	movs	r3, #1
 800af72:	73fb      	strb	r3, [r7, #15]
      break;
 800af74:	e015      	b.n	800afa2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d00e      	beq.n	800afa0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800af82:	2301      	movs	r3, #1
 800af84:	73fb      	strb	r3, [r7, #15]
      break;
 800af86:	e00b      	b.n	800afa0 <DMA_CheckFifoParam+0xe4>
      break;
 800af88:	bf00      	nop
 800af8a:	e00a      	b.n	800afa2 <DMA_CheckFifoParam+0xe6>
      break;
 800af8c:	bf00      	nop
 800af8e:	e008      	b.n	800afa2 <DMA_CheckFifoParam+0xe6>
      break;
 800af90:	bf00      	nop
 800af92:	e006      	b.n	800afa2 <DMA_CheckFifoParam+0xe6>
      break;
 800af94:	bf00      	nop
 800af96:	e004      	b.n	800afa2 <DMA_CheckFifoParam+0xe6>
      break;
 800af98:	bf00      	nop
 800af9a:	e002      	b.n	800afa2 <DMA_CheckFifoParam+0xe6>
      break;   
 800af9c:	bf00      	nop
 800af9e:	e000      	b.n	800afa2 <DMA_CheckFifoParam+0xe6>
      break;
 800afa0:	bf00      	nop
    }
  } 
  
  return status; 
 800afa2:	7bfb      	ldrb	r3, [r7, #15]
}
 800afa4:	4618      	mov	r0, r3
 800afa6:	3714      	adds	r7, #20
 800afa8:	46bd      	mov	sp, r7
 800afaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afae:	4770      	bx	lr

0800afb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b089      	sub	sp, #36	; 0x24
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
 800afb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800afba:	2300      	movs	r3, #0
 800afbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800afbe:	2300      	movs	r3, #0
 800afc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800afc2:	2300      	movs	r3, #0
 800afc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800afc6:	2300      	movs	r3, #0
 800afc8:	61fb      	str	r3, [r7, #28]
 800afca:	e177      	b.n	800b2bc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800afcc:	2201      	movs	r2, #1
 800afce:	69fb      	ldr	r3, [r7, #28]
 800afd0:	fa02 f303 	lsl.w	r3, r2, r3
 800afd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	697a      	ldr	r2, [r7, #20]
 800afdc:	4013      	ands	r3, r2
 800afde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800afe0:	693a      	ldr	r2, [r7, #16]
 800afe2:	697b      	ldr	r3, [r7, #20]
 800afe4:	429a      	cmp	r2, r3
 800afe6:	f040 8166 	bne.w	800b2b6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	685b      	ldr	r3, [r3, #4]
 800afee:	2b01      	cmp	r3, #1
 800aff0:	d00b      	beq.n	800b00a <HAL_GPIO_Init+0x5a>
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	685b      	ldr	r3, [r3, #4]
 800aff6:	2b02      	cmp	r3, #2
 800aff8:	d007      	beq.n	800b00a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800affe:	2b11      	cmp	r3, #17
 800b000:	d003      	beq.n	800b00a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b002:	683b      	ldr	r3, [r7, #0]
 800b004:	685b      	ldr	r3, [r3, #4]
 800b006:	2b12      	cmp	r3, #18
 800b008:	d130      	bne.n	800b06c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	689b      	ldr	r3, [r3, #8]
 800b00e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b010:	69fb      	ldr	r3, [r7, #28]
 800b012:	005b      	lsls	r3, r3, #1
 800b014:	2203      	movs	r2, #3
 800b016:	fa02 f303 	lsl.w	r3, r2, r3
 800b01a:	43db      	mvns	r3, r3
 800b01c:	69ba      	ldr	r2, [r7, #24]
 800b01e:	4013      	ands	r3, r2
 800b020:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	68da      	ldr	r2, [r3, #12]
 800b026:	69fb      	ldr	r3, [r7, #28]
 800b028:	005b      	lsls	r3, r3, #1
 800b02a:	fa02 f303 	lsl.w	r3, r2, r3
 800b02e:	69ba      	ldr	r2, [r7, #24]
 800b030:	4313      	orrs	r3, r2
 800b032:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	69ba      	ldr	r2, [r7, #24]
 800b038:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b040:	2201      	movs	r2, #1
 800b042:	69fb      	ldr	r3, [r7, #28]
 800b044:	fa02 f303 	lsl.w	r3, r2, r3
 800b048:	43db      	mvns	r3, r3
 800b04a:	69ba      	ldr	r2, [r7, #24]
 800b04c:	4013      	ands	r3, r2
 800b04e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800b050:	683b      	ldr	r3, [r7, #0]
 800b052:	685b      	ldr	r3, [r3, #4]
 800b054:	091b      	lsrs	r3, r3, #4
 800b056:	f003 0201 	and.w	r2, r3, #1
 800b05a:	69fb      	ldr	r3, [r7, #28]
 800b05c:	fa02 f303 	lsl.w	r3, r2, r3
 800b060:	69ba      	ldr	r2, [r7, #24]
 800b062:	4313      	orrs	r3, r2
 800b064:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	69ba      	ldr	r2, [r7, #24]
 800b06a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	68db      	ldr	r3, [r3, #12]
 800b070:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800b072:	69fb      	ldr	r3, [r7, #28]
 800b074:	005b      	lsls	r3, r3, #1
 800b076:	2203      	movs	r2, #3
 800b078:	fa02 f303 	lsl.w	r3, r2, r3
 800b07c:	43db      	mvns	r3, r3
 800b07e:	69ba      	ldr	r2, [r7, #24]
 800b080:	4013      	ands	r3, r2
 800b082:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	689a      	ldr	r2, [r3, #8]
 800b088:	69fb      	ldr	r3, [r7, #28]
 800b08a:	005b      	lsls	r3, r3, #1
 800b08c:	fa02 f303 	lsl.w	r3, r2, r3
 800b090:	69ba      	ldr	r2, [r7, #24]
 800b092:	4313      	orrs	r3, r2
 800b094:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	69ba      	ldr	r2, [r7, #24]
 800b09a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	685b      	ldr	r3, [r3, #4]
 800b0a0:	2b02      	cmp	r3, #2
 800b0a2:	d003      	beq.n	800b0ac <HAL_GPIO_Init+0xfc>
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	2b12      	cmp	r3, #18
 800b0aa:	d123      	bne.n	800b0f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b0ac:	69fb      	ldr	r3, [r7, #28]
 800b0ae:	08da      	lsrs	r2, r3, #3
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	3208      	adds	r2, #8
 800b0b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800b0ba:	69fb      	ldr	r3, [r7, #28]
 800b0bc:	f003 0307 	and.w	r3, r3, #7
 800b0c0:	009b      	lsls	r3, r3, #2
 800b0c2:	220f      	movs	r2, #15
 800b0c4:	fa02 f303 	lsl.w	r3, r2, r3
 800b0c8:	43db      	mvns	r3, r3
 800b0ca:	69ba      	ldr	r2, [r7, #24]
 800b0cc:	4013      	ands	r3, r2
 800b0ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	691a      	ldr	r2, [r3, #16]
 800b0d4:	69fb      	ldr	r3, [r7, #28]
 800b0d6:	f003 0307 	and.w	r3, r3, #7
 800b0da:	009b      	lsls	r3, r3, #2
 800b0dc:	fa02 f303 	lsl.w	r3, r2, r3
 800b0e0:	69ba      	ldr	r2, [r7, #24]
 800b0e2:	4313      	orrs	r3, r2
 800b0e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b0e6:	69fb      	ldr	r3, [r7, #28]
 800b0e8:	08da      	lsrs	r2, r3, #3
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	3208      	adds	r2, #8
 800b0ee:	69b9      	ldr	r1, [r7, #24]
 800b0f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800b0fa:	69fb      	ldr	r3, [r7, #28]
 800b0fc:	005b      	lsls	r3, r3, #1
 800b0fe:	2203      	movs	r2, #3
 800b100:	fa02 f303 	lsl.w	r3, r2, r3
 800b104:	43db      	mvns	r3, r3
 800b106:	69ba      	ldr	r2, [r7, #24]
 800b108:	4013      	ands	r3, r2
 800b10a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	685b      	ldr	r3, [r3, #4]
 800b110:	f003 0203 	and.w	r2, r3, #3
 800b114:	69fb      	ldr	r3, [r7, #28]
 800b116:	005b      	lsls	r3, r3, #1
 800b118:	fa02 f303 	lsl.w	r3, r2, r3
 800b11c:	69ba      	ldr	r2, [r7, #24]
 800b11e:	4313      	orrs	r3, r2
 800b120:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	69ba      	ldr	r2, [r7, #24]
 800b126:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	685b      	ldr	r3, [r3, #4]
 800b12c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b130:	2b00      	cmp	r3, #0
 800b132:	f000 80c0 	beq.w	800b2b6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b136:	2300      	movs	r3, #0
 800b138:	60fb      	str	r3, [r7, #12]
 800b13a:	4b65      	ldr	r3, [pc, #404]	; (800b2d0 <HAL_GPIO_Init+0x320>)
 800b13c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b13e:	4a64      	ldr	r2, [pc, #400]	; (800b2d0 <HAL_GPIO_Init+0x320>)
 800b140:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b144:	6453      	str	r3, [r2, #68]	; 0x44
 800b146:	4b62      	ldr	r3, [pc, #392]	; (800b2d0 <HAL_GPIO_Init+0x320>)
 800b148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b14a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b14e:	60fb      	str	r3, [r7, #12]
 800b150:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b152:	4a60      	ldr	r2, [pc, #384]	; (800b2d4 <HAL_GPIO_Init+0x324>)
 800b154:	69fb      	ldr	r3, [r7, #28]
 800b156:	089b      	lsrs	r3, r3, #2
 800b158:	3302      	adds	r3, #2
 800b15a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b15e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800b160:	69fb      	ldr	r3, [r7, #28]
 800b162:	f003 0303 	and.w	r3, r3, #3
 800b166:	009b      	lsls	r3, r3, #2
 800b168:	220f      	movs	r2, #15
 800b16a:	fa02 f303 	lsl.w	r3, r2, r3
 800b16e:	43db      	mvns	r3, r3
 800b170:	69ba      	ldr	r2, [r7, #24]
 800b172:	4013      	ands	r3, r2
 800b174:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	4a57      	ldr	r2, [pc, #348]	; (800b2d8 <HAL_GPIO_Init+0x328>)
 800b17a:	4293      	cmp	r3, r2
 800b17c:	d037      	beq.n	800b1ee <HAL_GPIO_Init+0x23e>
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	4a56      	ldr	r2, [pc, #344]	; (800b2dc <HAL_GPIO_Init+0x32c>)
 800b182:	4293      	cmp	r3, r2
 800b184:	d031      	beq.n	800b1ea <HAL_GPIO_Init+0x23a>
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	4a55      	ldr	r2, [pc, #340]	; (800b2e0 <HAL_GPIO_Init+0x330>)
 800b18a:	4293      	cmp	r3, r2
 800b18c:	d02b      	beq.n	800b1e6 <HAL_GPIO_Init+0x236>
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	4a54      	ldr	r2, [pc, #336]	; (800b2e4 <HAL_GPIO_Init+0x334>)
 800b192:	4293      	cmp	r3, r2
 800b194:	d025      	beq.n	800b1e2 <HAL_GPIO_Init+0x232>
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	4a53      	ldr	r2, [pc, #332]	; (800b2e8 <HAL_GPIO_Init+0x338>)
 800b19a:	4293      	cmp	r3, r2
 800b19c:	d01f      	beq.n	800b1de <HAL_GPIO_Init+0x22e>
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	4a52      	ldr	r2, [pc, #328]	; (800b2ec <HAL_GPIO_Init+0x33c>)
 800b1a2:	4293      	cmp	r3, r2
 800b1a4:	d019      	beq.n	800b1da <HAL_GPIO_Init+0x22a>
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	4a51      	ldr	r2, [pc, #324]	; (800b2f0 <HAL_GPIO_Init+0x340>)
 800b1aa:	4293      	cmp	r3, r2
 800b1ac:	d013      	beq.n	800b1d6 <HAL_GPIO_Init+0x226>
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	4a50      	ldr	r2, [pc, #320]	; (800b2f4 <HAL_GPIO_Init+0x344>)
 800b1b2:	4293      	cmp	r3, r2
 800b1b4:	d00d      	beq.n	800b1d2 <HAL_GPIO_Init+0x222>
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	4a4f      	ldr	r2, [pc, #316]	; (800b2f8 <HAL_GPIO_Init+0x348>)
 800b1ba:	4293      	cmp	r3, r2
 800b1bc:	d007      	beq.n	800b1ce <HAL_GPIO_Init+0x21e>
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	4a4e      	ldr	r2, [pc, #312]	; (800b2fc <HAL_GPIO_Init+0x34c>)
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	d101      	bne.n	800b1ca <HAL_GPIO_Init+0x21a>
 800b1c6:	2309      	movs	r3, #9
 800b1c8:	e012      	b.n	800b1f0 <HAL_GPIO_Init+0x240>
 800b1ca:	230a      	movs	r3, #10
 800b1cc:	e010      	b.n	800b1f0 <HAL_GPIO_Init+0x240>
 800b1ce:	2308      	movs	r3, #8
 800b1d0:	e00e      	b.n	800b1f0 <HAL_GPIO_Init+0x240>
 800b1d2:	2307      	movs	r3, #7
 800b1d4:	e00c      	b.n	800b1f0 <HAL_GPIO_Init+0x240>
 800b1d6:	2306      	movs	r3, #6
 800b1d8:	e00a      	b.n	800b1f0 <HAL_GPIO_Init+0x240>
 800b1da:	2305      	movs	r3, #5
 800b1dc:	e008      	b.n	800b1f0 <HAL_GPIO_Init+0x240>
 800b1de:	2304      	movs	r3, #4
 800b1e0:	e006      	b.n	800b1f0 <HAL_GPIO_Init+0x240>
 800b1e2:	2303      	movs	r3, #3
 800b1e4:	e004      	b.n	800b1f0 <HAL_GPIO_Init+0x240>
 800b1e6:	2302      	movs	r3, #2
 800b1e8:	e002      	b.n	800b1f0 <HAL_GPIO_Init+0x240>
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	e000      	b.n	800b1f0 <HAL_GPIO_Init+0x240>
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	69fa      	ldr	r2, [r7, #28]
 800b1f2:	f002 0203 	and.w	r2, r2, #3
 800b1f6:	0092      	lsls	r2, r2, #2
 800b1f8:	4093      	lsls	r3, r2
 800b1fa:	69ba      	ldr	r2, [r7, #24]
 800b1fc:	4313      	orrs	r3, r2
 800b1fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b200:	4934      	ldr	r1, [pc, #208]	; (800b2d4 <HAL_GPIO_Init+0x324>)
 800b202:	69fb      	ldr	r3, [r7, #28]
 800b204:	089b      	lsrs	r3, r3, #2
 800b206:	3302      	adds	r3, #2
 800b208:	69ba      	ldr	r2, [r7, #24]
 800b20a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800b20e:	4b3c      	ldr	r3, [pc, #240]	; (800b300 <HAL_GPIO_Init+0x350>)
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b214:	693b      	ldr	r3, [r7, #16]
 800b216:	43db      	mvns	r3, r3
 800b218:	69ba      	ldr	r2, [r7, #24]
 800b21a:	4013      	ands	r3, r2
 800b21c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	685b      	ldr	r3, [r3, #4]
 800b222:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b226:	2b00      	cmp	r3, #0
 800b228:	d003      	beq.n	800b232 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800b22a:	69ba      	ldr	r2, [r7, #24]
 800b22c:	693b      	ldr	r3, [r7, #16]
 800b22e:	4313      	orrs	r3, r2
 800b230:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800b232:	4a33      	ldr	r2, [pc, #204]	; (800b300 <HAL_GPIO_Init+0x350>)
 800b234:	69bb      	ldr	r3, [r7, #24]
 800b236:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800b238:	4b31      	ldr	r3, [pc, #196]	; (800b300 <HAL_GPIO_Init+0x350>)
 800b23a:	685b      	ldr	r3, [r3, #4]
 800b23c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	43db      	mvns	r3, r3
 800b242:	69ba      	ldr	r2, [r7, #24]
 800b244:	4013      	ands	r3, r2
 800b246:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	685b      	ldr	r3, [r3, #4]
 800b24c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b250:	2b00      	cmp	r3, #0
 800b252:	d003      	beq.n	800b25c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800b254:	69ba      	ldr	r2, [r7, #24]
 800b256:	693b      	ldr	r3, [r7, #16]
 800b258:	4313      	orrs	r3, r2
 800b25a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b25c:	4a28      	ldr	r2, [pc, #160]	; (800b300 <HAL_GPIO_Init+0x350>)
 800b25e:	69bb      	ldr	r3, [r7, #24]
 800b260:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b262:	4b27      	ldr	r3, [pc, #156]	; (800b300 <HAL_GPIO_Init+0x350>)
 800b264:	689b      	ldr	r3, [r3, #8]
 800b266:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b268:	693b      	ldr	r3, [r7, #16]
 800b26a:	43db      	mvns	r3, r3
 800b26c:	69ba      	ldr	r2, [r7, #24]
 800b26e:	4013      	ands	r3, r2
 800b270:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	685b      	ldr	r3, [r3, #4]
 800b276:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d003      	beq.n	800b286 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800b27e:	69ba      	ldr	r2, [r7, #24]
 800b280:	693b      	ldr	r3, [r7, #16]
 800b282:	4313      	orrs	r3, r2
 800b284:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b286:	4a1e      	ldr	r2, [pc, #120]	; (800b300 <HAL_GPIO_Init+0x350>)
 800b288:	69bb      	ldr	r3, [r7, #24]
 800b28a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b28c:	4b1c      	ldr	r3, [pc, #112]	; (800b300 <HAL_GPIO_Init+0x350>)
 800b28e:	68db      	ldr	r3, [r3, #12]
 800b290:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b292:	693b      	ldr	r3, [r7, #16]
 800b294:	43db      	mvns	r3, r3
 800b296:	69ba      	ldr	r2, [r7, #24]
 800b298:	4013      	ands	r3, r2
 800b29a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d003      	beq.n	800b2b0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800b2a8:	69ba      	ldr	r2, [r7, #24]
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b2b0:	4a13      	ldr	r2, [pc, #76]	; (800b300 <HAL_GPIO_Init+0x350>)
 800b2b2:	69bb      	ldr	r3, [r7, #24]
 800b2b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b2b6:	69fb      	ldr	r3, [r7, #28]
 800b2b8:	3301      	adds	r3, #1
 800b2ba:	61fb      	str	r3, [r7, #28]
 800b2bc:	69fb      	ldr	r3, [r7, #28]
 800b2be:	2b0f      	cmp	r3, #15
 800b2c0:	f67f ae84 	bls.w	800afcc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800b2c4:	bf00      	nop
 800b2c6:	3724      	adds	r7, #36	; 0x24
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ce:	4770      	bx	lr
 800b2d0:	40023800 	.word	0x40023800
 800b2d4:	40013800 	.word	0x40013800
 800b2d8:	40020000 	.word	0x40020000
 800b2dc:	40020400 	.word	0x40020400
 800b2e0:	40020800 	.word	0x40020800
 800b2e4:	40020c00 	.word	0x40020c00
 800b2e8:	40021000 	.word	0x40021000
 800b2ec:	40021400 	.word	0x40021400
 800b2f0:	40021800 	.word	0x40021800
 800b2f4:	40021c00 	.word	0x40021c00
 800b2f8:	40022000 	.word	0x40022000
 800b2fc:	40022400 	.word	0x40022400
 800b300:	40013c00 	.word	0x40013c00

0800b304 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b304:	b480      	push	{r7}
 800b306:	b085      	sub	sp, #20
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
 800b30c:	460b      	mov	r3, r1
 800b30e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	691a      	ldr	r2, [r3, #16]
 800b314:	887b      	ldrh	r3, [r7, #2]
 800b316:	4013      	ands	r3, r2
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d002      	beq.n	800b322 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b31c:	2301      	movs	r3, #1
 800b31e:	73fb      	strb	r3, [r7, #15]
 800b320:	e001      	b.n	800b326 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b322:	2300      	movs	r3, #0
 800b324:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b326:	7bfb      	ldrb	r3, [r7, #15]
}
 800b328:	4618      	mov	r0, r3
 800b32a:	3714      	adds	r7, #20
 800b32c:	46bd      	mov	sp, r7
 800b32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b332:	4770      	bx	lr

0800b334 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b334:	b480      	push	{r7}
 800b336:	b083      	sub	sp, #12
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
 800b33c:	460b      	mov	r3, r1
 800b33e:	807b      	strh	r3, [r7, #2]
 800b340:	4613      	mov	r3, r2
 800b342:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b344:	787b      	ldrb	r3, [r7, #1]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d003      	beq.n	800b352 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b34a:	887a      	ldrh	r2, [r7, #2]
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800b350:	e003      	b.n	800b35a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800b352:	887b      	ldrh	r3, [r7, #2]
 800b354:	041a      	lsls	r2, r3, #16
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	619a      	str	r2, [r3, #24]
}
 800b35a:	bf00      	nop
 800b35c:	370c      	adds	r7, #12
 800b35e:	46bd      	mov	sp, r7
 800b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b364:	4770      	bx	lr
	...

0800b368 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b084      	sub	sp, #16
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d101      	bne.n	800b37a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b376:	2301      	movs	r3, #1
 800b378:	e11f      	b.n	800b5ba <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b380:	b2db      	uxtb	r3, r3
 800b382:	2b00      	cmp	r3, #0
 800b384:	d106      	bne.n	800b394 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	2200      	movs	r2, #0
 800b38a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800b38e:	6878      	ldr	r0, [r7, #4]
 800b390:	f7fb fe62 	bl	8007058 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2224      	movs	r2, #36	; 0x24
 800b398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	681a      	ldr	r2, [r3, #0]
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f022 0201 	bic.w	r2, r2, #1
 800b3aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	681a      	ldr	r2, [r3, #0]
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b3ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	681a      	ldr	r2, [r3, #0]
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b3ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800b3cc:	f001 f96e 	bl	800c6ac <HAL_RCC_GetPCLK1Freq>
 800b3d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	685b      	ldr	r3, [r3, #4]
 800b3d6:	4a7b      	ldr	r2, [pc, #492]	; (800b5c4 <HAL_I2C_Init+0x25c>)
 800b3d8:	4293      	cmp	r3, r2
 800b3da:	d807      	bhi.n	800b3ec <HAL_I2C_Init+0x84>
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	4a7a      	ldr	r2, [pc, #488]	; (800b5c8 <HAL_I2C_Init+0x260>)
 800b3e0:	4293      	cmp	r3, r2
 800b3e2:	bf94      	ite	ls
 800b3e4:	2301      	movls	r3, #1
 800b3e6:	2300      	movhi	r3, #0
 800b3e8:	b2db      	uxtb	r3, r3
 800b3ea:	e006      	b.n	800b3fa <HAL_I2C_Init+0x92>
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	4a77      	ldr	r2, [pc, #476]	; (800b5cc <HAL_I2C_Init+0x264>)
 800b3f0:	4293      	cmp	r3, r2
 800b3f2:	bf94      	ite	ls
 800b3f4:	2301      	movls	r3, #1
 800b3f6:	2300      	movhi	r3, #0
 800b3f8:	b2db      	uxtb	r3, r3
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d001      	beq.n	800b402 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800b3fe:	2301      	movs	r3, #1
 800b400:	e0db      	b.n	800b5ba <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	4a72      	ldr	r2, [pc, #456]	; (800b5d0 <HAL_I2C_Init+0x268>)
 800b406:	fba2 2303 	umull	r2, r3, r2, r3
 800b40a:	0c9b      	lsrs	r3, r3, #18
 800b40c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	685b      	ldr	r3, [r3, #4]
 800b414:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	68ba      	ldr	r2, [r7, #8]
 800b41e:	430a      	orrs	r2, r1
 800b420:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	6a1b      	ldr	r3, [r3, #32]
 800b428:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	685b      	ldr	r3, [r3, #4]
 800b430:	4a64      	ldr	r2, [pc, #400]	; (800b5c4 <HAL_I2C_Init+0x25c>)
 800b432:	4293      	cmp	r3, r2
 800b434:	d802      	bhi.n	800b43c <HAL_I2C_Init+0xd4>
 800b436:	68bb      	ldr	r3, [r7, #8]
 800b438:	3301      	adds	r3, #1
 800b43a:	e009      	b.n	800b450 <HAL_I2C_Init+0xe8>
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800b442:	fb02 f303 	mul.w	r3, r2, r3
 800b446:	4a63      	ldr	r2, [pc, #396]	; (800b5d4 <HAL_I2C_Init+0x26c>)
 800b448:	fba2 2303 	umull	r2, r3, r2, r3
 800b44c:	099b      	lsrs	r3, r3, #6
 800b44e:	3301      	adds	r3, #1
 800b450:	687a      	ldr	r2, [r7, #4]
 800b452:	6812      	ldr	r2, [r2, #0]
 800b454:	430b      	orrs	r3, r1
 800b456:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	69db      	ldr	r3, [r3, #28]
 800b45e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800b462:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	685b      	ldr	r3, [r3, #4]
 800b46a:	4956      	ldr	r1, [pc, #344]	; (800b5c4 <HAL_I2C_Init+0x25c>)
 800b46c:	428b      	cmp	r3, r1
 800b46e:	d80d      	bhi.n	800b48c <HAL_I2C_Init+0x124>
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	1e59      	subs	r1, r3, #1
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	685b      	ldr	r3, [r3, #4]
 800b478:	005b      	lsls	r3, r3, #1
 800b47a:	fbb1 f3f3 	udiv	r3, r1, r3
 800b47e:	3301      	adds	r3, #1
 800b480:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b484:	2b04      	cmp	r3, #4
 800b486:	bf38      	it	cc
 800b488:	2304      	movcc	r3, #4
 800b48a:	e04f      	b.n	800b52c <HAL_I2C_Init+0x1c4>
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	689b      	ldr	r3, [r3, #8]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d111      	bne.n	800b4b8 <HAL_I2C_Init+0x150>
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	1e58      	subs	r0, r3, #1
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6859      	ldr	r1, [r3, #4]
 800b49c:	460b      	mov	r3, r1
 800b49e:	005b      	lsls	r3, r3, #1
 800b4a0:	440b      	add	r3, r1
 800b4a2:	fbb0 f3f3 	udiv	r3, r0, r3
 800b4a6:	3301      	adds	r3, #1
 800b4a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	bf0c      	ite	eq
 800b4b0:	2301      	moveq	r3, #1
 800b4b2:	2300      	movne	r3, #0
 800b4b4:	b2db      	uxtb	r3, r3
 800b4b6:	e012      	b.n	800b4de <HAL_I2C_Init+0x176>
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	1e58      	subs	r0, r3, #1
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6859      	ldr	r1, [r3, #4]
 800b4c0:	460b      	mov	r3, r1
 800b4c2:	009b      	lsls	r3, r3, #2
 800b4c4:	440b      	add	r3, r1
 800b4c6:	0099      	lsls	r1, r3, #2
 800b4c8:	440b      	add	r3, r1
 800b4ca:	fbb0 f3f3 	udiv	r3, r0, r3
 800b4ce:	3301      	adds	r3, #1
 800b4d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	bf0c      	ite	eq
 800b4d8:	2301      	moveq	r3, #1
 800b4da:	2300      	movne	r3, #0
 800b4dc:	b2db      	uxtb	r3, r3
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d001      	beq.n	800b4e6 <HAL_I2C_Init+0x17e>
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	e022      	b.n	800b52c <HAL_I2C_Init+0x1c4>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	689b      	ldr	r3, [r3, #8]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d10e      	bne.n	800b50c <HAL_I2C_Init+0x1a4>
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	1e58      	subs	r0, r3, #1
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6859      	ldr	r1, [r3, #4]
 800b4f6:	460b      	mov	r3, r1
 800b4f8:	005b      	lsls	r3, r3, #1
 800b4fa:	440b      	add	r3, r1
 800b4fc:	fbb0 f3f3 	udiv	r3, r0, r3
 800b500:	3301      	adds	r3, #1
 800b502:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b506:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b50a:	e00f      	b.n	800b52c <HAL_I2C_Init+0x1c4>
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	1e58      	subs	r0, r3, #1
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	6859      	ldr	r1, [r3, #4]
 800b514:	460b      	mov	r3, r1
 800b516:	009b      	lsls	r3, r3, #2
 800b518:	440b      	add	r3, r1
 800b51a:	0099      	lsls	r1, r3, #2
 800b51c:	440b      	add	r3, r1
 800b51e:	fbb0 f3f3 	udiv	r3, r0, r3
 800b522:	3301      	adds	r3, #1
 800b524:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b528:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b52c:	6879      	ldr	r1, [r7, #4]
 800b52e:	6809      	ldr	r1, [r1, #0]
 800b530:	4313      	orrs	r3, r2
 800b532:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	69da      	ldr	r2, [r3, #28]
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	6a1b      	ldr	r3, [r3, #32]
 800b546:	431a      	orrs	r2, r3
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	430a      	orrs	r2, r1
 800b54e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	689b      	ldr	r3, [r3, #8]
 800b556:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800b55a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b55e:	687a      	ldr	r2, [r7, #4]
 800b560:	6911      	ldr	r1, [r2, #16]
 800b562:	687a      	ldr	r2, [r7, #4]
 800b564:	68d2      	ldr	r2, [r2, #12]
 800b566:	4311      	orrs	r1, r2
 800b568:	687a      	ldr	r2, [r7, #4]
 800b56a:	6812      	ldr	r2, [r2, #0]
 800b56c:	430b      	orrs	r3, r1
 800b56e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	68db      	ldr	r3, [r3, #12]
 800b576:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	695a      	ldr	r2, [r3, #20]
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	699b      	ldr	r3, [r3, #24]
 800b582:	431a      	orrs	r2, r3
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	430a      	orrs	r2, r1
 800b58a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	681a      	ldr	r2, [r3, #0]
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	f042 0201 	orr.w	r2, r2, #1
 800b59a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2200      	movs	r2, #0
 800b5a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	2220      	movs	r2, #32
 800b5a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b5b8:	2300      	movs	r3, #0
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3710      	adds	r7, #16
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}
 800b5c2:	bf00      	nop
 800b5c4:	000186a0 	.word	0x000186a0
 800b5c8:	001e847f 	.word	0x001e847f
 800b5cc:	003d08ff 	.word	0x003d08ff
 800b5d0:	431bde83 	.word	0x431bde83
 800b5d4:	10624dd3 	.word	0x10624dd3

0800b5d8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b088      	sub	sp, #32
 800b5dc:	af02      	add	r7, sp, #8
 800b5de:	60f8      	str	r0, [r7, #12]
 800b5e0:	607a      	str	r2, [r7, #4]
 800b5e2:	461a      	mov	r2, r3
 800b5e4:	460b      	mov	r3, r1
 800b5e6:	817b      	strh	r3, [r7, #10]
 800b5e8:	4613      	mov	r3, r2
 800b5ea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b5ec:	f7fe fc00 	bl	8009df0 <HAL_GetTick>
 800b5f0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b5f8:	b2db      	uxtb	r3, r3
 800b5fa:	2b20      	cmp	r3, #32
 800b5fc:	f040 80e0 	bne.w	800b7c0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b600:	697b      	ldr	r3, [r7, #20]
 800b602:	9300      	str	r3, [sp, #0]
 800b604:	2319      	movs	r3, #25
 800b606:	2201      	movs	r2, #1
 800b608:	4970      	ldr	r1, [pc, #448]	; (800b7cc <HAL_I2C_Master_Transmit+0x1f4>)
 800b60a:	68f8      	ldr	r0, [r7, #12]
 800b60c:	f000 fc58 	bl	800bec0 <I2C_WaitOnFlagUntilTimeout>
 800b610:	4603      	mov	r3, r0
 800b612:	2b00      	cmp	r3, #0
 800b614:	d001      	beq.n	800b61a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800b616:	2302      	movs	r3, #2
 800b618:	e0d3      	b.n	800b7c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b620:	2b01      	cmp	r3, #1
 800b622:	d101      	bne.n	800b628 <HAL_I2C_Master_Transmit+0x50>
 800b624:	2302      	movs	r3, #2
 800b626:	e0cc      	b.n	800b7c2 <HAL_I2C_Master_Transmit+0x1ea>
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	2201      	movs	r2, #1
 800b62c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	f003 0301 	and.w	r3, r3, #1
 800b63a:	2b01      	cmp	r3, #1
 800b63c:	d007      	beq.n	800b64e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	681a      	ldr	r2, [r3, #0]
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	f042 0201 	orr.w	r2, r2, #1
 800b64c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	681a      	ldr	r2, [r3, #0]
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b65c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	2221      	movs	r2, #33	; 0x21
 800b662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	2210      	movs	r2, #16
 800b66a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	2200      	movs	r2, #0
 800b672:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	687a      	ldr	r2, [r7, #4]
 800b678:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	893a      	ldrh	r2, [r7, #8]
 800b67e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b684:	b29a      	uxth	r2, r3
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	4a50      	ldr	r2, [pc, #320]	; (800b7d0 <HAL_I2C_Master_Transmit+0x1f8>)
 800b68e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b690:	8979      	ldrh	r1, [r7, #10]
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	6a3a      	ldr	r2, [r7, #32]
 800b696:	68f8      	ldr	r0, [r7, #12]
 800b698:	f000 fac2 	bl	800bc20 <I2C_MasterRequestWrite>
 800b69c:	4603      	mov	r3, r0
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d001      	beq.n	800b6a6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800b6a2:	2301      	movs	r3, #1
 800b6a4:	e08d      	b.n	800b7c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	613b      	str	r3, [r7, #16]
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	695b      	ldr	r3, [r3, #20]
 800b6b0:	613b      	str	r3, [r7, #16]
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	699b      	ldr	r3, [r3, #24]
 800b6b8:	613b      	str	r3, [r7, #16]
 800b6ba:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800b6bc:	e066      	b.n	800b78c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b6be:	697a      	ldr	r2, [r7, #20]
 800b6c0:	6a39      	ldr	r1, [r7, #32]
 800b6c2:	68f8      	ldr	r0, [r7, #12]
 800b6c4:	f000 fcd2 	bl	800c06c <I2C_WaitOnTXEFlagUntilTimeout>
 800b6c8:	4603      	mov	r3, r0
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d00d      	beq.n	800b6ea <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6d2:	2b04      	cmp	r3, #4
 800b6d4:	d107      	bne.n	800b6e6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	681a      	ldr	r2, [r3, #0]
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b6e4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b6e6:	2301      	movs	r3, #1
 800b6e8:	e06b      	b.n	800b7c2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6ee:	781a      	ldrb	r2, [r3, #0]
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6fa:	1c5a      	adds	r2, r3, #1
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b704:	b29b      	uxth	r3, r3
 800b706:	3b01      	subs	r3, #1
 800b708:	b29a      	uxth	r2, r3
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b712:	3b01      	subs	r3, #1
 800b714:	b29a      	uxth	r2, r3
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	695b      	ldr	r3, [r3, #20]
 800b720:	f003 0304 	and.w	r3, r3, #4
 800b724:	2b04      	cmp	r3, #4
 800b726:	d11b      	bne.n	800b760 <HAL_I2C_Master_Transmit+0x188>
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d017      	beq.n	800b760 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b734:	781a      	ldrb	r2, [r3, #0]
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b740:	1c5a      	adds	r2, r3, #1
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b74a:	b29b      	uxth	r3, r3
 800b74c:	3b01      	subs	r3, #1
 800b74e:	b29a      	uxth	r2, r3
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b758:	3b01      	subs	r3, #1
 800b75a:	b29a      	uxth	r2, r3
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b760:	697a      	ldr	r2, [r7, #20]
 800b762:	6a39      	ldr	r1, [r7, #32]
 800b764:	68f8      	ldr	r0, [r7, #12]
 800b766:	f000 fcc2 	bl	800c0ee <I2C_WaitOnBTFFlagUntilTimeout>
 800b76a:	4603      	mov	r3, r0
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d00d      	beq.n	800b78c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b774:	2b04      	cmp	r3, #4
 800b776:	d107      	bne.n	800b788 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	681a      	ldr	r2, [r3, #0]
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b786:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b788:	2301      	movs	r3, #1
 800b78a:	e01a      	b.n	800b7c2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b790:	2b00      	cmp	r3, #0
 800b792:	d194      	bne.n	800b6be <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	681a      	ldr	r2, [r3, #0]
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b7a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	2220      	movs	r2, #32
 800b7a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	e000      	b.n	800b7c2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800b7c0:	2302      	movs	r3, #2
  }
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	3718      	adds	r7, #24
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bd80      	pop	{r7, pc}
 800b7ca:	bf00      	nop
 800b7cc:	00100002 	.word	0x00100002
 800b7d0:	ffff0000 	.word	0xffff0000

0800b7d4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b08c      	sub	sp, #48	; 0x30
 800b7d8:	af02      	add	r7, sp, #8
 800b7da:	60f8      	str	r0, [r7, #12]
 800b7dc:	607a      	str	r2, [r7, #4]
 800b7de:	461a      	mov	r2, r3
 800b7e0:	460b      	mov	r3, r1
 800b7e2:	817b      	strh	r3, [r7, #10]
 800b7e4:	4613      	mov	r3, r2
 800b7e6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b7e8:	f7fe fb02 	bl	8009df0 <HAL_GetTick>
 800b7ec:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b7f4:	b2db      	uxtb	r3, r3
 800b7f6:	2b20      	cmp	r3, #32
 800b7f8:	f040 820b 	bne.w	800bc12 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b7fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7fe:	9300      	str	r3, [sp, #0]
 800b800:	2319      	movs	r3, #25
 800b802:	2201      	movs	r2, #1
 800b804:	497c      	ldr	r1, [pc, #496]	; (800b9f8 <HAL_I2C_Master_Receive+0x224>)
 800b806:	68f8      	ldr	r0, [r7, #12]
 800b808:	f000 fb5a 	bl	800bec0 <I2C_WaitOnFlagUntilTimeout>
 800b80c:	4603      	mov	r3, r0
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d001      	beq.n	800b816 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800b812:	2302      	movs	r3, #2
 800b814:	e1fe      	b.n	800bc14 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b81c:	2b01      	cmp	r3, #1
 800b81e:	d101      	bne.n	800b824 <HAL_I2C_Master_Receive+0x50>
 800b820:	2302      	movs	r3, #2
 800b822:	e1f7      	b.n	800bc14 <HAL_I2C_Master_Receive+0x440>
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	2201      	movs	r2, #1
 800b828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	f003 0301 	and.w	r3, r3, #1
 800b836:	2b01      	cmp	r3, #1
 800b838:	d007      	beq.n	800b84a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	681a      	ldr	r2, [r3, #0]
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f042 0201 	orr.w	r2, r2, #1
 800b848:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	681a      	ldr	r2, [r3, #0]
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b858:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	2222      	movs	r2, #34	; 0x22
 800b85e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	2210      	movs	r2, #16
 800b866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	2200      	movs	r2, #0
 800b86e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	687a      	ldr	r2, [r7, #4]
 800b874:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	893a      	ldrh	r2, [r7, #8]
 800b87a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b880:	b29a      	uxth	r2, r3
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	4a5c      	ldr	r2, [pc, #368]	; (800b9fc <HAL_I2C_Master_Receive+0x228>)
 800b88a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b88c:	8979      	ldrh	r1, [r7, #10]
 800b88e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b890:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b892:	68f8      	ldr	r0, [r7, #12]
 800b894:	f000 fa46 	bl	800bd24 <I2C_MasterRequestRead>
 800b898:	4603      	mov	r3, r0
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d001      	beq.n	800b8a2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800b89e:	2301      	movs	r3, #1
 800b8a0:	e1b8      	b.n	800bc14 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d113      	bne.n	800b8d2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	623b      	str	r3, [r7, #32]
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	695b      	ldr	r3, [r3, #20]
 800b8b4:	623b      	str	r3, [r7, #32]
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	699b      	ldr	r3, [r3, #24]
 800b8bc:	623b      	str	r3, [r7, #32]
 800b8be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	681a      	ldr	r2, [r3, #0]
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b8ce:	601a      	str	r2, [r3, #0]
 800b8d0:	e18c      	b.n	800bbec <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b8d6:	2b01      	cmp	r3, #1
 800b8d8:	d11b      	bne.n	800b912 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	681a      	ldr	r2, [r3, #0]
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b8e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	61fb      	str	r3, [r7, #28]
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	695b      	ldr	r3, [r3, #20]
 800b8f4:	61fb      	str	r3, [r7, #28]
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	699b      	ldr	r3, [r3, #24]
 800b8fc:	61fb      	str	r3, [r7, #28]
 800b8fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	681a      	ldr	r2, [r3, #0]
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b90e:	601a      	str	r2, [r3, #0]
 800b910:	e16c      	b.n	800bbec <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b916:	2b02      	cmp	r3, #2
 800b918:	d11b      	bne.n	800b952 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	681a      	ldr	r2, [r3, #0]
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b928:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	681a      	ldr	r2, [r3, #0]
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b938:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b93a:	2300      	movs	r3, #0
 800b93c:	61bb      	str	r3, [r7, #24]
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	695b      	ldr	r3, [r3, #20]
 800b944:	61bb      	str	r3, [r7, #24]
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	699b      	ldr	r3, [r3, #24]
 800b94c:	61bb      	str	r3, [r7, #24]
 800b94e:	69bb      	ldr	r3, [r7, #24]
 800b950:	e14c      	b.n	800bbec <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	681a      	ldr	r2, [r3, #0]
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b960:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b962:	2300      	movs	r3, #0
 800b964:	617b      	str	r3, [r7, #20]
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	695b      	ldr	r3, [r3, #20]
 800b96c:	617b      	str	r3, [r7, #20]
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	699b      	ldr	r3, [r3, #24]
 800b974:	617b      	str	r3, [r7, #20]
 800b976:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800b978:	e138      	b.n	800bbec <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b97e:	2b03      	cmp	r3, #3
 800b980:	f200 80f1 	bhi.w	800bb66 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d123      	bne.n	800b9d4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b98c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b98e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b990:	68f8      	ldr	r0, [r7, #12]
 800b992:	f000 fbed 	bl	800c170 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b996:	4603      	mov	r3, r0
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d001      	beq.n	800b9a0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800b99c:	2301      	movs	r3, #1
 800b99e:	e139      	b.n	800bc14 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	691a      	ldr	r2, [r3, #16]
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9aa:	b2d2      	uxtb	r2, r2
 800b9ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9b2:	1c5a      	adds	r2, r3, #1
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b9bc:	3b01      	subs	r3, #1
 800b9be:	b29a      	uxth	r2, r3
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b9c8:	b29b      	uxth	r3, r3
 800b9ca:	3b01      	subs	r3, #1
 800b9cc:	b29a      	uxth	r2, r3
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b9d2:	e10b      	b.n	800bbec <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b9d8:	2b02      	cmp	r3, #2
 800b9da:	d14e      	bne.n	800ba7a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b9dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9de:	9300      	str	r3, [sp, #0]
 800b9e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	4906      	ldr	r1, [pc, #24]	; (800ba00 <HAL_I2C_Master_Receive+0x22c>)
 800b9e6:	68f8      	ldr	r0, [r7, #12]
 800b9e8:	f000 fa6a 	bl	800bec0 <I2C_WaitOnFlagUntilTimeout>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d008      	beq.n	800ba04 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800b9f2:	2301      	movs	r3, #1
 800b9f4:	e10e      	b.n	800bc14 <HAL_I2C_Master_Receive+0x440>
 800b9f6:	bf00      	nop
 800b9f8:	00100002 	.word	0x00100002
 800b9fc:	ffff0000 	.word	0xffff0000
 800ba00:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	681a      	ldr	r2, [r3, #0]
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ba12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	691a      	ldr	r2, [r3, #16]
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba1e:	b2d2      	uxtb	r2, r2
 800ba20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba26:	1c5a      	adds	r2, r3, #1
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba30:	3b01      	subs	r3, #1
 800ba32:	b29a      	uxth	r2, r3
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba3c:	b29b      	uxth	r3, r3
 800ba3e:	3b01      	subs	r3, #1
 800ba40:	b29a      	uxth	r2, r3
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	691a      	ldr	r2, [r3, #16]
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba50:	b2d2      	uxtb	r2, r2
 800ba52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba58:	1c5a      	adds	r2, r3, #1
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba62:	3b01      	subs	r3, #1
 800ba64:	b29a      	uxth	r2, r3
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba6e:	b29b      	uxth	r3, r3
 800ba70:	3b01      	subs	r3, #1
 800ba72:	b29a      	uxth	r2, r3
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	855a      	strh	r2, [r3, #42]	; 0x2a
 800ba78:	e0b8      	b.n	800bbec <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800ba7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba7c:	9300      	str	r3, [sp, #0]
 800ba7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba80:	2200      	movs	r2, #0
 800ba82:	4966      	ldr	r1, [pc, #408]	; (800bc1c <HAL_I2C_Master_Receive+0x448>)
 800ba84:	68f8      	ldr	r0, [r7, #12]
 800ba86:	f000 fa1b 	bl	800bec0 <I2C_WaitOnFlagUntilTimeout>
 800ba8a:	4603      	mov	r3, r0
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d001      	beq.n	800ba94 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800ba90:	2301      	movs	r3, #1
 800ba92:	e0bf      	b.n	800bc14 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	681a      	ldr	r2, [r3, #0]
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800baa2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	691a      	ldr	r2, [r3, #16]
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800baae:	b2d2      	uxtb	r2, r2
 800bab0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bab6:	1c5a      	adds	r2, r3, #1
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bac0:	3b01      	subs	r3, #1
 800bac2:	b29a      	uxth	r2, r3
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bacc:	b29b      	uxth	r3, r3
 800bace:	3b01      	subs	r3, #1
 800bad0:	b29a      	uxth	r2, r3
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800bad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bad8:	9300      	str	r3, [sp, #0]
 800bada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800badc:	2200      	movs	r2, #0
 800bade:	494f      	ldr	r1, [pc, #316]	; (800bc1c <HAL_I2C_Master_Receive+0x448>)
 800bae0:	68f8      	ldr	r0, [r7, #12]
 800bae2:	f000 f9ed 	bl	800bec0 <I2C_WaitOnFlagUntilTimeout>
 800bae6:	4603      	mov	r3, r0
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d001      	beq.n	800baf0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800baec:	2301      	movs	r3, #1
 800baee:	e091      	b.n	800bc14 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	681a      	ldr	r2, [r3, #0]
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bafe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	691a      	ldr	r2, [r3, #16]
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb0a:	b2d2      	uxtb	r2, r2
 800bb0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb12:	1c5a      	adds	r2, r3, #1
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb1c:	3b01      	subs	r3, #1
 800bb1e:	b29a      	uxth	r2, r3
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb28:	b29b      	uxth	r3, r3
 800bb2a:	3b01      	subs	r3, #1
 800bb2c:	b29a      	uxth	r2, r3
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	691a      	ldr	r2, [r3, #16]
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb3c:	b2d2      	uxtb	r2, r2
 800bb3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb44:	1c5a      	adds	r2, r3, #1
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb4e:	3b01      	subs	r3, #1
 800bb50:	b29a      	uxth	r2, r3
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb5a:	b29b      	uxth	r3, r3
 800bb5c:	3b01      	subs	r3, #1
 800bb5e:	b29a      	uxth	r2, r3
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	855a      	strh	r2, [r3, #42]	; 0x2a
 800bb64:	e042      	b.n	800bbec <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bb66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bb6a:	68f8      	ldr	r0, [r7, #12]
 800bb6c:	f000 fb00 	bl	800c170 <I2C_WaitOnRXNEFlagUntilTimeout>
 800bb70:	4603      	mov	r3, r0
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d001      	beq.n	800bb7a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800bb76:	2301      	movs	r3, #1
 800bb78:	e04c      	b.n	800bc14 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	691a      	ldr	r2, [r3, #16]
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb84:	b2d2      	uxtb	r2, r2
 800bb86:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb8c:	1c5a      	adds	r2, r3, #1
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb96:	3b01      	subs	r3, #1
 800bb98:	b29a      	uxth	r2, r3
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bba2:	b29b      	uxth	r3, r3
 800bba4:	3b01      	subs	r3, #1
 800bba6:	b29a      	uxth	r2, r3
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	695b      	ldr	r3, [r3, #20]
 800bbb2:	f003 0304 	and.w	r3, r3, #4
 800bbb6:	2b04      	cmp	r3, #4
 800bbb8:	d118      	bne.n	800bbec <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	691a      	ldr	r2, [r3, #16]
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbc4:	b2d2      	uxtb	r2, r2
 800bbc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbcc:	1c5a      	adds	r2, r3, #1
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bbd6:	3b01      	subs	r3, #1
 800bbd8:	b29a      	uxth	r2, r3
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bbe2:	b29b      	uxth	r3, r3
 800bbe4:	3b01      	subs	r3, #1
 800bbe6:	b29a      	uxth	r2, r3
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	f47f aec2 	bne.w	800b97a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	2220      	movs	r2, #32
 800bbfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	2200      	movs	r2, #0
 800bc02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	2200      	movs	r2, #0
 800bc0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	e000      	b.n	800bc14 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800bc12:	2302      	movs	r3, #2
  }
}
 800bc14:	4618      	mov	r0, r3
 800bc16:	3728      	adds	r7, #40	; 0x28
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	bd80      	pop	{r7, pc}
 800bc1c:	00010004 	.word	0x00010004

0800bc20 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b088      	sub	sp, #32
 800bc24:	af02      	add	r7, sp, #8
 800bc26:	60f8      	str	r0, [r7, #12]
 800bc28:	607a      	str	r2, [r7, #4]
 800bc2a:	603b      	str	r3, [r7, #0]
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc34:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800bc36:	697b      	ldr	r3, [r7, #20]
 800bc38:	2b08      	cmp	r3, #8
 800bc3a:	d006      	beq.n	800bc4a <I2C_MasterRequestWrite+0x2a>
 800bc3c:	697b      	ldr	r3, [r7, #20]
 800bc3e:	2b01      	cmp	r3, #1
 800bc40:	d003      	beq.n	800bc4a <I2C_MasterRequestWrite+0x2a>
 800bc42:	697b      	ldr	r3, [r7, #20]
 800bc44:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bc48:	d108      	bne.n	800bc5c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	681a      	ldr	r2, [r3, #0]
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bc58:	601a      	str	r2, [r3, #0]
 800bc5a:	e00b      	b.n	800bc74 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc60:	2b12      	cmp	r3, #18
 800bc62:	d107      	bne.n	800bc74 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	681a      	ldr	r2, [r3, #0]
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bc72:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bc74:	683b      	ldr	r3, [r7, #0]
 800bc76:	9300      	str	r3, [sp, #0]
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800bc80:	68f8      	ldr	r0, [r7, #12]
 800bc82:	f000 f91d 	bl	800bec0 <I2C_WaitOnFlagUntilTimeout>
 800bc86:	4603      	mov	r3, r0
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d00d      	beq.n	800bca8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc9a:	d103      	bne.n	800bca4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bca2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800bca4:	2303      	movs	r3, #3
 800bca6:	e035      	b.n	800bd14 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	691b      	ldr	r3, [r3, #16]
 800bcac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bcb0:	d108      	bne.n	800bcc4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800bcb2:	897b      	ldrh	r3, [r7, #10]
 800bcb4:	b2db      	uxtb	r3, r3
 800bcb6:	461a      	mov	r2, r3
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800bcc0:	611a      	str	r2, [r3, #16]
 800bcc2:	e01b      	b.n	800bcfc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800bcc4:	897b      	ldrh	r3, [r7, #10]
 800bcc6:	11db      	asrs	r3, r3, #7
 800bcc8:	b2db      	uxtb	r3, r3
 800bcca:	f003 0306 	and.w	r3, r3, #6
 800bcce:	b2db      	uxtb	r3, r3
 800bcd0:	f063 030f 	orn	r3, r3, #15
 800bcd4:	b2da      	uxtb	r2, r3
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	687a      	ldr	r2, [r7, #4]
 800bce0:	490e      	ldr	r1, [pc, #56]	; (800bd1c <I2C_MasterRequestWrite+0xfc>)
 800bce2:	68f8      	ldr	r0, [r7, #12]
 800bce4:	f000 f943 	bl	800bf6e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bce8:	4603      	mov	r3, r0
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d001      	beq.n	800bcf2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800bcee:	2301      	movs	r3, #1
 800bcf0:	e010      	b.n	800bd14 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800bcf2:	897b      	ldrh	r3, [r7, #10]
 800bcf4:	b2da      	uxtb	r2, r3
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	687a      	ldr	r2, [r7, #4]
 800bd00:	4907      	ldr	r1, [pc, #28]	; (800bd20 <I2C_MasterRequestWrite+0x100>)
 800bd02:	68f8      	ldr	r0, [r7, #12]
 800bd04:	f000 f933 	bl	800bf6e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bd08:	4603      	mov	r3, r0
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d001      	beq.n	800bd12 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800bd0e:	2301      	movs	r3, #1
 800bd10:	e000      	b.n	800bd14 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800bd12:	2300      	movs	r3, #0
}
 800bd14:	4618      	mov	r0, r3
 800bd16:	3718      	adds	r7, #24
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	bd80      	pop	{r7, pc}
 800bd1c:	00010008 	.word	0x00010008
 800bd20:	00010002 	.word	0x00010002

0800bd24 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	b088      	sub	sp, #32
 800bd28:	af02      	add	r7, sp, #8
 800bd2a:	60f8      	str	r0, [r7, #12]
 800bd2c:	607a      	str	r2, [r7, #4]
 800bd2e:	603b      	str	r3, [r7, #0]
 800bd30:	460b      	mov	r3, r1
 800bd32:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd38:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	681a      	ldr	r2, [r3, #0]
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bd48:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800bd4a:	697b      	ldr	r3, [r7, #20]
 800bd4c:	2b08      	cmp	r3, #8
 800bd4e:	d006      	beq.n	800bd5e <I2C_MasterRequestRead+0x3a>
 800bd50:	697b      	ldr	r3, [r7, #20]
 800bd52:	2b01      	cmp	r3, #1
 800bd54:	d003      	beq.n	800bd5e <I2C_MasterRequestRead+0x3a>
 800bd56:	697b      	ldr	r3, [r7, #20]
 800bd58:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bd5c:	d108      	bne.n	800bd70 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	681a      	ldr	r2, [r3, #0]
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bd6c:	601a      	str	r2, [r3, #0]
 800bd6e:	e00b      	b.n	800bd88 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd74:	2b11      	cmp	r3, #17
 800bd76:	d107      	bne.n	800bd88 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	681a      	ldr	r2, [r3, #0]
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bd86:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	9300      	str	r3, [sp, #0]
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2200      	movs	r2, #0
 800bd90:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800bd94:	68f8      	ldr	r0, [r7, #12]
 800bd96:	f000 f893 	bl	800bec0 <I2C_WaitOnFlagUntilTimeout>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d00d      	beq.n	800bdbc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bdaa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bdae:	d103      	bne.n	800bdb8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bdb6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800bdb8:	2303      	movs	r3, #3
 800bdba:	e079      	b.n	800beb0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	691b      	ldr	r3, [r3, #16]
 800bdc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bdc4:	d108      	bne.n	800bdd8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800bdc6:	897b      	ldrh	r3, [r7, #10]
 800bdc8:	b2db      	uxtb	r3, r3
 800bdca:	f043 0301 	orr.w	r3, r3, #1
 800bdce:	b2da      	uxtb	r2, r3
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	611a      	str	r2, [r3, #16]
 800bdd6:	e05f      	b.n	800be98 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800bdd8:	897b      	ldrh	r3, [r7, #10]
 800bdda:	11db      	asrs	r3, r3, #7
 800bddc:	b2db      	uxtb	r3, r3
 800bdde:	f003 0306 	and.w	r3, r3, #6
 800bde2:	b2db      	uxtb	r3, r3
 800bde4:	f063 030f 	orn	r3, r3, #15
 800bde8:	b2da      	uxtb	r2, r3
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800bdf0:	683b      	ldr	r3, [r7, #0]
 800bdf2:	687a      	ldr	r2, [r7, #4]
 800bdf4:	4930      	ldr	r1, [pc, #192]	; (800beb8 <I2C_MasterRequestRead+0x194>)
 800bdf6:	68f8      	ldr	r0, [r7, #12]
 800bdf8:	f000 f8b9 	bl	800bf6e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d001      	beq.n	800be06 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800be02:	2301      	movs	r3, #1
 800be04:	e054      	b.n	800beb0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800be06:	897b      	ldrh	r3, [r7, #10]
 800be08:	b2da      	uxtb	r2, r3
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	687a      	ldr	r2, [r7, #4]
 800be14:	4929      	ldr	r1, [pc, #164]	; (800bebc <I2C_MasterRequestRead+0x198>)
 800be16:	68f8      	ldr	r0, [r7, #12]
 800be18:	f000 f8a9 	bl	800bf6e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800be1c:	4603      	mov	r3, r0
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d001      	beq.n	800be26 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800be22:	2301      	movs	r3, #1
 800be24:	e044      	b.n	800beb0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800be26:	2300      	movs	r3, #0
 800be28:	613b      	str	r3, [r7, #16]
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	695b      	ldr	r3, [r3, #20]
 800be30:	613b      	str	r3, [r7, #16]
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	699b      	ldr	r3, [r3, #24]
 800be38:	613b      	str	r3, [r7, #16]
 800be3a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	681a      	ldr	r2, [r3, #0]
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800be4a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800be4c:	683b      	ldr	r3, [r7, #0]
 800be4e:	9300      	str	r3, [sp, #0]
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2200      	movs	r2, #0
 800be54:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800be58:	68f8      	ldr	r0, [r7, #12]
 800be5a:	f000 f831 	bl	800bec0 <I2C_WaitOnFlagUntilTimeout>
 800be5e:	4603      	mov	r3, r0
 800be60:	2b00      	cmp	r3, #0
 800be62:	d00d      	beq.n	800be80 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be72:	d103      	bne.n	800be7c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	f44f 7200 	mov.w	r2, #512	; 0x200
 800be7a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800be7c:	2303      	movs	r3, #3
 800be7e:	e017      	b.n	800beb0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800be80:	897b      	ldrh	r3, [r7, #10]
 800be82:	11db      	asrs	r3, r3, #7
 800be84:	b2db      	uxtb	r3, r3
 800be86:	f003 0306 	and.w	r3, r3, #6
 800be8a:	b2db      	uxtb	r3, r3
 800be8c:	f063 030e 	orn	r3, r3, #14
 800be90:	b2da      	uxtb	r2, r3
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	687a      	ldr	r2, [r7, #4]
 800be9c:	4907      	ldr	r1, [pc, #28]	; (800bebc <I2C_MasterRequestRead+0x198>)
 800be9e:	68f8      	ldr	r0, [r7, #12]
 800bea0:	f000 f865 	bl	800bf6e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bea4:	4603      	mov	r3, r0
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d001      	beq.n	800beae <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800beaa:	2301      	movs	r3, #1
 800beac:	e000      	b.n	800beb0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800beae:	2300      	movs	r3, #0
}
 800beb0:	4618      	mov	r0, r3
 800beb2:	3718      	adds	r7, #24
 800beb4:	46bd      	mov	sp, r7
 800beb6:	bd80      	pop	{r7, pc}
 800beb8:	00010008 	.word	0x00010008
 800bebc:	00010002 	.word	0x00010002

0800bec0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	b084      	sub	sp, #16
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	60f8      	str	r0, [r7, #12]
 800bec8:	60b9      	str	r1, [r7, #8]
 800beca:	603b      	str	r3, [r7, #0]
 800becc:	4613      	mov	r3, r2
 800bece:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bed0:	e025      	b.n	800bf1e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bed2:	683b      	ldr	r3, [r7, #0]
 800bed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bed8:	d021      	beq.n	800bf1e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800beda:	f7fd ff89 	bl	8009df0 <HAL_GetTick>
 800bede:	4602      	mov	r2, r0
 800bee0:	69bb      	ldr	r3, [r7, #24]
 800bee2:	1ad3      	subs	r3, r2, r3
 800bee4:	683a      	ldr	r2, [r7, #0]
 800bee6:	429a      	cmp	r2, r3
 800bee8:	d302      	bcc.n	800bef0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d116      	bne.n	800bf1e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	2200      	movs	r2, #0
 800bef4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	2220      	movs	r2, #32
 800befa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	2200      	movs	r2, #0
 800bf02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf0a:	f043 0220 	orr.w	r2, r3, #32
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	2200      	movs	r2, #0
 800bf16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	e023      	b.n	800bf66 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	0c1b      	lsrs	r3, r3, #16
 800bf22:	b2db      	uxtb	r3, r3
 800bf24:	2b01      	cmp	r3, #1
 800bf26:	d10d      	bne.n	800bf44 <I2C_WaitOnFlagUntilTimeout+0x84>
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	695b      	ldr	r3, [r3, #20]
 800bf2e:	43da      	mvns	r2, r3
 800bf30:	68bb      	ldr	r3, [r7, #8]
 800bf32:	4013      	ands	r3, r2
 800bf34:	b29b      	uxth	r3, r3
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	bf0c      	ite	eq
 800bf3a:	2301      	moveq	r3, #1
 800bf3c:	2300      	movne	r3, #0
 800bf3e:	b2db      	uxtb	r3, r3
 800bf40:	461a      	mov	r2, r3
 800bf42:	e00c      	b.n	800bf5e <I2C_WaitOnFlagUntilTimeout+0x9e>
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	699b      	ldr	r3, [r3, #24]
 800bf4a:	43da      	mvns	r2, r3
 800bf4c:	68bb      	ldr	r3, [r7, #8]
 800bf4e:	4013      	ands	r3, r2
 800bf50:	b29b      	uxth	r3, r3
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	bf0c      	ite	eq
 800bf56:	2301      	moveq	r3, #1
 800bf58:	2300      	movne	r3, #0
 800bf5a:	b2db      	uxtb	r3, r3
 800bf5c:	461a      	mov	r2, r3
 800bf5e:	79fb      	ldrb	r3, [r7, #7]
 800bf60:	429a      	cmp	r2, r3
 800bf62:	d0b6      	beq.n	800bed2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800bf64:	2300      	movs	r3, #0
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3710      	adds	r7, #16
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	bd80      	pop	{r7, pc}

0800bf6e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800bf6e:	b580      	push	{r7, lr}
 800bf70:	b084      	sub	sp, #16
 800bf72:	af00      	add	r7, sp, #0
 800bf74:	60f8      	str	r0, [r7, #12]
 800bf76:	60b9      	str	r1, [r7, #8]
 800bf78:	607a      	str	r2, [r7, #4]
 800bf7a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800bf7c:	e051      	b.n	800c022 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	695b      	ldr	r3, [r3, #20]
 800bf84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf8c:	d123      	bne.n	800bfd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	681a      	ldr	r2, [r3, #0]
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bf9c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800bfa6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	2200      	movs	r2, #0
 800bfac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	2220      	movs	r2, #32
 800bfb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	2200      	movs	r2, #0
 800bfba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfc2:	f043 0204 	orr.w	r2, r3, #4
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	2200      	movs	r2, #0
 800bfce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	e046      	b.n	800c064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfdc:	d021      	beq.n	800c022 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bfde:	f7fd ff07 	bl	8009df0 <HAL_GetTick>
 800bfe2:	4602      	mov	r2, r0
 800bfe4:	683b      	ldr	r3, [r7, #0]
 800bfe6:	1ad3      	subs	r3, r2, r3
 800bfe8:	687a      	ldr	r2, [r7, #4]
 800bfea:	429a      	cmp	r2, r3
 800bfec:	d302      	bcc.n	800bff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d116      	bne.n	800c022 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	2200      	movs	r2, #0
 800bff8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	2220      	movs	r2, #32
 800bffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	2200      	movs	r2, #0
 800c006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c00e:	f043 0220 	orr.w	r2, r3, #32
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	2200      	movs	r2, #0
 800c01a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c01e:	2301      	movs	r3, #1
 800c020:	e020      	b.n	800c064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800c022:	68bb      	ldr	r3, [r7, #8]
 800c024:	0c1b      	lsrs	r3, r3, #16
 800c026:	b2db      	uxtb	r3, r3
 800c028:	2b01      	cmp	r3, #1
 800c02a:	d10c      	bne.n	800c046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	695b      	ldr	r3, [r3, #20]
 800c032:	43da      	mvns	r2, r3
 800c034:	68bb      	ldr	r3, [r7, #8]
 800c036:	4013      	ands	r3, r2
 800c038:	b29b      	uxth	r3, r3
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	bf14      	ite	ne
 800c03e:	2301      	movne	r3, #1
 800c040:	2300      	moveq	r3, #0
 800c042:	b2db      	uxtb	r3, r3
 800c044:	e00b      	b.n	800c05e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	699b      	ldr	r3, [r3, #24]
 800c04c:	43da      	mvns	r2, r3
 800c04e:	68bb      	ldr	r3, [r7, #8]
 800c050:	4013      	ands	r3, r2
 800c052:	b29b      	uxth	r3, r3
 800c054:	2b00      	cmp	r3, #0
 800c056:	bf14      	ite	ne
 800c058:	2301      	movne	r3, #1
 800c05a:	2300      	moveq	r3, #0
 800c05c:	b2db      	uxtb	r3, r3
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d18d      	bne.n	800bf7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800c062:	2300      	movs	r3, #0
}
 800c064:	4618      	mov	r0, r3
 800c066:	3710      	adds	r7, #16
 800c068:	46bd      	mov	sp, r7
 800c06a:	bd80      	pop	{r7, pc}

0800c06c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b084      	sub	sp, #16
 800c070:	af00      	add	r7, sp, #0
 800c072:	60f8      	str	r0, [r7, #12]
 800c074:	60b9      	str	r1, [r7, #8]
 800c076:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c078:	e02d      	b.n	800c0d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800c07a:	68f8      	ldr	r0, [r7, #12]
 800c07c:	f000 f8ce 	bl	800c21c <I2C_IsAcknowledgeFailed>
 800c080:	4603      	mov	r3, r0
 800c082:	2b00      	cmp	r3, #0
 800c084:	d001      	beq.n	800c08a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800c086:	2301      	movs	r3, #1
 800c088:	e02d      	b.n	800c0e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c08a:	68bb      	ldr	r3, [r7, #8]
 800c08c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c090:	d021      	beq.n	800c0d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c092:	f7fd fead 	bl	8009df0 <HAL_GetTick>
 800c096:	4602      	mov	r2, r0
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	1ad3      	subs	r3, r2, r3
 800c09c:	68ba      	ldr	r2, [r7, #8]
 800c09e:	429a      	cmp	r2, r3
 800c0a0:	d302      	bcc.n	800c0a8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d116      	bne.n	800c0d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	2220      	movs	r2, #32
 800c0b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0c2:	f043 0220 	orr.w	r2, r3, #32
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	e007      	b.n	800c0e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	695b      	ldr	r3, [r3, #20]
 800c0dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c0e0:	2b80      	cmp	r3, #128	; 0x80
 800c0e2:	d1ca      	bne.n	800c07a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c0e4:	2300      	movs	r3, #0
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3710      	adds	r7, #16
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}

0800c0ee <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c0ee:	b580      	push	{r7, lr}
 800c0f0:	b084      	sub	sp, #16
 800c0f2:	af00      	add	r7, sp, #0
 800c0f4:	60f8      	str	r0, [r7, #12]
 800c0f6:	60b9      	str	r1, [r7, #8]
 800c0f8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800c0fa:	e02d      	b.n	800c158 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800c0fc:	68f8      	ldr	r0, [r7, #12]
 800c0fe:	f000 f88d 	bl	800c21c <I2C_IsAcknowledgeFailed>
 800c102:	4603      	mov	r3, r0
 800c104:	2b00      	cmp	r3, #0
 800c106:	d001      	beq.n	800c10c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800c108:	2301      	movs	r3, #1
 800c10a:	e02d      	b.n	800c168 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c10c:	68bb      	ldr	r3, [r7, #8]
 800c10e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c112:	d021      	beq.n	800c158 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c114:	f7fd fe6c 	bl	8009df0 <HAL_GetTick>
 800c118:	4602      	mov	r2, r0
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	1ad3      	subs	r3, r2, r3
 800c11e:	68ba      	ldr	r2, [r7, #8]
 800c120:	429a      	cmp	r2, r3
 800c122:	d302      	bcc.n	800c12a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800c124:	68bb      	ldr	r3, [r7, #8]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d116      	bne.n	800c158 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	2200      	movs	r2, #0
 800c12e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	2220      	movs	r2, #32
 800c134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	2200      	movs	r2, #0
 800c13c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c144:	f043 0220 	orr.w	r2, r3, #32
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	2200      	movs	r2, #0
 800c150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c154:	2301      	movs	r3, #1
 800c156:	e007      	b.n	800c168 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	695b      	ldr	r3, [r3, #20]
 800c15e:	f003 0304 	and.w	r3, r3, #4
 800c162:	2b04      	cmp	r3, #4
 800c164:	d1ca      	bne.n	800c0fc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c166:	2300      	movs	r3, #0
}
 800c168:	4618      	mov	r0, r3
 800c16a:	3710      	adds	r7, #16
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}

0800c170 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b084      	sub	sp, #16
 800c174:	af00      	add	r7, sp, #0
 800c176:	60f8      	str	r0, [r7, #12]
 800c178:	60b9      	str	r1, [r7, #8]
 800c17a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c17c:	e042      	b.n	800c204 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	695b      	ldr	r3, [r3, #20]
 800c184:	f003 0310 	and.w	r3, r3, #16
 800c188:	2b10      	cmp	r3, #16
 800c18a:	d119      	bne.n	800c1c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	f06f 0210 	mvn.w	r2, #16
 800c194:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	2200      	movs	r2, #0
 800c19a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	2220      	movs	r2, #32
 800c1a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800c1bc:	2301      	movs	r3, #1
 800c1be:	e029      	b.n	800c214 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c1c0:	f7fd fe16 	bl	8009df0 <HAL_GetTick>
 800c1c4:	4602      	mov	r2, r0
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	1ad3      	subs	r3, r2, r3
 800c1ca:	68ba      	ldr	r2, [r7, #8]
 800c1cc:	429a      	cmp	r2, r3
 800c1ce:	d302      	bcc.n	800c1d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800c1d0:	68bb      	ldr	r3, [r7, #8]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d116      	bne.n	800c204 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	2200      	movs	r2, #0
 800c1da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	2220      	movs	r2, #32
 800c1e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1f0:	f043 0220 	orr.w	r2, r3, #32
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800c200:	2301      	movs	r3, #1
 800c202:	e007      	b.n	800c214 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	695b      	ldr	r3, [r3, #20]
 800c20a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c20e:	2b40      	cmp	r3, #64	; 0x40
 800c210:	d1b5      	bne.n	800c17e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c212:	2300      	movs	r3, #0
}
 800c214:	4618      	mov	r0, r3
 800c216:	3710      	adds	r7, #16
 800c218:	46bd      	mov	sp, r7
 800c21a:	bd80      	pop	{r7, pc}

0800c21c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800c21c:	b480      	push	{r7}
 800c21e:	b083      	sub	sp, #12
 800c220:	af00      	add	r7, sp, #0
 800c222:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	695b      	ldr	r3, [r3, #20]
 800c22a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c22e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c232:	d11b      	bne.n	800c26c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800c23c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	2200      	movs	r2, #0
 800c242:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	2220      	movs	r2, #32
 800c248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2200      	movs	r2, #0
 800c250:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c258:	f043 0204 	orr.w	r2, r3, #4
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	2200      	movs	r2, #0
 800c264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800c268:	2301      	movs	r3, #1
 800c26a:	e000      	b.n	800c26e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800c26c:	2300      	movs	r3, #0
}
 800c26e:	4618      	mov	r0, r3
 800c270:	370c      	adds	r7, #12
 800c272:	46bd      	mov	sp, r7
 800c274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c278:	4770      	bx	lr
	...

0800c27c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b082      	sub	sp, #8
 800c280:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800c282:	2300      	movs	r3, #0
 800c284:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800c286:	2300      	movs	r3, #0
 800c288:	603b      	str	r3, [r7, #0]
 800c28a:	4b20      	ldr	r3, [pc, #128]	; (800c30c <HAL_PWREx_EnableOverDrive+0x90>)
 800c28c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c28e:	4a1f      	ldr	r2, [pc, #124]	; (800c30c <HAL_PWREx_EnableOverDrive+0x90>)
 800c290:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c294:	6413      	str	r3, [r2, #64]	; 0x40
 800c296:	4b1d      	ldr	r3, [pc, #116]	; (800c30c <HAL_PWREx_EnableOverDrive+0x90>)
 800c298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c29a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c29e:	603b      	str	r3, [r7, #0]
 800c2a0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800c2a2:	4b1b      	ldr	r3, [pc, #108]	; (800c310 <HAL_PWREx_EnableOverDrive+0x94>)
 800c2a4:	2201      	movs	r2, #1
 800c2a6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c2a8:	f7fd fda2 	bl	8009df0 <HAL_GetTick>
 800c2ac:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800c2ae:	e009      	b.n	800c2c4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800c2b0:	f7fd fd9e 	bl	8009df0 <HAL_GetTick>
 800c2b4:	4602      	mov	r2, r0
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	1ad3      	subs	r3, r2, r3
 800c2ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c2be:	d901      	bls.n	800c2c4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800c2c0:	2303      	movs	r3, #3
 800c2c2:	e01f      	b.n	800c304 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800c2c4:	4b13      	ldr	r3, [pc, #76]	; (800c314 <HAL_PWREx_EnableOverDrive+0x98>)
 800c2c6:	685b      	ldr	r3, [r3, #4]
 800c2c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c2cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c2d0:	d1ee      	bne.n	800c2b0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800c2d2:	4b11      	ldr	r3, [pc, #68]	; (800c318 <HAL_PWREx_EnableOverDrive+0x9c>)
 800c2d4:	2201      	movs	r2, #1
 800c2d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c2d8:	f7fd fd8a 	bl	8009df0 <HAL_GetTick>
 800c2dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800c2de:	e009      	b.n	800c2f4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800c2e0:	f7fd fd86 	bl	8009df0 <HAL_GetTick>
 800c2e4:	4602      	mov	r2, r0
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	1ad3      	subs	r3, r2, r3
 800c2ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c2ee:	d901      	bls.n	800c2f4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800c2f0:	2303      	movs	r3, #3
 800c2f2:	e007      	b.n	800c304 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800c2f4:	4b07      	ldr	r3, [pc, #28]	; (800c314 <HAL_PWREx_EnableOverDrive+0x98>)
 800c2f6:	685b      	ldr	r3, [r3, #4]
 800c2f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c2fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c300:	d1ee      	bne.n	800c2e0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800c302:	2300      	movs	r3, #0
}
 800c304:	4618      	mov	r0, r3
 800c306:	3708      	adds	r7, #8
 800c308:	46bd      	mov	sp, r7
 800c30a:	bd80      	pop	{r7, pc}
 800c30c:	40023800 	.word	0x40023800
 800c310:	420e0040 	.word	0x420e0040
 800c314:	40007000 	.word	0x40007000
 800c318:	420e0044 	.word	0x420e0044

0800c31c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b084      	sub	sp, #16
 800c320:	af00      	add	r7, sp, #0
 800c322:	6078      	str	r0, [r7, #4]
 800c324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d101      	bne.n	800c330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c32c:	2301      	movs	r3, #1
 800c32e:	e0cc      	b.n	800c4ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800c330:	4b68      	ldr	r3, [pc, #416]	; (800c4d4 <HAL_RCC_ClockConfig+0x1b8>)
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	f003 030f 	and.w	r3, r3, #15
 800c338:	683a      	ldr	r2, [r7, #0]
 800c33a:	429a      	cmp	r2, r3
 800c33c:	d90c      	bls.n	800c358 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c33e:	4b65      	ldr	r3, [pc, #404]	; (800c4d4 <HAL_RCC_ClockConfig+0x1b8>)
 800c340:	683a      	ldr	r2, [r7, #0]
 800c342:	b2d2      	uxtb	r2, r2
 800c344:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c346:	4b63      	ldr	r3, [pc, #396]	; (800c4d4 <HAL_RCC_ClockConfig+0x1b8>)
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f003 030f 	and.w	r3, r3, #15
 800c34e:	683a      	ldr	r2, [r7, #0]
 800c350:	429a      	cmp	r2, r3
 800c352:	d001      	beq.n	800c358 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800c354:	2301      	movs	r3, #1
 800c356:	e0b8      	b.n	800c4ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	f003 0302 	and.w	r3, r3, #2
 800c360:	2b00      	cmp	r3, #0
 800c362:	d020      	beq.n	800c3a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	f003 0304 	and.w	r3, r3, #4
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d005      	beq.n	800c37c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c370:	4b59      	ldr	r3, [pc, #356]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c372:	689b      	ldr	r3, [r3, #8]
 800c374:	4a58      	ldr	r2, [pc, #352]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c376:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800c37a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	f003 0308 	and.w	r3, r3, #8
 800c384:	2b00      	cmp	r3, #0
 800c386:	d005      	beq.n	800c394 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c388:	4b53      	ldr	r3, [pc, #332]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c38a:	689b      	ldr	r3, [r3, #8]
 800c38c:	4a52      	ldr	r2, [pc, #328]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c38e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800c392:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c394:	4b50      	ldr	r3, [pc, #320]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c396:	689b      	ldr	r3, [r3, #8]
 800c398:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	689b      	ldr	r3, [r3, #8]
 800c3a0:	494d      	ldr	r1, [pc, #308]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c3a2:	4313      	orrs	r3, r2
 800c3a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	f003 0301 	and.w	r3, r3, #1
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d044      	beq.n	800c43c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	685b      	ldr	r3, [r3, #4]
 800c3b6:	2b01      	cmp	r3, #1
 800c3b8:	d107      	bne.n	800c3ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c3ba:	4b47      	ldr	r3, [pc, #284]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d119      	bne.n	800c3fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c3c6:	2301      	movs	r3, #1
 800c3c8:	e07f      	b.n	800c4ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	685b      	ldr	r3, [r3, #4]
 800c3ce:	2b02      	cmp	r3, #2
 800c3d0:	d003      	beq.n	800c3da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c3d6:	2b03      	cmp	r3, #3
 800c3d8:	d107      	bne.n	800c3ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c3da:	4b3f      	ldr	r3, [pc, #252]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d109      	bne.n	800c3fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c3e6:	2301      	movs	r3, #1
 800c3e8:	e06f      	b.n	800c4ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c3ea:	4b3b      	ldr	r3, [pc, #236]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	f003 0302 	and.w	r3, r3, #2
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d101      	bne.n	800c3fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	e067      	b.n	800c4ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c3fa:	4b37      	ldr	r3, [pc, #220]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c3fc:	689b      	ldr	r3, [r3, #8]
 800c3fe:	f023 0203 	bic.w	r2, r3, #3
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	685b      	ldr	r3, [r3, #4]
 800c406:	4934      	ldr	r1, [pc, #208]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c408:	4313      	orrs	r3, r2
 800c40a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c40c:	f7fd fcf0 	bl	8009df0 <HAL_GetTick>
 800c410:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c412:	e00a      	b.n	800c42a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c414:	f7fd fcec 	bl	8009df0 <HAL_GetTick>
 800c418:	4602      	mov	r2, r0
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	1ad3      	subs	r3, r2, r3
 800c41e:	f241 3288 	movw	r2, #5000	; 0x1388
 800c422:	4293      	cmp	r3, r2
 800c424:	d901      	bls.n	800c42a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c426:	2303      	movs	r3, #3
 800c428:	e04f      	b.n	800c4ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c42a:	4b2b      	ldr	r3, [pc, #172]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c42c:	689b      	ldr	r3, [r3, #8]
 800c42e:	f003 020c 	and.w	r2, r3, #12
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	685b      	ldr	r3, [r3, #4]
 800c436:	009b      	lsls	r3, r3, #2
 800c438:	429a      	cmp	r2, r3
 800c43a:	d1eb      	bne.n	800c414 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c43c:	4b25      	ldr	r3, [pc, #148]	; (800c4d4 <HAL_RCC_ClockConfig+0x1b8>)
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	f003 030f 	and.w	r3, r3, #15
 800c444:	683a      	ldr	r2, [r7, #0]
 800c446:	429a      	cmp	r2, r3
 800c448:	d20c      	bcs.n	800c464 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c44a:	4b22      	ldr	r3, [pc, #136]	; (800c4d4 <HAL_RCC_ClockConfig+0x1b8>)
 800c44c:	683a      	ldr	r2, [r7, #0]
 800c44e:	b2d2      	uxtb	r2, r2
 800c450:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c452:	4b20      	ldr	r3, [pc, #128]	; (800c4d4 <HAL_RCC_ClockConfig+0x1b8>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f003 030f 	and.w	r3, r3, #15
 800c45a:	683a      	ldr	r2, [r7, #0]
 800c45c:	429a      	cmp	r2, r3
 800c45e:	d001      	beq.n	800c464 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c460:	2301      	movs	r3, #1
 800c462:	e032      	b.n	800c4ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	f003 0304 	and.w	r3, r3, #4
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d008      	beq.n	800c482 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c470:	4b19      	ldr	r3, [pc, #100]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c472:	689b      	ldr	r3, [r3, #8]
 800c474:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	68db      	ldr	r3, [r3, #12]
 800c47c:	4916      	ldr	r1, [pc, #88]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c47e:	4313      	orrs	r3, r2
 800c480:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	f003 0308 	and.w	r3, r3, #8
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d009      	beq.n	800c4a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c48e:	4b12      	ldr	r3, [pc, #72]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c490:	689b      	ldr	r3, [r3, #8]
 800c492:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	691b      	ldr	r3, [r3, #16]
 800c49a:	00db      	lsls	r3, r3, #3
 800c49c:	490e      	ldr	r1, [pc, #56]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c49e:	4313      	orrs	r3, r2
 800c4a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800c4a2:	f000 f821 	bl	800c4e8 <HAL_RCC_GetSysClockFreq>
 800c4a6:	4601      	mov	r1, r0
 800c4a8:	4b0b      	ldr	r3, [pc, #44]	; (800c4d8 <HAL_RCC_ClockConfig+0x1bc>)
 800c4aa:	689b      	ldr	r3, [r3, #8]
 800c4ac:	091b      	lsrs	r3, r3, #4
 800c4ae:	f003 030f 	and.w	r3, r3, #15
 800c4b2:	4a0a      	ldr	r2, [pc, #40]	; (800c4dc <HAL_RCC_ClockConfig+0x1c0>)
 800c4b4:	5cd3      	ldrb	r3, [r2, r3]
 800c4b6:	fa21 f303 	lsr.w	r3, r1, r3
 800c4ba:	4a09      	ldr	r2, [pc, #36]	; (800c4e0 <HAL_RCC_ClockConfig+0x1c4>)
 800c4bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800c4be:	4b09      	ldr	r3, [pc, #36]	; (800c4e4 <HAL_RCC_ClockConfig+0x1c8>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	f7fd fc50 	bl	8009d68 <HAL_InitTick>

  return HAL_OK;
 800c4c8:	2300      	movs	r3, #0
}
 800c4ca:	4618      	mov	r0, r3
 800c4cc:	3710      	adds	r7, #16
 800c4ce:	46bd      	mov	sp, r7
 800c4d0:	bd80      	pop	{r7, pc}
 800c4d2:	bf00      	nop
 800c4d4:	40023c00 	.word	0x40023c00
 800c4d8:	40023800 	.word	0x40023800
 800c4dc:	0801a0e8 	.word	0x0801a0e8
 800c4e0:	20000000 	.word	0x20000000
 800c4e4:	20000004 	.word	0x20000004

0800c4e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c4e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4ea:	b085      	sub	sp, #20
 800c4ec:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	607b      	str	r3, [r7, #4]
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	60fb      	str	r3, [r7, #12]
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c4fe:	4b63      	ldr	r3, [pc, #396]	; (800c68c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c500:	689b      	ldr	r3, [r3, #8]
 800c502:	f003 030c 	and.w	r3, r3, #12
 800c506:	2b04      	cmp	r3, #4
 800c508:	d007      	beq.n	800c51a <HAL_RCC_GetSysClockFreq+0x32>
 800c50a:	2b08      	cmp	r3, #8
 800c50c:	d008      	beq.n	800c520 <HAL_RCC_GetSysClockFreq+0x38>
 800c50e:	2b00      	cmp	r3, #0
 800c510:	f040 80b4 	bne.w	800c67c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c514:	4b5e      	ldr	r3, [pc, #376]	; (800c690 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c516:	60bb      	str	r3, [r7, #8]
       break;
 800c518:	e0b3      	b.n	800c682 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c51a:	4b5d      	ldr	r3, [pc, #372]	; (800c690 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c51c:	60bb      	str	r3, [r7, #8]
      break;
 800c51e:	e0b0      	b.n	800c682 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c520:	4b5a      	ldr	r3, [pc, #360]	; (800c68c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c522:	685b      	ldr	r3, [r3, #4]
 800c524:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c528:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c52a:	4b58      	ldr	r3, [pc, #352]	; (800c68c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c52c:	685b      	ldr	r3, [r3, #4]
 800c52e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c532:	2b00      	cmp	r3, #0
 800c534:	d04a      	beq.n	800c5cc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c536:	4b55      	ldr	r3, [pc, #340]	; (800c68c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c538:	685b      	ldr	r3, [r3, #4]
 800c53a:	099b      	lsrs	r3, r3, #6
 800c53c:	f04f 0400 	mov.w	r4, #0
 800c540:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c544:	f04f 0200 	mov.w	r2, #0
 800c548:	ea03 0501 	and.w	r5, r3, r1
 800c54c:	ea04 0602 	and.w	r6, r4, r2
 800c550:	4629      	mov	r1, r5
 800c552:	4632      	mov	r2, r6
 800c554:	f04f 0300 	mov.w	r3, #0
 800c558:	f04f 0400 	mov.w	r4, #0
 800c55c:	0154      	lsls	r4, r2, #5
 800c55e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c562:	014b      	lsls	r3, r1, #5
 800c564:	4619      	mov	r1, r3
 800c566:	4622      	mov	r2, r4
 800c568:	1b49      	subs	r1, r1, r5
 800c56a:	eb62 0206 	sbc.w	r2, r2, r6
 800c56e:	f04f 0300 	mov.w	r3, #0
 800c572:	f04f 0400 	mov.w	r4, #0
 800c576:	0194      	lsls	r4, r2, #6
 800c578:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c57c:	018b      	lsls	r3, r1, #6
 800c57e:	1a5b      	subs	r3, r3, r1
 800c580:	eb64 0402 	sbc.w	r4, r4, r2
 800c584:	f04f 0100 	mov.w	r1, #0
 800c588:	f04f 0200 	mov.w	r2, #0
 800c58c:	00e2      	lsls	r2, r4, #3
 800c58e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c592:	00d9      	lsls	r1, r3, #3
 800c594:	460b      	mov	r3, r1
 800c596:	4614      	mov	r4, r2
 800c598:	195b      	adds	r3, r3, r5
 800c59a:	eb44 0406 	adc.w	r4, r4, r6
 800c59e:	f04f 0100 	mov.w	r1, #0
 800c5a2:	f04f 0200 	mov.w	r2, #0
 800c5a6:	02a2      	lsls	r2, r4, #10
 800c5a8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c5ac:	0299      	lsls	r1, r3, #10
 800c5ae:	460b      	mov	r3, r1
 800c5b0:	4614      	mov	r4, r2
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	4621      	mov	r1, r4
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	f04f 0400 	mov.w	r4, #0
 800c5bc:	461a      	mov	r2, r3
 800c5be:	4623      	mov	r3, r4
 800c5c0:	f7f4 fb7a 	bl	8000cb8 <__aeabi_uldivmod>
 800c5c4:	4603      	mov	r3, r0
 800c5c6:	460c      	mov	r4, r1
 800c5c8:	60fb      	str	r3, [r7, #12]
 800c5ca:	e049      	b.n	800c660 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c5cc:	4b2f      	ldr	r3, [pc, #188]	; (800c68c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c5ce:	685b      	ldr	r3, [r3, #4]
 800c5d0:	099b      	lsrs	r3, r3, #6
 800c5d2:	f04f 0400 	mov.w	r4, #0
 800c5d6:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c5da:	f04f 0200 	mov.w	r2, #0
 800c5de:	ea03 0501 	and.w	r5, r3, r1
 800c5e2:	ea04 0602 	and.w	r6, r4, r2
 800c5e6:	4629      	mov	r1, r5
 800c5e8:	4632      	mov	r2, r6
 800c5ea:	f04f 0300 	mov.w	r3, #0
 800c5ee:	f04f 0400 	mov.w	r4, #0
 800c5f2:	0154      	lsls	r4, r2, #5
 800c5f4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c5f8:	014b      	lsls	r3, r1, #5
 800c5fa:	4619      	mov	r1, r3
 800c5fc:	4622      	mov	r2, r4
 800c5fe:	1b49      	subs	r1, r1, r5
 800c600:	eb62 0206 	sbc.w	r2, r2, r6
 800c604:	f04f 0300 	mov.w	r3, #0
 800c608:	f04f 0400 	mov.w	r4, #0
 800c60c:	0194      	lsls	r4, r2, #6
 800c60e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c612:	018b      	lsls	r3, r1, #6
 800c614:	1a5b      	subs	r3, r3, r1
 800c616:	eb64 0402 	sbc.w	r4, r4, r2
 800c61a:	f04f 0100 	mov.w	r1, #0
 800c61e:	f04f 0200 	mov.w	r2, #0
 800c622:	00e2      	lsls	r2, r4, #3
 800c624:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c628:	00d9      	lsls	r1, r3, #3
 800c62a:	460b      	mov	r3, r1
 800c62c:	4614      	mov	r4, r2
 800c62e:	195b      	adds	r3, r3, r5
 800c630:	eb44 0406 	adc.w	r4, r4, r6
 800c634:	f04f 0100 	mov.w	r1, #0
 800c638:	f04f 0200 	mov.w	r2, #0
 800c63c:	02a2      	lsls	r2, r4, #10
 800c63e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c642:	0299      	lsls	r1, r3, #10
 800c644:	460b      	mov	r3, r1
 800c646:	4614      	mov	r4, r2
 800c648:	4618      	mov	r0, r3
 800c64a:	4621      	mov	r1, r4
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	f04f 0400 	mov.w	r4, #0
 800c652:	461a      	mov	r2, r3
 800c654:	4623      	mov	r3, r4
 800c656:	f7f4 fb2f 	bl	8000cb8 <__aeabi_uldivmod>
 800c65a:	4603      	mov	r3, r0
 800c65c:	460c      	mov	r4, r1
 800c65e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c660:	4b0a      	ldr	r3, [pc, #40]	; (800c68c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c662:	685b      	ldr	r3, [r3, #4]
 800c664:	0c1b      	lsrs	r3, r3, #16
 800c666:	f003 0303 	and.w	r3, r3, #3
 800c66a:	3301      	adds	r3, #1
 800c66c:	005b      	lsls	r3, r3, #1
 800c66e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800c670:	68fa      	ldr	r2, [r7, #12]
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	fbb2 f3f3 	udiv	r3, r2, r3
 800c678:	60bb      	str	r3, [r7, #8]
      break;
 800c67a:	e002      	b.n	800c682 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c67c:	4b04      	ldr	r3, [pc, #16]	; (800c690 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c67e:	60bb      	str	r3, [r7, #8]
      break;
 800c680:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c682:	68bb      	ldr	r3, [r7, #8]
}
 800c684:	4618      	mov	r0, r3
 800c686:	3714      	adds	r7, #20
 800c688:	46bd      	mov	sp, r7
 800c68a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c68c:	40023800 	.word	0x40023800
 800c690:	00f42400 	.word	0x00f42400

0800c694 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c694:	b480      	push	{r7}
 800c696:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c698:	4b03      	ldr	r3, [pc, #12]	; (800c6a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800c69a:	681b      	ldr	r3, [r3, #0]
}
 800c69c:	4618      	mov	r0, r3
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a4:	4770      	bx	lr
 800c6a6:	bf00      	nop
 800c6a8:	20000000 	.word	0x20000000

0800c6ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800c6b0:	f7ff fff0 	bl	800c694 <HAL_RCC_GetHCLKFreq>
 800c6b4:	4601      	mov	r1, r0
 800c6b6:	4b05      	ldr	r3, [pc, #20]	; (800c6cc <HAL_RCC_GetPCLK1Freq+0x20>)
 800c6b8:	689b      	ldr	r3, [r3, #8]
 800c6ba:	0a9b      	lsrs	r3, r3, #10
 800c6bc:	f003 0307 	and.w	r3, r3, #7
 800c6c0:	4a03      	ldr	r2, [pc, #12]	; (800c6d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c6c2:	5cd3      	ldrb	r3, [r2, r3]
 800c6c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c6c8:	4618      	mov	r0, r3
 800c6ca:	bd80      	pop	{r7, pc}
 800c6cc:	40023800 	.word	0x40023800
 800c6d0:	0801a0f8 	.word	0x0801a0f8

0800c6d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800c6d8:	f7ff ffdc 	bl	800c694 <HAL_RCC_GetHCLKFreq>
 800c6dc:	4601      	mov	r1, r0
 800c6de:	4b05      	ldr	r3, [pc, #20]	; (800c6f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c6e0:	689b      	ldr	r3, [r3, #8]
 800c6e2:	0b5b      	lsrs	r3, r3, #13
 800c6e4:	f003 0307 	and.w	r3, r3, #7
 800c6e8:	4a03      	ldr	r2, [pc, #12]	; (800c6f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c6ea:	5cd3      	ldrb	r3, [r2, r3]
 800c6ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c6f0:	4618      	mov	r0, r3
 800c6f2:	bd80      	pop	{r7, pc}
 800c6f4:	40023800 	.word	0x40023800
 800c6f8:	0801a0f8 	.word	0x0801a0f8

0800c6fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c6fc:	b580      	push	{r7, lr}
 800c6fe:	b088      	sub	sp, #32
 800c700:	af00      	add	r7, sp, #0
 800c702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c704:	2300      	movs	r3, #0
 800c706:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800c708:	2300      	movs	r3, #0
 800c70a:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 800c70c:	2300      	movs	r3, #0
 800c70e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 800c710:	2300      	movs	r3, #0
 800c712:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800c714:	2300      	movs	r3, #0
 800c716:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c720:	2b00      	cmp	r3, #0
 800c722:	d00a      	beq.n	800c73a <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c724:	4b66      	ldr	r3, [pc, #408]	; (800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c726:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c72a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c732:	4963      	ldr	r1, [pc, #396]	; (800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c734:	4313      	orrs	r3, r2
 800c736:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c742:	2b00      	cmp	r3, #0
 800c744:	d00a      	beq.n	800c75c <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800c746:	4b5e      	ldr	r3, [pc, #376]	; (800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c748:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c74c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c754:	495a      	ldr	r1, [pc, #360]	; (800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c756:	4313      	orrs	r3, r2
 800c758:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	f003 0301 	and.w	r3, r3, #1
 800c764:	2b00      	cmp	r3, #0
 800c766:	d10b      	bne.n	800c780 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c770:	2b00      	cmp	r3, #0
 800c772:	d105      	bne.n	800c780 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d075      	beq.n	800c86c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c780:	4b50      	ldr	r3, [pc, #320]	; (800c8c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c782:	2200      	movs	r2, #0
 800c784:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c786:	f7fd fb33 	bl	8009df0 <HAL_GetTick>
 800c78a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c78c:	e008      	b.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c78e:	f7fd fb2f 	bl	8009df0 <HAL_GetTick>
 800c792:	4602      	mov	r2, r0
 800c794:	69fb      	ldr	r3, [r7, #28]
 800c796:	1ad3      	subs	r3, r2, r3
 800c798:	2b02      	cmp	r3, #2
 800c79a:	d901      	bls.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c79c:	2303      	movs	r3, #3
 800c79e:	e1dc      	b.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c7a0:	4b47      	ldr	r3, [pc, #284]	; (800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d1f0      	bne.n	800c78e <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	f003 0301 	and.w	r3, r3, #1
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d009      	beq.n	800c7cc <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	685b      	ldr	r3, [r3, #4]
 800c7bc:	019a      	lsls	r2, r3, #6
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	689b      	ldr	r3, [r3, #8]
 800c7c2:	071b      	lsls	r3, r3, #28
 800c7c4:	493e      	ldr	r1, [pc, #248]	; (800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c7c6:	4313      	orrs	r3, r2
 800c7c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	f003 0302 	and.w	r3, r3, #2
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d01f      	beq.n	800c818 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c7d8:	4b39      	ldr	r3, [pc, #228]	; (800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c7da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c7de:	0f1b      	lsrs	r3, r3, #28
 800c7e0:	f003 0307 	and.w	r3, r3, #7
 800c7e4:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	685b      	ldr	r3, [r3, #4]
 800c7ea:	019a      	lsls	r2, r3, #6
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	68db      	ldr	r3, [r3, #12]
 800c7f0:	061b      	lsls	r3, r3, #24
 800c7f2:	431a      	orrs	r2, r3
 800c7f4:	69bb      	ldr	r3, [r7, #24]
 800c7f6:	071b      	lsls	r3, r3, #28
 800c7f8:	4931      	ldr	r1, [pc, #196]	; (800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c7fa:	4313      	orrs	r3, r2
 800c7fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c800:	4b2f      	ldr	r3, [pc, #188]	; (800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c802:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c806:	f023 021f 	bic.w	r2, r3, #31
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	6a1b      	ldr	r3, [r3, #32]
 800c80e:	3b01      	subs	r3, #1
 800c810:	492b      	ldr	r1, [pc, #172]	; (800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c812:	4313      	orrs	r3, r2
 800c814:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c820:	2b00      	cmp	r3, #0
 800c822:	d00d      	beq.n	800c840 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	685b      	ldr	r3, [r3, #4]
 800c828:	019a      	lsls	r2, r3, #6
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	68db      	ldr	r3, [r3, #12]
 800c82e:	061b      	lsls	r3, r3, #24
 800c830:	431a      	orrs	r2, r3
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	689b      	ldr	r3, [r3, #8]
 800c836:	071b      	lsls	r3, r3, #28
 800c838:	4921      	ldr	r1, [pc, #132]	; (800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c83a:	4313      	orrs	r3, r2
 800c83c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c840:	4b20      	ldr	r3, [pc, #128]	; (800c8c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c842:	2201      	movs	r2, #1
 800c844:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c846:	f7fd fad3 	bl	8009df0 <HAL_GetTick>
 800c84a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c84c:	e008      	b.n	800c860 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c84e:	f7fd facf 	bl	8009df0 <HAL_GetTick>
 800c852:	4602      	mov	r2, r0
 800c854:	69fb      	ldr	r3, [r7, #28]
 800c856:	1ad3      	subs	r3, r2, r3
 800c858:	2b02      	cmp	r3, #2
 800c85a:	d901      	bls.n	800c860 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c85c:	2303      	movs	r3, #3
 800c85e:	e17c      	b.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c860:	4b17      	ldr	r3, [pc, #92]	; (800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d0f0      	beq.n	800c84e <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	f003 0304 	and.w	r3, r3, #4
 800c874:	2b00      	cmp	r3, #0
 800c876:	d112      	bne.n	800c89e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c880:	2b00      	cmp	r3, #0
 800c882:	d10c      	bne.n	800c89e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	f000 80ce 	beq.w	800ca2e <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800c896:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c89a:	f040 80c8 	bne.w	800ca2e <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800c89e:	4b0a      	ldr	r3, [pc, #40]	; (800c8c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c8a4:	f7fd faa4 	bl	8009df0 <HAL_GetTick>
 800c8a8:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c8aa:	e00f      	b.n	800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c8ac:	f7fd faa0 	bl	8009df0 <HAL_GetTick>
 800c8b0:	4602      	mov	r2, r0
 800c8b2:	69fb      	ldr	r3, [r7, #28]
 800c8b4:	1ad3      	subs	r3, r2, r3
 800c8b6:	2b02      	cmp	r3, #2
 800c8b8:	d908      	bls.n	800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c8ba:	2303      	movs	r3, #3
 800c8bc:	e14d      	b.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800c8be:	bf00      	nop
 800c8c0:	40023800 	.word	0x40023800
 800c8c4:	42470068 	.word	0x42470068
 800c8c8:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c8cc:	4ba5      	ldr	r3, [pc, #660]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c8d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c8d8:	d0e8      	beq.n	800c8ac <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	f003 0304 	and.w	r3, r3, #4
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d02e      	beq.n	800c944 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800c8e6:	4b9f      	ldr	r3, [pc, #636]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c8e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c8ec:	0c1b      	lsrs	r3, r3, #16
 800c8ee:	f003 0303 	and.w	r3, r3, #3
 800c8f2:	3301      	adds	r3, #1
 800c8f4:	005b      	lsls	r3, r3, #1
 800c8f6:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c8f8:	4b9a      	ldr	r3, [pc, #616]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c8fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c8fe:	0f1b      	lsrs	r3, r3, #28
 800c900:	f003 0307 	and.w	r3, r3, #7
 800c904:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	691b      	ldr	r3, [r3, #16]
 800c90a:	019a      	lsls	r2, r3, #6
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	085b      	lsrs	r3, r3, #1
 800c910:	3b01      	subs	r3, #1
 800c912:	041b      	lsls	r3, r3, #16
 800c914:	431a      	orrs	r2, r3
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	699b      	ldr	r3, [r3, #24]
 800c91a:	061b      	lsls	r3, r3, #24
 800c91c:	431a      	orrs	r2, r3
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	071b      	lsls	r3, r3, #28
 800c922:	4990      	ldr	r1, [pc, #576]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c924:	4313      	orrs	r3, r2
 800c926:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c92a:	4b8e      	ldr	r3, [pc, #568]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c92c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c930:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c938:	3b01      	subs	r3, #1
 800c93a:	021b      	lsls	r3, r3, #8
 800c93c:	4989      	ldr	r1, [pc, #548]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c93e:	4313      	orrs	r3, r2
 800c940:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	f003 0308 	and.w	r3, r3, #8
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d02c      	beq.n	800c9aa <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800c950:	4b84      	ldr	r3, [pc, #528]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c956:	0c1b      	lsrs	r3, r3, #16
 800c958:	f003 0303 	and.w	r3, r3, #3
 800c95c:	3301      	adds	r3, #1
 800c95e:	005b      	lsls	r3, r3, #1
 800c960:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c962:	4b80      	ldr	r3, [pc, #512]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c968:	0e1b      	lsrs	r3, r3, #24
 800c96a:	f003 030f 	and.w	r3, r3, #15
 800c96e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	691b      	ldr	r3, [r3, #16]
 800c974:	019a      	lsls	r2, r3, #6
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	085b      	lsrs	r3, r3, #1
 800c97a:	3b01      	subs	r3, #1
 800c97c:	041b      	lsls	r3, r3, #16
 800c97e:	431a      	orrs	r2, r3
 800c980:	693b      	ldr	r3, [r7, #16]
 800c982:	061b      	lsls	r3, r3, #24
 800c984:	431a      	orrs	r2, r3
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	69db      	ldr	r3, [r3, #28]
 800c98a:	071b      	lsls	r3, r3, #28
 800c98c:	4975      	ldr	r1, [pc, #468]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c98e:	4313      	orrs	r3, r2
 800c990:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c994:	4b73      	ldr	r3, [pc, #460]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c996:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c99a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9a2:	4970      	ldr	r1, [pc, #448]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c9a4:	4313      	orrs	r3, r2
 800c9a6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d024      	beq.n	800ca00 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800c9ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c9be:	d11f      	bne.n	800ca00 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c9c0:	4b68      	ldr	r3, [pc, #416]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c9c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c9c6:	0e1b      	lsrs	r3, r3, #24
 800c9c8:	f003 030f 	and.w	r3, r3, #15
 800c9cc:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c9ce:	4b65      	ldr	r3, [pc, #404]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c9d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c9d4:	0f1b      	lsrs	r3, r3, #28
 800c9d6:	f003 0307 	and.w	r3, r3, #7
 800c9da:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	691b      	ldr	r3, [r3, #16]
 800c9e0:	019a      	lsls	r2, r3, #6
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	695b      	ldr	r3, [r3, #20]
 800c9e6:	085b      	lsrs	r3, r3, #1
 800c9e8:	3b01      	subs	r3, #1
 800c9ea:	041b      	lsls	r3, r3, #16
 800c9ec:	431a      	orrs	r2, r3
 800c9ee:	693b      	ldr	r3, [r7, #16]
 800c9f0:	061b      	lsls	r3, r3, #24
 800c9f2:	431a      	orrs	r2, r3
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	071b      	lsls	r3, r3, #28
 800c9f8:	495a      	ldr	r1, [pc, #360]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c9fa:	4313      	orrs	r3, r2
 800c9fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800ca00:	4b59      	ldr	r3, [pc, #356]	; (800cb68 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800ca02:	2201      	movs	r2, #1
 800ca04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800ca06:	f7fd f9f3 	bl	8009df0 <HAL_GetTick>
 800ca0a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800ca0c:	e008      	b.n	800ca20 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800ca0e:	f7fd f9ef 	bl	8009df0 <HAL_GetTick>
 800ca12:	4602      	mov	r2, r0
 800ca14:	69fb      	ldr	r3, [r7, #28]
 800ca16:	1ad3      	subs	r3, r2, r3
 800ca18:	2b02      	cmp	r3, #2
 800ca1a:	d901      	bls.n	800ca20 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800ca1c:	2303      	movs	r3, #3
 800ca1e:	e09c      	b.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800ca20:	4b50      	ldr	r3, [pc, #320]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ca28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ca2c:	d1ef      	bne.n	800ca0e <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	f003 0320 	and.w	r3, r3, #32
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	f000 8083 	beq.w	800cb42 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	60bb      	str	r3, [r7, #8]
 800ca40:	4b48      	ldr	r3, [pc, #288]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ca42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca44:	4a47      	ldr	r2, [pc, #284]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ca46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ca4a:	6413      	str	r3, [r2, #64]	; 0x40
 800ca4c:	4b45      	ldr	r3, [pc, #276]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ca4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ca54:	60bb      	str	r3, [r7, #8]
 800ca56:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800ca58:	4b44      	ldr	r3, [pc, #272]	; (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	4a43      	ldr	r2, [pc, #268]	; (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800ca5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ca62:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ca64:	f7fd f9c4 	bl	8009df0 <HAL_GetTick>
 800ca68:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800ca6a:	e008      	b.n	800ca7e <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800ca6c:	f7fd f9c0 	bl	8009df0 <HAL_GetTick>
 800ca70:	4602      	mov	r2, r0
 800ca72:	69fb      	ldr	r3, [r7, #28]
 800ca74:	1ad3      	subs	r3, r2, r3
 800ca76:	2b02      	cmp	r3, #2
 800ca78:	d901      	bls.n	800ca7e <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800ca7a:	2303      	movs	r3, #3
 800ca7c:	e06d      	b.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800ca7e:	4b3b      	ldr	r3, [pc, #236]	; (800cb6c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d0f0      	beq.n	800ca6c <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800ca8a:	4b36      	ldr	r3, [pc, #216]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ca8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ca8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ca92:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800ca94:	69bb      	ldr	r3, [r7, #24]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d02f      	beq.n	800cafa <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800caa2:	69ba      	ldr	r2, [r7, #24]
 800caa4:	429a      	cmp	r2, r3
 800caa6:	d028      	beq.n	800cafa <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800caa8:	4b2e      	ldr	r3, [pc, #184]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800caaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800caac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cab0:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800cab2:	4b2f      	ldr	r3, [pc, #188]	; (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800cab4:	2201      	movs	r2, #1
 800cab6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800cab8:	4b2d      	ldr	r3, [pc, #180]	; (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800caba:	2200      	movs	r2, #0
 800cabc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800cabe:	4a29      	ldr	r2, [pc, #164]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cac0:	69bb      	ldr	r3, [r7, #24]
 800cac2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800cac4:	4b27      	ldr	r3, [pc, #156]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cac8:	f003 0301 	and.w	r3, r3, #1
 800cacc:	2b01      	cmp	r3, #1
 800cace:	d114      	bne.n	800cafa <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800cad0:	f7fd f98e 	bl	8009df0 <HAL_GetTick>
 800cad4:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cad6:	e00a      	b.n	800caee <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800cad8:	f7fd f98a 	bl	8009df0 <HAL_GetTick>
 800cadc:	4602      	mov	r2, r0
 800cade:	69fb      	ldr	r3, [r7, #28]
 800cae0:	1ad3      	subs	r3, r2, r3
 800cae2:	f241 3288 	movw	r2, #5000	; 0x1388
 800cae6:	4293      	cmp	r3, r2
 800cae8:	d901      	bls.n	800caee <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800caea:	2303      	movs	r3, #3
 800caec:	e035      	b.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800caee:	4b1d      	ldr	r3, [pc, #116]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800caf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800caf2:	f003 0302 	and.w	r3, r3, #2
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d0ee      	beq.n	800cad8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cafe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cb02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cb06:	d10d      	bne.n	800cb24 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800cb08:	4b16      	ldr	r3, [pc, #88]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cb0a:	689b      	ldr	r3, [r3, #8]
 800cb0c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb14:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800cb18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cb1c:	4911      	ldr	r1, [pc, #68]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cb1e:	4313      	orrs	r3, r2
 800cb20:	608b      	str	r3, [r1, #8]
 800cb22:	e005      	b.n	800cb30 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800cb24:	4b0f      	ldr	r3, [pc, #60]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cb26:	689b      	ldr	r3, [r3, #8]
 800cb28:	4a0e      	ldr	r2, [pc, #56]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cb2a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800cb2e:	6093      	str	r3, [r2, #8]
 800cb30:	4b0c      	ldr	r3, [pc, #48]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cb32:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cb3c:	4909      	ldr	r1, [pc, #36]	; (800cb64 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cb3e:	4313      	orrs	r3, r2
 800cb40:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	f003 0310 	and.w	r3, r3, #16
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d004      	beq.n	800cb58 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800cb54:	4b07      	ldr	r3, [pc, #28]	; (800cb74 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800cb56:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800cb58:	2300      	movs	r3, #0
}
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	3720      	adds	r7, #32
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	bd80      	pop	{r7, pc}
 800cb62:	bf00      	nop
 800cb64:	40023800 	.word	0x40023800
 800cb68:	42470070 	.word	0x42470070
 800cb6c:	40007000 	.word	0x40007000
 800cb70:	42470e40 	.word	0x42470e40
 800cb74:	424711e0 	.word	0x424711e0

0800cb78 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b086      	sub	sp, #24
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800cb80:	2300      	movs	r3, #0
 800cb82:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	f003 0301 	and.w	r3, r3, #1
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d075      	beq.n	800cc7c <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800cb90:	4ba2      	ldr	r3, [pc, #648]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cb92:	689b      	ldr	r3, [r3, #8]
 800cb94:	f003 030c 	and.w	r3, r3, #12
 800cb98:	2b04      	cmp	r3, #4
 800cb9a:	d00c      	beq.n	800cbb6 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cb9c:	4b9f      	ldr	r3, [pc, #636]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cb9e:	689b      	ldr	r3, [r3, #8]
 800cba0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800cba4:	2b08      	cmp	r3, #8
 800cba6:	d112      	bne.n	800cbce <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cba8:	4b9c      	ldr	r3, [pc, #624]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cbaa:	685b      	ldr	r3, [r3, #4]
 800cbac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cbb0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cbb4:	d10b      	bne.n	800cbce <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cbb6:	4b99      	ldr	r3, [pc, #612]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d05b      	beq.n	800cc7a <HAL_RCC_OscConfig+0x102>
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	685b      	ldr	r3, [r3, #4]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d157      	bne.n	800cc7a <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800cbca:	2301      	movs	r3, #1
 800cbcc:	e20b      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	685b      	ldr	r3, [r3, #4]
 800cbd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cbd6:	d106      	bne.n	800cbe6 <HAL_RCC_OscConfig+0x6e>
 800cbd8:	4b90      	ldr	r3, [pc, #576]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	4a8f      	ldr	r2, [pc, #572]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cbde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cbe2:	6013      	str	r3, [r2, #0]
 800cbe4:	e01d      	b.n	800cc22 <HAL_RCC_OscConfig+0xaa>
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	685b      	ldr	r3, [r3, #4]
 800cbea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cbee:	d10c      	bne.n	800cc0a <HAL_RCC_OscConfig+0x92>
 800cbf0:	4b8a      	ldr	r3, [pc, #552]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	4a89      	ldr	r2, [pc, #548]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cbf6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800cbfa:	6013      	str	r3, [r2, #0]
 800cbfc:	4b87      	ldr	r3, [pc, #540]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	4a86      	ldr	r2, [pc, #536]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cc02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cc06:	6013      	str	r3, [r2, #0]
 800cc08:	e00b      	b.n	800cc22 <HAL_RCC_OscConfig+0xaa>
 800cc0a:	4b84      	ldr	r3, [pc, #528]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	4a83      	ldr	r2, [pc, #524]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cc10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cc14:	6013      	str	r3, [r2, #0]
 800cc16:	4b81      	ldr	r3, [pc, #516]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	4a80      	ldr	r2, [pc, #512]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cc1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cc20:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	685b      	ldr	r3, [r3, #4]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d013      	beq.n	800cc52 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc2a:	f7fd f8e1 	bl	8009df0 <HAL_GetTick>
 800cc2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cc30:	e008      	b.n	800cc44 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800cc32:	f7fd f8dd 	bl	8009df0 <HAL_GetTick>
 800cc36:	4602      	mov	r2, r0
 800cc38:	693b      	ldr	r3, [r7, #16]
 800cc3a:	1ad3      	subs	r3, r2, r3
 800cc3c:	2b64      	cmp	r3, #100	; 0x64
 800cc3e:	d901      	bls.n	800cc44 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800cc40:	2303      	movs	r3, #3
 800cc42:	e1d0      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cc44:	4b75      	ldr	r3, [pc, #468]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d0f0      	beq.n	800cc32 <HAL_RCC_OscConfig+0xba>
 800cc50:	e014      	b.n	800cc7c <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc52:	f7fd f8cd 	bl	8009df0 <HAL_GetTick>
 800cc56:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cc58:	e008      	b.n	800cc6c <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800cc5a:	f7fd f8c9 	bl	8009df0 <HAL_GetTick>
 800cc5e:	4602      	mov	r2, r0
 800cc60:	693b      	ldr	r3, [r7, #16]
 800cc62:	1ad3      	subs	r3, r2, r3
 800cc64:	2b64      	cmp	r3, #100	; 0x64
 800cc66:	d901      	bls.n	800cc6c <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800cc68:	2303      	movs	r3, #3
 800cc6a:	e1bc      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cc6c:	4b6b      	ldr	r3, [pc, #428]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d1f0      	bne.n	800cc5a <HAL_RCC_OscConfig+0xe2>
 800cc78:	e000      	b.n	800cc7c <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cc7a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	f003 0302 	and.w	r3, r3, #2
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d063      	beq.n	800cd50 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800cc88:	4b64      	ldr	r3, [pc, #400]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cc8a:	689b      	ldr	r3, [r3, #8]
 800cc8c:	f003 030c 	and.w	r3, r3, #12
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d00b      	beq.n	800ccac <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cc94:	4b61      	ldr	r3, [pc, #388]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cc96:	689b      	ldr	r3, [r3, #8]
 800cc98:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800cc9c:	2b08      	cmp	r3, #8
 800cc9e:	d11c      	bne.n	800ccda <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cca0:	4b5e      	ldr	r3, [pc, #376]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cca2:	685b      	ldr	r3, [r3, #4]
 800cca4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d116      	bne.n	800ccda <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ccac:	4b5b      	ldr	r3, [pc, #364]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	f003 0302 	and.w	r3, r3, #2
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d005      	beq.n	800ccc4 <HAL_RCC_OscConfig+0x14c>
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	68db      	ldr	r3, [r3, #12]
 800ccbc:	2b01      	cmp	r3, #1
 800ccbe:	d001      	beq.n	800ccc4 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800ccc0:	2301      	movs	r3, #1
 800ccc2:	e190      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ccc4:	4b55      	ldr	r3, [pc, #340]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	691b      	ldr	r3, [r3, #16]
 800ccd0:	00db      	lsls	r3, r3, #3
 800ccd2:	4952      	ldr	r1, [pc, #328]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800ccd4:	4313      	orrs	r3, r2
 800ccd6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ccd8:	e03a      	b.n	800cd50 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	68db      	ldr	r3, [r3, #12]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d020      	beq.n	800cd24 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cce2:	4b4f      	ldr	r3, [pc, #316]	; (800ce20 <HAL_RCC_OscConfig+0x2a8>)
 800cce4:	2201      	movs	r2, #1
 800cce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cce8:	f7fd f882 	bl	8009df0 <HAL_GetTick>
 800ccec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ccee:	e008      	b.n	800cd02 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800ccf0:	f7fd f87e 	bl	8009df0 <HAL_GetTick>
 800ccf4:	4602      	mov	r2, r0
 800ccf6:	693b      	ldr	r3, [r7, #16]
 800ccf8:	1ad3      	subs	r3, r2, r3
 800ccfa:	2b02      	cmp	r3, #2
 800ccfc:	d901      	bls.n	800cd02 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800ccfe:	2303      	movs	r3, #3
 800cd00:	e171      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cd02:	4b46      	ldr	r3, [pc, #280]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	f003 0302 	and.w	r3, r3, #2
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d0f0      	beq.n	800ccf0 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cd0e:	4b43      	ldr	r3, [pc, #268]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	691b      	ldr	r3, [r3, #16]
 800cd1a:	00db      	lsls	r3, r3, #3
 800cd1c:	493f      	ldr	r1, [pc, #252]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cd1e:	4313      	orrs	r3, r2
 800cd20:	600b      	str	r3, [r1, #0]
 800cd22:	e015      	b.n	800cd50 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cd24:	4b3e      	ldr	r3, [pc, #248]	; (800ce20 <HAL_RCC_OscConfig+0x2a8>)
 800cd26:	2200      	movs	r2, #0
 800cd28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd2a:	f7fd f861 	bl	8009df0 <HAL_GetTick>
 800cd2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cd30:	e008      	b.n	800cd44 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800cd32:	f7fd f85d 	bl	8009df0 <HAL_GetTick>
 800cd36:	4602      	mov	r2, r0
 800cd38:	693b      	ldr	r3, [r7, #16]
 800cd3a:	1ad3      	subs	r3, r2, r3
 800cd3c:	2b02      	cmp	r3, #2
 800cd3e:	d901      	bls.n	800cd44 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800cd40:	2303      	movs	r3, #3
 800cd42:	e150      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cd44:	4b35      	ldr	r3, [pc, #212]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	f003 0302 	and.w	r3, r3, #2
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d1f0      	bne.n	800cd32 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	f003 0308 	and.w	r3, r3, #8
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d030      	beq.n	800cdbe <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	695b      	ldr	r3, [r3, #20]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d016      	beq.n	800cd92 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800cd64:	4b2f      	ldr	r3, [pc, #188]	; (800ce24 <HAL_RCC_OscConfig+0x2ac>)
 800cd66:	2201      	movs	r2, #1
 800cd68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cd6a:	f7fd f841 	bl	8009df0 <HAL_GetTick>
 800cd6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cd70:	e008      	b.n	800cd84 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800cd72:	f7fd f83d 	bl	8009df0 <HAL_GetTick>
 800cd76:	4602      	mov	r2, r0
 800cd78:	693b      	ldr	r3, [r7, #16]
 800cd7a:	1ad3      	subs	r3, r2, r3
 800cd7c:	2b02      	cmp	r3, #2
 800cd7e:	d901      	bls.n	800cd84 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800cd80:	2303      	movs	r3, #3
 800cd82:	e130      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cd84:	4b25      	ldr	r3, [pc, #148]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cd86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cd88:	f003 0302 	and.w	r3, r3, #2
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d0f0      	beq.n	800cd72 <HAL_RCC_OscConfig+0x1fa>
 800cd90:	e015      	b.n	800cdbe <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cd92:	4b24      	ldr	r3, [pc, #144]	; (800ce24 <HAL_RCC_OscConfig+0x2ac>)
 800cd94:	2200      	movs	r2, #0
 800cd96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cd98:	f7fd f82a 	bl	8009df0 <HAL_GetTick>
 800cd9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cd9e:	e008      	b.n	800cdb2 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800cda0:	f7fd f826 	bl	8009df0 <HAL_GetTick>
 800cda4:	4602      	mov	r2, r0
 800cda6:	693b      	ldr	r3, [r7, #16]
 800cda8:	1ad3      	subs	r3, r2, r3
 800cdaa:	2b02      	cmp	r3, #2
 800cdac:	d901      	bls.n	800cdb2 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800cdae:	2303      	movs	r3, #3
 800cdb0:	e119      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cdb2:	4b1a      	ldr	r3, [pc, #104]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cdb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cdb6:	f003 0302 	and.w	r3, r3, #2
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d1f0      	bne.n	800cda0 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	f003 0304 	and.w	r3, r3, #4
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	f000 809f 	beq.w	800cf0a <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cdcc:	2300      	movs	r3, #0
 800cdce:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cdd0:	4b12      	ldr	r3, [pc, #72]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cdd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cdd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d10f      	bne.n	800cdfc <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cddc:	2300      	movs	r3, #0
 800cdde:	60fb      	str	r3, [r7, #12]
 800cde0:	4b0e      	ldr	r3, [pc, #56]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cde2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cde4:	4a0d      	ldr	r2, [pc, #52]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cde6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cdea:	6413      	str	r3, [r2, #64]	; 0x40
 800cdec:	4b0b      	ldr	r3, [pc, #44]	; (800ce1c <HAL_RCC_OscConfig+0x2a4>)
 800cdee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cdf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cdf4:	60fb      	str	r3, [r7, #12]
 800cdf6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800cdf8:	2301      	movs	r3, #1
 800cdfa:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cdfc:	4b0a      	ldr	r3, [pc, #40]	; (800ce28 <HAL_RCC_OscConfig+0x2b0>)
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d120      	bne.n	800ce4a <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800ce08:	4b07      	ldr	r3, [pc, #28]	; (800ce28 <HAL_RCC_OscConfig+0x2b0>)
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	4a06      	ldr	r2, [pc, #24]	; (800ce28 <HAL_RCC_OscConfig+0x2b0>)
 800ce0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ce12:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ce14:	f7fc ffec 	bl	8009df0 <HAL_GetTick>
 800ce18:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ce1a:	e010      	b.n	800ce3e <HAL_RCC_OscConfig+0x2c6>
 800ce1c:	40023800 	.word	0x40023800
 800ce20:	42470000 	.word	0x42470000
 800ce24:	42470e80 	.word	0x42470e80
 800ce28:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ce2c:	f7fc ffe0 	bl	8009df0 <HAL_GetTick>
 800ce30:	4602      	mov	r2, r0
 800ce32:	693b      	ldr	r3, [r7, #16]
 800ce34:	1ad3      	subs	r3, r2, r3
 800ce36:	2b02      	cmp	r3, #2
 800ce38:	d901      	bls.n	800ce3e <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800ce3a:	2303      	movs	r3, #3
 800ce3c:	e0d3      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ce3e:	4b6c      	ldr	r3, [pc, #432]	; (800cff0 <HAL_RCC_OscConfig+0x478>)
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d0f0      	beq.n	800ce2c <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	689b      	ldr	r3, [r3, #8]
 800ce4e:	2b01      	cmp	r3, #1
 800ce50:	d106      	bne.n	800ce60 <HAL_RCC_OscConfig+0x2e8>
 800ce52:	4b68      	ldr	r3, [pc, #416]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800ce54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ce56:	4a67      	ldr	r2, [pc, #412]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800ce58:	f043 0301 	orr.w	r3, r3, #1
 800ce5c:	6713      	str	r3, [r2, #112]	; 0x70
 800ce5e:	e01c      	b.n	800ce9a <HAL_RCC_OscConfig+0x322>
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	689b      	ldr	r3, [r3, #8]
 800ce64:	2b05      	cmp	r3, #5
 800ce66:	d10c      	bne.n	800ce82 <HAL_RCC_OscConfig+0x30a>
 800ce68:	4b62      	ldr	r3, [pc, #392]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800ce6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ce6c:	4a61      	ldr	r2, [pc, #388]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800ce6e:	f043 0304 	orr.w	r3, r3, #4
 800ce72:	6713      	str	r3, [r2, #112]	; 0x70
 800ce74:	4b5f      	ldr	r3, [pc, #380]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800ce76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ce78:	4a5e      	ldr	r2, [pc, #376]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800ce7a:	f043 0301 	orr.w	r3, r3, #1
 800ce7e:	6713      	str	r3, [r2, #112]	; 0x70
 800ce80:	e00b      	b.n	800ce9a <HAL_RCC_OscConfig+0x322>
 800ce82:	4b5c      	ldr	r3, [pc, #368]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800ce84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ce86:	4a5b      	ldr	r2, [pc, #364]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800ce88:	f023 0301 	bic.w	r3, r3, #1
 800ce8c:	6713      	str	r3, [r2, #112]	; 0x70
 800ce8e:	4b59      	ldr	r3, [pc, #356]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800ce90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ce92:	4a58      	ldr	r2, [pc, #352]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800ce94:	f023 0304 	bic.w	r3, r3, #4
 800ce98:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	689b      	ldr	r3, [r3, #8]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d015      	beq.n	800cece <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cea2:	f7fc ffa5 	bl	8009df0 <HAL_GetTick>
 800cea6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cea8:	e00a      	b.n	800cec0 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ceaa:	f7fc ffa1 	bl	8009df0 <HAL_GetTick>
 800ceae:	4602      	mov	r2, r0
 800ceb0:	693b      	ldr	r3, [r7, #16]
 800ceb2:	1ad3      	subs	r3, r2, r3
 800ceb4:	f241 3288 	movw	r2, #5000	; 0x1388
 800ceb8:	4293      	cmp	r3, r2
 800ceba:	d901      	bls.n	800cec0 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800cebc:	2303      	movs	r3, #3
 800cebe:	e092      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cec0:	4b4c      	ldr	r3, [pc, #304]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800cec2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cec4:	f003 0302 	and.w	r3, r3, #2
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d0ee      	beq.n	800ceaa <HAL_RCC_OscConfig+0x332>
 800cecc:	e014      	b.n	800cef8 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cece:	f7fc ff8f 	bl	8009df0 <HAL_GetTick>
 800ced2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ced4:	e00a      	b.n	800ceec <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ced6:	f7fc ff8b 	bl	8009df0 <HAL_GetTick>
 800ceda:	4602      	mov	r2, r0
 800cedc:	693b      	ldr	r3, [r7, #16]
 800cede:	1ad3      	subs	r3, r2, r3
 800cee0:	f241 3288 	movw	r2, #5000	; 0x1388
 800cee4:	4293      	cmp	r3, r2
 800cee6:	d901      	bls.n	800ceec <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800cee8:	2303      	movs	r3, #3
 800ceea:	e07c      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ceec:	4b41      	ldr	r3, [pc, #260]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800ceee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cef0:	f003 0302 	and.w	r3, r3, #2
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d1ee      	bne.n	800ced6 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800cef8:	7dfb      	ldrb	r3, [r7, #23]
 800cefa:	2b01      	cmp	r3, #1
 800cefc:	d105      	bne.n	800cf0a <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cefe:	4b3d      	ldr	r3, [pc, #244]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800cf00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf02:	4a3c      	ldr	r2, [pc, #240]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800cf04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cf08:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	699b      	ldr	r3, [r3, #24]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d068      	beq.n	800cfe4 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800cf12:	4b38      	ldr	r3, [pc, #224]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800cf14:	689b      	ldr	r3, [r3, #8]
 800cf16:	f003 030c 	and.w	r3, r3, #12
 800cf1a:	2b08      	cmp	r3, #8
 800cf1c:	d060      	beq.n	800cfe0 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	699b      	ldr	r3, [r3, #24]
 800cf22:	2b02      	cmp	r3, #2
 800cf24:	d145      	bne.n	800cfb2 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cf26:	4b34      	ldr	r3, [pc, #208]	; (800cff8 <HAL_RCC_OscConfig+0x480>)
 800cf28:	2200      	movs	r2, #0
 800cf2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf2c:	f7fc ff60 	bl	8009df0 <HAL_GetTick>
 800cf30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cf32:	e008      	b.n	800cf46 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cf34:	f7fc ff5c 	bl	8009df0 <HAL_GetTick>
 800cf38:	4602      	mov	r2, r0
 800cf3a:	693b      	ldr	r3, [r7, #16]
 800cf3c:	1ad3      	subs	r3, r2, r3
 800cf3e:	2b02      	cmp	r3, #2
 800cf40:	d901      	bls.n	800cf46 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800cf42:	2303      	movs	r3, #3
 800cf44:	e04f      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cf46:	4b2b      	ldr	r3, [pc, #172]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d1f0      	bne.n	800cf34 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	69da      	ldr	r2, [r3, #28]
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	6a1b      	ldr	r3, [r3, #32]
 800cf5a:	431a      	orrs	r2, r3
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf60:	019b      	lsls	r3, r3, #6
 800cf62:	431a      	orrs	r2, r3
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf68:	085b      	lsrs	r3, r3, #1
 800cf6a:	3b01      	subs	r3, #1
 800cf6c:	041b      	lsls	r3, r3, #16
 800cf6e:	431a      	orrs	r2, r3
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf74:	061b      	lsls	r3, r3, #24
 800cf76:	431a      	orrs	r2, r3
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf7c:	071b      	lsls	r3, r3, #28
 800cf7e:	491d      	ldr	r1, [pc, #116]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800cf80:	4313      	orrs	r3, r2
 800cf82:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cf84:	4b1c      	ldr	r3, [pc, #112]	; (800cff8 <HAL_RCC_OscConfig+0x480>)
 800cf86:	2201      	movs	r2, #1
 800cf88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf8a:	f7fc ff31 	bl	8009df0 <HAL_GetTick>
 800cf8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cf90:	e008      	b.n	800cfa4 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cf92:	f7fc ff2d 	bl	8009df0 <HAL_GetTick>
 800cf96:	4602      	mov	r2, r0
 800cf98:	693b      	ldr	r3, [r7, #16]
 800cf9a:	1ad3      	subs	r3, r2, r3
 800cf9c:	2b02      	cmp	r3, #2
 800cf9e:	d901      	bls.n	800cfa4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800cfa0:	2303      	movs	r3, #3
 800cfa2:	e020      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cfa4:	4b13      	ldr	r3, [pc, #76]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d0f0      	beq.n	800cf92 <HAL_RCC_OscConfig+0x41a>
 800cfb0:	e018      	b.n	800cfe4 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cfb2:	4b11      	ldr	r3, [pc, #68]	; (800cff8 <HAL_RCC_OscConfig+0x480>)
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cfb8:	f7fc ff1a 	bl	8009df0 <HAL_GetTick>
 800cfbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cfbe:	e008      	b.n	800cfd2 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cfc0:	f7fc ff16 	bl	8009df0 <HAL_GetTick>
 800cfc4:	4602      	mov	r2, r0
 800cfc6:	693b      	ldr	r3, [r7, #16]
 800cfc8:	1ad3      	subs	r3, r2, r3
 800cfca:	2b02      	cmp	r3, #2
 800cfcc:	d901      	bls.n	800cfd2 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800cfce:	2303      	movs	r3, #3
 800cfd0:	e009      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cfd2:	4b08      	ldr	r3, [pc, #32]	; (800cff4 <HAL_RCC_OscConfig+0x47c>)
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d1f0      	bne.n	800cfc0 <HAL_RCC_OscConfig+0x448>
 800cfde:	e001      	b.n	800cfe4 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800cfe0:	2301      	movs	r3, #1
 800cfe2:	e000      	b.n	800cfe6 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800cfe4:	2300      	movs	r3, #0
}
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	3718      	adds	r7, #24
 800cfea:	46bd      	mov	sp, r7
 800cfec:	bd80      	pop	{r7, pc}
 800cfee:	bf00      	nop
 800cff0:	40007000 	.word	0x40007000
 800cff4:	40023800 	.word	0x40023800
 800cff8:	42470060 	.word	0x42470060

0800cffc <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b082      	sub	sp, #8
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d101      	bne.n	800d00e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800d00a:	2301      	movs	r3, #1
 800d00c:	e022      	b.n	800d054 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d014:	b2db      	uxtb	r3, r3
 800d016:	2b00      	cmp	r3, #0
 800d018:	d105      	bne.n	800d026 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	2200      	movs	r2, #0
 800d01e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800d020:	6878      	ldr	r0, [r7, #4]
 800d022:	f7fa f895 	bl	8007150 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2203      	movs	r2, #3
 800d02a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800d02e:	6878      	ldr	r0, [r7, #4]
 800d030:	f000 f814 	bl	800d05c <HAL_SD_InitCard>
 800d034:	4603      	mov	r3, r0
 800d036:	2b00      	cmp	r3, #0
 800d038:	d001      	beq.n	800d03e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800d03a:	2301      	movs	r3, #1
 800d03c:	e00a      	b.n	800d054 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	2200      	movs	r2, #0
 800d042:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2200      	movs	r2, #0
 800d048:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2201      	movs	r2, #1
 800d04e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800d052:	2300      	movs	r3, #0
}
 800d054:	4618      	mov	r0, r3
 800d056:	3708      	adds	r7, #8
 800d058:	46bd      	mov	sp, r7
 800d05a:	bd80      	pop	{r7, pc}

0800d05c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d05c:	b5b0      	push	{r4, r5, r7, lr}
 800d05e:	b08e      	sub	sp, #56	; 0x38
 800d060:	af04      	add	r7, sp, #16
 800d062:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800d064:	2300      	movs	r3, #0
 800d066:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800d068:	2300      	movs	r3, #0
 800d06a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800d06c:	2300      	movs	r3, #0
 800d06e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800d070:	2300      	movs	r3, #0
 800d072:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800d074:	2300      	movs	r3, #0
 800d076:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800d078:	2376      	movs	r3, #118	; 0x76
 800d07a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681d      	ldr	r5, [r3, #0]
 800d080:	466c      	mov	r4, sp
 800d082:	f107 0314 	add.w	r3, r7, #20
 800d086:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d08a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d08e:	f107 0308 	add.w	r3, r7, #8
 800d092:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d094:	4628      	mov	r0, r5
 800d096:	f003 fa87 	bl	80105a8 <SDIO_Init>
 800d09a:	4603      	mov	r3, r0
 800d09c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800d0a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d001      	beq.n	800d0ac <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800d0a8:	2301      	movs	r3, #1
 800d0aa:	e031      	b.n	800d110 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800d0ac:	4b1a      	ldr	r3, [pc, #104]	; (800d118 <HAL_SD_InitCard+0xbc>)
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	4618      	mov	r0, r3
 800d0b8:	f003 fabf 	bl	801063a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800d0bc:	4b16      	ldr	r3, [pc, #88]	; (800d118 <HAL_SD_InitCard+0xbc>)
 800d0be:	2201      	movs	r2, #1
 800d0c0:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d0c2:	6878      	ldr	r0, [r7, #4]
 800d0c4:	f000 ffc6 	bl	800e054 <SD_PowerON>
 800d0c8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d0ca:	6a3b      	ldr	r3, [r7, #32]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d00b      	beq.n	800d0e8 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	2201      	movs	r2, #1
 800d0d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d0dc:	6a3b      	ldr	r3, [r7, #32]
 800d0de:	431a      	orrs	r2, r3
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d0e4:	2301      	movs	r3, #1
 800d0e6:	e013      	b.n	800d110 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d0e8:	6878      	ldr	r0, [r7, #4]
 800d0ea:	f000 fee5 	bl	800deb8 <SD_InitCard>
 800d0ee:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d0f0:	6a3b      	ldr	r3, [r7, #32]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d00b      	beq.n	800d10e <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	2201      	movs	r2, #1
 800d0fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d102:	6a3b      	ldr	r3, [r7, #32]
 800d104:	431a      	orrs	r2, r3
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d10a:	2301      	movs	r3, #1
 800d10c:	e000      	b.n	800d110 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800d10e:	2300      	movs	r3, #0
}
 800d110:	4618      	mov	r0, r3
 800d112:	3728      	adds	r7, #40	; 0x28
 800d114:	46bd      	mov	sp, r7
 800d116:	bdb0      	pop	{r4, r5, r7, pc}
 800d118:	422580a0 	.word	0x422580a0

0800d11c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b08c      	sub	sp, #48	; 0x30
 800d120:	af00      	add	r7, sp, #0
 800d122:	60f8      	str	r0, [r7, #12]
 800d124:	60b9      	str	r1, [r7, #8]
 800d126:	607a      	str	r2, [r7, #4]
 800d128:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800d12e:	68bb      	ldr	r3, [r7, #8]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d107      	bne.n	800d144 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d138:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d140:	2301      	movs	r3, #1
 800d142:	e0c7      	b.n	800d2d4 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d14a:	b2db      	uxtb	r3, r3
 800d14c:	2b01      	cmp	r3, #1
 800d14e:	f040 80c0 	bne.w	800d2d2 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	2200      	movs	r2, #0
 800d156:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d158:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d15a:	683b      	ldr	r3, [r7, #0]
 800d15c:	441a      	add	r2, r3
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d162:	429a      	cmp	r2, r3
 800d164:	d907      	bls.n	800d176 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d16a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800d172:	2301      	movs	r3, #1
 800d174:	e0ae      	b.n	800d2d4 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	2203      	movs	r2, #3
 800d17a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	2200      	movs	r2, #0
 800d184:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800d194:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d19a:	4a50      	ldr	r2, [pc, #320]	; (800d2dc <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800d19c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1a2:	4a4f      	ldr	r2, [pc, #316]	; (800d2e0 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800d1a4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	3380      	adds	r3, #128	; 0x80
 800d1b8:	4619      	mov	r1, r3
 800d1ba:	68ba      	ldr	r2, [r7, #8]
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	025b      	lsls	r3, r3, #9
 800d1c0:	089b      	lsrs	r3, r3, #2
 800d1c2:	f7fd fc07 	bl	800a9d4 <HAL_DMA_Start_IT>
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d017      	beq.n	800d1fc <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800d1da:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	4a40      	ldr	r2, [pc, #256]	; (800d2e4 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800d1e2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1e8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	2201      	movs	r2, #1
 800d1f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d1f8:	2301      	movs	r3, #1
 800d1fa:	e06b      	b.n	800d2d4 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800d1fc:	4b3a      	ldr	r3, [pc, #232]	; (800d2e8 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800d1fe:	2201      	movs	r2, #1
 800d200:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d206:	2b01      	cmp	r3, #1
 800d208:	d002      	beq.n	800d210 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800d20a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d20c:	025b      	lsls	r3, r3, #9
 800d20e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d218:	4618      	mov	r0, r3
 800d21a:	f003 faa1 	bl	8010760 <SDMMC_CmdBlockLength>
 800d21e:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800d220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d222:	2b00      	cmp	r3, #0
 800d224:	d00f      	beq.n	800d246 <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	4a2e      	ldr	r2, [pc, #184]	; (800d2e4 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800d22c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d234:	431a      	orrs	r2, r3
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	2201      	movs	r2, #1
 800d23e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800d242:	2301      	movs	r3, #1
 800d244:	e046      	b.n	800d2d4 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d246:	f04f 33ff 	mov.w	r3, #4294967295
 800d24a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d24c:	683b      	ldr	r3, [r7, #0]
 800d24e:	025b      	lsls	r3, r3, #9
 800d250:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800d252:	2390      	movs	r3, #144	; 0x90
 800d254:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800d256:	2302      	movs	r3, #2
 800d258:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800d25a:	2300      	movs	r3, #0
 800d25c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800d25e:	2301      	movs	r3, #1
 800d260:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	f107 0210 	add.w	r2, r7, #16
 800d26a:	4611      	mov	r1, r2
 800d26c:	4618      	mov	r0, r3
 800d26e:	f003 fa4b 	bl	8010708 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	2b01      	cmp	r3, #1
 800d276:	d90a      	bls.n	800d28e <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	2282      	movs	r2, #130	; 0x82
 800d27c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d284:	4618      	mov	r0, r3
 800d286:	f003 faaf 	bl	80107e8 <SDMMC_CmdReadMultiBlock>
 800d28a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d28c:	e009      	b.n	800d2a2 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	2281      	movs	r2, #129	; 0x81
 800d292:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d29a:	4618      	mov	r0, r3
 800d29c:	f003 fa82 	bl	80107a4 <SDMMC_CmdReadSingleBlock>
 800d2a0:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800d2a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d012      	beq.n	800d2ce <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	4a0d      	ldr	r2, [pc, #52]	; (800d2e4 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800d2ae:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d2b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2b6:	431a      	orrs	r2, r3
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	2201      	movs	r2, #1
 800d2c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	2200      	movs	r2, #0
 800d2c8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	e002      	b.n	800d2d4 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	e000      	b.n	800d2d4 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800d2d2:	2302      	movs	r3, #2
  }
}
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	3730      	adds	r7, #48	; 0x30
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	bd80      	pop	{r7, pc}
 800d2dc:	0800dcc7 	.word	0x0800dcc7
 800d2e0:	0800dd39 	.word	0x0800dd39
 800d2e4:	004005ff 	.word	0x004005ff
 800d2e8:	4225858c 	.word	0x4225858c

0800d2ec <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800d2ec:	b580      	push	{r7, lr}
 800d2ee:	b08c      	sub	sp, #48	; 0x30
 800d2f0:	af00      	add	r7, sp, #0
 800d2f2:	60f8      	str	r0, [r7, #12]
 800d2f4:	60b9      	str	r1, [r7, #8]
 800d2f6:	607a      	str	r2, [r7, #4]
 800d2f8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800d2fe:	68bb      	ldr	r3, [r7, #8]
 800d300:	2b00      	cmp	r3, #0
 800d302:	d107      	bne.n	800d314 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d308:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d310:	2301      	movs	r3, #1
 800d312:	e0ca      	b.n	800d4aa <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d31a:	b2db      	uxtb	r3, r3
 800d31c:	2b01      	cmp	r3, #1
 800d31e:	f040 80c3 	bne.w	800d4a8 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	2200      	movs	r2, #0
 800d326:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d328:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	441a      	add	r2, r3
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d332:	429a      	cmp	r2, r3
 800d334:	d907      	bls.n	800d346 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d33a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800d342:	2301      	movs	r3, #1
 800d344:	e0b1      	b.n	800d4aa <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	2203      	movs	r2, #3
 800d34a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	2200      	movs	r2, #0
 800d354:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	f042 021a 	orr.w	r2, r2, #26
 800d364:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d36a:	4a52      	ldr	r2, [pc, #328]	; (800d4b4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800d36c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d372:	4a51      	ldr	r2, [pc, #324]	; (800d4b8 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800d374:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d37a:	2200      	movs	r2, #0
 800d37c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d382:	2b01      	cmp	r3, #1
 800d384:	d002      	beq.n	800d38c <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800d386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d388:	025b      	lsls	r3, r3, #9
 800d38a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d394:	4618      	mov	r0, r3
 800d396:	f003 f9e3 	bl	8010760 <SDMMC_CmdBlockLength>
 800d39a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d39c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d00f      	beq.n	800d3c2 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	4a45      	ldr	r2, [pc, #276]	; (800d4bc <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d3a8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d3ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3b0:	431a      	orrs	r2, r3
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	2201      	movs	r2, #1
 800d3ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d3be:	2301      	movs	r3, #1
 800d3c0:	e073      	b.n	800d4aa <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800d3c2:	683b      	ldr	r3, [r7, #0]
 800d3c4:	2b01      	cmp	r3, #1
 800d3c6:	d90a      	bls.n	800d3de <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	22a0      	movs	r2, #160	; 0xa0
 800d3cc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	f003 fa4b 	bl	8010870 <SDMMC_CmdWriteMultiBlock>
 800d3da:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d3dc:	e009      	b.n	800d3f2 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	2290      	movs	r2, #144	; 0x90
 800d3e2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	f003 fa1e 	bl	801082c <SDMMC_CmdWriteSingleBlock>
 800d3f0:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800d3f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d012      	beq.n	800d41e <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	4a2f      	ldr	r2, [pc, #188]	; (800d4bc <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d3fe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d406:	431a      	orrs	r2, r3
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	2201      	movs	r2, #1
 800d410:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	2200      	movs	r2, #0
 800d418:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d41a:	2301      	movs	r3, #1
 800d41c:	e045      	b.n	800d4aa <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800d41e:	4b28      	ldr	r3, [pc, #160]	; (800d4c0 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800d420:	2201      	movs	r2, #1
 800d422:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800d428:	68b9      	ldr	r1, [r7, #8]
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	3380      	adds	r3, #128	; 0x80
 800d430:	461a      	mov	r2, r3
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	025b      	lsls	r3, r3, #9
 800d436:	089b      	lsrs	r3, r3, #2
 800d438:	f7fd facc 	bl	800a9d4 <HAL_DMA_Start_IT>
 800d43c:	4603      	mov	r3, r0
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d01a      	beq.n	800d478 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	f022 021a 	bic.w	r2, r2, #26
 800d450:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	4a19      	ldr	r2, [pc, #100]	; (800d4bc <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d458:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d45e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	2201      	movs	r2, #1
 800d46a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	2200      	movs	r2, #0
 800d472:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d474:	2301      	movs	r3, #1
 800d476:	e018      	b.n	800d4aa <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d478:	f04f 33ff 	mov.w	r3, #4294967295
 800d47c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	025b      	lsls	r3, r3, #9
 800d482:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800d484:	2390      	movs	r3, #144	; 0x90
 800d486:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800d488:	2300      	movs	r3, #0
 800d48a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800d48c:	2300      	movs	r3, #0
 800d48e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800d490:	2301      	movs	r3, #1
 800d492:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	f107 0210 	add.w	r2, r7, #16
 800d49c:	4611      	mov	r1, r2
 800d49e:	4618      	mov	r0, r3
 800d4a0:	f003 f932 	bl	8010708 <SDIO_ConfigData>

      return HAL_OK;
 800d4a4:	2300      	movs	r3, #0
 800d4a6:	e000      	b.n	800d4aa <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800d4a8:	2302      	movs	r3, #2
  }
}
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	3730      	adds	r7, #48	; 0x30
 800d4ae:	46bd      	mov	sp, r7
 800d4b0:	bd80      	pop	{r7, pc}
 800d4b2:	bf00      	nop
 800d4b4:	0800dc9d 	.word	0x0800dc9d
 800d4b8:	0800dd39 	.word	0x0800dd39
 800d4bc:	004005ff 	.word	0x004005ff
 800d4c0:	4225858c 	.word	0x4225858c

0800d4c4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800d4c4:	b580      	push	{r7, lr}
 800d4c6:	b084      	sub	sp, #16
 800d4c8:	af00      	add	r7, sp, #0
 800d4ca:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4d0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d008      	beq.n	800d4f2 <HAL_SD_IRQHandler+0x2e>
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	f003 0308 	and.w	r3, r3, #8
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d003      	beq.n	800d4f2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800d4ea:	6878      	ldr	r0, [r7, #4]
 800d4ec:	f000 ffc8 	bl	800e480 <SD_Read_IT>
 800d4f0:	e155      	b.n	800d79e <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	f000 808f 	beq.w	800d620 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d50a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d512:	687a      	ldr	r2, [r7, #4]
 800d514:	6812      	ldr	r2, [r2, #0]
 800d516:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800d51a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800d51e:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	f022 0201 	bic.w	r2, r2, #1
 800d52e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	f003 0308 	and.w	r3, r3, #8
 800d536:	2b00      	cmp	r3, #0
 800d538:	d039      	beq.n	800d5ae <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	f003 0302 	and.w	r3, r3, #2
 800d540:	2b00      	cmp	r3, #0
 800d542:	d104      	bne.n	800d54e <HAL_SD_IRQHandler+0x8a>
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	f003 0320 	and.w	r3, r3, #32
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d011      	beq.n	800d572 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	4618      	mov	r0, r3
 800d554:	f003 f9ae 	bl	80108b4 <SDMMC_CmdStopTransfer>
 800d558:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d55a:	68bb      	ldr	r3, [r7, #8]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d008      	beq.n	800d572 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d564:	68bb      	ldr	r3, [r7, #8]
 800d566:	431a      	orrs	r2, r3
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800d56c:	6878      	ldr	r0, [r7, #4]
 800d56e:	f000 f91f 	bl	800d7b0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	f240 523a 	movw	r2, #1338	; 0x53a
 800d57a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	2201      	movs	r2, #1
 800d580:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	2200      	movs	r2, #0
 800d588:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	f003 0301 	and.w	r3, r3, #1
 800d590:	2b00      	cmp	r3, #0
 800d592:	d104      	bne.n	800d59e <HAL_SD_IRQHandler+0xda>
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	f003 0302 	and.w	r3, r3, #2
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d003      	beq.n	800d5a6 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800d59e:	6878      	ldr	r0, [r7, #4]
 800d5a0:	f003 fe04 	bl	80111ac <HAL_SD_RxCpltCallback>
 800d5a4:	e0fb      	b.n	800d79e <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800d5a6:	6878      	ldr	r0, [r7, #4]
 800d5a8:	f003 fdf6 	bl	8011198 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d5ac:	e0f7      	b.n	800d79e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	f000 80f2 	beq.w	800d79e <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	f003 0320 	and.w	r3, r3, #32
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d011      	beq.n	800d5e8 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	f003 f973 	bl	80108b4 <SDMMC_CmdStopTransfer>
 800d5ce:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d5d0:	68bb      	ldr	r3, [r7, #8]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d008      	beq.n	800d5e8 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d5da:	68bb      	ldr	r3, [r7, #8]
 800d5dc:	431a      	orrs	r2, r3
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800d5e2:	6878      	ldr	r0, [r7, #4]
 800d5e4:	f000 f8e4 	bl	800d7b0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	f003 0301 	and.w	r3, r3, #1
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	f040 80d5 	bne.w	800d79e <HAL_SD_IRQHandler+0x2da>
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	f003 0302 	and.w	r3, r3, #2
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	f040 80cf 	bne.w	800d79e <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f022 0208 	bic.w	r2, r2, #8
 800d60e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	2201      	movs	r2, #1
 800d614:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800d618:	6878      	ldr	r0, [r7, #4]
 800d61a:	f003 fdbd 	bl	8011198 <HAL_SD_TxCpltCallback>
}
 800d61e:	e0be      	b.n	800d79e <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d626:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d008      	beq.n	800d640 <HAL_SD_IRQHandler+0x17c>
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	f003 0308 	and.w	r3, r3, #8
 800d634:	2b00      	cmp	r3, #0
 800d636:	d003      	beq.n	800d640 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800d638:	6878      	ldr	r0, [r7, #4]
 800d63a:	f000 ff72 	bl	800e522 <SD_Write_IT>
 800d63e:	e0ae      	b.n	800d79e <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d646:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	f000 80a7 	beq.w	800d79e <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d656:	f003 0302 	and.w	r3, r3, #2
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d005      	beq.n	800d66a <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d662:	f043 0202 	orr.w	r2, r3, #2
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d670:	f003 0308 	and.w	r3, r3, #8
 800d674:	2b00      	cmp	r3, #0
 800d676:	d005      	beq.n	800d684 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d67c:	f043 0208 	orr.w	r2, r3, #8
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d68a:	f003 0320 	and.w	r3, r3, #32
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d005      	beq.n	800d69e <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d696:	f043 0220 	orr.w	r2, r3, #32
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6a4:	f003 0310 	and.w	r3, r3, #16
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d005      	beq.n	800d6b8 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6b0:	f043 0210 	orr.w	r2, r3, #16
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	f240 523a 	movw	r2, #1338	; 0x53a
 800d6c0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d6d0:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	f003 f8ec 	bl	80108b4 <SDMMC_CmdStopTransfer>
 800d6dc:	4602      	mov	r2, r0
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6e2:	431a      	orrs	r2, r3
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	f003 0308 	and.w	r3, r3, #8
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d00a      	beq.n	800d708 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	2201      	movs	r2, #1
 800d6f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800d700:	6878      	ldr	r0, [r7, #4]
 800d702:	f000 f855 	bl	800d7b0 <HAL_SD_ErrorCallback>
}
 800d706:	e04a      	b.n	800d79e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d045      	beq.n	800d79e <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	f003 0310 	and.w	r3, r3, #16
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d104      	bne.n	800d726 <HAL_SD_IRQHandler+0x262>
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	f003 0320 	and.w	r3, r3, #32
 800d722:	2b00      	cmp	r3, #0
 800d724:	d011      	beq.n	800d74a <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d72a:	4a1f      	ldr	r2, [pc, #124]	; (800d7a8 <HAL_SD_IRQHandler+0x2e4>)
 800d72c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d732:	4618      	mov	r0, r3
 800d734:	f7fd f9a6 	bl	800aa84 <HAL_DMA_Abort_IT>
 800d738:	4603      	mov	r3, r0
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d02f      	beq.n	800d79e <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d742:	4618      	mov	r0, r3
 800d744:	f000 fb4a 	bl	800dddc <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d748:	e029      	b.n	800d79e <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	f003 0301 	and.w	r3, r3, #1
 800d750:	2b00      	cmp	r3, #0
 800d752:	d104      	bne.n	800d75e <HAL_SD_IRQHandler+0x29a>
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	f003 0302 	and.w	r3, r3, #2
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d011      	beq.n	800d782 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d762:	4a12      	ldr	r2, [pc, #72]	; (800d7ac <HAL_SD_IRQHandler+0x2e8>)
 800d764:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d76a:	4618      	mov	r0, r3
 800d76c:	f7fd f98a 	bl	800aa84 <HAL_DMA_Abort_IT>
 800d770:	4603      	mov	r3, r0
 800d772:	2b00      	cmp	r3, #0
 800d774:	d013      	beq.n	800d79e <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d77a:	4618      	mov	r0, r3
 800d77c:	f000 fb65 	bl	800de4a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d780:	e00d      	b.n	800d79e <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	2200      	movs	r2, #0
 800d786:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	2201      	movs	r2, #1
 800d78c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	2200      	movs	r2, #0
 800d794:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800d796:	6878      	ldr	r0, [r7, #4]
 800d798:	f003 fcf4 	bl	8011184 <HAL_SD_AbortCallback>
}
 800d79c:	e7ff      	b.n	800d79e <HAL_SD_IRQHandler+0x2da>
 800d79e:	bf00      	nop
 800d7a0:	3710      	adds	r7, #16
 800d7a2:	46bd      	mov	sp, r7
 800d7a4:	bd80      	pop	{r7, pc}
 800d7a6:	bf00      	nop
 800d7a8:	0800dddd 	.word	0x0800dddd
 800d7ac:	0800de4b 	.word	0x0800de4b

0800d7b0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d7b0:	b480      	push	{r7}
 800d7b2:	b083      	sub	sp, #12
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d7b8:	bf00      	nop
 800d7ba:	370c      	adds	r7, #12
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c2:	4770      	bx	lr

0800d7c4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d7c4:	b480      	push	{r7}
 800d7c6:	b083      	sub	sp, #12
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
 800d7cc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d7d2:	0f9b      	lsrs	r3, r3, #30
 800d7d4:	b2da      	uxtb	r2, r3
 800d7d6:	683b      	ldr	r3, [r7, #0]
 800d7d8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d7de:	0e9b      	lsrs	r3, r3, #26
 800d7e0:	b2db      	uxtb	r3, r3
 800d7e2:	f003 030f 	and.w	r3, r3, #15
 800d7e6:	b2da      	uxtb	r2, r3
 800d7e8:	683b      	ldr	r3, [r7, #0]
 800d7ea:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d7f0:	0e1b      	lsrs	r3, r3, #24
 800d7f2:	b2db      	uxtb	r3, r3
 800d7f4:	f003 0303 	and.w	r3, r3, #3
 800d7f8:	b2da      	uxtb	r2, r3
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d802:	0c1b      	lsrs	r3, r3, #16
 800d804:	b2da      	uxtb	r2, r3
 800d806:	683b      	ldr	r3, [r7, #0]
 800d808:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d80e:	0a1b      	lsrs	r3, r3, #8
 800d810:	b2da      	uxtb	r2, r3
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d81a:	b2da      	uxtb	r2, r3
 800d81c:	683b      	ldr	r3, [r7, #0]
 800d81e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d824:	0d1b      	lsrs	r3, r3, #20
 800d826:	b29a      	uxth	r2, r3
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d830:	0c1b      	lsrs	r3, r3, #16
 800d832:	b2db      	uxtb	r3, r3
 800d834:	f003 030f 	and.w	r3, r3, #15
 800d838:	b2da      	uxtb	r2, r3
 800d83a:	683b      	ldr	r3, [r7, #0]
 800d83c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d842:	0bdb      	lsrs	r3, r3, #15
 800d844:	b2db      	uxtb	r3, r3
 800d846:	f003 0301 	and.w	r3, r3, #1
 800d84a:	b2da      	uxtb	r2, r3
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d854:	0b9b      	lsrs	r3, r3, #14
 800d856:	b2db      	uxtb	r3, r3
 800d858:	f003 0301 	and.w	r3, r3, #1
 800d85c:	b2da      	uxtb	r2, r3
 800d85e:	683b      	ldr	r3, [r7, #0]
 800d860:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d866:	0b5b      	lsrs	r3, r3, #13
 800d868:	b2db      	uxtb	r3, r3
 800d86a:	f003 0301 	and.w	r3, r3, #1
 800d86e:	b2da      	uxtb	r2, r3
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d878:	0b1b      	lsrs	r3, r3, #12
 800d87a:	b2db      	uxtb	r3, r3
 800d87c:	f003 0301 	and.w	r3, r3, #1
 800d880:	b2da      	uxtb	r2, r3
 800d882:	683b      	ldr	r3, [r7, #0]
 800d884:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	2200      	movs	r2, #0
 800d88a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d890:	2b00      	cmp	r3, #0
 800d892:	d163      	bne.n	800d95c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d898:	009a      	lsls	r2, r3, #2
 800d89a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d89e:	4013      	ands	r3, r2
 800d8a0:	687a      	ldr	r2, [r7, #4]
 800d8a2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800d8a4:	0f92      	lsrs	r2, r2, #30
 800d8a6:	431a      	orrs	r2, r3
 800d8a8:	683b      	ldr	r3, [r7, #0]
 800d8aa:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d8b0:	0edb      	lsrs	r3, r3, #27
 800d8b2:	b2db      	uxtb	r3, r3
 800d8b4:	f003 0307 	and.w	r3, r3, #7
 800d8b8:	b2da      	uxtb	r2, r3
 800d8ba:	683b      	ldr	r3, [r7, #0]
 800d8bc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d8c2:	0e1b      	lsrs	r3, r3, #24
 800d8c4:	b2db      	uxtb	r3, r3
 800d8c6:	f003 0307 	and.w	r3, r3, #7
 800d8ca:	b2da      	uxtb	r2, r3
 800d8cc:	683b      	ldr	r3, [r7, #0]
 800d8ce:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d8d4:	0d5b      	lsrs	r3, r3, #21
 800d8d6:	b2db      	uxtb	r3, r3
 800d8d8:	f003 0307 	and.w	r3, r3, #7
 800d8dc:	b2da      	uxtb	r2, r3
 800d8de:	683b      	ldr	r3, [r7, #0]
 800d8e0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d8e6:	0c9b      	lsrs	r3, r3, #18
 800d8e8:	b2db      	uxtb	r3, r3
 800d8ea:	f003 0307 	and.w	r3, r3, #7
 800d8ee:	b2da      	uxtb	r2, r3
 800d8f0:	683b      	ldr	r3, [r7, #0]
 800d8f2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d8f8:	0bdb      	lsrs	r3, r3, #15
 800d8fa:	b2db      	uxtb	r3, r3
 800d8fc:	f003 0307 	and.w	r3, r3, #7
 800d900:	b2da      	uxtb	r2, r3
 800d902:	683b      	ldr	r3, [r7, #0]
 800d904:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d906:	683b      	ldr	r3, [r7, #0]
 800d908:	691b      	ldr	r3, [r3, #16]
 800d90a:	1c5a      	adds	r2, r3, #1
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d910:	683b      	ldr	r3, [r7, #0]
 800d912:	7e1b      	ldrb	r3, [r3, #24]
 800d914:	b2db      	uxtb	r3, r3
 800d916:	f003 0307 	and.w	r3, r3, #7
 800d91a:	3302      	adds	r3, #2
 800d91c:	2201      	movs	r2, #1
 800d91e:	fa02 f303 	lsl.w	r3, r2, r3
 800d922:	687a      	ldr	r2, [r7, #4]
 800d924:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800d926:	fb02 f203 	mul.w	r2, r2, r3
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d92e:	683b      	ldr	r3, [r7, #0]
 800d930:	7a1b      	ldrb	r3, [r3, #8]
 800d932:	b2db      	uxtb	r3, r3
 800d934:	f003 030f 	and.w	r3, r3, #15
 800d938:	2201      	movs	r2, #1
 800d93a:	409a      	lsls	r2, r3
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d944:	687a      	ldr	r2, [r7, #4]
 800d946:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800d948:	0a52      	lsrs	r2, r2, #9
 800d94a:	fb02 f203 	mul.w	r2, r2, r3
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d958:	661a      	str	r2, [r3, #96]	; 0x60
 800d95a:	e031      	b.n	800d9c0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d960:	2b01      	cmp	r3, #1
 800d962:	d11d      	bne.n	800d9a0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d968:	041b      	lsls	r3, r3, #16
 800d96a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d972:	0c1b      	lsrs	r3, r3, #16
 800d974:	431a      	orrs	r2, r3
 800d976:	683b      	ldr	r3, [r7, #0]
 800d978:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d97a:	683b      	ldr	r3, [r7, #0]
 800d97c:	691b      	ldr	r3, [r3, #16]
 800d97e:	3301      	adds	r3, #1
 800d980:	029a      	lsls	r2, r3, #10
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d994:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	661a      	str	r2, [r3, #96]	; 0x60
 800d99e:	e00f      	b.n	800d9c0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	4a58      	ldr	r2, [pc, #352]	; (800db08 <HAL_SD_GetCardCSD+0x344>)
 800d9a6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9ac:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2201      	movs	r2, #1
 800d9b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d9bc:	2301      	movs	r3, #1
 800d9be:	e09d      	b.n	800dafc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d9c4:	0b9b      	lsrs	r3, r3, #14
 800d9c6:	b2db      	uxtb	r3, r3
 800d9c8:	f003 0301 	and.w	r3, r3, #1
 800d9cc:	b2da      	uxtb	r2, r3
 800d9ce:	683b      	ldr	r3, [r7, #0]
 800d9d0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d9d6:	09db      	lsrs	r3, r3, #7
 800d9d8:	b2db      	uxtb	r3, r3
 800d9da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d9de:	b2da      	uxtb	r2, r3
 800d9e0:	683b      	ldr	r3, [r7, #0]
 800d9e2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d9e8:	b2db      	uxtb	r3, r3
 800d9ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d9ee:	b2da      	uxtb	r2, r3
 800d9f0:	683b      	ldr	r3, [r7, #0]
 800d9f2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9f8:	0fdb      	lsrs	r3, r3, #31
 800d9fa:	b2da      	uxtb	r2, r3
 800d9fc:	683b      	ldr	r3, [r7, #0]
 800d9fe:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da04:	0f5b      	lsrs	r3, r3, #29
 800da06:	b2db      	uxtb	r3, r3
 800da08:	f003 0303 	and.w	r3, r3, #3
 800da0c:	b2da      	uxtb	r2, r3
 800da0e:	683b      	ldr	r3, [r7, #0]
 800da10:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da16:	0e9b      	lsrs	r3, r3, #26
 800da18:	b2db      	uxtb	r3, r3
 800da1a:	f003 0307 	and.w	r3, r3, #7
 800da1e:	b2da      	uxtb	r2, r3
 800da20:	683b      	ldr	r3, [r7, #0]
 800da22:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da28:	0d9b      	lsrs	r3, r3, #22
 800da2a:	b2db      	uxtb	r3, r3
 800da2c:	f003 030f 	and.w	r3, r3, #15
 800da30:	b2da      	uxtb	r2, r3
 800da32:	683b      	ldr	r3, [r7, #0]
 800da34:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da3a:	0d5b      	lsrs	r3, r3, #21
 800da3c:	b2db      	uxtb	r3, r3
 800da3e:	f003 0301 	and.w	r3, r3, #1
 800da42:	b2da      	uxtb	r2, r3
 800da44:	683b      	ldr	r3, [r7, #0]
 800da46:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800da4a:	683b      	ldr	r3, [r7, #0]
 800da4c:	2200      	movs	r2, #0
 800da4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da56:	0c1b      	lsrs	r3, r3, #16
 800da58:	b2db      	uxtb	r3, r3
 800da5a:	f003 0301 	and.w	r3, r3, #1
 800da5e:	b2da      	uxtb	r2, r3
 800da60:	683b      	ldr	r3, [r7, #0]
 800da62:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da6a:	0bdb      	lsrs	r3, r3, #15
 800da6c:	b2db      	uxtb	r3, r3
 800da6e:	f003 0301 	and.w	r3, r3, #1
 800da72:	b2da      	uxtb	r2, r3
 800da74:	683b      	ldr	r3, [r7, #0]
 800da76:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da7e:	0b9b      	lsrs	r3, r3, #14
 800da80:	b2db      	uxtb	r3, r3
 800da82:	f003 0301 	and.w	r3, r3, #1
 800da86:	b2da      	uxtb	r2, r3
 800da88:	683b      	ldr	r3, [r7, #0]
 800da8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800da92:	0b5b      	lsrs	r3, r3, #13
 800da94:	b2db      	uxtb	r3, r3
 800da96:	f003 0301 	and.w	r3, r3, #1
 800da9a:	b2da      	uxtb	r2, r3
 800da9c:	683b      	ldr	r3, [r7, #0]
 800da9e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800daa6:	0b1b      	lsrs	r3, r3, #12
 800daa8:	b2db      	uxtb	r3, r3
 800daaa:	f003 0301 	and.w	r3, r3, #1
 800daae:	b2da      	uxtb	r2, r3
 800dab0:	683b      	ldr	r3, [r7, #0]
 800dab2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800daba:	0a9b      	lsrs	r3, r3, #10
 800dabc:	b2db      	uxtb	r3, r3
 800dabe:	f003 0303 	and.w	r3, r3, #3
 800dac2:	b2da      	uxtb	r2, r3
 800dac4:	683b      	ldr	r3, [r7, #0]
 800dac6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dace:	0a1b      	lsrs	r3, r3, #8
 800dad0:	b2db      	uxtb	r3, r3
 800dad2:	f003 0303 	and.w	r3, r3, #3
 800dad6:	b2da      	uxtb	r2, r3
 800dad8:	683b      	ldr	r3, [r7, #0]
 800dada:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dae2:	085b      	lsrs	r3, r3, #1
 800dae4:	b2db      	uxtb	r3, r3
 800dae6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800daea:	b2da      	uxtb	r2, r3
 800daec:	683b      	ldr	r3, [r7, #0]
 800daee:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800daf2:	683b      	ldr	r3, [r7, #0]
 800daf4:	2201      	movs	r2, #1
 800daf6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800dafa:	2300      	movs	r3, #0
}
 800dafc:	4618      	mov	r0, r3
 800dafe:	370c      	adds	r7, #12
 800db00:	46bd      	mov	sp, r7
 800db02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db06:	4770      	bx	lr
 800db08:	004005ff 	.word	0x004005ff

0800db0c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800db0c:	b480      	push	{r7}
 800db0e:	b083      	sub	sp, #12
 800db10:	af00      	add	r7, sp, #0
 800db12:	6078      	str	r0, [r7, #4]
 800db14:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800db1a:	683b      	ldr	r3, [r7, #0]
 800db1c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800db2a:	683b      	ldr	r3, [r7, #0]
 800db2c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800db32:	683b      	ldr	r3, [r7, #0]
 800db34:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800db3a:	683b      	ldr	r3, [r7, #0]
 800db3c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800db42:	683b      	ldr	r3, [r7, #0]
 800db44:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800db4a:	683b      	ldr	r3, [r7, #0]
 800db4c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800db52:	683b      	ldr	r3, [r7, #0]
 800db54:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800db56:	2300      	movs	r3, #0
}
 800db58:	4618      	mov	r0, r3
 800db5a:	370c      	adds	r7, #12
 800db5c:	46bd      	mov	sp, r7
 800db5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db62:	4770      	bx	lr

0800db64 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800db64:	b5b0      	push	{r4, r5, r7, lr}
 800db66:	b08e      	sub	sp, #56	; 0x38
 800db68:	af04      	add	r7, sp, #16
 800db6a:	6078      	str	r0, [r7, #4]
 800db6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	2203      	movs	r2, #3
 800db72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db7a:	2b03      	cmp	r3, #3
 800db7c:	d02e      	beq.n	800dbdc <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800db7e:	683b      	ldr	r3, [r7, #0]
 800db80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800db84:	d106      	bne.n	800db94 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db8a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	639a      	str	r2, [r3, #56]	; 0x38
 800db92:	e029      	b.n	800dbe8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800db94:	683b      	ldr	r3, [r7, #0]
 800db96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800db9a:	d10a      	bne.n	800dbb2 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800db9c:	6878      	ldr	r0, [r7, #4]
 800db9e:	f000 fb0f 	bl	800e1c0 <SD_WideBus_Enable>
 800dba2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbaa:	431a      	orrs	r2, r3
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	639a      	str	r2, [r3, #56]	; 0x38
 800dbb0:	e01a      	b.n	800dbe8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800dbb2:	683b      	ldr	r3, [r7, #0]
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d10a      	bne.n	800dbce <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800dbb8:	6878      	ldr	r0, [r7, #4]
 800dbba:	f000 fb4c 	bl	800e256 <SD_WideBus_Disable>
 800dbbe:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dbc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbc6:	431a      	orrs	r2, r3
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	639a      	str	r2, [r3, #56]	; 0x38
 800dbcc:	e00c      	b.n	800dbe8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dbd2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	639a      	str	r2, [r3, #56]	; 0x38
 800dbda:	e005      	b.n	800dbe8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dbe0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d009      	beq.n	800dc04 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	4a18      	ldr	r2, [pc, #96]	; (800dc58 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800dbf6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	2201      	movs	r2, #1
 800dbfc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800dc00:	2301      	movs	r3, #1
 800dc02:	e024      	b.n	800dc4e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	685b      	ldr	r3, [r3, #4]
 800dc08:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	689b      	ldr	r3, [r3, #8]
 800dc0e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	68db      	ldr	r3, [r3, #12]
 800dc14:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800dc16:	683b      	ldr	r3, [r7, #0]
 800dc18:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	695b      	ldr	r3, [r3, #20]
 800dc1e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	699b      	ldr	r3, [r3, #24]
 800dc24:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681d      	ldr	r5, [r3, #0]
 800dc2a:	466c      	mov	r4, sp
 800dc2c:	f107 0318 	add.w	r3, r7, #24
 800dc30:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dc34:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800dc38:	f107 030c 	add.w	r3, r7, #12
 800dc3c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800dc3e:	4628      	mov	r0, r5
 800dc40:	f002 fcb2 	bl	80105a8 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	2201      	movs	r2, #1
 800dc48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800dc4c:	2300      	movs	r3, #0
}
 800dc4e:	4618      	mov	r0, r3
 800dc50:	3728      	adds	r7, #40	; 0x28
 800dc52:	46bd      	mov	sp, r7
 800dc54:	bdb0      	pop	{r4, r5, r7, pc}
 800dc56:	bf00      	nop
 800dc58:	004005ff 	.word	0x004005ff

0800dc5c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	b086      	sub	sp, #24
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800dc64:	2300      	movs	r3, #0
 800dc66:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800dc68:	f107 030c 	add.w	r3, r7, #12
 800dc6c:	4619      	mov	r1, r3
 800dc6e:	6878      	ldr	r0, [r7, #4]
 800dc70:	f000 fa7e 	bl	800e170 <SD_SendStatus>
 800dc74:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dc76:	697b      	ldr	r3, [r7, #20]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d005      	beq.n	800dc88 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dc80:	697b      	ldr	r3, [r7, #20]
 800dc82:	431a      	orrs	r2, r3
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	0a5b      	lsrs	r3, r3, #9
 800dc8c:	f003 030f 	and.w	r3, r3, #15
 800dc90:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800dc92:	693b      	ldr	r3, [r7, #16]
}
 800dc94:	4618      	mov	r0, r3
 800dc96:	3718      	adds	r7, #24
 800dc98:	46bd      	mov	sp, r7
 800dc9a:	bd80      	pop	{r7, pc}

0800dc9c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800dc9c:	b480      	push	{r7}
 800dc9e:	b085      	sub	sp, #20
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dca8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800dcb8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800dcba:	bf00      	nop
 800dcbc:	3714      	adds	r7, #20
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc4:	4770      	bx	lr

0800dcc6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800dcc6:	b580      	push	{r7, lr}
 800dcc8:	b084      	sub	sp, #16
 800dcca:	af00      	add	r7, sp, #0
 800dccc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcd2:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcd8:	2b82      	cmp	r3, #130	; 0x82
 800dcda:	d111      	bne.n	800dd00 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	4618      	mov	r0, r3
 800dce2:	f002 fde7 	bl	80108b4 <SDMMC_CmdStopTransfer>
 800dce6:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dce8:	68bb      	ldr	r3, [r7, #8]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d008      	beq.n	800dd00 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dcf2:	68bb      	ldr	r3, [r7, #8]
 800dcf4:	431a      	orrs	r2, r3
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800dcfa:	68f8      	ldr	r0, [r7, #12]
 800dcfc:	f7ff fd58 	bl	800d7b0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	f022 0208 	bic.w	r2, r2, #8
 800dd0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	f240 523a 	movw	r2, #1338	; 0x53a
 800dd18:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	2201      	movs	r2, #1
 800dd1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	2200      	movs	r2, #0
 800dd26:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800dd28:	68f8      	ldr	r0, [r7, #12]
 800dd2a:	f003 fa3f 	bl	80111ac <HAL_SD_RxCpltCallback>
#endif
}
 800dd2e:	bf00      	nop
 800dd30:	3710      	adds	r7, #16
 800dd32:	46bd      	mov	sp, r7
 800dd34:	bd80      	pop	{r7, pc}
	...

0800dd38 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800dd38:	b580      	push	{r7, lr}
 800dd3a:	b086      	sub	sp, #24
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd44:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800dd46:	6878      	ldr	r0, [r7, #4]
 800dd48:	f7fd f848 	bl	800addc <HAL_DMA_GetError>
 800dd4c:	4603      	mov	r3, r0
 800dd4e:	2b02      	cmp	r3, #2
 800dd50:	d03e      	beq.n	800ddd0 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800dd52:	697b      	ldr	r3, [r7, #20]
 800dd54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dd58:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800dd5a:	697b      	ldr	r3, [r7, #20]
 800dd5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dd5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dd60:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800dd62:	693b      	ldr	r3, [r7, #16]
 800dd64:	2b01      	cmp	r3, #1
 800dd66:	d002      	beq.n	800dd6e <SD_DMAError+0x36>
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	2b01      	cmp	r3, #1
 800dd6c:	d12d      	bne.n	800ddca <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800dd6e:	697b      	ldr	r3, [r7, #20]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	4a19      	ldr	r2, [pc, #100]	; (800ddd8 <SD_DMAError+0xa0>)
 800dd74:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800dd76:	697b      	ldr	r3, [r7, #20]
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dd7c:	697b      	ldr	r3, [r7, #20]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800dd84:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800dd86:	697b      	ldr	r3, [r7, #20]
 800dd88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd8a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800dd8e:	697b      	ldr	r3, [r7, #20]
 800dd90:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800dd92:	6978      	ldr	r0, [r7, #20]
 800dd94:	f7ff ff62 	bl	800dc5c <HAL_SD_GetCardState>
 800dd98:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800dd9a:	68bb      	ldr	r3, [r7, #8]
 800dd9c:	2b06      	cmp	r3, #6
 800dd9e:	d002      	beq.n	800dda6 <SD_DMAError+0x6e>
 800dda0:	68bb      	ldr	r3, [r7, #8]
 800dda2:	2b05      	cmp	r3, #5
 800dda4:	d10a      	bne.n	800ddbc <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800dda6:	697b      	ldr	r3, [r7, #20]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	4618      	mov	r0, r3
 800ddac:	f002 fd82 	bl	80108b4 <SDMMC_CmdStopTransfer>
 800ddb0:	4602      	mov	r2, r0
 800ddb2:	697b      	ldr	r3, [r7, #20]
 800ddb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddb6:	431a      	orrs	r2, r3
 800ddb8:	697b      	ldr	r3, [r7, #20]
 800ddba:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800ddbc:	697b      	ldr	r3, [r7, #20]
 800ddbe:	2201      	movs	r2, #1
 800ddc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ddc4:	697b      	ldr	r3, [r7, #20]
 800ddc6:	2200      	movs	r2, #0
 800ddc8:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800ddca:	6978      	ldr	r0, [r7, #20]
 800ddcc:	f7ff fcf0 	bl	800d7b0 <HAL_SD_ErrorCallback>
#endif
  }
}
 800ddd0:	bf00      	nop
 800ddd2:	3718      	adds	r7, #24
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	bd80      	pop	{r7, pc}
 800ddd8:	004005ff 	.word	0x004005ff

0800dddc <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b084      	sub	sp, #16
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dde8:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	f240 523a 	movw	r2, #1338	; 0x53a
 800ddf2:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800ddf4:	68f8      	ldr	r0, [r7, #12]
 800ddf6:	f7ff ff31 	bl	800dc5c <HAL_SD_GetCardState>
 800ddfa:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	2201      	movs	r2, #1
 800de00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	2200      	movs	r2, #0
 800de08:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800de0a:	68bb      	ldr	r3, [r7, #8]
 800de0c:	2b06      	cmp	r3, #6
 800de0e:	d002      	beq.n	800de16 <SD_DMATxAbort+0x3a>
 800de10:	68bb      	ldr	r3, [r7, #8]
 800de12:	2b05      	cmp	r3, #5
 800de14:	d10a      	bne.n	800de2c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	4618      	mov	r0, r3
 800de1c:	f002 fd4a 	bl	80108b4 <SDMMC_CmdStopTransfer>
 800de20:	4602      	mov	r2, r0
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de26:	431a      	orrs	r2, r3
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de30:	2b00      	cmp	r3, #0
 800de32:	d103      	bne.n	800de3c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800de34:	68f8      	ldr	r0, [r7, #12]
 800de36:	f003 f9a5 	bl	8011184 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800de3a:	e002      	b.n	800de42 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800de3c:	68f8      	ldr	r0, [r7, #12]
 800de3e:	f7ff fcb7 	bl	800d7b0 <HAL_SD_ErrorCallback>
}
 800de42:	bf00      	nop
 800de44:	3710      	adds	r7, #16
 800de46:	46bd      	mov	sp, r7
 800de48:	bd80      	pop	{r7, pc}

0800de4a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800de4a:	b580      	push	{r7, lr}
 800de4c:	b084      	sub	sp, #16
 800de4e:	af00      	add	r7, sp, #0
 800de50:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de56:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	f240 523a 	movw	r2, #1338	; 0x53a
 800de60:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800de62:	68f8      	ldr	r0, [r7, #12]
 800de64:	f7ff fefa 	bl	800dc5c <HAL_SD_GetCardState>
 800de68:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	2201      	movs	r2, #1
 800de6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	2200      	movs	r2, #0
 800de76:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800de78:	68bb      	ldr	r3, [r7, #8]
 800de7a:	2b06      	cmp	r3, #6
 800de7c:	d002      	beq.n	800de84 <SD_DMARxAbort+0x3a>
 800de7e:	68bb      	ldr	r3, [r7, #8]
 800de80:	2b05      	cmp	r3, #5
 800de82:	d10a      	bne.n	800de9a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	4618      	mov	r0, r3
 800de8a:	f002 fd13 	bl	80108b4 <SDMMC_CmdStopTransfer>
 800de8e:	4602      	mov	r2, r0
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de94:	431a      	orrs	r2, r3
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d103      	bne.n	800deaa <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800dea2:	68f8      	ldr	r0, [r7, #12]
 800dea4:	f003 f96e 	bl	8011184 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800dea8:	e002      	b.n	800deb0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800deaa:	68f8      	ldr	r0, [r7, #12]
 800deac:	f7ff fc80 	bl	800d7b0 <HAL_SD_ErrorCallback>
}
 800deb0:	bf00      	nop
 800deb2:	3710      	adds	r7, #16
 800deb4:	46bd      	mov	sp, r7
 800deb6:	bd80      	pop	{r7, pc}

0800deb8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800deb8:	b5b0      	push	{r4, r5, r7, lr}
 800deba:	b094      	sub	sp, #80	; 0x50
 800debc:	af04      	add	r7, sp, #16
 800debe:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800dec0:	2301      	movs	r3, #1
 800dec2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	4618      	mov	r0, r3
 800deca:	f002 fbc5 	bl	8010658 <SDIO_GetPowerState>
 800dece:	4603      	mov	r3, r0
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d102      	bne.n	800deda <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ded4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800ded8:	e0b7      	b.n	800e04a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dede:	2b03      	cmp	r3, #3
 800dee0:	d02f      	beq.n	800df42 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	4618      	mov	r0, r3
 800dee8:	f002 fdee 	bl	8010ac8 <SDMMC_CmdSendCID>
 800deec:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800deee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800def0:	2b00      	cmp	r3, #0
 800def2:	d001      	beq.n	800def8 <SD_InitCard+0x40>
    {
      return errorstate;
 800def4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800def6:	e0a8      	b.n	800e04a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	2100      	movs	r1, #0
 800defe:	4618      	mov	r0, r3
 800df00:	f002 fbef 	bl	80106e2 <SDIO_GetResponse>
 800df04:	4602      	mov	r2, r0
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	2104      	movs	r1, #4
 800df10:	4618      	mov	r0, r3
 800df12:	f002 fbe6 	bl	80106e2 <SDIO_GetResponse>
 800df16:	4602      	mov	r2, r0
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	2108      	movs	r1, #8
 800df22:	4618      	mov	r0, r3
 800df24:	f002 fbdd 	bl	80106e2 <SDIO_GetResponse>
 800df28:	4602      	mov	r2, r0
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	210c      	movs	r1, #12
 800df34:	4618      	mov	r0, r3
 800df36:	f002 fbd4 	bl	80106e2 <SDIO_GetResponse>
 800df3a:	4602      	mov	r2, r0
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800df46:	2b03      	cmp	r3, #3
 800df48:	d00d      	beq.n	800df66 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	f107 020e 	add.w	r2, r7, #14
 800df52:	4611      	mov	r1, r2
 800df54:	4618      	mov	r0, r3
 800df56:	f002 fdf4 	bl	8010b42 <SDMMC_CmdSetRelAdd>
 800df5a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800df5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d001      	beq.n	800df66 <SD_InitCard+0xae>
    {
      return errorstate;
 800df62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df64:	e071      	b.n	800e04a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800df6a:	2b03      	cmp	r3, #3
 800df6c:	d036      	beq.n	800dfdc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800df6e:	89fb      	ldrh	r3, [r7, #14]
 800df70:	461a      	mov	r2, r3
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681a      	ldr	r2, [r3, #0]
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800df7e:	041b      	lsls	r3, r3, #16
 800df80:	4619      	mov	r1, r3
 800df82:	4610      	mov	r0, r2
 800df84:	f002 fdbe 	bl	8010b04 <SDMMC_CmdSendCSD>
 800df88:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800df8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d001      	beq.n	800df94 <SD_InitCard+0xdc>
    {
      return errorstate;
 800df90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df92:	e05a      	b.n	800e04a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	2100      	movs	r1, #0
 800df9a:	4618      	mov	r0, r3
 800df9c:	f002 fba1 	bl	80106e2 <SDIO_GetResponse>
 800dfa0:	4602      	mov	r2, r0
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	2104      	movs	r1, #4
 800dfac:	4618      	mov	r0, r3
 800dfae:	f002 fb98 	bl	80106e2 <SDIO_GetResponse>
 800dfb2:	4602      	mov	r2, r0
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	2108      	movs	r1, #8
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	f002 fb8f 	bl	80106e2 <SDIO_GetResponse>
 800dfc4:	4602      	mov	r2, r0
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	210c      	movs	r1, #12
 800dfd0:	4618      	mov	r0, r3
 800dfd2:	f002 fb86 	bl	80106e2 <SDIO_GetResponse>
 800dfd6:	4602      	mov	r2, r0
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	2104      	movs	r1, #4
 800dfe2:	4618      	mov	r0, r3
 800dfe4:	f002 fb7d 	bl	80106e2 <SDIO_GetResponse>
 800dfe8:	4603      	mov	r3, r0
 800dfea:	0d1a      	lsrs	r2, r3, #20
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800dff0:	f107 0310 	add.w	r3, r7, #16
 800dff4:	4619      	mov	r1, r3
 800dff6:	6878      	ldr	r0, [r7, #4]
 800dff8:	f7ff fbe4 	bl	800d7c4 <HAL_SD_GetCardCSD>
 800dffc:	4603      	mov	r3, r0
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d002      	beq.n	800e008 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e002:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e006:	e020      	b.n	800e04a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	6819      	ldr	r1, [r3, #0]
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e010:	041b      	lsls	r3, r3, #16
 800e012:	f04f 0400 	mov.w	r4, #0
 800e016:	461a      	mov	r2, r3
 800e018:	4623      	mov	r3, r4
 800e01a:	4608      	mov	r0, r1
 800e01c:	f002 fc6c 	bl	80108f8 <SDMMC_CmdSelDesel>
 800e020:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800e022:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e024:	2b00      	cmp	r3, #0
 800e026:	d001      	beq.n	800e02c <SD_InitCard+0x174>
  {
    return errorstate;
 800e028:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e02a:	e00e      	b.n	800e04a <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	681d      	ldr	r5, [r3, #0]
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	466c      	mov	r4, sp
 800e034:	f103 0210 	add.w	r2, r3, #16
 800e038:	ca07      	ldmia	r2, {r0, r1, r2}
 800e03a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e03e:	3304      	adds	r3, #4
 800e040:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e042:	4628      	mov	r0, r5
 800e044:	f002 fab0 	bl	80105a8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e048:	2300      	movs	r3, #0
}
 800e04a:	4618      	mov	r0, r3
 800e04c:	3740      	adds	r7, #64	; 0x40
 800e04e:	46bd      	mov	sp, r7
 800e050:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800e054 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e054:	b580      	push	{r7, lr}
 800e056:	b086      	sub	sp, #24
 800e058:	af00      	add	r7, sp, #0
 800e05a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e05c:	2300      	movs	r3, #0
 800e05e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800e060:	2300      	movs	r3, #0
 800e062:	617b      	str	r3, [r7, #20]
 800e064:	2300      	movs	r3, #0
 800e066:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	4618      	mov	r0, r3
 800e06e:	f002 fc66 	bl	801093e <SDMMC_CmdGoIdleState>
 800e072:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	2b00      	cmp	r3, #0
 800e078:	d001      	beq.n	800e07e <SD_PowerON+0x2a>
  {
    return errorstate;
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	e072      	b.n	800e164 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	4618      	mov	r0, r3
 800e084:	f002 fc79 	bl	801097a <SDMMC_CmdOperCond>
 800e088:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d00d      	beq.n	800e0ac <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	2200      	movs	r2, #0
 800e094:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	4618      	mov	r0, r3
 800e09c:	f002 fc4f 	bl	801093e <SDMMC_CmdGoIdleState>
 800e0a0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d004      	beq.n	800e0b2 <SD_PowerON+0x5e>
    {
      return errorstate;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	e05b      	b.n	800e164 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	2201      	movs	r2, #1
 800e0b0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e0b6:	2b01      	cmp	r3, #1
 800e0b8:	d137      	bne.n	800e12a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	2100      	movs	r1, #0
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	f002 fc79 	bl	80109b8 <SDMMC_CmdAppCommand>
 800e0c6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d02d      	beq.n	800e12a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e0ce:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e0d2:	e047      	b.n	800e164 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	2100      	movs	r1, #0
 800e0da:	4618      	mov	r0, r3
 800e0dc:	f002 fc6c 	bl	80109b8 <SDMMC_CmdAppCommand>
 800e0e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d001      	beq.n	800e0ec <SD_PowerON+0x98>
    {
      return errorstate;
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	e03b      	b.n	800e164 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	491e      	ldr	r1, [pc, #120]	; (800e16c <SD_PowerON+0x118>)
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	f002 fc82 	bl	80109fc <SDMMC_CmdAppOperCommand>
 800e0f8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d002      	beq.n	800e106 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e100:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e104:	e02e      	b.n	800e164 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	2100      	movs	r1, #0
 800e10c:	4618      	mov	r0, r3
 800e10e:	f002 fae8 	bl	80106e2 <SDIO_GetResponse>
 800e112:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e114:	697b      	ldr	r3, [r7, #20]
 800e116:	0fdb      	lsrs	r3, r3, #31
 800e118:	2b01      	cmp	r3, #1
 800e11a:	d101      	bne.n	800e120 <SD_PowerON+0xcc>
 800e11c:	2301      	movs	r3, #1
 800e11e:	e000      	b.n	800e122 <SD_PowerON+0xce>
 800e120:	2300      	movs	r3, #0
 800e122:	613b      	str	r3, [r7, #16]

    count++;
 800e124:	68bb      	ldr	r3, [r7, #8]
 800e126:	3301      	adds	r3, #1
 800e128:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e12a:	68bb      	ldr	r3, [r7, #8]
 800e12c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e130:	4293      	cmp	r3, r2
 800e132:	d802      	bhi.n	800e13a <SD_PowerON+0xe6>
 800e134:	693b      	ldr	r3, [r7, #16]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d0cc      	beq.n	800e0d4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800e13a:	68bb      	ldr	r3, [r7, #8]
 800e13c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e140:	4293      	cmp	r3, r2
 800e142:	d902      	bls.n	800e14a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e144:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800e148:	e00c      	b.n	800e164 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800e14a:	697b      	ldr	r3, [r7, #20]
 800e14c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e150:	2b00      	cmp	r3, #0
 800e152:	d003      	beq.n	800e15c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	2201      	movs	r2, #1
 800e158:	645a      	str	r2, [r3, #68]	; 0x44
 800e15a:	e002      	b.n	800e162 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	2200      	movs	r2, #0
 800e160:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800e162:	2300      	movs	r3, #0
}
 800e164:	4618      	mov	r0, r3
 800e166:	3718      	adds	r7, #24
 800e168:	46bd      	mov	sp, r7
 800e16a:	bd80      	pop	{r7, pc}
 800e16c:	c1100000 	.word	0xc1100000

0800e170 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e170:	b580      	push	{r7, lr}
 800e172:	b084      	sub	sp, #16
 800e174:	af00      	add	r7, sp, #0
 800e176:	6078      	str	r0, [r7, #4]
 800e178:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800e17a:	683b      	ldr	r3, [r7, #0]
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d102      	bne.n	800e186 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e180:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e184:	e018      	b.n	800e1b8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	681a      	ldr	r2, [r3, #0]
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e18e:	041b      	lsls	r3, r3, #16
 800e190:	4619      	mov	r1, r3
 800e192:	4610      	mov	r0, r2
 800e194:	f002 fcf6 	bl	8010b84 <SDMMC_CmdSendStatus>
 800e198:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d001      	beq.n	800e1a4 <SD_SendStatus+0x34>
  {
    return errorstate;
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	e009      	b.n	800e1b8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	2100      	movs	r1, #0
 800e1aa:	4618      	mov	r0, r3
 800e1ac:	f002 fa99 	bl	80106e2 <SDIO_GetResponse>
 800e1b0:	4602      	mov	r2, r0
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e1b6:	2300      	movs	r3, #0
}
 800e1b8:	4618      	mov	r0, r3
 800e1ba:	3710      	adds	r7, #16
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	bd80      	pop	{r7, pc}

0800e1c0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e1c0:	b580      	push	{r7, lr}
 800e1c2:	b086      	sub	sp, #24
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e1c8:	2300      	movs	r3, #0
 800e1ca:	60fb      	str	r3, [r7, #12]
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	2100      	movs	r1, #0
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	f002 fa83 	bl	80106e2 <SDIO_GetResponse>
 800e1dc:	4603      	mov	r3, r0
 800e1de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e1e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e1e6:	d102      	bne.n	800e1ee <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e1e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e1ec:	e02f      	b.n	800e24e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e1ee:	f107 030c 	add.w	r3, r7, #12
 800e1f2:	4619      	mov	r1, r3
 800e1f4:	6878      	ldr	r0, [r7, #4]
 800e1f6:	f000 f879 	bl	800e2ec <SD_FindSCR>
 800e1fa:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e1fc:	697b      	ldr	r3, [r7, #20]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d001      	beq.n	800e206 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e202:	697b      	ldr	r3, [r7, #20]
 800e204:	e023      	b.n	800e24e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e206:	693b      	ldr	r3, [r7, #16]
 800e208:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d01c      	beq.n	800e24a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	681a      	ldr	r2, [r3, #0]
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e218:	041b      	lsls	r3, r3, #16
 800e21a:	4619      	mov	r1, r3
 800e21c:	4610      	mov	r0, r2
 800e21e:	f002 fbcb 	bl	80109b8 <SDMMC_CmdAppCommand>
 800e222:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e224:	697b      	ldr	r3, [r7, #20]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d001      	beq.n	800e22e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e22a:	697b      	ldr	r3, [r7, #20]
 800e22c:	e00f      	b.n	800e24e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	2102      	movs	r1, #2
 800e234:	4618      	mov	r0, r3
 800e236:	f002 fc04 	bl	8010a42 <SDMMC_CmdBusWidth>
 800e23a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e23c:	697b      	ldr	r3, [r7, #20]
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d001      	beq.n	800e246 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e242:	697b      	ldr	r3, [r7, #20]
 800e244:	e003      	b.n	800e24e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e246:	2300      	movs	r3, #0
 800e248:	e001      	b.n	800e24e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e24a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e24e:	4618      	mov	r0, r3
 800e250:	3718      	adds	r7, #24
 800e252:	46bd      	mov	sp, r7
 800e254:	bd80      	pop	{r7, pc}

0800e256 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e256:	b580      	push	{r7, lr}
 800e258:	b086      	sub	sp, #24
 800e25a:	af00      	add	r7, sp, #0
 800e25c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e25e:	2300      	movs	r3, #0
 800e260:	60fb      	str	r3, [r7, #12]
 800e262:	2300      	movs	r3, #0
 800e264:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	2100      	movs	r1, #0
 800e26c:	4618      	mov	r0, r3
 800e26e:	f002 fa38 	bl	80106e2 <SDIO_GetResponse>
 800e272:	4603      	mov	r3, r0
 800e274:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e278:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e27c:	d102      	bne.n	800e284 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e27e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e282:	e02f      	b.n	800e2e4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e284:	f107 030c 	add.w	r3, r7, #12
 800e288:	4619      	mov	r1, r3
 800e28a:	6878      	ldr	r0, [r7, #4]
 800e28c:	f000 f82e 	bl	800e2ec <SD_FindSCR>
 800e290:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e292:	697b      	ldr	r3, [r7, #20]
 800e294:	2b00      	cmp	r3, #0
 800e296:	d001      	beq.n	800e29c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e298:	697b      	ldr	r3, [r7, #20]
 800e29a:	e023      	b.n	800e2e4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e29c:	693b      	ldr	r3, [r7, #16]
 800e29e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d01c      	beq.n	800e2e0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	681a      	ldr	r2, [r3, #0]
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e2ae:	041b      	lsls	r3, r3, #16
 800e2b0:	4619      	mov	r1, r3
 800e2b2:	4610      	mov	r0, r2
 800e2b4:	f002 fb80 	bl	80109b8 <SDMMC_CmdAppCommand>
 800e2b8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e2ba:	697b      	ldr	r3, [r7, #20]
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d001      	beq.n	800e2c4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e2c0:	697b      	ldr	r3, [r7, #20]
 800e2c2:	e00f      	b.n	800e2e4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	2100      	movs	r1, #0
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f002 fbb9 	bl	8010a42 <SDMMC_CmdBusWidth>
 800e2d0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e2d2:	697b      	ldr	r3, [r7, #20]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d001      	beq.n	800e2dc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e2d8:	697b      	ldr	r3, [r7, #20]
 800e2da:	e003      	b.n	800e2e4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e2dc:	2300      	movs	r3, #0
 800e2de:	e001      	b.n	800e2e4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e2e0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	3718      	adds	r7, #24
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	bd80      	pop	{r7, pc}

0800e2ec <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e2ec:	b590      	push	{r4, r7, lr}
 800e2ee:	b08f      	sub	sp, #60	; 0x3c
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	6078      	str	r0, [r7, #4]
 800e2f4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e2f6:	f7fb fd7b 	bl	8009df0 <HAL_GetTick>
 800e2fa:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800e2fc:	2300      	movs	r3, #0
 800e2fe:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800e300:	2300      	movs	r3, #0
 800e302:	60bb      	str	r3, [r7, #8]
 800e304:	2300      	movs	r3, #0
 800e306:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e308:	683b      	ldr	r3, [r7, #0]
 800e30a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	2108      	movs	r1, #8
 800e312:	4618      	mov	r0, r3
 800e314:	f002 fa24 	bl	8010760 <SDMMC_CmdBlockLength>
 800e318:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e31a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d001      	beq.n	800e324 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e322:	e0a9      	b.n	800e478 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	681a      	ldr	r2, [r3, #0]
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e32c:	041b      	lsls	r3, r3, #16
 800e32e:	4619      	mov	r1, r3
 800e330:	4610      	mov	r0, r2
 800e332:	f002 fb41 	bl	80109b8 <SDMMC_CmdAppCommand>
 800e336:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d001      	beq.n	800e342 <SD_FindSCR+0x56>
  {
    return errorstate;
 800e33e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e340:	e09a      	b.n	800e478 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e342:	f04f 33ff 	mov.w	r3, #4294967295
 800e346:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e348:	2308      	movs	r3, #8
 800e34a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800e34c:	2330      	movs	r3, #48	; 0x30
 800e34e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800e350:	2302      	movs	r3, #2
 800e352:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800e354:	2300      	movs	r3, #0
 800e356:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800e358:	2301      	movs	r3, #1
 800e35a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	f107 0210 	add.w	r2, r7, #16
 800e364:	4611      	mov	r1, r2
 800e366:	4618      	mov	r0, r3
 800e368:	f002 f9ce 	bl	8010708 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	4618      	mov	r0, r3
 800e372:	f002 fb88 	bl	8010a86 <SDMMC_CmdSendSCR>
 800e376:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d022      	beq.n	800e3c4 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800e37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e380:	e07a      	b.n	800e478 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e388:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d00e      	beq.n	800e3ae <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	6819      	ldr	r1, [r3, #0]
 800e394:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e396:	009b      	lsls	r3, r3, #2
 800e398:	f107 0208 	add.w	r2, r7, #8
 800e39c:	18d4      	adds	r4, r2, r3
 800e39e:	4608      	mov	r0, r1
 800e3a0:	f002 f92d 	bl	80105fe <SDIO_ReadFIFO>
 800e3a4:	4603      	mov	r3, r0
 800e3a6:	6023      	str	r3, [r4, #0]
      index++;
 800e3a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e3aa:	3301      	adds	r3, #1
 800e3ac:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e3ae:	f7fb fd1f 	bl	8009df0 <HAL_GetTick>
 800e3b2:	4602      	mov	r2, r0
 800e3b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3b6:	1ad3      	subs	r3, r2, r3
 800e3b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3bc:	d102      	bne.n	800e3c4 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e3be:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e3c2:	e059      	b.n	800e478 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e3ca:	f240 432a 	movw	r3, #1066	; 0x42a
 800e3ce:	4013      	ands	r3, r2
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d0d6      	beq.n	800e382 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3da:	f003 0308 	and.w	r3, r3, #8
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d005      	beq.n	800e3ee <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	2208      	movs	r2, #8
 800e3e8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e3ea:	2308      	movs	r3, #8
 800e3ec:	e044      	b.n	800e478 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3f4:	f003 0302 	and.w	r3, r3, #2
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d005      	beq.n	800e408 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	2202      	movs	r2, #2
 800e402:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e404:	2302      	movs	r3, #2
 800e406:	e037      	b.n	800e478 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e40e:	f003 0320 	and.w	r3, r3, #32
 800e412:	2b00      	cmp	r3, #0
 800e414:	d005      	beq.n	800e422 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	2220      	movs	r2, #32
 800e41c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e41e:	2320      	movs	r3, #32
 800e420:	e02a      	b.n	800e478 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	f240 523a 	movw	r2, #1338	; 0x53a
 800e42a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	061a      	lsls	r2, r3, #24
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	021b      	lsls	r3, r3, #8
 800e434:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e438:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	0a1b      	lsrs	r3, r3, #8
 800e43e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e442:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	0e1b      	lsrs	r3, r3, #24
 800e448:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e44a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e44c:	601a      	str	r2, [r3, #0]
    scr++;
 800e44e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e450:	3304      	adds	r3, #4
 800e452:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e454:	68bb      	ldr	r3, [r7, #8]
 800e456:	061a      	lsls	r2, r3, #24
 800e458:	68bb      	ldr	r3, [r7, #8]
 800e45a:	021b      	lsls	r3, r3, #8
 800e45c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e460:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e462:	68bb      	ldr	r3, [r7, #8]
 800e464:	0a1b      	lsrs	r3, r3, #8
 800e466:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e46a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e46c:	68bb      	ldr	r3, [r7, #8]
 800e46e:	0e1b      	lsrs	r3, r3, #24
 800e470:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e474:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e476:	2300      	movs	r3, #0
}
 800e478:	4618      	mov	r0, r3
 800e47a:	373c      	adds	r7, #60	; 0x3c
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd90      	pop	{r4, r7, pc}

0800e480 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b086      	sub	sp, #24
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e48c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e492:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e494:	693b      	ldr	r3, [r7, #16]
 800e496:	2b00      	cmp	r3, #0
 800e498:	d03f      	beq.n	800e51a <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800e49a:	2300      	movs	r3, #0
 800e49c:	617b      	str	r3, [r7, #20]
 800e49e:	e033      	b.n	800e508 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	f002 f8aa 	bl	80105fe <SDIO_ReadFIFO>
 800e4aa:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800e4ac:	68bb      	ldr	r3, [r7, #8]
 800e4ae:	b2da      	uxtb	r2, r3
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	3301      	adds	r3, #1
 800e4b8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e4ba:	693b      	ldr	r3, [r7, #16]
 800e4bc:	3b01      	subs	r3, #1
 800e4be:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800e4c0:	68bb      	ldr	r3, [r7, #8]
 800e4c2:	0a1b      	lsrs	r3, r3, #8
 800e4c4:	b2da      	uxtb	r2, r3
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	3301      	adds	r3, #1
 800e4ce:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e4d0:	693b      	ldr	r3, [r7, #16]
 800e4d2:	3b01      	subs	r3, #1
 800e4d4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800e4d6:	68bb      	ldr	r3, [r7, #8]
 800e4d8:	0c1b      	lsrs	r3, r3, #16
 800e4da:	b2da      	uxtb	r2, r3
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	3301      	adds	r3, #1
 800e4e4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e4e6:	693b      	ldr	r3, [r7, #16]
 800e4e8:	3b01      	subs	r3, #1
 800e4ea:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800e4ec:	68bb      	ldr	r3, [r7, #8]
 800e4ee:	0e1b      	lsrs	r3, r3, #24
 800e4f0:	b2da      	uxtb	r2, r3
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	3301      	adds	r3, #1
 800e4fa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e4fc:	693b      	ldr	r3, [r7, #16]
 800e4fe:	3b01      	subs	r3, #1
 800e500:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800e502:	697b      	ldr	r3, [r7, #20]
 800e504:	3301      	adds	r3, #1
 800e506:	617b      	str	r3, [r7, #20]
 800e508:	697b      	ldr	r3, [r7, #20]
 800e50a:	2b07      	cmp	r3, #7
 800e50c:	d9c8      	bls.n	800e4a0 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	68fa      	ldr	r2, [r7, #12]
 800e512:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	693a      	ldr	r2, [r7, #16]
 800e518:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800e51a:	bf00      	nop
 800e51c:	3718      	adds	r7, #24
 800e51e:	46bd      	mov	sp, r7
 800e520:	bd80      	pop	{r7, pc}

0800e522 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800e522:	b580      	push	{r7, lr}
 800e524:	b086      	sub	sp, #24
 800e526:	af00      	add	r7, sp, #0
 800e528:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	6a1b      	ldr	r3, [r3, #32]
 800e52e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e534:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e536:	693b      	ldr	r3, [r7, #16]
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d043      	beq.n	800e5c4 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800e53c:	2300      	movs	r3, #0
 800e53e:	617b      	str	r3, [r7, #20]
 800e540:	e037      	b.n	800e5b2 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	781b      	ldrb	r3, [r3, #0]
 800e546:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	3301      	adds	r3, #1
 800e54c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e54e:	693b      	ldr	r3, [r7, #16]
 800e550:	3b01      	subs	r3, #1
 800e552:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	781b      	ldrb	r3, [r3, #0]
 800e558:	021a      	lsls	r2, r3, #8
 800e55a:	68bb      	ldr	r3, [r7, #8]
 800e55c:	4313      	orrs	r3, r2
 800e55e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	3301      	adds	r3, #1
 800e564:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e566:	693b      	ldr	r3, [r7, #16]
 800e568:	3b01      	subs	r3, #1
 800e56a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	781b      	ldrb	r3, [r3, #0]
 800e570:	041a      	lsls	r2, r3, #16
 800e572:	68bb      	ldr	r3, [r7, #8]
 800e574:	4313      	orrs	r3, r2
 800e576:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	3301      	adds	r3, #1
 800e57c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e57e:	693b      	ldr	r3, [r7, #16]
 800e580:	3b01      	subs	r3, #1
 800e582:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	781b      	ldrb	r3, [r3, #0]
 800e588:	061a      	lsls	r2, r3, #24
 800e58a:	68bb      	ldr	r3, [r7, #8]
 800e58c:	4313      	orrs	r3, r2
 800e58e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	3301      	adds	r3, #1
 800e594:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e596:	693b      	ldr	r3, [r7, #16]
 800e598:	3b01      	subs	r3, #1
 800e59a:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	f107 0208 	add.w	r2, r7, #8
 800e5a4:	4611      	mov	r1, r2
 800e5a6:	4618      	mov	r0, r3
 800e5a8:	f002 f836 	bl	8010618 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800e5ac:	697b      	ldr	r3, [r7, #20]
 800e5ae:	3301      	adds	r3, #1
 800e5b0:	617b      	str	r3, [r7, #20]
 800e5b2:	697b      	ldr	r3, [r7, #20]
 800e5b4:	2b07      	cmp	r3, #7
 800e5b6:	d9c4      	bls.n	800e542 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	68fa      	ldr	r2, [r7, #12]
 800e5bc:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	693a      	ldr	r2, [r7, #16]
 800e5c2:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800e5c4:	bf00      	nop
 800e5c6:	3718      	adds	r7, #24
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	bd80      	pop	{r7, pc}

0800e5cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b082      	sub	sp, #8
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d101      	bne.n	800e5de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e5da:	2301      	movs	r3, #1
 800e5dc:	e056      	b.n	800e68c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	2200      	movs	r2, #0
 800e5e2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e5ea:	b2db      	uxtb	r3, r3
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d106      	bne.n	800e5fe <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	2200      	movs	r2, #0
 800e5f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e5f8:	6878      	ldr	r0, [r7, #4]
 800e5fa:	f7f8 fe9b 	bl	8007334 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	2202      	movs	r2, #2
 800e602:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	681a      	ldr	r2, [r3, #0]
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e614:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	685a      	ldr	r2, [r3, #4]
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	689b      	ldr	r3, [r3, #8]
 800e61e:	431a      	orrs	r2, r3
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	68db      	ldr	r3, [r3, #12]
 800e624:	431a      	orrs	r2, r3
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	691b      	ldr	r3, [r3, #16]
 800e62a:	431a      	orrs	r2, r3
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	695b      	ldr	r3, [r3, #20]
 800e630:	431a      	orrs	r2, r3
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	699b      	ldr	r3, [r3, #24]
 800e636:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e63a:	431a      	orrs	r2, r3
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	69db      	ldr	r3, [r3, #28]
 800e640:	431a      	orrs	r2, r3
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	6a1b      	ldr	r3, [r3, #32]
 800e646:	ea42 0103 	orr.w	r1, r2, r3
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	430a      	orrs	r2, r1
 800e654:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	699b      	ldr	r3, [r3, #24]
 800e65a:	0c1b      	lsrs	r3, r3, #16
 800e65c:	f003 0104 	and.w	r1, r3, #4
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	430a      	orrs	r2, r1
 800e66a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	69da      	ldr	r2, [r3, #28]
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e67a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	2200      	movs	r2, #0
 800e680:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	2201      	movs	r2, #1
 800e686:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800e68a:	2300      	movs	r3, #0
}
 800e68c:	4618      	mov	r0, r3
 800e68e:	3708      	adds	r7, #8
 800e690:	46bd      	mov	sp, r7
 800e692:	bd80      	pop	{r7, pc}

0800e694 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e694:	b580      	push	{r7, lr}
 800e696:	b088      	sub	sp, #32
 800e698:	af00      	add	r7, sp, #0
 800e69a:	60f8      	str	r0, [r7, #12]
 800e69c:	60b9      	str	r1, [r7, #8]
 800e69e:	603b      	str	r3, [r7, #0]
 800e6a0:	4613      	mov	r3, r2
 800e6a2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e6ae:	2b01      	cmp	r3, #1
 800e6b0:	d101      	bne.n	800e6b6 <HAL_SPI_Transmit+0x22>
 800e6b2:	2302      	movs	r3, #2
 800e6b4:	e11e      	b.n	800e8f4 <HAL_SPI_Transmit+0x260>
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	2201      	movs	r2, #1
 800e6ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e6be:	f7fb fb97 	bl	8009df0 <HAL_GetTick>
 800e6c2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800e6c4:	88fb      	ldrh	r3, [r7, #6]
 800e6c6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e6ce:	b2db      	uxtb	r3, r3
 800e6d0:	2b01      	cmp	r3, #1
 800e6d2:	d002      	beq.n	800e6da <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800e6d4:	2302      	movs	r3, #2
 800e6d6:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e6d8:	e103      	b.n	800e8e2 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800e6da:	68bb      	ldr	r3, [r7, #8]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d002      	beq.n	800e6e6 <HAL_SPI_Transmit+0x52>
 800e6e0:	88fb      	ldrh	r3, [r7, #6]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d102      	bne.n	800e6ec <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800e6e6:	2301      	movs	r3, #1
 800e6e8:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e6ea:	e0fa      	b.n	800e8e2 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	2203      	movs	r2, #3
 800e6f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	2200      	movs	r2, #0
 800e6f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	68ba      	ldr	r2, [r7, #8]
 800e6fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	88fa      	ldrh	r2, [r7, #6]
 800e704:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	88fa      	ldrh	r2, [r7, #6]
 800e70a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	2200      	movs	r2, #0
 800e710:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	2200      	movs	r2, #0
 800e716:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	2200      	movs	r2, #0
 800e71c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	2200      	movs	r2, #0
 800e722:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	2200      	movs	r2, #0
 800e728:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	689b      	ldr	r3, [r3, #8]
 800e72e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e732:	d107      	bne.n	800e744 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	681a      	ldr	r2, [r3, #0]
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e742:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e74e:	2b40      	cmp	r3, #64	; 0x40
 800e750:	d007      	beq.n	800e762 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	681a      	ldr	r2, [r3, #0]
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e760:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	68db      	ldr	r3, [r3, #12]
 800e766:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e76a:	d14b      	bne.n	800e804 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	685b      	ldr	r3, [r3, #4]
 800e770:	2b00      	cmp	r3, #0
 800e772:	d002      	beq.n	800e77a <HAL_SPI_Transmit+0xe6>
 800e774:	8afb      	ldrh	r3, [r7, #22]
 800e776:	2b01      	cmp	r3, #1
 800e778:	d13e      	bne.n	800e7f8 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e77e:	881a      	ldrh	r2, [r3, #0]
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e78a:	1c9a      	adds	r2, r3, #2
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e794:	b29b      	uxth	r3, r3
 800e796:	3b01      	subs	r3, #1
 800e798:	b29a      	uxth	r2, r3
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e79e:	e02b      	b.n	800e7f8 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	689b      	ldr	r3, [r3, #8]
 800e7a6:	f003 0302 	and.w	r3, r3, #2
 800e7aa:	2b02      	cmp	r3, #2
 800e7ac:	d112      	bne.n	800e7d4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7b2:	881a      	ldrh	r2, [r3, #0]
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7be:	1c9a      	adds	r2, r3, #2
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e7c8:	b29b      	uxth	r3, r3
 800e7ca:	3b01      	subs	r3, #1
 800e7cc:	b29a      	uxth	r2, r3
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	86da      	strh	r2, [r3, #54]	; 0x36
 800e7d2:	e011      	b.n	800e7f8 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e7d4:	f7fb fb0c 	bl	8009df0 <HAL_GetTick>
 800e7d8:	4602      	mov	r2, r0
 800e7da:	69bb      	ldr	r3, [r7, #24]
 800e7dc:	1ad3      	subs	r3, r2, r3
 800e7de:	683a      	ldr	r2, [r7, #0]
 800e7e0:	429a      	cmp	r2, r3
 800e7e2:	d803      	bhi.n	800e7ec <HAL_SPI_Transmit+0x158>
 800e7e4:	683b      	ldr	r3, [r7, #0]
 800e7e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7ea:	d102      	bne.n	800e7f2 <HAL_SPI_Transmit+0x15e>
 800e7ec:	683b      	ldr	r3, [r7, #0]
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d102      	bne.n	800e7f8 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800e7f2:	2303      	movs	r3, #3
 800e7f4:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e7f6:	e074      	b.n	800e8e2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e7fc:	b29b      	uxth	r3, r3
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d1ce      	bne.n	800e7a0 <HAL_SPI_Transmit+0x10c>
 800e802:	e04c      	b.n	800e89e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	685b      	ldr	r3, [r3, #4]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d002      	beq.n	800e812 <HAL_SPI_Transmit+0x17e>
 800e80c:	8afb      	ldrh	r3, [r7, #22]
 800e80e:	2b01      	cmp	r3, #1
 800e810:	d140      	bne.n	800e894 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e812:	68fb      	ldr	r3, [r7, #12]
 800e814:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	330c      	adds	r3, #12
 800e81c:	7812      	ldrb	r2, [r2, #0]
 800e81e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e824:	1c5a      	adds	r2, r3, #1
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e82e:	b29b      	uxth	r3, r3
 800e830:	3b01      	subs	r3, #1
 800e832:	b29a      	uxth	r2, r3
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800e838:	e02c      	b.n	800e894 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	689b      	ldr	r3, [r3, #8]
 800e840:	f003 0302 	and.w	r3, r3, #2
 800e844:	2b02      	cmp	r3, #2
 800e846:	d113      	bne.n	800e870 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	330c      	adds	r3, #12
 800e852:	7812      	ldrb	r2, [r2, #0]
 800e854:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e85a:	1c5a      	adds	r2, r3, #1
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e864:	b29b      	uxth	r3, r3
 800e866:	3b01      	subs	r3, #1
 800e868:	b29a      	uxth	r2, r3
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	86da      	strh	r2, [r3, #54]	; 0x36
 800e86e:	e011      	b.n	800e894 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e870:	f7fb fabe 	bl	8009df0 <HAL_GetTick>
 800e874:	4602      	mov	r2, r0
 800e876:	69bb      	ldr	r3, [r7, #24]
 800e878:	1ad3      	subs	r3, r2, r3
 800e87a:	683a      	ldr	r2, [r7, #0]
 800e87c:	429a      	cmp	r2, r3
 800e87e:	d803      	bhi.n	800e888 <HAL_SPI_Transmit+0x1f4>
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e886:	d102      	bne.n	800e88e <HAL_SPI_Transmit+0x1fa>
 800e888:	683b      	ldr	r3, [r7, #0]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d102      	bne.n	800e894 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800e88e:	2303      	movs	r3, #3
 800e890:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e892:	e026      	b.n	800e8e2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e898:	b29b      	uxth	r3, r3
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d1cd      	bne.n	800e83a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e89e:	69ba      	ldr	r2, [r7, #24]
 800e8a0:	6839      	ldr	r1, [r7, #0]
 800e8a2:	68f8      	ldr	r0, [r7, #12]
 800e8a4:	f000 fba4 	bl	800eff0 <SPI_EndRxTxTransaction>
 800e8a8:	4603      	mov	r3, r0
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d002      	beq.n	800e8b4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	2220      	movs	r2, #32
 800e8b2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	689b      	ldr	r3, [r3, #8]
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d10a      	bne.n	800e8d2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e8bc:	2300      	movs	r3, #0
 800e8be:	613b      	str	r3, [r7, #16]
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	68db      	ldr	r3, [r3, #12]
 800e8c6:	613b      	str	r3, [r7, #16]
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	689b      	ldr	r3, [r3, #8]
 800e8ce:	613b      	str	r3, [r7, #16]
 800e8d0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d002      	beq.n	800e8e0 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800e8da:	2301      	movs	r3, #1
 800e8dc:	77fb      	strb	r3, [r7, #31]
 800e8de:	e000      	b.n	800e8e2 <HAL_SPI_Transmit+0x24e>
  }

error:
 800e8e0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	2201      	movs	r2, #1
 800e8e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e8f2:	7ffb      	ldrb	r3, [r7, #31]
}
 800e8f4:	4618      	mov	r0, r3
 800e8f6:	3720      	adds	r7, #32
 800e8f8:	46bd      	mov	sp, r7
 800e8fa:	bd80      	pop	{r7, pc}

0800e8fc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e8fc:	b580      	push	{r7, lr}
 800e8fe:	b088      	sub	sp, #32
 800e900:	af02      	add	r7, sp, #8
 800e902:	60f8      	str	r0, [r7, #12]
 800e904:	60b9      	str	r1, [r7, #8]
 800e906:	603b      	str	r3, [r7, #0]
 800e908:	4613      	mov	r3, r2
 800e90a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e90c:	2300      	movs	r3, #0
 800e90e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	685b      	ldr	r3, [r3, #4]
 800e914:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e918:	d112      	bne.n	800e940 <HAL_SPI_Receive+0x44>
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	689b      	ldr	r3, [r3, #8]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d10e      	bne.n	800e940 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	2204      	movs	r2, #4
 800e926:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e92a:	88fa      	ldrh	r2, [r7, #6]
 800e92c:	683b      	ldr	r3, [r7, #0]
 800e92e:	9300      	str	r3, [sp, #0]
 800e930:	4613      	mov	r3, r2
 800e932:	68ba      	ldr	r2, [r7, #8]
 800e934:	68b9      	ldr	r1, [r7, #8]
 800e936:	68f8      	ldr	r0, [r7, #12]
 800e938:	f000 f8e9 	bl	800eb0e <HAL_SPI_TransmitReceive>
 800e93c:	4603      	mov	r3, r0
 800e93e:	e0e2      	b.n	800eb06 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e946:	2b01      	cmp	r3, #1
 800e948:	d101      	bne.n	800e94e <HAL_SPI_Receive+0x52>
 800e94a:	2302      	movs	r3, #2
 800e94c:	e0db      	b.n	800eb06 <HAL_SPI_Receive+0x20a>
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	2201      	movs	r2, #1
 800e952:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e956:	f7fb fa4b 	bl	8009df0 <HAL_GetTick>
 800e95a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e962:	b2db      	uxtb	r3, r3
 800e964:	2b01      	cmp	r3, #1
 800e966:	d002      	beq.n	800e96e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800e968:	2302      	movs	r3, #2
 800e96a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e96c:	e0c2      	b.n	800eaf4 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800e96e:	68bb      	ldr	r3, [r7, #8]
 800e970:	2b00      	cmp	r3, #0
 800e972:	d002      	beq.n	800e97a <HAL_SPI_Receive+0x7e>
 800e974:	88fb      	ldrh	r3, [r7, #6]
 800e976:	2b00      	cmp	r3, #0
 800e978:	d102      	bne.n	800e980 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800e97a:	2301      	movs	r3, #1
 800e97c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e97e:	e0b9      	b.n	800eaf4 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	2204      	movs	r2, #4
 800e984:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	2200      	movs	r2, #0
 800e98c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	68ba      	ldr	r2, [r7, #8]
 800e992:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	88fa      	ldrh	r2, [r7, #6]
 800e998:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	88fa      	ldrh	r2, [r7, #6]
 800e99e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	2200      	movs	r2, #0
 800e9a4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	2200      	movs	r2, #0
 800e9b6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	2200      	movs	r2, #0
 800e9bc:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	689b      	ldr	r3, [r3, #8]
 800e9c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e9c6:	d107      	bne.n	800e9d8 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	681a      	ldr	r2, [r3, #0]
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800e9d6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9e2:	2b40      	cmp	r3, #64	; 0x40
 800e9e4:	d007      	beq.n	800e9f6 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	681a      	ldr	r2, [r3, #0]
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e9f4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	68db      	ldr	r3, [r3, #12]
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d162      	bne.n	800eac4 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e9fe:	e02e      	b.n	800ea5e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	689b      	ldr	r3, [r3, #8]
 800ea06:	f003 0301 	and.w	r3, r3, #1
 800ea0a:	2b01      	cmp	r3, #1
 800ea0c:	d115      	bne.n	800ea3a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	f103 020c 	add.w	r2, r3, #12
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea1a:	7812      	ldrb	r2, [r2, #0]
 800ea1c:	b2d2      	uxtb	r2, r2
 800ea1e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea24:	1c5a      	adds	r2, r3, #1
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ea2e:	b29b      	uxth	r3, r3
 800ea30:	3b01      	subs	r3, #1
 800ea32:	b29a      	uxth	r2, r3
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ea38:	e011      	b.n	800ea5e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ea3a:	f7fb f9d9 	bl	8009df0 <HAL_GetTick>
 800ea3e:	4602      	mov	r2, r0
 800ea40:	693b      	ldr	r3, [r7, #16]
 800ea42:	1ad3      	subs	r3, r2, r3
 800ea44:	683a      	ldr	r2, [r7, #0]
 800ea46:	429a      	cmp	r2, r3
 800ea48:	d803      	bhi.n	800ea52 <HAL_SPI_Receive+0x156>
 800ea4a:	683b      	ldr	r3, [r7, #0]
 800ea4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea50:	d102      	bne.n	800ea58 <HAL_SPI_Receive+0x15c>
 800ea52:	683b      	ldr	r3, [r7, #0]
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d102      	bne.n	800ea5e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800ea58:	2303      	movs	r3, #3
 800ea5a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800ea5c:	e04a      	b.n	800eaf4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ea62:	b29b      	uxth	r3, r3
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d1cb      	bne.n	800ea00 <HAL_SPI_Receive+0x104>
 800ea68:	e031      	b.n	800eace <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	689b      	ldr	r3, [r3, #8]
 800ea70:	f003 0301 	and.w	r3, r3, #1
 800ea74:	2b01      	cmp	r3, #1
 800ea76:	d113      	bne.n	800eaa0 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	68da      	ldr	r2, [r3, #12]
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea82:	b292      	uxth	r2, r2
 800ea84:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea8a:	1c9a      	adds	r2, r3, #2
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ea94:	b29b      	uxth	r3, r3
 800ea96:	3b01      	subs	r3, #1
 800ea98:	b29a      	uxth	r2, r3
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ea9e:	e011      	b.n	800eac4 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eaa0:	f7fb f9a6 	bl	8009df0 <HAL_GetTick>
 800eaa4:	4602      	mov	r2, r0
 800eaa6:	693b      	ldr	r3, [r7, #16]
 800eaa8:	1ad3      	subs	r3, r2, r3
 800eaaa:	683a      	ldr	r2, [r7, #0]
 800eaac:	429a      	cmp	r2, r3
 800eaae:	d803      	bhi.n	800eab8 <HAL_SPI_Receive+0x1bc>
 800eab0:	683b      	ldr	r3, [r7, #0]
 800eab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eab6:	d102      	bne.n	800eabe <HAL_SPI_Receive+0x1c2>
 800eab8:	683b      	ldr	r3, [r7, #0]
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d102      	bne.n	800eac4 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800eabe:	2303      	movs	r3, #3
 800eac0:	75fb      	strb	r3, [r7, #23]
          goto error;
 800eac2:	e017      	b.n	800eaf4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eac8:	b29b      	uxth	r3, r3
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d1cd      	bne.n	800ea6a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800eace:	693a      	ldr	r2, [r7, #16]
 800ead0:	6839      	ldr	r1, [r7, #0]
 800ead2:	68f8      	ldr	r0, [r7, #12]
 800ead4:	f000 fa27 	bl	800ef26 <SPI_EndRxTransaction>
 800ead8:	4603      	mov	r3, r0
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d002      	beq.n	800eae4 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	2220      	movs	r2, #32
 800eae2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d002      	beq.n	800eaf2 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800eaec:	2301      	movs	r3, #1
 800eaee:	75fb      	strb	r3, [r7, #23]
 800eaf0:	e000      	b.n	800eaf4 <HAL_SPI_Receive+0x1f8>
  }

error :
 800eaf2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	2201      	movs	r2, #1
 800eaf8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	2200      	movs	r2, #0
 800eb00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800eb04:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb06:	4618      	mov	r0, r3
 800eb08:	3718      	adds	r7, #24
 800eb0a:	46bd      	mov	sp, r7
 800eb0c:	bd80      	pop	{r7, pc}

0800eb0e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800eb0e:	b580      	push	{r7, lr}
 800eb10:	b08c      	sub	sp, #48	; 0x30
 800eb12:	af00      	add	r7, sp, #0
 800eb14:	60f8      	str	r0, [r7, #12]
 800eb16:	60b9      	str	r1, [r7, #8]
 800eb18:	607a      	str	r2, [r7, #4]
 800eb1a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800eb1c:	2301      	movs	r3, #1
 800eb1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800eb20:	2300      	movs	r3, #0
 800eb22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800eb2c:	2b01      	cmp	r3, #1
 800eb2e:	d101      	bne.n	800eb34 <HAL_SPI_TransmitReceive+0x26>
 800eb30:	2302      	movs	r3, #2
 800eb32:	e18a      	b.n	800ee4a <HAL_SPI_TransmitReceive+0x33c>
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	2201      	movs	r2, #1
 800eb38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800eb3c:	f7fb f958 	bl	8009df0 <HAL_GetTick>
 800eb40:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800eb48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	685b      	ldr	r3, [r3, #4]
 800eb50:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800eb52:	887b      	ldrh	r3, [r7, #2]
 800eb54:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800eb56:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800eb5a:	2b01      	cmp	r3, #1
 800eb5c:	d00f      	beq.n	800eb7e <HAL_SPI_TransmitReceive+0x70>
 800eb5e:	69fb      	ldr	r3, [r7, #28]
 800eb60:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800eb64:	d107      	bne.n	800eb76 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	689b      	ldr	r3, [r3, #8]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d103      	bne.n	800eb76 <HAL_SPI_TransmitReceive+0x68>
 800eb6e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800eb72:	2b04      	cmp	r3, #4
 800eb74:	d003      	beq.n	800eb7e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800eb76:	2302      	movs	r3, #2
 800eb78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800eb7c:	e15b      	b.n	800ee36 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800eb7e:	68bb      	ldr	r3, [r7, #8]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d005      	beq.n	800eb90 <HAL_SPI_TransmitReceive+0x82>
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d002      	beq.n	800eb90 <HAL_SPI_TransmitReceive+0x82>
 800eb8a:	887b      	ldrh	r3, [r7, #2]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d103      	bne.n	800eb98 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800eb90:	2301      	movs	r3, #1
 800eb92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800eb96:	e14e      	b.n	800ee36 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800eb9e:	b2db      	uxtb	r3, r3
 800eba0:	2b04      	cmp	r3, #4
 800eba2:	d003      	beq.n	800ebac <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	2205      	movs	r2, #5
 800eba8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	2200      	movs	r2, #0
 800ebb0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	687a      	ldr	r2, [r7, #4]
 800ebb6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	887a      	ldrh	r2, [r7, #2]
 800ebbc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	887a      	ldrh	r2, [r7, #2]
 800ebc2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	68ba      	ldr	r2, [r7, #8]
 800ebc8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	887a      	ldrh	r2, [r7, #2]
 800ebce:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	887a      	ldrh	r2, [r7, #2]
 800ebd4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	2200      	movs	r2, #0
 800ebda:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	2200      	movs	r2, #0
 800ebe0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ebec:	2b40      	cmp	r3, #64	; 0x40
 800ebee:	d007      	beq.n	800ec00 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	681a      	ldr	r2, [r3, #0]
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ebfe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	68db      	ldr	r3, [r3, #12]
 800ec04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ec08:	d178      	bne.n	800ecfc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	685b      	ldr	r3, [r3, #4]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d002      	beq.n	800ec18 <HAL_SPI_TransmitReceive+0x10a>
 800ec12:	8b7b      	ldrh	r3, [r7, #26]
 800ec14:	2b01      	cmp	r3, #1
 800ec16:	d166      	bne.n	800ece6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec1c:	881a      	ldrh	r2, [r3, #0]
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec28:	1c9a      	adds	r2, r3, #2
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ec32:	b29b      	uxth	r3, r3
 800ec34:	3b01      	subs	r3, #1
 800ec36:	b29a      	uxth	r2, r3
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ec3c:	e053      	b.n	800ece6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	689b      	ldr	r3, [r3, #8]
 800ec44:	f003 0302 	and.w	r3, r3, #2
 800ec48:	2b02      	cmp	r3, #2
 800ec4a:	d11b      	bne.n	800ec84 <HAL_SPI_TransmitReceive+0x176>
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ec50:	b29b      	uxth	r3, r3
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d016      	beq.n	800ec84 <HAL_SPI_TransmitReceive+0x176>
 800ec56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec58:	2b01      	cmp	r3, #1
 800ec5a:	d113      	bne.n	800ec84 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec60:	881a      	ldrh	r2, [r3, #0]
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec6c:	1c9a      	adds	r2, r3, #2
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ec76:	b29b      	uxth	r3, r3
 800ec78:	3b01      	subs	r3, #1
 800ec7a:	b29a      	uxth	r2, r3
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ec80:	2300      	movs	r3, #0
 800ec82:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ec84:	68fb      	ldr	r3, [r7, #12]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	689b      	ldr	r3, [r3, #8]
 800ec8a:	f003 0301 	and.w	r3, r3, #1
 800ec8e:	2b01      	cmp	r3, #1
 800ec90:	d119      	bne.n	800ecc6 <HAL_SPI_TransmitReceive+0x1b8>
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ec96:	b29b      	uxth	r3, r3
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d014      	beq.n	800ecc6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	68da      	ldr	r2, [r3, #12]
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eca6:	b292      	uxth	r2, r2
 800eca8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ecae:	1c9a      	adds	r2, r3, #2
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ecb8:	b29b      	uxth	r3, r3
 800ecba:	3b01      	subs	r3, #1
 800ecbc:	b29a      	uxth	r2, r3
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ecc2:	2301      	movs	r3, #1
 800ecc4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ecc6:	f7fb f893 	bl	8009df0 <HAL_GetTick>
 800ecca:	4602      	mov	r2, r0
 800eccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecce:	1ad3      	subs	r3, r2, r3
 800ecd0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ecd2:	429a      	cmp	r2, r3
 800ecd4:	d807      	bhi.n	800ece6 <HAL_SPI_TransmitReceive+0x1d8>
 800ecd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecdc:	d003      	beq.n	800ece6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800ecde:	2303      	movs	r3, #3
 800ece0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800ece4:	e0a7      	b.n	800ee36 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ecea:	b29b      	uxth	r3, r3
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d1a6      	bne.n	800ec3e <HAL_SPI_TransmitReceive+0x130>
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ecf4:	b29b      	uxth	r3, r3
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d1a1      	bne.n	800ec3e <HAL_SPI_TransmitReceive+0x130>
 800ecfa:	e07c      	b.n	800edf6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	685b      	ldr	r3, [r3, #4]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d002      	beq.n	800ed0a <HAL_SPI_TransmitReceive+0x1fc>
 800ed04:	8b7b      	ldrh	r3, [r7, #26]
 800ed06:	2b01      	cmp	r3, #1
 800ed08:	d16b      	bne.n	800ede2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	330c      	adds	r3, #12
 800ed14:	7812      	ldrb	r2, [r2, #0]
 800ed16:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed1c:	1c5a      	adds	r2, r3, #1
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ed26:	b29b      	uxth	r3, r3
 800ed28:	3b01      	subs	r3, #1
 800ed2a:	b29a      	uxth	r2, r3
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ed30:	e057      	b.n	800ede2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	689b      	ldr	r3, [r3, #8]
 800ed38:	f003 0302 	and.w	r3, r3, #2
 800ed3c:	2b02      	cmp	r3, #2
 800ed3e:	d11c      	bne.n	800ed7a <HAL_SPI_TransmitReceive+0x26c>
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ed44:	b29b      	uxth	r3, r3
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d017      	beq.n	800ed7a <HAL_SPI_TransmitReceive+0x26c>
 800ed4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed4c:	2b01      	cmp	r3, #1
 800ed4e:	d114      	bne.n	800ed7a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	330c      	adds	r3, #12
 800ed5a:	7812      	ldrb	r2, [r2, #0]
 800ed5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed62:	1c5a      	adds	r2, r3, #1
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ed6c:	b29b      	uxth	r3, r3
 800ed6e:	3b01      	subs	r3, #1
 800ed70:	b29a      	uxth	r2, r3
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ed76:	2300      	movs	r3, #0
 800ed78:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	689b      	ldr	r3, [r3, #8]
 800ed80:	f003 0301 	and.w	r3, r3, #1
 800ed84:	2b01      	cmp	r3, #1
 800ed86:	d119      	bne.n	800edbc <HAL_SPI_TransmitReceive+0x2ae>
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ed8c:	b29b      	uxth	r3, r3
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d014      	beq.n	800edbc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	68da      	ldr	r2, [r3, #12]
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed9c:	b2d2      	uxtb	r2, r2
 800ed9e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eda4:	1c5a      	adds	r2, r3, #1
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800edae:	b29b      	uxth	r3, r3
 800edb0:	3b01      	subs	r3, #1
 800edb2:	b29a      	uxth	r2, r3
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800edb8:	2301      	movs	r3, #1
 800edba:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800edbc:	f7fb f818 	bl	8009df0 <HAL_GetTick>
 800edc0:	4602      	mov	r2, r0
 800edc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edc4:	1ad3      	subs	r3, r2, r3
 800edc6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800edc8:	429a      	cmp	r2, r3
 800edca:	d803      	bhi.n	800edd4 <HAL_SPI_TransmitReceive+0x2c6>
 800edcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edd2:	d102      	bne.n	800edda <HAL_SPI_TransmitReceive+0x2cc>
 800edd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d103      	bne.n	800ede2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800edda:	2303      	movs	r3, #3
 800eddc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800ede0:	e029      	b.n	800ee36 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ede6:	b29b      	uxth	r3, r3
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d1a2      	bne.n	800ed32 <HAL_SPI_TransmitReceive+0x224>
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800edf0:	b29b      	uxth	r3, r3
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d19d      	bne.n	800ed32 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800edf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800edf8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800edfa:	68f8      	ldr	r0, [r7, #12]
 800edfc:	f000 f8f8 	bl	800eff0 <SPI_EndRxTxTransaction>
 800ee00:	4603      	mov	r3, r0
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d006      	beq.n	800ee14 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800ee06:	2301      	movs	r3, #1
 800ee08:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	2220      	movs	r2, #32
 800ee10:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800ee12:	e010      	b.n	800ee36 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	689b      	ldr	r3, [r3, #8]
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d10b      	bne.n	800ee34 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	617b      	str	r3, [r7, #20]
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	68db      	ldr	r3, [r3, #12]
 800ee26:	617b      	str	r3, [r7, #20]
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	689b      	ldr	r3, [r3, #8]
 800ee2e:	617b      	str	r3, [r7, #20]
 800ee30:	697b      	ldr	r3, [r7, #20]
 800ee32:	e000      	b.n	800ee36 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800ee34:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ee36:	68fb      	ldr	r3, [r7, #12]
 800ee38:	2201      	movs	r2, #1
 800ee3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	2200      	movs	r2, #0
 800ee42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ee46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	3730      	adds	r7, #48	; 0x30
 800ee4e:	46bd      	mov	sp, r7
 800ee50:	bd80      	pop	{r7, pc}

0800ee52 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ee52:	b580      	push	{r7, lr}
 800ee54:	b084      	sub	sp, #16
 800ee56:	af00      	add	r7, sp, #0
 800ee58:	60f8      	str	r0, [r7, #12]
 800ee5a:	60b9      	str	r1, [r7, #8]
 800ee5c:	603b      	str	r3, [r7, #0]
 800ee5e:	4613      	mov	r3, r2
 800ee60:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ee62:	e04c      	b.n	800eefe <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ee64:	683b      	ldr	r3, [r7, #0]
 800ee66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee6a:	d048      	beq.n	800eefe <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800ee6c:	f7fa ffc0 	bl	8009df0 <HAL_GetTick>
 800ee70:	4602      	mov	r2, r0
 800ee72:	69bb      	ldr	r3, [r7, #24]
 800ee74:	1ad3      	subs	r3, r2, r3
 800ee76:	683a      	ldr	r2, [r7, #0]
 800ee78:	429a      	cmp	r2, r3
 800ee7a:	d902      	bls.n	800ee82 <SPI_WaitFlagStateUntilTimeout+0x30>
 800ee7c:	683b      	ldr	r3, [r7, #0]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d13d      	bne.n	800eefe <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	685a      	ldr	r2, [r3, #4]
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ee90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	685b      	ldr	r3, [r3, #4]
 800ee96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ee9a:	d111      	bne.n	800eec0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	689b      	ldr	r3, [r3, #8]
 800eea0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eea4:	d004      	beq.n	800eeb0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	689b      	ldr	r3, [r3, #8]
 800eeaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eeae:	d107      	bne.n	800eec0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	681a      	ldr	r2, [r3, #0]
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800eebe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eec4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800eec8:	d10f      	bne.n	800eeea <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	681a      	ldr	r2, [r3, #0]
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800eed8:	601a      	str	r2, [r3, #0]
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	681a      	ldr	r2, [r3, #0]
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800eee8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	2201      	movs	r2, #1
 800eeee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	2200      	movs	r2, #0
 800eef6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800eefa:	2303      	movs	r3, #3
 800eefc:	e00f      	b.n	800ef1e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	689a      	ldr	r2, [r3, #8]
 800ef04:	68bb      	ldr	r3, [r7, #8]
 800ef06:	4013      	ands	r3, r2
 800ef08:	68ba      	ldr	r2, [r7, #8]
 800ef0a:	429a      	cmp	r2, r3
 800ef0c:	bf0c      	ite	eq
 800ef0e:	2301      	moveq	r3, #1
 800ef10:	2300      	movne	r3, #0
 800ef12:	b2db      	uxtb	r3, r3
 800ef14:	461a      	mov	r2, r3
 800ef16:	79fb      	ldrb	r3, [r7, #7]
 800ef18:	429a      	cmp	r2, r3
 800ef1a:	d1a3      	bne.n	800ee64 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800ef1c:	2300      	movs	r3, #0
}
 800ef1e:	4618      	mov	r0, r3
 800ef20:	3710      	adds	r7, #16
 800ef22:	46bd      	mov	sp, r7
 800ef24:	bd80      	pop	{r7, pc}

0800ef26 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ef26:	b580      	push	{r7, lr}
 800ef28:	b086      	sub	sp, #24
 800ef2a:	af02      	add	r7, sp, #8
 800ef2c:	60f8      	str	r0, [r7, #12]
 800ef2e:	60b9      	str	r1, [r7, #8]
 800ef30:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	685b      	ldr	r3, [r3, #4]
 800ef36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ef3a:	d111      	bne.n	800ef60 <SPI_EndRxTransaction+0x3a>
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	689b      	ldr	r3, [r3, #8]
 800ef40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ef44:	d004      	beq.n	800ef50 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	689b      	ldr	r3, [r3, #8]
 800ef4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ef4e:	d107      	bne.n	800ef60 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	681a      	ldr	r2, [r3, #0]
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ef5e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ef60:	68fb      	ldr	r3, [r7, #12]
 800ef62:	685b      	ldr	r3, [r3, #4]
 800ef64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ef68:	d12a      	bne.n	800efc0 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	689b      	ldr	r3, [r3, #8]
 800ef6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ef72:	d012      	beq.n	800ef9a <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	9300      	str	r3, [sp, #0]
 800ef78:	68bb      	ldr	r3, [r7, #8]
 800ef7a:	2200      	movs	r2, #0
 800ef7c:	2180      	movs	r1, #128	; 0x80
 800ef7e:	68f8      	ldr	r0, [r7, #12]
 800ef80:	f7ff ff67 	bl	800ee52 <SPI_WaitFlagStateUntilTimeout>
 800ef84:	4603      	mov	r3, r0
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d02d      	beq.n	800efe6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ef8e:	f043 0220 	orr.w	r2, r3, #32
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ef96:	2303      	movs	r3, #3
 800ef98:	e026      	b.n	800efe8 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	9300      	str	r3, [sp, #0]
 800ef9e:	68bb      	ldr	r3, [r7, #8]
 800efa0:	2200      	movs	r2, #0
 800efa2:	2101      	movs	r1, #1
 800efa4:	68f8      	ldr	r0, [r7, #12]
 800efa6:	f7ff ff54 	bl	800ee52 <SPI_WaitFlagStateUntilTimeout>
 800efaa:	4603      	mov	r3, r0
 800efac:	2b00      	cmp	r3, #0
 800efae:	d01a      	beq.n	800efe6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800efb4:	f043 0220 	orr.w	r2, r3, #32
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800efbc:	2303      	movs	r3, #3
 800efbe:	e013      	b.n	800efe8 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	9300      	str	r3, [sp, #0]
 800efc4:	68bb      	ldr	r3, [r7, #8]
 800efc6:	2200      	movs	r2, #0
 800efc8:	2101      	movs	r1, #1
 800efca:	68f8      	ldr	r0, [r7, #12]
 800efcc:	f7ff ff41 	bl	800ee52 <SPI_WaitFlagStateUntilTimeout>
 800efd0:	4603      	mov	r3, r0
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d007      	beq.n	800efe6 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800efda:	f043 0220 	orr.w	r2, r3, #32
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800efe2:	2303      	movs	r3, #3
 800efe4:	e000      	b.n	800efe8 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800efe6:	2300      	movs	r3, #0
}
 800efe8:	4618      	mov	r0, r3
 800efea:	3710      	adds	r7, #16
 800efec:	46bd      	mov	sp, r7
 800efee:	bd80      	pop	{r7, pc}

0800eff0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800eff0:	b580      	push	{r7, lr}
 800eff2:	b088      	sub	sp, #32
 800eff4:	af02      	add	r7, sp, #8
 800eff6:	60f8      	str	r0, [r7, #12]
 800eff8:	60b9      	str	r1, [r7, #8]
 800effa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800effc:	4b1b      	ldr	r3, [pc, #108]	; (800f06c <SPI_EndRxTxTransaction+0x7c>)
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	4a1b      	ldr	r2, [pc, #108]	; (800f070 <SPI_EndRxTxTransaction+0x80>)
 800f002:	fba2 2303 	umull	r2, r3, r2, r3
 800f006:	0d5b      	lsrs	r3, r3, #21
 800f008:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f00c:	fb02 f303 	mul.w	r3, r2, r3
 800f010:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	685b      	ldr	r3, [r3, #4]
 800f016:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f01a:	d112      	bne.n	800f042 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	9300      	str	r3, [sp, #0]
 800f020:	68bb      	ldr	r3, [r7, #8]
 800f022:	2200      	movs	r2, #0
 800f024:	2180      	movs	r1, #128	; 0x80
 800f026:	68f8      	ldr	r0, [r7, #12]
 800f028:	f7ff ff13 	bl	800ee52 <SPI_WaitFlagStateUntilTimeout>
 800f02c:	4603      	mov	r3, r0
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d016      	beq.n	800f060 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f036:	f043 0220 	orr.w	r2, r3, #32
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800f03e:	2303      	movs	r3, #3
 800f040:	e00f      	b.n	800f062 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800f042:	697b      	ldr	r3, [r7, #20]
 800f044:	2b00      	cmp	r3, #0
 800f046:	d00a      	beq.n	800f05e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800f048:	697b      	ldr	r3, [r7, #20]
 800f04a:	3b01      	subs	r3, #1
 800f04c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	689b      	ldr	r3, [r3, #8]
 800f054:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f058:	2b80      	cmp	r3, #128	; 0x80
 800f05a:	d0f2      	beq.n	800f042 <SPI_EndRxTxTransaction+0x52>
 800f05c:	e000      	b.n	800f060 <SPI_EndRxTxTransaction+0x70>
        break;
 800f05e:	bf00      	nop
  }

  return HAL_OK;
 800f060:	2300      	movs	r3, #0
}
 800f062:	4618      	mov	r0, r3
 800f064:	3718      	adds	r7, #24
 800f066:	46bd      	mov	sp, r7
 800f068:	bd80      	pop	{r7, pc}
 800f06a:	bf00      	nop
 800f06c:	20000000 	.word	0x20000000
 800f070:	165e9f81 	.word	0x165e9f81

0800f074 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f074:	b580      	push	{r7, lr}
 800f076:	b082      	sub	sp, #8
 800f078:	af00      	add	r7, sp, #0
 800f07a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d101      	bne.n	800f086 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f082:	2301      	movs	r3, #1
 800f084:	e01d      	b.n	800f0c2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f08c:	b2db      	uxtb	r3, r3
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d106      	bne.n	800f0a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	2200      	movs	r2, #0
 800f096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f09a:	6878      	ldr	r0, [r7, #4]
 800f09c:	f7f8 fa06 	bl	80074ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	2202      	movs	r2, #2
 800f0a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	681a      	ldr	r2, [r3, #0]
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	3304      	adds	r3, #4
 800f0b0:	4619      	mov	r1, r3
 800f0b2:	4610      	mov	r0, r2
 800f0b4:	f000 fb56 	bl	800f764 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	2201      	movs	r2, #1
 800f0bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f0c0:	2300      	movs	r3, #0
}
 800f0c2:	4618      	mov	r0, r3
 800f0c4:	3708      	adds	r7, #8
 800f0c6:	46bd      	mov	sp, r7
 800f0c8:	bd80      	pop	{r7, pc}

0800f0ca <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f0ca:	b480      	push	{r7}
 800f0cc:	b085      	sub	sp, #20
 800f0ce:	af00      	add	r7, sp, #0
 800f0d0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	68da      	ldr	r2, [r3, #12]
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	f042 0201 	orr.w	r2, r2, #1
 800f0e0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	689b      	ldr	r3, [r3, #8]
 800f0e8:	f003 0307 	and.w	r3, r3, #7
 800f0ec:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	2b06      	cmp	r3, #6
 800f0f2:	d007      	beq.n	800f104 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	681a      	ldr	r2, [r3, #0]
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	f042 0201 	orr.w	r2, r2, #1
 800f102:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f104:	2300      	movs	r3, #0
}
 800f106:	4618      	mov	r0, r3
 800f108:	3714      	adds	r7, #20
 800f10a:	46bd      	mov	sp, r7
 800f10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f110:	4770      	bx	lr

0800f112 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f112:	b580      	push	{r7, lr}
 800f114:	b082      	sub	sp, #8
 800f116:	af00      	add	r7, sp, #0
 800f118:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d101      	bne.n	800f124 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f120:	2301      	movs	r3, #1
 800f122:	e01d      	b.n	800f160 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f12a:	b2db      	uxtb	r3, r3
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d106      	bne.n	800f13e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	2200      	movs	r2, #0
 800f134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f138:	6878      	ldr	r0, [r7, #4]
 800f13a:	f7f8 f943 	bl	80073c4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	2202      	movs	r2, #2
 800f142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	681a      	ldr	r2, [r3, #0]
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	3304      	adds	r3, #4
 800f14e:	4619      	mov	r1, r3
 800f150:	4610      	mov	r0, r2
 800f152:	f000 fb07 	bl	800f764 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	2201      	movs	r2, #1
 800f15a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f15e:	2300      	movs	r3, #0
}
 800f160:	4618      	mov	r0, r3
 800f162:	3708      	adds	r7, #8
 800f164:	46bd      	mov	sp, r7
 800f166:	bd80      	pop	{r7, pc}

0800f168 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f168:	b580      	push	{r7, lr}
 800f16a:	b084      	sub	sp, #16
 800f16c:	af00      	add	r7, sp, #0
 800f16e:	6078      	str	r0, [r7, #4]
 800f170:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	2201      	movs	r2, #1
 800f178:	6839      	ldr	r1, [r7, #0]
 800f17a:	4618      	mov	r0, r3
 800f17c:	f000 fd42 	bl	800fc04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	4a15      	ldr	r2, [pc, #84]	; (800f1dc <HAL_TIM_PWM_Start+0x74>)
 800f186:	4293      	cmp	r3, r2
 800f188:	d004      	beq.n	800f194 <HAL_TIM_PWM_Start+0x2c>
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	4a14      	ldr	r2, [pc, #80]	; (800f1e0 <HAL_TIM_PWM_Start+0x78>)
 800f190:	4293      	cmp	r3, r2
 800f192:	d101      	bne.n	800f198 <HAL_TIM_PWM_Start+0x30>
 800f194:	2301      	movs	r3, #1
 800f196:	e000      	b.n	800f19a <HAL_TIM_PWM_Start+0x32>
 800f198:	2300      	movs	r3, #0
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d007      	beq.n	800f1ae <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f1ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	689b      	ldr	r3, [r3, #8]
 800f1b4:	f003 0307 	and.w	r3, r3, #7
 800f1b8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	2b06      	cmp	r3, #6
 800f1be:	d007      	beq.n	800f1d0 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	681a      	ldr	r2, [r3, #0]
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	f042 0201 	orr.w	r2, r2, #1
 800f1ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f1d0:	2300      	movs	r3, #0
}
 800f1d2:	4618      	mov	r0, r3
 800f1d4:	3710      	adds	r7, #16
 800f1d6:	46bd      	mov	sp, r7
 800f1d8:	bd80      	pop	{r7, pc}
 800f1da:	bf00      	nop
 800f1dc:	40010000 	.word	0x40010000
 800f1e0:	40010400 	.word	0x40010400

0800f1e4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800f1e4:	b580      	push	{r7, lr}
 800f1e6:	b086      	sub	sp, #24
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	6078      	str	r0, [r7, #4]
 800f1ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d101      	bne.n	800f1f8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800f1f4:	2301      	movs	r3, #1
 800f1f6:	e083      	b.n	800f300 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f1fe:	b2db      	uxtb	r3, r3
 800f200:	2b00      	cmp	r3, #0
 800f202:	d106      	bne.n	800f212 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	2200      	movs	r2, #0
 800f208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800f20c:	6878      	ldr	r0, [r7, #4]
 800f20e:	f7f8 f9dd 	bl	80075cc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	2202      	movs	r2, #2
 800f216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	689b      	ldr	r3, [r3, #8]
 800f220:	687a      	ldr	r2, [r7, #4]
 800f222:	6812      	ldr	r2, [r2, #0]
 800f224:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f228:	f023 0307 	bic.w	r3, r3, #7
 800f22c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	681a      	ldr	r2, [r3, #0]
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	3304      	adds	r3, #4
 800f236:	4619      	mov	r1, r3
 800f238:	4610      	mov	r0, r2
 800f23a:	f000 fa93 	bl	800f764 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	689b      	ldr	r3, [r3, #8]
 800f244:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	699b      	ldr	r3, [r3, #24]
 800f24c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	6a1b      	ldr	r3, [r3, #32]
 800f254:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800f256:	683b      	ldr	r3, [r7, #0]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	697a      	ldr	r2, [r7, #20]
 800f25c:	4313      	orrs	r3, r2
 800f25e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800f260:	693b      	ldr	r3, [r7, #16]
 800f262:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f266:	f023 0303 	bic.w	r3, r3, #3
 800f26a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800f26c:	683b      	ldr	r3, [r7, #0]
 800f26e:	689a      	ldr	r2, [r3, #8]
 800f270:	683b      	ldr	r3, [r7, #0]
 800f272:	699b      	ldr	r3, [r3, #24]
 800f274:	021b      	lsls	r3, r3, #8
 800f276:	4313      	orrs	r3, r2
 800f278:	693a      	ldr	r2, [r7, #16]
 800f27a:	4313      	orrs	r3, r2
 800f27c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800f27e:	693b      	ldr	r3, [r7, #16]
 800f280:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800f284:	f023 030c 	bic.w	r3, r3, #12
 800f288:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800f28a:	693b      	ldr	r3, [r7, #16]
 800f28c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f290:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f294:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800f296:	683b      	ldr	r3, [r7, #0]
 800f298:	68da      	ldr	r2, [r3, #12]
 800f29a:	683b      	ldr	r3, [r7, #0]
 800f29c:	69db      	ldr	r3, [r3, #28]
 800f29e:	021b      	lsls	r3, r3, #8
 800f2a0:	4313      	orrs	r3, r2
 800f2a2:	693a      	ldr	r2, [r7, #16]
 800f2a4:	4313      	orrs	r3, r2
 800f2a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800f2a8:	683b      	ldr	r3, [r7, #0]
 800f2aa:	691b      	ldr	r3, [r3, #16]
 800f2ac:	011a      	lsls	r2, r3, #4
 800f2ae:	683b      	ldr	r3, [r7, #0]
 800f2b0:	6a1b      	ldr	r3, [r3, #32]
 800f2b2:	031b      	lsls	r3, r3, #12
 800f2b4:	4313      	orrs	r3, r2
 800f2b6:	693a      	ldr	r2, [r7, #16]
 800f2b8:	4313      	orrs	r3, r2
 800f2ba:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800f2c2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800f2ca:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800f2cc:	683b      	ldr	r3, [r7, #0]
 800f2ce:	685a      	ldr	r2, [r3, #4]
 800f2d0:	683b      	ldr	r3, [r7, #0]
 800f2d2:	695b      	ldr	r3, [r3, #20]
 800f2d4:	011b      	lsls	r3, r3, #4
 800f2d6:	4313      	orrs	r3, r2
 800f2d8:	68fa      	ldr	r2, [r7, #12]
 800f2da:	4313      	orrs	r3, r2
 800f2dc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	697a      	ldr	r2, [r7, #20]
 800f2e4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	693a      	ldr	r2, [r7, #16]
 800f2ec:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	68fa      	ldr	r2, [r7, #12]
 800f2f4:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	2201      	movs	r2, #1
 800f2fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f2fe:	2300      	movs	r3, #0
}
 800f300:	4618      	mov	r0, r3
 800f302:	3718      	adds	r7, #24
 800f304:	46bd      	mov	sp, r7
 800f306:	bd80      	pop	{r7, pc}

0800f308 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b082      	sub	sp, #8
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
 800f310:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800f312:	683b      	ldr	r3, [r7, #0]
 800f314:	2b00      	cmp	r3, #0
 800f316:	d002      	beq.n	800f31e <HAL_TIM_Encoder_Start+0x16>
 800f318:	2b04      	cmp	r3, #4
 800f31a:	d008      	beq.n	800f32e <HAL_TIM_Encoder_Start+0x26>
 800f31c:	e00f      	b.n	800f33e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	2201      	movs	r2, #1
 800f324:	2100      	movs	r1, #0
 800f326:	4618      	mov	r0, r3
 800f328:	f000 fc6c 	bl	800fc04 <TIM_CCxChannelCmd>
      break;
 800f32c:	e016      	b.n	800f35c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	2201      	movs	r2, #1
 800f334:	2104      	movs	r1, #4
 800f336:	4618      	mov	r0, r3
 800f338:	f000 fc64 	bl	800fc04 <TIM_CCxChannelCmd>
      break;
 800f33c:	e00e      	b.n	800f35c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	2201      	movs	r2, #1
 800f344:	2100      	movs	r1, #0
 800f346:	4618      	mov	r0, r3
 800f348:	f000 fc5c 	bl	800fc04 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	2201      	movs	r2, #1
 800f352:	2104      	movs	r1, #4
 800f354:	4618      	mov	r0, r3
 800f356:	f000 fc55 	bl	800fc04 <TIM_CCxChannelCmd>
      break;
 800f35a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	681a      	ldr	r2, [r3, #0]
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	f042 0201 	orr.w	r2, r2, #1
 800f36a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800f36c:	2300      	movs	r3, #0
}
 800f36e:	4618      	mov	r0, r3
 800f370:	3708      	adds	r7, #8
 800f372:	46bd      	mov	sp, r7
 800f374:	bd80      	pop	{r7, pc}

0800f376 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f376:	b580      	push	{r7, lr}
 800f378:	b082      	sub	sp, #8
 800f37a:	af00      	add	r7, sp, #0
 800f37c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	691b      	ldr	r3, [r3, #16]
 800f384:	f003 0302 	and.w	r3, r3, #2
 800f388:	2b02      	cmp	r3, #2
 800f38a:	d122      	bne.n	800f3d2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	68db      	ldr	r3, [r3, #12]
 800f392:	f003 0302 	and.w	r3, r3, #2
 800f396:	2b02      	cmp	r3, #2
 800f398:	d11b      	bne.n	800f3d2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	f06f 0202 	mvn.w	r2, #2
 800f3a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	2201      	movs	r2, #1
 800f3a8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	699b      	ldr	r3, [r3, #24]
 800f3b0:	f003 0303 	and.w	r3, r3, #3
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d003      	beq.n	800f3c0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f3b8:	6878      	ldr	r0, [r7, #4]
 800f3ba:	f000 f9b5 	bl	800f728 <HAL_TIM_IC_CaptureCallback>
 800f3be:	e005      	b.n	800f3cc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f3c0:	6878      	ldr	r0, [r7, #4]
 800f3c2:	f000 f9a7 	bl	800f714 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f3c6:	6878      	ldr	r0, [r7, #4]
 800f3c8:	f000 f9b8 	bl	800f73c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	691b      	ldr	r3, [r3, #16]
 800f3d8:	f003 0304 	and.w	r3, r3, #4
 800f3dc:	2b04      	cmp	r3, #4
 800f3de:	d122      	bne.n	800f426 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	68db      	ldr	r3, [r3, #12]
 800f3e6:	f003 0304 	and.w	r3, r3, #4
 800f3ea:	2b04      	cmp	r3, #4
 800f3ec:	d11b      	bne.n	800f426 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	f06f 0204 	mvn.w	r2, #4
 800f3f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	2202      	movs	r2, #2
 800f3fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	699b      	ldr	r3, [r3, #24]
 800f404:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d003      	beq.n	800f414 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f40c:	6878      	ldr	r0, [r7, #4]
 800f40e:	f000 f98b 	bl	800f728 <HAL_TIM_IC_CaptureCallback>
 800f412:	e005      	b.n	800f420 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f414:	6878      	ldr	r0, [r7, #4]
 800f416:	f000 f97d 	bl	800f714 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f41a:	6878      	ldr	r0, [r7, #4]
 800f41c:	f000 f98e 	bl	800f73c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	2200      	movs	r2, #0
 800f424:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	691b      	ldr	r3, [r3, #16]
 800f42c:	f003 0308 	and.w	r3, r3, #8
 800f430:	2b08      	cmp	r3, #8
 800f432:	d122      	bne.n	800f47a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	68db      	ldr	r3, [r3, #12]
 800f43a:	f003 0308 	and.w	r3, r3, #8
 800f43e:	2b08      	cmp	r3, #8
 800f440:	d11b      	bne.n	800f47a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	f06f 0208 	mvn.w	r2, #8
 800f44a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	2204      	movs	r2, #4
 800f450:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	681b      	ldr	r3, [r3, #0]
 800f456:	69db      	ldr	r3, [r3, #28]
 800f458:	f003 0303 	and.w	r3, r3, #3
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d003      	beq.n	800f468 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f460:	6878      	ldr	r0, [r7, #4]
 800f462:	f000 f961 	bl	800f728 <HAL_TIM_IC_CaptureCallback>
 800f466:	e005      	b.n	800f474 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f468:	6878      	ldr	r0, [r7, #4]
 800f46a:	f000 f953 	bl	800f714 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f46e:	6878      	ldr	r0, [r7, #4]
 800f470:	f000 f964 	bl	800f73c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	2200      	movs	r2, #0
 800f478:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	691b      	ldr	r3, [r3, #16]
 800f480:	f003 0310 	and.w	r3, r3, #16
 800f484:	2b10      	cmp	r3, #16
 800f486:	d122      	bne.n	800f4ce <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	68db      	ldr	r3, [r3, #12]
 800f48e:	f003 0310 	and.w	r3, r3, #16
 800f492:	2b10      	cmp	r3, #16
 800f494:	d11b      	bne.n	800f4ce <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	f06f 0210 	mvn.w	r2, #16
 800f49e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	2208      	movs	r2, #8
 800f4a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	69db      	ldr	r3, [r3, #28]
 800f4ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d003      	beq.n	800f4bc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f4b4:	6878      	ldr	r0, [r7, #4]
 800f4b6:	f000 f937 	bl	800f728 <HAL_TIM_IC_CaptureCallback>
 800f4ba:	e005      	b.n	800f4c8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f4bc:	6878      	ldr	r0, [r7, #4]
 800f4be:	f000 f929 	bl	800f714 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f4c2:	6878      	ldr	r0, [r7, #4]
 800f4c4:	f000 f93a 	bl	800f73c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	2200      	movs	r2, #0
 800f4cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	691b      	ldr	r3, [r3, #16]
 800f4d4:	f003 0301 	and.w	r3, r3, #1
 800f4d8:	2b01      	cmp	r3, #1
 800f4da:	d10e      	bne.n	800f4fa <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	68db      	ldr	r3, [r3, #12]
 800f4e2:	f003 0301 	and.w	r3, r3, #1
 800f4e6:	2b01      	cmp	r3, #1
 800f4e8:	d107      	bne.n	800f4fa <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	f06f 0201 	mvn.w	r2, #1
 800f4f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f4f4:	6878      	ldr	r0, [r7, #4]
 800f4f6:	f7f6 fd53 	bl	8005fa0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	691b      	ldr	r3, [r3, #16]
 800f500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f504:	2b80      	cmp	r3, #128	; 0x80
 800f506:	d10e      	bne.n	800f526 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	68db      	ldr	r3, [r3, #12]
 800f50e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f512:	2b80      	cmp	r3, #128	; 0x80
 800f514:	d107      	bne.n	800f526 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f51e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f520:	6878      	ldr	r0, [r7, #4]
 800f522:	f000 fc6d 	bl	800fe00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	691b      	ldr	r3, [r3, #16]
 800f52c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f530:	2b40      	cmp	r3, #64	; 0x40
 800f532:	d10e      	bne.n	800f552 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	681b      	ldr	r3, [r3, #0]
 800f538:	68db      	ldr	r3, [r3, #12]
 800f53a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f53e:	2b40      	cmp	r3, #64	; 0x40
 800f540:	d107      	bne.n	800f552 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f54a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f54c:	6878      	ldr	r0, [r7, #4]
 800f54e:	f000 f8ff 	bl	800f750 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	691b      	ldr	r3, [r3, #16]
 800f558:	f003 0320 	and.w	r3, r3, #32
 800f55c:	2b20      	cmp	r3, #32
 800f55e:	d10e      	bne.n	800f57e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	68db      	ldr	r3, [r3, #12]
 800f566:	f003 0320 	and.w	r3, r3, #32
 800f56a:	2b20      	cmp	r3, #32
 800f56c:	d107      	bne.n	800f57e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	f06f 0220 	mvn.w	r2, #32
 800f576:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f578:	6878      	ldr	r0, [r7, #4]
 800f57a:	f000 fc37 	bl	800fdec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f57e:	bf00      	nop
 800f580:	3708      	adds	r7, #8
 800f582:	46bd      	mov	sp, r7
 800f584:	bd80      	pop	{r7, pc}
	...

0800f588 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f588:	b580      	push	{r7, lr}
 800f58a:	b084      	sub	sp, #16
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	60f8      	str	r0, [r7, #12]
 800f590:	60b9      	str	r1, [r7, #8]
 800f592:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f59a:	2b01      	cmp	r3, #1
 800f59c:	d101      	bne.n	800f5a2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800f59e:	2302      	movs	r3, #2
 800f5a0:	e0b4      	b.n	800f70c <HAL_TIM_PWM_ConfigChannel+0x184>
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	2201      	movs	r2, #1
 800f5a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f5aa:	68fb      	ldr	r3, [r7, #12]
 800f5ac:	2202      	movs	r2, #2
 800f5ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	2b0c      	cmp	r3, #12
 800f5b6:	f200 809f 	bhi.w	800f6f8 <HAL_TIM_PWM_ConfigChannel+0x170>
 800f5ba:	a201      	add	r2, pc, #4	; (adr r2, 800f5c0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800f5bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5c0:	0800f5f5 	.word	0x0800f5f5
 800f5c4:	0800f6f9 	.word	0x0800f6f9
 800f5c8:	0800f6f9 	.word	0x0800f6f9
 800f5cc:	0800f6f9 	.word	0x0800f6f9
 800f5d0:	0800f635 	.word	0x0800f635
 800f5d4:	0800f6f9 	.word	0x0800f6f9
 800f5d8:	0800f6f9 	.word	0x0800f6f9
 800f5dc:	0800f6f9 	.word	0x0800f6f9
 800f5e0:	0800f677 	.word	0x0800f677
 800f5e4:	0800f6f9 	.word	0x0800f6f9
 800f5e8:	0800f6f9 	.word	0x0800f6f9
 800f5ec:	0800f6f9 	.word	0x0800f6f9
 800f5f0:	0800f6b7 	.word	0x0800f6b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	681b      	ldr	r3, [r3, #0]
 800f5f8:	68b9      	ldr	r1, [r7, #8]
 800f5fa:	4618      	mov	r0, r3
 800f5fc:	f000 f952 	bl	800f8a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	699a      	ldr	r2, [r3, #24]
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	f042 0208 	orr.w	r2, r2, #8
 800f60e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	699a      	ldr	r2, [r3, #24]
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	f022 0204 	bic.w	r2, r2, #4
 800f61e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	681b      	ldr	r3, [r3, #0]
 800f624:	6999      	ldr	r1, [r3, #24]
 800f626:	68bb      	ldr	r3, [r7, #8]
 800f628:	691a      	ldr	r2, [r3, #16]
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	681b      	ldr	r3, [r3, #0]
 800f62e:	430a      	orrs	r2, r1
 800f630:	619a      	str	r2, [r3, #24]
      break;
 800f632:	e062      	b.n	800f6fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	68b9      	ldr	r1, [r7, #8]
 800f63a:	4618      	mov	r0, r3
 800f63c:	f000 f9a2 	bl	800f984 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	699a      	ldr	r2, [r3, #24]
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f64e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f650:	68fb      	ldr	r3, [r7, #12]
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	699a      	ldr	r2, [r3, #24]
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f65e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	6999      	ldr	r1, [r3, #24]
 800f666:	68bb      	ldr	r3, [r7, #8]
 800f668:	691b      	ldr	r3, [r3, #16]
 800f66a:	021a      	lsls	r2, r3, #8
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	430a      	orrs	r2, r1
 800f672:	619a      	str	r2, [r3, #24]
      break;
 800f674:	e041      	b.n	800f6fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	68b9      	ldr	r1, [r7, #8]
 800f67c:	4618      	mov	r0, r3
 800f67e:	f000 f9f7 	bl	800fa70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	69da      	ldr	r2, [r3, #28]
 800f688:	68fb      	ldr	r3, [r7, #12]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	f042 0208 	orr.w	r2, r2, #8
 800f690:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	69da      	ldr	r2, [r3, #28]
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	f022 0204 	bic.w	r2, r2, #4
 800f6a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	69d9      	ldr	r1, [r3, #28]
 800f6a8:	68bb      	ldr	r3, [r7, #8]
 800f6aa:	691a      	ldr	r2, [r3, #16]
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	430a      	orrs	r2, r1
 800f6b2:	61da      	str	r2, [r3, #28]
      break;
 800f6b4:	e021      	b.n	800f6fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	68b9      	ldr	r1, [r7, #8]
 800f6bc:	4618      	mov	r0, r3
 800f6be:	f000 fa4b 	bl	800fb58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	69da      	ldr	r2, [r3, #28]
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f6d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	69da      	ldr	r2, [r3, #28]
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f6e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	69d9      	ldr	r1, [r3, #28]
 800f6e8:	68bb      	ldr	r3, [r7, #8]
 800f6ea:	691b      	ldr	r3, [r3, #16]
 800f6ec:	021a      	lsls	r2, r3, #8
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	430a      	orrs	r2, r1
 800f6f4:	61da      	str	r2, [r3, #28]
      break;
 800f6f6:	e000      	b.n	800f6fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800f6f8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	2201      	movs	r2, #1
 800f6fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	2200      	movs	r2, #0
 800f706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f70a:	2300      	movs	r3, #0
}
 800f70c:	4618      	mov	r0, r3
 800f70e:	3710      	adds	r7, #16
 800f710:	46bd      	mov	sp, r7
 800f712:	bd80      	pop	{r7, pc}

0800f714 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f714:	b480      	push	{r7}
 800f716:	b083      	sub	sp, #12
 800f718:	af00      	add	r7, sp, #0
 800f71a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f71c:	bf00      	nop
 800f71e:	370c      	adds	r7, #12
 800f720:	46bd      	mov	sp, r7
 800f722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f726:	4770      	bx	lr

0800f728 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f728:	b480      	push	{r7}
 800f72a:	b083      	sub	sp, #12
 800f72c:	af00      	add	r7, sp, #0
 800f72e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f730:	bf00      	nop
 800f732:	370c      	adds	r7, #12
 800f734:	46bd      	mov	sp, r7
 800f736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f73a:	4770      	bx	lr

0800f73c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f73c:	b480      	push	{r7}
 800f73e:	b083      	sub	sp, #12
 800f740:	af00      	add	r7, sp, #0
 800f742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f744:	bf00      	nop
 800f746:	370c      	adds	r7, #12
 800f748:	46bd      	mov	sp, r7
 800f74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f74e:	4770      	bx	lr

0800f750 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f750:	b480      	push	{r7}
 800f752:	b083      	sub	sp, #12
 800f754:	af00      	add	r7, sp, #0
 800f756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f758:	bf00      	nop
 800f75a:	370c      	adds	r7, #12
 800f75c:	46bd      	mov	sp, r7
 800f75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f762:	4770      	bx	lr

0800f764 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f764:	b480      	push	{r7}
 800f766:	b085      	sub	sp, #20
 800f768:	af00      	add	r7, sp, #0
 800f76a:	6078      	str	r0, [r7, #4]
 800f76c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	4a40      	ldr	r2, [pc, #256]	; (800f878 <TIM_Base_SetConfig+0x114>)
 800f778:	4293      	cmp	r3, r2
 800f77a:	d013      	beq.n	800f7a4 <TIM_Base_SetConfig+0x40>
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f782:	d00f      	beq.n	800f7a4 <TIM_Base_SetConfig+0x40>
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	4a3d      	ldr	r2, [pc, #244]	; (800f87c <TIM_Base_SetConfig+0x118>)
 800f788:	4293      	cmp	r3, r2
 800f78a:	d00b      	beq.n	800f7a4 <TIM_Base_SetConfig+0x40>
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	4a3c      	ldr	r2, [pc, #240]	; (800f880 <TIM_Base_SetConfig+0x11c>)
 800f790:	4293      	cmp	r3, r2
 800f792:	d007      	beq.n	800f7a4 <TIM_Base_SetConfig+0x40>
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	4a3b      	ldr	r2, [pc, #236]	; (800f884 <TIM_Base_SetConfig+0x120>)
 800f798:	4293      	cmp	r3, r2
 800f79a:	d003      	beq.n	800f7a4 <TIM_Base_SetConfig+0x40>
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	4a3a      	ldr	r2, [pc, #232]	; (800f888 <TIM_Base_SetConfig+0x124>)
 800f7a0:	4293      	cmp	r3, r2
 800f7a2:	d108      	bne.n	800f7b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f7aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f7ac:	683b      	ldr	r3, [r7, #0]
 800f7ae:	685b      	ldr	r3, [r3, #4]
 800f7b0:	68fa      	ldr	r2, [r7, #12]
 800f7b2:	4313      	orrs	r3, r2
 800f7b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	4a2f      	ldr	r2, [pc, #188]	; (800f878 <TIM_Base_SetConfig+0x114>)
 800f7ba:	4293      	cmp	r3, r2
 800f7bc:	d02b      	beq.n	800f816 <TIM_Base_SetConfig+0xb2>
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f7c4:	d027      	beq.n	800f816 <TIM_Base_SetConfig+0xb2>
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	4a2c      	ldr	r2, [pc, #176]	; (800f87c <TIM_Base_SetConfig+0x118>)
 800f7ca:	4293      	cmp	r3, r2
 800f7cc:	d023      	beq.n	800f816 <TIM_Base_SetConfig+0xb2>
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	4a2b      	ldr	r2, [pc, #172]	; (800f880 <TIM_Base_SetConfig+0x11c>)
 800f7d2:	4293      	cmp	r3, r2
 800f7d4:	d01f      	beq.n	800f816 <TIM_Base_SetConfig+0xb2>
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	4a2a      	ldr	r2, [pc, #168]	; (800f884 <TIM_Base_SetConfig+0x120>)
 800f7da:	4293      	cmp	r3, r2
 800f7dc:	d01b      	beq.n	800f816 <TIM_Base_SetConfig+0xb2>
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	4a29      	ldr	r2, [pc, #164]	; (800f888 <TIM_Base_SetConfig+0x124>)
 800f7e2:	4293      	cmp	r3, r2
 800f7e4:	d017      	beq.n	800f816 <TIM_Base_SetConfig+0xb2>
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	4a28      	ldr	r2, [pc, #160]	; (800f88c <TIM_Base_SetConfig+0x128>)
 800f7ea:	4293      	cmp	r3, r2
 800f7ec:	d013      	beq.n	800f816 <TIM_Base_SetConfig+0xb2>
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	4a27      	ldr	r2, [pc, #156]	; (800f890 <TIM_Base_SetConfig+0x12c>)
 800f7f2:	4293      	cmp	r3, r2
 800f7f4:	d00f      	beq.n	800f816 <TIM_Base_SetConfig+0xb2>
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	4a26      	ldr	r2, [pc, #152]	; (800f894 <TIM_Base_SetConfig+0x130>)
 800f7fa:	4293      	cmp	r3, r2
 800f7fc:	d00b      	beq.n	800f816 <TIM_Base_SetConfig+0xb2>
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	4a25      	ldr	r2, [pc, #148]	; (800f898 <TIM_Base_SetConfig+0x134>)
 800f802:	4293      	cmp	r3, r2
 800f804:	d007      	beq.n	800f816 <TIM_Base_SetConfig+0xb2>
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	4a24      	ldr	r2, [pc, #144]	; (800f89c <TIM_Base_SetConfig+0x138>)
 800f80a:	4293      	cmp	r3, r2
 800f80c:	d003      	beq.n	800f816 <TIM_Base_SetConfig+0xb2>
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	4a23      	ldr	r2, [pc, #140]	; (800f8a0 <TIM_Base_SetConfig+0x13c>)
 800f812:	4293      	cmp	r3, r2
 800f814:	d108      	bne.n	800f828 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f81c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f81e:	683b      	ldr	r3, [r7, #0]
 800f820:	68db      	ldr	r3, [r3, #12]
 800f822:	68fa      	ldr	r2, [r7, #12]
 800f824:	4313      	orrs	r3, r2
 800f826:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f828:	68fb      	ldr	r3, [r7, #12]
 800f82a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f82e:	683b      	ldr	r3, [r7, #0]
 800f830:	695b      	ldr	r3, [r3, #20]
 800f832:	4313      	orrs	r3, r2
 800f834:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	68fa      	ldr	r2, [r7, #12]
 800f83a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f83c:	683b      	ldr	r3, [r7, #0]
 800f83e:	689a      	ldr	r2, [r3, #8]
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f844:	683b      	ldr	r3, [r7, #0]
 800f846:	681a      	ldr	r2, [r3, #0]
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	4a0a      	ldr	r2, [pc, #40]	; (800f878 <TIM_Base_SetConfig+0x114>)
 800f850:	4293      	cmp	r3, r2
 800f852:	d003      	beq.n	800f85c <TIM_Base_SetConfig+0xf8>
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	4a0c      	ldr	r2, [pc, #48]	; (800f888 <TIM_Base_SetConfig+0x124>)
 800f858:	4293      	cmp	r3, r2
 800f85a:	d103      	bne.n	800f864 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	691a      	ldr	r2, [r3, #16]
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	2201      	movs	r2, #1
 800f868:	615a      	str	r2, [r3, #20]
}
 800f86a:	bf00      	nop
 800f86c:	3714      	adds	r7, #20
 800f86e:	46bd      	mov	sp, r7
 800f870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f874:	4770      	bx	lr
 800f876:	bf00      	nop
 800f878:	40010000 	.word	0x40010000
 800f87c:	40000400 	.word	0x40000400
 800f880:	40000800 	.word	0x40000800
 800f884:	40000c00 	.word	0x40000c00
 800f888:	40010400 	.word	0x40010400
 800f88c:	40014000 	.word	0x40014000
 800f890:	40014400 	.word	0x40014400
 800f894:	40014800 	.word	0x40014800
 800f898:	40001800 	.word	0x40001800
 800f89c:	40001c00 	.word	0x40001c00
 800f8a0:	40002000 	.word	0x40002000

0800f8a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f8a4:	b480      	push	{r7}
 800f8a6:	b087      	sub	sp, #28
 800f8a8:	af00      	add	r7, sp, #0
 800f8aa:	6078      	str	r0, [r7, #4]
 800f8ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	6a1b      	ldr	r3, [r3, #32]
 800f8b2:	f023 0201 	bic.w	r2, r3, #1
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	6a1b      	ldr	r3, [r3, #32]
 800f8be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	685b      	ldr	r3, [r3, #4]
 800f8c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	699b      	ldr	r3, [r3, #24]
 800f8ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f8d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	f023 0303 	bic.w	r3, r3, #3
 800f8da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f8dc:	683b      	ldr	r3, [r7, #0]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	68fa      	ldr	r2, [r7, #12]
 800f8e2:	4313      	orrs	r3, r2
 800f8e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f8e6:	697b      	ldr	r3, [r7, #20]
 800f8e8:	f023 0302 	bic.w	r3, r3, #2
 800f8ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f8ee:	683b      	ldr	r3, [r7, #0]
 800f8f0:	689b      	ldr	r3, [r3, #8]
 800f8f2:	697a      	ldr	r2, [r7, #20]
 800f8f4:	4313      	orrs	r3, r2
 800f8f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	4a20      	ldr	r2, [pc, #128]	; (800f97c <TIM_OC1_SetConfig+0xd8>)
 800f8fc:	4293      	cmp	r3, r2
 800f8fe:	d003      	beq.n	800f908 <TIM_OC1_SetConfig+0x64>
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	4a1f      	ldr	r2, [pc, #124]	; (800f980 <TIM_OC1_SetConfig+0xdc>)
 800f904:	4293      	cmp	r3, r2
 800f906:	d10c      	bne.n	800f922 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f908:	697b      	ldr	r3, [r7, #20]
 800f90a:	f023 0308 	bic.w	r3, r3, #8
 800f90e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f910:	683b      	ldr	r3, [r7, #0]
 800f912:	68db      	ldr	r3, [r3, #12]
 800f914:	697a      	ldr	r2, [r7, #20]
 800f916:	4313      	orrs	r3, r2
 800f918:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f91a:	697b      	ldr	r3, [r7, #20]
 800f91c:	f023 0304 	bic.w	r3, r3, #4
 800f920:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	4a15      	ldr	r2, [pc, #84]	; (800f97c <TIM_OC1_SetConfig+0xd8>)
 800f926:	4293      	cmp	r3, r2
 800f928:	d003      	beq.n	800f932 <TIM_OC1_SetConfig+0x8e>
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	4a14      	ldr	r2, [pc, #80]	; (800f980 <TIM_OC1_SetConfig+0xdc>)
 800f92e:	4293      	cmp	r3, r2
 800f930:	d111      	bne.n	800f956 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f932:	693b      	ldr	r3, [r7, #16]
 800f934:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f938:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f93a:	693b      	ldr	r3, [r7, #16]
 800f93c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f940:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f942:	683b      	ldr	r3, [r7, #0]
 800f944:	695b      	ldr	r3, [r3, #20]
 800f946:	693a      	ldr	r2, [r7, #16]
 800f948:	4313      	orrs	r3, r2
 800f94a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f94c:	683b      	ldr	r3, [r7, #0]
 800f94e:	699b      	ldr	r3, [r3, #24]
 800f950:	693a      	ldr	r2, [r7, #16]
 800f952:	4313      	orrs	r3, r2
 800f954:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	693a      	ldr	r2, [r7, #16]
 800f95a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	68fa      	ldr	r2, [r7, #12]
 800f960:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f962:	683b      	ldr	r3, [r7, #0]
 800f964:	685a      	ldr	r2, [r3, #4]
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	697a      	ldr	r2, [r7, #20]
 800f96e:	621a      	str	r2, [r3, #32]
}
 800f970:	bf00      	nop
 800f972:	371c      	adds	r7, #28
 800f974:	46bd      	mov	sp, r7
 800f976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f97a:	4770      	bx	lr
 800f97c:	40010000 	.word	0x40010000
 800f980:	40010400 	.word	0x40010400

0800f984 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f984:	b480      	push	{r7}
 800f986:	b087      	sub	sp, #28
 800f988:	af00      	add	r7, sp, #0
 800f98a:	6078      	str	r0, [r7, #4]
 800f98c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	6a1b      	ldr	r3, [r3, #32]
 800f992:	f023 0210 	bic.w	r2, r3, #16
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	6a1b      	ldr	r3, [r3, #32]
 800f99e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	685b      	ldr	r3, [r3, #4]
 800f9a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	699b      	ldr	r3, [r3, #24]
 800f9aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f9b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f9ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f9bc:	683b      	ldr	r3, [r7, #0]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	021b      	lsls	r3, r3, #8
 800f9c2:	68fa      	ldr	r2, [r7, #12]
 800f9c4:	4313      	orrs	r3, r2
 800f9c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f9c8:	697b      	ldr	r3, [r7, #20]
 800f9ca:	f023 0320 	bic.w	r3, r3, #32
 800f9ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f9d0:	683b      	ldr	r3, [r7, #0]
 800f9d2:	689b      	ldr	r3, [r3, #8]
 800f9d4:	011b      	lsls	r3, r3, #4
 800f9d6:	697a      	ldr	r2, [r7, #20]
 800f9d8:	4313      	orrs	r3, r2
 800f9da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	4a22      	ldr	r2, [pc, #136]	; (800fa68 <TIM_OC2_SetConfig+0xe4>)
 800f9e0:	4293      	cmp	r3, r2
 800f9e2:	d003      	beq.n	800f9ec <TIM_OC2_SetConfig+0x68>
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	4a21      	ldr	r2, [pc, #132]	; (800fa6c <TIM_OC2_SetConfig+0xe8>)
 800f9e8:	4293      	cmp	r3, r2
 800f9ea:	d10d      	bne.n	800fa08 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f9ec:	697b      	ldr	r3, [r7, #20]
 800f9ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f9f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f9f4:	683b      	ldr	r3, [r7, #0]
 800f9f6:	68db      	ldr	r3, [r3, #12]
 800f9f8:	011b      	lsls	r3, r3, #4
 800f9fa:	697a      	ldr	r2, [r7, #20]
 800f9fc:	4313      	orrs	r3, r2
 800f9fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800fa00:	697b      	ldr	r3, [r7, #20]
 800fa02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fa06:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	4a17      	ldr	r2, [pc, #92]	; (800fa68 <TIM_OC2_SetConfig+0xe4>)
 800fa0c:	4293      	cmp	r3, r2
 800fa0e:	d003      	beq.n	800fa18 <TIM_OC2_SetConfig+0x94>
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	4a16      	ldr	r2, [pc, #88]	; (800fa6c <TIM_OC2_SetConfig+0xe8>)
 800fa14:	4293      	cmp	r3, r2
 800fa16:	d113      	bne.n	800fa40 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800fa18:	693b      	ldr	r3, [r7, #16]
 800fa1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800fa1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800fa20:	693b      	ldr	r3, [r7, #16]
 800fa22:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fa26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800fa28:	683b      	ldr	r3, [r7, #0]
 800fa2a:	695b      	ldr	r3, [r3, #20]
 800fa2c:	009b      	lsls	r3, r3, #2
 800fa2e:	693a      	ldr	r2, [r7, #16]
 800fa30:	4313      	orrs	r3, r2
 800fa32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fa34:	683b      	ldr	r3, [r7, #0]
 800fa36:	699b      	ldr	r3, [r3, #24]
 800fa38:	009b      	lsls	r3, r3, #2
 800fa3a:	693a      	ldr	r2, [r7, #16]
 800fa3c:	4313      	orrs	r3, r2
 800fa3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	693a      	ldr	r2, [r7, #16]
 800fa44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	68fa      	ldr	r2, [r7, #12]
 800fa4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800fa4c:	683b      	ldr	r3, [r7, #0]
 800fa4e:	685a      	ldr	r2, [r3, #4]
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	697a      	ldr	r2, [r7, #20]
 800fa58:	621a      	str	r2, [r3, #32]
}
 800fa5a:	bf00      	nop
 800fa5c:	371c      	adds	r7, #28
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa64:	4770      	bx	lr
 800fa66:	bf00      	nop
 800fa68:	40010000 	.word	0x40010000
 800fa6c:	40010400 	.word	0x40010400

0800fa70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fa70:	b480      	push	{r7}
 800fa72:	b087      	sub	sp, #28
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
 800fa78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	6a1b      	ldr	r3, [r3, #32]
 800fa7e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	6a1b      	ldr	r3, [r3, #32]
 800fa8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	685b      	ldr	r3, [r3, #4]
 800fa90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	69db      	ldr	r3, [r3, #28]
 800fa96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fa9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	f023 0303 	bic.w	r3, r3, #3
 800faa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800faa8:	683b      	ldr	r3, [r7, #0]
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	68fa      	ldr	r2, [r7, #12]
 800faae:	4313      	orrs	r3, r2
 800fab0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800fab2:	697b      	ldr	r3, [r7, #20]
 800fab4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800fab8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800faba:	683b      	ldr	r3, [r7, #0]
 800fabc:	689b      	ldr	r3, [r3, #8]
 800fabe:	021b      	lsls	r3, r3, #8
 800fac0:	697a      	ldr	r2, [r7, #20]
 800fac2:	4313      	orrs	r3, r2
 800fac4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	4a21      	ldr	r2, [pc, #132]	; (800fb50 <TIM_OC3_SetConfig+0xe0>)
 800faca:	4293      	cmp	r3, r2
 800facc:	d003      	beq.n	800fad6 <TIM_OC3_SetConfig+0x66>
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	4a20      	ldr	r2, [pc, #128]	; (800fb54 <TIM_OC3_SetConfig+0xe4>)
 800fad2:	4293      	cmp	r3, r2
 800fad4:	d10d      	bne.n	800faf2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800fad6:	697b      	ldr	r3, [r7, #20]
 800fad8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fadc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800fade:	683b      	ldr	r3, [r7, #0]
 800fae0:	68db      	ldr	r3, [r3, #12]
 800fae2:	021b      	lsls	r3, r3, #8
 800fae4:	697a      	ldr	r2, [r7, #20]
 800fae6:	4313      	orrs	r3, r2
 800fae8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800faea:	697b      	ldr	r3, [r7, #20]
 800faec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800faf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	4a16      	ldr	r2, [pc, #88]	; (800fb50 <TIM_OC3_SetConfig+0xe0>)
 800faf6:	4293      	cmp	r3, r2
 800faf8:	d003      	beq.n	800fb02 <TIM_OC3_SetConfig+0x92>
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	4a15      	ldr	r2, [pc, #84]	; (800fb54 <TIM_OC3_SetConfig+0xe4>)
 800fafe:	4293      	cmp	r3, r2
 800fb00:	d113      	bne.n	800fb2a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800fb02:	693b      	ldr	r3, [r7, #16]
 800fb04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fb08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800fb0a:	693b      	ldr	r3, [r7, #16]
 800fb0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fb10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800fb12:	683b      	ldr	r3, [r7, #0]
 800fb14:	695b      	ldr	r3, [r3, #20]
 800fb16:	011b      	lsls	r3, r3, #4
 800fb18:	693a      	ldr	r2, [r7, #16]
 800fb1a:	4313      	orrs	r3, r2
 800fb1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fb1e:	683b      	ldr	r3, [r7, #0]
 800fb20:	699b      	ldr	r3, [r3, #24]
 800fb22:	011b      	lsls	r3, r3, #4
 800fb24:	693a      	ldr	r2, [r7, #16]
 800fb26:	4313      	orrs	r3, r2
 800fb28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	693a      	ldr	r2, [r7, #16]
 800fb2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	68fa      	ldr	r2, [r7, #12]
 800fb34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fb36:	683b      	ldr	r3, [r7, #0]
 800fb38:	685a      	ldr	r2, [r3, #4]
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	697a      	ldr	r2, [r7, #20]
 800fb42:	621a      	str	r2, [r3, #32]
}
 800fb44:	bf00      	nop
 800fb46:	371c      	adds	r7, #28
 800fb48:	46bd      	mov	sp, r7
 800fb4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb4e:	4770      	bx	lr
 800fb50:	40010000 	.word	0x40010000
 800fb54:	40010400 	.word	0x40010400

0800fb58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fb58:	b480      	push	{r7}
 800fb5a:	b087      	sub	sp, #28
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
 800fb60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	6a1b      	ldr	r3, [r3, #32]
 800fb66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	6a1b      	ldr	r3, [r3, #32]
 800fb72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	685b      	ldr	r3, [r3, #4]
 800fb78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	69db      	ldr	r3, [r3, #28]
 800fb7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fb86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fb8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fb90:	683b      	ldr	r3, [r7, #0]
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	021b      	lsls	r3, r3, #8
 800fb96:	68fa      	ldr	r2, [r7, #12]
 800fb98:	4313      	orrs	r3, r2
 800fb9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800fb9c:	693b      	ldr	r3, [r7, #16]
 800fb9e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fba2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fba4:	683b      	ldr	r3, [r7, #0]
 800fba6:	689b      	ldr	r3, [r3, #8]
 800fba8:	031b      	lsls	r3, r3, #12
 800fbaa:	693a      	ldr	r2, [r7, #16]
 800fbac:	4313      	orrs	r3, r2
 800fbae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	4a12      	ldr	r2, [pc, #72]	; (800fbfc <TIM_OC4_SetConfig+0xa4>)
 800fbb4:	4293      	cmp	r3, r2
 800fbb6:	d003      	beq.n	800fbc0 <TIM_OC4_SetConfig+0x68>
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	4a11      	ldr	r2, [pc, #68]	; (800fc00 <TIM_OC4_SetConfig+0xa8>)
 800fbbc:	4293      	cmp	r3, r2
 800fbbe:	d109      	bne.n	800fbd4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800fbc0:	697b      	ldr	r3, [r7, #20]
 800fbc2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800fbc6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800fbc8:	683b      	ldr	r3, [r7, #0]
 800fbca:	695b      	ldr	r3, [r3, #20]
 800fbcc:	019b      	lsls	r3, r3, #6
 800fbce:	697a      	ldr	r2, [r7, #20]
 800fbd0:	4313      	orrs	r3, r2
 800fbd2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	697a      	ldr	r2, [r7, #20]
 800fbd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	68fa      	ldr	r2, [r7, #12]
 800fbde:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800fbe0:	683b      	ldr	r3, [r7, #0]
 800fbe2:	685a      	ldr	r2, [r3, #4]
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	693a      	ldr	r2, [r7, #16]
 800fbec:	621a      	str	r2, [r3, #32]
}
 800fbee:	bf00      	nop
 800fbf0:	371c      	adds	r7, #28
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf8:	4770      	bx	lr
 800fbfa:	bf00      	nop
 800fbfc:	40010000 	.word	0x40010000
 800fc00:	40010400 	.word	0x40010400

0800fc04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800fc04:	b480      	push	{r7}
 800fc06:	b087      	sub	sp, #28
 800fc08:	af00      	add	r7, sp, #0
 800fc0a:	60f8      	str	r0, [r7, #12]
 800fc0c:	60b9      	str	r1, [r7, #8]
 800fc0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fc10:	68bb      	ldr	r3, [r7, #8]
 800fc12:	f003 031f 	and.w	r3, r3, #31
 800fc16:	2201      	movs	r2, #1
 800fc18:	fa02 f303 	lsl.w	r3, r2, r3
 800fc1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	6a1a      	ldr	r2, [r3, #32]
 800fc22:	697b      	ldr	r3, [r7, #20]
 800fc24:	43db      	mvns	r3, r3
 800fc26:	401a      	ands	r2, r3
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	6a1a      	ldr	r2, [r3, #32]
 800fc30:	68bb      	ldr	r3, [r7, #8]
 800fc32:	f003 031f 	and.w	r3, r3, #31
 800fc36:	6879      	ldr	r1, [r7, #4]
 800fc38:	fa01 f303 	lsl.w	r3, r1, r3
 800fc3c:	431a      	orrs	r2, r3
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	621a      	str	r2, [r3, #32]
}
 800fc42:	bf00      	nop
 800fc44:	371c      	adds	r7, #28
 800fc46:	46bd      	mov	sp, r7
 800fc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc4c:	4770      	bx	lr
	...

0800fc50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fc50:	b480      	push	{r7}
 800fc52:	b085      	sub	sp, #20
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	6078      	str	r0, [r7, #4]
 800fc58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fc60:	2b01      	cmp	r3, #1
 800fc62:	d101      	bne.n	800fc68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fc64:	2302      	movs	r3, #2
 800fc66:	e05a      	b.n	800fd1e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	2201      	movs	r2, #1
 800fc6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	2202      	movs	r2, #2
 800fc74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	685b      	ldr	r3, [r3, #4]
 800fc7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	689b      	ldr	r3, [r3, #8]
 800fc86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fc8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fc90:	683b      	ldr	r3, [r7, #0]
 800fc92:	681b      	ldr	r3, [r3, #0]
 800fc94:	68fa      	ldr	r2, [r7, #12]
 800fc96:	4313      	orrs	r3, r2
 800fc98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	68fa      	ldr	r2, [r7, #12]
 800fca0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	4a21      	ldr	r2, [pc, #132]	; (800fd2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800fca8:	4293      	cmp	r3, r2
 800fcaa:	d022      	beq.n	800fcf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fcb4:	d01d      	beq.n	800fcf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	4a1d      	ldr	r2, [pc, #116]	; (800fd30 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800fcbc:	4293      	cmp	r3, r2
 800fcbe:	d018      	beq.n	800fcf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	4a1b      	ldr	r2, [pc, #108]	; (800fd34 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800fcc6:	4293      	cmp	r3, r2
 800fcc8:	d013      	beq.n	800fcf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	4a1a      	ldr	r2, [pc, #104]	; (800fd38 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800fcd0:	4293      	cmp	r3, r2
 800fcd2:	d00e      	beq.n	800fcf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	4a18      	ldr	r2, [pc, #96]	; (800fd3c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800fcda:	4293      	cmp	r3, r2
 800fcdc:	d009      	beq.n	800fcf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	4a17      	ldr	r2, [pc, #92]	; (800fd40 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800fce4:	4293      	cmp	r3, r2
 800fce6:	d004      	beq.n	800fcf2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	4a15      	ldr	r2, [pc, #84]	; (800fd44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800fcee:	4293      	cmp	r3, r2
 800fcf0:	d10c      	bne.n	800fd0c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fcf2:	68bb      	ldr	r3, [r7, #8]
 800fcf4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fcf8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fcfa:	683b      	ldr	r3, [r7, #0]
 800fcfc:	685b      	ldr	r3, [r3, #4]
 800fcfe:	68ba      	ldr	r2, [r7, #8]
 800fd00:	4313      	orrs	r3, r2
 800fd02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	68ba      	ldr	r2, [r7, #8]
 800fd0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	2201      	movs	r2, #1
 800fd10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	2200      	movs	r2, #0
 800fd18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fd1c:	2300      	movs	r3, #0
}
 800fd1e:	4618      	mov	r0, r3
 800fd20:	3714      	adds	r7, #20
 800fd22:	46bd      	mov	sp, r7
 800fd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd28:	4770      	bx	lr
 800fd2a:	bf00      	nop
 800fd2c:	40010000 	.word	0x40010000
 800fd30:	40000400 	.word	0x40000400
 800fd34:	40000800 	.word	0x40000800
 800fd38:	40000c00 	.word	0x40000c00
 800fd3c:	40010400 	.word	0x40010400
 800fd40:	40014000 	.word	0x40014000
 800fd44:	40001800 	.word	0x40001800

0800fd48 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fd48:	b480      	push	{r7}
 800fd4a:	b085      	sub	sp, #20
 800fd4c:	af00      	add	r7, sp, #0
 800fd4e:	6078      	str	r0, [r7, #4]
 800fd50:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fd52:	2300      	movs	r3, #0
 800fd54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fd5c:	2b01      	cmp	r3, #1
 800fd5e:	d101      	bne.n	800fd64 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fd60:	2302      	movs	r3, #2
 800fd62:	e03d      	b.n	800fde0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	2201      	movs	r2, #1
 800fd68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800fd72:	683b      	ldr	r3, [r7, #0]
 800fd74:	68db      	ldr	r3, [r3, #12]
 800fd76:	4313      	orrs	r3, r2
 800fd78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800fd80:	683b      	ldr	r3, [r7, #0]
 800fd82:	689b      	ldr	r3, [r3, #8]
 800fd84:	4313      	orrs	r3, r2
 800fd86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800fd8e:	683b      	ldr	r3, [r7, #0]
 800fd90:	685b      	ldr	r3, [r3, #4]
 800fd92:	4313      	orrs	r3, r2
 800fd94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fd9c:	683b      	ldr	r3, [r7, #0]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	4313      	orrs	r3, r2
 800fda2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fdaa:	683b      	ldr	r3, [r7, #0]
 800fdac:	691b      	ldr	r3, [r3, #16]
 800fdae:	4313      	orrs	r3, r2
 800fdb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800fdb8:	683b      	ldr	r3, [r7, #0]
 800fdba:	695b      	ldr	r3, [r3, #20]
 800fdbc:	4313      	orrs	r3, r2
 800fdbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800fdc6:	683b      	ldr	r3, [r7, #0]
 800fdc8:	69db      	ldr	r3, [r3, #28]
 800fdca:	4313      	orrs	r3, r2
 800fdcc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	68fa      	ldr	r2, [r7, #12]
 800fdd4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	2200      	movs	r2, #0
 800fdda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fdde:	2300      	movs	r3, #0
}
 800fde0:	4618      	mov	r0, r3
 800fde2:	3714      	adds	r7, #20
 800fde4:	46bd      	mov	sp, r7
 800fde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdea:	4770      	bx	lr

0800fdec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fdec:	b480      	push	{r7}
 800fdee:	b083      	sub	sp, #12
 800fdf0:	af00      	add	r7, sp, #0
 800fdf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fdf4:	bf00      	nop
 800fdf6:	370c      	adds	r7, #12
 800fdf8:	46bd      	mov	sp, r7
 800fdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdfe:	4770      	bx	lr

0800fe00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fe00:	b480      	push	{r7}
 800fe02:	b083      	sub	sp, #12
 800fe04:	af00      	add	r7, sp, #0
 800fe06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fe08:	bf00      	nop
 800fe0a:	370c      	adds	r7, #12
 800fe0c:	46bd      	mov	sp, r7
 800fe0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe12:	4770      	bx	lr

0800fe14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fe14:	b580      	push	{r7, lr}
 800fe16:	b082      	sub	sp, #8
 800fe18:	af00      	add	r7, sp, #0
 800fe1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d101      	bne.n	800fe26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fe22:	2301      	movs	r3, #1
 800fe24:	e03f      	b.n	800fea6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fe2c:	b2db      	uxtb	r3, r3
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d106      	bne.n	800fe40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	2200      	movs	r2, #0
 800fe36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fe3a:	6878      	ldr	r0, [r7, #4]
 800fe3c:	f7f7 fcf0 	bl	8007820 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	2224      	movs	r2, #36	; 0x24
 800fe44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	68da      	ldr	r2, [r3, #12]
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800fe56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800fe58:	6878      	ldr	r0, [r7, #4]
 800fe5a:	f000 f829 	bl	800feb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	691a      	ldr	r2, [r3, #16]
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fe6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	695a      	ldr	r2, [r3, #20]
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fe7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	68da      	ldr	r2, [r3, #12]
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	681b      	ldr	r3, [r3, #0]
 800fe88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fe8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	2200      	movs	r2, #0
 800fe92:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	2220      	movs	r2, #32
 800fe98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	2220      	movs	r2, #32
 800fea0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800fea4:	2300      	movs	r3, #0
}
 800fea6:	4618      	mov	r0, r3
 800fea8:	3708      	adds	r7, #8
 800feaa:	46bd      	mov	sp, r7
 800feac:	bd80      	pop	{r7, pc}
	...

0800feb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800feb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800feb4:	b085      	sub	sp, #20
 800feb6:	af00      	add	r7, sp, #0
 800feb8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	691b      	ldr	r3, [r3, #16]
 800fec0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	68da      	ldr	r2, [r3, #12]
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	430a      	orrs	r2, r1
 800fece:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	689a      	ldr	r2, [r3, #8]
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	691b      	ldr	r3, [r3, #16]
 800fed8:	431a      	orrs	r2, r3
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	695b      	ldr	r3, [r3, #20]
 800fede:	431a      	orrs	r2, r3
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	69db      	ldr	r3, [r3, #28]
 800fee4:	4313      	orrs	r3, r2
 800fee6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	68db      	ldr	r3, [r3, #12]
 800feee:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800fef2:	f023 030c 	bic.w	r3, r3, #12
 800fef6:	687a      	ldr	r2, [r7, #4]
 800fef8:	6812      	ldr	r2, [r2, #0]
 800fefa:	68f9      	ldr	r1, [r7, #12]
 800fefc:	430b      	orrs	r3, r1
 800fefe:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	695b      	ldr	r3, [r3, #20]
 800ff06:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	699a      	ldr	r2, [r3, #24]
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	430a      	orrs	r2, r1
 800ff14:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	69db      	ldr	r3, [r3, #28]
 800ff1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ff1e:	f040 818b 	bne.w	8010238 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	4ac1      	ldr	r2, [pc, #772]	; (801022c <UART_SetConfig+0x37c>)
 800ff28:	4293      	cmp	r3, r2
 800ff2a:	d005      	beq.n	800ff38 <UART_SetConfig+0x88>
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	4abf      	ldr	r2, [pc, #764]	; (8010230 <UART_SetConfig+0x380>)
 800ff32:	4293      	cmp	r3, r2
 800ff34:	f040 80bd 	bne.w	80100b2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ff38:	f7fc fbcc 	bl	800c6d4 <HAL_RCC_GetPCLK2Freq>
 800ff3c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ff3e:	68bb      	ldr	r3, [r7, #8]
 800ff40:	461d      	mov	r5, r3
 800ff42:	f04f 0600 	mov.w	r6, #0
 800ff46:	46a8      	mov	r8, r5
 800ff48:	46b1      	mov	r9, r6
 800ff4a:	eb18 0308 	adds.w	r3, r8, r8
 800ff4e:	eb49 0409 	adc.w	r4, r9, r9
 800ff52:	4698      	mov	r8, r3
 800ff54:	46a1      	mov	r9, r4
 800ff56:	eb18 0805 	adds.w	r8, r8, r5
 800ff5a:	eb49 0906 	adc.w	r9, r9, r6
 800ff5e:	f04f 0100 	mov.w	r1, #0
 800ff62:	f04f 0200 	mov.w	r2, #0
 800ff66:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ff6a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ff6e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ff72:	4688      	mov	r8, r1
 800ff74:	4691      	mov	r9, r2
 800ff76:	eb18 0005 	adds.w	r0, r8, r5
 800ff7a:	eb49 0106 	adc.w	r1, r9, r6
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	685b      	ldr	r3, [r3, #4]
 800ff82:	461d      	mov	r5, r3
 800ff84:	f04f 0600 	mov.w	r6, #0
 800ff88:	196b      	adds	r3, r5, r5
 800ff8a:	eb46 0406 	adc.w	r4, r6, r6
 800ff8e:	461a      	mov	r2, r3
 800ff90:	4623      	mov	r3, r4
 800ff92:	f7f0 fe91 	bl	8000cb8 <__aeabi_uldivmod>
 800ff96:	4603      	mov	r3, r0
 800ff98:	460c      	mov	r4, r1
 800ff9a:	461a      	mov	r2, r3
 800ff9c:	4ba5      	ldr	r3, [pc, #660]	; (8010234 <UART_SetConfig+0x384>)
 800ff9e:	fba3 2302 	umull	r2, r3, r3, r2
 800ffa2:	095b      	lsrs	r3, r3, #5
 800ffa4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ffa8:	68bb      	ldr	r3, [r7, #8]
 800ffaa:	461d      	mov	r5, r3
 800ffac:	f04f 0600 	mov.w	r6, #0
 800ffb0:	46a9      	mov	r9, r5
 800ffb2:	46b2      	mov	sl, r6
 800ffb4:	eb19 0309 	adds.w	r3, r9, r9
 800ffb8:	eb4a 040a 	adc.w	r4, sl, sl
 800ffbc:	4699      	mov	r9, r3
 800ffbe:	46a2      	mov	sl, r4
 800ffc0:	eb19 0905 	adds.w	r9, r9, r5
 800ffc4:	eb4a 0a06 	adc.w	sl, sl, r6
 800ffc8:	f04f 0100 	mov.w	r1, #0
 800ffcc:	f04f 0200 	mov.w	r2, #0
 800ffd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ffd4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ffd8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ffdc:	4689      	mov	r9, r1
 800ffde:	4692      	mov	sl, r2
 800ffe0:	eb19 0005 	adds.w	r0, r9, r5
 800ffe4:	eb4a 0106 	adc.w	r1, sl, r6
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	685b      	ldr	r3, [r3, #4]
 800ffec:	461d      	mov	r5, r3
 800ffee:	f04f 0600 	mov.w	r6, #0
 800fff2:	196b      	adds	r3, r5, r5
 800fff4:	eb46 0406 	adc.w	r4, r6, r6
 800fff8:	461a      	mov	r2, r3
 800fffa:	4623      	mov	r3, r4
 800fffc:	f7f0 fe5c 	bl	8000cb8 <__aeabi_uldivmod>
 8010000:	4603      	mov	r3, r0
 8010002:	460c      	mov	r4, r1
 8010004:	461a      	mov	r2, r3
 8010006:	4b8b      	ldr	r3, [pc, #556]	; (8010234 <UART_SetConfig+0x384>)
 8010008:	fba3 1302 	umull	r1, r3, r3, r2
 801000c:	095b      	lsrs	r3, r3, #5
 801000e:	2164      	movs	r1, #100	; 0x64
 8010010:	fb01 f303 	mul.w	r3, r1, r3
 8010014:	1ad3      	subs	r3, r2, r3
 8010016:	00db      	lsls	r3, r3, #3
 8010018:	3332      	adds	r3, #50	; 0x32
 801001a:	4a86      	ldr	r2, [pc, #536]	; (8010234 <UART_SetConfig+0x384>)
 801001c:	fba2 2303 	umull	r2, r3, r2, r3
 8010020:	095b      	lsrs	r3, r3, #5
 8010022:	005b      	lsls	r3, r3, #1
 8010024:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8010028:	4498      	add	r8, r3
 801002a:	68bb      	ldr	r3, [r7, #8]
 801002c:	461d      	mov	r5, r3
 801002e:	f04f 0600 	mov.w	r6, #0
 8010032:	46a9      	mov	r9, r5
 8010034:	46b2      	mov	sl, r6
 8010036:	eb19 0309 	adds.w	r3, r9, r9
 801003a:	eb4a 040a 	adc.w	r4, sl, sl
 801003e:	4699      	mov	r9, r3
 8010040:	46a2      	mov	sl, r4
 8010042:	eb19 0905 	adds.w	r9, r9, r5
 8010046:	eb4a 0a06 	adc.w	sl, sl, r6
 801004a:	f04f 0100 	mov.w	r1, #0
 801004e:	f04f 0200 	mov.w	r2, #0
 8010052:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010056:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801005a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801005e:	4689      	mov	r9, r1
 8010060:	4692      	mov	sl, r2
 8010062:	eb19 0005 	adds.w	r0, r9, r5
 8010066:	eb4a 0106 	adc.w	r1, sl, r6
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	685b      	ldr	r3, [r3, #4]
 801006e:	461d      	mov	r5, r3
 8010070:	f04f 0600 	mov.w	r6, #0
 8010074:	196b      	adds	r3, r5, r5
 8010076:	eb46 0406 	adc.w	r4, r6, r6
 801007a:	461a      	mov	r2, r3
 801007c:	4623      	mov	r3, r4
 801007e:	f7f0 fe1b 	bl	8000cb8 <__aeabi_uldivmod>
 8010082:	4603      	mov	r3, r0
 8010084:	460c      	mov	r4, r1
 8010086:	461a      	mov	r2, r3
 8010088:	4b6a      	ldr	r3, [pc, #424]	; (8010234 <UART_SetConfig+0x384>)
 801008a:	fba3 1302 	umull	r1, r3, r3, r2
 801008e:	095b      	lsrs	r3, r3, #5
 8010090:	2164      	movs	r1, #100	; 0x64
 8010092:	fb01 f303 	mul.w	r3, r1, r3
 8010096:	1ad3      	subs	r3, r2, r3
 8010098:	00db      	lsls	r3, r3, #3
 801009a:	3332      	adds	r3, #50	; 0x32
 801009c:	4a65      	ldr	r2, [pc, #404]	; (8010234 <UART_SetConfig+0x384>)
 801009e:	fba2 2303 	umull	r2, r3, r2, r3
 80100a2:	095b      	lsrs	r3, r3, #5
 80100a4:	f003 0207 	and.w	r2, r3, #7
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	4442      	add	r2, r8
 80100ae:	609a      	str	r2, [r3, #8]
 80100b0:	e26f      	b.n	8010592 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80100b2:	f7fc fafb 	bl	800c6ac <HAL_RCC_GetPCLK1Freq>
 80100b6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80100b8:	68bb      	ldr	r3, [r7, #8]
 80100ba:	461d      	mov	r5, r3
 80100bc:	f04f 0600 	mov.w	r6, #0
 80100c0:	46a8      	mov	r8, r5
 80100c2:	46b1      	mov	r9, r6
 80100c4:	eb18 0308 	adds.w	r3, r8, r8
 80100c8:	eb49 0409 	adc.w	r4, r9, r9
 80100cc:	4698      	mov	r8, r3
 80100ce:	46a1      	mov	r9, r4
 80100d0:	eb18 0805 	adds.w	r8, r8, r5
 80100d4:	eb49 0906 	adc.w	r9, r9, r6
 80100d8:	f04f 0100 	mov.w	r1, #0
 80100dc:	f04f 0200 	mov.w	r2, #0
 80100e0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80100e4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80100e8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80100ec:	4688      	mov	r8, r1
 80100ee:	4691      	mov	r9, r2
 80100f0:	eb18 0005 	adds.w	r0, r8, r5
 80100f4:	eb49 0106 	adc.w	r1, r9, r6
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	685b      	ldr	r3, [r3, #4]
 80100fc:	461d      	mov	r5, r3
 80100fe:	f04f 0600 	mov.w	r6, #0
 8010102:	196b      	adds	r3, r5, r5
 8010104:	eb46 0406 	adc.w	r4, r6, r6
 8010108:	461a      	mov	r2, r3
 801010a:	4623      	mov	r3, r4
 801010c:	f7f0 fdd4 	bl	8000cb8 <__aeabi_uldivmod>
 8010110:	4603      	mov	r3, r0
 8010112:	460c      	mov	r4, r1
 8010114:	461a      	mov	r2, r3
 8010116:	4b47      	ldr	r3, [pc, #284]	; (8010234 <UART_SetConfig+0x384>)
 8010118:	fba3 2302 	umull	r2, r3, r3, r2
 801011c:	095b      	lsrs	r3, r3, #5
 801011e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8010122:	68bb      	ldr	r3, [r7, #8]
 8010124:	461d      	mov	r5, r3
 8010126:	f04f 0600 	mov.w	r6, #0
 801012a:	46a9      	mov	r9, r5
 801012c:	46b2      	mov	sl, r6
 801012e:	eb19 0309 	adds.w	r3, r9, r9
 8010132:	eb4a 040a 	adc.w	r4, sl, sl
 8010136:	4699      	mov	r9, r3
 8010138:	46a2      	mov	sl, r4
 801013a:	eb19 0905 	adds.w	r9, r9, r5
 801013e:	eb4a 0a06 	adc.w	sl, sl, r6
 8010142:	f04f 0100 	mov.w	r1, #0
 8010146:	f04f 0200 	mov.w	r2, #0
 801014a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801014e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8010152:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010156:	4689      	mov	r9, r1
 8010158:	4692      	mov	sl, r2
 801015a:	eb19 0005 	adds.w	r0, r9, r5
 801015e:	eb4a 0106 	adc.w	r1, sl, r6
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	685b      	ldr	r3, [r3, #4]
 8010166:	461d      	mov	r5, r3
 8010168:	f04f 0600 	mov.w	r6, #0
 801016c:	196b      	adds	r3, r5, r5
 801016e:	eb46 0406 	adc.w	r4, r6, r6
 8010172:	461a      	mov	r2, r3
 8010174:	4623      	mov	r3, r4
 8010176:	f7f0 fd9f 	bl	8000cb8 <__aeabi_uldivmod>
 801017a:	4603      	mov	r3, r0
 801017c:	460c      	mov	r4, r1
 801017e:	461a      	mov	r2, r3
 8010180:	4b2c      	ldr	r3, [pc, #176]	; (8010234 <UART_SetConfig+0x384>)
 8010182:	fba3 1302 	umull	r1, r3, r3, r2
 8010186:	095b      	lsrs	r3, r3, #5
 8010188:	2164      	movs	r1, #100	; 0x64
 801018a:	fb01 f303 	mul.w	r3, r1, r3
 801018e:	1ad3      	subs	r3, r2, r3
 8010190:	00db      	lsls	r3, r3, #3
 8010192:	3332      	adds	r3, #50	; 0x32
 8010194:	4a27      	ldr	r2, [pc, #156]	; (8010234 <UART_SetConfig+0x384>)
 8010196:	fba2 2303 	umull	r2, r3, r2, r3
 801019a:	095b      	lsrs	r3, r3, #5
 801019c:	005b      	lsls	r3, r3, #1
 801019e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80101a2:	4498      	add	r8, r3
 80101a4:	68bb      	ldr	r3, [r7, #8]
 80101a6:	461d      	mov	r5, r3
 80101a8:	f04f 0600 	mov.w	r6, #0
 80101ac:	46a9      	mov	r9, r5
 80101ae:	46b2      	mov	sl, r6
 80101b0:	eb19 0309 	adds.w	r3, r9, r9
 80101b4:	eb4a 040a 	adc.w	r4, sl, sl
 80101b8:	4699      	mov	r9, r3
 80101ba:	46a2      	mov	sl, r4
 80101bc:	eb19 0905 	adds.w	r9, r9, r5
 80101c0:	eb4a 0a06 	adc.w	sl, sl, r6
 80101c4:	f04f 0100 	mov.w	r1, #0
 80101c8:	f04f 0200 	mov.w	r2, #0
 80101cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80101d0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80101d4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80101d8:	4689      	mov	r9, r1
 80101da:	4692      	mov	sl, r2
 80101dc:	eb19 0005 	adds.w	r0, r9, r5
 80101e0:	eb4a 0106 	adc.w	r1, sl, r6
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	685b      	ldr	r3, [r3, #4]
 80101e8:	461d      	mov	r5, r3
 80101ea:	f04f 0600 	mov.w	r6, #0
 80101ee:	196b      	adds	r3, r5, r5
 80101f0:	eb46 0406 	adc.w	r4, r6, r6
 80101f4:	461a      	mov	r2, r3
 80101f6:	4623      	mov	r3, r4
 80101f8:	f7f0 fd5e 	bl	8000cb8 <__aeabi_uldivmod>
 80101fc:	4603      	mov	r3, r0
 80101fe:	460c      	mov	r4, r1
 8010200:	461a      	mov	r2, r3
 8010202:	4b0c      	ldr	r3, [pc, #48]	; (8010234 <UART_SetConfig+0x384>)
 8010204:	fba3 1302 	umull	r1, r3, r3, r2
 8010208:	095b      	lsrs	r3, r3, #5
 801020a:	2164      	movs	r1, #100	; 0x64
 801020c:	fb01 f303 	mul.w	r3, r1, r3
 8010210:	1ad3      	subs	r3, r2, r3
 8010212:	00db      	lsls	r3, r3, #3
 8010214:	3332      	adds	r3, #50	; 0x32
 8010216:	4a07      	ldr	r2, [pc, #28]	; (8010234 <UART_SetConfig+0x384>)
 8010218:	fba2 2303 	umull	r2, r3, r2, r3
 801021c:	095b      	lsrs	r3, r3, #5
 801021e:	f003 0207 	and.w	r2, r3, #7
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	681b      	ldr	r3, [r3, #0]
 8010226:	4442      	add	r2, r8
 8010228:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 801022a:	e1b2      	b.n	8010592 <UART_SetConfig+0x6e2>
 801022c:	40011000 	.word	0x40011000
 8010230:	40011400 	.word	0x40011400
 8010234:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	4ad7      	ldr	r2, [pc, #860]	; (801059c <UART_SetConfig+0x6ec>)
 801023e:	4293      	cmp	r3, r2
 8010240:	d005      	beq.n	801024e <UART_SetConfig+0x39e>
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	4ad6      	ldr	r2, [pc, #856]	; (80105a0 <UART_SetConfig+0x6f0>)
 8010248:	4293      	cmp	r3, r2
 801024a:	f040 80d1 	bne.w	80103f0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 801024e:	f7fc fa41 	bl	800c6d4 <HAL_RCC_GetPCLK2Freq>
 8010252:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010254:	68bb      	ldr	r3, [r7, #8]
 8010256:	469a      	mov	sl, r3
 8010258:	f04f 0b00 	mov.w	fp, #0
 801025c:	46d0      	mov	r8, sl
 801025e:	46d9      	mov	r9, fp
 8010260:	eb18 0308 	adds.w	r3, r8, r8
 8010264:	eb49 0409 	adc.w	r4, r9, r9
 8010268:	4698      	mov	r8, r3
 801026a:	46a1      	mov	r9, r4
 801026c:	eb18 080a 	adds.w	r8, r8, sl
 8010270:	eb49 090b 	adc.w	r9, r9, fp
 8010274:	f04f 0100 	mov.w	r1, #0
 8010278:	f04f 0200 	mov.w	r2, #0
 801027c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8010280:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8010284:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8010288:	4688      	mov	r8, r1
 801028a:	4691      	mov	r9, r2
 801028c:	eb1a 0508 	adds.w	r5, sl, r8
 8010290:	eb4b 0609 	adc.w	r6, fp, r9
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	685b      	ldr	r3, [r3, #4]
 8010298:	4619      	mov	r1, r3
 801029a:	f04f 0200 	mov.w	r2, #0
 801029e:	f04f 0300 	mov.w	r3, #0
 80102a2:	f04f 0400 	mov.w	r4, #0
 80102a6:	0094      	lsls	r4, r2, #2
 80102a8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80102ac:	008b      	lsls	r3, r1, #2
 80102ae:	461a      	mov	r2, r3
 80102b0:	4623      	mov	r3, r4
 80102b2:	4628      	mov	r0, r5
 80102b4:	4631      	mov	r1, r6
 80102b6:	f7f0 fcff 	bl	8000cb8 <__aeabi_uldivmod>
 80102ba:	4603      	mov	r3, r0
 80102bc:	460c      	mov	r4, r1
 80102be:	461a      	mov	r2, r3
 80102c0:	4bb8      	ldr	r3, [pc, #736]	; (80105a4 <UART_SetConfig+0x6f4>)
 80102c2:	fba3 2302 	umull	r2, r3, r3, r2
 80102c6:	095b      	lsrs	r3, r3, #5
 80102c8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80102cc:	68bb      	ldr	r3, [r7, #8]
 80102ce:	469b      	mov	fp, r3
 80102d0:	f04f 0c00 	mov.w	ip, #0
 80102d4:	46d9      	mov	r9, fp
 80102d6:	46e2      	mov	sl, ip
 80102d8:	eb19 0309 	adds.w	r3, r9, r9
 80102dc:	eb4a 040a 	adc.w	r4, sl, sl
 80102e0:	4699      	mov	r9, r3
 80102e2:	46a2      	mov	sl, r4
 80102e4:	eb19 090b 	adds.w	r9, r9, fp
 80102e8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80102ec:	f04f 0100 	mov.w	r1, #0
 80102f0:	f04f 0200 	mov.w	r2, #0
 80102f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80102f8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80102fc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010300:	4689      	mov	r9, r1
 8010302:	4692      	mov	sl, r2
 8010304:	eb1b 0509 	adds.w	r5, fp, r9
 8010308:	eb4c 060a 	adc.w	r6, ip, sl
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	685b      	ldr	r3, [r3, #4]
 8010310:	4619      	mov	r1, r3
 8010312:	f04f 0200 	mov.w	r2, #0
 8010316:	f04f 0300 	mov.w	r3, #0
 801031a:	f04f 0400 	mov.w	r4, #0
 801031e:	0094      	lsls	r4, r2, #2
 8010320:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010324:	008b      	lsls	r3, r1, #2
 8010326:	461a      	mov	r2, r3
 8010328:	4623      	mov	r3, r4
 801032a:	4628      	mov	r0, r5
 801032c:	4631      	mov	r1, r6
 801032e:	f7f0 fcc3 	bl	8000cb8 <__aeabi_uldivmod>
 8010332:	4603      	mov	r3, r0
 8010334:	460c      	mov	r4, r1
 8010336:	461a      	mov	r2, r3
 8010338:	4b9a      	ldr	r3, [pc, #616]	; (80105a4 <UART_SetConfig+0x6f4>)
 801033a:	fba3 1302 	umull	r1, r3, r3, r2
 801033e:	095b      	lsrs	r3, r3, #5
 8010340:	2164      	movs	r1, #100	; 0x64
 8010342:	fb01 f303 	mul.w	r3, r1, r3
 8010346:	1ad3      	subs	r3, r2, r3
 8010348:	011b      	lsls	r3, r3, #4
 801034a:	3332      	adds	r3, #50	; 0x32
 801034c:	4a95      	ldr	r2, [pc, #596]	; (80105a4 <UART_SetConfig+0x6f4>)
 801034e:	fba2 2303 	umull	r2, r3, r2, r3
 8010352:	095b      	lsrs	r3, r3, #5
 8010354:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010358:	4498      	add	r8, r3
 801035a:	68bb      	ldr	r3, [r7, #8]
 801035c:	469b      	mov	fp, r3
 801035e:	f04f 0c00 	mov.w	ip, #0
 8010362:	46d9      	mov	r9, fp
 8010364:	46e2      	mov	sl, ip
 8010366:	eb19 0309 	adds.w	r3, r9, r9
 801036a:	eb4a 040a 	adc.w	r4, sl, sl
 801036e:	4699      	mov	r9, r3
 8010370:	46a2      	mov	sl, r4
 8010372:	eb19 090b 	adds.w	r9, r9, fp
 8010376:	eb4a 0a0c 	adc.w	sl, sl, ip
 801037a:	f04f 0100 	mov.w	r1, #0
 801037e:	f04f 0200 	mov.w	r2, #0
 8010382:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010386:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801038a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801038e:	4689      	mov	r9, r1
 8010390:	4692      	mov	sl, r2
 8010392:	eb1b 0509 	adds.w	r5, fp, r9
 8010396:	eb4c 060a 	adc.w	r6, ip, sl
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	685b      	ldr	r3, [r3, #4]
 801039e:	4619      	mov	r1, r3
 80103a0:	f04f 0200 	mov.w	r2, #0
 80103a4:	f04f 0300 	mov.w	r3, #0
 80103a8:	f04f 0400 	mov.w	r4, #0
 80103ac:	0094      	lsls	r4, r2, #2
 80103ae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80103b2:	008b      	lsls	r3, r1, #2
 80103b4:	461a      	mov	r2, r3
 80103b6:	4623      	mov	r3, r4
 80103b8:	4628      	mov	r0, r5
 80103ba:	4631      	mov	r1, r6
 80103bc:	f7f0 fc7c 	bl	8000cb8 <__aeabi_uldivmod>
 80103c0:	4603      	mov	r3, r0
 80103c2:	460c      	mov	r4, r1
 80103c4:	461a      	mov	r2, r3
 80103c6:	4b77      	ldr	r3, [pc, #476]	; (80105a4 <UART_SetConfig+0x6f4>)
 80103c8:	fba3 1302 	umull	r1, r3, r3, r2
 80103cc:	095b      	lsrs	r3, r3, #5
 80103ce:	2164      	movs	r1, #100	; 0x64
 80103d0:	fb01 f303 	mul.w	r3, r1, r3
 80103d4:	1ad3      	subs	r3, r2, r3
 80103d6:	011b      	lsls	r3, r3, #4
 80103d8:	3332      	adds	r3, #50	; 0x32
 80103da:	4a72      	ldr	r2, [pc, #456]	; (80105a4 <UART_SetConfig+0x6f4>)
 80103dc:	fba2 2303 	umull	r2, r3, r2, r3
 80103e0:	095b      	lsrs	r3, r3, #5
 80103e2:	f003 020f 	and.w	r2, r3, #15
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	4442      	add	r2, r8
 80103ec:	609a      	str	r2, [r3, #8]
 80103ee:	e0d0      	b.n	8010592 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80103f0:	f7fc f95c 	bl	800c6ac <HAL_RCC_GetPCLK1Freq>
 80103f4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80103f6:	68bb      	ldr	r3, [r7, #8]
 80103f8:	469a      	mov	sl, r3
 80103fa:	f04f 0b00 	mov.w	fp, #0
 80103fe:	46d0      	mov	r8, sl
 8010400:	46d9      	mov	r9, fp
 8010402:	eb18 0308 	adds.w	r3, r8, r8
 8010406:	eb49 0409 	adc.w	r4, r9, r9
 801040a:	4698      	mov	r8, r3
 801040c:	46a1      	mov	r9, r4
 801040e:	eb18 080a 	adds.w	r8, r8, sl
 8010412:	eb49 090b 	adc.w	r9, r9, fp
 8010416:	f04f 0100 	mov.w	r1, #0
 801041a:	f04f 0200 	mov.w	r2, #0
 801041e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8010422:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8010426:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 801042a:	4688      	mov	r8, r1
 801042c:	4691      	mov	r9, r2
 801042e:	eb1a 0508 	adds.w	r5, sl, r8
 8010432:	eb4b 0609 	adc.w	r6, fp, r9
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	685b      	ldr	r3, [r3, #4]
 801043a:	4619      	mov	r1, r3
 801043c:	f04f 0200 	mov.w	r2, #0
 8010440:	f04f 0300 	mov.w	r3, #0
 8010444:	f04f 0400 	mov.w	r4, #0
 8010448:	0094      	lsls	r4, r2, #2
 801044a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801044e:	008b      	lsls	r3, r1, #2
 8010450:	461a      	mov	r2, r3
 8010452:	4623      	mov	r3, r4
 8010454:	4628      	mov	r0, r5
 8010456:	4631      	mov	r1, r6
 8010458:	f7f0 fc2e 	bl	8000cb8 <__aeabi_uldivmod>
 801045c:	4603      	mov	r3, r0
 801045e:	460c      	mov	r4, r1
 8010460:	461a      	mov	r2, r3
 8010462:	4b50      	ldr	r3, [pc, #320]	; (80105a4 <UART_SetConfig+0x6f4>)
 8010464:	fba3 2302 	umull	r2, r3, r3, r2
 8010468:	095b      	lsrs	r3, r3, #5
 801046a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801046e:	68bb      	ldr	r3, [r7, #8]
 8010470:	469b      	mov	fp, r3
 8010472:	f04f 0c00 	mov.w	ip, #0
 8010476:	46d9      	mov	r9, fp
 8010478:	46e2      	mov	sl, ip
 801047a:	eb19 0309 	adds.w	r3, r9, r9
 801047e:	eb4a 040a 	adc.w	r4, sl, sl
 8010482:	4699      	mov	r9, r3
 8010484:	46a2      	mov	sl, r4
 8010486:	eb19 090b 	adds.w	r9, r9, fp
 801048a:	eb4a 0a0c 	adc.w	sl, sl, ip
 801048e:	f04f 0100 	mov.w	r1, #0
 8010492:	f04f 0200 	mov.w	r2, #0
 8010496:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801049a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801049e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80104a2:	4689      	mov	r9, r1
 80104a4:	4692      	mov	sl, r2
 80104a6:	eb1b 0509 	adds.w	r5, fp, r9
 80104aa:	eb4c 060a 	adc.w	r6, ip, sl
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	685b      	ldr	r3, [r3, #4]
 80104b2:	4619      	mov	r1, r3
 80104b4:	f04f 0200 	mov.w	r2, #0
 80104b8:	f04f 0300 	mov.w	r3, #0
 80104bc:	f04f 0400 	mov.w	r4, #0
 80104c0:	0094      	lsls	r4, r2, #2
 80104c2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80104c6:	008b      	lsls	r3, r1, #2
 80104c8:	461a      	mov	r2, r3
 80104ca:	4623      	mov	r3, r4
 80104cc:	4628      	mov	r0, r5
 80104ce:	4631      	mov	r1, r6
 80104d0:	f7f0 fbf2 	bl	8000cb8 <__aeabi_uldivmod>
 80104d4:	4603      	mov	r3, r0
 80104d6:	460c      	mov	r4, r1
 80104d8:	461a      	mov	r2, r3
 80104da:	4b32      	ldr	r3, [pc, #200]	; (80105a4 <UART_SetConfig+0x6f4>)
 80104dc:	fba3 1302 	umull	r1, r3, r3, r2
 80104e0:	095b      	lsrs	r3, r3, #5
 80104e2:	2164      	movs	r1, #100	; 0x64
 80104e4:	fb01 f303 	mul.w	r3, r1, r3
 80104e8:	1ad3      	subs	r3, r2, r3
 80104ea:	011b      	lsls	r3, r3, #4
 80104ec:	3332      	adds	r3, #50	; 0x32
 80104ee:	4a2d      	ldr	r2, [pc, #180]	; (80105a4 <UART_SetConfig+0x6f4>)
 80104f0:	fba2 2303 	umull	r2, r3, r2, r3
 80104f4:	095b      	lsrs	r3, r3, #5
 80104f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80104fa:	4498      	add	r8, r3
 80104fc:	68bb      	ldr	r3, [r7, #8]
 80104fe:	469b      	mov	fp, r3
 8010500:	f04f 0c00 	mov.w	ip, #0
 8010504:	46d9      	mov	r9, fp
 8010506:	46e2      	mov	sl, ip
 8010508:	eb19 0309 	adds.w	r3, r9, r9
 801050c:	eb4a 040a 	adc.w	r4, sl, sl
 8010510:	4699      	mov	r9, r3
 8010512:	46a2      	mov	sl, r4
 8010514:	eb19 090b 	adds.w	r9, r9, fp
 8010518:	eb4a 0a0c 	adc.w	sl, sl, ip
 801051c:	f04f 0100 	mov.w	r1, #0
 8010520:	f04f 0200 	mov.w	r2, #0
 8010524:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010528:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801052c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010530:	4689      	mov	r9, r1
 8010532:	4692      	mov	sl, r2
 8010534:	eb1b 0509 	adds.w	r5, fp, r9
 8010538:	eb4c 060a 	adc.w	r6, ip, sl
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	685b      	ldr	r3, [r3, #4]
 8010540:	4619      	mov	r1, r3
 8010542:	f04f 0200 	mov.w	r2, #0
 8010546:	f04f 0300 	mov.w	r3, #0
 801054a:	f04f 0400 	mov.w	r4, #0
 801054e:	0094      	lsls	r4, r2, #2
 8010550:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010554:	008b      	lsls	r3, r1, #2
 8010556:	461a      	mov	r2, r3
 8010558:	4623      	mov	r3, r4
 801055a:	4628      	mov	r0, r5
 801055c:	4631      	mov	r1, r6
 801055e:	f7f0 fbab 	bl	8000cb8 <__aeabi_uldivmod>
 8010562:	4603      	mov	r3, r0
 8010564:	460c      	mov	r4, r1
 8010566:	461a      	mov	r2, r3
 8010568:	4b0e      	ldr	r3, [pc, #56]	; (80105a4 <UART_SetConfig+0x6f4>)
 801056a:	fba3 1302 	umull	r1, r3, r3, r2
 801056e:	095b      	lsrs	r3, r3, #5
 8010570:	2164      	movs	r1, #100	; 0x64
 8010572:	fb01 f303 	mul.w	r3, r1, r3
 8010576:	1ad3      	subs	r3, r2, r3
 8010578:	011b      	lsls	r3, r3, #4
 801057a:	3332      	adds	r3, #50	; 0x32
 801057c:	4a09      	ldr	r2, [pc, #36]	; (80105a4 <UART_SetConfig+0x6f4>)
 801057e:	fba2 2303 	umull	r2, r3, r2, r3
 8010582:	095b      	lsrs	r3, r3, #5
 8010584:	f003 020f 	and.w	r2, r3, #15
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	4442      	add	r2, r8
 801058e:	609a      	str	r2, [r3, #8]
}
 8010590:	e7ff      	b.n	8010592 <UART_SetConfig+0x6e2>
 8010592:	bf00      	nop
 8010594:	3714      	adds	r7, #20
 8010596:	46bd      	mov	sp, r7
 8010598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801059c:	40011000 	.word	0x40011000
 80105a0:	40011400 	.word	0x40011400
 80105a4:	51eb851f 	.word	0x51eb851f

080105a8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80105a8:	b084      	sub	sp, #16
 80105aa:	b480      	push	{r7}
 80105ac:	b085      	sub	sp, #20
 80105ae:	af00      	add	r7, sp, #0
 80105b0:	6078      	str	r0, [r7, #4]
 80105b2:	f107 001c 	add.w	r0, r7, #28
 80105b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80105ba:	2300      	movs	r3, #0
 80105bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80105be:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80105c0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80105c2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80105c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80105c6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80105c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80105ca:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80105cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80105ce:	431a      	orrs	r2, r3
             Init.ClockDiv
 80105d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80105d2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80105d4:	68fa      	ldr	r2, [r7, #12]
 80105d6:	4313      	orrs	r3, r2
 80105d8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	685b      	ldr	r3, [r3, #4]
 80105de:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80105e2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80105e6:	68fa      	ldr	r2, [r7, #12]
 80105e8:	431a      	orrs	r2, r3
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80105ee:	2300      	movs	r3, #0
}
 80105f0:	4618      	mov	r0, r3
 80105f2:	3714      	adds	r7, #20
 80105f4:	46bd      	mov	sp, r7
 80105f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105fa:	b004      	add	sp, #16
 80105fc:	4770      	bx	lr

080105fe <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80105fe:	b480      	push	{r7}
 8010600:	b083      	sub	sp, #12
 8010602:	af00      	add	r7, sp, #0
 8010604:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 801060c:	4618      	mov	r0, r3
 801060e:	370c      	adds	r7, #12
 8010610:	46bd      	mov	sp, r7
 8010612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010616:	4770      	bx	lr

08010618 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8010618:	b480      	push	{r7}
 801061a:	b083      	sub	sp, #12
 801061c:	af00      	add	r7, sp, #0
 801061e:	6078      	str	r0, [r7, #4]
 8010620:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8010622:	683b      	ldr	r3, [r7, #0]
 8010624:	681a      	ldr	r2, [r3, #0]
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801062c:	2300      	movs	r3, #0
}
 801062e:	4618      	mov	r0, r3
 8010630:	370c      	adds	r7, #12
 8010632:	46bd      	mov	sp, r7
 8010634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010638:	4770      	bx	lr

0801063a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 801063a:	b580      	push	{r7, lr}
 801063c:	b082      	sub	sp, #8
 801063e:	af00      	add	r7, sp, #0
 8010640:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	2203      	movs	r2, #3
 8010646:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8010648:	2002      	movs	r0, #2
 801064a:	f7f9 fbdd 	bl	8009e08 <HAL_Delay>
  
  return HAL_OK;
 801064e:	2300      	movs	r3, #0
}
 8010650:	4618      	mov	r0, r3
 8010652:	3708      	adds	r7, #8
 8010654:	46bd      	mov	sp, r7
 8010656:	bd80      	pop	{r7, pc}

08010658 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8010658:	b480      	push	{r7}
 801065a:	b083      	sub	sp, #12
 801065c:	af00      	add	r7, sp, #0
 801065e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	f003 0303 	and.w	r3, r3, #3
}
 8010668:	4618      	mov	r0, r3
 801066a:	370c      	adds	r7, #12
 801066c:	46bd      	mov	sp, r7
 801066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010672:	4770      	bx	lr

08010674 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8010674:	b480      	push	{r7}
 8010676:	b085      	sub	sp, #20
 8010678:	af00      	add	r7, sp, #0
 801067a:	6078      	str	r0, [r7, #4]
 801067c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801067e:	2300      	movs	r3, #0
 8010680:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8010682:	683b      	ldr	r3, [r7, #0]
 8010684:	681a      	ldr	r2, [r3, #0]
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801068a:	683b      	ldr	r3, [r7, #0]
 801068c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 801068e:	683b      	ldr	r3, [r7, #0]
 8010690:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010692:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8010694:	683b      	ldr	r3, [r7, #0]
 8010696:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8010698:	431a      	orrs	r2, r3
                       Command->CPSM);
 801069a:	683b      	ldr	r3, [r7, #0]
 801069c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 801069e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80106a0:	68fa      	ldr	r2, [r7, #12]
 80106a2:	4313      	orrs	r3, r2
 80106a4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	68db      	ldr	r3, [r3, #12]
 80106aa:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80106ae:	f023 030f 	bic.w	r3, r3, #15
 80106b2:	68fa      	ldr	r2, [r7, #12]
 80106b4:	431a      	orrs	r2, r3
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80106ba:	2300      	movs	r3, #0
}
 80106bc:	4618      	mov	r0, r3
 80106be:	3714      	adds	r7, #20
 80106c0:	46bd      	mov	sp, r7
 80106c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c6:	4770      	bx	lr

080106c8 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80106c8:	b480      	push	{r7}
 80106ca:	b083      	sub	sp, #12
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	691b      	ldr	r3, [r3, #16]
 80106d4:	b2db      	uxtb	r3, r3
}
 80106d6:	4618      	mov	r0, r3
 80106d8:	370c      	adds	r7, #12
 80106da:	46bd      	mov	sp, r7
 80106dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106e0:	4770      	bx	lr

080106e2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80106e2:	b480      	push	{r7}
 80106e4:	b085      	sub	sp, #20
 80106e6:	af00      	add	r7, sp, #0
 80106e8:	6078      	str	r0, [r7, #4]
 80106ea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	3314      	adds	r3, #20
 80106f0:	461a      	mov	r2, r3
 80106f2:	683b      	ldr	r3, [r7, #0]
 80106f4:	4413      	add	r3, r2
 80106f6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80106f8:	68fb      	ldr	r3, [r7, #12]
 80106fa:	681b      	ldr	r3, [r3, #0]
}  
 80106fc:	4618      	mov	r0, r3
 80106fe:	3714      	adds	r7, #20
 8010700:	46bd      	mov	sp, r7
 8010702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010706:	4770      	bx	lr

08010708 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8010708:	b480      	push	{r7}
 801070a:	b085      	sub	sp, #20
 801070c:	af00      	add	r7, sp, #0
 801070e:	6078      	str	r0, [r7, #4]
 8010710:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010712:	2300      	movs	r3, #0
 8010714:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8010716:	683b      	ldr	r3, [r7, #0]
 8010718:	681a      	ldr	r2, [r3, #0]
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 801071e:	683b      	ldr	r3, [r7, #0]
 8010720:	685a      	ldr	r2, [r3, #4]
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010726:	683b      	ldr	r3, [r7, #0]
 8010728:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 801072a:	683b      	ldr	r3, [r7, #0]
 801072c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801072e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010730:	683b      	ldr	r3, [r7, #0]
 8010732:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010734:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010736:	683b      	ldr	r3, [r7, #0]
 8010738:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 801073a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801073c:	68fa      	ldr	r2, [r7, #12]
 801073e:	4313      	orrs	r3, r2
 8010740:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010746:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	431a      	orrs	r2, r3
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8010752:	2300      	movs	r3, #0

}
 8010754:	4618      	mov	r0, r3
 8010756:	3714      	adds	r7, #20
 8010758:	46bd      	mov	sp, r7
 801075a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801075e:	4770      	bx	lr

08010760 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8010760:	b580      	push	{r7, lr}
 8010762:	b088      	sub	sp, #32
 8010764:	af00      	add	r7, sp, #0
 8010766:	6078      	str	r0, [r7, #4]
 8010768:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801076a:	683b      	ldr	r3, [r7, #0]
 801076c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 801076e:	2310      	movs	r3, #16
 8010770:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010772:	2340      	movs	r3, #64	; 0x40
 8010774:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010776:	2300      	movs	r3, #0
 8010778:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801077a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801077e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010780:	f107 0308 	add.w	r3, r7, #8
 8010784:	4619      	mov	r1, r3
 8010786:	6878      	ldr	r0, [r7, #4]
 8010788:	f7ff ff74 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 801078c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010790:	2110      	movs	r1, #16
 8010792:	6878      	ldr	r0, [r7, #4]
 8010794:	f000 fa40 	bl	8010c18 <SDMMC_GetCmdResp1>
 8010798:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801079a:	69fb      	ldr	r3, [r7, #28]
}
 801079c:	4618      	mov	r0, r3
 801079e:	3720      	adds	r7, #32
 80107a0:	46bd      	mov	sp, r7
 80107a2:	bd80      	pop	{r7, pc}

080107a4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80107a4:	b580      	push	{r7, lr}
 80107a6:	b088      	sub	sp, #32
 80107a8:	af00      	add	r7, sp, #0
 80107aa:	6078      	str	r0, [r7, #4]
 80107ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80107ae:	683b      	ldr	r3, [r7, #0]
 80107b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80107b2:	2311      	movs	r3, #17
 80107b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80107b6:	2340      	movs	r3, #64	; 0x40
 80107b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80107ba:	2300      	movs	r3, #0
 80107bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80107be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80107c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80107c4:	f107 0308 	add.w	r3, r7, #8
 80107c8:	4619      	mov	r1, r3
 80107ca:	6878      	ldr	r0, [r7, #4]
 80107cc:	f7ff ff52 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80107d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80107d4:	2111      	movs	r1, #17
 80107d6:	6878      	ldr	r0, [r7, #4]
 80107d8:	f000 fa1e 	bl	8010c18 <SDMMC_GetCmdResp1>
 80107dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80107de:	69fb      	ldr	r3, [r7, #28]
}
 80107e0:	4618      	mov	r0, r3
 80107e2:	3720      	adds	r7, #32
 80107e4:	46bd      	mov	sp, r7
 80107e6:	bd80      	pop	{r7, pc}

080107e8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b088      	sub	sp, #32
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	6078      	str	r0, [r7, #4]
 80107f0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80107f2:	683b      	ldr	r3, [r7, #0]
 80107f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80107f6:	2312      	movs	r3, #18
 80107f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80107fa:	2340      	movs	r3, #64	; 0x40
 80107fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80107fe:	2300      	movs	r3, #0
 8010800:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010802:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010806:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010808:	f107 0308 	add.w	r3, r7, #8
 801080c:	4619      	mov	r1, r3
 801080e:	6878      	ldr	r0, [r7, #4]
 8010810:	f7ff ff30 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8010814:	f241 3288 	movw	r2, #5000	; 0x1388
 8010818:	2112      	movs	r1, #18
 801081a:	6878      	ldr	r0, [r7, #4]
 801081c:	f000 f9fc 	bl	8010c18 <SDMMC_GetCmdResp1>
 8010820:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010822:	69fb      	ldr	r3, [r7, #28]
}
 8010824:	4618      	mov	r0, r3
 8010826:	3720      	adds	r7, #32
 8010828:	46bd      	mov	sp, r7
 801082a:	bd80      	pop	{r7, pc}

0801082c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 801082c:	b580      	push	{r7, lr}
 801082e:	b088      	sub	sp, #32
 8010830:	af00      	add	r7, sp, #0
 8010832:	6078      	str	r0, [r7, #4]
 8010834:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010836:	683b      	ldr	r3, [r7, #0]
 8010838:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 801083a:	2318      	movs	r3, #24
 801083c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801083e:	2340      	movs	r3, #64	; 0x40
 8010840:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010842:	2300      	movs	r3, #0
 8010844:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010846:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801084a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801084c:	f107 0308 	add.w	r3, r7, #8
 8010850:	4619      	mov	r1, r3
 8010852:	6878      	ldr	r0, [r7, #4]
 8010854:	f7ff ff0e 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8010858:	f241 3288 	movw	r2, #5000	; 0x1388
 801085c:	2118      	movs	r1, #24
 801085e:	6878      	ldr	r0, [r7, #4]
 8010860:	f000 f9da 	bl	8010c18 <SDMMC_GetCmdResp1>
 8010864:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010866:	69fb      	ldr	r3, [r7, #28]
}
 8010868:	4618      	mov	r0, r3
 801086a:	3720      	adds	r7, #32
 801086c:	46bd      	mov	sp, r7
 801086e:	bd80      	pop	{r7, pc}

08010870 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8010870:	b580      	push	{r7, lr}
 8010872:	b088      	sub	sp, #32
 8010874:	af00      	add	r7, sp, #0
 8010876:	6078      	str	r0, [r7, #4]
 8010878:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801087a:	683b      	ldr	r3, [r7, #0]
 801087c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801087e:	2319      	movs	r3, #25
 8010880:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010882:	2340      	movs	r3, #64	; 0x40
 8010884:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010886:	2300      	movs	r3, #0
 8010888:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801088a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801088e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010890:	f107 0308 	add.w	r3, r7, #8
 8010894:	4619      	mov	r1, r3
 8010896:	6878      	ldr	r0, [r7, #4]
 8010898:	f7ff feec 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 801089c:	f241 3288 	movw	r2, #5000	; 0x1388
 80108a0:	2119      	movs	r1, #25
 80108a2:	6878      	ldr	r0, [r7, #4]
 80108a4:	f000 f9b8 	bl	8010c18 <SDMMC_GetCmdResp1>
 80108a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80108aa:	69fb      	ldr	r3, [r7, #28]
}
 80108ac:	4618      	mov	r0, r3
 80108ae:	3720      	adds	r7, #32
 80108b0:	46bd      	mov	sp, r7
 80108b2:	bd80      	pop	{r7, pc}

080108b4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80108b4:	b580      	push	{r7, lr}
 80108b6:	b088      	sub	sp, #32
 80108b8:	af00      	add	r7, sp, #0
 80108ba:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80108bc:	2300      	movs	r3, #0
 80108be:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80108c0:	230c      	movs	r3, #12
 80108c2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80108c4:	2340      	movs	r3, #64	; 0x40
 80108c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80108c8:	2300      	movs	r3, #0
 80108ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80108cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80108d0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80108d2:	f107 0308 	add.w	r3, r7, #8
 80108d6:	4619      	mov	r1, r3
 80108d8:	6878      	ldr	r0, [r7, #4]
 80108da:	f7ff fecb 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80108de:	4a05      	ldr	r2, [pc, #20]	; (80108f4 <SDMMC_CmdStopTransfer+0x40>)
 80108e0:	210c      	movs	r1, #12
 80108e2:	6878      	ldr	r0, [r7, #4]
 80108e4:	f000 f998 	bl	8010c18 <SDMMC_GetCmdResp1>
 80108e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80108ea:	69fb      	ldr	r3, [r7, #28]
}
 80108ec:	4618      	mov	r0, r3
 80108ee:	3720      	adds	r7, #32
 80108f0:	46bd      	mov	sp, r7
 80108f2:	bd80      	pop	{r7, pc}
 80108f4:	05f5e100 	.word	0x05f5e100

080108f8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80108f8:	b580      	push	{r7, lr}
 80108fa:	b08a      	sub	sp, #40	; 0x28
 80108fc:	af00      	add	r7, sp, #0
 80108fe:	60f8      	str	r0, [r7, #12]
 8010900:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010904:	683b      	ldr	r3, [r7, #0]
 8010906:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8010908:	2307      	movs	r3, #7
 801090a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801090c:	2340      	movs	r3, #64	; 0x40
 801090e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010910:	2300      	movs	r3, #0
 8010912:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010914:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010918:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801091a:	f107 0310 	add.w	r3, r7, #16
 801091e:	4619      	mov	r1, r3
 8010920:	68f8      	ldr	r0, [r7, #12]
 8010922:	f7ff fea7 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8010926:	f241 3288 	movw	r2, #5000	; 0x1388
 801092a:	2107      	movs	r1, #7
 801092c:	68f8      	ldr	r0, [r7, #12]
 801092e:	f000 f973 	bl	8010c18 <SDMMC_GetCmdResp1>
 8010932:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8010934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010936:	4618      	mov	r0, r3
 8010938:	3728      	adds	r7, #40	; 0x28
 801093a:	46bd      	mov	sp, r7
 801093c:	bd80      	pop	{r7, pc}

0801093e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 801093e:	b580      	push	{r7, lr}
 8010940:	b088      	sub	sp, #32
 8010942:	af00      	add	r7, sp, #0
 8010944:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8010946:	2300      	movs	r3, #0
 8010948:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 801094a:	2300      	movs	r3, #0
 801094c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 801094e:	2300      	movs	r3, #0
 8010950:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010952:	2300      	movs	r3, #0
 8010954:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010956:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801095a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801095c:	f107 0308 	add.w	r3, r7, #8
 8010960:	4619      	mov	r1, r3
 8010962:	6878      	ldr	r0, [r7, #4]
 8010964:	f7ff fe86 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8010968:	6878      	ldr	r0, [r7, #4]
 801096a:	f000 f92d 	bl	8010bc8 <SDMMC_GetCmdError>
 801096e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010970:	69fb      	ldr	r3, [r7, #28]
}
 8010972:	4618      	mov	r0, r3
 8010974:	3720      	adds	r7, #32
 8010976:	46bd      	mov	sp, r7
 8010978:	bd80      	pop	{r7, pc}

0801097a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 801097a:	b580      	push	{r7, lr}
 801097c:	b088      	sub	sp, #32
 801097e:	af00      	add	r7, sp, #0
 8010980:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010982:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8010986:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010988:	2308      	movs	r3, #8
 801098a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801098c:	2340      	movs	r3, #64	; 0x40
 801098e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010990:	2300      	movs	r3, #0
 8010992:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010994:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010998:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801099a:	f107 0308 	add.w	r3, r7, #8
 801099e:	4619      	mov	r1, r3
 80109a0:	6878      	ldr	r0, [r7, #4]
 80109a2:	f7ff fe67 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80109a6:	6878      	ldr	r0, [r7, #4]
 80109a8:	f000 fb16 	bl	8010fd8 <SDMMC_GetCmdResp7>
 80109ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80109ae:	69fb      	ldr	r3, [r7, #28]
}
 80109b0:	4618      	mov	r0, r3
 80109b2:	3720      	adds	r7, #32
 80109b4:	46bd      	mov	sp, r7
 80109b6:	bd80      	pop	{r7, pc}

080109b8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80109b8:	b580      	push	{r7, lr}
 80109ba:	b088      	sub	sp, #32
 80109bc:	af00      	add	r7, sp, #0
 80109be:	6078      	str	r0, [r7, #4]
 80109c0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80109c2:	683b      	ldr	r3, [r7, #0]
 80109c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80109c6:	2337      	movs	r3, #55	; 0x37
 80109c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80109ca:	2340      	movs	r3, #64	; 0x40
 80109cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80109ce:	2300      	movs	r3, #0
 80109d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80109d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80109d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80109d8:	f107 0308 	add.w	r3, r7, #8
 80109dc:	4619      	mov	r1, r3
 80109de:	6878      	ldr	r0, [r7, #4]
 80109e0:	f7ff fe48 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80109e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80109e8:	2137      	movs	r1, #55	; 0x37
 80109ea:	6878      	ldr	r0, [r7, #4]
 80109ec:	f000 f914 	bl	8010c18 <SDMMC_GetCmdResp1>
 80109f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80109f2:	69fb      	ldr	r3, [r7, #28]
}
 80109f4:	4618      	mov	r0, r3
 80109f6:	3720      	adds	r7, #32
 80109f8:	46bd      	mov	sp, r7
 80109fa:	bd80      	pop	{r7, pc}

080109fc <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80109fc:	b580      	push	{r7, lr}
 80109fe:	b088      	sub	sp, #32
 8010a00:	af00      	add	r7, sp, #0
 8010a02:	6078      	str	r0, [r7, #4]
 8010a04:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8010a06:	683b      	ldr	r3, [r7, #0]
 8010a08:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010a0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010a10:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010a12:	2329      	movs	r3, #41	; 0x29
 8010a14:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010a16:	2340      	movs	r3, #64	; 0x40
 8010a18:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010a1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010a22:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010a24:	f107 0308 	add.w	r3, r7, #8
 8010a28:	4619      	mov	r1, r3
 8010a2a:	6878      	ldr	r0, [r7, #4]
 8010a2c:	f7ff fe22 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8010a30:	6878      	ldr	r0, [r7, #4]
 8010a32:	f000 fa23 	bl	8010e7c <SDMMC_GetCmdResp3>
 8010a36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010a38:	69fb      	ldr	r3, [r7, #28]
}
 8010a3a:	4618      	mov	r0, r3
 8010a3c:	3720      	adds	r7, #32
 8010a3e:	46bd      	mov	sp, r7
 8010a40:	bd80      	pop	{r7, pc}

08010a42 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8010a42:	b580      	push	{r7, lr}
 8010a44:	b088      	sub	sp, #32
 8010a46:	af00      	add	r7, sp, #0
 8010a48:	6078      	str	r0, [r7, #4]
 8010a4a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8010a4c:	683b      	ldr	r3, [r7, #0]
 8010a4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010a50:	2306      	movs	r3, #6
 8010a52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010a54:	2340      	movs	r3, #64	; 0x40
 8010a56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010a58:	2300      	movs	r3, #0
 8010a5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010a5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010a60:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010a62:	f107 0308 	add.w	r3, r7, #8
 8010a66:	4619      	mov	r1, r3
 8010a68:	6878      	ldr	r0, [r7, #4]
 8010a6a:	f7ff fe03 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8010a6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8010a72:	2106      	movs	r1, #6
 8010a74:	6878      	ldr	r0, [r7, #4]
 8010a76:	f000 f8cf 	bl	8010c18 <SDMMC_GetCmdResp1>
 8010a7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010a7c:	69fb      	ldr	r3, [r7, #28]
}
 8010a7e:	4618      	mov	r0, r3
 8010a80:	3720      	adds	r7, #32
 8010a82:	46bd      	mov	sp, r7
 8010a84:	bd80      	pop	{r7, pc}

08010a86 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8010a86:	b580      	push	{r7, lr}
 8010a88:	b088      	sub	sp, #32
 8010a8a:	af00      	add	r7, sp, #0
 8010a8c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8010a8e:	2300      	movs	r3, #0
 8010a90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010a92:	2333      	movs	r3, #51	; 0x33
 8010a94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010a96:	2340      	movs	r3, #64	; 0x40
 8010a98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010a9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010aa2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010aa4:	f107 0308 	add.w	r3, r7, #8
 8010aa8:	4619      	mov	r1, r3
 8010aaa:	6878      	ldr	r0, [r7, #4]
 8010aac:	f7ff fde2 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8010ab0:	f241 3288 	movw	r2, #5000	; 0x1388
 8010ab4:	2133      	movs	r1, #51	; 0x33
 8010ab6:	6878      	ldr	r0, [r7, #4]
 8010ab8:	f000 f8ae 	bl	8010c18 <SDMMC_GetCmdResp1>
 8010abc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010abe:	69fb      	ldr	r3, [r7, #28]
}
 8010ac0:	4618      	mov	r0, r3
 8010ac2:	3720      	adds	r7, #32
 8010ac4:	46bd      	mov	sp, r7
 8010ac6:	bd80      	pop	{r7, pc}

08010ac8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8010ac8:	b580      	push	{r7, lr}
 8010aca:	b088      	sub	sp, #32
 8010acc:	af00      	add	r7, sp, #0
 8010ace:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010ad0:	2300      	movs	r3, #0
 8010ad2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010ad4:	2302      	movs	r3, #2
 8010ad6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8010ad8:	23c0      	movs	r3, #192	; 0xc0
 8010ada:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010adc:	2300      	movs	r3, #0
 8010ade:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010ae0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010ae4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010ae6:	f107 0308 	add.w	r3, r7, #8
 8010aea:	4619      	mov	r1, r3
 8010aec:	6878      	ldr	r0, [r7, #4]
 8010aee:	f7ff fdc1 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8010af2:	6878      	ldr	r0, [r7, #4]
 8010af4:	f000 f97c 	bl	8010df0 <SDMMC_GetCmdResp2>
 8010af8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010afa:	69fb      	ldr	r3, [r7, #28]
}
 8010afc:	4618      	mov	r0, r3
 8010afe:	3720      	adds	r7, #32
 8010b00:	46bd      	mov	sp, r7
 8010b02:	bd80      	pop	{r7, pc}

08010b04 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010b04:	b580      	push	{r7, lr}
 8010b06:	b088      	sub	sp, #32
 8010b08:	af00      	add	r7, sp, #0
 8010b0a:	6078      	str	r0, [r7, #4]
 8010b0c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8010b0e:	683b      	ldr	r3, [r7, #0]
 8010b10:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010b12:	2309      	movs	r3, #9
 8010b14:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8010b16:	23c0      	movs	r3, #192	; 0xc0
 8010b18:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010b1a:	2300      	movs	r3, #0
 8010b1c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010b1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010b22:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010b24:	f107 0308 	add.w	r3, r7, #8
 8010b28:	4619      	mov	r1, r3
 8010b2a:	6878      	ldr	r0, [r7, #4]
 8010b2c:	f7ff fda2 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8010b30:	6878      	ldr	r0, [r7, #4]
 8010b32:	f000 f95d 	bl	8010df0 <SDMMC_GetCmdResp2>
 8010b36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b38:	69fb      	ldr	r3, [r7, #28]
}
 8010b3a:	4618      	mov	r0, r3
 8010b3c:	3720      	adds	r7, #32
 8010b3e:	46bd      	mov	sp, r7
 8010b40:	bd80      	pop	{r7, pc}

08010b42 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8010b42:	b580      	push	{r7, lr}
 8010b44:	b088      	sub	sp, #32
 8010b46:	af00      	add	r7, sp, #0
 8010b48:	6078      	str	r0, [r7, #4]
 8010b4a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8010b4c:	2300      	movs	r3, #0
 8010b4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010b50:	2303      	movs	r3, #3
 8010b52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010b54:	2340      	movs	r3, #64	; 0x40
 8010b56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010b58:	2300      	movs	r3, #0
 8010b5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010b5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010b60:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010b62:	f107 0308 	add.w	r3, r7, #8
 8010b66:	4619      	mov	r1, r3
 8010b68:	6878      	ldr	r0, [r7, #4]
 8010b6a:	f7ff fd83 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010b6e:	683a      	ldr	r2, [r7, #0]
 8010b70:	2103      	movs	r1, #3
 8010b72:	6878      	ldr	r0, [r7, #4]
 8010b74:	f000 f9bc 	bl	8010ef0 <SDMMC_GetCmdResp6>
 8010b78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b7a:	69fb      	ldr	r3, [r7, #28]
}
 8010b7c:	4618      	mov	r0, r3
 8010b7e:	3720      	adds	r7, #32
 8010b80:	46bd      	mov	sp, r7
 8010b82:	bd80      	pop	{r7, pc}

08010b84 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010b84:	b580      	push	{r7, lr}
 8010b86:	b088      	sub	sp, #32
 8010b88:	af00      	add	r7, sp, #0
 8010b8a:	6078      	str	r0, [r7, #4]
 8010b8c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8010b8e:	683b      	ldr	r3, [r7, #0]
 8010b90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010b92:	230d      	movs	r3, #13
 8010b94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010b96:	2340      	movs	r3, #64	; 0x40
 8010b98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010b9a:	2300      	movs	r3, #0
 8010b9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010b9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010ba2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010ba4:	f107 0308 	add.w	r3, r7, #8
 8010ba8:	4619      	mov	r1, r3
 8010baa:	6878      	ldr	r0, [r7, #4]
 8010bac:	f7ff fd62 	bl	8010674 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8010bb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8010bb4:	210d      	movs	r1, #13
 8010bb6:	6878      	ldr	r0, [r7, #4]
 8010bb8:	f000 f82e 	bl	8010c18 <SDMMC_GetCmdResp1>
 8010bbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010bbe:	69fb      	ldr	r3, [r7, #28]
}
 8010bc0:	4618      	mov	r0, r3
 8010bc2:	3720      	adds	r7, #32
 8010bc4:	46bd      	mov	sp, r7
 8010bc6:	bd80      	pop	{r7, pc}

08010bc8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8010bc8:	b490      	push	{r4, r7}
 8010bca:	b082      	sub	sp, #8
 8010bcc:	af00      	add	r7, sp, #0
 8010bce:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010bd0:	4b0f      	ldr	r3, [pc, #60]	; (8010c10 <SDMMC_GetCmdError+0x48>)
 8010bd2:	681b      	ldr	r3, [r3, #0]
 8010bd4:	4a0f      	ldr	r2, [pc, #60]	; (8010c14 <SDMMC_GetCmdError+0x4c>)
 8010bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8010bda:	0a5b      	lsrs	r3, r3, #9
 8010bdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8010be0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010be4:	4623      	mov	r3, r4
 8010be6:	1e5c      	subs	r4, r3, #1
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d102      	bne.n	8010bf2 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010bec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010bf0:	e009      	b.n	8010c06 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d0f2      	beq.n	8010be4 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	22c5      	movs	r2, #197	; 0xc5
 8010c02:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8010c04:	2300      	movs	r3, #0
}
 8010c06:	4618      	mov	r0, r3
 8010c08:	3708      	adds	r7, #8
 8010c0a:	46bd      	mov	sp, r7
 8010c0c:	bc90      	pop	{r4, r7}
 8010c0e:	4770      	bx	lr
 8010c10:	20000000 	.word	0x20000000
 8010c14:	10624dd3 	.word	0x10624dd3

08010c18 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010c18:	b590      	push	{r4, r7, lr}
 8010c1a:	b087      	sub	sp, #28
 8010c1c:	af00      	add	r7, sp, #0
 8010c1e:	60f8      	str	r0, [r7, #12]
 8010c20:	460b      	mov	r3, r1
 8010c22:	607a      	str	r2, [r7, #4]
 8010c24:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8010c26:	4b6f      	ldr	r3, [pc, #444]	; (8010de4 <SDMMC_GetCmdResp1+0x1cc>)
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	4a6f      	ldr	r2, [pc, #444]	; (8010de8 <SDMMC_GetCmdResp1+0x1d0>)
 8010c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8010c30:	0a5b      	lsrs	r3, r3, #9
 8010c32:	687a      	ldr	r2, [r7, #4]
 8010c34:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010c38:	4623      	mov	r3, r4
 8010c3a:	1e5c      	subs	r4, r3, #1
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d102      	bne.n	8010c46 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010c40:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010c44:	e0c9      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c4a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010c4c:	697b      	ldr	r3, [r7, #20]
 8010c4e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d0f0      	beq.n	8010c38 <SDMMC_GetCmdResp1+0x20>
 8010c56:	697b      	ldr	r3, [r7, #20]
 8010c58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d1eb      	bne.n	8010c38 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c64:	f003 0304 	and.w	r3, r3, #4
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d004      	beq.n	8010c76 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	2204      	movs	r2, #4
 8010c70:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010c72:	2304      	movs	r3, #4
 8010c74:	e0b1      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c7a:	f003 0301 	and.w	r3, r3, #1
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	d004      	beq.n	8010c8c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010c82:	68fb      	ldr	r3, [r7, #12]
 8010c84:	2201      	movs	r2, #1
 8010c86:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010c88:	2301      	movs	r3, #1
 8010c8a:	e0a6      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	22c5      	movs	r2, #197	; 0xc5
 8010c90:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8010c92:	68f8      	ldr	r0, [r7, #12]
 8010c94:	f7ff fd18 	bl	80106c8 <SDIO_GetCommandResponse>
 8010c98:	4603      	mov	r3, r0
 8010c9a:	461a      	mov	r2, r3
 8010c9c:	7afb      	ldrb	r3, [r7, #11]
 8010c9e:	4293      	cmp	r3, r2
 8010ca0:	d001      	beq.n	8010ca6 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010ca2:	2301      	movs	r3, #1
 8010ca4:	e099      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8010ca6:	2100      	movs	r1, #0
 8010ca8:	68f8      	ldr	r0, [r7, #12]
 8010caa:	f7ff fd1a 	bl	80106e2 <SDIO_GetResponse>
 8010cae:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010cb0:	693a      	ldr	r2, [r7, #16]
 8010cb2:	4b4e      	ldr	r3, [pc, #312]	; (8010dec <SDMMC_GetCmdResp1+0x1d4>)
 8010cb4:	4013      	ands	r3, r2
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d101      	bne.n	8010cbe <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8010cba:	2300      	movs	r3, #0
 8010cbc:	e08d      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010cbe:	693b      	ldr	r3, [r7, #16]
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	da02      	bge.n	8010cca <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010cc4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8010cc8:	e087      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8010cca:	693b      	ldr	r3, [r7, #16]
 8010ccc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d001      	beq.n	8010cd8 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010cd4:	2340      	movs	r3, #64	; 0x40
 8010cd6:	e080      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010cd8:	693b      	ldr	r3, [r7, #16]
 8010cda:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010cde:	2b00      	cmp	r3, #0
 8010ce0:	d001      	beq.n	8010ce6 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010ce2:	2380      	movs	r3, #128	; 0x80
 8010ce4:	e079      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010ce6:	693b      	ldr	r3, [r7, #16]
 8010ce8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d002      	beq.n	8010cf6 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010cf0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010cf4:	e071      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010cf6:	693b      	ldr	r3, [r7, #16]
 8010cf8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d002      	beq.n	8010d06 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010d00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010d04:	e069      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010d06:	693b      	ldr	r3, [r7, #16]
 8010d08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d002      	beq.n	8010d16 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8010d10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010d14:	e061      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8010d16:	693b      	ldr	r3, [r7, #16]
 8010d18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d002      	beq.n	8010d26 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010d20:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010d24:	e059      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8010d26:	693b      	ldr	r3, [r7, #16]
 8010d28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d002      	beq.n	8010d36 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010d30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010d34:	e051      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8010d36:	693b      	ldr	r3, [r7, #16]
 8010d38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	d002      	beq.n	8010d46 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010d40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010d44:	e049      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8010d46:	693b      	ldr	r3, [r7, #16]
 8010d48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	d002      	beq.n	8010d56 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010d50:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8010d54:	e041      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8010d56:	693b      	ldr	r3, [r7, #16]
 8010d58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d002      	beq.n	8010d66 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8010d60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010d64:	e039      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8010d66:	693b      	ldr	r3, [r7, #16]
 8010d68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d002      	beq.n	8010d76 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010d70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8010d74:	e031      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010d76:	693b      	ldr	r3, [r7, #16]
 8010d78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d002      	beq.n	8010d86 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010d80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8010d84:	e029      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8010d86:	693b      	ldr	r3, [r7, #16]
 8010d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d002      	beq.n	8010d96 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010d90:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010d94:	e021      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8010d96:	693b      	ldr	r3, [r7, #16]
 8010d98:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d002      	beq.n	8010da6 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010da0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8010da4:	e019      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8010da6:	693b      	ldr	r3, [r7, #16]
 8010da8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d002      	beq.n	8010db6 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010db0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8010db4:	e011      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8010db6:	693b      	ldr	r3, [r7, #16]
 8010db8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d002      	beq.n	8010dc6 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010dc0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8010dc4:	e009      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8010dc6:	693b      	ldr	r3, [r7, #16]
 8010dc8:	f003 0308 	and.w	r3, r3, #8
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d002      	beq.n	8010dd6 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010dd0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8010dd4:	e001      	b.n	8010dda <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010dd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8010dda:	4618      	mov	r0, r3
 8010ddc:	371c      	adds	r7, #28
 8010dde:	46bd      	mov	sp, r7
 8010de0:	bd90      	pop	{r4, r7, pc}
 8010de2:	bf00      	nop
 8010de4:	20000000 	.word	0x20000000
 8010de8:	10624dd3 	.word	0x10624dd3
 8010dec:	fdffe008 	.word	0xfdffe008

08010df0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8010df0:	b490      	push	{r4, r7}
 8010df2:	b084      	sub	sp, #16
 8010df4:	af00      	add	r7, sp, #0
 8010df6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010df8:	4b1e      	ldr	r3, [pc, #120]	; (8010e74 <SDMMC_GetCmdResp2+0x84>)
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	4a1e      	ldr	r2, [pc, #120]	; (8010e78 <SDMMC_GetCmdResp2+0x88>)
 8010dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8010e02:	0a5b      	lsrs	r3, r3, #9
 8010e04:	f241 3288 	movw	r2, #5000	; 0x1388
 8010e08:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010e0c:	4623      	mov	r3, r4
 8010e0e:	1e5c      	subs	r4, r3, #1
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d102      	bne.n	8010e1a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010e14:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010e18:	e026      	b.n	8010e68 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e1e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d0f0      	beq.n	8010e0c <SDMMC_GetCmdResp2+0x1c>
 8010e2a:	68fb      	ldr	r3, [r7, #12]
 8010e2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d1eb      	bne.n	8010e0c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e38:	f003 0304 	and.w	r3, r3, #4
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d004      	beq.n	8010e4a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	2204      	movs	r2, #4
 8010e44:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010e46:	2304      	movs	r3, #4
 8010e48:	e00e      	b.n	8010e68 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e4e:	f003 0301 	and.w	r3, r3, #1
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d004      	beq.n	8010e60 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	2201      	movs	r2, #1
 8010e5a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010e5c:	2301      	movs	r3, #1
 8010e5e:	e003      	b.n	8010e68 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	22c5      	movs	r2, #197	; 0xc5
 8010e64:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8010e66:	2300      	movs	r3, #0
}
 8010e68:	4618      	mov	r0, r3
 8010e6a:	3710      	adds	r7, #16
 8010e6c:	46bd      	mov	sp, r7
 8010e6e:	bc90      	pop	{r4, r7}
 8010e70:	4770      	bx	lr
 8010e72:	bf00      	nop
 8010e74:	20000000 	.word	0x20000000
 8010e78:	10624dd3 	.word	0x10624dd3

08010e7c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8010e7c:	b490      	push	{r4, r7}
 8010e7e:	b084      	sub	sp, #16
 8010e80:	af00      	add	r7, sp, #0
 8010e82:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010e84:	4b18      	ldr	r3, [pc, #96]	; (8010ee8 <SDMMC_GetCmdResp3+0x6c>)
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	4a18      	ldr	r2, [pc, #96]	; (8010eec <SDMMC_GetCmdResp3+0x70>)
 8010e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8010e8e:	0a5b      	lsrs	r3, r3, #9
 8010e90:	f241 3288 	movw	r2, #5000	; 0x1388
 8010e94:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010e98:	4623      	mov	r3, r4
 8010e9a:	1e5c      	subs	r4, r3, #1
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d102      	bne.n	8010ea6 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010ea0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010ea4:	e01b      	b.n	8010ede <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010eaa:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010eac:	68fb      	ldr	r3, [r7, #12]
 8010eae:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d0f0      	beq.n	8010e98 <SDMMC_GetCmdResp3+0x1c>
 8010eb6:	68fb      	ldr	r3, [r7, #12]
 8010eb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d1eb      	bne.n	8010e98 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ec4:	f003 0304 	and.w	r3, r3, #4
 8010ec8:	2b00      	cmp	r3, #0
 8010eca:	d004      	beq.n	8010ed6 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	2204      	movs	r2, #4
 8010ed0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010ed2:	2304      	movs	r3, #4
 8010ed4:	e003      	b.n	8010ede <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	22c5      	movs	r2, #197	; 0xc5
 8010eda:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010edc:	2300      	movs	r3, #0
}
 8010ede:	4618      	mov	r0, r3
 8010ee0:	3710      	adds	r7, #16
 8010ee2:	46bd      	mov	sp, r7
 8010ee4:	bc90      	pop	{r4, r7}
 8010ee6:	4770      	bx	lr
 8010ee8:	20000000 	.word	0x20000000
 8010eec:	10624dd3 	.word	0x10624dd3

08010ef0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8010ef0:	b590      	push	{r4, r7, lr}
 8010ef2:	b087      	sub	sp, #28
 8010ef4:	af00      	add	r7, sp, #0
 8010ef6:	60f8      	str	r0, [r7, #12]
 8010ef8:	460b      	mov	r3, r1
 8010efa:	607a      	str	r2, [r7, #4]
 8010efc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010efe:	4b34      	ldr	r3, [pc, #208]	; (8010fd0 <SDMMC_GetCmdResp6+0xe0>)
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	4a34      	ldr	r2, [pc, #208]	; (8010fd4 <SDMMC_GetCmdResp6+0xe4>)
 8010f04:	fba2 2303 	umull	r2, r3, r2, r3
 8010f08:	0a5b      	lsrs	r3, r3, #9
 8010f0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8010f0e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010f12:	4623      	mov	r3, r4
 8010f14:	1e5c      	subs	r4, r3, #1
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d102      	bne.n	8010f20 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010f1a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010f1e:	e052      	b.n	8010fc6 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8010f20:	68fb      	ldr	r3, [r7, #12]
 8010f22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f24:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010f26:	697b      	ldr	r3, [r7, #20]
 8010f28:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d0f0      	beq.n	8010f12 <SDMMC_GetCmdResp6+0x22>
 8010f30:	697b      	ldr	r3, [r7, #20]
 8010f32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d1eb      	bne.n	8010f12 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010f3a:	68fb      	ldr	r3, [r7, #12]
 8010f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f3e:	f003 0304 	and.w	r3, r3, #4
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d004      	beq.n	8010f50 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	2204      	movs	r2, #4
 8010f4a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010f4c:	2304      	movs	r3, #4
 8010f4e:	e03a      	b.n	8010fc6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f54:	f003 0301 	and.w	r3, r3, #1
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d004      	beq.n	8010f66 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010f5c:	68fb      	ldr	r3, [r7, #12]
 8010f5e:	2201      	movs	r2, #1
 8010f60:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010f62:	2301      	movs	r3, #1
 8010f64:	e02f      	b.n	8010fc6 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8010f66:	68f8      	ldr	r0, [r7, #12]
 8010f68:	f7ff fbae 	bl	80106c8 <SDIO_GetCommandResponse>
 8010f6c:	4603      	mov	r3, r0
 8010f6e:	461a      	mov	r2, r3
 8010f70:	7afb      	ldrb	r3, [r7, #11]
 8010f72:	4293      	cmp	r3, r2
 8010f74:	d001      	beq.n	8010f7a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010f76:	2301      	movs	r3, #1
 8010f78:	e025      	b.n	8010fc6 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010f7a:	68fb      	ldr	r3, [r7, #12]
 8010f7c:	22c5      	movs	r2, #197	; 0xc5
 8010f7e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8010f80:	2100      	movs	r1, #0
 8010f82:	68f8      	ldr	r0, [r7, #12]
 8010f84:	f7ff fbad 	bl	80106e2 <SDIO_GetResponse>
 8010f88:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8010f8a:	693b      	ldr	r3, [r7, #16]
 8010f8c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d106      	bne.n	8010fa2 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8010f94:	693b      	ldr	r3, [r7, #16]
 8010f96:	0c1b      	lsrs	r3, r3, #16
 8010f98:	b29a      	uxth	r2, r3
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	e011      	b.n	8010fc6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8010fa2:	693b      	ldr	r3, [r7, #16]
 8010fa4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d002      	beq.n	8010fb2 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010fac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010fb0:	e009      	b.n	8010fc6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8010fb2:	693b      	ldr	r3, [r7, #16]
 8010fb4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d002      	beq.n	8010fc2 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010fbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010fc0:	e001      	b.n	8010fc6 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010fc2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8010fc6:	4618      	mov	r0, r3
 8010fc8:	371c      	adds	r7, #28
 8010fca:	46bd      	mov	sp, r7
 8010fcc:	bd90      	pop	{r4, r7, pc}
 8010fce:	bf00      	nop
 8010fd0:	20000000 	.word	0x20000000
 8010fd4:	10624dd3 	.word	0x10624dd3

08010fd8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8010fd8:	b490      	push	{r4, r7}
 8010fda:	b084      	sub	sp, #16
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010fe0:	4b21      	ldr	r3, [pc, #132]	; (8011068 <SDMMC_GetCmdResp7+0x90>)
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	4a21      	ldr	r2, [pc, #132]	; (801106c <SDMMC_GetCmdResp7+0x94>)
 8010fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8010fea:	0a5b      	lsrs	r3, r3, #9
 8010fec:	f241 3288 	movw	r2, #5000	; 0x1388
 8010ff0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010ff4:	4623      	mov	r3, r4
 8010ff6:	1e5c      	subs	r4, r3, #1
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d102      	bne.n	8011002 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010ffc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011000:	e02c      	b.n	801105c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011006:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 801100e:	2b00      	cmp	r3, #0
 8011010:	d0f0      	beq.n	8010ff4 <SDMMC_GetCmdResp7+0x1c>
 8011012:	68fb      	ldr	r3, [r7, #12]
 8011014:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8011018:	2b00      	cmp	r3, #0
 801101a:	d1eb      	bne.n	8010ff4 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011020:	f003 0304 	and.w	r3, r3, #4
 8011024:	2b00      	cmp	r3, #0
 8011026:	d004      	beq.n	8011032 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	2204      	movs	r2, #4
 801102c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801102e:	2304      	movs	r3, #4
 8011030:	e014      	b.n	801105c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011036:	f003 0301 	and.w	r3, r3, #1
 801103a:	2b00      	cmp	r3, #0
 801103c:	d004      	beq.n	8011048 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	2201      	movs	r2, #1
 8011042:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011044:	2301      	movs	r3, #1
 8011046:	e009      	b.n	801105c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801104c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011050:	2b00      	cmp	r3, #0
 8011052:	d002      	beq.n	801105a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	2240      	movs	r2, #64	; 0x40
 8011058:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 801105a:	2300      	movs	r3, #0
  
}
 801105c:	4618      	mov	r0, r3
 801105e:	3710      	adds	r7, #16
 8011060:	46bd      	mov	sp, r7
 8011062:	bc90      	pop	{r4, r7}
 8011064:	4770      	bx	lr
 8011066:	bf00      	nop
 8011068:	20000000 	.word	0x20000000
 801106c:	10624dd3 	.word	0x10624dd3

08011070 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8011070:	b580      	push	{r7, lr}
 8011072:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8011074:	4904      	ldr	r1, [pc, #16]	; (8011088 <MX_FATFS_Init+0x18>)
 8011076:	4805      	ldr	r0, [pc, #20]	; (801108c <MX_FATFS_Init+0x1c>)
 8011078:	f003 fb9c 	bl	80147b4 <FATFS_LinkDriver>
 801107c:	4603      	mov	r3, r0
 801107e:	461a      	mov	r2, r3
 8011080:	4b03      	ldr	r3, [pc, #12]	; (8011090 <MX_FATFS_Init+0x20>)
 8011082:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8011084:	bf00      	nop
 8011086:	bd80      	pop	{r7, pc}
 8011088:	20044c30 	.word	0x20044c30
 801108c:	0801a108 	.word	0x0801a108
 8011090:	20044c2c 	.word	0x20044c2c

08011094 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8011094:	b580      	push	{r7, lr}
 8011096:	b082      	sub	sp, #8
 8011098:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 801109a:	2300      	movs	r3, #0
 801109c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 801109e:	f000 f896 	bl	80111ce <BSP_SD_IsDetected>
 80110a2:	4603      	mov	r3, r0
 80110a4:	2b01      	cmp	r3, #1
 80110a6:	d001      	beq.n	80110ac <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80110a8:	2301      	movs	r3, #1
 80110aa:	e012      	b.n	80110d2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80110ac:	480b      	ldr	r0, [pc, #44]	; (80110dc <BSP_SD_Init+0x48>)
 80110ae:	f7fb ffa5 	bl	800cffc <HAL_SD_Init>
 80110b2:	4603      	mov	r3, r0
 80110b4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80110b6:	79fb      	ldrb	r3, [r7, #7]
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d109      	bne.n	80110d0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 80110bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80110c0:	4806      	ldr	r0, [pc, #24]	; (80110dc <BSP_SD_Init+0x48>)
 80110c2:	f7fc fd4f 	bl	800db64 <HAL_SD_ConfigWideBusOperation>
 80110c6:	4603      	mov	r3, r0
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d001      	beq.n	80110d0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80110cc:	2301      	movs	r3, #1
 80110ce:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80110d0:	79fb      	ldrb	r3, [r7, #7]
}
 80110d2:	4618      	mov	r0, r3
 80110d4:	3708      	adds	r7, #8
 80110d6:	46bd      	mov	sp, r7
 80110d8:	bd80      	pop	{r7, pc}
 80110da:	bf00      	nop
 80110dc:	20044a2c 	.word	0x20044a2c

080110e0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b086      	sub	sp, #24
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	60f8      	str	r0, [r7, #12]
 80110e8:	60b9      	str	r1, [r7, #8]
 80110ea:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80110ec:	2300      	movs	r3, #0
 80110ee:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	68ba      	ldr	r2, [r7, #8]
 80110f4:	68f9      	ldr	r1, [r7, #12]
 80110f6:	4806      	ldr	r0, [pc, #24]	; (8011110 <BSP_SD_ReadBlocks_DMA+0x30>)
 80110f8:	f7fc f810 	bl	800d11c <HAL_SD_ReadBlocks_DMA>
 80110fc:	4603      	mov	r3, r0
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d001      	beq.n	8011106 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8011102:	2301      	movs	r3, #1
 8011104:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8011106:	7dfb      	ldrb	r3, [r7, #23]
}
 8011108:	4618      	mov	r0, r3
 801110a:	3718      	adds	r7, #24
 801110c:	46bd      	mov	sp, r7
 801110e:	bd80      	pop	{r7, pc}
 8011110:	20044a2c 	.word	0x20044a2c

08011114 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8011114:	b580      	push	{r7, lr}
 8011116:	b086      	sub	sp, #24
 8011118:	af00      	add	r7, sp, #0
 801111a:	60f8      	str	r0, [r7, #12]
 801111c:	60b9      	str	r1, [r7, #8]
 801111e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8011120:	2300      	movs	r3, #0
 8011122:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	68ba      	ldr	r2, [r7, #8]
 8011128:	68f9      	ldr	r1, [r7, #12]
 801112a:	4806      	ldr	r0, [pc, #24]	; (8011144 <BSP_SD_WriteBlocks_DMA+0x30>)
 801112c:	f7fc f8de 	bl	800d2ec <HAL_SD_WriteBlocks_DMA>
 8011130:	4603      	mov	r3, r0
 8011132:	2b00      	cmp	r3, #0
 8011134:	d001      	beq.n	801113a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8011136:	2301      	movs	r3, #1
 8011138:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801113a:	7dfb      	ldrb	r3, [r7, #23]
}
 801113c:	4618      	mov	r0, r3
 801113e:	3718      	adds	r7, #24
 8011140:	46bd      	mov	sp, r7
 8011142:	bd80      	pop	{r7, pc}
 8011144:	20044a2c 	.word	0x20044a2c

08011148 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8011148:	b580      	push	{r7, lr}
 801114a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 801114c:	4805      	ldr	r0, [pc, #20]	; (8011164 <BSP_SD_GetCardState+0x1c>)
 801114e:	f7fc fd85 	bl	800dc5c <HAL_SD_GetCardState>
 8011152:	4603      	mov	r3, r0
 8011154:	2b04      	cmp	r3, #4
 8011156:	bf14      	ite	ne
 8011158:	2301      	movne	r3, #1
 801115a:	2300      	moveq	r3, #0
 801115c:	b2db      	uxtb	r3, r3
}
 801115e:	4618      	mov	r0, r3
 8011160:	bd80      	pop	{r7, pc}
 8011162:	bf00      	nop
 8011164:	20044a2c 	.word	0x20044a2c

08011168 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8011168:	b580      	push	{r7, lr}
 801116a:	b082      	sub	sp, #8
 801116c:	af00      	add	r7, sp, #0
 801116e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8011170:	6879      	ldr	r1, [r7, #4]
 8011172:	4803      	ldr	r0, [pc, #12]	; (8011180 <BSP_SD_GetCardInfo+0x18>)
 8011174:	f7fc fcca 	bl	800db0c <HAL_SD_GetCardInfo>
}
 8011178:	bf00      	nop
 801117a:	3708      	adds	r7, #8
 801117c:	46bd      	mov	sp, r7
 801117e:	bd80      	pop	{r7, pc}
 8011180:	20044a2c 	.word	0x20044a2c

08011184 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8011184:	b580      	push	{r7, lr}
 8011186:	b082      	sub	sp, #8
 8011188:	af00      	add	r7, sp, #0
 801118a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 801118c:	f000 f818 	bl	80111c0 <BSP_SD_AbortCallback>
}
 8011190:	bf00      	nop
 8011192:	3708      	adds	r7, #8
 8011194:	46bd      	mov	sp, r7
 8011196:	bd80      	pop	{r7, pc}

08011198 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8011198:	b580      	push	{r7, lr}
 801119a:	b082      	sub	sp, #8
 801119c:	af00      	add	r7, sp, #0
 801119e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80111a0:	f000 f9a8 	bl	80114f4 <BSP_SD_WriteCpltCallback>
}
 80111a4:	bf00      	nop
 80111a6:	3708      	adds	r7, #8
 80111a8:	46bd      	mov	sp, r7
 80111aa:	bd80      	pop	{r7, pc}

080111ac <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80111ac:	b580      	push	{r7, lr}
 80111ae:	b082      	sub	sp, #8
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80111b4:	f000 f9aa 	bl	801150c <BSP_SD_ReadCpltCallback>
}
 80111b8:	bf00      	nop
 80111ba:	3708      	adds	r7, #8
 80111bc:	46bd      	mov	sp, r7
 80111be:	bd80      	pop	{r7, pc}

080111c0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 80111c0:	b480      	push	{r7}
 80111c2:	af00      	add	r7, sp, #0

}
 80111c4:	bf00      	nop
 80111c6:	46bd      	mov	sp, r7
 80111c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111cc:	4770      	bx	lr

080111ce <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80111ce:	b580      	push	{r7, lr}
 80111d0:	b082      	sub	sp, #8
 80111d2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80111d4:	2301      	movs	r3, #1
 80111d6:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80111d8:	f000 f80c 	bl	80111f4 <BSP_PlatformIsDetected>
 80111dc:	4603      	mov	r3, r0
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d101      	bne.n	80111e6 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80111e2:	2300      	movs	r3, #0
 80111e4:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80111e6:	79fb      	ldrb	r3, [r7, #7]
 80111e8:	b2db      	uxtb	r3, r3
}
 80111ea:	4618      	mov	r0, r3
 80111ec:	3708      	adds	r7, #8
 80111ee:	46bd      	mov	sp, r7
 80111f0:	bd80      	pop	{r7, pc}
	...

080111f4 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80111f4:	b580      	push	{r7, lr}
 80111f6:	b082      	sub	sp, #8
 80111f8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80111fa:	2301      	movs	r3, #1
 80111fc:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80111fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011202:	4806      	ldr	r0, [pc, #24]	; (801121c <BSP_PlatformIsDetected+0x28>)
 8011204:	f7fa f87e 	bl	800b304 <HAL_GPIO_ReadPin>
 8011208:	4603      	mov	r3, r0
 801120a:	2b00      	cmp	r3, #0
 801120c:	d001      	beq.n	8011212 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 801120e:	2300      	movs	r3, #0
 8011210:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8011212:	79fb      	ldrb	r3, [r7, #7]
}
 8011214:	4618      	mov	r0, r3
 8011216:	3708      	adds	r7, #8
 8011218:	46bd      	mov	sp, r7
 801121a:	bd80      	pop	{r7, pc}
 801121c:	40020000 	.word	0x40020000

08011220 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8011220:	b580      	push	{r7, lr}
 8011222:	b084      	sub	sp, #16
 8011224:	af00      	add	r7, sp, #0
 8011226:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8011228:	f7f8 fde2 	bl	8009df0 <HAL_GetTick>
 801122c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 801122e:	e006      	b.n	801123e <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011230:	f7ff ff8a 	bl	8011148 <BSP_SD_GetCardState>
 8011234:	4603      	mov	r3, r0
 8011236:	2b00      	cmp	r3, #0
 8011238:	d101      	bne.n	801123e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 801123a:	2300      	movs	r3, #0
 801123c:	e009      	b.n	8011252 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 801123e:	f7f8 fdd7 	bl	8009df0 <HAL_GetTick>
 8011242:	4602      	mov	r2, r0
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	1ad3      	subs	r3, r2, r3
 8011248:	687a      	ldr	r2, [r7, #4]
 801124a:	429a      	cmp	r2, r3
 801124c:	d8f0      	bhi.n	8011230 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 801124e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011252:	4618      	mov	r0, r3
 8011254:	3710      	adds	r7, #16
 8011256:	46bd      	mov	sp, r7
 8011258:	bd80      	pop	{r7, pc}
	...

0801125c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 801125c:	b580      	push	{r7, lr}
 801125e:	b082      	sub	sp, #8
 8011260:	af00      	add	r7, sp, #0
 8011262:	4603      	mov	r3, r0
 8011264:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8011266:	4b0b      	ldr	r3, [pc, #44]	; (8011294 <SD_CheckStatus+0x38>)
 8011268:	2201      	movs	r2, #1
 801126a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 801126c:	f7ff ff6c 	bl	8011148 <BSP_SD_GetCardState>
 8011270:	4603      	mov	r3, r0
 8011272:	2b00      	cmp	r3, #0
 8011274:	d107      	bne.n	8011286 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8011276:	4b07      	ldr	r3, [pc, #28]	; (8011294 <SD_CheckStatus+0x38>)
 8011278:	781b      	ldrb	r3, [r3, #0]
 801127a:	b2db      	uxtb	r3, r3
 801127c:	f023 0301 	bic.w	r3, r3, #1
 8011280:	b2da      	uxtb	r2, r3
 8011282:	4b04      	ldr	r3, [pc, #16]	; (8011294 <SD_CheckStatus+0x38>)
 8011284:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8011286:	4b03      	ldr	r3, [pc, #12]	; (8011294 <SD_CheckStatus+0x38>)
 8011288:	781b      	ldrb	r3, [r3, #0]
 801128a:	b2db      	uxtb	r3, r3
}
 801128c:	4618      	mov	r0, r3
 801128e:	3708      	adds	r7, #8
 8011290:	46bd      	mov	sp, r7
 8011292:	bd80      	pop	{r7, pc}
 8011294:	20000009 	.word	0x20000009

08011298 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8011298:	b580      	push	{r7, lr}
 801129a:	b082      	sub	sp, #8
 801129c:	af00      	add	r7, sp, #0
 801129e:	4603      	mov	r3, r0
 80112a0:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80112a2:	f7ff fef7 	bl	8011094 <BSP_SD_Init>
 80112a6:	4603      	mov	r3, r0
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d107      	bne.n	80112bc <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80112ac:	79fb      	ldrb	r3, [r7, #7]
 80112ae:	4618      	mov	r0, r3
 80112b0:	f7ff ffd4 	bl	801125c <SD_CheckStatus>
 80112b4:	4603      	mov	r3, r0
 80112b6:	461a      	mov	r2, r3
 80112b8:	4b04      	ldr	r3, [pc, #16]	; (80112cc <SD_initialize+0x34>)
 80112ba:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80112bc:	4b03      	ldr	r3, [pc, #12]	; (80112cc <SD_initialize+0x34>)
 80112be:	781b      	ldrb	r3, [r3, #0]
 80112c0:	b2db      	uxtb	r3, r3
}
 80112c2:	4618      	mov	r0, r3
 80112c4:	3708      	adds	r7, #8
 80112c6:	46bd      	mov	sp, r7
 80112c8:	bd80      	pop	{r7, pc}
 80112ca:	bf00      	nop
 80112cc:	20000009 	.word	0x20000009

080112d0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80112d0:	b580      	push	{r7, lr}
 80112d2:	b082      	sub	sp, #8
 80112d4:	af00      	add	r7, sp, #0
 80112d6:	4603      	mov	r3, r0
 80112d8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80112da:	79fb      	ldrb	r3, [r7, #7]
 80112dc:	4618      	mov	r0, r3
 80112de:	f7ff ffbd 	bl	801125c <SD_CheckStatus>
 80112e2:	4603      	mov	r3, r0
}
 80112e4:	4618      	mov	r0, r3
 80112e6:	3708      	adds	r7, #8
 80112e8:	46bd      	mov	sp, r7
 80112ea:	bd80      	pop	{r7, pc}

080112ec <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80112ec:	b580      	push	{r7, lr}
 80112ee:	b086      	sub	sp, #24
 80112f0:	af00      	add	r7, sp, #0
 80112f2:	60b9      	str	r1, [r7, #8]
 80112f4:	607a      	str	r2, [r7, #4]
 80112f6:	603b      	str	r3, [r7, #0]
 80112f8:	4603      	mov	r3, r0
 80112fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80112fc:	2301      	movs	r3, #1
 80112fe:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8011300:	f247 5030 	movw	r0, #30000	; 0x7530
 8011304:	f7ff ff8c 	bl	8011220 <SD_CheckStatusWithTimeout>
 8011308:	4603      	mov	r3, r0
 801130a:	2b00      	cmp	r3, #0
 801130c:	da01      	bge.n	8011312 <SD_read+0x26>
  {
    return res;
 801130e:	7dfb      	ldrb	r3, [r7, #23]
 8011310:	e03b      	b.n	801138a <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8011312:	683a      	ldr	r2, [r7, #0]
 8011314:	6879      	ldr	r1, [r7, #4]
 8011316:	68b8      	ldr	r0, [r7, #8]
 8011318:	f7ff fee2 	bl	80110e0 <BSP_SD_ReadBlocks_DMA>
 801131c:	4603      	mov	r3, r0
 801131e:	2b00      	cmp	r3, #0
 8011320:	d132      	bne.n	8011388 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8011322:	4b1c      	ldr	r3, [pc, #112]	; (8011394 <SD_read+0xa8>)
 8011324:	2200      	movs	r2, #0
 8011326:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8011328:	f7f8 fd62 	bl	8009df0 <HAL_GetTick>
 801132c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 801132e:	bf00      	nop
 8011330:	4b18      	ldr	r3, [pc, #96]	; (8011394 <SD_read+0xa8>)
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	2b00      	cmp	r3, #0
 8011336:	d108      	bne.n	801134a <SD_read+0x5e>
 8011338:	f7f8 fd5a 	bl	8009df0 <HAL_GetTick>
 801133c:	4602      	mov	r2, r0
 801133e:	693b      	ldr	r3, [r7, #16]
 8011340:	1ad3      	subs	r3, r2, r3
 8011342:	f247 522f 	movw	r2, #29999	; 0x752f
 8011346:	4293      	cmp	r3, r2
 8011348:	d9f2      	bls.n	8011330 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 801134a:	4b12      	ldr	r3, [pc, #72]	; (8011394 <SD_read+0xa8>)
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	2b00      	cmp	r3, #0
 8011350:	d102      	bne.n	8011358 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8011352:	2301      	movs	r3, #1
 8011354:	75fb      	strb	r3, [r7, #23]
 8011356:	e017      	b.n	8011388 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8011358:	4b0e      	ldr	r3, [pc, #56]	; (8011394 <SD_read+0xa8>)
 801135a:	2200      	movs	r2, #0
 801135c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801135e:	f7f8 fd47 	bl	8009df0 <HAL_GetTick>
 8011362:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011364:	e007      	b.n	8011376 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011366:	f7ff feef 	bl	8011148 <BSP_SD_GetCardState>
 801136a:	4603      	mov	r3, r0
 801136c:	2b00      	cmp	r3, #0
 801136e:	d102      	bne.n	8011376 <SD_read+0x8a>
          {
            res = RES_OK;
 8011370:	2300      	movs	r3, #0
 8011372:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8011374:	e008      	b.n	8011388 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011376:	f7f8 fd3b 	bl	8009df0 <HAL_GetTick>
 801137a:	4602      	mov	r2, r0
 801137c:	693b      	ldr	r3, [r7, #16]
 801137e:	1ad3      	subs	r3, r2, r3
 8011380:	f247 522f 	movw	r2, #29999	; 0x752f
 8011384:	4293      	cmp	r3, r2
 8011386:	d9ee      	bls.n	8011366 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8011388:	7dfb      	ldrb	r3, [r7, #23]
}
 801138a:	4618      	mov	r0, r3
 801138c:	3718      	adds	r7, #24
 801138e:	46bd      	mov	sp, r7
 8011390:	bd80      	pop	{r7, pc}
 8011392:	bf00      	nop
 8011394:	200422c8 	.word	0x200422c8

08011398 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8011398:	b580      	push	{r7, lr}
 801139a:	b086      	sub	sp, #24
 801139c:	af00      	add	r7, sp, #0
 801139e:	60b9      	str	r1, [r7, #8]
 80113a0:	607a      	str	r2, [r7, #4]
 80113a2:	603b      	str	r3, [r7, #0]
 80113a4:	4603      	mov	r3, r0
 80113a6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80113a8:	2301      	movs	r3, #1
 80113aa:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80113ac:	4b24      	ldr	r3, [pc, #144]	; (8011440 <SD_write+0xa8>)
 80113ae:	2200      	movs	r2, #0
 80113b0:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80113b2:	f247 5030 	movw	r0, #30000	; 0x7530
 80113b6:	f7ff ff33 	bl	8011220 <SD_CheckStatusWithTimeout>
 80113ba:	4603      	mov	r3, r0
 80113bc:	2b00      	cmp	r3, #0
 80113be:	da01      	bge.n	80113c4 <SD_write+0x2c>
  {
    return res;
 80113c0:	7dfb      	ldrb	r3, [r7, #23]
 80113c2:	e038      	b.n	8011436 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80113c4:	683a      	ldr	r2, [r7, #0]
 80113c6:	6879      	ldr	r1, [r7, #4]
 80113c8:	68b8      	ldr	r0, [r7, #8]
 80113ca:	f7ff fea3 	bl	8011114 <BSP_SD_WriteBlocks_DMA>
 80113ce:	4603      	mov	r3, r0
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d12f      	bne.n	8011434 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80113d4:	f7f8 fd0c 	bl	8009df0 <HAL_GetTick>
 80113d8:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80113da:	bf00      	nop
 80113dc:	4b18      	ldr	r3, [pc, #96]	; (8011440 <SD_write+0xa8>)
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d108      	bne.n	80113f6 <SD_write+0x5e>
 80113e4:	f7f8 fd04 	bl	8009df0 <HAL_GetTick>
 80113e8:	4602      	mov	r2, r0
 80113ea:	693b      	ldr	r3, [r7, #16]
 80113ec:	1ad3      	subs	r3, r2, r3
 80113ee:	f247 522f 	movw	r2, #29999	; 0x752f
 80113f2:	4293      	cmp	r3, r2
 80113f4:	d9f2      	bls.n	80113dc <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 80113f6:	4b12      	ldr	r3, [pc, #72]	; (8011440 <SD_write+0xa8>)
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d102      	bne.n	8011404 <SD_write+0x6c>
      {
        res = RES_ERROR;
 80113fe:	2301      	movs	r3, #1
 8011400:	75fb      	strb	r3, [r7, #23]
 8011402:	e017      	b.n	8011434 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8011404:	4b0e      	ldr	r3, [pc, #56]	; (8011440 <SD_write+0xa8>)
 8011406:	2200      	movs	r2, #0
 8011408:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801140a:	f7f8 fcf1 	bl	8009df0 <HAL_GetTick>
 801140e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011410:	e007      	b.n	8011422 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011412:	f7ff fe99 	bl	8011148 <BSP_SD_GetCardState>
 8011416:	4603      	mov	r3, r0
 8011418:	2b00      	cmp	r3, #0
 801141a:	d102      	bne.n	8011422 <SD_write+0x8a>
          {
            res = RES_OK;
 801141c:	2300      	movs	r3, #0
 801141e:	75fb      	strb	r3, [r7, #23]
            break;
 8011420:	e008      	b.n	8011434 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011422:	f7f8 fce5 	bl	8009df0 <HAL_GetTick>
 8011426:	4602      	mov	r2, r0
 8011428:	693b      	ldr	r3, [r7, #16]
 801142a:	1ad3      	subs	r3, r2, r3
 801142c:	f247 522f 	movw	r2, #29999	; 0x752f
 8011430:	4293      	cmp	r3, r2
 8011432:	d9ee      	bls.n	8011412 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8011434:	7dfb      	ldrb	r3, [r7, #23]
}
 8011436:	4618      	mov	r0, r3
 8011438:	3718      	adds	r7, #24
 801143a:	46bd      	mov	sp, r7
 801143c:	bd80      	pop	{r7, pc}
 801143e:	bf00      	nop
 8011440:	200422c4 	.word	0x200422c4

08011444 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8011444:	b580      	push	{r7, lr}
 8011446:	b08c      	sub	sp, #48	; 0x30
 8011448:	af00      	add	r7, sp, #0
 801144a:	4603      	mov	r3, r0
 801144c:	603a      	str	r2, [r7, #0]
 801144e:	71fb      	strb	r3, [r7, #7]
 8011450:	460b      	mov	r3, r1
 8011452:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8011454:	2301      	movs	r3, #1
 8011456:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801145a:	4b25      	ldr	r3, [pc, #148]	; (80114f0 <SD_ioctl+0xac>)
 801145c:	781b      	ldrb	r3, [r3, #0]
 801145e:	b2db      	uxtb	r3, r3
 8011460:	f003 0301 	and.w	r3, r3, #1
 8011464:	2b00      	cmp	r3, #0
 8011466:	d001      	beq.n	801146c <SD_ioctl+0x28>
 8011468:	2303      	movs	r3, #3
 801146a:	e03c      	b.n	80114e6 <SD_ioctl+0xa2>

  switch (cmd)
 801146c:	79bb      	ldrb	r3, [r7, #6]
 801146e:	2b03      	cmp	r3, #3
 8011470:	d834      	bhi.n	80114dc <SD_ioctl+0x98>
 8011472:	a201      	add	r2, pc, #4	; (adr r2, 8011478 <SD_ioctl+0x34>)
 8011474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011478:	08011489 	.word	0x08011489
 801147c:	08011491 	.word	0x08011491
 8011480:	080114a9 	.word	0x080114a9
 8011484:	080114c3 	.word	0x080114c3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8011488:	2300      	movs	r3, #0
 801148a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801148e:	e028      	b.n	80114e2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8011490:	f107 030c 	add.w	r3, r7, #12
 8011494:	4618      	mov	r0, r3
 8011496:	f7ff fe67 	bl	8011168 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 801149a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801149c:	683b      	ldr	r3, [r7, #0]
 801149e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80114a0:	2300      	movs	r3, #0
 80114a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80114a6:	e01c      	b.n	80114e2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80114a8:	f107 030c 	add.w	r3, r7, #12
 80114ac:	4618      	mov	r0, r3
 80114ae:	f7ff fe5b 	bl	8011168 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80114b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114b4:	b29a      	uxth	r2, r3
 80114b6:	683b      	ldr	r3, [r7, #0]
 80114b8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80114ba:	2300      	movs	r3, #0
 80114bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80114c0:	e00f      	b.n	80114e2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80114c2:	f107 030c 	add.w	r3, r7, #12
 80114c6:	4618      	mov	r0, r3
 80114c8:	f7ff fe4e 	bl	8011168 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80114cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114ce:	0a5a      	lsrs	r2, r3, #9
 80114d0:	683b      	ldr	r3, [r7, #0]
 80114d2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80114d4:	2300      	movs	r3, #0
 80114d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80114da:	e002      	b.n	80114e2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80114dc:	2304      	movs	r3, #4
 80114de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80114e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80114e6:	4618      	mov	r0, r3
 80114e8:	3730      	adds	r7, #48	; 0x30
 80114ea:	46bd      	mov	sp, r7
 80114ec:	bd80      	pop	{r7, pc}
 80114ee:	bf00      	nop
 80114f0:	20000009 	.word	0x20000009

080114f4 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80114f4:	b480      	push	{r7}
 80114f6:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 80114f8:	4b03      	ldr	r3, [pc, #12]	; (8011508 <BSP_SD_WriteCpltCallback+0x14>)
 80114fa:	2201      	movs	r2, #1
 80114fc:	601a      	str	r2, [r3, #0]
}
 80114fe:	bf00      	nop
 8011500:	46bd      	mov	sp, r7
 8011502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011506:	4770      	bx	lr
 8011508:	200422c4 	.word	0x200422c4

0801150c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 801150c:	b480      	push	{r7}
 801150e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8011510:	4b03      	ldr	r3, [pc, #12]	; (8011520 <BSP_SD_ReadCpltCallback+0x14>)
 8011512:	2201      	movs	r2, #1
 8011514:	601a      	str	r2, [r3, #0]
}
 8011516:	bf00      	nop
 8011518:	46bd      	mov	sp, r7
 801151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801151e:	4770      	bx	lr
 8011520:	200422c8 	.word	0x200422c8

08011524 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8011524:	b580      	push	{r7, lr}
 8011526:	b084      	sub	sp, #16
 8011528:	af00      	add	r7, sp, #0
 801152a:	4603      	mov	r3, r0
 801152c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801152e:	79fb      	ldrb	r3, [r7, #7]
 8011530:	4a08      	ldr	r2, [pc, #32]	; (8011554 <disk_status+0x30>)
 8011532:	009b      	lsls	r3, r3, #2
 8011534:	4413      	add	r3, r2
 8011536:	685b      	ldr	r3, [r3, #4]
 8011538:	685b      	ldr	r3, [r3, #4]
 801153a:	79fa      	ldrb	r2, [r7, #7]
 801153c:	4905      	ldr	r1, [pc, #20]	; (8011554 <disk_status+0x30>)
 801153e:	440a      	add	r2, r1
 8011540:	7a12      	ldrb	r2, [r2, #8]
 8011542:	4610      	mov	r0, r2
 8011544:	4798      	blx	r3
 8011546:	4603      	mov	r3, r0
 8011548:	73fb      	strb	r3, [r7, #15]
  return stat;
 801154a:	7bfb      	ldrb	r3, [r7, #15]
}
 801154c:	4618      	mov	r0, r3
 801154e:	3710      	adds	r7, #16
 8011550:	46bd      	mov	sp, r7
 8011552:	bd80      	pop	{r7, pc}
 8011554:	200422f4 	.word	0x200422f4

08011558 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8011558:	b580      	push	{r7, lr}
 801155a:	b084      	sub	sp, #16
 801155c:	af00      	add	r7, sp, #0
 801155e:	4603      	mov	r3, r0
 8011560:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8011562:	2300      	movs	r3, #0
 8011564:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8011566:	79fb      	ldrb	r3, [r7, #7]
 8011568:	4a0d      	ldr	r2, [pc, #52]	; (80115a0 <disk_initialize+0x48>)
 801156a:	5cd3      	ldrb	r3, [r2, r3]
 801156c:	2b00      	cmp	r3, #0
 801156e:	d111      	bne.n	8011594 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8011570:	79fb      	ldrb	r3, [r7, #7]
 8011572:	4a0b      	ldr	r2, [pc, #44]	; (80115a0 <disk_initialize+0x48>)
 8011574:	2101      	movs	r1, #1
 8011576:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8011578:	79fb      	ldrb	r3, [r7, #7]
 801157a:	4a09      	ldr	r2, [pc, #36]	; (80115a0 <disk_initialize+0x48>)
 801157c:	009b      	lsls	r3, r3, #2
 801157e:	4413      	add	r3, r2
 8011580:	685b      	ldr	r3, [r3, #4]
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	79fa      	ldrb	r2, [r7, #7]
 8011586:	4906      	ldr	r1, [pc, #24]	; (80115a0 <disk_initialize+0x48>)
 8011588:	440a      	add	r2, r1
 801158a:	7a12      	ldrb	r2, [r2, #8]
 801158c:	4610      	mov	r0, r2
 801158e:	4798      	blx	r3
 8011590:	4603      	mov	r3, r0
 8011592:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8011594:	7bfb      	ldrb	r3, [r7, #15]
}
 8011596:	4618      	mov	r0, r3
 8011598:	3710      	adds	r7, #16
 801159a:	46bd      	mov	sp, r7
 801159c:	bd80      	pop	{r7, pc}
 801159e:	bf00      	nop
 80115a0:	200422f4 	.word	0x200422f4

080115a4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80115a4:	b590      	push	{r4, r7, lr}
 80115a6:	b087      	sub	sp, #28
 80115a8:	af00      	add	r7, sp, #0
 80115aa:	60b9      	str	r1, [r7, #8]
 80115ac:	607a      	str	r2, [r7, #4]
 80115ae:	603b      	str	r3, [r7, #0]
 80115b0:	4603      	mov	r3, r0
 80115b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80115b4:	7bfb      	ldrb	r3, [r7, #15]
 80115b6:	4a0a      	ldr	r2, [pc, #40]	; (80115e0 <disk_read+0x3c>)
 80115b8:	009b      	lsls	r3, r3, #2
 80115ba:	4413      	add	r3, r2
 80115bc:	685b      	ldr	r3, [r3, #4]
 80115be:	689c      	ldr	r4, [r3, #8]
 80115c0:	7bfb      	ldrb	r3, [r7, #15]
 80115c2:	4a07      	ldr	r2, [pc, #28]	; (80115e0 <disk_read+0x3c>)
 80115c4:	4413      	add	r3, r2
 80115c6:	7a18      	ldrb	r0, [r3, #8]
 80115c8:	683b      	ldr	r3, [r7, #0]
 80115ca:	687a      	ldr	r2, [r7, #4]
 80115cc:	68b9      	ldr	r1, [r7, #8]
 80115ce:	47a0      	blx	r4
 80115d0:	4603      	mov	r3, r0
 80115d2:	75fb      	strb	r3, [r7, #23]
  return res;
 80115d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80115d6:	4618      	mov	r0, r3
 80115d8:	371c      	adds	r7, #28
 80115da:	46bd      	mov	sp, r7
 80115dc:	bd90      	pop	{r4, r7, pc}
 80115de:	bf00      	nop
 80115e0:	200422f4 	.word	0x200422f4

080115e4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80115e4:	b590      	push	{r4, r7, lr}
 80115e6:	b087      	sub	sp, #28
 80115e8:	af00      	add	r7, sp, #0
 80115ea:	60b9      	str	r1, [r7, #8]
 80115ec:	607a      	str	r2, [r7, #4]
 80115ee:	603b      	str	r3, [r7, #0]
 80115f0:	4603      	mov	r3, r0
 80115f2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80115f4:	7bfb      	ldrb	r3, [r7, #15]
 80115f6:	4a0a      	ldr	r2, [pc, #40]	; (8011620 <disk_write+0x3c>)
 80115f8:	009b      	lsls	r3, r3, #2
 80115fa:	4413      	add	r3, r2
 80115fc:	685b      	ldr	r3, [r3, #4]
 80115fe:	68dc      	ldr	r4, [r3, #12]
 8011600:	7bfb      	ldrb	r3, [r7, #15]
 8011602:	4a07      	ldr	r2, [pc, #28]	; (8011620 <disk_write+0x3c>)
 8011604:	4413      	add	r3, r2
 8011606:	7a18      	ldrb	r0, [r3, #8]
 8011608:	683b      	ldr	r3, [r7, #0]
 801160a:	687a      	ldr	r2, [r7, #4]
 801160c:	68b9      	ldr	r1, [r7, #8]
 801160e:	47a0      	blx	r4
 8011610:	4603      	mov	r3, r0
 8011612:	75fb      	strb	r3, [r7, #23]
  return res;
 8011614:	7dfb      	ldrb	r3, [r7, #23]
}
 8011616:	4618      	mov	r0, r3
 8011618:	371c      	adds	r7, #28
 801161a:	46bd      	mov	sp, r7
 801161c:	bd90      	pop	{r4, r7, pc}
 801161e:	bf00      	nop
 8011620:	200422f4 	.word	0x200422f4

08011624 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8011624:	b580      	push	{r7, lr}
 8011626:	b084      	sub	sp, #16
 8011628:	af00      	add	r7, sp, #0
 801162a:	4603      	mov	r3, r0
 801162c:	603a      	str	r2, [r7, #0]
 801162e:	71fb      	strb	r3, [r7, #7]
 8011630:	460b      	mov	r3, r1
 8011632:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8011634:	79fb      	ldrb	r3, [r7, #7]
 8011636:	4a09      	ldr	r2, [pc, #36]	; (801165c <disk_ioctl+0x38>)
 8011638:	009b      	lsls	r3, r3, #2
 801163a:	4413      	add	r3, r2
 801163c:	685b      	ldr	r3, [r3, #4]
 801163e:	691b      	ldr	r3, [r3, #16]
 8011640:	79fa      	ldrb	r2, [r7, #7]
 8011642:	4906      	ldr	r1, [pc, #24]	; (801165c <disk_ioctl+0x38>)
 8011644:	440a      	add	r2, r1
 8011646:	7a10      	ldrb	r0, [r2, #8]
 8011648:	79b9      	ldrb	r1, [r7, #6]
 801164a:	683a      	ldr	r2, [r7, #0]
 801164c:	4798      	blx	r3
 801164e:	4603      	mov	r3, r0
 8011650:	73fb      	strb	r3, [r7, #15]
  return res;
 8011652:	7bfb      	ldrb	r3, [r7, #15]
}
 8011654:	4618      	mov	r0, r3
 8011656:	3710      	adds	r7, #16
 8011658:	46bd      	mov	sp, r7
 801165a:	bd80      	pop	{r7, pc}
 801165c:	200422f4 	.word	0x200422f4

08011660 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8011660:	b480      	push	{r7}
 8011662:	b085      	sub	sp, #20
 8011664:	af00      	add	r7, sp, #0
 8011666:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	3301      	adds	r3, #1
 801166c:	781b      	ldrb	r3, [r3, #0]
 801166e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8011670:	89fb      	ldrh	r3, [r7, #14]
 8011672:	021b      	lsls	r3, r3, #8
 8011674:	b21a      	sxth	r2, r3
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	781b      	ldrb	r3, [r3, #0]
 801167a:	b21b      	sxth	r3, r3
 801167c:	4313      	orrs	r3, r2
 801167e:	b21b      	sxth	r3, r3
 8011680:	81fb      	strh	r3, [r7, #14]
	return rv;
 8011682:	89fb      	ldrh	r3, [r7, #14]
}
 8011684:	4618      	mov	r0, r3
 8011686:	3714      	adds	r7, #20
 8011688:	46bd      	mov	sp, r7
 801168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801168e:	4770      	bx	lr

08011690 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8011690:	b480      	push	{r7}
 8011692:	b085      	sub	sp, #20
 8011694:	af00      	add	r7, sp, #0
 8011696:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	3303      	adds	r3, #3
 801169c:	781b      	ldrb	r3, [r3, #0]
 801169e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	021b      	lsls	r3, r3, #8
 80116a4:	687a      	ldr	r2, [r7, #4]
 80116a6:	3202      	adds	r2, #2
 80116a8:	7812      	ldrb	r2, [r2, #0]
 80116aa:	4313      	orrs	r3, r2
 80116ac:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80116ae:	68fb      	ldr	r3, [r7, #12]
 80116b0:	021b      	lsls	r3, r3, #8
 80116b2:	687a      	ldr	r2, [r7, #4]
 80116b4:	3201      	adds	r2, #1
 80116b6:	7812      	ldrb	r2, [r2, #0]
 80116b8:	4313      	orrs	r3, r2
 80116ba:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80116bc:	68fb      	ldr	r3, [r7, #12]
 80116be:	021b      	lsls	r3, r3, #8
 80116c0:	687a      	ldr	r2, [r7, #4]
 80116c2:	7812      	ldrb	r2, [r2, #0]
 80116c4:	4313      	orrs	r3, r2
 80116c6:	60fb      	str	r3, [r7, #12]
	return rv;
 80116c8:	68fb      	ldr	r3, [r7, #12]
}
 80116ca:	4618      	mov	r0, r3
 80116cc:	3714      	adds	r7, #20
 80116ce:	46bd      	mov	sp, r7
 80116d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116d4:	4770      	bx	lr

080116d6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80116d6:	b480      	push	{r7}
 80116d8:	b083      	sub	sp, #12
 80116da:	af00      	add	r7, sp, #0
 80116dc:	6078      	str	r0, [r7, #4]
 80116de:	460b      	mov	r3, r1
 80116e0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	1c5a      	adds	r2, r3, #1
 80116e6:	607a      	str	r2, [r7, #4]
 80116e8:	887a      	ldrh	r2, [r7, #2]
 80116ea:	b2d2      	uxtb	r2, r2
 80116ec:	701a      	strb	r2, [r3, #0]
 80116ee:	887b      	ldrh	r3, [r7, #2]
 80116f0:	0a1b      	lsrs	r3, r3, #8
 80116f2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	1c5a      	adds	r2, r3, #1
 80116f8:	607a      	str	r2, [r7, #4]
 80116fa:	887a      	ldrh	r2, [r7, #2]
 80116fc:	b2d2      	uxtb	r2, r2
 80116fe:	701a      	strb	r2, [r3, #0]
}
 8011700:	bf00      	nop
 8011702:	370c      	adds	r7, #12
 8011704:	46bd      	mov	sp, r7
 8011706:	f85d 7b04 	ldr.w	r7, [sp], #4
 801170a:	4770      	bx	lr

0801170c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801170c:	b480      	push	{r7}
 801170e:	b083      	sub	sp, #12
 8011710:	af00      	add	r7, sp, #0
 8011712:	6078      	str	r0, [r7, #4]
 8011714:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	1c5a      	adds	r2, r3, #1
 801171a:	607a      	str	r2, [r7, #4]
 801171c:	683a      	ldr	r2, [r7, #0]
 801171e:	b2d2      	uxtb	r2, r2
 8011720:	701a      	strb	r2, [r3, #0]
 8011722:	683b      	ldr	r3, [r7, #0]
 8011724:	0a1b      	lsrs	r3, r3, #8
 8011726:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	1c5a      	adds	r2, r3, #1
 801172c:	607a      	str	r2, [r7, #4]
 801172e:	683a      	ldr	r2, [r7, #0]
 8011730:	b2d2      	uxtb	r2, r2
 8011732:	701a      	strb	r2, [r3, #0]
 8011734:	683b      	ldr	r3, [r7, #0]
 8011736:	0a1b      	lsrs	r3, r3, #8
 8011738:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	1c5a      	adds	r2, r3, #1
 801173e:	607a      	str	r2, [r7, #4]
 8011740:	683a      	ldr	r2, [r7, #0]
 8011742:	b2d2      	uxtb	r2, r2
 8011744:	701a      	strb	r2, [r3, #0]
 8011746:	683b      	ldr	r3, [r7, #0]
 8011748:	0a1b      	lsrs	r3, r3, #8
 801174a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	1c5a      	adds	r2, r3, #1
 8011750:	607a      	str	r2, [r7, #4]
 8011752:	683a      	ldr	r2, [r7, #0]
 8011754:	b2d2      	uxtb	r2, r2
 8011756:	701a      	strb	r2, [r3, #0]
}
 8011758:	bf00      	nop
 801175a:	370c      	adds	r7, #12
 801175c:	46bd      	mov	sp, r7
 801175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011762:	4770      	bx	lr

08011764 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8011764:	b480      	push	{r7}
 8011766:	b087      	sub	sp, #28
 8011768:	af00      	add	r7, sp, #0
 801176a:	60f8      	str	r0, [r7, #12]
 801176c:	60b9      	str	r1, [r7, #8]
 801176e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8011774:	68bb      	ldr	r3, [r7, #8]
 8011776:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	2b00      	cmp	r3, #0
 801177c:	d00d      	beq.n	801179a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801177e:	693a      	ldr	r2, [r7, #16]
 8011780:	1c53      	adds	r3, r2, #1
 8011782:	613b      	str	r3, [r7, #16]
 8011784:	697b      	ldr	r3, [r7, #20]
 8011786:	1c59      	adds	r1, r3, #1
 8011788:	6179      	str	r1, [r7, #20]
 801178a:	7812      	ldrb	r2, [r2, #0]
 801178c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	3b01      	subs	r3, #1
 8011792:	607b      	str	r3, [r7, #4]
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	2b00      	cmp	r3, #0
 8011798:	d1f1      	bne.n	801177e <mem_cpy+0x1a>
	}
}
 801179a:	bf00      	nop
 801179c:	371c      	adds	r7, #28
 801179e:	46bd      	mov	sp, r7
 80117a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117a4:	4770      	bx	lr

080117a6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80117a6:	b480      	push	{r7}
 80117a8:	b087      	sub	sp, #28
 80117aa:	af00      	add	r7, sp, #0
 80117ac:	60f8      	str	r0, [r7, #12]
 80117ae:	60b9      	str	r1, [r7, #8]
 80117b0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80117b2:	68fb      	ldr	r3, [r7, #12]
 80117b4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80117b6:	697b      	ldr	r3, [r7, #20]
 80117b8:	1c5a      	adds	r2, r3, #1
 80117ba:	617a      	str	r2, [r7, #20]
 80117bc:	68ba      	ldr	r2, [r7, #8]
 80117be:	b2d2      	uxtb	r2, r2
 80117c0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	3b01      	subs	r3, #1
 80117c6:	607b      	str	r3, [r7, #4]
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d1f3      	bne.n	80117b6 <mem_set+0x10>
}
 80117ce:	bf00      	nop
 80117d0:	371c      	adds	r7, #28
 80117d2:	46bd      	mov	sp, r7
 80117d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d8:	4770      	bx	lr

080117da <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80117da:	b480      	push	{r7}
 80117dc:	b089      	sub	sp, #36	; 0x24
 80117de:	af00      	add	r7, sp, #0
 80117e0:	60f8      	str	r0, [r7, #12]
 80117e2:	60b9      	str	r1, [r7, #8]
 80117e4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	61fb      	str	r3, [r7, #28]
 80117ea:	68bb      	ldr	r3, [r7, #8]
 80117ec:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80117ee:	2300      	movs	r3, #0
 80117f0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80117f2:	69fb      	ldr	r3, [r7, #28]
 80117f4:	1c5a      	adds	r2, r3, #1
 80117f6:	61fa      	str	r2, [r7, #28]
 80117f8:	781b      	ldrb	r3, [r3, #0]
 80117fa:	4619      	mov	r1, r3
 80117fc:	69bb      	ldr	r3, [r7, #24]
 80117fe:	1c5a      	adds	r2, r3, #1
 8011800:	61ba      	str	r2, [r7, #24]
 8011802:	781b      	ldrb	r3, [r3, #0]
 8011804:	1acb      	subs	r3, r1, r3
 8011806:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	3b01      	subs	r3, #1
 801180c:	607b      	str	r3, [r7, #4]
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	2b00      	cmp	r3, #0
 8011812:	d002      	beq.n	801181a <mem_cmp+0x40>
 8011814:	697b      	ldr	r3, [r7, #20]
 8011816:	2b00      	cmp	r3, #0
 8011818:	d0eb      	beq.n	80117f2 <mem_cmp+0x18>

	return r;
 801181a:	697b      	ldr	r3, [r7, #20]
}
 801181c:	4618      	mov	r0, r3
 801181e:	3724      	adds	r7, #36	; 0x24
 8011820:	46bd      	mov	sp, r7
 8011822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011826:	4770      	bx	lr

08011828 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8011828:	b480      	push	{r7}
 801182a:	b083      	sub	sp, #12
 801182c:	af00      	add	r7, sp, #0
 801182e:	6078      	str	r0, [r7, #4]
 8011830:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8011832:	e002      	b.n	801183a <chk_chr+0x12>
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	3301      	adds	r3, #1
 8011838:	607b      	str	r3, [r7, #4]
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	781b      	ldrb	r3, [r3, #0]
 801183e:	2b00      	cmp	r3, #0
 8011840:	d005      	beq.n	801184e <chk_chr+0x26>
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	781b      	ldrb	r3, [r3, #0]
 8011846:	461a      	mov	r2, r3
 8011848:	683b      	ldr	r3, [r7, #0]
 801184a:	4293      	cmp	r3, r2
 801184c:	d1f2      	bne.n	8011834 <chk_chr+0xc>
	return *str;
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	781b      	ldrb	r3, [r3, #0]
}
 8011852:	4618      	mov	r0, r3
 8011854:	370c      	adds	r7, #12
 8011856:	46bd      	mov	sp, r7
 8011858:	f85d 7b04 	ldr.w	r7, [sp], #4
 801185c:	4770      	bx	lr
	...

08011860 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8011860:	b480      	push	{r7}
 8011862:	b085      	sub	sp, #20
 8011864:	af00      	add	r7, sp, #0
 8011866:	6078      	str	r0, [r7, #4]
 8011868:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801186a:	2300      	movs	r3, #0
 801186c:	60bb      	str	r3, [r7, #8]
 801186e:	68bb      	ldr	r3, [r7, #8]
 8011870:	60fb      	str	r3, [r7, #12]
 8011872:	e029      	b.n	80118c8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8011874:	4a27      	ldr	r2, [pc, #156]	; (8011914 <chk_lock+0xb4>)
 8011876:	68fb      	ldr	r3, [r7, #12]
 8011878:	011b      	lsls	r3, r3, #4
 801187a:	4413      	add	r3, r2
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	2b00      	cmp	r3, #0
 8011880:	d01d      	beq.n	80118be <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8011882:	4a24      	ldr	r2, [pc, #144]	; (8011914 <chk_lock+0xb4>)
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	011b      	lsls	r3, r3, #4
 8011888:	4413      	add	r3, r2
 801188a:	681a      	ldr	r2, [r3, #0]
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	681b      	ldr	r3, [r3, #0]
 8011890:	429a      	cmp	r2, r3
 8011892:	d116      	bne.n	80118c2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8011894:	4a1f      	ldr	r2, [pc, #124]	; (8011914 <chk_lock+0xb4>)
 8011896:	68fb      	ldr	r3, [r7, #12]
 8011898:	011b      	lsls	r3, r3, #4
 801189a:	4413      	add	r3, r2
 801189c:	3304      	adds	r3, #4
 801189e:	681a      	ldr	r2, [r3, #0]
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80118a4:	429a      	cmp	r2, r3
 80118a6:	d10c      	bne.n	80118c2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80118a8:	4a1a      	ldr	r2, [pc, #104]	; (8011914 <chk_lock+0xb4>)
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	011b      	lsls	r3, r3, #4
 80118ae:	4413      	add	r3, r2
 80118b0:	3308      	adds	r3, #8
 80118b2:	681a      	ldr	r2, [r3, #0]
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80118b8:	429a      	cmp	r2, r3
 80118ba:	d102      	bne.n	80118c2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80118bc:	e007      	b.n	80118ce <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80118be:	2301      	movs	r3, #1
 80118c0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	3301      	adds	r3, #1
 80118c6:	60fb      	str	r3, [r7, #12]
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	2b01      	cmp	r3, #1
 80118cc:	d9d2      	bls.n	8011874 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80118ce:	68fb      	ldr	r3, [r7, #12]
 80118d0:	2b02      	cmp	r3, #2
 80118d2:	d109      	bne.n	80118e8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80118d4:	68bb      	ldr	r3, [r7, #8]
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d102      	bne.n	80118e0 <chk_lock+0x80>
 80118da:	683b      	ldr	r3, [r7, #0]
 80118dc:	2b02      	cmp	r3, #2
 80118de:	d101      	bne.n	80118e4 <chk_lock+0x84>
 80118e0:	2300      	movs	r3, #0
 80118e2:	e010      	b.n	8011906 <chk_lock+0xa6>
 80118e4:	2312      	movs	r3, #18
 80118e6:	e00e      	b.n	8011906 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80118e8:	683b      	ldr	r3, [r7, #0]
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	d108      	bne.n	8011900 <chk_lock+0xa0>
 80118ee:	4a09      	ldr	r2, [pc, #36]	; (8011914 <chk_lock+0xb4>)
 80118f0:	68fb      	ldr	r3, [r7, #12]
 80118f2:	011b      	lsls	r3, r3, #4
 80118f4:	4413      	add	r3, r2
 80118f6:	330c      	adds	r3, #12
 80118f8:	881b      	ldrh	r3, [r3, #0]
 80118fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80118fe:	d101      	bne.n	8011904 <chk_lock+0xa4>
 8011900:	2310      	movs	r3, #16
 8011902:	e000      	b.n	8011906 <chk_lock+0xa6>
 8011904:	2300      	movs	r3, #0
}
 8011906:	4618      	mov	r0, r3
 8011908:	3714      	adds	r7, #20
 801190a:	46bd      	mov	sp, r7
 801190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011910:	4770      	bx	lr
 8011912:	bf00      	nop
 8011914:	200422d4 	.word	0x200422d4

08011918 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8011918:	b480      	push	{r7}
 801191a:	b083      	sub	sp, #12
 801191c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801191e:	2300      	movs	r3, #0
 8011920:	607b      	str	r3, [r7, #4]
 8011922:	e002      	b.n	801192a <enq_lock+0x12>
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	3301      	adds	r3, #1
 8011928:	607b      	str	r3, [r7, #4]
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	2b01      	cmp	r3, #1
 801192e:	d806      	bhi.n	801193e <enq_lock+0x26>
 8011930:	4a09      	ldr	r2, [pc, #36]	; (8011958 <enq_lock+0x40>)
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	011b      	lsls	r3, r3, #4
 8011936:	4413      	add	r3, r2
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	2b00      	cmp	r3, #0
 801193c:	d1f2      	bne.n	8011924 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	2b02      	cmp	r3, #2
 8011942:	bf14      	ite	ne
 8011944:	2301      	movne	r3, #1
 8011946:	2300      	moveq	r3, #0
 8011948:	b2db      	uxtb	r3, r3
}
 801194a:	4618      	mov	r0, r3
 801194c:	370c      	adds	r7, #12
 801194e:	46bd      	mov	sp, r7
 8011950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011954:	4770      	bx	lr
 8011956:	bf00      	nop
 8011958:	200422d4 	.word	0x200422d4

0801195c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801195c:	b480      	push	{r7}
 801195e:	b085      	sub	sp, #20
 8011960:	af00      	add	r7, sp, #0
 8011962:	6078      	str	r0, [r7, #4]
 8011964:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011966:	2300      	movs	r3, #0
 8011968:	60fb      	str	r3, [r7, #12]
 801196a:	e01f      	b.n	80119ac <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 801196c:	4a41      	ldr	r2, [pc, #260]	; (8011a74 <inc_lock+0x118>)
 801196e:	68fb      	ldr	r3, [r7, #12]
 8011970:	011b      	lsls	r3, r3, #4
 8011972:	4413      	add	r3, r2
 8011974:	681a      	ldr	r2, [r3, #0]
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	429a      	cmp	r2, r3
 801197c:	d113      	bne.n	80119a6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801197e:	4a3d      	ldr	r2, [pc, #244]	; (8011a74 <inc_lock+0x118>)
 8011980:	68fb      	ldr	r3, [r7, #12]
 8011982:	011b      	lsls	r3, r3, #4
 8011984:	4413      	add	r3, r2
 8011986:	3304      	adds	r3, #4
 8011988:	681a      	ldr	r2, [r3, #0]
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801198e:	429a      	cmp	r2, r3
 8011990:	d109      	bne.n	80119a6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8011992:	4a38      	ldr	r2, [pc, #224]	; (8011a74 <inc_lock+0x118>)
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	011b      	lsls	r3, r3, #4
 8011998:	4413      	add	r3, r2
 801199a:	3308      	adds	r3, #8
 801199c:	681a      	ldr	r2, [r3, #0]
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80119a2:	429a      	cmp	r2, r3
 80119a4:	d006      	beq.n	80119b4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80119a6:	68fb      	ldr	r3, [r7, #12]
 80119a8:	3301      	adds	r3, #1
 80119aa:	60fb      	str	r3, [r7, #12]
 80119ac:	68fb      	ldr	r3, [r7, #12]
 80119ae:	2b01      	cmp	r3, #1
 80119b0:	d9dc      	bls.n	801196c <inc_lock+0x10>
 80119b2:	e000      	b.n	80119b6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80119b4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80119b6:	68fb      	ldr	r3, [r7, #12]
 80119b8:	2b02      	cmp	r3, #2
 80119ba:	d132      	bne.n	8011a22 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80119bc:	2300      	movs	r3, #0
 80119be:	60fb      	str	r3, [r7, #12]
 80119c0:	e002      	b.n	80119c8 <inc_lock+0x6c>
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	3301      	adds	r3, #1
 80119c6:	60fb      	str	r3, [r7, #12]
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	2b01      	cmp	r3, #1
 80119cc:	d806      	bhi.n	80119dc <inc_lock+0x80>
 80119ce:	4a29      	ldr	r2, [pc, #164]	; (8011a74 <inc_lock+0x118>)
 80119d0:	68fb      	ldr	r3, [r7, #12]
 80119d2:	011b      	lsls	r3, r3, #4
 80119d4:	4413      	add	r3, r2
 80119d6:	681b      	ldr	r3, [r3, #0]
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d1f2      	bne.n	80119c2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80119dc:	68fb      	ldr	r3, [r7, #12]
 80119de:	2b02      	cmp	r3, #2
 80119e0:	d101      	bne.n	80119e6 <inc_lock+0x8a>
 80119e2:	2300      	movs	r3, #0
 80119e4:	e040      	b.n	8011a68 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	681a      	ldr	r2, [r3, #0]
 80119ea:	4922      	ldr	r1, [pc, #136]	; (8011a74 <inc_lock+0x118>)
 80119ec:	68fb      	ldr	r3, [r7, #12]
 80119ee:	011b      	lsls	r3, r3, #4
 80119f0:	440b      	add	r3, r1
 80119f2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	689a      	ldr	r2, [r3, #8]
 80119f8:	491e      	ldr	r1, [pc, #120]	; (8011a74 <inc_lock+0x118>)
 80119fa:	68fb      	ldr	r3, [r7, #12]
 80119fc:	011b      	lsls	r3, r3, #4
 80119fe:	440b      	add	r3, r1
 8011a00:	3304      	adds	r3, #4
 8011a02:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	695a      	ldr	r2, [r3, #20]
 8011a08:	491a      	ldr	r1, [pc, #104]	; (8011a74 <inc_lock+0x118>)
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	011b      	lsls	r3, r3, #4
 8011a0e:	440b      	add	r3, r1
 8011a10:	3308      	adds	r3, #8
 8011a12:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8011a14:	4a17      	ldr	r2, [pc, #92]	; (8011a74 <inc_lock+0x118>)
 8011a16:	68fb      	ldr	r3, [r7, #12]
 8011a18:	011b      	lsls	r3, r3, #4
 8011a1a:	4413      	add	r3, r2
 8011a1c:	330c      	adds	r3, #12
 8011a1e:	2200      	movs	r2, #0
 8011a20:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8011a22:	683b      	ldr	r3, [r7, #0]
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	d009      	beq.n	8011a3c <inc_lock+0xe0>
 8011a28:	4a12      	ldr	r2, [pc, #72]	; (8011a74 <inc_lock+0x118>)
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	011b      	lsls	r3, r3, #4
 8011a2e:	4413      	add	r3, r2
 8011a30:	330c      	adds	r3, #12
 8011a32:	881b      	ldrh	r3, [r3, #0]
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d001      	beq.n	8011a3c <inc_lock+0xe0>
 8011a38:	2300      	movs	r3, #0
 8011a3a:	e015      	b.n	8011a68 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8011a3c:	683b      	ldr	r3, [r7, #0]
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	d108      	bne.n	8011a54 <inc_lock+0xf8>
 8011a42:	4a0c      	ldr	r2, [pc, #48]	; (8011a74 <inc_lock+0x118>)
 8011a44:	68fb      	ldr	r3, [r7, #12]
 8011a46:	011b      	lsls	r3, r3, #4
 8011a48:	4413      	add	r3, r2
 8011a4a:	330c      	adds	r3, #12
 8011a4c:	881b      	ldrh	r3, [r3, #0]
 8011a4e:	3301      	adds	r3, #1
 8011a50:	b29a      	uxth	r2, r3
 8011a52:	e001      	b.n	8011a58 <inc_lock+0xfc>
 8011a54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011a58:	4906      	ldr	r1, [pc, #24]	; (8011a74 <inc_lock+0x118>)
 8011a5a:	68fb      	ldr	r3, [r7, #12]
 8011a5c:	011b      	lsls	r3, r3, #4
 8011a5e:	440b      	add	r3, r1
 8011a60:	330c      	adds	r3, #12
 8011a62:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8011a64:	68fb      	ldr	r3, [r7, #12]
 8011a66:	3301      	adds	r3, #1
}
 8011a68:	4618      	mov	r0, r3
 8011a6a:	3714      	adds	r7, #20
 8011a6c:	46bd      	mov	sp, r7
 8011a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a72:	4770      	bx	lr
 8011a74:	200422d4 	.word	0x200422d4

08011a78 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8011a78:	b480      	push	{r7}
 8011a7a:	b085      	sub	sp, #20
 8011a7c:	af00      	add	r7, sp, #0
 8011a7e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	3b01      	subs	r3, #1
 8011a84:	607b      	str	r3, [r7, #4]
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	2b01      	cmp	r3, #1
 8011a8a:	d825      	bhi.n	8011ad8 <dec_lock+0x60>
		n = Files[i].ctr;
 8011a8c:	4a17      	ldr	r2, [pc, #92]	; (8011aec <dec_lock+0x74>)
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	011b      	lsls	r3, r3, #4
 8011a92:	4413      	add	r3, r2
 8011a94:	330c      	adds	r3, #12
 8011a96:	881b      	ldrh	r3, [r3, #0]
 8011a98:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8011a9a:	89fb      	ldrh	r3, [r7, #14]
 8011a9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011aa0:	d101      	bne.n	8011aa6 <dec_lock+0x2e>
 8011aa2:	2300      	movs	r3, #0
 8011aa4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8011aa6:	89fb      	ldrh	r3, [r7, #14]
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d002      	beq.n	8011ab2 <dec_lock+0x3a>
 8011aac:	89fb      	ldrh	r3, [r7, #14]
 8011aae:	3b01      	subs	r3, #1
 8011ab0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8011ab2:	4a0e      	ldr	r2, [pc, #56]	; (8011aec <dec_lock+0x74>)
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	011b      	lsls	r3, r3, #4
 8011ab8:	4413      	add	r3, r2
 8011aba:	330c      	adds	r3, #12
 8011abc:	89fa      	ldrh	r2, [r7, #14]
 8011abe:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8011ac0:	89fb      	ldrh	r3, [r7, #14]
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d105      	bne.n	8011ad2 <dec_lock+0x5a>
 8011ac6:	4a09      	ldr	r2, [pc, #36]	; (8011aec <dec_lock+0x74>)
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	011b      	lsls	r3, r3, #4
 8011acc:	4413      	add	r3, r2
 8011ace:	2200      	movs	r2, #0
 8011ad0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8011ad2:	2300      	movs	r3, #0
 8011ad4:	737b      	strb	r3, [r7, #13]
 8011ad6:	e001      	b.n	8011adc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8011ad8:	2302      	movs	r3, #2
 8011ada:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8011adc:	7b7b      	ldrb	r3, [r7, #13]
}
 8011ade:	4618      	mov	r0, r3
 8011ae0:	3714      	adds	r7, #20
 8011ae2:	46bd      	mov	sp, r7
 8011ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ae8:	4770      	bx	lr
 8011aea:	bf00      	nop
 8011aec:	200422d4 	.word	0x200422d4

08011af0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8011af0:	b480      	push	{r7}
 8011af2:	b085      	sub	sp, #20
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8011af8:	2300      	movs	r3, #0
 8011afa:	60fb      	str	r3, [r7, #12]
 8011afc:	e010      	b.n	8011b20 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8011afe:	4a0d      	ldr	r2, [pc, #52]	; (8011b34 <clear_lock+0x44>)
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	011b      	lsls	r3, r3, #4
 8011b04:	4413      	add	r3, r2
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	687a      	ldr	r2, [r7, #4]
 8011b0a:	429a      	cmp	r2, r3
 8011b0c:	d105      	bne.n	8011b1a <clear_lock+0x2a>
 8011b0e:	4a09      	ldr	r2, [pc, #36]	; (8011b34 <clear_lock+0x44>)
 8011b10:	68fb      	ldr	r3, [r7, #12]
 8011b12:	011b      	lsls	r3, r3, #4
 8011b14:	4413      	add	r3, r2
 8011b16:	2200      	movs	r2, #0
 8011b18:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8011b1a:	68fb      	ldr	r3, [r7, #12]
 8011b1c:	3301      	adds	r3, #1
 8011b1e:	60fb      	str	r3, [r7, #12]
 8011b20:	68fb      	ldr	r3, [r7, #12]
 8011b22:	2b01      	cmp	r3, #1
 8011b24:	d9eb      	bls.n	8011afe <clear_lock+0xe>
	}
}
 8011b26:	bf00      	nop
 8011b28:	3714      	adds	r7, #20
 8011b2a:	46bd      	mov	sp, r7
 8011b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b30:	4770      	bx	lr
 8011b32:	bf00      	nop
 8011b34:	200422d4 	.word	0x200422d4

08011b38 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8011b38:	b580      	push	{r7, lr}
 8011b3a:	b086      	sub	sp, #24
 8011b3c:	af00      	add	r7, sp, #0
 8011b3e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8011b40:	2300      	movs	r3, #0
 8011b42:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	78db      	ldrb	r3, [r3, #3]
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d034      	beq.n	8011bb6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011b50:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	7858      	ldrb	r0, [r3, #1]
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011b5c:	2301      	movs	r3, #1
 8011b5e:	697a      	ldr	r2, [r7, #20]
 8011b60:	f7ff fd40 	bl	80115e4 <disk_write>
 8011b64:	4603      	mov	r3, r0
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d002      	beq.n	8011b70 <sync_window+0x38>
			res = FR_DISK_ERR;
 8011b6a:	2301      	movs	r3, #1
 8011b6c:	73fb      	strb	r3, [r7, #15]
 8011b6e:	e022      	b.n	8011bb6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	2200      	movs	r2, #0
 8011b74:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011b7a:	697a      	ldr	r2, [r7, #20]
 8011b7c:	1ad2      	subs	r2, r2, r3
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	6a1b      	ldr	r3, [r3, #32]
 8011b82:	429a      	cmp	r2, r3
 8011b84:	d217      	bcs.n	8011bb6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	789b      	ldrb	r3, [r3, #2]
 8011b8a:	613b      	str	r3, [r7, #16]
 8011b8c:	e010      	b.n	8011bb0 <sync_window+0x78>
					wsect += fs->fsize;
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	6a1b      	ldr	r3, [r3, #32]
 8011b92:	697a      	ldr	r2, [r7, #20]
 8011b94:	4413      	add	r3, r2
 8011b96:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	7858      	ldrb	r0, [r3, #1]
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011ba2:	2301      	movs	r3, #1
 8011ba4:	697a      	ldr	r2, [r7, #20]
 8011ba6:	f7ff fd1d 	bl	80115e4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011baa:	693b      	ldr	r3, [r7, #16]
 8011bac:	3b01      	subs	r3, #1
 8011bae:	613b      	str	r3, [r7, #16]
 8011bb0:	693b      	ldr	r3, [r7, #16]
 8011bb2:	2b01      	cmp	r3, #1
 8011bb4:	d8eb      	bhi.n	8011b8e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8011bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8011bb8:	4618      	mov	r0, r3
 8011bba:	3718      	adds	r7, #24
 8011bbc:	46bd      	mov	sp, r7
 8011bbe:	bd80      	pop	{r7, pc}

08011bc0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8011bc0:	b580      	push	{r7, lr}
 8011bc2:	b084      	sub	sp, #16
 8011bc4:	af00      	add	r7, sp, #0
 8011bc6:	6078      	str	r0, [r7, #4]
 8011bc8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8011bca:	2300      	movs	r3, #0
 8011bcc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011bd2:	683a      	ldr	r2, [r7, #0]
 8011bd4:	429a      	cmp	r2, r3
 8011bd6:	d01b      	beq.n	8011c10 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8011bd8:	6878      	ldr	r0, [r7, #4]
 8011bda:	f7ff ffad 	bl	8011b38 <sync_window>
 8011bde:	4603      	mov	r3, r0
 8011be0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8011be2:	7bfb      	ldrb	r3, [r7, #15]
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	d113      	bne.n	8011c10 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	7858      	ldrb	r0, [r3, #1]
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011bf2:	2301      	movs	r3, #1
 8011bf4:	683a      	ldr	r2, [r7, #0]
 8011bf6:	f7ff fcd5 	bl	80115a4 <disk_read>
 8011bfa:	4603      	mov	r3, r0
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d004      	beq.n	8011c0a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8011c00:	f04f 33ff 	mov.w	r3, #4294967295
 8011c04:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8011c06:	2301      	movs	r3, #1
 8011c08:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	683a      	ldr	r2, [r7, #0]
 8011c0e:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8011c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c12:	4618      	mov	r0, r3
 8011c14:	3710      	adds	r7, #16
 8011c16:	46bd      	mov	sp, r7
 8011c18:	bd80      	pop	{r7, pc}
	...

08011c1c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8011c1c:	b580      	push	{r7, lr}
 8011c1e:	b084      	sub	sp, #16
 8011c20:	af00      	add	r7, sp, #0
 8011c22:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8011c24:	6878      	ldr	r0, [r7, #4]
 8011c26:	f7ff ff87 	bl	8011b38 <sync_window>
 8011c2a:	4603      	mov	r3, r0
 8011c2c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8011c2e:	7bfb      	ldrb	r3, [r7, #15]
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d159      	bne.n	8011ce8 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	781b      	ldrb	r3, [r3, #0]
 8011c38:	2b03      	cmp	r3, #3
 8011c3a:	d149      	bne.n	8011cd0 <sync_fs+0xb4>
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	791b      	ldrb	r3, [r3, #4]
 8011c40:	2b01      	cmp	r3, #1
 8011c42:	d145      	bne.n	8011cd0 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	899b      	ldrh	r3, [r3, #12]
 8011c4e:	461a      	mov	r2, r3
 8011c50:	2100      	movs	r1, #0
 8011c52:	f7ff fda8 	bl	80117a6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	3338      	adds	r3, #56	; 0x38
 8011c5a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011c5e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8011c62:	4618      	mov	r0, r3
 8011c64:	f7ff fd37 	bl	80116d6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	3338      	adds	r3, #56	; 0x38
 8011c6c:	4921      	ldr	r1, [pc, #132]	; (8011cf4 <sync_fs+0xd8>)
 8011c6e:	4618      	mov	r0, r3
 8011c70:	f7ff fd4c 	bl	801170c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	3338      	adds	r3, #56	; 0x38
 8011c78:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8011c7c:	491e      	ldr	r1, [pc, #120]	; (8011cf8 <sync_fs+0xdc>)
 8011c7e:	4618      	mov	r0, r3
 8011c80:	f7ff fd44 	bl	801170c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	3338      	adds	r3, #56	; 0x38
 8011c88:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	695b      	ldr	r3, [r3, #20]
 8011c90:	4619      	mov	r1, r3
 8011c92:	4610      	mov	r0, r2
 8011c94:	f7ff fd3a 	bl	801170c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	3338      	adds	r3, #56	; 0x38
 8011c9c:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	691b      	ldr	r3, [r3, #16]
 8011ca4:	4619      	mov	r1, r3
 8011ca6:	4610      	mov	r0, r2
 8011ca8:	f7ff fd30 	bl	801170c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011cb0:	1c5a      	adds	r2, r3, #1
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	7858      	ldrb	r0, [r3, #1]
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011cc4:	2301      	movs	r3, #1
 8011cc6:	f7ff fc8d 	bl	80115e4 <disk_write>
			fs->fsi_flag = 0;
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	2200      	movs	r2, #0
 8011cce:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	785b      	ldrb	r3, [r3, #1]
 8011cd4:	2200      	movs	r2, #0
 8011cd6:	2100      	movs	r1, #0
 8011cd8:	4618      	mov	r0, r3
 8011cda:	f7ff fca3 	bl	8011624 <disk_ioctl>
 8011cde:	4603      	mov	r3, r0
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d001      	beq.n	8011ce8 <sync_fs+0xcc>
 8011ce4:	2301      	movs	r3, #1
 8011ce6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8011ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8011cea:	4618      	mov	r0, r3
 8011cec:	3710      	adds	r7, #16
 8011cee:	46bd      	mov	sp, r7
 8011cf0:	bd80      	pop	{r7, pc}
 8011cf2:	bf00      	nop
 8011cf4:	41615252 	.word	0x41615252
 8011cf8:	61417272 	.word	0x61417272

08011cfc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8011cfc:	b480      	push	{r7}
 8011cfe:	b083      	sub	sp, #12
 8011d00:	af00      	add	r7, sp, #0
 8011d02:	6078      	str	r0, [r7, #4]
 8011d04:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8011d06:	683b      	ldr	r3, [r7, #0]
 8011d08:	3b02      	subs	r3, #2
 8011d0a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	69db      	ldr	r3, [r3, #28]
 8011d10:	3b02      	subs	r3, #2
 8011d12:	683a      	ldr	r2, [r7, #0]
 8011d14:	429a      	cmp	r2, r3
 8011d16:	d301      	bcc.n	8011d1c <clust2sect+0x20>
 8011d18:	2300      	movs	r3, #0
 8011d1a:	e008      	b.n	8011d2e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	895b      	ldrh	r3, [r3, #10]
 8011d20:	461a      	mov	r2, r3
 8011d22:	683b      	ldr	r3, [r7, #0]
 8011d24:	fb03 f202 	mul.w	r2, r3, r2
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011d2c:	4413      	add	r3, r2
}
 8011d2e:	4618      	mov	r0, r3
 8011d30:	370c      	adds	r7, #12
 8011d32:	46bd      	mov	sp, r7
 8011d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d38:	4770      	bx	lr

08011d3a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8011d3a:	b580      	push	{r7, lr}
 8011d3c:	b086      	sub	sp, #24
 8011d3e:	af00      	add	r7, sp, #0
 8011d40:	6078      	str	r0, [r7, #4]
 8011d42:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	681b      	ldr	r3, [r3, #0]
 8011d48:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8011d4a:	683b      	ldr	r3, [r7, #0]
 8011d4c:	2b01      	cmp	r3, #1
 8011d4e:	d904      	bls.n	8011d5a <get_fat+0x20>
 8011d50:	693b      	ldr	r3, [r7, #16]
 8011d52:	69db      	ldr	r3, [r3, #28]
 8011d54:	683a      	ldr	r2, [r7, #0]
 8011d56:	429a      	cmp	r2, r3
 8011d58:	d302      	bcc.n	8011d60 <get_fat+0x26>
		val = 1;	/* Internal error */
 8011d5a:	2301      	movs	r3, #1
 8011d5c:	617b      	str	r3, [r7, #20]
 8011d5e:	e0b7      	b.n	8011ed0 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8011d60:	f04f 33ff 	mov.w	r3, #4294967295
 8011d64:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8011d66:	693b      	ldr	r3, [r7, #16]
 8011d68:	781b      	ldrb	r3, [r3, #0]
 8011d6a:	2b02      	cmp	r3, #2
 8011d6c:	d05a      	beq.n	8011e24 <get_fat+0xea>
 8011d6e:	2b03      	cmp	r3, #3
 8011d70:	d07d      	beq.n	8011e6e <get_fat+0x134>
 8011d72:	2b01      	cmp	r3, #1
 8011d74:	f040 80a2 	bne.w	8011ebc <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8011d78:	683b      	ldr	r3, [r7, #0]
 8011d7a:	60fb      	str	r3, [r7, #12]
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	085b      	lsrs	r3, r3, #1
 8011d80:	68fa      	ldr	r2, [r7, #12]
 8011d82:	4413      	add	r3, r2
 8011d84:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011d86:	693b      	ldr	r3, [r7, #16]
 8011d88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011d8a:	693b      	ldr	r3, [r7, #16]
 8011d8c:	899b      	ldrh	r3, [r3, #12]
 8011d8e:	4619      	mov	r1, r3
 8011d90:	68fb      	ldr	r3, [r7, #12]
 8011d92:	fbb3 f3f1 	udiv	r3, r3, r1
 8011d96:	4413      	add	r3, r2
 8011d98:	4619      	mov	r1, r3
 8011d9a:	6938      	ldr	r0, [r7, #16]
 8011d9c:	f7ff ff10 	bl	8011bc0 <move_window>
 8011da0:	4603      	mov	r3, r0
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	f040 808d 	bne.w	8011ec2 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	1c5a      	adds	r2, r3, #1
 8011dac:	60fa      	str	r2, [r7, #12]
 8011dae:	693a      	ldr	r2, [r7, #16]
 8011db0:	8992      	ldrh	r2, [r2, #12]
 8011db2:	fbb3 f1f2 	udiv	r1, r3, r2
 8011db6:	fb02 f201 	mul.w	r2, r2, r1
 8011dba:	1a9b      	subs	r3, r3, r2
 8011dbc:	693a      	ldr	r2, [r7, #16]
 8011dbe:	4413      	add	r3, r2
 8011dc0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8011dc4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011dc6:	693b      	ldr	r3, [r7, #16]
 8011dc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011dca:	693b      	ldr	r3, [r7, #16]
 8011dcc:	899b      	ldrh	r3, [r3, #12]
 8011dce:	4619      	mov	r1, r3
 8011dd0:	68fb      	ldr	r3, [r7, #12]
 8011dd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8011dd6:	4413      	add	r3, r2
 8011dd8:	4619      	mov	r1, r3
 8011dda:	6938      	ldr	r0, [r7, #16]
 8011ddc:	f7ff fef0 	bl	8011bc0 <move_window>
 8011de0:	4603      	mov	r3, r0
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d16f      	bne.n	8011ec6 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8011de6:	693b      	ldr	r3, [r7, #16]
 8011de8:	899b      	ldrh	r3, [r3, #12]
 8011dea:	461a      	mov	r2, r3
 8011dec:	68fb      	ldr	r3, [r7, #12]
 8011dee:	fbb3 f1f2 	udiv	r1, r3, r2
 8011df2:	fb02 f201 	mul.w	r2, r2, r1
 8011df6:	1a9b      	subs	r3, r3, r2
 8011df8:	693a      	ldr	r2, [r7, #16]
 8011dfa:	4413      	add	r3, r2
 8011dfc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8011e00:	021b      	lsls	r3, r3, #8
 8011e02:	461a      	mov	r2, r3
 8011e04:	68bb      	ldr	r3, [r7, #8]
 8011e06:	4313      	orrs	r3, r2
 8011e08:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8011e0a:	683b      	ldr	r3, [r7, #0]
 8011e0c:	f003 0301 	and.w	r3, r3, #1
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d002      	beq.n	8011e1a <get_fat+0xe0>
 8011e14:	68bb      	ldr	r3, [r7, #8]
 8011e16:	091b      	lsrs	r3, r3, #4
 8011e18:	e002      	b.n	8011e20 <get_fat+0xe6>
 8011e1a:	68bb      	ldr	r3, [r7, #8]
 8011e1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011e20:	617b      	str	r3, [r7, #20]
			break;
 8011e22:	e055      	b.n	8011ed0 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011e24:	693b      	ldr	r3, [r7, #16]
 8011e26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011e28:	693b      	ldr	r3, [r7, #16]
 8011e2a:	899b      	ldrh	r3, [r3, #12]
 8011e2c:	085b      	lsrs	r3, r3, #1
 8011e2e:	b29b      	uxth	r3, r3
 8011e30:	4619      	mov	r1, r3
 8011e32:	683b      	ldr	r3, [r7, #0]
 8011e34:	fbb3 f3f1 	udiv	r3, r3, r1
 8011e38:	4413      	add	r3, r2
 8011e3a:	4619      	mov	r1, r3
 8011e3c:	6938      	ldr	r0, [r7, #16]
 8011e3e:	f7ff febf 	bl	8011bc0 <move_window>
 8011e42:	4603      	mov	r3, r0
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d140      	bne.n	8011eca <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8011e48:	693b      	ldr	r3, [r7, #16]
 8011e4a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011e4e:	683b      	ldr	r3, [r7, #0]
 8011e50:	005b      	lsls	r3, r3, #1
 8011e52:	693a      	ldr	r2, [r7, #16]
 8011e54:	8992      	ldrh	r2, [r2, #12]
 8011e56:	fbb3 f0f2 	udiv	r0, r3, r2
 8011e5a:	fb02 f200 	mul.w	r2, r2, r0
 8011e5e:	1a9b      	subs	r3, r3, r2
 8011e60:	440b      	add	r3, r1
 8011e62:	4618      	mov	r0, r3
 8011e64:	f7ff fbfc 	bl	8011660 <ld_word>
 8011e68:	4603      	mov	r3, r0
 8011e6a:	617b      	str	r3, [r7, #20]
			break;
 8011e6c:	e030      	b.n	8011ed0 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011e6e:	693b      	ldr	r3, [r7, #16]
 8011e70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011e72:	693b      	ldr	r3, [r7, #16]
 8011e74:	899b      	ldrh	r3, [r3, #12]
 8011e76:	089b      	lsrs	r3, r3, #2
 8011e78:	b29b      	uxth	r3, r3
 8011e7a:	4619      	mov	r1, r3
 8011e7c:	683b      	ldr	r3, [r7, #0]
 8011e7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011e82:	4413      	add	r3, r2
 8011e84:	4619      	mov	r1, r3
 8011e86:	6938      	ldr	r0, [r7, #16]
 8011e88:	f7ff fe9a 	bl	8011bc0 <move_window>
 8011e8c:	4603      	mov	r3, r0
 8011e8e:	2b00      	cmp	r3, #0
 8011e90:	d11d      	bne.n	8011ece <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8011e92:	693b      	ldr	r3, [r7, #16]
 8011e94:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011e98:	683b      	ldr	r3, [r7, #0]
 8011e9a:	009b      	lsls	r3, r3, #2
 8011e9c:	693a      	ldr	r2, [r7, #16]
 8011e9e:	8992      	ldrh	r2, [r2, #12]
 8011ea0:	fbb3 f0f2 	udiv	r0, r3, r2
 8011ea4:	fb02 f200 	mul.w	r2, r2, r0
 8011ea8:	1a9b      	subs	r3, r3, r2
 8011eaa:	440b      	add	r3, r1
 8011eac:	4618      	mov	r0, r3
 8011eae:	f7ff fbef 	bl	8011690 <ld_dword>
 8011eb2:	4603      	mov	r3, r0
 8011eb4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8011eb8:	617b      	str	r3, [r7, #20]
			break;
 8011eba:	e009      	b.n	8011ed0 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8011ebc:	2301      	movs	r3, #1
 8011ebe:	617b      	str	r3, [r7, #20]
 8011ec0:	e006      	b.n	8011ed0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011ec2:	bf00      	nop
 8011ec4:	e004      	b.n	8011ed0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011ec6:	bf00      	nop
 8011ec8:	e002      	b.n	8011ed0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011eca:	bf00      	nop
 8011ecc:	e000      	b.n	8011ed0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011ece:	bf00      	nop
		}
	}

	return val;
 8011ed0:	697b      	ldr	r3, [r7, #20]
}
 8011ed2:	4618      	mov	r0, r3
 8011ed4:	3718      	adds	r7, #24
 8011ed6:	46bd      	mov	sp, r7
 8011ed8:	bd80      	pop	{r7, pc}

08011eda <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8011eda:	b590      	push	{r4, r7, lr}
 8011edc:	b089      	sub	sp, #36	; 0x24
 8011ede:	af00      	add	r7, sp, #0
 8011ee0:	60f8      	str	r0, [r7, #12]
 8011ee2:	60b9      	str	r1, [r7, #8]
 8011ee4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8011ee6:	2302      	movs	r3, #2
 8011ee8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8011eea:	68bb      	ldr	r3, [r7, #8]
 8011eec:	2b01      	cmp	r3, #1
 8011eee:	f240 8106 	bls.w	80120fe <put_fat+0x224>
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	69db      	ldr	r3, [r3, #28]
 8011ef6:	68ba      	ldr	r2, [r7, #8]
 8011ef8:	429a      	cmp	r2, r3
 8011efa:	f080 8100 	bcs.w	80120fe <put_fat+0x224>
		switch (fs->fs_type) {
 8011efe:	68fb      	ldr	r3, [r7, #12]
 8011f00:	781b      	ldrb	r3, [r3, #0]
 8011f02:	2b02      	cmp	r3, #2
 8011f04:	f000 8088 	beq.w	8012018 <put_fat+0x13e>
 8011f08:	2b03      	cmp	r3, #3
 8011f0a:	f000 80b0 	beq.w	801206e <put_fat+0x194>
 8011f0e:	2b01      	cmp	r3, #1
 8011f10:	f040 80f5 	bne.w	80120fe <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8011f14:	68bb      	ldr	r3, [r7, #8]
 8011f16:	61bb      	str	r3, [r7, #24]
 8011f18:	69bb      	ldr	r3, [r7, #24]
 8011f1a:	085b      	lsrs	r3, r3, #1
 8011f1c:	69ba      	ldr	r2, [r7, #24]
 8011f1e:	4413      	add	r3, r2
 8011f20:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	899b      	ldrh	r3, [r3, #12]
 8011f2a:	4619      	mov	r1, r3
 8011f2c:	69bb      	ldr	r3, [r7, #24]
 8011f2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011f32:	4413      	add	r3, r2
 8011f34:	4619      	mov	r1, r3
 8011f36:	68f8      	ldr	r0, [r7, #12]
 8011f38:	f7ff fe42 	bl	8011bc0 <move_window>
 8011f3c:	4603      	mov	r3, r0
 8011f3e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011f40:	7ffb      	ldrb	r3, [r7, #31]
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	f040 80d4 	bne.w	80120f0 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8011f48:	68fb      	ldr	r3, [r7, #12]
 8011f4a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011f4e:	69bb      	ldr	r3, [r7, #24]
 8011f50:	1c5a      	adds	r2, r3, #1
 8011f52:	61ba      	str	r2, [r7, #24]
 8011f54:	68fa      	ldr	r2, [r7, #12]
 8011f56:	8992      	ldrh	r2, [r2, #12]
 8011f58:	fbb3 f0f2 	udiv	r0, r3, r2
 8011f5c:	fb02 f200 	mul.w	r2, r2, r0
 8011f60:	1a9b      	subs	r3, r3, r2
 8011f62:	440b      	add	r3, r1
 8011f64:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8011f66:	68bb      	ldr	r3, [r7, #8]
 8011f68:	f003 0301 	and.w	r3, r3, #1
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d00d      	beq.n	8011f8c <put_fat+0xb2>
 8011f70:	697b      	ldr	r3, [r7, #20]
 8011f72:	781b      	ldrb	r3, [r3, #0]
 8011f74:	b25b      	sxtb	r3, r3
 8011f76:	f003 030f 	and.w	r3, r3, #15
 8011f7a:	b25a      	sxtb	r2, r3
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	b2db      	uxtb	r3, r3
 8011f80:	011b      	lsls	r3, r3, #4
 8011f82:	b25b      	sxtb	r3, r3
 8011f84:	4313      	orrs	r3, r2
 8011f86:	b25b      	sxtb	r3, r3
 8011f88:	b2db      	uxtb	r3, r3
 8011f8a:	e001      	b.n	8011f90 <put_fat+0xb6>
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	b2db      	uxtb	r3, r3
 8011f90:	697a      	ldr	r2, [r7, #20]
 8011f92:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011f94:	68fb      	ldr	r3, [r7, #12]
 8011f96:	2201      	movs	r2, #1
 8011f98:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011f9a:	68fb      	ldr	r3, [r7, #12]
 8011f9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	899b      	ldrh	r3, [r3, #12]
 8011fa2:	4619      	mov	r1, r3
 8011fa4:	69bb      	ldr	r3, [r7, #24]
 8011fa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8011faa:	4413      	add	r3, r2
 8011fac:	4619      	mov	r1, r3
 8011fae:	68f8      	ldr	r0, [r7, #12]
 8011fb0:	f7ff fe06 	bl	8011bc0 <move_window>
 8011fb4:	4603      	mov	r3, r0
 8011fb6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011fb8:	7ffb      	ldrb	r3, [r7, #31]
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	f040 809a 	bne.w	80120f4 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8011fc0:	68fb      	ldr	r3, [r7, #12]
 8011fc2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011fc6:	68fb      	ldr	r3, [r7, #12]
 8011fc8:	899b      	ldrh	r3, [r3, #12]
 8011fca:	461a      	mov	r2, r3
 8011fcc:	69bb      	ldr	r3, [r7, #24]
 8011fce:	fbb3 f0f2 	udiv	r0, r3, r2
 8011fd2:	fb02 f200 	mul.w	r2, r2, r0
 8011fd6:	1a9b      	subs	r3, r3, r2
 8011fd8:	440b      	add	r3, r1
 8011fda:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8011fdc:	68bb      	ldr	r3, [r7, #8]
 8011fde:	f003 0301 	and.w	r3, r3, #1
 8011fe2:	2b00      	cmp	r3, #0
 8011fe4:	d003      	beq.n	8011fee <put_fat+0x114>
 8011fe6:	687b      	ldr	r3, [r7, #4]
 8011fe8:	091b      	lsrs	r3, r3, #4
 8011fea:	b2db      	uxtb	r3, r3
 8011fec:	e00e      	b.n	801200c <put_fat+0x132>
 8011fee:	697b      	ldr	r3, [r7, #20]
 8011ff0:	781b      	ldrb	r3, [r3, #0]
 8011ff2:	b25b      	sxtb	r3, r3
 8011ff4:	f023 030f 	bic.w	r3, r3, #15
 8011ff8:	b25a      	sxtb	r2, r3
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	0a1b      	lsrs	r3, r3, #8
 8011ffe:	b25b      	sxtb	r3, r3
 8012000:	f003 030f 	and.w	r3, r3, #15
 8012004:	b25b      	sxtb	r3, r3
 8012006:	4313      	orrs	r3, r2
 8012008:	b25b      	sxtb	r3, r3
 801200a:	b2db      	uxtb	r3, r3
 801200c:	697a      	ldr	r2, [r7, #20]
 801200e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012010:	68fb      	ldr	r3, [r7, #12]
 8012012:	2201      	movs	r2, #1
 8012014:	70da      	strb	r2, [r3, #3]
			break;
 8012016:	e072      	b.n	80120fe <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801201c:	68fb      	ldr	r3, [r7, #12]
 801201e:	899b      	ldrh	r3, [r3, #12]
 8012020:	085b      	lsrs	r3, r3, #1
 8012022:	b29b      	uxth	r3, r3
 8012024:	4619      	mov	r1, r3
 8012026:	68bb      	ldr	r3, [r7, #8]
 8012028:	fbb3 f3f1 	udiv	r3, r3, r1
 801202c:	4413      	add	r3, r2
 801202e:	4619      	mov	r1, r3
 8012030:	68f8      	ldr	r0, [r7, #12]
 8012032:	f7ff fdc5 	bl	8011bc0 <move_window>
 8012036:	4603      	mov	r3, r0
 8012038:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801203a:	7ffb      	ldrb	r3, [r7, #31]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d15b      	bne.n	80120f8 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8012040:	68fb      	ldr	r3, [r7, #12]
 8012042:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012046:	68bb      	ldr	r3, [r7, #8]
 8012048:	005b      	lsls	r3, r3, #1
 801204a:	68fa      	ldr	r2, [r7, #12]
 801204c:	8992      	ldrh	r2, [r2, #12]
 801204e:	fbb3 f0f2 	udiv	r0, r3, r2
 8012052:	fb02 f200 	mul.w	r2, r2, r0
 8012056:	1a9b      	subs	r3, r3, r2
 8012058:	440b      	add	r3, r1
 801205a:	687a      	ldr	r2, [r7, #4]
 801205c:	b292      	uxth	r2, r2
 801205e:	4611      	mov	r1, r2
 8012060:	4618      	mov	r0, r3
 8012062:	f7ff fb38 	bl	80116d6 <st_word>
			fs->wflag = 1;
 8012066:	68fb      	ldr	r3, [r7, #12]
 8012068:	2201      	movs	r2, #1
 801206a:	70da      	strb	r2, [r3, #3]
			break;
 801206c:	e047      	b.n	80120fe <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801206e:	68fb      	ldr	r3, [r7, #12]
 8012070:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	899b      	ldrh	r3, [r3, #12]
 8012076:	089b      	lsrs	r3, r3, #2
 8012078:	b29b      	uxth	r3, r3
 801207a:	4619      	mov	r1, r3
 801207c:	68bb      	ldr	r3, [r7, #8]
 801207e:	fbb3 f3f1 	udiv	r3, r3, r1
 8012082:	4413      	add	r3, r2
 8012084:	4619      	mov	r1, r3
 8012086:	68f8      	ldr	r0, [r7, #12]
 8012088:	f7ff fd9a 	bl	8011bc0 <move_window>
 801208c:	4603      	mov	r3, r0
 801208e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012090:	7ffb      	ldrb	r3, [r7, #31]
 8012092:	2b00      	cmp	r3, #0
 8012094:	d132      	bne.n	80120fc <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801209c:	68fb      	ldr	r3, [r7, #12]
 801209e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80120a2:	68bb      	ldr	r3, [r7, #8]
 80120a4:	009b      	lsls	r3, r3, #2
 80120a6:	68fa      	ldr	r2, [r7, #12]
 80120a8:	8992      	ldrh	r2, [r2, #12]
 80120aa:	fbb3 f0f2 	udiv	r0, r3, r2
 80120ae:	fb02 f200 	mul.w	r2, r2, r0
 80120b2:	1a9b      	subs	r3, r3, r2
 80120b4:	440b      	add	r3, r1
 80120b6:	4618      	mov	r0, r3
 80120b8:	f7ff faea 	bl	8011690 <ld_dword>
 80120bc:	4603      	mov	r3, r0
 80120be:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80120c2:	4323      	orrs	r3, r4
 80120c4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80120cc:	68bb      	ldr	r3, [r7, #8]
 80120ce:	009b      	lsls	r3, r3, #2
 80120d0:	68fa      	ldr	r2, [r7, #12]
 80120d2:	8992      	ldrh	r2, [r2, #12]
 80120d4:	fbb3 f0f2 	udiv	r0, r3, r2
 80120d8:	fb02 f200 	mul.w	r2, r2, r0
 80120dc:	1a9b      	subs	r3, r3, r2
 80120de:	440b      	add	r3, r1
 80120e0:	6879      	ldr	r1, [r7, #4]
 80120e2:	4618      	mov	r0, r3
 80120e4:	f7ff fb12 	bl	801170c <st_dword>
			fs->wflag = 1;
 80120e8:	68fb      	ldr	r3, [r7, #12]
 80120ea:	2201      	movs	r2, #1
 80120ec:	70da      	strb	r2, [r3, #3]
			break;
 80120ee:	e006      	b.n	80120fe <put_fat+0x224>
			if (res != FR_OK) break;
 80120f0:	bf00      	nop
 80120f2:	e004      	b.n	80120fe <put_fat+0x224>
			if (res != FR_OK) break;
 80120f4:	bf00      	nop
 80120f6:	e002      	b.n	80120fe <put_fat+0x224>
			if (res != FR_OK) break;
 80120f8:	bf00      	nop
 80120fa:	e000      	b.n	80120fe <put_fat+0x224>
			if (res != FR_OK) break;
 80120fc:	bf00      	nop
		}
	}
	return res;
 80120fe:	7ffb      	ldrb	r3, [r7, #31]
}
 8012100:	4618      	mov	r0, r3
 8012102:	3724      	adds	r7, #36	; 0x24
 8012104:	46bd      	mov	sp, r7
 8012106:	bd90      	pop	{r4, r7, pc}

08012108 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8012108:	b580      	push	{r7, lr}
 801210a:	b088      	sub	sp, #32
 801210c:	af00      	add	r7, sp, #0
 801210e:	60f8      	str	r0, [r7, #12]
 8012110:	60b9      	str	r1, [r7, #8]
 8012112:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8012114:	2300      	movs	r3, #0
 8012116:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8012118:	68fb      	ldr	r3, [r7, #12]
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801211e:	68bb      	ldr	r3, [r7, #8]
 8012120:	2b01      	cmp	r3, #1
 8012122:	d904      	bls.n	801212e <remove_chain+0x26>
 8012124:	69bb      	ldr	r3, [r7, #24]
 8012126:	69db      	ldr	r3, [r3, #28]
 8012128:	68ba      	ldr	r2, [r7, #8]
 801212a:	429a      	cmp	r2, r3
 801212c:	d301      	bcc.n	8012132 <remove_chain+0x2a>
 801212e:	2302      	movs	r3, #2
 8012130:	e04b      	b.n	80121ca <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	2b00      	cmp	r3, #0
 8012136:	d00c      	beq.n	8012152 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8012138:	f04f 32ff 	mov.w	r2, #4294967295
 801213c:	6879      	ldr	r1, [r7, #4]
 801213e:	69b8      	ldr	r0, [r7, #24]
 8012140:	f7ff fecb 	bl	8011eda <put_fat>
 8012144:	4603      	mov	r3, r0
 8012146:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8012148:	7ffb      	ldrb	r3, [r7, #31]
 801214a:	2b00      	cmp	r3, #0
 801214c:	d001      	beq.n	8012152 <remove_chain+0x4a>
 801214e:	7ffb      	ldrb	r3, [r7, #31]
 8012150:	e03b      	b.n	80121ca <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8012152:	68b9      	ldr	r1, [r7, #8]
 8012154:	68f8      	ldr	r0, [r7, #12]
 8012156:	f7ff fdf0 	bl	8011d3a <get_fat>
 801215a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801215c:	697b      	ldr	r3, [r7, #20]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d031      	beq.n	80121c6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8012162:	697b      	ldr	r3, [r7, #20]
 8012164:	2b01      	cmp	r3, #1
 8012166:	d101      	bne.n	801216c <remove_chain+0x64>
 8012168:	2302      	movs	r3, #2
 801216a:	e02e      	b.n	80121ca <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801216c:	697b      	ldr	r3, [r7, #20]
 801216e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012172:	d101      	bne.n	8012178 <remove_chain+0x70>
 8012174:	2301      	movs	r3, #1
 8012176:	e028      	b.n	80121ca <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8012178:	2200      	movs	r2, #0
 801217a:	68b9      	ldr	r1, [r7, #8]
 801217c:	69b8      	ldr	r0, [r7, #24]
 801217e:	f7ff feac 	bl	8011eda <put_fat>
 8012182:	4603      	mov	r3, r0
 8012184:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8012186:	7ffb      	ldrb	r3, [r7, #31]
 8012188:	2b00      	cmp	r3, #0
 801218a:	d001      	beq.n	8012190 <remove_chain+0x88>
 801218c:	7ffb      	ldrb	r3, [r7, #31]
 801218e:	e01c      	b.n	80121ca <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8012190:	69bb      	ldr	r3, [r7, #24]
 8012192:	695a      	ldr	r2, [r3, #20]
 8012194:	69bb      	ldr	r3, [r7, #24]
 8012196:	69db      	ldr	r3, [r3, #28]
 8012198:	3b02      	subs	r3, #2
 801219a:	429a      	cmp	r2, r3
 801219c:	d20b      	bcs.n	80121b6 <remove_chain+0xae>
			fs->free_clst++;
 801219e:	69bb      	ldr	r3, [r7, #24]
 80121a0:	695b      	ldr	r3, [r3, #20]
 80121a2:	1c5a      	adds	r2, r3, #1
 80121a4:	69bb      	ldr	r3, [r7, #24]
 80121a6:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80121a8:	69bb      	ldr	r3, [r7, #24]
 80121aa:	791b      	ldrb	r3, [r3, #4]
 80121ac:	f043 0301 	orr.w	r3, r3, #1
 80121b0:	b2da      	uxtb	r2, r3
 80121b2:	69bb      	ldr	r3, [r7, #24]
 80121b4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80121b6:	697b      	ldr	r3, [r7, #20]
 80121b8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80121ba:	69bb      	ldr	r3, [r7, #24]
 80121bc:	69db      	ldr	r3, [r3, #28]
 80121be:	68ba      	ldr	r2, [r7, #8]
 80121c0:	429a      	cmp	r2, r3
 80121c2:	d3c6      	bcc.n	8012152 <remove_chain+0x4a>
 80121c4:	e000      	b.n	80121c8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80121c6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80121c8:	2300      	movs	r3, #0
}
 80121ca:	4618      	mov	r0, r3
 80121cc:	3720      	adds	r7, #32
 80121ce:	46bd      	mov	sp, r7
 80121d0:	bd80      	pop	{r7, pc}

080121d2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80121d2:	b580      	push	{r7, lr}
 80121d4:	b088      	sub	sp, #32
 80121d6:	af00      	add	r7, sp, #0
 80121d8:	6078      	str	r0, [r7, #4]
 80121da:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	681b      	ldr	r3, [r3, #0]
 80121e0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80121e2:	683b      	ldr	r3, [r7, #0]
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d10d      	bne.n	8012204 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80121e8:	693b      	ldr	r3, [r7, #16]
 80121ea:	691b      	ldr	r3, [r3, #16]
 80121ec:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80121ee:	69bb      	ldr	r3, [r7, #24]
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d004      	beq.n	80121fe <create_chain+0x2c>
 80121f4:	693b      	ldr	r3, [r7, #16]
 80121f6:	69db      	ldr	r3, [r3, #28]
 80121f8:	69ba      	ldr	r2, [r7, #24]
 80121fa:	429a      	cmp	r2, r3
 80121fc:	d31b      	bcc.n	8012236 <create_chain+0x64>
 80121fe:	2301      	movs	r3, #1
 8012200:	61bb      	str	r3, [r7, #24]
 8012202:	e018      	b.n	8012236 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8012204:	6839      	ldr	r1, [r7, #0]
 8012206:	6878      	ldr	r0, [r7, #4]
 8012208:	f7ff fd97 	bl	8011d3a <get_fat>
 801220c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 801220e:	68fb      	ldr	r3, [r7, #12]
 8012210:	2b01      	cmp	r3, #1
 8012212:	d801      	bhi.n	8012218 <create_chain+0x46>
 8012214:	2301      	movs	r3, #1
 8012216:	e070      	b.n	80122fa <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801221e:	d101      	bne.n	8012224 <create_chain+0x52>
 8012220:	68fb      	ldr	r3, [r7, #12]
 8012222:	e06a      	b.n	80122fa <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8012224:	693b      	ldr	r3, [r7, #16]
 8012226:	69db      	ldr	r3, [r3, #28]
 8012228:	68fa      	ldr	r2, [r7, #12]
 801222a:	429a      	cmp	r2, r3
 801222c:	d201      	bcs.n	8012232 <create_chain+0x60>
 801222e:	68fb      	ldr	r3, [r7, #12]
 8012230:	e063      	b.n	80122fa <create_chain+0x128>
		scl = clst;
 8012232:	683b      	ldr	r3, [r7, #0]
 8012234:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8012236:	69bb      	ldr	r3, [r7, #24]
 8012238:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 801223a:	69fb      	ldr	r3, [r7, #28]
 801223c:	3301      	adds	r3, #1
 801223e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8012240:	693b      	ldr	r3, [r7, #16]
 8012242:	69db      	ldr	r3, [r3, #28]
 8012244:	69fa      	ldr	r2, [r7, #28]
 8012246:	429a      	cmp	r2, r3
 8012248:	d307      	bcc.n	801225a <create_chain+0x88>
				ncl = 2;
 801224a:	2302      	movs	r3, #2
 801224c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801224e:	69fa      	ldr	r2, [r7, #28]
 8012250:	69bb      	ldr	r3, [r7, #24]
 8012252:	429a      	cmp	r2, r3
 8012254:	d901      	bls.n	801225a <create_chain+0x88>
 8012256:	2300      	movs	r3, #0
 8012258:	e04f      	b.n	80122fa <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 801225a:	69f9      	ldr	r1, [r7, #28]
 801225c:	6878      	ldr	r0, [r7, #4]
 801225e:	f7ff fd6c 	bl	8011d3a <get_fat>
 8012262:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8012264:	68fb      	ldr	r3, [r7, #12]
 8012266:	2b00      	cmp	r3, #0
 8012268:	d00e      	beq.n	8012288 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 801226a:	68fb      	ldr	r3, [r7, #12]
 801226c:	2b01      	cmp	r3, #1
 801226e:	d003      	beq.n	8012278 <create_chain+0xa6>
 8012270:	68fb      	ldr	r3, [r7, #12]
 8012272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012276:	d101      	bne.n	801227c <create_chain+0xaa>
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	e03e      	b.n	80122fa <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 801227c:	69fa      	ldr	r2, [r7, #28]
 801227e:	69bb      	ldr	r3, [r7, #24]
 8012280:	429a      	cmp	r2, r3
 8012282:	d1da      	bne.n	801223a <create_chain+0x68>
 8012284:	2300      	movs	r3, #0
 8012286:	e038      	b.n	80122fa <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8012288:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 801228a:	f04f 32ff 	mov.w	r2, #4294967295
 801228e:	69f9      	ldr	r1, [r7, #28]
 8012290:	6938      	ldr	r0, [r7, #16]
 8012292:	f7ff fe22 	bl	8011eda <put_fat>
 8012296:	4603      	mov	r3, r0
 8012298:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801229a:	7dfb      	ldrb	r3, [r7, #23]
 801229c:	2b00      	cmp	r3, #0
 801229e:	d109      	bne.n	80122b4 <create_chain+0xe2>
 80122a0:	683b      	ldr	r3, [r7, #0]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d006      	beq.n	80122b4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80122a6:	69fa      	ldr	r2, [r7, #28]
 80122a8:	6839      	ldr	r1, [r7, #0]
 80122aa:	6938      	ldr	r0, [r7, #16]
 80122ac:	f7ff fe15 	bl	8011eda <put_fat>
 80122b0:	4603      	mov	r3, r0
 80122b2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80122b4:	7dfb      	ldrb	r3, [r7, #23]
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d116      	bne.n	80122e8 <create_chain+0x116>
		fs->last_clst = ncl;
 80122ba:	693b      	ldr	r3, [r7, #16]
 80122bc:	69fa      	ldr	r2, [r7, #28]
 80122be:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80122c0:	693b      	ldr	r3, [r7, #16]
 80122c2:	695a      	ldr	r2, [r3, #20]
 80122c4:	693b      	ldr	r3, [r7, #16]
 80122c6:	69db      	ldr	r3, [r3, #28]
 80122c8:	3b02      	subs	r3, #2
 80122ca:	429a      	cmp	r2, r3
 80122cc:	d804      	bhi.n	80122d8 <create_chain+0x106>
 80122ce:	693b      	ldr	r3, [r7, #16]
 80122d0:	695b      	ldr	r3, [r3, #20]
 80122d2:	1e5a      	subs	r2, r3, #1
 80122d4:	693b      	ldr	r3, [r7, #16]
 80122d6:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80122d8:	693b      	ldr	r3, [r7, #16]
 80122da:	791b      	ldrb	r3, [r3, #4]
 80122dc:	f043 0301 	orr.w	r3, r3, #1
 80122e0:	b2da      	uxtb	r2, r3
 80122e2:	693b      	ldr	r3, [r7, #16]
 80122e4:	711a      	strb	r2, [r3, #4]
 80122e6:	e007      	b.n	80122f8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80122e8:	7dfb      	ldrb	r3, [r7, #23]
 80122ea:	2b01      	cmp	r3, #1
 80122ec:	d102      	bne.n	80122f4 <create_chain+0x122>
 80122ee:	f04f 33ff 	mov.w	r3, #4294967295
 80122f2:	e000      	b.n	80122f6 <create_chain+0x124>
 80122f4:	2301      	movs	r3, #1
 80122f6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80122f8:	69fb      	ldr	r3, [r7, #28]
}
 80122fa:	4618      	mov	r0, r3
 80122fc:	3720      	adds	r7, #32
 80122fe:	46bd      	mov	sp, r7
 8012300:	bd80      	pop	{r7, pc}

08012302 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8012302:	b480      	push	{r7}
 8012304:	b087      	sub	sp, #28
 8012306:	af00      	add	r7, sp, #0
 8012308:	6078      	str	r0, [r7, #4]
 801230a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012316:	3304      	adds	r3, #4
 8012318:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801231a:	68fb      	ldr	r3, [r7, #12]
 801231c:	899b      	ldrh	r3, [r3, #12]
 801231e:	461a      	mov	r2, r3
 8012320:	683b      	ldr	r3, [r7, #0]
 8012322:	fbb3 f3f2 	udiv	r3, r3, r2
 8012326:	68fa      	ldr	r2, [r7, #12]
 8012328:	8952      	ldrh	r2, [r2, #10]
 801232a:	fbb3 f3f2 	udiv	r3, r3, r2
 801232e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8012330:	693b      	ldr	r3, [r7, #16]
 8012332:	1d1a      	adds	r2, r3, #4
 8012334:	613a      	str	r2, [r7, #16]
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 801233a:	68bb      	ldr	r3, [r7, #8]
 801233c:	2b00      	cmp	r3, #0
 801233e:	d101      	bne.n	8012344 <clmt_clust+0x42>
 8012340:	2300      	movs	r3, #0
 8012342:	e010      	b.n	8012366 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8012344:	697a      	ldr	r2, [r7, #20]
 8012346:	68bb      	ldr	r3, [r7, #8]
 8012348:	429a      	cmp	r2, r3
 801234a:	d307      	bcc.n	801235c <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 801234c:	697a      	ldr	r2, [r7, #20]
 801234e:	68bb      	ldr	r3, [r7, #8]
 8012350:	1ad3      	subs	r3, r2, r3
 8012352:	617b      	str	r3, [r7, #20]
 8012354:	693b      	ldr	r3, [r7, #16]
 8012356:	3304      	adds	r3, #4
 8012358:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801235a:	e7e9      	b.n	8012330 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 801235c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 801235e:	693b      	ldr	r3, [r7, #16]
 8012360:	681a      	ldr	r2, [r3, #0]
 8012362:	697b      	ldr	r3, [r7, #20]
 8012364:	4413      	add	r3, r2
}
 8012366:	4618      	mov	r0, r3
 8012368:	371c      	adds	r7, #28
 801236a:	46bd      	mov	sp, r7
 801236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012370:	4770      	bx	lr

08012372 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8012372:	b580      	push	{r7, lr}
 8012374:	b086      	sub	sp, #24
 8012376:	af00      	add	r7, sp, #0
 8012378:	6078      	str	r0, [r7, #4]
 801237a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	681b      	ldr	r3, [r3, #0]
 8012380:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8012382:	683b      	ldr	r3, [r7, #0]
 8012384:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8012388:	d204      	bcs.n	8012394 <dir_sdi+0x22>
 801238a:	683b      	ldr	r3, [r7, #0]
 801238c:	f003 031f 	and.w	r3, r3, #31
 8012390:	2b00      	cmp	r3, #0
 8012392:	d001      	beq.n	8012398 <dir_sdi+0x26>
		return FR_INT_ERR;
 8012394:	2302      	movs	r3, #2
 8012396:	e071      	b.n	801247c <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	683a      	ldr	r2, [r7, #0]
 801239c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	689b      	ldr	r3, [r3, #8]
 80123a2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80123a4:	697b      	ldr	r3, [r7, #20]
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	d106      	bne.n	80123b8 <dir_sdi+0x46>
 80123aa:	693b      	ldr	r3, [r7, #16]
 80123ac:	781b      	ldrb	r3, [r3, #0]
 80123ae:	2b02      	cmp	r3, #2
 80123b0:	d902      	bls.n	80123b8 <dir_sdi+0x46>
		clst = fs->dirbase;
 80123b2:	693b      	ldr	r3, [r7, #16]
 80123b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80123b6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80123b8:	697b      	ldr	r3, [r7, #20]
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d10c      	bne.n	80123d8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80123be:	683b      	ldr	r3, [r7, #0]
 80123c0:	095b      	lsrs	r3, r3, #5
 80123c2:	693a      	ldr	r2, [r7, #16]
 80123c4:	8912      	ldrh	r2, [r2, #8]
 80123c6:	4293      	cmp	r3, r2
 80123c8:	d301      	bcc.n	80123ce <dir_sdi+0x5c>
 80123ca:	2302      	movs	r3, #2
 80123cc:	e056      	b.n	801247c <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80123ce:	693b      	ldr	r3, [r7, #16]
 80123d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	61da      	str	r2, [r3, #28]
 80123d6:	e02d      	b.n	8012434 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80123d8:	693b      	ldr	r3, [r7, #16]
 80123da:	895b      	ldrh	r3, [r3, #10]
 80123dc:	461a      	mov	r2, r3
 80123de:	693b      	ldr	r3, [r7, #16]
 80123e0:	899b      	ldrh	r3, [r3, #12]
 80123e2:	fb03 f302 	mul.w	r3, r3, r2
 80123e6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80123e8:	e019      	b.n	801241e <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	6979      	ldr	r1, [r7, #20]
 80123ee:	4618      	mov	r0, r3
 80123f0:	f7ff fca3 	bl	8011d3a <get_fat>
 80123f4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80123f6:	697b      	ldr	r3, [r7, #20]
 80123f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123fc:	d101      	bne.n	8012402 <dir_sdi+0x90>
 80123fe:	2301      	movs	r3, #1
 8012400:	e03c      	b.n	801247c <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8012402:	697b      	ldr	r3, [r7, #20]
 8012404:	2b01      	cmp	r3, #1
 8012406:	d904      	bls.n	8012412 <dir_sdi+0xa0>
 8012408:	693b      	ldr	r3, [r7, #16]
 801240a:	69db      	ldr	r3, [r3, #28]
 801240c:	697a      	ldr	r2, [r7, #20]
 801240e:	429a      	cmp	r2, r3
 8012410:	d301      	bcc.n	8012416 <dir_sdi+0xa4>
 8012412:	2302      	movs	r3, #2
 8012414:	e032      	b.n	801247c <dir_sdi+0x10a>
			ofs -= csz;
 8012416:	683a      	ldr	r2, [r7, #0]
 8012418:	68fb      	ldr	r3, [r7, #12]
 801241a:	1ad3      	subs	r3, r2, r3
 801241c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801241e:	683a      	ldr	r2, [r7, #0]
 8012420:	68fb      	ldr	r3, [r7, #12]
 8012422:	429a      	cmp	r2, r3
 8012424:	d2e1      	bcs.n	80123ea <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8012426:	6979      	ldr	r1, [r7, #20]
 8012428:	6938      	ldr	r0, [r7, #16]
 801242a:	f7ff fc67 	bl	8011cfc <clust2sect>
 801242e:	4602      	mov	r2, r0
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	697a      	ldr	r2, [r7, #20]
 8012438:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	69db      	ldr	r3, [r3, #28]
 801243e:	2b00      	cmp	r3, #0
 8012440:	d101      	bne.n	8012446 <dir_sdi+0xd4>
 8012442:	2302      	movs	r3, #2
 8012444:	e01a      	b.n	801247c <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	69da      	ldr	r2, [r3, #28]
 801244a:	693b      	ldr	r3, [r7, #16]
 801244c:	899b      	ldrh	r3, [r3, #12]
 801244e:	4619      	mov	r1, r3
 8012450:	683b      	ldr	r3, [r7, #0]
 8012452:	fbb3 f3f1 	udiv	r3, r3, r1
 8012456:	441a      	add	r2, r3
 8012458:	687b      	ldr	r3, [r7, #4]
 801245a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801245c:	693b      	ldr	r3, [r7, #16]
 801245e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012462:	693b      	ldr	r3, [r7, #16]
 8012464:	899b      	ldrh	r3, [r3, #12]
 8012466:	461a      	mov	r2, r3
 8012468:	683b      	ldr	r3, [r7, #0]
 801246a:	fbb3 f0f2 	udiv	r0, r3, r2
 801246e:	fb02 f200 	mul.w	r2, r2, r0
 8012472:	1a9b      	subs	r3, r3, r2
 8012474:	18ca      	adds	r2, r1, r3
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801247a:	2300      	movs	r3, #0
}
 801247c:	4618      	mov	r0, r3
 801247e:	3718      	adds	r7, #24
 8012480:	46bd      	mov	sp, r7
 8012482:	bd80      	pop	{r7, pc}

08012484 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8012484:	b580      	push	{r7, lr}
 8012486:	b086      	sub	sp, #24
 8012488:	af00      	add	r7, sp, #0
 801248a:	6078      	str	r0, [r7, #4]
 801248c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	681b      	ldr	r3, [r3, #0]
 8012492:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	695b      	ldr	r3, [r3, #20]
 8012498:	3320      	adds	r3, #32
 801249a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	69db      	ldr	r3, [r3, #28]
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d003      	beq.n	80124ac <dir_next+0x28>
 80124a4:	68bb      	ldr	r3, [r7, #8]
 80124a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80124aa:	d301      	bcc.n	80124b0 <dir_next+0x2c>
 80124ac:	2304      	movs	r3, #4
 80124ae:	e0bb      	b.n	8012628 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80124b0:	68fb      	ldr	r3, [r7, #12]
 80124b2:	899b      	ldrh	r3, [r3, #12]
 80124b4:	461a      	mov	r2, r3
 80124b6:	68bb      	ldr	r3, [r7, #8]
 80124b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80124bc:	fb02 f201 	mul.w	r2, r2, r1
 80124c0:	1a9b      	subs	r3, r3, r2
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	f040 809d 	bne.w	8012602 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	69db      	ldr	r3, [r3, #28]
 80124cc:	1c5a      	adds	r2, r3, #1
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	699b      	ldr	r3, [r3, #24]
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d10b      	bne.n	80124f2 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80124da:	68bb      	ldr	r3, [r7, #8]
 80124dc:	095b      	lsrs	r3, r3, #5
 80124de:	68fa      	ldr	r2, [r7, #12]
 80124e0:	8912      	ldrh	r2, [r2, #8]
 80124e2:	4293      	cmp	r3, r2
 80124e4:	f0c0 808d 	bcc.w	8012602 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	2200      	movs	r2, #0
 80124ec:	61da      	str	r2, [r3, #28]
 80124ee:	2304      	movs	r3, #4
 80124f0:	e09a      	b.n	8012628 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80124f2:	68fb      	ldr	r3, [r7, #12]
 80124f4:	899b      	ldrh	r3, [r3, #12]
 80124f6:	461a      	mov	r2, r3
 80124f8:	68bb      	ldr	r3, [r7, #8]
 80124fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80124fe:	68fa      	ldr	r2, [r7, #12]
 8012500:	8952      	ldrh	r2, [r2, #10]
 8012502:	3a01      	subs	r2, #1
 8012504:	4013      	ands	r3, r2
 8012506:	2b00      	cmp	r3, #0
 8012508:	d17b      	bne.n	8012602 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801250a:	687a      	ldr	r2, [r7, #4]
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	699b      	ldr	r3, [r3, #24]
 8012510:	4619      	mov	r1, r3
 8012512:	4610      	mov	r0, r2
 8012514:	f7ff fc11 	bl	8011d3a <get_fat>
 8012518:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801251a:	697b      	ldr	r3, [r7, #20]
 801251c:	2b01      	cmp	r3, #1
 801251e:	d801      	bhi.n	8012524 <dir_next+0xa0>
 8012520:	2302      	movs	r3, #2
 8012522:	e081      	b.n	8012628 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8012524:	697b      	ldr	r3, [r7, #20]
 8012526:	f1b3 3fff 	cmp.w	r3, #4294967295
 801252a:	d101      	bne.n	8012530 <dir_next+0xac>
 801252c:	2301      	movs	r3, #1
 801252e:	e07b      	b.n	8012628 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	69db      	ldr	r3, [r3, #28]
 8012534:	697a      	ldr	r2, [r7, #20]
 8012536:	429a      	cmp	r2, r3
 8012538:	d359      	bcc.n	80125ee <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801253a:	683b      	ldr	r3, [r7, #0]
 801253c:	2b00      	cmp	r3, #0
 801253e:	d104      	bne.n	801254a <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	2200      	movs	r2, #0
 8012544:	61da      	str	r2, [r3, #28]
 8012546:	2304      	movs	r3, #4
 8012548:	e06e      	b.n	8012628 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801254a:	687a      	ldr	r2, [r7, #4]
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	699b      	ldr	r3, [r3, #24]
 8012550:	4619      	mov	r1, r3
 8012552:	4610      	mov	r0, r2
 8012554:	f7ff fe3d 	bl	80121d2 <create_chain>
 8012558:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801255a:	697b      	ldr	r3, [r7, #20]
 801255c:	2b00      	cmp	r3, #0
 801255e:	d101      	bne.n	8012564 <dir_next+0xe0>
 8012560:	2307      	movs	r3, #7
 8012562:	e061      	b.n	8012628 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8012564:	697b      	ldr	r3, [r7, #20]
 8012566:	2b01      	cmp	r3, #1
 8012568:	d101      	bne.n	801256e <dir_next+0xea>
 801256a:	2302      	movs	r3, #2
 801256c:	e05c      	b.n	8012628 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801256e:	697b      	ldr	r3, [r7, #20]
 8012570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012574:	d101      	bne.n	801257a <dir_next+0xf6>
 8012576:	2301      	movs	r3, #1
 8012578:	e056      	b.n	8012628 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 801257a:	68f8      	ldr	r0, [r7, #12]
 801257c:	f7ff fadc 	bl	8011b38 <sync_window>
 8012580:	4603      	mov	r3, r0
 8012582:	2b00      	cmp	r3, #0
 8012584:	d001      	beq.n	801258a <dir_next+0x106>
 8012586:	2301      	movs	r3, #1
 8012588:	e04e      	b.n	8012628 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801258a:	68fb      	ldr	r3, [r7, #12]
 801258c:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8012590:	68fb      	ldr	r3, [r7, #12]
 8012592:	899b      	ldrh	r3, [r3, #12]
 8012594:	461a      	mov	r2, r3
 8012596:	2100      	movs	r1, #0
 8012598:	f7ff f905 	bl	80117a6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801259c:	2300      	movs	r3, #0
 801259e:	613b      	str	r3, [r7, #16]
 80125a0:	6979      	ldr	r1, [r7, #20]
 80125a2:	68f8      	ldr	r0, [r7, #12]
 80125a4:	f7ff fbaa 	bl	8011cfc <clust2sect>
 80125a8:	4602      	mov	r2, r0
 80125aa:	68fb      	ldr	r3, [r7, #12]
 80125ac:	635a      	str	r2, [r3, #52]	; 0x34
 80125ae:	e012      	b.n	80125d6 <dir_next+0x152>
						fs->wflag = 1;
 80125b0:	68fb      	ldr	r3, [r7, #12]
 80125b2:	2201      	movs	r2, #1
 80125b4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80125b6:	68f8      	ldr	r0, [r7, #12]
 80125b8:	f7ff fabe 	bl	8011b38 <sync_window>
 80125bc:	4603      	mov	r3, r0
 80125be:	2b00      	cmp	r3, #0
 80125c0:	d001      	beq.n	80125c6 <dir_next+0x142>
 80125c2:	2301      	movs	r3, #1
 80125c4:	e030      	b.n	8012628 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80125c6:	693b      	ldr	r3, [r7, #16]
 80125c8:	3301      	adds	r3, #1
 80125ca:	613b      	str	r3, [r7, #16]
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80125d0:	1c5a      	adds	r2, r3, #1
 80125d2:	68fb      	ldr	r3, [r7, #12]
 80125d4:	635a      	str	r2, [r3, #52]	; 0x34
 80125d6:	68fb      	ldr	r3, [r7, #12]
 80125d8:	895b      	ldrh	r3, [r3, #10]
 80125da:	461a      	mov	r2, r3
 80125dc:	693b      	ldr	r3, [r7, #16]
 80125de:	4293      	cmp	r3, r2
 80125e0:	d3e6      	bcc.n	80125b0 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80125e2:	68fb      	ldr	r3, [r7, #12]
 80125e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80125e6:	693b      	ldr	r3, [r7, #16]
 80125e8:	1ad2      	subs	r2, r2, r3
 80125ea:	68fb      	ldr	r3, [r7, #12]
 80125ec:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	697a      	ldr	r2, [r7, #20]
 80125f2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80125f4:	6979      	ldr	r1, [r7, #20]
 80125f6:	68f8      	ldr	r0, [r7, #12]
 80125f8:	f7ff fb80 	bl	8011cfc <clust2sect>
 80125fc:	4602      	mov	r2, r0
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	68ba      	ldr	r2, [r7, #8]
 8012606:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801260e:	68fb      	ldr	r3, [r7, #12]
 8012610:	899b      	ldrh	r3, [r3, #12]
 8012612:	461a      	mov	r2, r3
 8012614:	68bb      	ldr	r3, [r7, #8]
 8012616:	fbb3 f0f2 	udiv	r0, r3, r2
 801261a:	fb02 f200 	mul.w	r2, r2, r0
 801261e:	1a9b      	subs	r3, r3, r2
 8012620:	18ca      	adds	r2, r1, r3
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8012626:	2300      	movs	r3, #0
}
 8012628:	4618      	mov	r0, r3
 801262a:	3718      	adds	r7, #24
 801262c:	46bd      	mov	sp, r7
 801262e:	bd80      	pop	{r7, pc}

08012630 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8012630:	b580      	push	{r7, lr}
 8012632:	b086      	sub	sp, #24
 8012634:	af00      	add	r7, sp, #0
 8012636:	6078      	str	r0, [r7, #4]
 8012638:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	681b      	ldr	r3, [r3, #0]
 801263e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8012640:	2100      	movs	r1, #0
 8012642:	6878      	ldr	r0, [r7, #4]
 8012644:	f7ff fe95 	bl	8012372 <dir_sdi>
 8012648:	4603      	mov	r3, r0
 801264a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801264c:	7dfb      	ldrb	r3, [r7, #23]
 801264e:	2b00      	cmp	r3, #0
 8012650:	d12b      	bne.n	80126aa <dir_alloc+0x7a>
		n = 0;
 8012652:	2300      	movs	r3, #0
 8012654:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	69db      	ldr	r3, [r3, #28]
 801265a:	4619      	mov	r1, r3
 801265c:	68f8      	ldr	r0, [r7, #12]
 801265e:	f7ff faaf 	bl	8011bc0 <move_window>
 8012662:	4603      	mov	r3, r0
 8012664:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8012666:	7dfb      	ldrb	r3, [r7, #23]
 8012668:	2b00      	cmp	r3, #0
 801266a:	d11d      	bne.n	80126a8 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	6a1b      	ldr	r3, [r3, #32]
 8012670:	781b      	ldrb	r3, [r3, #0]
 8012672:	2be5      	cmp	r3, #229	; 0xe5
 8012674:	d004      	beq.n	8012680 <dir_alloc+0x50>
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	6a1b      	ldr	r3, [r3, #32]
 801267a:	781b      	ldrb	r3, [r3, #0]
 801267c:	2b00      	cmp	r3, #0
 801267e:	d107      	bne.n	8012690 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8012680:	693b      	ldr	r3, [r7, #16]
 8012682:	3301      	adds	r3, #1
 8012684:	613b      	str	r3, [r7, #16]
 8012686:	693a      	ldr	r2, [r7, #16]
 8012688:	683b      	ldr	r3, [r7, #0]
 801268a:	429a      	cmp	r2, r3
 801268c:	d102      	bne.n	8012694 <dir_alloc+0x64>
 801268e:	e00c      	b.n	80126aa <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8012690:	2300      	movs	r3, #0
 8012692:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8012694:	2101      	movs	r1, #1
 8012696:	6878      	ldr	r0, [r7, #4]
 8012698:	f7ff fef4 	bl	8012484 <dir_next>
 801269c:	4603      	mov	r3, r0
 801269e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80126a0:	7dfb      	ldrb	r3, [r7, #23]
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d0d7      	beq.n	8012656 <dir_alloc+0x26>
 80126a6:	e000      	b.n	80126aa <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80126a8:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80126aa:	7dfb      	ldrb	r3, [r7, #23]
 80126ac:	2b04      	cmp	r3, #4
 80126ae:	d101      	bne.n	80126b4 <dir_alloc+0x84>
 80126b0:	2307      	movs	r3, #7
 80126b2:	75fb      	strb	r3, [r7, #23]
	return res;
 80126b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80126b6:	4618      	mov	r0, r3
 80126b8:	3718      	adds	r7, #24
 80126ba:	46bd      	mov	sp, r7
 80126bc:	bd80      	pop	{r7, pc}

080126be <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80126be:	b580      	push	{r7, lr}
 80126c0:	b084      	sub	sp, #16
 80126c2:	af00      	add	r7, sp, #0
 80126c4:	6078      	str	r0, [r7, #4]
 80126c6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80126c8:	683b      	ldr	r3, [r7, #0]
 80126ca:	331a      	adds	r3, #26
 80126cc:	4618      	mov	r0, r3
 80126ce:	f7fe ffc7 	bl	8011660 <ld_word>
 80126d2:	4603      	mov	r3, r0
 80126d4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	781b      	ldrb	r3, [r3, #0]
 80126da:	2b03      	cmp	r3, #3
 80126dc:	d109      	bne.n	80126f2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80126de:	683b      	ldr	r3, [r7, #0]
 80126e0:	3314      	adds	r3, #20
 80126e2:	4618      	mov	r0, r3
 80126e4:	f7fe ffbc 	bl	8011660 <ld_word>
 80126e8:	4603      	mov	r3, r0
 80126ea:	041b      	lsls	r3, r3, #16
 80126ec:	68fa      	ldr	r2, [r7, #12]
 80126ee:	4313      	orrs	r3, r2
 80126f0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80126f2:	68fb      	ldr	r3, [r7, #12]
}
 80126f4:	4618      	mov	r0, r3
 80126f6:	3710      	adds	r7, #16
 80126f8:	46bd      	mov	sp, r7
 80126fa:	bd80      	pop	{r7, pc}

080126fc <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80126fc:	b580      	push	{r7, lr}
 80126fe:	b084      	sub	sp, #16
 8012700:	af00      	add	r7, sp, #0
 8012702:	60f8      	str	r0, [r7, #12]
 8012704:	60b9      	str	r1, [r7, #8]
 8012706:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8012708:	68bb      	ldr	r3, [r7, #8]
 801270a:	331a      	adds	r3, #26
 801270c:	687a      	ldr	r2, [r7, #4]
 801270e:	b292      	uxth	r2, r2
 8012710:	4611      	mov	r1, r2
 8012712:	4618      	mov	r0, r3
 8012714:	f7fe ffdf 	bl	80116d6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8012718:	68fb      	ldr	r3, [r7, #12]
 801271a:	781b      	ldrb	r3, [r3, #0]
 801271c:	2b03      	cmp	r3, #3
 801271e:	d109      	bne.n	8012734 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8012720:	68bb      	ldr	r3, [r7, #8]
 8012722:	f103 0214 	add.w	r2, r3, #20
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	0c1b      	lsrs	r3, r3, #16
 801272a:	b29b      	uxth	r3, r3
 801272c:	4619      	mov	r1, r3
 801272e:	4610      	mov	r0, r2
 8012730:	f7fe ffd1 	bl	80116d6 <st_word>
	}
}
 8012734:	bf00      	nop
 8012736:	3710      	adds	r7, #16
 8012738:	46bd      	mov	sp, r7
 801273a:	bd80      	pop	{r7, pc}

0801273c <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 801273c:	b580      	push	{r7, lr}
 801273e:	b086      	sub	sp, #24
 8012740:	af00      	add	r7, sp, #0
 8012742:	6078      	str	r0, [r7, #4]
 8012744:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8012746:	2304      	movs	r3, #4
 8012748:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8012750:	e03c      	b.n	80127cc <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	69db      	ldr	r3, [r3, #28]
 8012756:	4619      	mov	r1, r3
 8012758:	6938      	ldr	r0, [r7, #16]
 801275a:	f7ff fa31 	bl	8011bc0 <move_window>
 801275e:	4603      	mov	r3, r0
 8012760:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8012762:	7dfb      	ldrb	r3, [r7, #23]
 8012764:	2b00      	cmp	r3, #0
 8012766:	d136      	bne.n	80127d6 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	6a1b      	ldr	r3, [r3, #32]
 801276c:	781b      	ldrb	r3, [r3, #0]
 801276e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8012770:	7bfb      	ldrb	r3, [r7, #15]
 8012772:	2b00      	cmp	r3, #0
 8012774:	d102      	bne.n	801277c <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8012776:	2304      	movs	r3, #4
 8012778:	75fb      	strb	r3, [r7, #23]
 801277a:	e031      	b.n	80127e0 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	6a1b      	ldr	r3, [r3, #32]
 8012780:	330b      	adds	r3, #11
 8012782:	781b      	ldrb	r3, [r3, #0]
 8012784:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012788:	73bb      	strb	r3, [r7, #14]
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	7bba      	ldrb	r2, [r7, #14]
 801278e:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8012790:	7bfb      	ldrb	r3, [r7, #15]
 8012792:	2be5      	cmp	r3, #229	; 0xe5
 8012794:	d011      	beq.n	80127ba <dir_read+0x7e>
 8012796:	7bfb      	ldrb	r3, [r7, #15]
 8012798:	2b2e      	cmp	r3, #46	; 0x2e
 801279a:	d00e      	beq.n	80127ba <dir_read+0x7e>
 801279c:	7bbb      	ldrb	r3, [r7, #14]
 801279e:	2b0f      	cmp	r3, #15
 80127a0:	d00b      	beq.n	80127ba <dir_read+0x7e>
 80127a2:	7bbb      	ldrb	r3, [r7, #14]
 80127a4:	f023 0320 	bic.w	r3, r3, #32
 80127a8:	2b08      	cmp	r3, #8
 80127aa:	bf0c      	ite	eq
 80127ac:	2301      	moveq	r3, #1
 80127ae:	2300      	movne	r3, #0
 80127b0:	b2db      	uxtb	r3, r3
 80127b2:	461a      	mov	r2, r3
 80127b4:	683b      	ldr	r3, [r7, #0]
 80127b6:	4293      	cmp	r3, r2
 80127b8:	d00f      	beq.n	80127da <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 80127ba:	2100      	movs	r1, #0
 80127bc:	6878      	ldr	r0, [r7, #4]
 80127be:	f7ff fe61 	bl	8012484 <dir_next>
 80127c2:	4603      	mov	r3, r0
 80127c4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80127c6:	7dfb      	ldrb	r3, [r7, #23]
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	d108      	bne.n	80127de <dir_read+0xa2>
	while (dp->sect) {
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	69db      	ldr	r3, [r3, #28]
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d1be      	bne.n	8012752 <dir_read+0x16>
 80127d4:	e004      	b.n	80127e0 <dir_read+0xa4>
		if (res != FR_OK) break;
 80127d6:	bf00      	nop
 80127d8:	e002      	b.n	80127e0 <dir_read+0xa4>
				break;
 80127da:	bf00      	nop
 80127dc:	e000      	b.n	80127e0 <dir_read+0xa4>
		if (res != FR_OK) break;
 80127de:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 80127e0:	7dfb      	ldrb	r3, [r7, #23]
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d002      	beq.n	80127ec <dir_read+0xb0>
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	2200      	movs	r2, #0
 80127ea:	61da      	str	r2, [r3, #28]
	return res;
 80127ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80127ee:	4618      	mov	r0, r3
 80127f0:	3718      	adds	r7, #24
 80127f2:	46bd      	mov	sp, r7
 80127f4:	bd80      	pop	{r7, pc}

080127f6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80127f6:	b580      	push	{r7, lr}
 80127f8:	b086      	sub	sp, #24
 80127fa:	af00      	add	r7, sp, #0
 80127fc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8012804:	2100      	movs	r1, #0
 8012806:	6878      	ldr	r0, [r7, #4]
 8012808:	f7ff fdb3 	bl	8012372 <dir_sdi>
 801280c:	4603      	mov	r3, r0
 801280e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8012810:	7dfb      	ldrb	r3, [r7, #23]
 8012812:	2b00      	cmp	r3, #0
 8012814:	d001      	beq.n	801281a <dir_find+0x24>
 8012816:	7dfb      	ldrb	r3, [r7, #23]
 8012818:	e03e      	b.n	8012898 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	69db      	ldr	r3, [r3, #28]
 801281e:	4619      	mov	r1, r3
 8012820:	6938      	ldr	r0, [r7, #16]
 8012822:	f7ff f9cd 	bl	8011bc0 <move_window>
 8012826:	4603      	mov	r3, r0
 8012828:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801282a:	7dfb      	ldrb	r3, [r7, #23]
 801282c:	2b00      	cmp	r3, #0
 801282e:	d12f      	bne.n	8012890 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	6a1b      	ldr	r3, [r3, #32]
 8012834:	781b      	ldrb	r3, [r3, #0]
 8012836:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8012838:	7bfb      	ldrb	r3, [r7, #15]
 801283a:	2b00      	cmp	r3, #0
 801283c:	d102      	bne.n	8012844 <dir_find+0x4e>
 801283e:	2304      	movs	r3, #4
 8012840:	75fb      	strb	r3, [r7, #23]
 8012842:	e028      	b.n	8012896 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	6a1b      	ldr	r3, [r3, #32]
 8012848:	330b      	adds	r3, #11
 801284a:	781b      	ldrb	r3, [r3, #0]
 801284c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012850:	b2da      	uxtb	r2, r3
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	6a1b      	ldr	r3, [r3, #32]
 801285a:	330b      	adds	r3, #11
 801285c:	781b      	ldrb	r3, [r3, #0]
 801285e:	f003 0308 	and.w	r3, r3, #8
 8012862:	2b00      	cmp	r3, #0
 8012864:	d10a      	bne.n	801287c <dir_find+0x86>
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	6a18      	ldr	r0, [r3, #32]
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	3324      	adds	r3, #36	; 0x24
 801286e:	220b      	movs	r2, #11
 8012870:	4619      	mov	r1, r3
 8012872:	f7fe ffb2 	bl	80117da <mem_cmp>
 8012876:	4603      	mov	r3, r0
 8012878:	2b00      	cmp	r3, #0
 801287a:	d00b      	beq.n	8012894 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801287c:	2100      	movs	r1, #0
 801287e:	6878      	ldr	r0, [r7, #4]
 8012880:	f7ff fe00 	bl	8012484 <dir_next>
 8012884:	4603      	mov	r3, r0
 8012886:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8012888:	7dfb      	ldrb	r3, [r7, #23]
 801288a:	2b00      	cmp	r3, #0
 801288c:	d0c5      	beq.n	801281a <dir_find+0x24>
 801288e:	e002      	b.n	8012896 <dir_find+0xa0>
		if (res != FR_OK) break;
 8012890:	bf00      	nop
 8012892:	e000      	b.n	8012896 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8012894:	bf00      	nop

	return res;
 8012896:	7dfb      	ldrb	r3, [r7, #23]
}
 8012898:	4618      	mov	r0, r3
 801289a:	3718      	adds	r7, #24
 801289c:	46bd      	mov	sp, r7
 801289e:	bd80      	pop	{r7, pc}

080128a0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80128a0:	b580      	push	{r7, lr}
 80128a2:	b084      	sub	sp, #16
 80128a4:	af00      	add	r7, sp, #0
 80128a6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	681b      	ldr	r3, [r3, #0]
 80128ac:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80128ae:	2101      	movs	r1, #1
 80128b0:	6878      	ldr	r0, [r7, #4]
 80128b2:	f7ff febd 	bl	8012630 <dir_alloc>
 80128b6:	4603      	mov	r3, r0
 80128b8:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80128ba:	7bfb      	ldrb	r3, [r7, #15]
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d11c      	bne.n	80128fa <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	69db      	ldr	r3, [r3, #28]
 80128c4:	4619      	mov	r1, r3
 80128c6:	68b8      	ldr	r0, [r7, #8]
 80128c8:	f7ff f97a 	bl	8011bc0 <move_window>
 80128cc:	4603      	mov	r3, r0
 80128ce:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80128d0:	7bfb      	ldrb	r3, [r7, #15]
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d111      	bne.n	80128fa <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	6a1b      	ldr	r3, [r3, #32]
 80128da:	2220      	movs	r2, #32
 80128dc:	2100      	movs	r1, #0
 80128de:	4618      	mov	r0, r3
 80128e0:	f7fe ff61 	bl	80117a6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	6a18      	ldr	r0, [r3, #32]
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	3324      	adds	r3, #36	; 0x24
 80128ec:	220b      	movs	r2, #11
 80128ee:	4619      	mov	r1, r3
 80128f0:	f7fe ff38 	bl	8011764 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80128f4:	68bb      	ldr	r3, [r7, #8]
 80128f6:	2201      	movs	r2, #1
 80128f8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80128fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80128fc:	4618      	mov	r0, r3
 80128fe:	3710      	adds	r7, #16
 8012900:	46bd      	mov	sp, r7
 8012902:	bd80      	pop	{r7, pc}

08012904 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8012904:	b580      	push	{r7, lr}
 8012906:	b084      	sub	sp, #16
 8012908:	af00      	add	r7, sp, #0
 801290a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	681b      	ldr	r3, [r3, #0]
 8012910:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	69db      	ldr	r3, [r3, #28]
 8012916:	4619      	mov	r1, r3
 8012918:	68f8      	ldr	r0, [r7, #12]
 801291a:	f7ff f951 	bl	8011bc0 <move_window>
 801291e:	4603      	mov	r3, r0
 8012920:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8012922:	7afb      	ldrb	r3, [r7, #11]
 8012924:	2b00      	cmp	r3, #0
 8012926:	d106      	bne.n	8012936 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	6a1b      	ldr	r3, [r3, #32]
 801292c:	22e5      	movs	r2, #229	; 0xe5
 801292e:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8012930:	68fb      	ldr	r3, [r7, #12]
 8012932:	2201      	movs	r2, #1
 8012934:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8012936:	7afb      	ldrb	r3, [r7, #11]
}
 8012938:	4618      	mov	r0, r3
 801293a:	3710      	adds	r7, #16
 801293c:	46bd      	mov	sp, r7
 801293e:	bd80      	pop	{r7, pc}

08012940 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8012940:	b580      	push	{r7, lr}
 8012942:	b088      	sub	sp, #32
 8012944:	af00      	add	r7, sp, #0
 8012946:	6078      	str	r0, [r7, #4]
 8012948:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 801294a:	683b      	ldr	r3, [r7, #0]
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	60fb      	str	r3, [r7, #12]
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	3324      	adds	r3, #36	; 0x24
 8012954:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8012956:	220b      	movs	r2, #11
 8012958:	2120      	movs	r1, #32
 801295a:	68b8      	ldr	r0, [r7, #8]
 801295c:	f7fe ff23 	bl	80117a6 <mem_set>
	si = i = 0; ni = 8;
 8012960:	2300      	movs	r3, #0
 8012962:	613b      	str	r3, [r7, #16]
 8012964:	693b      	ldr	r3, [r7, #16]
 8012966:	617b      	str	r3, [r7, #20]
 8012968:	2308      	movs	r3, #8
 801296a:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 801296c:	68fa      	ldr	r2, [r7, #12]
 801296e:	697b      	ldr	r3, [r7, #20]
 8012970:	4413      	add	r3, r2
 8012972:	781b      	ldrb	r3, [r3, #0]
 8012974:	2b2e      	cmp	r3, #46	; 0x2e
 8012976:	d12f      	bne.n	80129d8 <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 8012978:	697b      	ldr	r3, [r7, #20]
 801297a:	1c5a      	adds	r2, r3, #1
 801297c:	617a      	str	r2, [r7, #20]
 801297e:	68fa      	ldr	r2, [r7, #12]
 8012980:	4413      	add	r3, r2
 8012982:	781b      	ldrb	r3, [r3, #0]
 8012984:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 8012986:	7ffb      	ldrb	r3, [r7, #31]
 8012988:	2b2e      	cmp	r3, #46	; 0x2e
 801298a:	d10a      	bne.n	80129a2 <create_name+0x62>
 801298c:	697b      	ldr	r3, [r7, #20]
 801298e:	2b02      	cmp	r3, #2
 8012990:	d807      	bhi.n	80129a2 <create_name+0x62>
			sfn[i++] = c;
 8012992:	693b      	ldr	r3, [r7, #16]
 8012994:	1c5a      	adds	r2, r3, #1
 8012996:	613a      	str	r2, [r7, #16]
 8012998:	68ba      	ldr	r2, [r7, #8]
 801299a:	4413      	add	r3, r2
 801299c:	7ffa      	ldrb	r2, [r7, #31]
 801299e:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 80129a0:	e7ea      	b.n	8012978 <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 80129a2:	7ffb      	ldrb	r3, [r7, #31]
 80129a4:	2b2f      	cmp	r3, #47	; 0x2f
 80129a6:	d007      	beq.n	80129b8 <create_name+0x78>
 80129a8:	7ffb      	ldrb	r3, [r7, #31]
 80129aa:	2b5c      	cmp	r3, #92	; 0x5c
 80129ac:	d004      	beq.n	80129b8 <create_name+0x78>
 80129ae:	7ffb      	ldrb	r3, [r7, #31]
 80129b0:	2b20      	cmp	r3, #32
 80129b2:	d901      	bls.n	80129b8 <create_name+0x78>
 80129b4:	2306      	movs	r3, #6
 80129b6:	e084      	b.n	8012ac2 <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 80129b8:	68fa      	ldr	r2, [r7, #12]
 80129ba:	697b      	ldr	r3, [r7, #20]
 80129bc:	441a      	add	r2, r3
 80129be:	683b      	ldr	r3, [r7, #0]
 80129c0:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 80129c2:	7ffb      	ldrb	r3, [r7, #31]
 80129c4:	2b20      	cmp	r3, #32
 80129c6:	d801      	bhi.n	80129cc <create_name+0x8c>
 80129c8:	2224      	movs	r2, #36	; 0x24
 80129ca:	e000      	b.n	80129ce <create_name+0x8e>
 80129cc:	2220      	movs	r2, #32
 80129ce:	68bb      	ldr	r3, [r7, #8]
 80129d0:	330b      	adds	r3, #11
 80129d2:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 80129d4:	2300      	movs	r3, #0
 80129d6:	e074      	b.n	8012ac2 <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80129d8:	697b      	ldr	r3, [r7, #20]
 80129da:	1c5a      	adds	r2, r3, #1
 80129dc:	617a      	str	r2, [r7, #20]
 80129de:	68fa      	ldr	r2, [r7, #12]
 80129e0:	4413      	add	r3, r2
 80129e2:	781b      	ldrb	r3, [r3, #0]
 80129e4:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80129e6:	7ffb      	ldrb	r3, [r7, #31]
 80129e8:	2b20      	cmp	r3, #32
 80129ea:	d94e      	bls.n	8012a8a <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80129ec:	7ffb      	ldrb	r3, [r7, #31]
 80129ee:	2b2f      	cmp	r3, #47	; 0x2f
 80129f0:	d006      	beq.n	8012a00 <create_name+0xc0>
 80129f2:	7ffb      	ldrb	r3, [r7, #31]
 80129f4:	2b5c      	cmp	r3, #92	; 0x5c
 80129f6:	d110      	bne.n	8012a1a <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80129f8:	e002      	b.n	8012a00 <create_name+0xc0>
 80129fa:	697b      	ldr	r3, [r7, #20]
 80129fc:	3301      	adds	r3, #1
 80129fe:	617b      	str	r3, [r7, #20]
 8012a00:	68fa      	ldr	r2, [r7, #12]
 8012a02:	697b      	ldr	r3, [r7, #20]
 8012a04:	4413      	add	r3, r2
 8012a06:	781b      	ldrb	r3, [r3, #0]
 8012a08:	2b2f      	cmp	r3, #47	; 0x2f
 8012a0a:	d0f6      	beq.n	80129fa <create_name+0xba>
 8012a0c:	68fa      	ldr	r2, [r7, #12]
 8012a0e:	697b      	ldr	r3, [r7, #20]
 8012a10:	4413      	add	r3, r2
 8012a12:	781b      	ldrb	r3, [r3, #0]
 8012a14:	2b5c      	cmp	r3, #92	; 0x5c
 8012a16:	d0f0      	beq.n	80129fa <create_name+0xba>
			break;
 8012a18:	e038      	b.n	8012a8c <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8012a1a:	7ffb      	ldrb	r3, [r7, #31]
 8012a1c:	2b2e      	cmp	r3, #46	; 0x2e
 8012a1e:	d003      	beq.n	8012a28 <create_name+0xe8>
 8012a20:	693a      	ldr	r2, [r7, #16]
 8012a22:	69bb      	ldr	r3, [r7, #24]
 8012a24:	429a      	cmp	r2, r3
 8012a26:	d30c      	bcc.n	8012a42 <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8012a28:	69bb      	ldr	r3, [r7, #24]
 8012a2a:	2b0b      	cmp	r3, #11
 8012a2c:	d002      	beq.n	8012a34 <create_name+0xf4>
 8012a2e:	7ffb      	ldrb	r3, [r7, #31]
 8012a30:	2b2e      	cmp	r3, #46	; 0x2e
 8012a32:	d001      	beq.n	8012a38 <create_name+0xf8>
 8012a34:	2306      	movs	r3, #6
 8012a36:	e044      	b.n	8012ac2 <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 8012a38:	2308      	movs	r3, #8
 8012a3a:	613b      	str	r3, [r7, #16]
 8012a3c:	230b      	movs	r3, #11
 8012a3e:	61bb      	str	r3, [r7, #24]
			continue;
 8012a40:	e022      	b.n	8012a88 <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 8012a42:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	da04      	bge.n	8012a54 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8012a4a:	7ffb      	ldrb	r3, [r7, #31]
 8012a4c:	3b80      	subs	r3, #128	; 0x80
 8012a4e:	4a1f      	ldr	r2, [pc, #124]	; (8012acc <create_name+0x18c>)
 8012a50:	5cd3      	ldrb	r3, [r2, r3]
 8012a52:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8012a54:	7ffb      	ldrb	r3, [r7, #31]
 8012a56:	4619      	mov	r1, r3
 8012a58:	481d      	ldr	r0, [pc, #116]	; (8012ad0 <create_name+0x190>)
 8012a5a:	f7fe fee5 	bl	8011828 <chk_chr>
 8012a5e:	4603      	mov	r3, r0
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d001      	beq.n	8012a68 <create_name+0x128>
 8012a64:	2306      	movs	r3, #6
 8012a66:	e02c      	b.n	8012ac2 <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8012a68:	7ffb      	ldrb	r3, [r7, #31]
 8012a6a:	2b60      	cmp	r3, #96	; 0x60
 8012a6c:	d905      	bls.n	8012a7a <create_name+0x13a>
 8012a6e:	7ffb      	ldrb	r3, [r7, #31]
 8012a70:	2b7a      	cmp	r3, #122	; 0x7a
 8012a72:	d802      	bhi.n	8012a7a <create_name+0x13a>
 8012a74:	7ffb      	ldrb	r3, [r7, #31]
 8012a76:	3b20      	subs	r3, #32
 8012a78:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8012a7a:	693b      	ldr	r3, [r7, #16]
 8012a7c:	1c5a      	adds	r2, r3, #1
 8012a7e:	613a      	str	r2, [r7, #16]
 8012a80:	68ba      	ldr	r2, [r7, #8]
 8012a82:	4413      	add	r3, r2
 8012a84:	7ffa      	ldrb	r2, [r7, #31]
 8012a86:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8012a88:	e7a6      	b.n	80129d8 <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8012a8a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8012a8c:	68fa      	ldr	r2, [r7, #12]
 8012a8e:	697b      	ldr	r3, [r7, #20]
 8012a90:	441a      	add	r2, r3
 8012a92:	683b      	ldr	r3, [r7, #0]
 8012a94:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8012a96:	693b      	ldr	r3, [r7, #16]
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	d101      	bne.n	8012aa0 <create_name+0x160>
 8012a9c:	2306      	movs	r3, #6
 8012a9e:	e010      	b.n	8012ac2 <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8012aa0:	68bb      	ldr	r3, [r7, #8]
 8012aa2:	781b      	ldrb	r3, [r3, #0]
 8012aa4:	2be5      	cmp	r3, #229	; 0xe5
 8012aa6:	d102      	bne.n	8012aae <create_name+0x16e>
 8012aa8:	68bb      	ldr	r3, [r7, #8]
 8012aaa:	2205      	movs	r2, #5
 8012aac:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8012aae:	7ffb      	ldrb	r3, [r7, #31]
 8012ab0:	2b20      	cmp	r3, #32
 8012ab2:	d801      	bhi.n	8012ab8 <create_name+0x178>
 8012ab4:	2204      	movs	r2, #4
 8012ab6:	e000      	b.n	8012aba <create_name+0x17a>
 8012ab8:	2200      	movs	r2, #0
 8012aba:	68bb      	ldr	r3, [r7, #8]
 8012abc:	330b      	adds	r3, #11
 8012abe:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8012ac0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	3720      	adds	r7, #32
 8012ac6:	46bd      	mov	sp, r7
 8012ac8:	bd80      	pop	{r7, pc}
 8012aca:	bf00      	nop
 8012acc:	0801a11c 	.word	0x0801a11c
 8012ad0:	0801a0cc 	.word	0x0801a0cc

08012ad4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8012ad4:	b580      	push	{r7, lr}
 8012ad6:	b086      	sub	sp, #24
 8012ad8:	af00      	add	r7, sp, #0
 8012ada:	6078      	str	r0, [r7, #4]
 8012adc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8012ae2:	693b      	ldr	r3, [r7, #16]
 8012ae4:	681b      	ldr	r3, [r3, #0]
 8012ae6:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 8012ae8:	683b      	ldr	r3, [r7, #0]
 8012aea:	781b      	ldrb	r3, [r3, #0]
 8012aec:	2b2f      	cmp	r3, #47	; 0x2f
 8012aee:	d00b      	beq.n	8012b08 <follow_path+0x34>
 8012af0:	683b      	ldr	r3, [r7, #0]
 8012af2:	781b      	ldrb	r3, [r3, #0]
 8012af4:	2b5c      	cmp	r3, #92	; 0x5c
 8012af6:	d007      	beq.n	8012b08 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 8012af8:	68fb      	ldr	r3, [r7, #12]
 8012afa:	699a      	ldr	r2, [r3, #24]
 8012afc:	693b      	ldr	r3, [r7, #16]
 8012afe:	609a      	str	r2, [r3, #8]
 8012b00:	e00d      	b.n	8012b1e <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8012b02:	683b      	ldr	r3, [r7, #0]
 8012b04:	3301      	adds	r3, #1
 8012b06:	603b      	str	r3, [r7, #0]
 8012b08:	683b      	ldr	r3, [r7, #0]
 8012b0a:	781b      	ldrb	r3, [r3, #0]
 8012b0c:	2b2f      	cmp	r3, #47	; 0x2f
 8012b0e:	d0f8      	beq.n	8012b02 <follow_path+0x2e>
 8012b10:	683b      	ldr	r3, [r7, #0]
 8012b12:	781b      	ldrb	r3, [r3, #0]
 8012b14:	2b5c      	cmp	r3, #92	; 0x5c
 8012b16:	d0f4      	beq.n	8012b02 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 8012b18:	693b      	ldr	r3, [r7, #16]
 8012b1a:	2200      	movs	r2, #0
 8012b1c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8012b1e:	683b      	ldr	r3, [r7, #0]
 8012b20:	781b      	ldrb	r3, [r3, #0]
 8012b22:	2b1f      	cmp	r3, #31
 8012b24:	d80a      	bhi.n	8012b3c <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	2280      	movs	r2, #128	; 0x80
 8012b2a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8012b2e:	2100      	movs	r1, #0
 8012b30:	6878      	ldr	r0, [r7, #4]
 8012b32:	f7ff fc1e 	bl	8012372 <dir_sdi>
 8012b36:	4603      	mov	r3, r0
 8012b38:	75fb      	strb	r3, [r7, #23]
 8012b3a:	e05b      	b.n	8012bf4 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012b3c:	463b      	mov	r3, r7
 8012b3e:	4619      	mov	r1, r3
 8012b40:	6878      	ldr	r0, [r7, #4]
 8012b42:	f7ff fefd 	bl	8012940 <create_name>
 8012b46:	4603      	mov	r3, r0
 8012b48:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8012b4a:	7dfb      	ldrb	r3, [r7, #23]
 8012b4c:	2b00      	cmp	r3, #0
 8012b4e:	d14c      	bne.n	8012bea <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 8012b50:	6878      	ldr	r0, [r7, #4]
 8012b52:	f7ff fe50 	bl	80127f6 <dir_find>
 8012b56:	4603      	mov	r3, r0
 8012b58:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012b60:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8012b62:	7dfb      	ldrb	r3, [r7, #23]
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d01b      	beq.n	8012ba0 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8012b68:	7dfb      	ldrb	r3, [r7, #23]
 8012b6a:	2b04      	cmp	r3, #4
 8012b6c:	d13f      	bne.n	8012bee <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 8012b6e:	7afb      	ldrb	r3, [r7, #11]
 8012b70:	f003 0320 	and.w	r3, r3, #32
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d00b      	beq.n	8012b90 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8012b78:	7afb      	ldrb	r3, [r7, #11]
 8012b7a:	f003 0304 	and.w	r3, r3, #4
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	d031      	beq.n	8012be6 <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	2280      	movs	r2, #128	; 0x80
 8012b86:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 8012b8a:	2300      	movs	r3, #0
 8012b8c:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 8012b8e:	e02e      	b.n	8012bee <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8012b90:	7afb      	ldrb	r3, [r7, #11]
 8012b92:	f003 0304 	and.w	r3, r3, #4
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	d129      	bne.n	8012bee <follow_path+0x11a>
 8012b9a:	2305      	movs	r3, #5
 8012b9c:	75fb      	strb	r3, [r7, #23]
				break;
 8012b9e:	e026      	b.n	8012bee <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012ba0:	7afb      	ldrb	r3, [r7, #11]
 8012ba2:	f003 0304 	and.w	r3, r3, #4
 8012ba6:	2b00      	cmp	r3, #0
 8012ba8:	d123      	bne.n	8012bf2 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8012baa:	693b      	ldr	r3, [r7, #16]
 8012bac:	799b      	ldrb	r3, [r3, #6]
 8012bae:	f003 0310 	and.w	r3, r3, #16
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d102      	bne.n	8012bbc <follow_path+0xe8>
				res = FR_NO_PATH; break;
 8012bb6:	2305      	movs	r3, #5
 8012bb8:	75fb      	strb	r3, [r7, #23]
 8012bba:	e01b      	b.n	8012bf4 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8012bbc:	68fb      	ldr	r3, [r7, #12]
 8012bbe:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	695b      	ldr	r3, [r3, #20]
 8012bc6:	68fa      	ldr	r2, [r7, #12]
 8012bc8:	8992      	ldrh	r2, [r2, #12]
 8012bca:	fbb3 f0f2 	udiv	r0, r3, r2
 8012bce:	fb02 f200 	mul.w	r2, r2, r0
 8012bd2:	1a9b      	subs	r3, r3, r2
 8012bd4:	440b      	add	r3, r1
 8012bd6:	4619      	mov	r1, r3
 8012bd8:	68f8      	ldr	r0, [r7, #12]
 8012bda:	f7ff fd70 	bl	80126be <ld_clust>
 8012bde:	4602      	mov	r2, r0
 8012be0:	693b      	ldr	r3, [r7, #16]
 8012be2:	609a      	str	r2, [r3, #8]
 8012be4:	e7aa      	b.n	8012b3c <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8012be6:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012be8:	e7a8      	b.n	8012b3c <follow_path+0x68>
			if (res != FR_OK) break;
 8012bea:	bf00      	nop
 8012bec:	e002      	b.n	8012bf4 <follow_path+0x120>
				break;
 8012bee:	bf00      	nop
 8012bf0:	e000      	b.n	8012bf4 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012bf2:	bf00      	nop
			}
		}
	}

	return res;
 8012bf4:	7dfb      	ldrb	r3, [r7, #23]
}
 8012bf6:	4618      	mov	r0, r3
 8012bf8:	3718      	adds	r7, #24
 8012bfa:	46bd      	mov	sp, r7
 8012bfc:	bd80      	pop	{r7, pc}

08012bfe <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8012bfe:	b480      	push	{r7}
 8012c00:	b087      	sub	sp, #28
 8012c02:	af00      	add	r7, sp, #0
 8012c04:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8012c06:	f04f 33ff 	mov.w	r3, #4294967295
 8012c0a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	681b      	ldr	r3, [r3, #0]
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	d031      	beq.n	8012c78 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	681b      	ldr	r3, [r3, #0]
 8012c18:	617b      	str	r3, [r7, #20]
 8012c1a:	e002      	b.n	8012c22 <get_ldnumber+0x24>
 8012c1c:	697b      	ldr	r3, [r7, #20]
 8012c1e:	3301      	adds	r3, #1
 8012c20:	617b      	str	r3, [r7, #20]
 8012c22:	697b      	ldr	r3, [r7, #20]
 8012c24:	781b      	ldrb	r3, [r3, #0]
 8012c26:	2b20      	cmp	r3, #32
 8012c28:	d903      	bls.n	8012c32 <get_ldnumber+0x34>
 8012c2a:	697b      	ldr	r3, [r7, #20]
 8012c2c:	781b      	ldrb	r3, [r3, #0]
 8012c2e:	2b3a      	cmp	r3, #58	; 0x3a
 8012c30:	d1f4      	bne.n	8012c1c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8012c32:	697b      	ldr	r3, [r7, #20]
 8012c34:	781b      	ldrb	r3, [r3, #0]
 8012c36:	2b3a      	cmp	r3, #58	; 0x3a
 8012c38:	d11c      	bne.n	8012c74 <get_ldnumber+0x76>
			tp = *path;
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	681b      	ldr	r3, [r3, #0]
 8012c3e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8012c40:	68fb      	ldr	r3, [r7, #12]
 8012c42:	1c5a      	adds	r2, r3, #1
 8012c44:	60fa      	str	r2, [r7, #12]
 8012c46:	781b      	ldrb	r3, [r3, #0]
 8012c48:	3b30      	subs	r3, #48	; 0x30
 8012c4a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8012c4c:	68bb      	ldr	r3, [r7, #8]
 8012c4e:	2b09      	cmp	r3, #9
 8012c50:	d80e      	bhi.n	8012c70 <get_ldnumber+0x72>
 8012c52:	68fa      	ldr	r2, [r7, #12]
 8012c54:	697b      	ldr	r3, [r7, #20]
 8012c56:	429a      	cmp	r2, r3
 8012c58:	d10a      	bne.n	8012c70 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8012c5a:	68bb      	ldr	r3, [r7, #8]
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d107      	bne.n	8012c70 <get_ldnumber+0x72>
					vol = (int)i;
 8012c60:	68bb      	ldr	r3, [r7, #8]
 8012c62:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8012c64:	697b      	ldr	r3, [r7, #20]
 8012c66:	3301      	adds	r3, #1
 8012c68:	617b      	str	r3, [r7, #20]
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	697a      	ldr	r2, [r7, #20]
 8012c6e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8012c70:	693b      	ldr	r3, [r7, #16]
 8012c72:	e002      	b.n	8012c7a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8012c74:	2300      	movs	r3, #0
 8012c76:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8012c78:	693b      	ldr	r3, [r7, #16]
}
 8012c7a:	4618      	mov	r0, r3
 8012c7c:	371c      	adds	r7, #28
 8012c7e:	46bd      	mov	sp, r7
 8012c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c84:	4770      	bx	lr
	...

08012c88 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8012c88:	b580      	push	{r7, lr}
 8012c8a:	b082      	sub	sp, #8
 8012c8c:	af00      	add	r7, sp, #0
 8012c8e:	6078      	str	r0, [r7, #4]
 8012c90:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	2200      	movs	r2, #0
 8012c96:	70da      	strb	r2, [r3, #3]
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	f04f 32ff 	mov.w	r2, #4294967295
 8012c9e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8012ca0:	6839      	ldr	r1, [r7, #0]
 8012ca2:	6878      	ldr	r0, [r7, #4]
 8012ca4:	f7fe ff8c 	bl	8011bc0 <move_window>
 8012ca8:	4603      	mov	r3, r0
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	d001      	beq.n	8012cb2 <check_fs+0x2a>
 8012cae:	2304      	movs	r3, #4
 8012cb0:	e038      	b.n	8012d24 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	3338      	adds	r3, #56	; 0x38
 8012cb6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012cba:	4618      	mov	r0, r3
 8012cbc:	f7fe fcd0 	bl	8011660 <ld_word>
 8012cc0:	4603      	mov	r3, r0
 8012cc2:	461a      	mov	r2, r3
 8012cc4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012cc8:	429a      	cmp	r2, r3
 8012cca:	d001      	beq.n	8012cd0 <check_fs+0x48>
 8012ccc:	2303      	movs	r3, #3
 8012cce:	e029      	b.n	8012d24 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012cd6:	2be9      	cmp	r3, #233	; 0xe9
 8012cd8:	d009      	beq.n	8012cee <check_fs+0x66>
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012ce0:	2beb      	cmp	r3, #235	; 0xeb
 8012ce2:	d11e      	bne.n	8012d22 <check_fs+0x9a>
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8012cea:	2b90      	cmp	r3, #144	; 0x90
 8012cec:	d119      	bne.n	8012d22 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	3338      	adds	r3, #56	; 0x38
 8012cf2:	3336      	adds	r3, #54	; 0x36
 8012cf4:	4618      	mov	r0, r3
 8012cf6:	f7fe fccb 	bl	8011690 <ld_dword>
 8012cfa:	4603      	mov	r3, r0
 8012cfc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8012d00:	4a0a      	ldr	r2, [pc, #40]	; (8012d2c <check_fs+0xa4>)
 8012d02:	4293      	cmp	r3, r2
 8012d04:	d101      	bne.n	8012d0a <check_fs+0x82>
 8012d06:	2300      	movs	r3, #0
 8012d08:	e00c      	b.n	8012d24 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	3338      	adds	r3, #56	; 0x38
 8012d0e:	3352      	adds	r3, #82	; 0x52
 8012d10:	4618      	mov	r0, r3
 8012d12:	f7fe fcbd 	bl	8011690 <ld_dword>
 8012d16:	4602      	mov	r2, r0
 8012d18:	4b05      	ldr	r3, [pc, #20]	; (8012d30 <check_fs+0xa8>)
 8012d1a:	429a      	cmp	r2, r3
 8012d1c:	d101      	bne.n	8012d22 <check_fs+0x9a>
 8012d1e:	2300      	movs	r3, #0
 8012d20:	e000      	b.n	8012d24 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8012d22:	2302      	movs	r3, #2
}
 8012d24:	4618      	mov	r0, r3
 8012d26:	3708      	adds	r7, #8
 8012d28:	46bd      	mov	sp, r7
 8012d2a:	bd80      	pop	{r7, pc}
 8012d2c:	00544146 	.word	0x00544146
 8012d30:	33544146 	.word	0x33544146

08012d34 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8012d34:	b580      	push	{r7, lr}
 8012d36:	b096      	sub	sp, #88	; 0x58
 8012d38:	af00      	add	r7, sp, #0
 8012d3a:	60f8      	str	r0, [r7, #12]
 8012d3c:	60b9      	str	r1, [r7, #8]
 8012d3e:	4613      	mov	r3, r2
 8012d40:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8012d42:	68bb      	ldr	r3, [r7, #8]
 8012d44:	2200      	movs	r2, #0
 8012d46:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8012d48:	68f8      	ldr	r0, [r7, #12]
 8012d4a:	f7ff ff58 	bl	8012bfe <get_ldnumber>
 8012d4e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8012d50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	da01      	bge.n	8012d5a <find_volume+0x26>
 8012d56:	230b      	movs	r3, #11
 8012d58:	e268      	b.n	801322c <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8012d5a:	4ab0      	ldr	r2, [pc, #704]	; (801301c <find_volume+0x2e8>)
 8012d5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d62:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8012d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	d101      	bne.n	8012d6e <find_volume+0x3a>
 8012d6a:	230c      	movs	r3, #12
 8012d6c:	e25e      	b.n	801322c <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8012d6e:	68bb      	ldr	r3, [r7, #8]
 8012d70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012d72:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8012d74:	79fb      	ldrb	r3, [r7, #7]
 8012d76:	f023 0301 	bic.w	r3, r3, #1
 8012d7a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8012d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d7e:	781b      	ldrb	r3, [r3, #0]
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	d01a      	beq.n	8012dba <find_volume+0x86>
		stat = disk_status(fs->drv);
 8012d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d86:	785b      	ldrb	r3, [r3, #1]
 8012d88:	4618      	mov	r0, r3
 8012d8a:	f7fe fbcb 	bl	8011524 <disk_status>
 8012d8e:	4603      	mov	r3, r0
 8012d90:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8012d94:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012d98:	f003 0301 	and.w	r3, r3, #1
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d10c      	bne.n	8012dba <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8012da0:	79fb      	ldrb	r3, [r7, #7]
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d007      	beq.n	8012db6 <find_volume+0x82>
 8012da6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012daa:	f003 0304 	and.w	r3, r3, #4
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	d001      	beq.n	8012db6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8012db2:	230a      	movs	r3, #10
 8012db4:	e23a      	b.n	801322c <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 8012db6:	2300      	movs	r3, #0
 8012db8:	e238      	b.n	801322c <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8012dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dbc:	2200      	movs	r2, #0
 8012dbe:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8012dc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012dc2:	b2da      	uxtb	r2, r3
 8012dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dc6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8012dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dca:	785b      	ldrb	r3, [r3, #1]
 8012dcc:	4618      	mov	r0, r3
 8012dce:	f7fe fbc3 	bl	8011558 <disk_initialize>
 8012dd2:	4603      	mov	r3, r0
 8012dd4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8012dd8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012ddc:	f003 0301 	and.w	r3, r3, #1
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d001      	beq.n	8012de8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8012de4:	2303      	movs	r3, #3
 8012de6:	e221      	b.n	801322c <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8012de8:	79fb      	ldrb	r3, [r7, #7]
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	d007      	beq.n	8012dfe <find_volume+0xca>
 8012dee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012df2:	f003 0304 	and.w	r3, r3, #4
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d001      	beq.n	8012dfe <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8012dfa:	230a      	movs	r3, #10
 8012dfc:	e216      	b.n	801322c <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8012dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e00:	7858      	ldrb	r0, [r3, #1]
 8012e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e04:	330c      	adds	r3, #12
 8012e06:	461a      	mov	r2, r3
 8012e08:	2102      	movs	r1, #2
 8012e0a:	f7fe fc0b 	bl	8011624 <disk_ioctl>
 8012e0e:	4603      	mov	r3, r0
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d001      	beq.n	8012e18 <find_volume+0xe4>
 8012e14:	2301      	movs	r3, #1
 8012e16:	e209      	b.n	801322c <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8012e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e1a:	899b      	ldrh	r3, [r3, #12]
 8012e1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012e20:	d80d      	bhi.n	8012e3e <find_volume+0x10a>
 8012e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e24:	899b      	ldrh	r3, [r3, #12]
 8012e26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012e2a:	d308      	bcc.n	8012e3e <find_volume+0x10a>
 8012e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e2e:	899b      	ldrh	r3, [r3, #12]
 8012e30:	461a      	mov	r2, r3
 8012e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e34:	899b      	ldrh	r3, [r3, #12]
 8012e36:	3b01      	subs	r3, #1
 8012e38:	4013      	ands	r3, r2
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	d001      	beq.n	8012e42 <find_volume+0x10e>
 8012e3e:	2301      	movs	r3, #1
 8012e40:	e1f4      	b.n	801322c <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8012e42:	2300      	movs	r3, #0
 8012e44:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8012e46:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012e48:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012e4a:	f7ff ff1d 	bl	8012c88 <check_fs>
 8012e4e:	4603      	mov	r3, r0
 8012e50:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8012e54:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012e58:	2b02      	cmp	r3, #2
 8012e5a:	d14b      	bne.n	8012ef4 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012e5c:	2300      	movs	r3, #0
 8012e5e:	643b      	str	r3, [r7, #64]	; 0x40
 8012e60:	e01f      	b.n	8012ea2 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8012e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e64:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8012e68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012e6a:	011b      	lsls	r3, r3, #4
 8012e6c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8012e70:	4413      	add	r3, r2
 8012e72:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8012e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e76:	3304      	adds	r3, #4
 8012e78:	781b      	ldrb	r3, [r3, #0]
 8012e7a:	2b00      	cmp	r3, #0
 8012e7c:	d006      	beq.n	8012e8c <find_volume+0x158>
 8012e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e80:	3308      	adds	r3, #8
 8012e82:	4618      	mov	r0, r3
 8012e84:	f7fe fc04 	bl	8011690 <ld_dword>
 8012e88:	4602      	mov	r2, r0
 8012e8a:	e000      	b.n	8012e8e <find_volume+0x15a>
 8012e8c:	2200      	movs	r2, #0
 8012e8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012e90:	009b      	lsls	r3, r3, #2
 8012e92:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8012e96:	440b      	add	r3, r1
 8012e98:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012e9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012e9e:	3301      	adds	r3, #1
 8012ea0:	643b      	str	r3, [r7, #64]	; 0x40
 8012ea2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012ea4:	2b03      	cmp	r3, #3
 8012ea6:	d9dc      	bls.n	8012e62 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8012ea8:	2300      	movs	r3, #0
 8012eaa:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8012eac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d002      	beq.n	8012eb8 <find_volume+0x184>
 8012eb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012eb4:	3b01      	subs	r3, #1
 8012eb6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8012eb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012eba:	009b      	lsls	r3, r3, #2
 8012ebc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8012ec0:	4413      	add	r3, r2
 8012ec2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8012ec6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8012ec8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d005      	beq.n	8012eda <find_volume+0x1a6>
 8012ece:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012ed0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012ed2:	f7ff fed9 	bl	8012c88 <check_fs>
 8012ed6:	4603      	mov	r3, r0
 8012ed8:	e000      	b.n	8012edc <find_volume+0x1a8>
 8012eda:	2303      	movs	r3, #3
 8012edc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8012ee0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012ee4:	2b01      	cmp	r3, #1
 8012ee6:	d905      	bls.n	8012ef4 <find_volume+0x1c0>
 8012ee8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012eea:	3301      	adds	r3, #1
 8012eec:	643b      	str	r3, [r7, #64]	; 0x40
 8012eee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012ef0:	2b03      	cmp	r3, #3
 8012ef2:	d9e1      	bls.n	8012eb8 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8012ef4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012ef8:	2b04      	cmp	r3, #4
 8012efa:	d101      	bne.n	8012f00 <find_volume+0x1cc>
 8012efc:	2301      	movs	r3, #1
 8012efe:	e195      	b.n	801322c <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8012f00:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012f04:	2b01      	cmp	r3, #1
 8012f06:	d901      	bls.n	8012f0c <find_volume+0x1d8>
 8012f08:	230d      	movs	r3, #13
 8012f0a:	e18f      	b.n	801322c <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8012f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f0e:	3338      	adds	r3, #56	; 0x38
 8012f10:	330b      	adds	r3, #11
 8012f12:	4618      	mov	r0, r3
 8012f14:	f7fe fba4 	bl	8011660 <ld_word>
 8012f18:	4603      	mov	r3, r0
 8012f1a:	461a      	mov	r2, r3
 8012f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f1e:	899b      	ldrh	r3, [r3, #12]
 8012f20:	429a      	cmp	r2, r3
 8012f22:	d001      	beq.n	8012f28 <find_volume+0x1f4>
 8012f24:	230d      	movs	r3, #13
 8012f26:	e181      	b.n	801322c <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8012f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f2a:	3338      	adds	r3, #56	; 0x38
 8012f2c:	3316      	adds	r3, #22
 8012f2e:	4618      	mov	r0, r3
 8012f30:	f7fe fb96 	bl	8011660 <ld_word>
 8012f34:	4603      	mov	r3, r0
 8012f36:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8012f38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	d106      	bne.n	8012f4c <find_volume+0x218>
 8012f3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f40:	3338      	adds	r3, #56	; 0x38
 8012f42:	3324      	adds	r3, #36	; 0x24
 8012f44:	4618      	mov	r0, r3
 8012f46:	f7fe fba3 	bl	8011690 <ld_dword>
 8012f4a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8012f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f4e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012f50:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8012f52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f54:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8012f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f5a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8012f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f5e:	789b      	ldrb	r3, [r3, #2]
 8012f60:	2b01      	cmp	r3, #1
 8012f62:	d005      	beq.n	8012f70 <find_volume+0x23c>
 8012f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f66:	789b      	ldrb	r3, [r3, #2]
 8012f68:	2b02      	cmp	r3, #2
 8012f6a:	d001      	beq.n	8012f70 <find_volume+0x23c>
 8012f6c:	230d      	movs	r3, #13
 8012f6e:	e15d      	b.n	801322c <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8012f70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f72:	789b      	ldrb	r3, [r3, #2]
 8012f74:	461a      	mov	r2, r3
 8012f76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012f78:	fb02 f303 	mul.w	r3, r2, r3
 8012f7c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8012f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012f84:	b29a      	uxth	r2, r3
 8012f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f88:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8012f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f8c:	895b      	ldrh	r3, [r3, #10]
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	d008      	beq.n	8012fa4 <find_volume+0x270>
 8012f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f94:	895b      	ldrh	r3, [r3, #10]
 8012f96:	461a      	mov	r2, r3
 8012f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f9a:	895b      	ldrh	r3, [r3, #10]
 8012f9c:	3b01      	subs	r3, #1
 8012f9e:	4013      	ands	r3, r2
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d001      	beq.n	8012fa8 <find_volume+0x274>
 8012fa4:	230d      	movs	r3, #13
 8012fa6:	e141      	b.n	801322c <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8012fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012faa:	3338      	adds	r3, #56	; 0x38
 8012fac:	3311      	adds	r3, #17
 8012fae:	4618      	mov	r0, r3
 8012fb0:	f7fe fb56 	bl	8011660 <ld_word>
 8012fb4:	4603      	mov	r3, r0
 8012fb6:	461a      	mov	r2, r3
 8012fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fba:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8012fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fbe:	891b      	ldrh	r3, [r3, #8]
 8012fc0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012fc2:	8992      	ldrh	r2, [r2, #12]
 8012fc4:	0952      	lsrs	r2, r2, #5
 8012fc6:	b292      	uxth	r2, r2
 8012fc8:	fbb3 f1f2 	udiv	r1, r3, r2
 8012fcc:	fb02 f201 	mul.w	r2, r2, r1
 8012fd0:	1a9b      	subs	r3, r3, r2
 8012fd2:	b29b      	uxth	r3, r3
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d001      	beq.n	8012fdc <find_volume+0x2a8>
 8012fd8:	230d      	movs	r3, #13
 8012fda:	e127      	b.n	801322c <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8012fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fde:	3338      	adds	r3, #56	; 0x38
 8012fe0:	3313      	adds	r3, #19
 8012fe2:	4618      	mov	r0, r3
 8012fe4:	f7fe fb3c 	bl	8011660 <ld_word>
 8012fe8:	4603      	mov	r3, r0
 8012fea:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8012fec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d106      	bne.n	8013000 <find_volume+0x2cc>
 8012ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ff4:	3338      	adds	r3, #56	; 0x38
 8012ff6:	3320      	adds	r3, #32
 8012ff8:	4618      	mov	r0, r3
 8012ffa:	f7fe fb49 	bl	8011690 <ld_dword>
 8012ffe:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8013000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013002:	3338      	adds	r3, #56	; 0x38
 8013004:	330e      	adds	r3, #14
 8013006:	4618      	mov	r0, r3
 8013008:	f7fe fb2a 	bl	8011660 <ld_word>
 801300c:	4603      	mov	r3, r0
 801300e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8013010:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013012:	2b00      	cmp	r3, #0
 8013014:	d104      	bne.n	8013020 <find_volume+0x2ec>
 8013016:	230d      	movs	r3, #13
 8013018:	e108      	b.n	801322c <find_volume+0x4f8>
 801301a:	bf00      	nop
 801301c:	200422cc 	.word	0x200422cc

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8013020:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8013022:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013024:	4413      	add	r3, r2
 8013026:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013028:	8911      	ldrh	r1, [r2, #8]
 801302a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801302c:	8992      	ldrh	r2, [r2, #12]
 801302e:	0952      	lsrs	r2, r2, #5
 8013030:	b292      	uxth	r2, r2
 8013032:	fbb1 f2f2 	udiv	r2, r1, r2
 8013036:	b292      	uxth	r2, r2
 8013038:	4413      	add	r3, r2
 801303a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801303c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801303e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013040:	429a      	cmp	r2, r3
 8013042:	d201      	bcs.n	8013048 <find_volume+0x314>
 8013044:	230d      	movs	r3, #13
 8013046:	e0f1      	b.n	801322c <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8013048:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801304a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801304c:	1ad3      	subs	r3, r2, r3
 801304e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013050:	8952      	ldrh	r2, [r2, #10]
 8013052:	fbb3 f3f2 	udiv	r3, r3, r2
 8013056:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8013058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801305a:	2b00      	cmp	r3, #0
 801305c:	d101      	bne.n	8013062 <find_volume+0x32e>
 801305e:	230d      	movs	r3, #13
 8013060:	e0e4      	b.n	801322c <find_volume+0x4f8>
		fmt = FS_FAT32;
 8013062:	2303      	movs	r3, #3
 8013064:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8013068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801306a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 801306e:	4293      	cmp	r3, r2
 8013070:	d802      	bhi.n	8013078 <find_volume+0x344>
 8013072:	2302      	movs	r3, #2
 8013074:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8013078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801307a:	f640 72f5 	movw	r2, #4085	; 0xff5
 801307e:	4293      	cmp	r3, r2
 8013080:	d802      	bhi.n	8013088 <find_volume+0x354>
 8013082:	2301      	movs	r3, #1
 8013084:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8013088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801308a:	1c9a      	adds	r2, r3, #2
 801308c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801308e:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8013090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013092:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8013094:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8013096:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8013098:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801309a:	441a      	add	r2, r3
 801309c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801309e:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80130a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80130a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130a4:	441a      	add	r2, r3
 80130a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130a8:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 80130aa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80130ae:	2b03      	cmp	r3, #3
 80130b0:	d11e      	bne.n	80130f0 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80130b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130b4:	3338      	adds	r3, #56	; 0x38
 80130b6:	332a      	adds	r3, #42	; 0x2a
 80130b8:	4618      	mov	r0, r3
 80130ba:	f7fe fad1 	bl	8011660 <ld_word>
 80130be:	4603      	mov	r3, r0
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d001      	beq.n	80130c8 <find_volume+0x394>
 80130c4:	230d      	movs	r3, #13
 80130c6:	e0b1      	b.n	801322c <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80130c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130ca:	891b      	ldrh	r3, [r3, #8]
 80130cc:	2b00      	cmp	r3, #0
 80130ce:	d001      	beq.n	80130d4 <find_volume+0x3a0>
 80130d0:	230d      	movs	r3, #13
 80130d2:	e0ab      	b.n	801322c <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80130d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130d6:	3338      	adds	r3, #56	; 0x38
 80130d8:	332c      	adds	r3, #44	; 0x2c
 80130da:	4618      	mov	r0, r3
 80130dc:	f7fe fad8 	bl	8011690 <ld_dword>
 80130e0:	4602      	mov	r2, r0
 80130e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130e4:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80130e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130e8:	69db      	ldr	r3, [r3, #28]
 80130ea:	009b      	lsls	r3, r3, #2
 80130ec:	647b      	str	r3, [r7, #68]	; 0x44
 80130ee:	e01f      	b.n	8013130 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80130f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130f2:	891b      	ldrh	r3, [r3, #8]
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d101      	bne.n	80130fc <find_volume+0x3c8>
 80130f8:	230d      	movs	r3, #13
 80130fa:	e097      	b.n	801322c <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80130fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013100:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013102:	441a      	add	r2, r3
 8013104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013106:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8013108:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801310c:	2b02      	cmp	r3, #2
 801310e:	d103      	bne.n	8013118 <find_volume+0x3e4>
 8013110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013112:	69db      	ldr	r3, [r3, #28]
 8013114:	005b      	lsls	r3, r3, #1
 8013116:	e00a      	b.n	801312e <find_volume+0x3fa>
 8013118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801311a:	69da      	ldr	r2, [r3, #28]
 801311c:	4613      	mov	r3, r2
 801311e:	005b      	lsls	r3, r3, #1
 8013120:	4413      	add	r3, r2
 8013122:	085a      	lsrs	r2, r3, #1
 8013124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013126:	69db      	ldr	r3, [r3, #28]
 8013128:	f003 0301 	and.w	r3, r3, #1
 801312c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801312e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8013130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013132:	6a1a      	ldr	r2, [r3, #32]
 8013134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013136:	899b      	ldrh	r3, [r3, #12]
 8013138:	4619      	mov	r1, r3
 801313a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801313c:	440b      	add	r3, r1
 801313e:	3b01      	subs	r3, #1
 8013140:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013142:	8989      	ldrh	r1, [r1, #12]
 8013144:	fbb3 f3f1 	udiv	r3, r3, r1
 8013148:	429a      	cmp	r2, r3
 801314a:	d201      	bcs.n	8013150 <find_volume+0x41c>
 801314c:	230d      	movs	r3, #13
 801314e:	e06d      	b.n	801322c <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8013150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013152:	f04f 32ff 	mov.w	r2, #4294967295
 8013156:	615a      	str	r2, [r3, #20]
 8013158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801315a:	695a      	ldr	r2, [r3, #20]
 801315c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801315e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8013160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013162:	2280      	movs	r2, #128	; 0x80
 8013164:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8013166:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801316a:	2b03      	cmp	r3, #3
 801316c:	d149      	bne.n	8013202 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801316e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013170:	3338      	adds	r3, #56	; 0x38
 8013172:	3330      	adds	r3, #48	; 0x30
 8013174:	4618      	mov	r0, r3
 8013176:	f7fe fa73 	bl	8011660 <ld_word>
 801317a:	4603      	mov	r3, r0
 801317c:	2b01      	cmp	r3, #1
 801317e:	d140      	bne.n	8013202 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8013180:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013182:	3301      	adds	r3, #1
 8013184:	4619      	mov	r1, r3
 8013186:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013188:	f7fe fd1a 	bl	8011bc0 <move_window>
 801318c:	4603      	mov	r3, r0
 801318e:	2b00      	cmp	r3, #0
 8013190:	d137      	bne.n	8013202 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8013192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013194:	2200      	movs	r2, #0
 8013196:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8013198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801319a:	3338      	adds	r3, #56	; 0x38
 801319c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80131a0:	4618      	mov	r0, r3
 80131a2:	f7fe fa5d 	bl	8011660 <ld_word>
 80131a6:	4603      	mov	r3, r0
 80131a8:	461a      	mov	r2, r3
 80131aa:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80131ae:	429a      	cmp	r2, r3
 80131b0:	d127      	bne.n	8013202 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80131b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80131b4:	3338      	adds	r3, #56	; 0x38
 80131b6:	4618      	mov	r0, r3
 80131b8:	f7fe fa6a 	bl	8011690 <ld_dword>
 80131bc:	4602      	mov	r2, r0
 80131be:	4b1d      	ldr	r3, [pc, #116]	; (8013234 <find_volume+0x500>)
 80131c0:	429a      	cmp	r2, r3
 80131c2:	d11e      	bne.n	8013202 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80131c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80131c6:	3338      	adds	r3, #56	; 0x38
 80131c8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80131cc:	4618      	mov	r0, r3
 80131ce:	f7fe fa5f 	bl	8011690 <ld_dword>
 80131d2:	4602      	mov	r2, r0
 80131d4:	4b18      	ldr	r3, [pc, #96]	; (8013238 <find_volume+0x504>)
 80131d6:	429a      	cmp	r2, r3
 80131d8:	d113      	bne.n	8013202 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80131da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80131dc:	3338      	adds	r3, #56	; 0x38
 80131de:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80131e2:	4618      	mov	r0, r3
 80131e4:	f7fe fa54 	bl	8011690 <ld_dword>
 80131e8:	4602      	mov	r2, r0
 80131ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80131ec:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80131ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80131f0:	3338      	adds	r3, #56	; 0x38
 80131f2:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80131f6:	4618      	mov	r0, r3
 80131f8:	f7fe fa4a 	bl	8011690 <ld_dword>
 80131fc:	4602      	mov	r2, r0
 80131fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013200:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8013202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013204:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8013208:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801320a:	4b0c      	ldr	r3, [pc, #48]	; (801323c <find_volume+0x508>)
 801320c:	881b      	ldrh	r3, [r3, #0]
 801320e:	3301      	adds	r3, #1
 8013210:	b29a      	uxth	r2, r3
 8013212:	4b0a      	ldr	r3, [pc, #40]	; (801323c <find_volume+0x508>)
 8013214:	801a      	strh	r2, [r3, #0]
 8013216:	4b09      	ldr	r3, [pc, #36]	; (801323c <find_volume+0x508>)
 8013218:	881a      	ldrh	r2, [r3, #0]
 801321a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801321c:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 801321e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013220:	2200      	movs	r2, #0
 8013222:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8013224:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013226:	f7fe fc63 	bl	8011af0 <clear_lock>
#endif
	return FR_OK;
 801322a:	2300      	movs	r3, #0
}
 801322c:	4618      	mov	r0, r3
 801322e:	3758      	adds	r7, #88	; 0x58
 8013230:	46bd      	mov	sp, r7
 8013232:	bd80      	pop	{r7, pc}
 8013234:	41615252 	.word	0x41615252
 8013238:	61417272 	.word	0x61417272
 801323c:	200422d0 	.word	0x200422d0

08013240 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8013240:	b580      	push	{r7, lr}
 8013242:	b084      	sub	sp, #16
 8013244:	af00      	add	r7, sp, #0
 8013246:	6078      	str	r0, [r7, #4]
 8013248:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801324a:	2309      	movs	r3, #9
 801324c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	2b00      	cmp	r3, #0
 8013252:	d01c      	beq.n	801328e <validate+0x4e>
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	681b      	ldr	r3, [r3, #0]
 8013258:	2b00      	cmp	r3, #0
 801325a:	d018      	beq.n	801328e <validate+0x4e>
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	681b      	ldr	r3, [r3, #0]
 8013260:	781b      	ldrb	r3, [r3, #0]
 8013262:	2b00      	cmp	r3, #0
 8013264:	d013      	beq.n	801328e <validate+0x4e>
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	889a      	ldrh	r2, [r3, #4]
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	88db      	ldrh	r3, [r3, #6]
 8013270:	429a      	cmp	r2, r3
 8013272:	d10c      	bne.n	801328e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	785b      	ldrb	r3, [r3, #1]
 801327a:	4618      	mov	r0, r3
 801327c:	f7fe f952 	bl	8011524 <disk_status>
 8013280:	4603      	mov	r3, r0
 8013282:	f003 0301 	and.w	r3, r3, #1
 8013286:	2b00      	cmp	r3, #0
 8013288:	d101      	bne.n	801328e <validate+0x4e>
			res = FR_OK;
 801328a:	2300      	movs	r3, #0
 801328c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801328e:	7bfb      	ldrb	r3, [r7, #15]
 8013290:	2b00      	cmp	r3, #0
 8013292:	d102      	bne.n	801329a <validate+0x5a>
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	681b      	ldr	r3, [r3, #0]
 8013298:	e000      	b.n	801329c <validate+0x5c>
 801329a:	2300      	movs	r3, #0
 801329c:	683a      	ldr	r2, [r7, #0]
 801329e:	6013      	str	r3, [r2, #0]
	return res;
 80132a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80132a2:	4618      	mov	r0, r3
 80132a4:	3710      	adds	r7, #16
 80132a6:	46bd      	mov	sp, r7
 80132a8:	bd80      	pop	{r7, pc}
	...

080132ac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80132ac:	b580      	push	{r7, lr}
 80132ae:	b088      	sub	sp, #32
 80132b0:	af00      	add	r7, sp, #0
 80132b2:	60f8      	str	r0, [r7, #12]
 80132b4:	60b9      	str	r1, [r7, #8]
 80132b6:	4613      	mov	r3, r2
 80132b8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80132ba:	68bb      	ldr	r3, [r7, #8]
 80132bc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80132be:	f107 0310 	add.w	r3, r7, #16
 80132c2:	4618      	mov	r0, r3
 80132c4:	f7ff fc9b 	bl	8012bfe <get_ldnumber>
 80132c8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80132ca:	69fb      	ldr	r3, [r7, #28]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	da01      	bge.n	80132d4 <f_mount+0x28>
 80132d0:	230b      	movs	r3, #11
 80132d2:	e02b      	b.n	801332c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80132d4:	4a17      	ldr	r2, [pc, #92]	; (8013334 <f_mount+0x88>)
 80132d6:	69fb      	ldr	r3, [r7, #28]
 80132d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80132dc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80132de:	69bb      	ldr	r3, [r7, #24]
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	d005      	beq.n	80132f0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80132e4:	69b8      	ldr	r0, [r7, #24]
 80132e6:	f7fe fc03 	bl	8011af0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80132ea:	69bb      	ldr	r3, [r7, #24]
 80132ec:	2200      	movs	r2, #0
 80132ee:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80132f0:	68fb      	ldr	r3, [r7, #12]
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d002      	beq.n	80132fc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80132f6:	68fb      	ldr	r3, [r7, #12]
 80132f8:	2200      	movs	r2, #0
 80132fa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80132fc:	68fa      	ldr	r2, [r7, #12]
 80132fe:	490d      	ldr	r1, [pc, #52]	; (8013334 <f_mount+0x88>)
 8013300:	69fb      	ldr	r3, [r7, #28]
 8013302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8013306:	68fb      	ldr	r3, [r7, #12]
 8013308:	2b00      	cmp	r3, #0
 801330a:	d002      	beq.n	8013312 <f_mount+0x66>
 801330c:	79fb      	ldrb	r3, [r7, #7]
 801330e:	2b01      	cmp	r3, #1
 8013310:	d001      	beq.n	8013316 <f_mount+0x6a>
 8013312:	2300      	movs	r3, #0
 8013314:	e00a      	b.n	801332c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8013316:	f107 010c 	add.w	r1, r7, #12
 801331a:	f107 0308 	add.w	r3, r7, #8
 801331e:	2200      	movs	r2, #0
 8013320:	4618      	mov	r0, r3
 8013322:	f7ff fd07 	bl	8012d34 <find_volume>
 8013326:	4603      	mov	r3, r0
 8013328:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801332a:	7dfb      	ldrb	r3, [r7, #23]
}
 801332c:	4618      	mov	r0, r3
 801332e:	3720      	adds	r7, #32
 8013330:	46bd      	mov	sp, r7
 8013332:	bd80      	pop	{r7, pc}
 8013334:	200422cc 	.word	0x200422cc

08013338 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8013338:	b580      	push	{r7, lr}
 801333a:	b098      	sub	sp, #96	; 0x60
 801333c:	af00      	add	r7, sp, #0
 801333e:	60f8      	str	r0, [r7, #12]
 8013340:	60b9      	str	r1, [r7, #8]
 8013342:	4613      	mov	r3, r2
 8013344:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	2b00      	cmp	r3, #0
 801334a:	d101      	bne.n	8013350 <f_open+0x18>
 801334c:	2309      	movs	r3, #9
 801334e:	e1ba      	b.n	80136c6 <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8013350:	79fb      	ldrb	r3, [r7, #7]
 8013352:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013356:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8013358:	79fa      	ldrb	r2, [r7, #7]
 801335a:	f107 0110 	add.w	r1, r7, #16
 801335e:	f107 0308 	add.w	r3, r7, #8
 8013362:	4618      	mov	r0, r3
 8013364:	f7ff fce6 	bl	8012d34 <find_volume>
 8013368:	4603      	mov	r3, r0
 801336a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 801336e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013372:	2b00      	cmp	r3, #0
 8013374:	f040 819e 	bne.w	80136b4 <f_open+0x37c>
		dj.obj.fs = fs;
 8013378:	693b      	ldr	r3, [r7, #16]
 801337a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 801337c:	68ba      	ldr	r2, [r7, #8]
 801337e:	f107 0314 	add.w	r3, r7, #20
 8013382:	4611      	mov	r1, r2
 8013384:	4618      	mov	r0, r3
 8013386:	f7ff fba5 	bl	8012ad4 <follow_path>
 801338a:	4603      	mov	r3, r0
 801338c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8013390:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013394:	2b00      	cmp	r3, #0
 8013396:	d11a      	bne.n	80133ce <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8013398:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801339c:	b25b      	sxtb	r3, r3
 801339e:	2b00      	cmp	r3, #0
 80133a0:	da03      	bge.n	80133aa <f_open+0x72>
				res = FR_INVALID_NAME;
 80133a2:	2306      	movs	r3, #6
 80133a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80133a8:	e011      	b.n	80133ce <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80133aa:	79fb      	ldrb	r3, [r7, #7]
 80133ac:	f023 0301 	bic.w	r3, r3, #1
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	bf14      	ite	ne
 80133b4:	2301      	movne	r3, #1
 80133b6:	2300      	moveq	r3, #0
 80133b8:	b2db      	uxtb	r3, r3
 80133ba:	461a      	mov	r2, r3
 80133bc:	f107 0314 	add.w	r3, r7, #20
 80133c0:	4611      	mov	r1, r2
 80133c2:	4618      	mov	r0, r3
 80133c4:	f7fe fa4c 	bl	8011860 <chk_lock>
 80133c8:	4603      	mov	r3, r0
 80133ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80133ce:	79fb      	ldrb	r3, [r7, #7]
 80133d0:	f003 031c 	and.w	r3, r3, #28
 80133d4:	2b00      	cmp	r3, #0
 80133d6:	d07e      	beq.n	80134d6 <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 80133d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80133dc:	2b00      	cmp	r3, #0
 80133de:	d017      	beq.n	8013410 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80133e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80133e4:	2b04      	cmp	r3, #4
 80133e6:	d10e      	bne.n	8013406 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80133e8:	f7fe fa96 	bl	8011918 <enq_lock>
 80133ec:	4603      	mov	r3, r0
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d006      	beq.n	8013400 <f_open+0xc8>
 80133f2:	f107 0314 	add.w	r3, r7, #20
 80133f6:	4618      	mov	r0, r3
 80133f8:	f7ff fa52 	bl	80128a0 <dir_register>
 80133fc:	4603      	mov	r3, r0
 80133fe:	e000      	b.n	8013402 <f_open+0xca>
 8013400:	2312      	movs	r3, #18
 8013402:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8013406:	79fb      	ldrb	r3, [r7, #7]
 8013408:	f043 0308 	orr.w	r3, r3, #8
 801340c:	71fb      	strb	r3, [r7, #7]
 801340e:	e010      	b.n	8013432 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8013410:	7ebb      	ldrb	r3, [r7, #26]
 8013412:	f003 0311 	and.w	r3, r3, #17
 8013416:	2b00      	cmp	r3, #0
 8013418:	d003      	beq.n	8013422 <f_open+0xea>
					res = FR_DENIED;
 801341a:	2307      	movs	r3, #7
 801341c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8013420:	e007      	b.n	8013432 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8013422:	79fb      	ldrb	r3, [r7, #7]
 8013424:	f003 0304 	and.w	r3, r3, #4
 8013428:	2b00      	cmp	r3, #0
 801342a:	d002      	beq.n	8013432 <f_open+0xfa>
 801342c:	2308      	movs	r3, #8
 801342e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8013432:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013436:	2b00      	cmp	r3, #0
 8013438:	d167      	bne.n	801350a <f_open+0x1d2>
 801343a:	79fb      	ldrb	r3, [r7, #7]
 801343c:	f003 0308 	and.w	r3, r3, #8
 8013440:	2b00      	cmp	r3, #0
 8013442:	d062      	beq.n	801350a <f_open+0x1d2>
				dw = GET_FATTIME();
 8013444:	4ba2      	ldr	r3, [pc, #648]	; (80136d0 <f_open+0x398>)
 8013446:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8013448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801344a:	330e      	adds	r3, #14
 801344c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801344e:	4618      	mov	r0, r3
 8013450:	f7fe f95c 	bl	801170c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8013454:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013456:	3316      	adds	r3, #22
 8013458:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801345a:	4618      	mov	r0, r3
 801345c:	f7fe f956 	bl	801170c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8013460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013462:	330b      	adds	r3, #11
 8013464:	2220      	movs	r2, #32
 8013466:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8013468:	693b      	ldr	r3, [r7, #16]
 801346a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801346c:	4611      	mov	r1, r2
 801346e:	4618      	mov	r0, r3
 8013470:	f7ff f925 	bl	80126be <ld_clust>
 8013474:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8013476:	693b      	ldr	r3, [r7, #16]
 8013478:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801347a:	2200      	movs	r2, #0
 801347c:	4618      	mov	r0, r3
 801347e:	f7ff f93d 	bl	80126fc <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8013482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013484:	331c      	adds	r3, #28
 8013486:	2100      	movs	r1, #0
 8013488:	4618      	mov	r0, r3
 801348a:	f7fe f93f 	bl	801170c <st_dword>
					fs->wflag = 1;
 801348e:	693b      	ldr	r3, [r7, #16]
 8013490:	2201      	movs	r2, #1
 8013492:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8013494:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013496:	2b00      	cmp	r3, #0
 8013498:	d037      	beq.n	801350a <f_open+0x1d2>
						dw = fs->winsect;
 801349a:	693b      	ldr	r3, [r7, #16]
 801349c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801349e:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80134a0:	f107 0314 	add.w	r3, r7, #20
 80134a4:	2200      	movs	r2, #0
 80134a6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80134a8:	4618      	mov	r0, r3
 80134aa:	f7fe fe2d 	bl	8012108 <remove_chain>
 80134ae:	4603      	mov	r3, r0
 80134b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80134b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	d126      	bne.n	801350a <f_open+0x1d2>
							res = move_window(fs, dw);
 80134bc:	693b      	ldr	r3, [r7, #16]
 80134be:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80134c0:	4618      	mov	r0, r3
 80134c2:	f7fe fb7d 	bl	8011bc0 <move_window>
 80134c6:	4603      	mov	r3, r0
 80134c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80134cc:	693b      	ldr	r3, [r7, #16]
 80134ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80134d0:	3a01      	subs	r2, #1
 80134d2:	611a      	str	r2, [r3, #16]
 80134d4:	e019      	b.n	801350a <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80134d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d115      	bne.n	801350a <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80134de:	7ebb      	ldrb	r3, [r7, #26]
 80134e0:	f003 0310 	and.w	r3, r3, #16
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	d003      	beq.n	80134f0 <f_open+0x1b8>
					res = FR_NO_FILE;
 80134e8:	2304      	movs	r3, #4
 80134ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80134ee:	e00c      	b.n	801350a <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80134f0:	79fb      	ldrb	r3, [r7, #7]
 80134f2:	f003 0302 	and.w	r3, r3, #2
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d007      	beq.n	801350a <f_open+0x1d2>
 80134fa:	7ebb      	ldrb	r3, [r7, #26]
 80134fc:	f003 0301 	and.w	r3, r3, #1
 8013500:	2b00      	cmp	r3, #0
 8013502:	d002      	beq.n	801350a <f_open+0x1d2>
						res = FR_DENIED;
 8013504:	2307      	movs	r3, #7
 8013506:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 801350a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801350e:	2b00      	cmp	r3, #0
 8013510:	d128      	bne.n	8013564 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8013512:	79fb      	ldrb	r3, [r7, #7]
 8013514:	f003 0308 	and.w	r3, r3, #8
 8013518:	2b00      	cmp	r3, #0
 801351a:	d003      	beq.n	8013524 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 801351c:	79fb      	ldrb	r3, [r7, #7]
 801351e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013522:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8013524:	693b      	ldr	r3, [r7, #16]
 8013526:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013528:	68fb      	ldr	r3, [r7, #12]
 801352a:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801352c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801352e:	68fb      	ldr	r3, [r7, #12]
 8013530:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8013532:	79fb      	ldrb	r3, [r7, #7]
 8013534:	f023 0301 	bic.w	r3, r3, #1
 8013538:	2b00      	cmp	r3, #0
 801353a:	bf14      	ite	ne
 801353c:	2301      	movne	r3, #1
 801353e:	2300      	moveq	r3, #0
 8013540:	b2db      	uxtb	r3, r3
 8013542:	461a      	mov	r2, r3
 8013544:	f107 0314 	add.w	r3, r7, #20
 8013548:	4611      	mov	r1, r2
 801354a:	4618      	mov	r0, r3
 801354c:	f7fe fa06 	bl	801195c <inc_lock>
 8013550:	4602      	mov	r2, r0
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	691b      	ldr	r3, [r3, #16]
 801355a:	2b00      	cmp	r3, #0
 801355c:	d102      	bne.n	8013564 <f_open+0x22c>
 801355e:	2302      	movs	r3, #2
 8013560:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8013564:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013568:	2b00      	cmp	r3, #0
 801356a:	f040 80a3 	bne.w	80136b4 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801356e:	693b      	ldr	r3, [r7, #16]
 8013570:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013572:	4611      	mov	r1, r2
 8013574:	4618      	mov	r0, r3
 8013576:	f7ff f8a2 	bl	80126be <ld_clust>
 801357a:	4602      	mov	r2, r0
 801357c:	68fb      	ldr	r3, [r7, #12]
 801357e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8013580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013582:	331c      	adds	r3, #28
 8013584:	4618      	mov	r0, r3
 8013586:	f7fe f883 	bl	8011690 <ld_dword>
 801358a:	4602      	mov	r2, r0
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	2200      	movs	r2, #0
 8013594:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8013596:	693a      	ldr	r2, [r7, #16]
 8013598:	68fb      	ldr	r3, [r7, #12]
 801359a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801359c:	693b      	ldr	r3, [r7, #16]
 801359e:	88da      	ldrh	r2, [r3, #6]
 80135a0:	68fb      	ldr	r3, [r7, #12]
 80135a2:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80135a4:	68fb      	ldr	r3, [r7, #12]
 80135a6:	79fa      	ldrb	r2, [r7, #7]
 80135a8:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80135aa:	68fb      	ldr	r3, [r7, #12]
 80135ac:	2200      	movs	r2, #0
 80135ae:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80135b0:	68fb      	ldr	r3, [r7, #12]
 80135b2:	2200      	movs	r2, #0
 80135b4:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80135b6:	68fb      	ldr	r3, [r7, #12]
 80135b8:	2200      	movs	r2, #0
 80135ba:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	3330      	adds	r3, #48	; 0x30
 80135c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80135c4:	2100      	movs	r1, #0
 80135c6:	4618      	mov	r0, r3
 80135c8:	f7fe f8ed 	bl	80117a6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80135cc:	79fb      	ldrb	r3, [r7, #7]
 80135ce:	f003 0320 	and.w	r3, r3, #32
 80135d2:	2b00      	cmp	r3, #0
 80135d4:	d06e      	beq.n	80136b4 <f_open+0x37c>
 80135d6:	68fb      	ldr	r3, [r7, #12]
 80135d8:	68db      	ldr	r3, [r3, #12]
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d06a      	beq.n	80136b4 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80135de:	68fb      	ldr	r3, [r7, #12]
 80135e0:	68da      	ldr	r2, [r3, #12]
 80135e2:	68fb      	ldr	r3, [r7, #12]
 80135e4:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80135e6:	693b      	ldr	r3, [r7, #16]
 80135e8:	895b      	ldrh	r3, [r3, #10]
 80135ea:	461a      	mov	r2, r3
 80135ec:	693b      	ldr	r3, [r7, #16]
 80135ee:	899b      	ldrh	r3, [r3, #12]
 80135f0:	fb03 f302 	mul.w	r3, r3, r2
 80135f4:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80135f6:	68fb      	ldr	r3, [r7, #12]
 80135f8:	689b      	ldr	r3, [r3, #8]
 80135fa:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80135fc:	68fb      	ldr	r3, [r7, #12]
 80135fe:	68db      	ldr	r3, [r3, #12]
 8013600:	657b      	str	r3, [r7, #84]	; 0x54
 8013602:	e016      	b.n	8013632 <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 8013604:	68fb      	ldr	r3, [r7, #12]
 8013606:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8013608:	4618      	mov	r0, r3
 801360a:	f7fe fb96 	bl	8011d3a <get_fat>
 801360e:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8013610:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013612:	2b01      	cmp	r3, #1
 8013614:	d802      	bhi.n	801361c <f_open+0x2e4>
 8013616:	2302      	movs	r3, #2
 8013618:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801361c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801361e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013622:	d102      	bne.n	801362a <f_open+0x2f2>
 8013624:	2301      	movs	r3, #1
 8013626:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801362a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801362c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801362e:	1ad3      	subs	r3, r2, r3
 8013630:	657b      	str	r3, [r7, #84]	; 0x54
 8013632:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013636:	2b00      	cmp	r3, #0
 8013638:	d103      	bne.n	8013642 <f_open+0x30a>
 801363a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801363c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801363e:	429a      	cmp	r2, r3
 8013640:	d8e0      	bhi.n	8013604 <f_open+0x2cc>
				}
				fp->clust = clst;
 8013642:	68fb      	ldr	r3, [r7, #12]
 8013644:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8013646:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8013648:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801364c:	2b00      	cmp	r3, #0
 801364e:	d131      	bne.n	80136b4 <f_open+0x37c>
 8013650:	693b      	ldr	r3, [r7, #16]
 8013652:	899b      	ldrh	r3, [r3, #12]
 8013654:	461a      	mov	r2, r3
 8013656:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013658:	fbb3 f1f2 	udiv	r1, r3, r2
 801365c:	fb02 f201 	mul.w	r2, r2, r1
 8013660:	1a9b      	subs	r3, r3, r2
 8013662:	2b00      	cmp	r3, #0
 8013664:	d026      	beq.n	80136b4 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8013666:	693b      	ldr	r3, [r7, #16]
 8013668:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801366a:	4618      	mov	r0, r3
 801366c:	f7fe fb46 	bl	8011cfc <clust2sect>
 8013670:	6478      	str	r0, [r7, #68]	; 0x44
 8013672:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013674:	2b00      	cmp	r3, #0
 8013676:	d103      	bne.n	8013680 <f_open+0x348>
						res = FR_INT_ERR;
 8013678:	2302      	movs	r3, #2
 801367a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801367e:	e019      	b.n	80136b4 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8013680:	693b      	ldr	r3, [r7, #16]
 8013682:	899b      	ldrh	r3, [r3, #12]
 8013684:	461a      	mov	r2, r3
 8013686:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013688:	fbb3 f2f2 	udiv	r2, r3, r2
 801368c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801368e:	441a      	add	r2, r3
 8013690:	68fb      	ldr	r3, [r7, #12]
 8013692:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8013694:	693b      	ldr	r3, [r7, #16]
 8013696:	7858      	ldrb	r0, [r3, #1]
 8013698:	68fb      	ldr	r3, [r7, #12]
 801369a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801369e:	68fb      	ldr	r3, [r7, #12]
 80136a0:	6a1a      	ldr	r2, [r3, #32]
 80136a2:	2301      	movs	r3, #1
 80136a4:	f7fd ff7e 	bl	80115a4 <disk_read>
 80136a8:	4603      	mov	r3, r0
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d002      	beq.n	80136b4 <f_open+0x37c>
 80136ae:	2301      	movs	r3, #1
 80136b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80136b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	d002      	beq.n	80136c2 <f_open+0x38a>
 80136bc:	68fb      	ldr	r3, [r7, #12]
 80136be:	2200      	movs	r2, #0
 80136c0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80136c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80136c6:	4618      	mov	r0, r3
 80136c8:	3760      	adds	r7, #96	; 0x60
 80136ca:	46bd      	mov	sp, r7
 80136cc:	bd80      	pop	{r7, pc}
 80136ce:	bf00      	nop
 80136d0:	274a0000 	.word	0x274a0000

080136d4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80136d4:	b580      	push	{r7, lr}
 80136d6:	b08e      	sub	sp, #56	; 0x38
 80136d8:	af00      	add	r7, sp, #0
 80136da:	60f8      	str	r0, [r7, #12]
 80136dc:	60b9      	str	r1, [r7, #8]
 80136de:	607a      	str	r2, [r7, #4]
 80136e0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80136e2:	68bb      	ldr	r3, [r7, #8]
 80136e4:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80136e6:	683b      	ldr	r3, [r7, #0]
 80136e8:	2200      	movs	r2, #0
 80136ea:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80136ec:	68fb      	ldr	r3, [r7, #12]
 80136ee:	f107 0214 	add.w	r2, r7, #20
 80136f2:	4611      	mov	r1, r2
 80136f4:	4618      	mov	r0, r3
 80136f6:	f7ff fda3 	bl	8013240 <validate>
 80136fa:	4603      	mov	r3, r0
 80136fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8013700:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013704:	2b00      	cmp	r3, #0
 8013706:	d107      	bne.n	8013718 <f_read+0x44>
 8013708:	68fb      	ldr	r3, [r7, #12]
 801370a:	7d5b      	ldrb	r3, [r3, #21]
 801370c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8013710:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013714:	2b00      	cmp	r3, #0
 8013716:	d002      	beq.n	801371e <f_read+0x4a>
 8013718:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801371c:	e135      	b.n	801398a <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 801371e:	68fb      	ldr	r3, [r7, #12]
 8013720:	7d1b      	ldrb	r3, [r3, #20]
 8013722:	f003 0301 	and.w	r3, r3, #1
 8013726:	2b00      	cmp	r3, #0
 8013728:	d101      	bne.n	801372e <f_read+0x5a>
 801372a:	2307      	movs	r3, #7
 801372c:	e12d      	b.n	801398a <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	68da      	ldr	r2, [r3, #12]
 8013732:	68fb      	ldr	r3, [r7, #12]
 8013734:	699b      	ldr	r3, [r3, #24]
 8013736:	1ad3      	subs	r3, r2, r3
 8013738:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801373a:	687a      	ldr	r2, [r7, #4]
 801373c:	6a3b      	ldr	r3, [r7, #32]
 801373e:	429a      	cmp	r2, r3
 8013740:	f240 811e 	bls.w	8013980 <f_read+0x2ac>
 8013744:	6a3b      	ldr	r3, [r7, #32]
 8013746:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8013748:	e11a      	b.n	8013980 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	699b      	ldr	r3, [r3, #24]
 801374e:	697a      	ldr	r2, [r7, #20]
 8013750:	8992      	ldrh	r2, [r2, #12]
 8013752:	fbb3 f1f2 	udiv	r1, r3, r2
 8013756:	fb02 f201 	mul.w	r2, r2, r1
 801375a:	1a9b      	subs	r3, r3, r2
 801375c:	2b00      	cmp	r3, #0
 801375e:	f040 80d5 	bne.w	801390c <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8013762:	68fb      	ldr	r3, [r7, #12]
 8013764:	699b      	ldr	r3, [r3, #24]
 8013766:	697a      	ldr	r2, [r7, #20]
 8013768:	8992      	ldrh	r2, [r2, #12]
 801376a:	fbb3 f3f2 	udiv	r3, r3, r2
 801376e:	697a      	ldr	r2, [r7, #20]
 8013770:	8952      	ldrh	r2, [r2, #10]
 8013772:	3a01      	subs	r2, #1
 8013774:	4013      	ands	r3, r2
 8013776:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8013778:	69fb      	ldr	r3, [r7, #28]
 801377a:	2b00      	cmp	r3, #0
 801377c:	d12f      	bne.n	80137de <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 801377e:	68fb      	ldr	r3, [r7, #12]
 8013780:	699b      	ldr	r3, [r3, #24]
 8013782:	2b00      	cmp	r3, #0
 8013784:	d103      	bne.n	801378e <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8013786:	68fb      	ldr	r3, [r7, #12]
 8013788:	689b      	ldr	r3, [r3, #8]
 801378a:	633b      	str	r3, [r7, #48]	; 0x30
 801378c:	e013      	b.n	80137b6 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801378e:	68fb      	ldr	r3, [r7, #12]
 8013790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013792:	2b00      	cmp	r3, #0
 8013794:	d007      	beq.n	80137a6 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013796:	68fb      	ldr	r3, [r7, #12]
 8013798:	699b      	ldr	r3, [r3, #24]
 801379a:	4619      	mov	r1, r3
 801379c:	68f8      	ldr	r0, [r7, #12]
 801379e:	f7fe fdb0 	bl	8012302 <clmt_clust>
 80137a2:	6338      	str	r0, [r7, #48]	; 0x30
 80137a4:	e007      	b.n	80137b6 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80137a6:	68fa      	ldr	r2, [r7, #12]
 80137a8:	68fb      	ldr	r3, [r7, #12]
 80137aa:	69db      	ldr	r3, [r3, #28]
 80137ac:	4619      	mov	r1, r3
 80137ae:	4610      	mov	r0, r2
 80137b0:	f7fe fac3 	bl	8011d3a <get_fat>
 80137b4:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80137b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137b8:	2b01      	cmp	r3, #1
 80137ba:	d804      	bhi.n	80137c6 <f_read+0xf2>
 80137bc:	68fb      	ldr	r3, [r7, #12]
 80137be:	2202      	movs	r2, #2
 80137c0:	755a      	strb	r2, [r3, #21]
 80137c2:	2302      	movs	r3, #2
 80137c4:	e0e1      	b.n	801398a <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80137c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80137cc:	d104      	bne.n	80137d8 <f_read+0x104>
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	2201      	movs	r2, #1
 80137d2:	755a      	strb	r2, [r3, #21]
 80137d4:	2301      	movs	r3, #1
 80137d6:	e0d8      	b.n	801398a <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 80137d8:	68fb      	ldr	r3, [r7, #12]
 80137da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80137dc:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80137de:	697a      	ldr	r2, [r7, #20]
 80137e0:	68fb      	ldr	r3, [r7, #12]
 80137e2:	69db      	ldr	r3, [r3, #28]
 80137e4:	4619      	mov	r1, r3
 80137e6:	4610      	mov	r0, r2
 80137e8:	f7fe fa88 	bl	8011cfc <clust2sect>
 80137ec:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80137ee:	69bb      	ldr	r3, [r7, #24]
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	d104      	bne.n	80137fe <f_read+0x12a>
 80137f4:	68fb      	ldr	r3, [r7, #12]
 80137f6:	2202      	movs	r2, #2
 80137f8:	755a      	strb	r2, [r3, #21]
 80137fa:	2302      	movs	r3, #2
 80137fc:	e0c5      	b.n	801398a <f_read+0x2b6>
			sect += csect;
 80137fe:	69ba      	ldr	r2, [r7, #24]
 8013800:	69fb      	ldr	r3, [r7, #28]
 8013802:	4413      	add	r3, r2
 8013804:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8013806:	697b      	ldr	r3, [r7, #20]
 8013808:	899b      	ldrh	r3, [r3, #12]
 801380a:	461a      	mov	r2, r3
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	fbb3 f3f2 	udiv	r3, r3, r2
 8013812:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8013814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013816:	2b00      	cmp	r3, #0
 8013818:	d041      	beq.n	801389e <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801381a:	69fa      	ldr	r2, [r7, #28]
 801381c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801381e:	4413      	add	r3, r2
 8013820:	697a      	ldr	r2, [r7, #20]
 8013822:	8952      	ldrh	r2, [r2, #10]
 8013824:	4293      	cmp	r3, r2
 8013826:	d905      	bls.n	8013834 <f_read+0x160>
					cc = fs->csize - csect;
 8013828:	697b      	ldr	r3, [r7, #20]
 801382a:	895b      	ldrh	r3, [r3, #10]
 801382c:	461a      	mov	r2, r3
 801382e:	69fb      	ldr	r3, [r7, #28]
 8013830:	1ad3      	subs	r3, r2, r3
 8013832:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013834:	697b      	ldr	r3, [r7, #20]
 8013836:	7858      	ldrb	r0, [r3, #1]
 8013838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801383a:	69ba      	ldr	r2, [r7, #24]
 801383c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801383e:	f7fd feb1 	bl	80115a4 <disk_read>
 8013842:	4603      	mov	r3, r0
 8013844:	2b00      	cmp	r3, #0
 8013846:	d004      	beq.n	8013852 <f_read+0x17e>
 8013848:	68fb      	ldr	r3, [r7, #12]
 801384a:	2201      	movs	r2, #1
 801384c:	755a      	strb	r2, [r3, #21]
 801384e:	2301      	movs	r3, #1
 8013850:	e09b      	b.n	801398a <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8013852:	68fb      	ldr	r3, [r7, #12]
 8013854:	7d1b      	ldrb	r3, [r3, #20]
 8013856:	b25b      	sxtb	r3, r3
 8013858:	2b00      	cmp	r3, #0
 801385a:	da18      	bge.n	801388e <f_read+0x1ba>
 801385c:	68fb      	ldr	r3, [r7, #12]
 801385e:	6a1a      	ldr	r2, [r3, #32]
 8013860:	69bb      	ldr	r3, [r7, #24]
 8013862:	1ad3      	subs	r3, r2, r3
 8013864:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013866:	429a      	cmp	r2, r3
 8013868:	d911      	bls.n	801388e <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801386a:	68fb      	ldr	r3, [r7, #12]
 801386c:	6a1a      	ldr	r2, [r3, #32]
 801386e:	69bb      	ldr	r3, [r7, #24]
 8013870:	1ad3      	subs	r3, r2, r3
 8013872:	697a      	ldr	r2, [r7, #20]
 8013874:	8992      	ldrh	r2, [r2, #12]
 8013876:	fb02 f303 	mul.w	r3, r2, r3
 801387a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801387c:	18d0      	adds	r0, r2, r3
 801387e:	68fb      	ldr	r3, [r7, #12]
 8013880:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013884:	697b      	ldr	r3, [r7, #20]
 8013886:	899b      	ldrh	r3, [r3, #12]
 8013888:	461a      	mov	r2, r3
 801388a:	f7fd ff6b 	bl	8011764 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 801388e:	697b      	ldr	r3, [r7, #20]
 8013890:	899b      	ldrh	r3, [r3, #12]
 8013892:	461a      	mov	r2, r3
 8013894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013896:	fb02 f303 	mul.w	r3, r2, r3
 801389a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 801389c:	e05c      	b.n	8013958 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	6a1b      	ldr	r3, [r3, #32]
 80138a2:	69ba      	ldr	r2, [r7, #24]
 80138a4:	429a      	cmp	r2, r3
 80138a6:	d02e      	beq.n	8013906 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80138a8:	68fb      	ldr	r3, [r7, #12]
 80138aa:	7d1b      	ldrb	r3, [r3, #20]
 80138ac:	b25b      	sxtb	r3, r3
 80138ae:	2b00      	cmp	r3, #0
 80138b0:	da18      	bge.n	80138e4 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80138b2:	697b      	ldr	r3, [r7, #20]
 80138b4:	7858      	ldrb	r0, [r3, #1]
 80138b6:	68fb      	ldr	r3, [r7, #12]
 80138b8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80138bc:	68fb      	ldr	r3, [r7, #12]
 80138be:	6a1a      	ldr	r2, [r3, #32]
 80138c0:	2301      	movs	r3, #1
 80138c2:	f7fd fe8f 	bl	80115e4 <disk_write>
 80138c6:	4603      	mov	r3, r0
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d004      	beq.n	80138d6 <f_read+0x202>
 80138cc:	68fb      	ldr	r3, [r7, #12]
 80138ce:	2201      	movs	r2, #1
 80138d0:	755a      	strb	r2, [r3, #21]
 80138d2:	2301      	movs	r3, #1
 80138d4:	e059      	b.n	801398a <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 80138d6:	68fb      	ldr	r3, [r7, #12]
 80138d8:	7d1b      	ldrb	r3, [r3, #20]
 80138da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80138de:	b2da      	uxtb	r2, r3
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80138e4:	697b      	ldr	r3, [r7, #20]
 80138e6:	7858      	ldrb	r0, [r3, #1]
 80138e8:	68fb      	ldr	r3, [r7, #12]
 80138ea:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80138ee:	2301      	movs	r3, #1
 80138f0:	69ba      	ldr	r2, [r7, #24]
 80138f2:	f7fd fe57 	bl	80115a4 <disk_read>
 80138f6:	4603      	mov	r3, r0
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d004      	beq.n	8013906 <f_read+0x232>
 80138fc:	68fb      	ldr	r3, [r7, #12]
 80138fe:	2201      	movs	r2, #1
 8013900:	755a      	strb	r2, [r3, #21]
 8013902:	2301      	movs	r3, #1
 8013904:	e041      	b.n	801398a <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	69ba      	ldr	r2, [r7, #24]
 801390a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801390c:	697b      	ldr	r3, [r7, #20]
 801390e:	899b      	ldrh	r3, [r3, #12]
 8013910:	4618      	mov	r0, r3
 8013912:	68fb      	ldr	r3, [r7, #12]
 8013914:	699b      	ldr	r3, [r3, #24]
 8013916:	697a      	ldr	r2, [r7, #20]
 8013918:	8992      	ldrh	r2, [r2, #12]
 801391a:	fbb3 f1f2 	udiv	r1, r3, r2
 801391e:	fb02 f201 	mul.w	r2, r2, r1
 8013922:	1a9b      	subs	r3, r3, r2
 8013924:	1ac3      	subs	r3, r0, r3
 8013926:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8013928:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801392a:	687b      	ldr	r3, [r7, #4]
 801392c:	429a      	cmp	r2, r3
 801392e:	d901      	bls.n	8013934 <f_read+0x260>
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8013934:	68fb      	ldr	r3, [r7, #12]
 8013936:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801393a:	68fb      	ldr	r3, [r7, #12]
 801393c:	699b      	ldr	r3, [r3, #24]
 801393e:	697a      	ldr	r2, [r7, #20]
 8013940:	8992      	ldrh	r2, [r2, #12]
 8013942:	fbb3 f0f2 	udiv	r0, r3, r2
 8013946:	fb02 f200 	mul.w	r2, r2, r0
 801394a:	1a9b      	subs	r3, r3, r2
 801394c:	440b      	add	r3, r1
 801394e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013950:	4619      	mov	r1, r3
 8013952:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013954:	f7fd ff06 	bl	8011764 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8013958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801395a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801395c:	4413      	add	r3, r2
 801395e:	627b      	str	r3, [r7, #36]	; 0x24
 8013960:	68fb      	ldr	r3, [r7, #12]
 8013962:	699a      	ldr	r2, [r3, #24]
 8013964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013966:	441a      	add	r2, r3
 8013968:	68fb      	ldr	r3, [r7, #12]
 801396a:	619a      	str	r2, [r3, #24]
 801396c:	683b      	ldr	r3, [r7, #0]
 801396e:	681a      	ldr	r2, [r3, #0]
 8013970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013972:	441a      	add	r2, r3
 8013974:	683b      	ldr	r3, [r7, #0]
 8013976:	601a      	str	r2, [r3, #0]
 8013978:	687a      	ldr	r2, [r7, #4]
 801397a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801397c:	1ad3      	subs	r3, r2, r3
 801397e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	2b00      	cmp	r3, #0
 8013984:	f47f aee1 	bne.w	801374a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8013988:	2300      	movs	r3, #0
}
 801398a:	4618      	mov	r0, r3
 801398c:	3738      	adds	r7, #56	; 0x38
 801398e:	46bd      	mov	sp, r7
 8013990:	bd80      	pop	{r7, pc}

08013992 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8013992:	b580      	push	{r7, lr}
 8013994:	b08c      	sub	sp, #48	; 0x30
 8013996:	af00      	add	r7, sp, #0
 8013998:	60f8      	str	r0, [r7, #12]
 801399a:	60b9      	str	r1, [r7, #8]
 801399c:	607a      	str	r2, [r7, #4]
 801399e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80139a0:	68bb      	ldr	r3, [r7, #8]
 80139a2:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80139a4:	683b      	ldr	r3, [r7, #0]
 80139a6:	2200      	movs	r2, #0
 80139a8:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80139aa:	68fb      	ldr	r3, [r7, #12]
 80139ac:	f107 0210 	add.w	r2, r7, #16
 80139b0:	4611      	mov	r1, r2
 80139b2:	4618      	mov	r0, r3
 80139b4:	f7ff fc44 	bl	8013240 <validate>
 80139b8:	4603      	mov	r3, r0
 80139ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80139be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d107      	bne.n	80139d6 <f_write+0x44>
 80139c6:	68fb      	ldr	r3, [r7, #12]
 80139c8:	7d5b      	ldrb	r3, [r3, #21]
 80139ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80139ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80139d2:	2b00      	cmp	r3, #0
 80139d4:	d002      	beq.n	80139dc <f_write+0x4a>
 80139d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80139da:	e16a      	b.n	8013cb2 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80139dc:	68fb      	ldr	r3, [r7, #12]
 80139de:	7d1b      	ldrb	r3, [r3, #20]
 80139e0:	f003 0302 	and.w	r3, r3, #2
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d101      	bne.n	80139ec <f_write+0x5a>
 80139e8:	2307      	movs	r3, #7
 80139ea:	e162      	b.n	8013cb2 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80139ec:	68fb      	ldr	r3, [r7, #12]
 80139ee:	699a      	ldr	r2, [r3, #24]
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	441a      	add	r2, r3
 80139f4:	68fb      	ldr	r3, [r7, #12]
 80139f6:	699b      	ldr	r3, [r3, #24]
 80139f8:	429a      	cmp	r2, r3
 80139fa:	f080 814c 	bcs.w	8013c96 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80139fe:	68fb      	ldr	r3, [r7, #12]
 8013a00:	699b      	ldr	r3, [r3, #24]
 8013a02:	43db      	mvns	r3, r3
 8013a04:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8013a06:	e146      	b.n	8013c96 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	699b      	ldr	r3, [r3, #24]
 8013a0c:	693a      	ldr	r2, [r7, #16]
 8013a0e:	8992      	ldrh	r2, [r2, #12]
 8013a10:	fbb3 f1f2 	udiv	r1, r3, r2
 8013a14:	fb02 f201 	mul.w	r2, r2, r1
 8013a18:	1a9b      	subs	r3, r3, r2
 8013a1a:	2b00      	cmp	r3, #0
 8013a1c:	f040 80f1 	bne.w	8013c02 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8013a20:	68fb      	ldr	r3, [r7, #12]
 8013a22:	699b      	ldr	r3, [r3, #24]
 8013a24:	693a      	ldr	r2, [r7, #16]
 8013a26:	8992      	ldrh	r2, [r2, #12]
 8013a28:	fbb3 f3f2 	udiv	r3, r3, r2
 8013a2c:	693a      	ldr	r2, [r7, #16]
 8013a2e:	8952      	ldrh	r2, [r2, #10]
 8013a30:	3a01      	subs	r2, #1
 8013a32:	4013      	ands	r3, r2
 8013a34:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8013a36:	69bb      	ldr	r3, [r7, #24]
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d143      	bne.n	8013ac4 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8013a3c:	68fb      	ldr	r3, [r7, #12]
 8013a3e:	699b      	ldr	r3, [r3, #24]
 8013a40:	2b00      	cmp	r3, #0
 8013a42:	d10c      	bne.n	8013a5e <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8013a44:	68fb      	ldr	r3, [r7, #12]
 8013a46:	689b      	ldr	r3, [r3, #8]
 8013a48:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8013a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a4c:	2b00      	cmp	r3, #0
 8013a4e:	d11a      	bne.n	8013a86 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8013a50:	68fb      	ldr	r3, [r7, #12]
 8013a52:	2100      	movs	r1, #0
 8013a54:	4618      	mov	r0, r3
 8013a56:	f7fe fbbc 	bl	80121d2 <create_chain>
 8013a5a:	62b8      	str	r0, [r7, #40]	; 0x28
 8013a5c:	e013      	b.n	8013a86 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8013a5e:	68fb      	ldr	r3, [r7, #12]
 8013a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d007      	beq.n	8013a76 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013a66:	68fb      	ldr	r3, [r7, #12]
 8013a68:	699b      	ldr	r3, [r3, #24]
 8013a6a:	4619      	mov	r1, r3
 8013a6c:	68f8      	ldr	r0, [r7, #12]
 8013a6e:	f7fe fc48 	bl	8012302 <clmt_clust>
 8013a72:	62b8      	str	r0, [r7, #40]	; 0x28
 8013a74:	e007      	b.n	8013a86 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8013a76:	68fa      	ldr	r2, [r7, #12]
 8013a78:	68fb      	ldr	r3, [r7, #12]
 8013a7a:	69db      	ldr	r3, [r3, #28]
 8013a7c:	4619      	mov	r1, r3
 8013a7e:	4610      	mov	r0, r2
 8013a80:	f7fe fba7 	bl	80121d2 <create_chain>
 8013a84:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	f000 8109 	beq.w	8013ca0 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a90:	2b01      	cmp	r3, #1
 8013a92:	d104      	bne.n	8013a9e <f_write+0x10c>
 8013a94:	68fb      	ldr	r3, [r7, #12]
 8013a96:	2202      	movs	r2, #2
 8013a98:	755a      	strb	r2, [r3, #21]
 8013a9a:	2302      	movs	r3, #2
 8013a9c:	e109      	b.n	8013cb2 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013aa4:	d104      	bne.n	8013ab0 <f_write+0x11e>
 8013aa6:	68fb      	ldr	r3, [r7, #12]
 8013aa8:	2201      	movs	r2, #1
 8013aaa:	755a      	strb	r2, [r3, #21]
 8013aac:	2301      	movs	r3, #1
 8013aae:	e100      	b.n	8013cb2 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8013ab0:	68fb      	ldr	r3, [r7, #12]
 8013ab2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013ab4:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8013ab6:	68fb      	ldr	r3, [r7, #12]
 8013ab8:	689b      	ldr	r3, [r3, #8]
 8013aba:	2b00      	cmp	r3, #0
 8013abc:	d102      	bne.n	8013ac4 <f_write+0x132>
 8013abe:	68fb      	ldr	r3, [r7, #12]
 8013ac0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013ac2:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8013ac4:	68fb      	ldr	r3, [r7, #12]
 8013ac6:	7d1b      	ldrb	r3, [r3, #20]
 8013ac8:	b25b      	sxtb	r3, r3
 8013aca:	2b00      	cmp	r3, #0
 8013acc:	da18      	bge.n	8013b00 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013ace:	693b      	ldr	r3, [r7, #16]
 8013ad0:	7858      	ldrb	r0, [r3, #1]
 8013ad2:	68fb      	ldr	r3, [r7, #12]
 8013ad4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013ad8:	68fb      	ldr	r3, [r7, #12]
 8013ada:	6a1a      	ldr	r2, [r3, #32]
 8013adc:	2301      	movs	r3, #1
 8013ade:	f7fd fd81 	bl	80115e4 <disk_write>
 8013ae2:	4603      	mov	r3, r0
 8013ae4:	2b00      	cmp	r3, #0
 8013ae6:	d004      	beq.n	8013af2 <f_write+0x160>
 8013ae8:	68fb      	ldr	r3, [r7, #12]
 8013aea:	2201      	movs	r2, #1
 8013aec:	755a      	strb	r2, [r3, #21]
 8013aee:	2301      	movs	r3, #1
 8013af0:	e0df      	b.n	8013cb2 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013af2:	68fb      	ldr	r3, [r7, #12]
 8013af4:	7d1b      	ldrb	r3, [r3, #20]
 8013af6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013afa:	b2da      	uxtb	r2, r3
 8013afc:	68fb      	ldr	r3, [r7, #12]
 8013afe:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8013b00:	693a      	ldr	r2, [r7, #16]
 8013b02:	68fb      	ldr	r3, [r7, #12]
 8013b04:	69db      	ldr	r3, [r3, #28]
 8013b06:	4619      	mov	r1, r3
 8013b08:	4610      	mov	r0, r2
 8013b0a:	f7fe f8f7 	bl	8011cfc <clust2sect>
 8013b0e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8013b10:	697b      	ldr	r3, [r7, #20]
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d104      	bne.n	8013b20 <f_write+0x18e>
 8013b16:	68fb      	ldr	r3, [r7, #12]
 8013b18:	2202      	movs	r2, #2
 8013b1a:	755a      	strb	r2, [r3, #21]
 8013b1c:	2302      	movs	r3, #2
 8013b1e:	e0c8      	b.n	8013cb2 <f_write+0x320>
			sect += csect;
 8013b20:	697a      	ldr	r2, [r7, #20]
 8013b22:	69bb      	ldr	r3, [r7, #24]
 8013b24:	4413      	add	r3, r2
 8013b26:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8013b28:	693b      	ldr	r3, [r7, #16]
 8013b2a:	899b      	ldrh	r3, [r3, #12]
 8013b2c:	461a      	mov	r2, r3
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	fbb3 f3f2 	udiv	r3, r3, r2
 8013b34:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8013b36:	6a3b      	ldr	r3, [r7, #32]
 8013b38:	2b00      	cmp	r3, #0
 8013b3a:	d043      	beq.n	8013bc4 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8013b3c:	69ba      	ldr	r2, [r7, #24]
 8013b3e:	6a3b      	ldr	r3, [r7, #32]
 8013b40:	4413      	add	r3, r2
 8013b42:	693a      	ldr	r2, [r7, #16]
 8013b44:	8952      	ldrh	r2, [r2, #10]
 8013b46:	4293      	cmp	r3, r2
 8013b48:	d905      	bls.n	8013b56 <f_write+0x1c4>
					cc = fs->csize - csect;
 8013b4a:	693b      	ldr	r3, [r7, #16]
 8013b4c:	895b      	ldrh	r3, [r3, #10]
 8013b4e:	461a      	mov	r2, r3
 8013b50:	69bb      	ldr	r3, [r7, #24]
 8013b52:	1ad3      	subs	r3, r2, r3
 8013b54:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013b56:	693b      	ldr	r3, [r7, #16]
 8013b58:	7858      	ldrb	r0, [r3, #1]
 8013b5a:	6a3b      	ldr	r3, [r7, #32]
 8013b5c:	697a      	ldr	r2, [r7, #20]
 8013b5e:	69f9      	ldr	r1, [r7, #28]
 8013b60:	f7fd fd40 	bl	80115e4 <disk_write>
 8013b64:	4603      	mov	r3, r0
 8013b66:	2b00      	cmp	r3, #0
 8013b68:	d004      	beq.n	8013b74 <f_write+0x1e2>
 8013b6a:	68fb      	ldr	r3, [r7, #12]
 8013b6c:	2201      	movs	r2, #1
 8013b6e:	755a      	strb	r2, [r3, #21]
 8013b70:	2301      	movs	r3, #1
 8013b72:	e09e      	b.n	8013cb2 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8013b74:	68fb      	ldr	r3, [r7, #12]
 8013b76:	6a1a      	ldr	r2, [r3, #32]
 8013b78:	697b      	ldr	r3, [r7, #20]
 8013b7a:	1ad3      	subs	r3, r2, r3
 8013b7c:	6a3a      	ldr	r2, [r7, #32]
 8013b7e:	429a      	cmp	r2, r3
 8013b80:	d918      	bls.n	8013bb4 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8013b82:	68fb      	ldr	r3, [r7, #12]
 8013b84:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8013b88:	68fb      	ldr	r3, [r7, #12]
 8013b8a:	6a1a      	ldr	r2, [r3, #32]
 8013b8c:	697b      	ldr	r3, [r7, #20]
 8013b8e:	1ad3      	subs	r3, r2, r3
 8013b90:	693a      	ldr	r2, [r7, #16]
 8013b92:	8992      	ldrh	r2, [r2, #12]
 8013b94:	fb02 f303 	mul.w	r3, r2, r3
 8013b98:	69fa      	ldr	r2, [r7, #28]
 8013b9a:	18d1      	adds	r1, r2, r3
 8013b9c:	693b      	ldr	r3, [r7, #16]
 8013b9e:	899b      	ldrh	r3, [r3, #12]
 8013ba0:	461a      	mov	r2, r3
 8013ba2:	f7fd fddf 	bl	8011764 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013ba6:	68fb      	ldr	r3, [r7, #12]
 8013ba8:	7d1b      	ldrb	r3, [r3, #20]
 8013baa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013bae:	b2da      	uxtb	r2, r3
 8013bb0:	68fb      	ldr	r3, [r7, #12]
 8013bb2:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8013bb4:	693b      	ldr	r3, [r7, #16]
 8013bb6:	899b      	ldrh	r3, [r3, #12]
 8013bb8:	461a      	mov	r2, r3
 8013bba:	6a3b      	ldr	r3, [r7, #32]
 8013bbc:	fb02 f303 	mul.w	r3, r2, r3
 8013bc0:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8013bc2:	e04b      	b.n	8013c5c <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013bc4:	68fb      	ldr	r3, [r7, #12]
 8013bc6:	6a1b      	ldr	r3, [r3, #32]
 8013bc8:	697a      	ldr	r2, [r7, #20]
 8013bca:	429a      	cmp	r2, r3
 8013bcc:	d016      	beq.n	8013bfc <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8013bce:	68fb      	ldr	r3, [r7, #12]
 8013bd0:	699a      	ldr	r2, [r3, #24]
 8013bd2:	68fb      	ldr	r3, [r7, #12]
 8013bd4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013bd6:	429a      	cmp	r2, r3
 8013bd8:	d210      	bcs.n	8013bfc <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8013bda:	693b      	ldr	r3, [r7, #16]
 8013bdc:	7858      	ldrb	r0, [r3, #1]
 8013bde:	68fb      	ldr	r3, [r7, #12]
 8013be0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013be4:	2301      	movs	r3, #1
 8013be6:	697a      	ldr	r2, [r7, #20]
 8013be8:	f7fd fcdc 	bl	80115a4 <disk_read>
 8013bec:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d004      	beq.n	8013bfc <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8013bf2:	68fb      	ldr	r3, [r7, #12]
 8013bf4:	2201      	movs	r2, #1
 8013bf6:	755a      	strb	r2, [r3, #21]
 8013bf8:	2301      	movs	r3, #1
 8013bfa:	e05a      	b.n	8013cb2 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8013bfc:	68fb      	ldr	r3, [r7, #12]
 8013bfe:	697a      	ldr	r2, [r7, #20]
 8013c00:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8013c02:	693b      	ldr	r3, [r7, #16]
 8013c04:	899b      	ldrh	r3, [r3, #12]
 8013c06:	4618      	mov	r0, r3
 8013c08:	68fb      	ldr	r3, [r7, #12]
 8013c0a:	699b      	ldr	r3, [r3, #24]
 8013c0c:	693a      	ldr	r2, [r7, #16]
 8013c0e:	8992      	ldrh	r2, [r2, #12]
 8013c10:	fbb3 f1f2 	udiv	r1, r3, r2
 8013c14:	fb02 f201 	mul.w	r2, r2, r1
 8013c18:	1a9b      	subs	r3, r3, r2
 8013c1a:	1ac3      	subs	r3, r0, r3
 8013c1c:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8013c1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	429a      	cmp	r2, r3
 8013c24:	d901      	bls.n	8013c2a <f_write+0x298>
 8013c26:	687b      	ldr	r3, [r7, #4]
 8013c28:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8013c2a:	68fb      	ldr	r3, [r7, #12]
 8013c2c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013c30:	68fb      	ldr	r3, [r7, #12]
 8013c32:	699b      	ldr	r3, [r3, #24]
 8013c34:	693a      	ldr	r2, [r7, #16]
 8013c36:	8992      	ldrh	r2, [r2, #12]
 8013c38:	fbb3 f0f2 	udiv	r0, r3, r2
 8013c3c:	fb02 f200 	mul.w	r2, r2, r0
 8013c40:	1a9b      	subs	r3, r3, r2
 8013c42:	440b      	add	r3, r1
 8013c44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013c46:	69f9      	ldr	r1, [r7, #28]
 8013c48:	4618      	mov	r0, r3
 8013c4a:	f7fd fd8b 	bl	8011764 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8013c4e:	68fb      	ldr	r3, [r7, #12]
 8013c50:	7d1b      	ldrb	r3, [r3, #20]
 8013c52:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013c56:	b2da      	uxtb	r2, r3
 8013c58:	68fb      	ldr	r3, [r7, #12]
 8013c5a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8013c5c:	69fa      	ldr	r2, [r7, #28]
 8013c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c60:	4413      	add	r3, r2
 8013c62:	61fb      	str	r3, [r7, #28]
 8013c64:	68fb      	ldr	r3, [r7, #12]
 8013c66:	699a      	ldr	r2, [r3, #24]
 8013c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c6a:	441a      	add	r2, r3
 8013c6c:	68fb      	ldr	r3, [r7, #12]
 8013c6e:	619a      	str	r2, [r3, #24]
 8013c70:	68fb      	ldr	r3, [r7, #12]
 8013c72:	68da      	ldr	r2, [r3, #12]
 8013c74:	68fb      	ldr	r3, [r7, #12]
 8013c76:	699b      	ldr	r3, [r3, #24]
 8013c78:	429a      	cmp	r2, r3
 8013c7a:	bf38      	it	cc
 8013c7c:	461a      	movcc	r2, r3
 8013c7e:	68fb      	ldr	r3, [r7, #12]
 8013c80:	60da      	str	r2, [r3, #12]
 8013c82:	683b      	ldr	r3, [r7, #0]
 8013c84:	681a      	ldr	r2, [r3, #0]
 8013c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c88:	441a      	add	r2, r3
 8013c8a:	683b      	ldr	r3, [r7, #0]
 8013c8c:	601a      	str	r2, [r3, #0]
 8013c8e:	687a      	ldr	r2, [r7, #4]
 8013c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c92:	1ad3      	subs	r3, r2, r3
 8013c94:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	f47f aeb5 	bne.w	8013a08 <f_write+0x76>
 8013c9e:	e000      	b.n	8013ca2 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013ca0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013ca2:	68fb      	ldr	r3, [r7, #12]
 8013ca4:	7d1b      	ldrb	r3, [r3, #20]
 8013ca6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013caa:	b2da      	uxtb	r2, r3
 8013cac:	68fb      	ldr	r3, [r7, #12]
 8013cae:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8013cb0:	2300      	movs	r3, #0
}
 8013cb2:	4618      	mov	r0, r3
 8013cb4:	3730      	adds	r7, #48	; 0x30
 8013cb6:	46bd      	mov	sp, r7
 8013cb8:	bd80      	pop	{r7, pc}
	...

08013cbc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8013cbc:	b580      	push	{r7, lr}
 8013cbe:	b086      	sub	sp, #24
 8013cc0:	af00      	add	r7, sp, #0
 8013cc2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	f107 0208 	add.w	r2, r7, #8
 8013cca:	4611      	mov	r1, r2
 8013ccc:	4618      	mov	r0, r3
 8013cce:	f7ff fab7 	bl	8013240 <validate>
 8013cd2:	4603      	mov	r3, r0
 8013cd4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013cd6:	7dfb      	ldrb	r3, [r7, #23]
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	d167      	bne.n	8013dac <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	7d1b      	ldrb	r3, [r3, #20]
 8013ce0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013ce4:	2b00      	cmp	r3, #0
 8013ce6:	d061      	beq.n	8013dac <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	7d1b      	ldrb	r3, [r3, #20]
 8013cec:	b25b      	sxtb	r3, r3
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	da15      	bge.n	8013d1e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8013cf2:	68bb      	ldr	r3, [r7, #8]
 8013cf4:	7858      	ldrb	r0, [r3, #1]
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	6a1a      	ldr	r2, [r3, #32]
 8013d00:	2301      	movs	r3, #1
 8013d02:	f7fd fc6f 	bl	80115e4 <disk_write>
 8013d06:	4603      	mov	r3, r0
 8013d08:	2b00      	cmp	r3, #0
 8013d0a:	d001      	beq.n	8013d10 <f_sync+0x54>
 8013d0c:	2301      	movs	r3, #1
 8013d0e:	e04e      	b.n	8013dae <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	7d1b      	ldrb	r3, [r3, #20]
 8013d14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013d18:	b2da      	uxtb	r2, r3
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8013d1e:	4b26      	ldr	r3, [pc, #152]	; (8013db8 <f_sync+0xfc>)
 8013d20:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8013d22:	68ba      	ldr	r2, [r7, #8]
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013d28:	4619      	mov	r1, r3
 8013d2a:	4610      	mov	r0, r2
 8013d2c:	f7fd ff48 	bl	8011bc0 <move_window>
 8013d30:	4603      	mov	r3, r0
 8013d32:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8013d34:	7dfb      	ldrb	r3, [r7, #23]
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d138      	bne.n	8013dac <f_sync+0xf0>
					dir = fp->dir_ptr;
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013d3e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8013d40:	68fb      	ldr	r3, [r7, #12]
 8013d42:	330b      	adds	r3, #11
 8013d44:	781a      	ldrb	r2, [r3, #0]
 8013d46:	68fb      	ldr	r3, [r7, #12]
 8013d48:	330b      	adds	r3, #11
 8013d4a:	f042 0220 	orr.w	r2, r2, #32
 8013d4e:	b2d2      	uxtb	r2, r2
 8013d50:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013d52:	687b      	ldr	r3, [r7, #4]
 8013d54:	6818      	ldr	r0, [r3, #0]
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	689b      	ldr	r3, [r3, #8]
 8013d5a:	461a      	mov	r2, r3
 8013d5c:	68f9      	ldr	r1, [r7, #12]
 8013d5e:	f7fe fccd 	bl	80126fc <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013d62:	68fb      	ldr	r3, [r7, #12]
 8013d64:	f103 021c 	add.w	r2, r3, #28
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	68db      	ldr	r3, [r3, #12]
 8013d6c:	4619      	mov	r1, r3
 8013d6e:	4610      	mov	r0, r2
 8013d70:	f7fd fccc 	bl	801170c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8013d74:	68fb      	ldr	r3, [r7, #12]
 8013d76:	3316      	adds	r3, #22
 8013d78:	6939      	ldr	r1, [r7, #16]
 8013d7a:	4618      	mov	r0, r3
 8013d7c:	f7fd fcc6 	bl	801170c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013d80:	68fb      	ldr	r3, [r7, #12]
 8013d82:	3312      	adds	r3, #18
 8013d84:	2100      	movs	r1, #0
 8013d86:	4618      	mov	r0, r3
 8013d88:	f7fd fca5 	bl	80116d6 <st_word>
					fs->wflag = 1;
 8013d8c:	68bb      	ldr	r3, [r7, #8]
 8013d8e:	2201      	movs	r2, #1
 8013d90:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013d92:	68bb      	ldr	r3, [r7, #8]
 8013d94:	4618      	mov	r0, r3
 8013d96:	f7fd ff41 	bl	8011c1c <sync_fs>
 8013d9a:	4603      	mov	r3, r0
 8013d9c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	7d1b      	ldrb	r3, [r3, #20]
 8013da2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013da6:	b2da      	uxtb	r2, r3
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8013dac:	7dfb      	ldrb	r3, [r7, #23]
}
 8013dae:	4618      	mov	r0, r3
 8013db0:	3718      	adds	r7, #24
 8013db2:	46bd      	mov	sp, r7
 8013db4:	bd80      	pop	{r7, pc}
 8013db6:	bf00      	nop
 8013db8:	274a0000 	.word	0x274a0000

08013dbc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8013dbc:	b580      	push	{r7, lr}
 8013dbe:	b084      	sub	sp, #16
 8013dc0:	af00      	add	r7, sp, #0
 8013dc2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8013dc4:	6878      	ldr	r0, [r7, #4]
 8013dc6:	f7ff ff79 	bl	8013cbc <f_sync>
 8013dca:	4603      	mov	r3, r0
 8013dcc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8013dce:	7bfb      	ldrb	r3, [r7, #15]
 8013dd0:	2b00      	cmp	r3, #0
 8013dd2:	d118      	bne.n	8013e06 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8013dd4:	687b      	ldr	r3, [r7, #4]
 8013dd6:	f107 0208 	add.w	r2, r7, #8
 8013dda:	4611      	mov	r1, r2
 8013ddc:	4618      	mov	r0, r3
 8013dde:	f7ff fa2f 	bl	8013240 <validate>
 8013de2:	4603      	mov	r3, r0
 8013de4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013de6:	7bfb      	ldrb	r3, [r7, #15]
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	d10c      	bne.n	8013e06 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	691b      	ldr	r3, [r3, #16]
 8013df0:	4618      	mov	r0, r3
 8013df2:	f7fd fe41 	bl	8011a78 <dec_lock>
 8013df6:	4603      	mov	r3, r0
 8013df8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8013dfa:	7bfb      	ldrb	r3, [r7, #15]
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	d102      	bne.n	8013e06 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8013e00:	687b      	ldr	r3, [r7, #4]
 8013e02:	2200      	movs	r2, #0
 8013e04:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8013e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e08:	4618      	mov	r0, r3
 8013e0a:	3710      	adds	r7, #16
 8013e0c:	46bd      	mov	sp, r7
 8013e0e:	bd80      	pop	{r7, pc}

08013e10 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8013e10:	b590      	push	{r4, r7, lr}
 8013e12:	b091      	sub	sp, #68	; 0x44
 8013e14:	af00      	add	r7, sp, #0
 8013e16:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8013e18:	f107 0108 	add.w	r1, r7, #8
 8013e1c:	1d3b      	adds	r3, r7, #4
 8013e1e:	2200      	movs	r2, #0
 8013e20:	4618      	mov	r0, r3
 8013e22:	f7fe ff87 	bl	8012d34 <find_volume>
 8013e26:	4603      	mov	r3, r0
 8013e28:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 8013e2c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013e30:	2b00      	cmp	r3, #0
 8013e32:	d131      	bne.n	8013e98 <f_chdir+0x88>
		dj.obj.fs = fs;
 8013e34:	68bb      	ldr	r3, [r7, #8]
 8013e36:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 8013e38:	687a      	ldr	r2, [r7, #4]
 8013e3a:	f107 030c 	add.w	r3, r7, #12
 8013e3e:	4611      	mov	r1, r2
 8013e40:	4618      	mov	r0, r3
 8013e42:	f7fe fe47 	bl	8012ad4 <follow_path>
 8013e46:	4603      	mov	r3, r0
 8013e48:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 8013e4c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d11a      	bne.n	8013e8a <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8013e54:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013e58:	b25b      	sxtb	r3, r3
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	da03      	bge.n	8013e66 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 8013e5e:	68bb      	ldr	r3, [r7, #8]
 8013e60:	697a      	ldr	r2, [r7, #20]
 8013e62:	619a      	str	r2, [r3, #24]
 8013e64:	e011      	b.n	8013e8a <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 8013e66:	7cbb      	ldrb	r3, [r7, #18]
 8013e68:	f003 0310 	and.w	r3, r3, #16
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	d009      	beq.n	8013e84 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8013e70:	68bb      	ldr	r3, [r7, #8]
 8013e72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013e74:	68bc      	ldr	r4, [r7, #8]
 8013e76:	4611      	mov	r1, r2
 8013e78:	4618      	mov	r0, r3
 8013e7a:	f7fe fc20 	bl	80126be <ld_clust>
 8013e7e:	4603      	mov	r3, r0
 8013e80:	61a3      	str	r3, [r4, #24]
 8013e82:	e002      	b.n	8013e8a <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8013e84:	2305      	movs	r3, #5
 8013e86:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8013e8a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013e8e:	2b04      	cmp	r3, #4
 8013e90:	d102      	bne.n	8013e98 <f_chdir+0x88>
 8013e92:	2305      	movs	r3, #5
 8013e94:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 8013e98:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8013e9c:	4618      	mov	r0, r3
 8013e9e:	3744      	adds	r7, #68	; 0x44
 8013ea0:	46bd      	mov	sp, r7
 8013ea2:	bd90      	pop	{r4, r7, pc}

08013ea4 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8013ea4:	b580      	push	{r7, lr}
 8013ea6:	b090      	sub	sp, #64	; 0x40
 8013ea8:	af00      	add	r7, sp, #0
 8013eaa:	6078      	str	r0, [r7, #4]
 8013eac:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8013eae:	687b      	ldr	r3, [r7, #4]
 8013eb0:	f107 0208 	add.w	r2, r7, #8
 8013eb4:	4611      	mov	r1, r2
 8013eb6:	4618      	mov	r0, r3
 8013eb8:	f7ff f9c2 	bl	8013240 <validate>
 8013ebc:	4603      	mov	r3, r0
 8013ebe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8013ec2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013ec6:	2b00      	cmp	r3, #0
 8013ec8:	d103      	bne.n	8013ed2 <f_lseek+0x2e>
 8013eca:	687b      	ldr	r3, [r7, #4]
 8013ecc:	7d5b      	ldrb	r3, [r3, #21]
 8013ece:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8013ed2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013ed6:	2b00      	cmp	r3, #0
 8013ed8:	d002      	beq.n	8013ee0 <f_lseek+0x3c>
 8013eda:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013ede:	e201      	b.n	80142e4 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013ee4:	2b00      	cmp	r3, #0
 8013ee6:	f000 80d9 	beq.w	801409c <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8013eea:	683b      	ldr	r3, [r7, #0]
 8013eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ef0:	d15a      	bne.n	8013fa8 <f_lseek+0x104>
			tbl = fp->cltbl;
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013ef6:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8013ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013efa:	1d1a      	adds	r2, r3, #4
 8013efc:	627a      	str	r2, [r7, #36]	; 0x24
 8013efe:	681b      	ldr	r3, [r3, #0]
 8013f00:	617b      	str	r3, [r7, #20]
 8013f02:	2302      	movs	r3, #2
 8013f04:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	689b      	ldr	r3, [r3, #8]
 8013f0a:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8013f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f0e:	2b00      	cmp	r3, #0
 8013f10:	d03a      	beq.n	8013f88 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8013f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f14:	613b      	str	r3, [r7, #16]
 8013f16:	2300      	movs	r3, #0
 8013f18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013f1c:	3302      	adds	r3, #2
 8013f1e:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8013f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f22:	60fb      	str	r3, [r7, #12]
 8013f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f26:	3301      	adds	r3, #1
 8013f28:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013f2e:	4618      	mov	r0, r3
 8013f30:	f7fd ff03 	bl	8011d3a <get_fat>
 8013f34:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8013f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f38:	2b01      	cmp	r3, #1
 8013f3a:	d804      	bhi.n	8013f46 <f_lseek+0xa2>
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	2202      	movs	r2, #2
 8013f40:	755a      	strb	r2, [r3, #21]
 8013f42:	2302      	movs	r3, #2
 8013f44:	e1ce      	b.n	80142e4 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f4c:	d104      	bne.n	8013f58 <f_lseek+0xb4>
 8013f4e:	687b      	ldr	r3, [r7, #4]
 8013f50:	2201      	movs	r2, #1
 8013f52:	755a      	strb	r2, [r3, #21]
 8013f54:	2301      	movs	r3, #1
 8013f56:	e1c5      	b.n	80142e4 <f_lseek+0x440>
					} while (cl == pcl + 1);
 8013f58:	68fb      	ldr	r3, [r7, #12]
 8013f5a:	3301      	adds	r3, #1
 8013f5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013f5e:	429a      	cmp	r2, r3
 8013f60:	d0de      	beq.n	8013f20 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8013f62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013f64:	697b      	ldr	r3, [r7, #20]
 8013f66:	429a      	cmp	r2, r3
 8013f68:	d809      	bhi.n	8013f7e <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8013f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f6c:	1d1a      	adds	r2, r3, #4
 8013f6e:	627a      	str	r2, [r7, #36]	; 0x24
 8013f70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013f72:	601a      	str	r2, [r3, #0]
 8013f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f76:	1d1a      	adds	r2, r3, #4
 8013f78:	627a      	str	r2, [r7, #36]	; 0x24
 8013f7a:	693a      	ldr	r2, [r7, #16]
 8013f7c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8013f7e:	68bb      	ldr	r3, [r7, #8]
 8013f80:	69db      	ldr	r3, [r3, #28]
 8013f82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013f84:	429a      	cmp	r2, r3
 8013f86:	d3c4      	bcc.n	8013f12 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013f8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013f8e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8013f90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013f92:	697b      	ldr	r3, [r7, #20]
 8013f94:	429a      	cmp	r2, r3
 8013f96:	d803      	bhi.n	8013fa0 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8013f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f9a:	2200      	movs	r2, #0
 8013f9c:	601a      	str	r2, [r3, #0]
 8013f9e:	e19f      	b.n	80142e0 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8013fa0:	2311      	movs	r3, #17
 8013fa2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8013fa6:	e19b      	b.n	80142e0 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	68db      	ldr	r3, [r3, #12]
 8013fac:	683a      	ldr	r2, [r7, #0]
 8013fae:	429a      	cmp	r2, r3
 8013fb0:	d902      	bls.n	8013fb8 <f_lseek+0x114>
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	68db      	ldr	r3, [r3, #12]
 8013fb6:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	683a      	ldr	r2, [r7, #0]
 8013fbc:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8013fbe:	683b      	ldr	r3, [r7, #0]
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	f000 818d 	beq.w	80142e0 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8013fc6:	683b      	ldr	r3, [r7, #0]
 8013fc8:	3b01      	subs	r3, #1
 8013fca:	4619      	mov	r1, r3
 8013fcc:	6878      	ldr	r0, [r7, #4]
 8013fce:	f7fe f998 	bl	8012302 <clmt_clust>
 8013fd2:	4602      	mov	r2, r0
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8013fd8:	68ba      	ldr	r2, [r7, #8]
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	69db      	ldr	r3, [r3, #28]
 8013fde:	4619      	mov	r1, r3
 8013fe0:	4610      	mov	r0, r2
 8013fe2:	f7fd fe8b 	bl	8011cfc <clust2sect>
 8013fe6:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8013fe8:	69bb      	ldr	r3, [r7, #24]
 8013fea:	2b00      	cmp	r3, #0
 8013fec:	d104      	bne.n	8013ff8 <f_lseek+0x154>
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	2202      	movs	r2, #2
 8013ff2:	755a      	strb	r2, [r3, #21]
 8013ff4:	2302      	movs	r3, #2
 8013ff6:	e175      	b.n	80142e4 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8013ff8:	683b      	ldr	r3, [r7, #0]
 8013ffa:	3b01      	subs	r3, #1
 8013ffc:	68ba      	ldr	r2, [r7, #8]
 8013ffe:	8992      	ldrh	r2, [r2, #12]
 8014000:	fbb3 f3f2 	udiv	r3, r3, r2
 8014004:	68ba      	ldr	r2, [r7, #8]
 8014006:	8952      	ldrh	r2, [r2, #10]
 8014008:	3a01      	subs	r2, #1
 801400a:	4013      	ands	r3, r2
 801400c:	69ba      	ldr	r2, [r7, #24]
 801400e:	4413      	add	r3, r2
 8014010:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8014012:	687b      	ldr	r3, [r7, #4]
 8014014:	699b      	ldr	r3, [r3, #24]
 8014016:	68ba      	ldr	r2, [r7, #8]
 8014018:	8992      	ldrh	r2, [r2, #12]
 801401a:	fbb3 f1f2 	udiv	r1, r3, r2
 801401e:	fb02 f201 	mul.w	r2, r2, r1
 8014022:	1a9b      	subs	r3, r3, r2
 8014024:	2b00      	cmp	r3, #0
 8014026:	f000 815b 	beq.w	80142e0 <f_lseek+0x43c>
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	6a1b      	ldr	r3, [r3, #32]
 801402e:	69ba      	ldr	r2, [r7, #24]
 8014030:	429a      	cmp	r2, r3
 8014032:	f000 8155 	beq.w	80142e0 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	7d1b      	ldrb	r3, [r3, #20]
 801403a:	b25b      	sxtb	r3, r3
 801403c:	2b00      	cmp	r3, #0
 801403e:	da18      	bge.n	8014072 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014040:	68bb      	ldr	r3, [r7, #8]
 8014042:	7858      	ldrb	r0, [r3, #1]
 8014044:	687b      	ldr	r3, [r7, #4]
 8014046:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	6a1a      	ldr	r2, [r3, #32]
 801404e:	2301      	movs	r3, #1
 8014050:	f7fd fac8 	bl	80115e4 <disk_write>
 8014054:	4603      	mov	r3, r0
 8014056:	2b00      	cmp	r3, #0
 8014058:	d004      	beq.n	8014064 <f_lseek+0x1c0>
 801405a:	687b      	ldr	r3, [r7, #4]
 801405c:	2201      	movs	r2, #1
 801405e:	755a      	strb	r2, [r3, #21]
 8014060:	2301      	movs	r3, #1
 8014062:	e13f      	b.n	80142e4 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8014064:	687b      	ldr	r3, [r7, #4]
 8014066:	7d1b      	ldrb	r3, [r3, #20]
 8014068:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801406c:	b2da      	uxtb	r2, r3
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8014072:	68bb      	ldr	r3, [r7, #8]
 8014074:	7858      	ldrb	r0, [r3, #1]
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801407c:	2301      	movs	r3, #1
 801407e:	69ba      	ldr	r2, [r7, #24]
 8014080:	f7fd fa90 	bl	80115a4 <disk_read>
 8014084:	4603      	mov	r3, r0
 8014086:	2b00      	cmp	r3, #0
 8014088:	d004      	beq.n	8014094 <f_lseek+0x1f0>
 801408a:	687b      	ldr	r3, [r7, #4]
 801408c:	2201      	movs	r2, #1
 801408e:	755a      	strb	r2, [r3, #21]
 8014090:	2301      	movs	r3, #1
 8014092:	e127      	b.n	80142e4 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8014094:	687b      	ldr	r3, [r7, #4]
 8014096:	69ba      	ldr	r2, [r7, #24]
 8014098:	621a      	str	r2, [r3, #32]
 801409a:	e121      	b.n	80142e0 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	68db      	ldr	r3, [r3, #12]
 80140a0:	683a      	ldr	r2, [r7, #0]
 80140a2:	429a      	cmp	r2, r3
 80140a4:	d908      	bls.n	80140b8 <f_lseek+0x214>
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	7d1b      	ldrb	r3, [r3, #20]
 80140aa:	f003 0302 	and.w	r3, r3, #2
 80140ae:	2b00      	cmp	r3, #0
 80140b0:	d102      	bne.n	80140b8 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	68db      	ldr	r3, [r3, #12]
 80140b6:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80140b8:	687b      	ldr	r3, [r7, #4]
 80140ba:	699b      	ldr	r3, [r3, #24]
 80140bc:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80140be:	2300      	movs	r3, #0
 80140c0:	637b      	str	r3, [r7, #52]	; 0x34
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80140c6:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80140c8:	683b      	ldr	r3, [r7, #0]
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	f000 80b5 	beq.w	801423a <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80140d0:	68bb      	ldr	r3, [r7, #8]
 80140d2:	895b      	ldrh	r3, [r3, #10]
 80140d4:	461a      	mov	r2, r3
 80140d6:	68bb      	ldr	r3, [r7, #8]
 80140d8:	899b      	ldrh	r3, [r3, #12]
 80140da:	fb03 f302 	mul.w	r3, r3, r2
 80140de:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80140e0:	6a3b      	ldr	r3, [r7, #32]
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	d01b      	beq.n	801411e <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80140e6:	683b      	ldr	r3, [r7, #0]
 80140e8:	1e5a      	subs	r2, r3, #1
 80140ea:	69fb      	ldr	r3, [r7, #28]
 80140ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80140f0:	6a3b      	ldr	r3, [r7, #32]
 80140f2:	1e59      	subs	r1, r3, #1
 80140f4:	69fb      	ldr	r3, [r7, #28]
 80140f6:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80140fa:	429a      	cmp	r2, r3
 80140fc:	d30f      	bcc.n	801411e <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80140fe:	6a3b      	ldr	r3, [r7, #32]
 8014100:	1e5a      	subs	r2, r3, #1
 8014102:	69fb      	ldr	r3, [r7, #28]
 8014104:	425b      	negs	r3, r3
 8014106:	401a      	ands	r2, r3
 8014108:	687b      	ldr	r3, [r7, #4]
 801410a:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	699b      	ldr	r3, [r3, #24]
 8014110:	683a      	ldr	r2, [r7, #0]
 8014112:	1ad3      	subs	r3, r2, r3
 8014114:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	69db      	ldr	r3, [r3, #28]
 801411a:	63bb      	str	r3, [r7, #56]	; 0x38
 801411c:	e022      	b.n	8014164 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 801411e:	687b      	ldr	r3, [r7, #4]
 8014120:	689b      	ldr	r3, [r3, #8]
 8014122:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8014124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014126:	2b00      	cmp	r3, #0
 8014128:	d119      	bne.n	801415e <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 801412a:	687b      	ldr	r3, [r7, #4]
 801412c:	2100      	movs	r1, #0
 801412e:	4618      	mov	r0, r3
 8014130:	f7fe f84f 	bl	80121d2 <create_chain>
 8014134:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8014136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014138:	2b01      	cmp	r3, #1
 801413a:	d104      	bne.n	8014146 <f_lseek+0x2a2>
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	2202      	movs	r2, #2
 8014140:	755a      	strb	r2, [r3, #21]
 8014142:	2302      	movs	r3, #2
 8014144:	e0ce      	b.n	80142e4 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014148:	f1b3 3fff 	cmp.w	r3, #4294967295
 801414c:	d104      	bne.n	8014158 <f_lseek+0x2b4>
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	2201      	movs	r2, #1
 8014152:	755a      	strb	r2, [r3, #21]
 8014154:	2301      	movs	r3, #1
 8014156:	e0c5      	b.n	80142e4 <f_lseek+0x440>
					fp->obj.sclust = clst;
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801415c:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014162:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8014164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014166:	2b00      	cmp	r3, #0
 8014168:	d067      	beq.n	801423a <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 801416a:	e03a      	b.n	80141e2 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 801416c:	683a      	ldr	r2, [r7, #0]
 801416e:	69fb      	ldr	r3, [r7, #28]
 8014170:	1ad3      	subs	r3, r2, r3
 8014172:	603b      	str	r3, [r7, #0]
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	699a      	ldr	r2, [r3, #24]
 8014178:	69fb      	ldr	r3, [r7, #28]
 801417a:	441a      	add	r2, r3
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8014180:	687b      	ldr	r3, [r7, #4]
 8014182:	7d1b      	ldrb	r3, [r3, #20]
 8014184:	f003 0302 	and.w	r3, r3, #2
 8014188:	2b00      	cmp	r3, #0
 801418a:	d00b      	beq.n	80141a4 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014190:	4618      	mov	r0, r3
 8014192:	f7fe f81e 	bl	80121d2 <create_chain>
 8014196:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8014198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801419a:	2b00      	cmp	r3, #0
 801419c:	d108      	bne.n	80141b0 <f_lseek+0x30c>
							ofs = 0; break;
 801419e:	2300      	movs	r3, #0
 80141a0:	603b      	str	r3, [r7, #0]
 80141a2:	e022      	b.n	80141ea <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80141a4:	687b      	ldr	r3, [r7, #4]
 80141a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80141a8:	4618      	mov	r0, r3
 80141aa:	f7fd fdc6 	bl	8011d3a <get_fat>
 80141ae:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80141b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80141b6:	d104      	bne.n	80141c2 <f_lseek+0x31e>
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	2201      	movs	r2, #1
 80141bc:	755a      	strb	r2, [r3, #21]
 80141be:	2301      	movs	r3, #1
 80141c0:	e090      	b.n	80142e4 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80141c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141c4:	2b01      	cmp	r3, #1
 80141c6:	d904      	bls.n	80141d2 <f_lseek+0x32e>
 80141c8:	68bb      	ldr	r3, [r7, #8]
 80141ca:	69db      	ldr	r3, [r3, #28]
 80141cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80141ce:	429a      	cmp	r2, r3
 80141d0:	d304      	bcc.n	80141dc <f_lseek+0x338>
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	2202      	movs	r2, #2
 80141d6:	755a      	strb	r2, [r3, #21]
 80141d8:	2302      	movs	r3, #2
 80141da:	e083      	b.n	80142e4 <f_lseek+0x440>
					fp->clust = clst;
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80141e0:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80141e2:	683a      	ldr	r2, [r7, #0]
 80141e4:	69fb      	ldr	r3, [r7, #28]
 80141e6:	429a      	cmp	r2, r3
 80141e8:	d8c0      	bhi.n	801416c <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 80141ea:	687b      	ldr	r3, [r7, #4]
 80141ec:	699a      	ldr	r2, [r3, #24]
 80141ee:	683b      	ldr	r3, [r7, #0]
 80141f0:	441a      	add	r2, r3
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80141f6:	68bb      	ldr	r3, [r7, #8]
 80141f8:	899b      	ldrh	r3, [r3, #12]
 80141fa:	461a      	mov	r2, r3
 80141fc:	683b      	ldr	r3, [r7, #0]
 80141fe:	fbb3 f1f2 	udiv	r1, r3, r2
 8014202:	fb02 f201 	mul.w	r2, r2, r1
 8014206:	1a9b      	subs	r3, r3, r2
 8014208:	2b00      	cmp	r3, #0
 801420a:	d016      	beq.n	801423a <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 801420c:	68bb      	ldr	r3, [r7, #8]
 801420e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014210:	4618      	mov	r0, r3
 8014212:	f7fd fd73 	bl	8011cfc <clust2sect>
 8014216:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8014218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801421a:	2b00      	cmp	r3, #0
 801421c:	d104      	bne.n	8014228 <f_lseek+0x384>
 801421e:	687b      	ldr	r3, [r7, #4]
 8014220:	2202      	movs	r2, #2
 8014222:	755a      	strb	r2, [r3, #21]
 8014224:	2302      	movs	r3, #2
 8014226:	e05d      	b.n	80142e4 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8014228:	68bb      	ldr	r3, [r7, #8]
 801422a:	899b      	ldrh	r3, [r3, #12]
 801422c:	461a      	mov	r2, r3
 801422e:	683b      	ldr	r3, [r7, #0]
 8014230:	fbb3 f3f2 	udiv	r3, r3, r2
 8014234:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014236:	4413      	add	r3, r2
 8014238:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	699a      	ldr	r2, [r3, #24]
 801423e:	687b      	ldr	r3, [r7, #4]
 8014240:	68db      	ldr	r3, [r3, #12]
 8014242:	429a      	cmp	r2, r3
 8014244:	d90a      	bls.n	801425c <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	699a      	ldr	r2, [r3, #24]
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 801424e:	687b      	ldr	r3, [r7, #4]
 8014250:	7d1b      	ldrb	r3, [r3, #20]
 8014252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014256:	b2da      	uxtb	r2, r3
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	699b      	ldr	r3, [r3, #24]
 8014260:	68ba      	ldr	r2, [r7, #8]
 8014262:	8992      	ldrh	r2, [r2, #12]
 8014264:	fbb3 f1f2 	udiv	r1, r3, r2
 8014268:	fb02 f201 	mul.w	r2, r2, r1
 801426c:	1a9b      	subs	r3, r3, r2
 801426e:	2b00      	cmp	r3, #0
 8014270:	d036      	beq.n	80142e0 <f_lseek+0x43c>
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	6a1b      	ldr	r3, [r3, #32]
 8014276:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014278:	429a      	cmp	r2, r3
 801427a:	d031      	beq.n	80142e0 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	7d1b      	ldrb	r3, [r3, #20]
 8014280:	b25b      	sxtb	r3, r3
 8014282:	2b00      	cmp	r3, #0
 8014284:	da18      	bge.n	80142b8 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014286:	68bb      	ldr	r3, [r7, #8]
 8014288:	7858      	ldrb	r0, [r3, #1]
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	6a1a      	ldr	r2, [r3, #32]
 8014294:	2301      	movs	r3, #1
 8014296:	f7fd f9a5 	bl	80115e4 <disk_write>
 801429a:	4603      	mov	r3, r0
 801429c:	2b00      	cmp	r3, #0
 801429e:	d004      	beq.n	80142aa <f_lseek+0x406>
 80142a0:	687b      	ldr	r3, [r7, #4]
 80142a2:	2201      	movs	r2, #1
 80142a4:	755a      	strb	r2, [r3, #21]
 80142a6:	2301      	movs	r3, #1
 80142a8:	e01c      	b.n	80142e4 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 80142aa:	687b      	ldr	r3, [r7, #4]
 80142ac:	7d1b      	ldrb	r3, [r3, #20]
 80142ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80142b2:	b2da      	uxtb	r2, r3
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80142b8:	68bb      	ldr	r3, [r7, #8]
 80142ba:	7858      	ldrb	r0, [r3, #1]
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80142c2:	2301      	movs	r3, #1
 80142c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80142c6:	f7fd f96d 	bl	80115a4 <disk_read>
 80142ca:	4603      	mov	r3, r0
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d004      	beq.n	80142da <f_lseek+0x436>
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	2201      	movs	r2, #1
 80142d4:	755a      	strb	r2, [r3, #21]
 80142d6:	2301      	movs	r3, #1
 80142d8:	e004      	b.n	80142e4 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80142de:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80142e0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80142e4:	4618      	mov	r0, r3
 80142e6:	3740      	adds	r7, #64	; 0x40
 80142e8:	46bd      	mov	sp, r7
 80142ea:	bd80      	pop	{r7, pc}

080142ec <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 80142ec:	b580      	push	{r7, lr}
 80142ee:	b09e      	sub	sp, #120	; 0x78
 80142f0:	af00      	add	r7, sp, #0
 80142f2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 80142f4:	2300      	movs	r3, #0
 80142f6:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80142f8:	f107 010c 	add.w	r1, r7, #12
 80142fc:	1d3b      	adds	r3, r7, #4
 80142fe:	2202      	movs	r2, #2
 8014300:	4618      	mov	r0, r3
 8014302:	f7fe fd17 	bl	8012d34 <find_volume>
 8014306:	4603      	mov	r3, r0
 8014308:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 801430c:	68fb      	ldr	r3, [r7, #12]
 801430e:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8014310:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014314:	2b00      	cmp	r3, #0
 8014316:	f040 80a4 	bne.w	8014462 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 801431a:	687a      	ldr	r2, [r7, #4]
 801431c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8014320:	4611      	mov	r1, r2
 8014322:	4618      	mov	r0, r3
 8014324:	f7fe fbd6 	bl	8012ad4 <follow_path>
 8014328:	4603      	mov	r3, r0
 801432a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 801432e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014332:	2b00      	cmp	r3, #0
 8014334:	d108      	bne.n	8014348 <f_unlink+0x5c>
 8014336:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 801433a:	f003 0320 	and.w	r3, r3, #32
 801433e:	2b00      	cmp	r3, #0
 8014340:	d002      	beq.n	8014348 <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 8014342:	2306      	movs	r3, #6
 8014344:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8014348:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801434c:	2b00      	cmp	r3, #0
 801434e:	d108      	bne.n	8014362 <f_unlink+0x76>
 8014350:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8014354:	2102      	movs	r1, #2
 8014356:	4618      	mov	r0, r3
 8014358:	f7fd fa82 	bl	8011860 <chk_lock>
 801435c:	4603      	mov	r3, r0
 801435e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8014362:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014366:	2b00      	cmp	r3, #0
 8014368:	d17b      	bne.n	8014462 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 801436a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 801436e:	b25b      	sxtb	r3, r3
 8014370:	2b00      	cmp	r3, #0
 8014372:	da03      	bge.n	801437c <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8014374:	2306      	movs	r3, #6
 8014376:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 801437a:	e008      	b.n	801438e <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 801437c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8014380:	f003 0301 	and.w	r3, r3, #1
 8014384:	2b00      	cmp	r3, #0
 8014386:	d002      	beq.n	801438e <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8014388:	2307      	movs	r3, #7
 801438a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 801438e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014392:	2b00      	cmp	r3, #0
 8014394:	d13d      	bne.n	8014412 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8014396:	68fb      	ldr	r3, [r7, #12]
 8014398:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801439a:	4611      	mov	r1, r2
 801439c:	4618      	mov	r0, r3
 801439e:	f7fe f98e 	bl	80126be <ld_clust>
 80143a2:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 80143a4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80143a8:	f003 0310 	and.w	r3, r3, #16
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	d030      	beq.n	8014412 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 80143b0:	68fb      	ldr	r3, [r7, #12]
 80143b2:	699b      	ldr	r3, [r3, #24]
 80143b4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80143b6:	429a      	cmp	r2, r3
 80143b8:	d103      	bne.n	80143c2 <f_unlink+0xd6>
						res = FR_DENIED;
 80143ba:	2307      	movs	r3, #7
 80143bc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80143c0:	e027      	b.n	8014412 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 80143c2:	68fb      	ldr	r3, [r7, #12]
 80143c4:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 80143c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80143c8:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 80143ca:	f107 0310 	add.w	r3, r7, #16
 80143ce:	2100      	movs	r1, #0
 80143d0:	4618      	mov	r0, r3
 80143d2:	f7fd ffce 	bl	8012372 <dir_sdi>
 80143d6:	4603      	mov	r3, r0
 80143d8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 80143dc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80143e0:	2b00      	cmp	r3, #0
 80143e2:	d116      	bne.n	8014412 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 80143e4:	f107 0310 	add.w	r3, r7, #16
 80143e8:	2100      	movs	r1, #0
 80143ea:	4618      	mov	r0, r3
 80143ec:	f7fe f9a6 	bl	801273c <dir_read>
 80143f0:	4603      	mov	r3, r0
 80143f2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 80143f6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80143fa:	2b00      	cmp	r3, #0
 80143fc:	d102      	bne.n	8014404 <f_unlink+0x118>
 80143fe:	2307      	movs	r3, #7
 8014400:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8014404:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014408:	2b04      	cmp	r3, #4
 801440a:	d102      	bne.n	8014412 <f_unlink+0x126>
 801440c:	2300      	movs	r3, #0
 801440e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8014412:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014416:	2b00      	cmp	r3, #0
 8014418:	d123      	bne.n	8014462 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 801441a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801441e:	4618      	mov	r0, r3
 8014420:	f7fe fa70 	bl	8012904 <dir_remove>
 8014424:	4603      	mov	r3, r0
 8014426:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 801442a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801442e:	2b00      	cmp	r3, #0
 8014430:	d10c      	bne.n	801444c <f_unlink+0x160>
 8014432:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8014434:	2b00      	cmp	r3, #0
 8014436:	d009      	beq.n	801444c <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8014438:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801443c:	2200      	movs	r2, #0
 801443e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8014440:	4618      	mov	r0, r3
 8014442:	f7fd fe61 	bl	8012108 <remove_chain>
 8014446:	4603      	mov	r3, r0
 8014448:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 801444c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014450:	2b00      	cmp	r3, #0
 8014452:	d106      	bne.n	8014462 <f_unlink+0x176>
 8014454:	68fb      	ldr	r3, [r7, #12]
 8014456:	4618      	mov	r0, r3
 8014458:	f7fd fbe0 	bl	8011c1c <sync_fs>
 801445c:	4603      	mov	r3, r0
 801445e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8014462:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8014466:	4618      	mov	r0, r3
 8014468:	3778      	adds	r7, #120	; 0x78
 801446a:	46bd      	mov	sp, r7
 801446c:	bd80      	pop	{r7, pc}
	...

08014470 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8014470:	b580      	push	{r7, lr}
 8014472:	b096      	sub	sp, #88	; 0x58
 8014474:	af00      	add	r7, sp, #0
 8014476:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8014478:	f107 0108 	add.w	r1, r7, #8
 801447c:	1d3b      	adds	r3, r7, #4
 801447e:	2202      	movs	r2, #2
 8014480:	4618      	mov	r0, r3
 8014482:	f7fe fc57 	bl	8012d34 <find_volume>
 8014486:	4603      	mov	r3, r0
 8014488:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 801448c:	68bb      	ldr	r3, [r7, #8]
 801448e:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8014490:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014494:	2b00      	cmp	r3, #0
 8014496:	f040 80fe 	bne.w	8014696 <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 801449a:	687a      	ldr	r2, [r7, #4]
 801449c:	f107 030c 	add.w	r3, r7, #12
 80144a0:	4611      	mov	r1, r2
 80144a2:	4618      	mov	r0, r3
 80144a4:	f7fe fb16 	bl	8012ad4 <follow_path>
 80144a8:	4603      	mov	r3, r0
 80144aa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 80144ae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	d102      	bne.n	80144bc <f_mkdir+0x4c>
 80144b6:	2308      	movs	r3, #8
 80144b8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 80144bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80144c0:	2b04      	cmp	r3, #4
 80144c2:	d108      	bne.n	80144d6 <f_mkdir+0x66>
 80144c4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80144c8:	f003 0320 	and.w	r3, r3, #32
 80144cc:	2b00      	cmp	r3, #0
 80144ce:	d002      	beq.n	80144d6 <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 80144d0:	2306      	movs	r3, #6
 80144d2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 80144d6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80144da:	2b04      	cmp	r3, #4
 80144dc:	f040 80db 	bne.w	8014696 <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80144e0:	f107 030c 	add.w	r3, r7, #12
 80144e4:	2100      	movs	r1, #0
 80144e6:	4618      	mov	r0, r3
 80144e8:	f7fd fe73 	bl	80121d2 <create_chain>
 80144ec:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 80144ee:	68bb      	ldr	r3, [r7, #8]
 80144f0:	895b      	ldrh	r3, [r3, #10]
 80144f2:	461a      	mov	r2, r3
 80144f4:	68bb      	ldr	r3, [r7, #8]
 80144f6:	899b      	ldrh	r3, [r3, #12]
 80144f8:	fb03 f302 	mul.w	r3, r3, r2
 80144fc:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 80144fe:	2300      	movs	r3, #0
 8014500:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8014504:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014506:	2b00      	cmp	r3, #0
 8014508:	d102      	bne.n	8014510 <f_mkdir+0xa0>
 801450a:	2307      	movs	r3, #7
 801450c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8014510:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014512:	2b01      	cmp	r3, #1
 8014514:	d102      	bne.n	801451c <f_mkdir+0xac>
 8014516:	2302      	movs	r3, #2
 8014518:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 801451c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801451e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014522:	d102      	bne.n	801452a <f_mkdir+0xba>
 8014524:	2301      	movs	r3, #1
 8014526:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 801452a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801452e:	2b00      	cmp	r3, #0
 8014530:	d106      	bne.n	8014540 <f_mkdir+0xd0>
 8014532:	68bb      	ldr	r3, [r7, #8]
 8014534:	4618      	mov	r0, r3
 8014536:	f7fd faff 	bl	8011b38 <sync_window>
 801453a:	4603      	mov	r3, r0
 801453c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8014540:	4b58      	ldr	r3, [pc, #352]	; (80146a4 <f_mkdir+0x234>)
 8014542:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8014544:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014548:	2b00      	cmp	r3, #0
 801454a:	d16c      	bne.n	8014626 <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 801454c:	68bb      	ldr	r3, [r7, #8]
 801454e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014550:	4618      	mov	r0, r3
 8014552:	f7fd fbd3 	bl	8011cfc <clust2sect>
 8014556:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8014558:	68bb      	ldr	r3, [r7, #8]
 801455a:	3338      	adds	r3, #56	; 0x38
 801455c:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 801455e:	68bb      	ldr	r3, [r7, #8]
 8014560:	899b      	ldrh	r3, [r3, #12]
 8014562:	461a      	mov	r2, r3
 8014564:	2100      	movs	r1, #0
 8014566:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014568:	f7fd f91d 	bl	80117a6 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 801456c:	220b      	movs	r2, #11
 801456e:	2120      	movs	r1, #32
 8014570:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014572:	f7fd f918 	bl	80117a6 <mem_set>
					dir[DIR_Name] = '.';
 8014576:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014578:	222e      	movs	r2, #46	; 0x2e
 801457a:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 801457c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801457e:	330b      	adds	r3, #11
 8014580:	2210      	movs	r2, #16
 8014582:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8014584:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014586:	3316      	adds	r3, #22
 8014588:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801458a:	4618      	mov	r0, r3
 801458c:	f7fd f8be 	bl	801170c <st_dword>
					st_clust(fs, dir, dcl);
 8014590:	68bb      	ldr	r3, [r7, #8]
 8014592:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014594:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014596:	4618      	mov	r0, r3
 8014598:	f7fe f8b0 	bl	80126fc <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 801459c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801459e:	3320      	adds	r3, #32
 80145a0:	2220      	movs	r2, #32
 80145a2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80145a4:	4618      	mov	r0, r3
 80145a6:	f7fd f8dd 	bl	8011764 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 80145aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80145ac:	3321      	adds	r3, #33	; 0x21
 80145ae:	222e      	movs	r2, #46	; 0x2e
 80145b0:	701a      	strb	r2, [r3, #0]
 80145b2:	697b      	ldr	r3, [r7, #20]
 80145b4:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 80145b6:	68bb      	ldr	r3, [r7, #8]
 80145b8:	781b      	ldrb	r3, [r3, #0]
 80145ba:	2b03      	cmp	r3, #3
 80145bc:	d106      	bne.n	80145cc <f_mkdir+0x15c>
 80145be:	68bb      	ldr	r3, [r7, #8]
 80145c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80145c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80145c4:	429a      	cmp	r2, r3
 80145c6:	d101      	bne.n	80145cc <f_mkdir+0x15c>
 80145c8:	2300      	movs	r3, #0
 80145ca:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 80145cc:	68b8      	ldr	r0, [r7, #8]
 80145ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80145d0:	3320      	adds	r3, #32
 80145d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80145d4:	4619      	mov	r1, r3
 80145d6:	f7fe f891 	bl	80126fc <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80145da:	68bb      	ldr	r3, [r7, #8]
 80145dc:	895b      	ldrh	r3, [r3, #10]
 80145de:	653b      	str	r3, [r7, #80]	; 0x50
 80145e0:	e01c      	b.n	801461c <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 80145e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80145e4:	1c5a      	adds	r2, r3, #1
 80145e6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80145e8:	68ba      	ldr	r2, [r7, #8]
 80145ea:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 80145ec:	68bb      	ldr	r3, [r7, #8]
 80145ee:	2201      	movs	r2, #1
 80145f0:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 80145f2:	68bb      	ldr	r3, [r7, #8]
 80145f4:	4618      	mov	r0, r3
 80145f6:	f7fd fa9f 	bl	8011b38 <sync_window>
 80145fa:	4603      	mov	r3, r0
 80145fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8014600:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014604:	2b00      	cmp	r3, #0
 8014606:	d10d      	bne.n	8014624 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 8014608:	68bb      	ldr	r3, [r7, #8]
 801460a:	899b      	ldrh	r3, [r3, #12]
 801460c:	461a      	mov	r2, r3
 801460e:	2100      	movs	r1, #0
 8014610:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014612:	f7fd f8c8 	bl	80117a6 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8014616:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014618:	3b01      	subs	r3, #1
 801461a:	653b      	str	r3, [r7, #80]	; 0x50
 801461c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801461e:	2b00      	cmp	r3, #0
 8014620:	d1df      	bne.n	80145e2 <f_mkdir+0x172>
 8014622:	e000      	b.n	8014626 <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 8014624:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8014626:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801462a:	2b00      	cmp	r3, #0
 801462c:	d107      	bne.n	801463e <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 801462e:	f107 030c 	add.w	r3, r7, #12
 8014632:	4618      	mov	r0, r3
 8014634:	f7fe f934 	bl	80128a0 <dir_register>
 8014638:	4603      	mov	r3, r0
 801463a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 801463e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014642:	2b00      	cmp	r3, #0
 8014644:	d120      	bne.n	8014688 <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8014646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014648:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801464a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801464c:	3316      	adds	r3, #22
 801464e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014650:	4618      	mov	r0, r3
 8014652:	f7fd f85b 	bl	801170c <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8014656:	68bb      	ldr	r3, [r7, #8]
 8014658:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801465a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801465c:	4618      	mov	r0, r3
 801465e:	f7fe f84d 	bl	80126fc <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8014662:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014664:	330b      	adds	r3, #11
 8014666:	2210      	movs	r2, #16
 8014668:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801466a:	68bb      	ldr	r3, [r7, #8]
 801466c:	2201      	movs	r2, #1
 801466e:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8014670:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014674:	2b00      	cmp	r3, #0
 8014676:	d10e      	bne.n	8014696 <f_mkdir+0x226>
					res = sync_fs(fs);
 8014678:	68bb      	ldr	r3, [r7, #8]
 801467a:	4618      	mov	r0, r3
 801467c:	f7fd face 	bl	8011c1c <sync_fs>
 8014680:	4603      	mov	r3, r0
 8014682:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8014686:	e006      	b.n	8014696 <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8014688:	f107 030c 	add.w	r3, r7, #12
 801468c:	2200      	movs	r2, #0
 801468e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014690:	4618      	mov	r0, r3
 8014692:	f7fd fd39 	bl	8012108 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8014696:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801469a:	4618      	mov	r0, r3
 801469c:	3758      	adds	r7, #88	; 0x58
 801469e:	46bd      	mov	sp, r7
 80146a0:	bd80      	pop	{r7, pc}
 80146a2:	bf00      	nop
 80146a4:	274a0000 	.word	0x274a0000

080146a8 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80146a8:	b580      	push	{r7, lr}
 80146aa:	b088      	sub	sp, #32
 80146ac:	af00      	add	r7, sp, #0
 80146ae:	60f8      	str	r0, [r7, #12]
 80146b0:	60b9      	str	r1, [r7, #8]
 80146b2:	607a      	str	r2, [r7, #4]
	int n = 0;
 80146b4:	2300      	movs	r3, #0
 80146b6:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80146b8:	68fb      	ldr	r3, [r7, #12]
 80146ba:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80146bc:	e017      	b.n	80146ee <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80146be:	f107 0310 	add.w	r3, r7, #16
 80146c2:	f107 0114 	add.w	r1, r7, #20
 80146c6:	2201      	movs	r2, #1
 80146c8:	6878      	ldr	r0, [r7, #4]
 80146ca:	f7ff f803 	bl	80136d4 <f_read>
		if (rc != 1) break;
 80146ce:	693b      	ldr	r3, [r7, #16]
 80146d0:	2b01      	cmp	r3, #1
 80146d2:	d112      	bne.n	80146fa <f_gets+0x52>
		c = s[0];
 80146d4:	7d3b      	ldrb	r3, [r7, #20]
 80146d6:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 80146d8:	69bb      	ldr	r3, [r7, #24]
 80146da:	1c5a      	adds	r2, r3, #1
 80146dc:	61ba      	str	r2, [r7, #24]
 80146de:	7dfa      	ldrb	r2, [r7, #23]
 80146e0:	701a      	strb	r2, [r3, #0]
		n++;
 80146e2:	69fb      	ldr	r3, [r7, #28]
 80146e4:	3301      	adds	r3, #1
 80146e6:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 80146e8:	7dfb      	ldrb	r3, [r7, #23]
 80146ea:	2b0a      	cmp	r3, #10
 80146ec:	d007      	beq.n	80146fe <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80146ee:	68bb      	ldr	r3, [r7, #8]
 80146f0:	3b01      	subs	r3, #1
 80146f2:	69fa      	ldr	r2, [r7, #28]
 80146f4:	429a      	cmp	r2, r3
 80146f6:	dbe2      	blt.n	80146be <f_gets+0x16>
 80146f8:	e002      	b.n	8014700 <f_gets+0x58>
		if (rc != 1) break;
 80146fa:	bf00      	nop
 80146fc:	e000      	b.n	8014700 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 80146fe:	bf00      	nop
	}
	*p = 0;
 8014700:	69bb      	ldr	r3, [r7, #24]
 8014702:	2200      	movs	r2, #0
 8014704:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8014706:	69fb      	ldr	r3, [r7, #28]
 8014708:	2b00      	cmp	r3, #0
 801470a:	d001      	beq.n	8014710 <f_gets+0x68>
 801470c:	68fb      	ldr	r3, [r7, #12]
 801470e:	e000      	b.n	8014712 <f_gets+0x6a>
 8014710:	2300      	movs	r3, #0
}
 8014712:	4618      	mov	r0, r3
 8014714:	3720      	adds	r7, #32
 8014716:	46bd      	mov	sp, r7
 8014718:	bd80      	pop	{r7, pc}
	...

0801471c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801471c:	b480      	push	{r7}
 801471e:	b087      	sub	sp, #28
 8014720:	af00      	add	r7, sp, #0
 8014722:	60f8      	str	r0, [r7, #12]
 8014724:	60b9      	str	r1, [r7, #8]
 8014726:	4613      	mov	r3, r2
 8014728:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801472a:	2301      	movs	r3, #1
 801472c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801472e:	2300      	movs	r3, #0
 8014730:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014732:	4b1f      	ldr	r3, [pc, #124]	; (80147b0 <FATFS_LinkDriverEx+0x94>)
 8014734:	7a5b      	ldrb	r3, [r3, #9]
 8014736:	b2db      	uxtb	r3, r3
 8014738:	2b00      	cmp	r3, #0
 801473a:	d131      	bne.n	80147a0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801473c:	4b1c      	ldr	r3, [pc, #112]	; (80147b0 <FATFS_LinkDriverEx+0x94>)
 801473e:	7a5b      	ldrb	r3, [r3, #9]
 8014740:	b2db      	uxtb	r3, r3
 8014742:	461a      	mov	r2, r3
 8014744:	4b1a      	ldr	r3, [pc, #104]	; (80147b0 <FATFS_LinkDriverEx+0x94>)
 8014746:	2100      	movs	r1, #0
 8014748:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801474a:	4b19      	ldr	r3, [pc, #100]	; (80147b0 <FATFS_LinkDriverEx+0x94>)
 801474c:	7a5b      	ldrb	r3, [r3, #9]
 801474e:	b2db      	uxtb	r3, r3
 8014750:	4a17      	ldr	r2, [pc, #92]	; (80147b0 <FATFS_LinkDriverEx+0x94>)
 8014752:	009b      	lsls	r3, r3, #2
 8014754:	4413      	add	r3, r2
 8014756:	68fa      	ldr	r2, [r7, #12]
 8014758:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801475a:	4b15      	ldr	r3, [pc, #84]	; (80147b0 <FATFS_LinkDriverEx+0x94>)
 801475c:	7a5b      	ldrb	r3, [r3, #9]
 801475e:	b2db      	uxtb	r3, r3
 8014760:	461a      	mov	r2, r3
 8014762:	4b13      	ldr	r3, [pc, #76]	; (80147b0 <FATFS_LinkDriverEx+0x94>)
 8014764:	4413      	add	r3, r2
 8014766:	79fa      	ldrb	r2, [r7, #7]
 8014768:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801476a:	4b11      	ldr	r3, [pc, #68]	; (80147b0 <FATFS_LinkDriverEx+0x94>)
 801476c:	7a5b      	ldrb	r3, [r3, #9]
 801476e:	b2db      	uxtb	r3, r3
 8014770:	1c5a      	adds	r2, r3, #1
 8014772:	b2d1      	uxtb	r1, r2
 8014774:	4a0e      	ldr	r2, [pc, #56]	; (80147b0 <FATFS_LinkDriverEx+0x94>)
 8014776:	7251      	strb	r1, [r2, #9]
 8014778:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801477a:	7dbb      	ldrb	r3, [r7, #22]
 801477c:	3330      	adds	r3, #48	; 0x30
 801477e:	b2da      	uxtb	r2, r3
 8014780:	68bb      	ldr	r3, [r7, #8]
 8014782:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014784:	68bb      	ldr	r3, [r7, #8]
 8014786:	3301      	adds	r3, #1
 8014788:	223a      	movs	r2, #58	; 0x3a
 801478a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801478c:	68bb      	ldr	r3, [r7, #8]
 801478e:	3302      	adds	r3, #2
 8014790:	222f      	movs	r2, #47	; 0x2f
 8014792:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014794:	68bb      	ldr	r3, [r7, #8]
 8014796:	3303      	adds	r3, #3
 8014798:	2200      	movs	r2, #0
 801479a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801479c:	2300      	movs	r3, #0
 801479e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80147a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80147a2:	4618      	mov	r0, r3
 80147a4:	371c      	adds	r7, #28
 80147a6:	46bd      	mov	sp, r7
 80147a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ac:	4770      	bx	lr
 80147ae:	bf00      	nop
 80147b0:	200422f4 	.word	0x200422f4

080147b4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80147b4:	b580      	push	{r7, lr}
 80147b6:	b082      	sub	sp, #8
 80147b8:	af00      	add	r7, sp, #0
 80147ba:	6078      	str	r0, [r7, #4]
 80147bc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80147be:	2200      	movs	r2, #0
 80147c0:	6839      	ldr	r1, [r7, #0]
 80147c2:	6878      	ldr	r0, [r7, #4]
 80147c4:	f7ff ffaa 	bl	801471c <FATFS_LinkDriverEx>
 80147c8:	4603      	mov	r3, r0
}
 80147ca:	4618      	mov	r0, r3
 80147cc:	3708      	adds	r7, #8
 80147ce:	46bd      	mov	sp, r7
 80147d0:	bd80      	pop	{r7, pc}

080147d2 <__cxa_guard_acquire>:
 80147d2:	6803      	ldr	r3, [r0, #0]
 80147d4:	07db      	lsls	r3, r3, #31
 80147d6:	d406      	bmi.n	80147e6 <__cxa_guard_acquire+0x14>
 80147d8:	7843      	ldrb	r3, [r0, #1]
 80147da:	b103      	cbz	r3, 80147de <__cxa_guard_acquire+0xc>
 80147dc:	deff      	udf	#255	; 0xff
 80147de:	2301      	movs	r3, #1
 80147e0:	7043      	strb	r3, [r0, #1]
 80147e2:	4618      	mov	r0, r3
 80147e4:	4770      	bx	lr
 80147e6:	2000      	movs	r0, #0
 80147e8:	4770      	bx	lr

080147ea <__cxa_guard_release>:
 80147ea:	2301      	movs	r3, #1
 80147ec:	6003      	str	r3, [r0, #0]
 80147ee:	4770      	bx	lr

080147f0 <cos>:
 80147f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80147f2:	ec51 0b10 	vmov	r0, r1, d0
 80147f6:	4a1e      	ldr	r2, [pc, #120]	; (8014870 <cos+0x80>)
 80147f8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80147fc:	4293      	cmp	r3, r2
 80147fe:	dc06      	bgt.n	801480e <cos+0x1e>
 8014800:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8014868 <cos+0x78>
 8014804:	f000 fa74 	bl	8014cf0 <__kernel_cos>
 8014808:	ec51 0b10 	vmov	r0, r1, d0
 801480c:	e007      	b.n	801481e <cos+0x2e>
 801480e:	4a19      	ldr	r2, [pc, #100]	; (8014874 <cos+0x84>)
 8014810:	4293      	cmp	r3, r2
 8014812:	dd09      	ble.n	8014828 <cos+0x38>
 8014814:	ee10 2a10 	vmov	r2, s0
 8014818:	460b      	mov	r3, r1
 801481a:	f7eb fd4d 	bl	80002b8 <__aeabi_dsub>
 801481e:	ec41 0b10 	vmov	d0, r0, r1
 8014822:	b005      	add	sp, #20
 8014824:	f85d fb04 	ldr.w	pc, [sp], #4
 8014828:	4668      	mov	r0, sp
 801482a:	f000 f86d 	bl	8014908 <__ieee754_rem_pio2>
 801482e:	f000 0003 	and.w	r0, r0, #3
 8014832:	2801      	cmp	r0, #1
 8014834:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014838:	ed9d 0b00 	vldr	d0, [sp]
 801483c:	d007      	beq.n	801484e <cos+0x5e>
 801483e:	2802      	cmp	r0, #2
 8014840:	d00e      	beq.n	8014860 <cos+0x70>
 8014842:	2800      	cmp	r0, #0
 8014844:	d0de      	beq.n	8014804 <cos+0x14>
 8014846:	2001      	movs	r0, #1
 8014848:	f000 fe5a 	bl	8015500 <__kernel_sin>
 801484c:	e7dc      	b.n	8014808 <cos+0x18>
 801484e:	f000 fe57 	bl	8015500 <__kernel_sin>
 8014852:	ec53 2b10 	vmov	r2, r3, d0
 8014856:	ee10 0a10 	vmov	r0, s0
 801485a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801485e:	e7de      	b.n	801481e <cos+0x2e>
 8014860:	f000 fa46 	bl	8014cf0 <__kernel_cos>
 8014864:	e7f5      	b.n	8014852 <cos+0x62>
 8014866:	bf00      	nop
	...
 8014870:	3fe921fb 	.word	0x3fe921fb
 8014874:	7fefffff 	.word	0x7fefffff

08014878 <sin>:
 8014878:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801487a:	ec51 0b10 	vmov	r0, r1, d0
 801487e:	4a20      	ldr	r2, [pc, #128]	; (8014900 <sin+0x88>)
 8014880:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014884:	4293      	cmp	r3, r2
 8014886:	dc07      	bgt.n	8014898 <sin+0x20>
 8014888:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80148f8 <sin+0x80>
 801488c:	2000      	movs	r0, #0
 801488e:	f000 fe37 	bl	8015500 <__kernel_sin>
 8014892:	ec51 0b10 	vmov	r0, r1, d0
 8014896:	e007      	b.n	80148a8 <sin+0x30>
 8014898:	4a1a      	ldr	r2, [pc, #104]	; (8014904 <sin+0x8c>)
 801489a:	4293      	cmp	r3, r2
 801489c:	dd09      	ble.n	80148b2 <sin+0x3a>
 801489e:	ee10 2a10 	vmov	r2, s0
 80148a2:	460b      	mov	r3, r1
 80148a4:	f7eb fd08 	bl	80002b8 <__aeabi_dsub>
 80148a8:	ec41 0b10 	vmov	d0, r0, r1
 80148ac:	b005      	add	sp, #20
 80148ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80148b2:	4668      	mov	r0, sp
 80148b4:	f000 f828 	bl	8014908 <__ieee754_rem_pio2>
 80148b8:	f000 0003 	and.w	r0, r0, #3
 80148bc:	2801      	cmp	r0, #1
 80148be:	ed9d 1b02 	vldr	d1, [sp, #8]
 80148c2:	ed9d 0b00 	vldr	d0, [sp]
 80148c6:	d004      	beq.n	80148d2 <sin+0x5a>
 80148c8:	2802      	cmp	r0, #2
 80148ca:	d005      	beq.n	80148d8 <sin+0x60>
 80148cc:	b970      	cbnz	r0, 80148ec <sin+0x74>
 80148ce:	2001      	movs	r0, #1
 80148d0:	e7dd      	b.n	801488e <sin+0x16>
 80148d2:	f000 fa0d 	bl	8014cf0 <__kernel_cos>
 80148d6:	e7dc      	b.n	8014892 <sin+0x1a>
 80148d8:	2001      	movs	r0, #1
 80148da:	f000 fe11 	bl	8015500 <__kernel_sin>
 80148de:	ec53 2b10 	vmov	r2, r3, d0
 80148e2:	ee10 0a10 	vmov	r0, s0
 80148e6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80148ea:	e7dd      	b.n	80148a8 <sin+0x30>
 80148ec:	f000 fa00 	bl	8014cf0 <__kernel_cos>
 80148f0:	e7f5      	b.n	80148de <sin+0x66>
 80148f2:	bf00      	nop
 80148f4:	f3af 8000 	nop.w
	...
 8014900:	3fe921fb 	.word	0x3fe921fb
 8014904:	7fefffff 	.word	0x7fefffff

08014908 <__ieee754_rem_pio2>:
 8014908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801490c:	ec57 6b10 	vmov	r6, r7, d0
 8014910:	4bc3      	ldr	r3, [pc, #780]	; (8014c20 <__ieee754_rem_pio2+0x318>)
 8014912:	b08d      	sub	sp, #52	; 0x34
 8014914:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8014918:	4598      	cmp	r8, r3
 801491a:	4604      	mov	r4, r0
 801491c:	9704      	str	r7, [sp, #16]
 801491e:	dc07      	bgt.n	8014930 <__ieee754_rem_pio2+0x28>
 8014920:	2200      	movs	r2, #0
 8014922:	2300      	movs	r3, #0
 8014924:	ed84 0b00 	vstr	d0, [r4]
 8014928:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801492c:	2500      	movs	r5, #0
 801492e:	e027      	b.n	8014980 <__ieee754_rem_pio2+0x78>
 8014930:	4bbc      	ldr	r3, [pc, #752]	; (8014c24 <__ieee754_rem_pio2+0x31c>)
 8014932:	4598      	cmp	r8, r3
 8014934:	dc75      	bgt.n	8014a22 <__ieee754_rem_pio2+0x11a>
 8014936:	9b04      	ldr	r3, [sp, #16]
 8014938:	4dbb      	ldr	r5, [pc, #748]	; (8014c28 <__ieee754_rem_pio2+0x320>)
 801493a:	2b00      	cmp	r3, #0
 801493c:	ee10 0a10 	vmov	r0, s0
 8014940:	a3a9      	add	r3, pc, #676	; (adr r3, 8014be8 <__ieee754_rem_pio2+0x2e0>)
 8014942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014946:	4639      	mov	r1, r7
 8014948:	dd36      	ble.n	80149b8 <__ieee754_rem_pio2+0xb0>
 801494a:	f7eb fcb5 	bl	80002b8 <__aeabi_dsub>
 801494e:	45a8      	cmp	r8, r5
 8014950:	4606      	mov	r6, r0
 8014952:	460f      	mov	r7, r1
 8014954:	d018      	beq.n	8014988 <__ieee754_rem_pio2+0x80>
 8014956:	a3a6      	add	r3, pc, #664	; (adr r3, 8014bf0 <__ieee754_rem_pio2+0x2e8>)
 8014958:	e9d3 2300 	ldrd	r2, r3, [r3]
 801495c:	f7eb fcac 	bl	80002b8 <__aeabi_dsub>
 8014960:	4602      	mov	r2, r0
 8014962:	460b      	mov	r3, r1
 8014964:	e9c4 2300 	strd	r2, r3, [r4]
 8014968:	4630      	mov	r0, r6
 801496a:	4639      	mov	r1, r7
 801496c:	f7eb fca4 	bl	80002b8 <__aeabi_dsub>
 8014970:	a39f      	add	r3, pc, #636	; (adr r3, 8014bf0 <__ieee754_rem_pio2+0x2e8>)
 8014972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014976:	f7eb fc9f 	bl	80002b8 <__aeabi_dsub>
 801497a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801497e:	2501      	movs	r5, #1
 8014980:	4628      	mov	r0, r5
 8014982:	b00d      	add	sp, #52	; 0x34
 8014984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014988:	a39b      	add	r3, pc, #620	; (adr r3, 8014bf8 <__ieee754_rem_pio2+0x2f0>)
 801498a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801498e:	f7eb fc93 	bl	80002b8 <__aeabi_dsub>
 8014992:	a39b      	add	r3, pc, #620	; (adr r3, 8014c00 <__ieee754_rem_pio2+0x2f8>)
 8014994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014998:	4606      	mov	r6, r0
 801499a:	460f      	mov	r7, r1
 801499c:	f7eb fc8c 	bl	80002b8 <__aeabi_dsub>
 80149a0:	4602      	mov	r2, r0
 80149a2:	460b      	mov	r3, r1
 80149a4:	e9c4 2300 	strd	r2, r3, [r4]
 80149a8:	4630      	mov	r0, r6
 80149aa:	4639      	mov	r1, r7
 80149ac:	f7eb fc84 	bl	80002b8 <__aeabi_dsub>
 80149b0:	a393      	add	r3, pc, #588	; (adr r3, 8014c00 <__ieee754_rem_pio2+0x2f8>)
 80149b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149b6:	e7de      	b.n	8014976 <__ieee754_rem_pio2+0x6e>
 80149b8:	f7eb fc80 	bl	80002bc <__adddf3>
 80149bc:	45a8      	cmp	r8, r5
 80149be:	4606      	mov	r6, r0
 80149c0:	460f      	mov	r7, r1
 80149c2:	d016      	beq.n	80149f2 <__ieee754_rem_pio2+0xea>
 80149c4:	a38a      	add	r3, pc, #552	; (adr r3, 8014bf0 <__ieee754_rem_pio2+0x2e8>)
 80149c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149ca:	f7eb fc77 	bl	80002bc <__adddf3>
 80149ce:	4602      	mov	r2, r0
 80149d0:	460b      	mov	r3, r1
 80149d2:	e9c4 2300 	strd	r2, r3, [r4]
 80149d6:	4630      	mov	r0, r6
 80149d8:	4639      	mov	r1, r7
 80149da:	f7eb fc6d 	bl	80002b8 <__aeabi_dsub>
 80149de:	a384      	add	r3, pc, #528	; (adr r3, 8014bf0 <__ieee754_rem_pio2+0x2e8>)
 80149e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149e4:	f7eb fc6a 	bl	80002bc <__adddf3>
 80149e8:	f04f 35ff 	mov.w	r5, #4294967295
 80149ec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80149f0:	e7c6      	b.n	8014980 <__ieee754_rem_pio2+0x78>
 80149f2:	a381      	add	r3, pc, #516	; (adr r3, 8014bf8 <__ieee754_rem_pio2+0x2f0>)
 80149f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149f8:	f7eb fc60 	bl	80002bc <__adddf3>
 80149fc:	a380      	add	r3, pc, #512	; (adr r3, 8014c00 <__ieee754_rem_pio2+0x2f8>)
 80149fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a02:	4606      	mov	r6, r0
 8014a04:	460f      	mov	r7, r1
 8014a06:	f7eb fc59 	bl	80002bc <__adddf3>
 8014a0a:	4602      	mov	r2, r0
 8014a0c:	460b      	mov	r3, r1
 8014a0e:	e9c4 2300 	strd	r2, r3, [r4]
 8014a12:	4630      	mov	r0, r6
 8014a14:	4639      	mov	r1, r7
 8014a16:	f7eb fc4f 	bl	80002b8 <__aeabi_dsub>
 8014a1a:	a379      	add	r3, pc, #484	; (adr r3, 8014c00 <__ieee754_rem_pio2+0x2f8>)
 8014a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a20:	e7e0      	b.n	80149e4 <__ieee754_rem_pio2+0xdc>
 8014a22:	4b82      	ldr	r3, [pc, #520]	; (8014c2c <__ieee754_rem_pio2+0x324>)
 8014a24:	4598      	cmp	r8, r3
 8014a26:	f300 80d0 	bgt.w	8014bca <__ieee754_rem_pio2+0x2c2>
 8014a2a:	f000 fe23 	bl	8015674 <fabs>
 8014a2e:	ec57 6b10 	vmov	r6, r7, d0
 8014a32:	ee10 0a10 	vmov	r0, s0
 8014a36:	a374      	add	r3, pc, #464	; (adr r3, 8014c08 <__ieee754_rem_pio2+0x300>)
 8014a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a3c:	4639      	mov	r1, r7
 8014a3e:	f7eb fdf3 	bl	8000628 <__aeabi_dmul>
 8014a42:	2200      	movs	r2, #0
 8014a44:	4b7a      	ldr	r3, [pc, #488]	; (8014c30 <__ieee754_rem_pio2+0x328>)
 8014a46:	f7eb fc39 	bl	80002bc <__adddf3>
 8014a4a:	f7ec f89d 	bl	8000b88 <__aeabi_d2iz>
 8014a4e:	4605      	mov	r5, r0
 8014a50:	f7eb fd80 	bl	8000554 <__aeabi_i2d>
 8014a54:	a364      	add	r3, pc, #400	; (adr r3, 8014be8 <__ieee754_rem_pio2+0x2e0>)
 8014a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014a5e:	f7eb fde3 	bl	8000628 <__aeabi_dmul>
 8014a62:	4602      	mov	r2, r0
 8014a64:	460b      	mov	r3, r1
 8014a66:	4630      	mov	r0, r6
 8014a68:	4639      	mov	r1, r7
 8014a6a:	f7eb fc25 	bl	80002b8 <__aeabi_dsub>
 8014a6e:	a360      	add	r3, pc, #384	; (adr r3, 8014bf0 <__ieee754_rem_pio2+0x2e8>)
 8014a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a74:	4682      	mov	sl, r0
 8014a76:	468b      	mov	fp, r1
 8014a78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014a7c:	f7eb fdd4 	bl	8000628 <__aeabi_dmul>
 8014a80:	2d1f      	cmp	r5, #31
 8014a82:	4606      	mov	r6, r0
 8014a84:	460f      	mov	r7, r1
 8014a86:	dc0c      	bgt.n	8014aa2 <__ieee754_rem_pio2+0x19a>
 8014a88:	1e6a      	subs	r2, r5, #1
 8014a8a:	4b6a      	ldr	r3, [pc, #424]	; (8014c34 <__ieee754_rem_pio2+0x32c>)
 8014a8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014a90:	4543      	cmp	r3, r8
 8014a92:	d006      	beq.n	8014aa2 <__ieee754_rem_pio2+0x19a>
 8014a94:	4632      	mov	r2, r6
 8014a96:	463b      	mov	r3, r7
 8014a98:	4650      	mov	r0, sl
 8014a9a:	4659      	mov	r1, fp
 8014a9c:	f7eb fc0c 	bl	80002b8 <__aeabi_dsub>
 8014aa0:	e00e      	b.n	8014ac0 <__ieee754_rem_pio2+0x1b8>
 8014aa2:	4632      	mov	r2, r6
 8014aa4:	463b      	mov	r3, r7
 8014aa6:	4650      	mov	r0, sl
 8014aa8:	4659      	mov	r1, fp
 8014aaa:	f7eb fc05 	bl	80002b8 <__aeabi_dsub>
 8014aae:	ea4f 5328 	mov.w	r3, r8, asr #20
 8014ab2:	9305      	str	r3, [sp, #20]
 8014ab4:	9a05      	ldr	r2, [sp, #20]
 8014ab6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014aba:	1ad3      	subs	r3, r2, r3
 8014abc:	2b10      	cmp	r3, #16
 8014abe:	dc02      	bgt.n	8014ac6 <__ieee754_rem_pio2+0x1be>
 8014ac0:	e9c4 0100 	strd	r0, r1, [r4]
 8014ac4:	e039      	b.n	8014b3a <__ieee754_rem_pio2+0x232>
 8014ac6:	a34c      	add	r3, pc, #304	; (adr r3, 8014bf8 <__ieee754_rem_pio2+0x2f0>)
 8014ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014acc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ad0:	f7eb fdaa 	bl	8000628 <__aeabi_dmul>
 8014ad4:	4606      	mov	r6, r0
 8014ad6:	460f      	mov	r7, r1
 8014ad8:	4602      	mov	r2, r0
 8014ada:	460b      	mov	r3, r1
 8014adc:	4650      	mov	r0, sl
 8014ade:	4659      	mov	r1, fp
 8014ae0:	f7eb fbea 	bl	80002b8 <__aeabi_dsub>
 8014ae4:	4602      	mov	r2, r0
 8014ae6:	460b      	mov	r3, r1
 8014ae8:	4680      	mov	r8, r0
 8014aea:	4689      	mov	r9, r1
 8014aec:	4650      	mov	r0, sl
 8014aee:	4659      	mov	r1, fp
 8014af0:	f7eb fbe2 	bl	80002b8 <__aeabi_dsub>
 8014af4:	4632      	mov	r2, r6
 8014af6:	463b      	mov	r3, r7
 8014af8:	f7eb fbde 	bl	80002b8 <__aeabi_dsub>
 8014afc:	a340      	add	r3, pc, #256	; (adr r3, 8014c00 <__ieee754_rem_pio2+0x2f8>)
 8014afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b02:	4606      	mov	r6, r0
 8014b04:	460f      	mov	r7, r1
 8014b06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014b0a:	f7eb fd8d 	bl	8000628 <__aeabi_dmul>
 8014b0e:	4632      	mov	r2, r6
 8014b10:	463b      	mov	r3, r7
 8014b12:	f7eb fbd1 	bl	80002b8 <__aeabi_dsub>
 8014b16:	4602      	mov	r2, r0
 8014b18:	460b      	mov	r3, r1
 8014b1a:	4606      	mov	r6, r0
 8014b1c:	460f      	mov	r7, r1
 8014b1e:	4640      	mov	r0, r8
 8014b20:	4649      	mov	r1, r9
 8014b22:	f7eb fbc9 	bl	80002b8 <__aeabi_dsub>
 8014b26:	9a05      	ldr	r2, [sp, #20]
 8014b28:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014b2c:	1ad3      	subs	r3, r2, r3
 8014b2e:	2b31      	cmp	r3, #49	; 0x31
 8014b30:	dc20      	bgt.n	8014b74 <__ieee754_rem_pio2+0x26c>
 8014b32:	e9c4 0100 	strd	r0, r1, [r4]
 8014b36:	46c2      	mov	sl, r8
 8014b38:	46cb      	mov	fp, r9
 8014b3a:	e9d4 8900 	ldrd	r8, r9, [r4]
 8014b3e:	4650      	mov	r0, sl
 8014b40:	4642      	mov	r2, r8
 8014b42:	464b      	mov	r3, r9
 8014b44:	4659      	mov	r1, fp
 8014b46:	f7eb fbb7 	bl	80002b8 <__aeabi_dsub>
 8014b4a:	463b      	mov	r3, r7
 8014b4c:	4632      	mov	r2, r6
 8014b4e:	f7eb fbb3 	bl	80002b8 <__aeabi_dsub>
 8014b52:	9b04      	ldr	r3, [sp, #16]
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014b5a:	f6bf af11 	bge.w	8014980 <__ieee754_rem_pio2+0x78>
 8014b5e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8014b62:	6063      	str	r3, [r4, #4]
 8014b64:	f8c4 8000 	str.w	r8, [r4]
 8014b68:	60a0      	str	r0, [r4, #8]
 8014b6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014b6e:	60e3      	str	r3, [r4, #12]
 8014b70:	426d      	negs	r5, r5
 8014b72:	e705      	b.n	8014980 <__ieee754_rem_pio2+0x78>
 8014b74:	a326      	add	r3, pc, #152	; (adr r3, 8014c10 <__ieee754_rem_pio2+0x308>)
 8014b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014b7e:	f7eb fd53 	bl	8000628 <__aeabi_dmul>
 8014b82:	4606      	mov	r6, r0
 8014b84:	460f      	mov	r7, r1
 8014b86:	4602      	mov	r2, r0
 8014b88:	460b      	mov	r3, r1
 8014b8a:	4640      	mov	r0, r8
 8014b8c:	4649      	mov	r1, r9
 8014b8e:	f7eb fb93 	bl	80002b8 <__aeabi_dsub>
 8014b92:	4602      	mov	r2, r0
 8014b94:	460b      	mov	r3, r1
 8014b96:	4682      	mov	sl, r0
 8014b98:	468b      	mov	fp, r1
 8014b9a:	4640      	mov	r0, r8
 8014b9c:	4649      	mov	r1, r9
 8014b9e:	f7eb fb8b 	bl	80002b8 <__aeabi_dsub>
 8014ba2:	4632      	mov	r2, r6
 8014ba4:	463b      	mov	r3, r7
 8014ba6:	f7eb fb87 	bl	80002b8 <__aeabi_dsub>
 8014baa:	a31b      	add	r3, pc, #108	; (adr r3, 8014c18 <__ieee754_rem_pio2+0x310>)
 8014bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bb0:	4606      	mov	r6, r0
 8014bb2:	460f      	mov	r7, r1
 8014bb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014bb8:	f7eb fd36 	bl	8000628 <__aeabi_dmul>
 8014bbc:	4632      	mov	r2, r6
 8014bbe:	463b      	mov	r3, r7
 8014bc0:	f7eb fb7a 	bl	80002b8 <__aeabi_dsub>
 8014bc4:	4606      	mov	r6, r0
 8014bc6:	460f      	mov	r7, r1
 8014bc8:	e764      	b.n	8014a94 <__ieee754_rem_pio2+0x18c>
 8014bca:	4b1b      	ldr	r3, [pc, #108]	; (8014c38 <__ieee754_rem_pio2+0x330>)
 8014bcc:	4598      	cmp	r8, r3
 8014bce:	dd35      	ble.n	8014c3c <__ieee754_rem_pio2+0x334>
 8014bd0:	ee10 2a10 	vmov	r2, s0
 8014bd4:	463b      	mov	r3, r7
 8014bd6:	4630      	mov	r0, r6
 8014bd8:	4639      	mov	r1, r7
 8014bda:	f7eb fb6d 	bl	80002b8 <__aeabi_dsub>
 8014bde:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014be2:	e9c4 0100 	strd	r0, r1, [r4]
 8014be6:	e6a1      	b.n	801492c <__ieee754_rem_pio2+0x24>
 8014be8:	54400000 	.word	0x54400000
 8014bec:	3ff921fb 	.word	0x3ff921fb
 8014bf0:	1a626331 	.word	0x1a626331
 8014bf4:	3dd0b461 	.word	0x3dd0b461
 8014bf8:	1a600000 	.word	0x1a600000
 8014bfc:	3dd0b461 	.word	0x3dd0b461
 8014c00:	2e037073 	.word	0x2e037073
 8014c04:	3ba3198a 	.word	0x3ba3198a
 8014c08:	6dc9c883 	.word	0x6dc9c883
 8014c0c:	3fe45f30 	.word	0x3fe45f30
 8014c10:	2e000000 	.word	0x2e000000
 8014c14:	3ba3198a 	.word	0x3ba3198a
 8014c18:	252049c1 	.word	0x252049c1
 8014c1c:	397b839a 	.word	0x397b839a
 8014c20:	3fe921fb 	.word	0x3fe921fb
 8014c24:	4002d97b 	.word	0x4002d97b
 8014c28:	3ff921fb 	.word	0x3ff921fb
 8014c2c:	413921fb 	.word	0x413921fb
 8014c30:	3fe00000 	.word	0x3fe00000
 8014c34:	0801a19c 	.word	0x0801a19c
 8014c38:	7fefffff 	.word	0x7fefffff
 8014c3c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8014c40:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8014c44:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8014c48:	4630      	mov	r0, r6
 8014c4a:	460f      	mov	r7, r1
 8014c4c:	f7eb ff9c 	bl	8000b88 <__aeabi_d2iz>
 8014c50:	f7eb fc80 	bl	8000554 <__aeabi_i2d>
 8014c54:	4602      	mov	r2, r0
 8014c56:	460b      	mov	r3, r1
 8014c58:	4630      	mov	r0, r6
 8014c5a:	4639      	mov	r1, r7
 8014c5c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014c60:	f7eb fb2a 	bl	80002b8 <__aeabi_dsub>
 8014c64:	2200      	movs	r2, #0
 8014c66:	4b1f      	ldr	r3, [pc, #124]	; (8014ce4 <__ieee754_rem_pio2+0x3dc>)
 8014c68:	f7eb fcde 	bl	8000628 <__aeabi_dmul>
 8014c6c:	460f      	mov	r7, r1
 8014c6e:	4606      	mov	r6, r0
 8014c70:	f7eb ff8a 	bl	8000b88 <__aeabi_d2iz>
 8014c74:	f7eb fc6e 	bl	8000554 <__aeabi_i2d>
 8014c78:	4602      	mov	r2, r0
 8014c7a:	460b      	mov	r3, r1
 8014c7c:	4630      	mov	r0, r6
 8014c7e:	4639      	mov	r1, r7
 8014c80:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014c84:	f7eb fb18 	bl	80002b8 <__aeabi_dsub>
 8014c88:	2200      	movs	r2, #0
 8014c8a:	4b16      	ldr	r3, [pc, #88]	; (8014ce4 <__ieee754_rem_pio2+0x3dc>)
 8014c8c:	f7eb fccc 	bl	8000628 <__aeabi_dmul>
 8014c90:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014c94:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8014c98:	f04f 0803 	mov.w	r8, #3
 8014c9c:	2600      	movs	r6, #0
 8014c9e:	2700      	movs	r7, #0
 8014ca0:	4632      	mov	r2, r6
 8014ca2:	463b      	mov	r3, r7
 8014ca4:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8014ca8:	f108 3aff 	add.w	sl, r8, #4294967295
 8014cac:	f7eb ff24 	bl	8000af8 <__aeabi_dcmpeq>
 8014cb0:	b9b0      	cbnz	r0, 8014ce0 <__ieee754_rem_pio2+0x3d8>
 8014cb2:	4b0d      	ldr	r3, [pc, #52]	; (8014ce8 <__ieee754_rem_pio2+0x3e0>)
 8014cb4:	9301      	str	r3, [sp, #4]
 8014cb6:	2302      	movs	r3, #2
 8014cb8:	9300      	str	r3, [sp, #0]
 8014cba:	462a      	mov	r2, r5
 8014cbc:	4643      	mov	r3, r8
 8014cbe:	4621      	mov	r1, r4
 8014cc0:	a806      	add	r0, sp, #24
 8014cc2:	f000 f8dd 	bl	8014e80 <__kernel_rem_pio2>
 8014cc6:	9b04      	ldr	r3, [sp, #16]
 8014cc8:	2b00      	cmp	r3, #0
 8014cca:	4605      	mov	r5, r0
 8014ccc:	f6bf ae58 	bge.w	8014980 <__ieee754_rem_pio2+0x78>
 8014cd0:	6863      	ldr	r3, [r4, #4]
 8014cd2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014cd6:	6063      	str	r3, [r4, #4]
 8014cd8:	68e3      	ldr	r3, [r4, #12]
 8014cda:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014cde:	e746      	b.n	8014b6e <__ieee754_rem_pio2+0x266>
 8014ce0:	46d0      	mov	r8, sl
 8014ce2:	e7dd      	b.n	8014ca0 <__ieee754_rem_pio2+0x398>
 8014ce4:	41700000 	.word	0x41700000
 8014ce8:	0801a21c 	.word	0x0801a21c
 8014cec:	00000000 	.word	0x00000000

08014cf0 <__kernel_cos>:
 8014cf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cf4:	ec59 8b10 	vmov	r8, r9, d0
 8014cf8:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8014cfc:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8014d00:	ed2d 8b02 	vpush	{d8}
 8014d04:	eeb0 8a41 	vmov.f32	s16, s2
 8014d08:	eef0 8a61 	vmov.f32	s17, s3
 8014d0c:	da07      	bge.n	8014d1e <__kernel_cos+0x2e>
 8014d0e:	ee10 0a10 	vmov	r0, s0
 8014d12:	4649      	mov	r1, r9
 8014d14:	f7eb ff38 	bl	8000b88 <__aeabi_d2iz>
 8014d18:	2800      	cmp	r0, #0
 8014d1a:	f000 8089 	beq.w	8014e30 <__kernel_cos+0x140>
 8014d1e:	4642      	mov	r2, r8
 8014d20:	464b      	mov	r3, r9
 8014d22:	4640      	mov	r0, r8
 8014d24:	4649      	mov	r1, r9
 8014d26:	f7eb fc7f 	bl	8000628 <__aeabi_dmul>
 8014d2a:	2200      	movs	r2, #0
 8014d2c:	4b4e      	ldr	r3, [pc, #312]	; (8014e68 <__kernel_cos+0x178>)
 8014d2e:	4604      	mov	r4, r0
 8014d30:	460d      	mov	r5, r1
 8014d32:	f7eb fc79 	bl	8000628 <__aeabi_dmul>
 8014d36:	a340      	add	r3, pc, #256	; (adr r3, 8014e38 <__kernel_cos+0x148>)
 8014d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d3c:	4682      	mov	sl, r0
 8014d3e:	468b      	mov	fp, r1
 8014d40:	4620      	mov	r0, r4
 8014d42:	4629      	mov	r1, r5
 8014d44:	f7eb fc70 	bl	8000628 <__aeabi_dmul>
 8014d48:	a33d      	add	r3, pc, #244	; (adr r3, 8014e40 <__kernel_cos+0x150>)
 8014d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d4e:	f7eb fab5 	bl	80002bc <__adddf3>
 8014d52:	4622      	mov	r2, r4
 8014d54:	462b      	mov	r3, r5
 8014d56:	f7eb fc67 	bl	8000628 <__aeabi_dmul>
 8014d5a:	a33b      	add	r3, pc, #236	; (adr r3, 8014e48 <__kernel_cos+0x158>)
 8014d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d60:	f7eb faaa 	bl	80002b8 <__aeabi_dsub>
 8014d64:	4622      	mov	r2, r4
 8014d66:	462b      	mov	r3, r5
 8014d68:	f7eb fc5e 	bl	8000628 <__aeabi_dmul>
 8014d6c:	a338      	add	r3, pc, #224	; (adr r3, 8014e50 <__kernel_cos+0x160>)
 8014d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d72:	f7eb faa3 	bl	80002bc <__adddf3>
 8014d76:	4622      	mov	r2, r4
 8014d78:	462b      	mov	r3, r5
 8014d7a:	f7eb fc55 	bl	8000628 <__aeabi_dmul>
 8014d7e:	a336      	add	r3, pc, #216	; (adr r3, 8014e58 <__kernel_cos+0x168>)
 8014d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d84:	f7eb fa98 	bl	80002b8 <__aeabi_dsub>
 8014d88:	4622      	mov	r2, r4
 8014d8a:	462b      	mov	r3, r5
 8014d8c:	f7eb fc4c 	bl	8000628 <__aeabi_dmul>
 8014d90:	a333      	add	r3, pc, #204	; (adr r3, 8014e60 <__kernel_cos+0x170>)
 8014d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d96:	f7eb fa91 	bl	80002bc <__adddf3>
 8014d9a:	4622      	mov	r2, r4
 8014d9c:	462b      	mov	r3, r5
 8014d9e:	f7eb fc43 	bl	8000628 <__aeabi_dmul>
 8014da2:	4622      	mov	r2, r4
 8014da4:	462b      	mov	r3, r5
 8014da6:	f7eb fc3f 	bl	8000628 <__aeabi_dmul>
 8014daa:	ec53 2b18 	vmov	r2, r3, d8
 8014dae:	4604      	mov	r4, r0
 8014db0:	460d      	mov	r5, r1
 8014db2:	4640      	mov	r0, r8
 8014db4:	4649      	mov	r1, r9
 8014db6:	f7eb fc37 	bl	8000628 <__aeabi_dmul>
 8014dba:	460b      	mov	r3, r1
 8014dbc:	4602      	mov	r2, r0
 8014dbe:	4629      	mov	r1, r5
 8014dc0:	4620      	mov	r0, r4
 8014dc2:	f7eb fa79 	bl	80002b8 <__aeabi_dsub>
 8014dc6:	4b29      	ldr	r3, [pc, #164]	; (8014e6c <__kernel_cos+0x17c>)
 8014dc8:	429e      	cmp	r6, r3
 8014dca:	4680      	mov	r8, r0
 8014dcc:	4689      	mov	r9, r1
 8014dce:	dc11      	bgt.n	8014df4 <__kernel_cos+0x104>
 8014dd0:	4602      	mov	r2, r0
 8014dd2:	460b      	mov	r3, r1
 8014dd4:	4650      	mov	r0, sl
 8014dd6:	4659      	mov	r1, fp
 8014dd8:	f7eb fa6e 	bl	80002b8 <__aeabi_dsub>
 8014ddc:	460b      	mov	r3, r1
 8014dde:	4924      	ldr	r1, [pc, #144]	; (8014e70 <__kernel_cos+0x180>)
 8014de0:	4602      	mov	r2, r0
 8014de2:	2000      	movs	r0, #0
 8014de4:	f7eb fa68 	bl	80002b8 <__aeabi_dsub>
 8014de8:	ecbd 8b02 	vpop	{d8}
 8014dec:	ec41 0b10 	vmov	d0, r0, r1
 8014df0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014df4:	4b1f      	ldr	r3, [pc, #124]	; (8014e74 <__kernel_cos+0x184>)
 8014df6:	491e      	ldr	r1, [pc, #120]	; (8014e70 <__kernel_cos+0x180>)
 8014df8:	429e      	cmp	r6, r3
 8014dfa:	bfcc      	ite	gt
 8014dfc:	4d1e      	ldrgt	r5, [pc, #120]	; (8014e78 <__kernel_cos+0x188>)
 8014dfe:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8014e02:	2400      	movs	r4, #0
 8014e04:	4622      	mov	r2, r4
 8014e06:	462b      	mov	r3, r5
 8014e08:	2000      	movs	r0, #0
 8014e0a:	f7eb fa55 	bl	80002b8 <__aeabi_dsub>
 8014e0e:	4622      	mov	r2, r4
 8014e10:	4606      	mov	r6, r0
 8014e12:	460f      	mov	r7, r1
 8014e14:	462b      	mov	r3, r5
 8014e16:	4650      	mov	r0, sl
 8014e18:	4659      	mov	r1, fp
 8014e1a:	f7eb fa4d 	bl	80002b8 <__aeabi_dsub>
 8014e1e:	4642      	mov	r2, r8
 8014e20:	464b      	mov	r3, r9
 8014e22:	f7eb fa49 	bl	80002b8 <__aeabi_dsub>
 8014e26:	4602      	mov	r2, r0
 8014e28:	460b      	mov	r3, r1
 8014e2a:	4630      	mov	r0, r6
 8014e2c:	4639      	mov	r1, r7
 8014e2e:	e7d9      	b.n	8014de4 <__kernel_cos+0xf4>
 8014e30:	2000      	movs	r0, #0
 8014e32:	490f      	ldr	r1, [pc, #60]	; (8014e70 <__kernel_cos+0x180>)
 8014e34:	e7d8      	b.n	8014de8 <__kernel_cos+0xf8>
 8014e36:	bf00      	nop
 8014e38:	be8838d4 	.word	0xbe8838d4
 8014e3c:	bda8fae9 	.word	0xbda8fae9
 8014e40:	bdb4b1c4 	.word	0xbdb4b1c4
 8014e44:	3e21ee9e 	.word	0x3e21ee9e
 8014e48:	809c52ad 	.word	0x809c52ad
 8014e4c:	3e927e4f 	.word	0x3e927e4f
 8014e50:	19cb1590 	.word	0x19cb1590
 8014e54:	3efa01a0 	.word	0x3efa01a0
 8014e58:	16c15177 	.word	0x16c15177
 8014e5c:	3f56c16c 	.word	0x3f56c16c
 8014e60:	5555554c 	.word	0x5555554c
 8014e64:	3fa55555 	.word	0x3fa55555
 8014e68:	3fe00000 	.word	0x3fe00000
 8014e6c:	3fd33332 	.word	0x3fd33332
 8014e70:	3ff00000 	.word	0x3ff00000
 8014e74:	3fe90000 	.word	0x3fe90000
 8014e78:	3fd20000 	.word	0x3fd20000
 8014e7c:	00000000 	.word	0x00000000

08014e80 <__kernel_rem_pio2>:
 8014e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e84:	ed2d 8b02 	vpush	{d8}
 8014e88:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8014e8c:	1ed4      	subs	r4, r2, #3
 8014e8e:	9308      	str	r3, [sp, #32]
 8014e90:	9101      	str	r1, [sp, #4]
 8014e92:	4bc5      	ldr	r3, [pc, #788]	; (80151a8 <__kernel_rem_pio2+0x328>)
 8014e94:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8014e96:	9009      	str	r0, [sp, #36]	; 0x24
 8014e98:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014e9c:	9304      	str	r3, [sp, #16]
 8014e9e:	9b08      	ldr	r3, [sp, #32]
 8014ea0:	3b01      	subs	r3, #1
 8014ea2:	9307      	str	r3, [sp, #28]
 8014ea4:	2318      	movs	r3, #24
 8014ea6:	fb94 f4f3 	sdiv	r4, r4, r3
 8014eaa:	f06f 0317 	mvn.w	r3, #23
 8014eae:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8014eb2:	fb04 3303 	mla	r3, r4, r3, r3
 8014eb6:	eb03 0a02 	add.w	sl, r3, r2
 8014eba:	9b04      	ldr	r3, [sp, #16]
 8014ebc:	9a07      	ldr	r2, [sp, #28]
 8014ebe:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8015198 <__kernel_rem_pio2+0x318>
 8014ec2:	eb03 0802 	add.w	r8, r3, r2
 8014ec6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8014ec8:	1aa7      	subs	r7, r4, r2
 8014eca:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8014ece:	ae22      	add	r6, sp, #136	; 0x88
 8014ed0:	2500      	movs	r5, #0
 8014ed2:	4545      	cmp	r5, r8
 8014ed4:	dd13      	ble.n	8014efe <__kernel_rem_pio2+0x7e>
 8014ed6:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8015198 <__kernel_rem_pio2+0x318>
 8014eda:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8014ede:	2600      	movs	r6, #0
 8014ee0:	9b04      	ldr	r3, [sp, #16]
 8014ee2:	429e      	cmp	r6, r3
 8014ee4:	dc32      	bgt.n	8014f4c <__kernel_rem_pio2+0xcc>
 8014ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014ee8:	9302      	str	r3, [sp, #8]
 8014eea:	9b08      	ldr	r3, [sp, #32]
 8014eec:	199d      	adds	r5, r3, r6
 8014eee:	ab22      	add	r3, sp, #136	; 0x88
 8014ef0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8014ef4:	9306      	str	r3, [sp, #24]
 8014ef6:	ec59 8b18 	vmov	r8, r9, d8
 8014efa:	2700      	movs	r7, #0
 8014efc:	e01f      	b.n	8014f3e <__kernel_rem_pio2+0xbe>
 8014efe:	42ef      	cmn	r7, r5
 8014f00:	d407      	bmi.n	8014f12 <__kernel_rem_pio2+0x92>
 8014f02:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8014f06:	f7eb fb25 	bl	8000554 <__aeabi_i2d>
 8014f0a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8014f0e:	3501      	adds	r5, #1
 8014f10:	e7df      	b.n	8014ed2 <__kernel_rem_pio2+0x52>
 8014f12:	ec51 0b18 	vmov	r0, r1, d8
 8014f16:	e7f8      	b.n	8014f0a <__kernel_rem_pio2+0x8a>
 8014f18:	9906      	ldr	r1, [sp, #24]
 8014f1a:	9d02      	ldr	r5, [sp, #8]
 8014f1c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8014f20:	9106      	str	r1, [sp, #24]
 8014f22:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8014f26:	9502      	str	r5, [sp, #8]
 8014f28:	f7eb fb7e 	bl	8000628 <__aeabi_dmul>
 8014f2c:	4602      	mov	r2, r0
 8014f2e:	460b      	mov	r3, r1
 8014f30:	4640      	mov	r0, r8
 8014f32:	4649      	mov	r1, r9
 8014f34:	f7eb f9c2 	bl	80002bc <__adddf3>
 8014f38:	3701      	adds	r7, #1
 8014f3a:	4680      	mov	r8, r0
 8014f3c:	4689      	mov	r9, r1
 8014f3e:	9b07      	ldr	r3, [sp, #28]
 8014f40:	429f      	cmp	r7, r3
 8014f42:	dde9      	ble.n	8014f18 <__kernel_rem_pio2+0x98>
 8014f44:	e8eb 8902 	strd	r8, r9, [fp], #8
 8014f48:	3601      	adds	r6, #1
 8014f4a:	e7c9      	b.n	8014ee0 <__kernel_rem_pio2+0x60>
 8014f4c:	9b04      	ldr	r3, [sp, #16]
 8014f4e:	aa0e      	add	r2, sp, #56	; 0x38
 8014f50:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014f54:	930c      	str	r3, [sp, #48]	; 0x30
 8014f56:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8014f58:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014f5c:	9c04      	ldr	r4, [sp, #16]
 8014f5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8014f60:	ab9a      	add	r3, sp, #616	; 0x268
 8014f62:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8014f66:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014f6a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014f6e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8014f72:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8014f76:	ab9a      	add	r3, sp, #616	; 0x268
 8014f78:	445b      	add	r3, fp
 8014f7a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8014f7e:	2500      	movs	r5, #0
 8014f80:	1b63      	subs	r3, r4, r5
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	dc78      	bgt.n	8015078 <__kernel_rem_pio2+0x1f8>
 8014f86:	4650      	mov	r0, sl
 8014f88:	ec49 8b10 	vmov	d0, r8, r9
 8014f8c:	f000 fc00 	bl	8015790 <scalbn>
 8014f90:	ec57 6b10 	vmov	r6, r7, d0
 8014f94:	2200      	movs	r2, #0
 8014f96:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8014f9a:	ee10 0a10 	vmov	r0, s0
 8014f9e:	4639      	mov	r1, r7
 8014fa0:	f7eb fb42 	bl	8000628 <__aeabi_dmul>
 8014fa4:	ec41 0b10 	vmov	d0, r0, r1
 8014fa8:	f000 fb6e 	bl	8015688 <floor>
 8014fac:	2200      	movs	r2, #0
 8014fae:	ec51 0b10 	vmov	r0, r1, d0
 8014fb2:	4b7e      	ldr	r3, [pc, #504]	; (80151ac <__kernel_rem_pio2+0x32c>)
 8014fb4:	f7eb fb38 	bl	8000628 <__aeabi_dmul>
 8014fb8:	4602      	mov	r2, r0
 8014fba:	460b      	mov	r3, r1
 8014fbc:	4630      	mov	r0, r6
 8014fbe:	4639      	mov	r1, r7
 8014fc0:	f7eb f97a 	bl	80002b8 <__aeabi_dsub>
 8014fc4:	460f      	mov	r7, r1
 8014fc6:	4606      	mov	r6, r0
 8014fc8:	f7eb fdde 	bl	8000b88 <__aeabi_d2iz>
 8014fcc:	9006      	str	r0, [sp, #24]
 8014fce:	f7eb fac1 	bl	8000554 <__aeabi_i2d>
 8014fd2:	4602      	mov	r2, r0
 8014fd4:	460b      	mov	r3, r1
 8014fd6:	4630      	mov	r0, r6
 8014fd8:	4639      	mov	r1, r7
 8014fda:	f7eb f96d 	bl	80002b8 <__aeabi_dsub>
 8014fde:	f1ba 0f00 	cmp.w	sl, #0
 8014fe2:	4606      	mov	r6, r0
 8014fe4:	460f      	mov	r7, r1
 8014fe6:	dd6c      	ble.n	80150c2 <__kernel_rem_pio2+0x242>
 8014fe8:	1e62      	subs	r2, r4, #1
 8014fea:	ab0e      	add	r3, sp, #56	; 0x38
 8014fec:	f1ca 0118 	rsb	r1, sl, #24
 8014ff0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8014ff4:	9d06      	ldr	r5, [sp, #24]
 8014ff6:	fa40 f301 	asr.w	r3, r0, r1
 8014ffa:	441d      	add	r5, r3
 8014ffc:	408b      	lsls	r3, r1
 8014ffe:	1ac0      	subs	r0, r0, r3
 8015000:	ab0e      	add	r3, sp, #56	; 0x38
 8015002:	9506      	str	r5, [sp, #24]
 8015004:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8015008:	f1ca 0317 	rsb	r3, sl, #23
 801500c:	fa40 f303 	asr.w	r3, r0, r3
 8015010:	9302      	str	r3, [sp, #8]
 8015012:	9b02      	ldr	r3, [sp, #8]
 8015014:	2b00      	cmp	r3, #0
 8015016:	dd62      	ble.n	80150de <__kernel_rem_pio2+0x25e>
 8015018:	9b06      	ldr	r3, [sp, #24]
 801501a:	2200      	movs	r2, #0
 801501c:	3301      	adds	r3, #1
 801501e:	9306      	str	r3, [sp, #24]
 8015020:	4615      	mov	r5, r2
 8015022:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8015026:	4294      	cmp	r4, r2
 8015028:	f300 8095 	bgt.w	8015156 <__kernel_rem_pio2+0x2d6>
 801502c:	f1ba 0f00 	cmp.w	sl, #0
 8015030:	dd07      	ble.n	8015042 <__kernel_rem_pio2+0x1c2>
 8015032:	f1ba 0f01 	cmp.w	sl, #1
 8015036:	f000 80a2 	beq.w	801517e <__kernel_rem_pio2+0x2fe>
 801503a:	f1ba 0f02 	cmp.w	sl, #2
 801503e:	f000 80c1 	beq.w	80151c4 <__kernel_rem_pio2+0x344>
 8015042:	9b02      	ldr	r3, [sp, #8]
 8015044:	2b02      	cmp	r3, #2
 8015046:	d14a      	bne.n	80150de <__kernel_rem_pio2+0x25e>
 8015048:	4632      	mov	r2, r6
 801504a:	463b      	mov	r3, r7
 801504c:	2000      	movs	r0, #0
 801504e:	4958      	ldr	r1, [pc, #352]	; (80151b0 <__kernel_rem_pio2+0x330>)
 8015050:	f7eb f932 	bl	80002b8 <__aeabi_dsub>
 8015054:	4606      	mov	r6, r0
 8015056:	460f      	mov	r7, r1
 8015058:	2d00      	cmp	r5, #0
 801505a:	d040      	beq.n	80150de <__kernel_rem_pio2+0x25e>
 801505c:	4650      	mov	r0, sl
 801505e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80151a0 <__kernel_rem_pio2+0x320>
 8015062:	f000 fb95 	bl	8015790 <scalbn>
 8015066:	4630      	mov	r0, r6
 8015068:	4639      	mov	r1, r7
 801506a:	ec53 2b10 	vmov	r2, r3, d0
 801506e:	f7eb f923 	bl	80002b8 <__aeabi_dsub>
 8015072:	4606      	mov	r6, r0
 8015074:	460f      	mov	r7, r1
 8015076:	e032      	b.n	80150de <__kernel_rem_pio2+0x25e>
 8015078:	2200      	movs	r2, #0
 801507a:	4b4e      	ldr	r3, [pc, #312]	; (80151b4 <__kernel_rem_pio2+0x334>)
 801507c:	4640      	mov	r0, r8
 801507e:	4649      	mov	r1, r9
 8015080:	f7eb fad2 	bl	8000628 <__aeabi_dmul>
 8015084:	f7eb fd80 	bl	8000b88 <__aeabi_d2iz>
 8015088:	f7eb fa64 	bl	8000554 <__aeabi_i2d>
 801508c:	2200      	movs	r2, #0
 801508e:	4b4a      	ldr	r3, [pc, #296]	; (80151b8 <__kernel_rem_pio2+0x338>)
 8015090:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015094:	f7eb fac8 	bl	8000628 <__aeabi_dmul>
 8015098:	4602      	mov	r2, r0
 801509a:	460b      	mov	r3, r1
 801509c:	4640      	mov	r0, r8
 801509e:	4649      	mov	r1, r9
 80150a0:	f7eb f90a 	bl	80002b8 <__aeabi_dsub>
 80150a4:	f7eb fd70 	bl	8000b88 <__aeabi_d2iz>
 80150a8:	ab0e      	add	r3, sp, #56	; 0x38
 80150aa:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80150ae:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80150b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80150b6:	f7eb f901 	bl	80002bc <__adddf3>
 80150ba:	3501      	adds	r5, #1
 80150bc:	4680      	mov	r8, r0
 80150be:	4689      	mov	r9, r1
 80150c0:	e75e      	b.n	8014f80 <__kernel_rem_pio2+0x100>
 80150c2:	d105      	bne.n	80150d0 <__kernel_rem_pio2+0x250>
 80150c4:	1e63      	subs	r3, r4, #1
 80150c6:	aa0e      	add	r2, sp, #56	; 0x38
 80150c8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80150cc:	15c3      	asrs	r3, r0, #23
 80150ce:	e79f      	b.n	8015010 <__kernel_rem_pio2+0x190>
 80150d0:	2200      	movs	r2, #0
 80150d2:	4b3a      	ldr	r3, [pc, #232]	; (80151bc <__kernel_rem_pio2+0x33c>)
 80150d4:	f7eb fd2e 	bl	8000b34 <__aeabi_dcmpge>
 80150d8:	2800      	cmp	r0, #0
 80150da:	d139      	bne.n	8015150 <__kernel_rem_pio2+0x2d0>
 80150dc:	9002      	str	r0, [sp, #8]
 80150de:	2200      	movs	r2, #0
 80150e0:	2300      	movs	r3, #0
 80150e2:	4630      	mov	r0, r6
 80150e4:	4639      	mov	r1, r7
 80150e6:	f7eb fd07 	bl	8000af8 <__aeabi_dcmpeq>
 80150ea:	2800      	cmp	r0, #0
 80150ec:	f000 80c7 	beq.w	801527e <__kernel_rem_pio2+0x3fe>
 80150f0:	1e65      	subs	r5, r4, #1
 80150f2:	462b      	mov	r3, r5
 80150f4:	2200      	movs	r2, #0
 80150f6:	9904      	ldr	r1, [sp, #16]
 80150f8:	428b      	cmp	r3, r1
 80150fa:	da6a      	bge.n	80151d2 <__kernel_rem_pio2+0x352>
 80150fc:	2a00      	cmp	r2, #0
 80150fe:	f000 8088 	beq.w	8015212 <__kernel_rem_pio2+0x392>
 8015102:	ab0e      	add	r3, sp, #56	; 0x38
 8015104:	f1aa 0a18 	sub.w	sl, sl, #24
 8015108:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801510c:	2b00      	cmp	r3, #0
 801510e:	f000 80b4 	beq.w	801527a <__kernel_rem_pio2+0x3fa>
 8015112:	4650      	mov	r0, sl
 8015114:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80151a0 <__kernel_rem_pio2+0x320>
 8015118:	f000 fb3a 	bl	8015790 <scalbn>
 801511c:	00ec      	lsls	r4, r5, #3
 801511e:	ab72      	add	r3, sp, #456	; 0x1c8
 8015120:	191e      	adds	r6, r3, r4
 8015122:	ec59 8b10 	vmov	r8, r9, d0
 8015126:	f106 0a08 	add.w	sl, r6, #8
 801512a:	462f      	mov	r7, r5
 801512c:	2f00      	cmp	r7, #0
 801512e:	f280 80df 	bge.w	80152f0 <__kernel_rem_pio2+0x470>
 8015132:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8015198 <__kernel_rem_pio2+0x318>
 8015136:	f04f 0a00 	mov.w	sl, #0
 801513a:	eba5 030a 	sub.w	r3, r5, sl
 801513e:	2b00      	cmp	r3, #0
 8015140:	f2c0 810a 	blt.w	8015358 <__kernel_rem_pio2+0x4d8>
 8015144:	f8df b078 	ldr.w	fp, [pc, #120]	; 80151c0 <__kernel_rem_pio2+0x340>
 8015148:	ec59 8b18 	vmov	r8, r9, d8
 801514c:	2700      	movs	r7, #0
 801514e:	e0f5      	b.n	801533c <__kernel_rem_pio2+0x4bc>
 8015150:	2302      	movs	r3, #2
 8015152:	9302      	str	r3, [sp, #8]
 8015154:	e760      	b.n	8015018 <__kernel_rem_pio2+0x198>
 8015156:	ab0e      	add	r3, sp, #56	; 0x38
 8015158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801515c:	b94d      	cbnz	r5, 8015172 <__kernel_rem_pio2+0x2f2>
 801515e:	b12b      	cbz	r3, 801516c <__kernel_rem_pio2+0x2ec>
 8015160:	a80e      	add	r0, sp, #56	; 0x38
 8015162:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8015166:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 801516a:	2301      	movs	r3, #1
 801516c:	3201      	adds	r2, #1
 801516e:	461d      	mov	r5, r3
 8015170:	e759      	b.n	8015026 <__kernel_rem_pio2+0x1a6>
 8015172:	a80e      	add	r0, sp, #56	; 0x38
 8015174:	1acb      	subs	r3, r1, r3
 8015176:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 801517a:	462b      	mov	r3, r5
 801517c:	e7f6      	b.n	801516c <__kernel_rem_pio2+0x2ec>
 801517e:	1e62      	subs	r2, r4, #1
 8015180:	ab0e      	add	r3, sp, #56	; 0x38
 8015182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015186:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801518a:	a90e      	add	r1, sp, #56	; 0x38
 801518c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8015190:	e757      	b.n	8015042 <__kernel_rem_pio2+0x1c2>
 8015192:	bf00      	nop
 8015194:	f3af 8000 	nop.w
	...
 80151a4:	3ff00000 	.word	0x3ff00000
 80151a8:	0801a368 	.word	0x0801a368
 80151ac:	40200000 	.word	0x40200000
 80151b0:	3ff00000 	.word	0x3ff00000
 80151b4:	3e700000 	.word	0x3e700000
 80151b8:	41700000 	.word	0x41700000
 80151bc:	3fe00000 	.word	0x3fe00000
 80151c0:	0801a328 	.word	0x0801a328
 80151c4:	1e62      	subs	r2, r4, #1
 80151c6:	ab0e      	add	r3, sp, #56	; 0x38
 80151c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80151cc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80151d0:	e7db      	b.n	801518a <__kernel_rem_pio2+0x30a>
 80151d2:	a90e      	add	r1, sp, #56	; 0x38
 80151d4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80151d8:	3b01      	subs	r3, #1
 80151da:	430a      	orrs	r2, r1
 80151dc:	e78b      	b.n	80150f6 <__kernel_rem_pio2+0x276>
 80151de:	3301      	adds	r3, #1
 80151e0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80151e4:	2900      	cmp	r1, #0
 80151e6:	d0fa      	beq.n	80151de <__kernel_rem_pio2+0x35e>
 80151e8:	9a08      	ldr	r2, [sp, #32]
 80151ea:	4422      	add	r2, r4
 80151ec:	00d2      	lsls	r2, r2, #3
 80151ee:	a922      	add	r1, sp, #136	; 0x88
 80151f0:	18e3      	adds	r3, r4, r3
 80151f2:	9206      	str	r2, [sp, #24]
 80151f4:	440a      	add	r2, r1
 80151f6:	9302      	str	r3, [sp, #8]
 80151f8:	f10b 0108 	add.w	r1, fp, #8
 80151fc:	f102 0308 	add.w	r3, r2, #8
 8015200:	1c66      	adds	r6, r4, #1
 8015202:	910a      	str	r1, [sp, #40]	; 0x28
 8015204:	2500      	movs	r5, #0
 8015206:	930d      	str	r3, [sp, #52]	; 0x34
 8015208:	9b02      	ldr	r3, [sp, #8]
 801520a:	42b3      	cmp	r3, r6
 801520c:	da04      	bge.n	8015218 <__kernel_rem_pio2+0x398>
 801520e:	461c      	mov	r4, r3
 8015210:	e6a6      	b.n	8014f60 <__kernel_rem_pio2+0xe0>
 8015212:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015214:	2301      	movs	r3, #1
 8015216:	e7e3      	b.n	80151e0 <__kernel_rem_pio2+0x360>
 8015218:	9b06      	ldr	r3, [sp, #24]
 801521a:	18ef      	adds	r7, r5, r3
 801521c:	ab22      	add	r3, sp, #136	; 0x88
 801521e:	441f      	add	r7, r3
 8015220:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015222:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015226:	f7eb f995 	bl	8000554 <__aeabi_i2d>
 801522a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801522c:	461c      	mov	r4, r3
 801522e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015230:	e9c7 0100 	strd	r0, r1, [r7]
 8015234:	eb03 0b05 	add.w	fp, r3, r5
 8015238:	2700      	movs	r7, #0
 801523a:	f04f 0800 	mov.w	r8, #0
 801523e:	f04f 0900 	mov.w	r9, #0
 8015242:	9b07      	ldr	r3, [sp, #28]
 8015244:	429f      	cmp	r7, r3
 8015246:	dd08      	ble.n	801525a <__kernel_rem_pio2+0x3da>
 8015248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801524a:	aa72      	add	r2, sp, #456	; 0x1c8
 801524c:	18eb      	adds	r3, r5, r3
 801524e:	4413      	add	r3, r2
 8015250:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8015254:	3601      	adds	r6, #1
 8015256:	3508      	adds	r5, #8
 8015258:	e7d6      	b.n	8015208 <__kernel_rem_pio2+0x388>
 801525a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801525e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8015262:	f7eb f9e1 	bl	8000628 <__aeabi_dmul>
 8015266:	4602      	mov	r2, r0
 8015268:	460b      	mov	r3, r1
 801526a:	4640      	mov	r0, r8
 801526c:	4649      	mov	r1, r9
 801526e:	f7eb f825 	bl	80002bc <__adddf3>
 8015272:	3701      	adds	r7, #1
 8015274:	4680      	mov	r8, r0
 8015276:	4689      	mov	r9, r1
 8015278:	e7e3      	b.n	8015242 <__kernel_rem_pio2+0x3c2>
 801527a:	3d01      	subs	r5, #1
 801527c:	e741      	b.n	8015102 <__kernel_rem_pio2+0x282>
 801527e:	f1ca 0000 	rsb	r0, sl, #0
 8015282:	ec47 6b10 	vmov	d0, r6, r7
 8015286:	f000 fa83 	bl	8015790 <scalbn>
 801528a:	ec57 6b10 	vmov	r6, r7, d0
 801528e:	2200      	movs	r2, #0
 8015290:	4b99      	ldr	r3, [pc, #612]	; (80154f8 <__kernel_rem_pio2+0x678>)
 8015292:	ee10 0a10 	vmov	r0, s0
 8015296:	4639      	mov	r1, r7
 8015298:	f7eb fc4c 	bl	8000b34 <__aeabi_dcmpge>
 801529c:	b1f8      	cbz	r0, 80152de <__kernel_rem_pio2+0x45e>
 801529e:	2200      	movs	r2, #0
 80152a0:	4b96      	ldr	r3, [pc, #600]	; (80154fc <__kernel_rem_pio2+0x67c>)
 80152a2:	4630      	mov	r0, r6
 80152a4:	4639      	mov	r1, r7
 80152a6:	f7eb f9bf 	bl	8000628 <__aeabi_dmul>
 80152aa:	f7eb fc6d 	bl	8000b88 <__aeabi_d2iz>
 80152ae:	4680      	mov	r8, r0
 80152b0:	f7eb f950 	bl	8000554 <__aeabi_i2d>
 80152b4:	2200      	movs	r2, #0
 80152b6:	4b90      	ldr	r3, [pc, #576]	; (80154f8 <__kernel_rem_pio2+0x678>)
 80152b8:	f7eb f9b6 	bl	8000628 <__aeabi_dmul>
 80152bc:	460b      	mov	r3, r1
 80152be:	4602      	mov	r2, r0
 80152c0:	4639      	mov	r1, r7
 80152c2:	4630      	mov	r0, r6
 80152c4:	f7ea fff8 	bl	80002b8 <__aeabi_dsub>
 80152c8:	f7eb fc5e 	bl	8000b88 <__aeabi_d2iz>
 80152cc:	1c65      	adds	r5, r4, #1
 80152ce:	ab0e      	add	r3, sp, #56	; 0x38
 80152d0:	f10a 0a18 	add.w	sl, sl, #24
 80152d4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80152d8:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80152dc:	e719      	b.n	8015112 <__kernel_rem_pio2+0x292>
 80152de:	4630      	mov	r0, r6
 80152e0:	4639      	mov	r1, r7
 80152e2:	f7eb fc51 	bl	8000b88 <__aeabi_d2iz>
 80152e6:	ab0e      	add	r3, sp, #56	; 0x38
 80152e8:	4625      	mov	r5, r4
 80152ea:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80152ee:	e710      	b.n	8015112 <__kernel_rem_pio2+0x292>
 80152f0:	ab0e      	add	r3, sp, #56	; 0x38
 80152f2:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80152f6:	f7eb f92d 	bl	8000554 <__aeabi_i2d>
 80152fa:	4642      	mov	r2, r8
 80152fc:	464b      	mov	r3, r9
 80152fe:	f7eb f993 	bl	8000628 <__aeabi_dmul>
 8015302:	2200      	movs	r2, #0
 8015304:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8015308:	4b7c      	ldr	r3, [pc, #496]	; (80154fc <__kernel_rem_pio2+0x67c>)
 801530a:	4640      	mov	r0, r8
 801530c:	4649      	mov	r1, r9
 801530e:	f7eb f98b 	bl	8000628 <__aeabi_dmul>
 8015312:	3f01      	subs	r7, #1
 8015314:	4680      	mov	r8, r0
 8015316:	4689      	mov	r9, r1
 8015318:	e708      	b.n	801512c <__kernel_rem_pio2+0x2ac>
 801531a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 801531e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015322:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8015326:	f7eb f97f 	bl	8000628 <__aeabi_dmul>
 801532a:	4602      	mov	r2, r0
 801532c:	460b      	mov	r3, r1
 801532e:	4640      	mov	r0, r8
 8015330:	4649      	mov	r1, r9
 8015332:	f7ea ffc3 	bl	80002bc <__adddf3>
 8015336:	3701      	adds	r7, #1
 8015338:	4680      	mov	r8, r0
 801533a:	4689      	mov	r9, r1
 801533c:	9b04      	ldr	r3, [sp, #16]
 801533e:	429f      	cmp	r7, r3
 8015340:	dc01      	bgt.n	8015346 <__kernel_rem_pio2+0x4c6>
 8015342:	45ba      	cmp	sl, r7
 8015344:	dae9      	bge.n	801531a <__kernel_rem_pio2+0x49a>
 8015346:	ab4a      	add	r3, sp, #296	; 0x128
 8015348:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801534c:	e9c3 8900 	strd	r8, r9, [r3]
 8015350:	f10a 0a01 	add.w	sl, sl, #1
 8015354:	3e08      	subs	r6, #8
 8015356:	e6f0      	b.n	801513a <__kernel_rem_pio2+0x2ba>
 8015358:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801535a:	2b03      	cmp	r3, #3
 801535c:	d85b      	bhi.n	8015416 <__kernel_rem_pio2+0x596>
 801535e:	e8df f003 	tbb	[pc, r3]
 8015362:	264a      	.short	0x264a
 8015364:	0226      	.short	0x0226
 8015366:	ab9a      	add	r3, sp, #616	; 0x268
 8015368:	441c      	add	r4, r3
 801536a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 801536e:	46a2      	mov	sl, r4
 8015370:	46ab      	mov	fp, r5
 8015372:	f1bb 0f00 	cmp.w	fp, #0
 8015376:	dc6c      	bgt.n	8015452 <__kernel_rem_pio2+0x5d2>
 8015378:	46a2      	mov	sl, r4
 801537a:	46ab      	mov	fp, r5
 801537c:	f1bb 0f01 	cmp.w	fp, #1
 8015380:	f300 8086 	bgt.w	8015490 <__kernel_rem_pio2+0x610>
 8015384:	2000      	movs	r0, #0
 8015386:	2100      	movs	r1, #0
 8015388:	2d01      	cmp	r5, #1
 801538a:	f300 80a0 	bgt.w	80154ce <__kernel_rem_pio2+0x64e>
 801538e:	9b02      	ldr	r3, [sp, #8]
 8015390:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8015394:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8015398:	2b00      	cmp	r3, #0
 801539a:	f040 809e 	bne.w	80154da <__kernel_rem_pio2+0x65a>
 801539e:	9b01      	ldr	r3, [sp, #4]
 80153a0:	e9c3 7800 	strd	r7, r8, [r3]
 80153a4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80153a8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80153ac:	e033      	b.n	8015416 <__kernel_rem_pio2+0x596>
 80153ae:	3408      	adds	r4, #8
 80153b0:	ab4a      	add	r3, sp, #296	; 0x128
 80153b2:	441c      	add	r4, r3
 80153b4:	462e      	mov	r6, r5
 80153b6:	2000      	movs	r0, #0
 80153b8:	2100      	movs	r1, #0
 80153ba:	2e00      	cmp	r6, #0
 80153bc:	da3a      	bge.n	8015434 <__kernel_rem_pio2+0x5b4>
 80153be:	9b02      	ldr	r3, [sp, #8]
 80153c0:	2b00      	cmp	r3, #0
 80153c2:	d03d      	beq.n	8015440 <__kernel_rem_pio2+0x5c0>
 80153c4:	4602      	mov	r2, r0
 80153c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80153ca:	9c01      	ldr	r4, [sp, #4]
 80153cc:	e9c4 2300 	strd	r2, r3, [r4]
 80153d0:	4602      	mov	r2, r0
 80153d2:	460b      	mov	r3, r1
 80153d4:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80153d8:	f7ea ff6e 	bl	80002b8 <__aeabi_dsub>
 80153dc:	ae4c      	add	r6, sp, #304	; 0x130
 80153de:	2401      	movs	r4, #1
 80153e0:	42a5      	cmp	r5, r4
 80153e2:	da30      	bge.n	8015446 <__kernel_rem_pio2+0x5c6>
 80153e4:	9b02      	ldr	r3, [sp, #8]
 80153e6:	b113      	cbz	r3, 80153ee <__kernel_rem_pio2+0x56e>
 80153e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80153ec:	4619      	mov	r1, r3
 80153ee:	9b01      	ldr	r3, [sp, #4]
 80153f0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80153f4:	e00f      	b.n	8015416 <__kernel_rem_pio2+0x596>
 80153f6:	ab9a      	add	r3, sp, #616	; 0x268
 80153f8:	441c      	add	r4, r3
 80153fa:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80153fe:	2000      	movs	r0, #0
 8015400:	2100      	movs	r1, #0
 8015402:	2d00      	cmp	r5, #0
 8015404:	da10      	bge.n	8015428 <__kernel_rem_pio2+0x5a8>
 8015406:	9b02      	ldr	r3, [sp, #8]
 8015408:	b113      	cbz	r3, 8015410 <__kernel_rem_pio2+0x590>
 801540a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801540e:	4619      	mov	r1, r3
 8015410:	9b01      	ldr	r3, [sp, #4]
 8015412:	e9c3 0100 	strd	r0, r1, [r3]
 8015416:	9b06      	ldr	r3, [sp, #24]
 8015418:	f003 0007 	and.w	r0, r3, #7
 801541c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8015420:	ecbd 8b02 	vpop	{d8}
 8015424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015428:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801542c:	f7ea ff46 	bl	80002bc <__adddf3>
 8015430:	3d01      	subs	r5, #1
 8015432:	e7e6      	b.n	8015402 <__kernel_rem_pio2+0x582>
 8015434:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8015438:	f7ea ff40 	bl	80002bc <__adddf3>
 801543c:	3e01      	subs	r6, #1
 801543e:	e7bc      	b.n	80153ba <__kernel_rem_pio2+0x53a>
 8015440:	4602      	mov	r2, r0
 8015442:	460b      	mov	r3, r1
 8015444:	e7c1      	b.n	80153ca <__kernel_rem_pio2+0x54a>
 8015446:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801544a:	f7ea ff37 	bl	80002bc <__adddf3>
 801544e:	3401      	adds	r4, #1
 8015450:	e7c6      	b.n	80153e0 <__kernel_rem_pio2+0x560>
 8015452:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8015456:	ed3a 7b02 	vldmdb	sl!, {d7}
 801545a:	4640      	mov	r0, r8
 801545c:	ec53 2b17 	vmov	r2, r3, d7
 8015460:	4649      	mov	r1, r9
 8015462:	ed8d 7b04 	vstr	d7, [sp, #16]
 8015466:	f7ea ff29 	bl	80002bc <__adddf3>
 801546a:	4602      	mov	r2, r0
 801546c:	460b      	mov	r3, r1
 801546e:	4606      	mov	r6, r0
 8015470:	460f      	mov	r7, r1
 8015472:	4640      	mov	r0, r8
 8015474:	4649      	mov	r1, r9
 8015476:	f7ea ff1f 	bl	80002b8 <__aeabi_dsub>
 801547a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801547e:	f7ea ff1d 	bl	80002bc <__adddf3>
 8015482:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015486:	e9ca 0100 	strd	r0, r1, [sl]
 801548a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 801548e:	e770      	b.n	8015372 <__kernel_rem_pio2+0x4f2>
 8015490:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8015494:	ed3a 7b02 	vldmdb	sl!, {d7}
 8015498:	4630      	mov	r0, r6
 801549a:	ec53 2b17 	vmov	r2, r3, d7
 801549e:	4639      	mov	r1, r7
 80154a0:	ed8d 7b04 	vstr	d7, [sp, #16]
 80154a4:	f7ea ff0a 	bl	80002bc <__adddf3>
 80154a8:	4602      	mov	r2, r0
 80154aa:	460b      	mov	r3, r1
 80154ac:	4680      	mov	r8, r0
 80154ae:	4689      	mov	r9, r1
 80154b0:	4630      	mov	r0, r6
 80154b2:	4639      	mov	r1, r7
 80154b4:	f7ea ff00 	bl	80002b8 <__aeabi_dsub>
 80154b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80154bc:	f7ea fefe 	bl	80002bc <__adddf3>
 80154c0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80154c4:	e9ca 0100 	strd	r0, r1, [sl]
 80154c8:	e94a 8902 	strd	r8, r9, [sl, #-8]
 80154cc:	e756      	b.n	801537c <__kernel_rem_pio2+0x4fc>
 80154ce:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80154d2:	f7ea fef3 	bl	80002bc <__adddf3>
 80154d6:	3d01      	subs	r5, #1
 80154d8:	e756      	b.n	8015388 <__kernel_rem_pio2+0x508>
 80154da:	9b01      	ldr	r3, [sp, #4]
 80154dc:	9a01      	ldr	r2, [sp, #4]
 80154de:	601f      	str	r7, [r3, #0]
 80154e0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80154e4:	605c      	str	r4, [r3, #4]
 80154e6:	609d      	str	r5, [r3, #8]
 80154e8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80154ec:	60d3      	str	r3, [r2, #12]
 80154ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80154f2:	6110      	str	r0, [r2, #16]
 80154f4:	6153      	str	r3, [r2, #20]
 80154f6:	e78e      	b.n	8015416 <__kernel_rem_pio2+0x596>
 80154f8:	41700000 	.word	0x41700000
 80154fc:	3e700000 	.word	0x3e700000

08015500 <__kernel_sin>:
 8015500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015504:	ec55 4b10 	vmov	r4, r5, d0
 8015508:	b085      	sub	sp, #20
 801550a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801550e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8015512:	ed8d 1b00 	vstr	d1, [sp]
 8015516:	9002      	str	r0, [sp, #8]
 8015518:	da06      	bge.n	8015528 <__kernel_sin+0x28>
 801551a:	ee10 0a10 	vmov	r0, s0
 801551e:	4629      	mov	r1, r5
 8015520:	f7eb fb32 	bl	8000b88 <__aeabi_d2iz>
 8015524:	2800      	cmp	r0, #0
 8015526:	d051      	beq.n	80155cc <__kernel_sin+0xcc>
 8015528:	4622      	mov	r2, r4
 801552a:	462b      	mov	r3, r5
 801552c:	4620      	mov	r0, r4
 801552e:	4629      	mov	r1, r5
 8015530:	f7eb f87a 	bl	8000628 <__aeabi_dmul>
 8015534:	4682      	mov	sl, r0
 8015536:	468b      	mov	fp, r1
 8015538:	4602      	mov	r2, r0
 801553a:	460b      	mov	r3, r1
 801553c:	4620      	mov	r0, r4
 801553e:	4629      	mov	r1, r5
 8015540:	f7eb f872 	bl	8000628 <__aeabi_dmul>
 8015544:	a341      	add	r3, pc, #260	; (adr r3, 801564c <__kernel_sin+0x14c>)
 8015546:	e9d3 2300 	ldrd	r2, r3, [r3]
 801554a:	4680      	mov	r8, r0
 801554c:	4689      	mov	r9, r1
 801554e:	4650      	mov	r0, sl
 8015550:	4659      	mov	r1, fp
 8015552:	f7eb f869 	bl	8000628 <__aeabi_dmul>
 8015556:	a33f      	add	r3, pc, #252	; (adr r3, 8015654 <__kernel_sin+0x154>)
 8015558:	e9d3 2300 	ldrd	r2, r3, [r3]
 801555c:	f7ea feac 	bl	80002b8 <__aeabi_dsub>
 8015560:	4652      	mov	r2, sl
 8015562:	465b      	mov	r3, fp
 8015564:	f7eb f860 	bl	8000628 <__aeabi_dmul>
 8015568:	a33c      	add	r3, pc, #240	; (adr r3, 801565c <__kernel_sin+0x15c>)
 801556a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801556e:	f7ea fea5 	bl	80002bc <__adddf3>
 8015572:	4652      	mov	r2, sl
 8015574:	465b      	mov	r3, fp
 8015576:	f7eb f857 	bl	8000628 <__aeabi_dmul>
 801557a:	a33a      	add	r3, pc, #232	; (adr r3, 8015664 <__kernel_sin+0x164>)
 801557c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015580:	f7ea fe9a 	bl	80002b8 <__aeabi_dsub>
 8015584:	4652      	mov	r2, sl
 8015586:	465b      	mov	r3, fp
 8015588:	f7eb f84e 	bl	8000628 <__aeabi_dmul>
 801558c:	a337      	add	r3, pc, #220	; (adr r3, 801566c <__kernel_sin+0x16c>)
 801558e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015592:	f7ea fe93 	bl	80002bc <__adddf3>
 8015596:	9b02      	ldr	r3, [sp, #8]
 8015598:	4606      	mov	r6, r0
 801559a:	460f      	mov	r7, r1
 801559c:	b9db      	cbnz	r3, 80155d6 <__kernel_sin+0xd6>
 801559e:	4602      	mov	r2, r0
 80155a0:	460b      	mov	r3, r1
 80155a2:	4650      	mov	r0, sl
 80155a4:	4659      	mov	r1, fp
 80155a6:	f7eb f83f 	bl	8000628 <__aeabi_dmul>
 80155aa:	a325      	add	r3, pc, #148	; (adr r3, 8015640 <__kernel_sin+0x140>)
 80155ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155b0:	f7ea fe82 	bl	80002b8 <__aeabi_dsub>
 80155b4:	4642      	mov	r2, r8
 80155b6:	464b      	mov	r3, r9
 80155b8:	f7eb f836 	bl	8000628 <__aeabi_dmul>
 80155bc:	4602      	mov	r2, r0
 80155be:	460b      	mov	r3, r1
 80155c0:	4620      	mov	r0, r4
 80155c2:	4629      	mov	r1, r5
 80155c4:	f7ea fe7a 	bl	80002bc <__adddf3>
 80155c8:	4604      	mov	r4, r0
 80155ca:	460d      	mov	r5, r1
 80155cc:	ec45 4b10 	vmov	d0, r4, r5
 80155d0:	b005      	add	sp, #20
 80155d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155d6:	2200      	movs	r2, #0
 80155d8:	4b1b      	ldr	r3, [pc, #108]	; (8015648 <__kernel_sin+0x148>)
 80155da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80155de:	f7eb f823 	bl	8000628 <__aeabi_dmul>
 80155e2:	4632      	mov	r2, r6
 80155e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80155e8:	463b      	mov	r3, r7
 80155ea:	4640      	mov	r0, r8
 80155ec:	4649      	mov	r1, r9
 80155ee:	f7eb f81b 	bl	8000628 <__aeabi_dmul>
 80155f2:	4602      	mov	r2, r0
 80155f4:	460b      	mov	r3, r1
 80155f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80155fa:	f7ea fe5d 	bl	80002b8 <__aeabi_dsub>
 80155fe:	4652      	mov	r2, sl
 8015600:	465b      	mov	r3, fp
 8015602:	f7eb f811 	bl	8000628 <__aeabi_dmul>
 8015606:	e9dd 2300 	ldrd	r2, r3, [sp]
 801560a:	f7ea fe55 	bl	80002b8 <__aeabi_dsub>
 801560e:	a30c      	add	r3, pc, #48	; (adr r3, 8015640 <__kernel_sin+0x140>)
 8015610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015614:	4606      	mov	r6, r0
 8015616:	460f      	mov	r7, r1
 8015618:	4640      	mov	r0, r8
 801561a:	4649      	mov	r1, r9
 801561c:	f7eb f804 	bl	8000628 <__aeabi_dmul>
 8015620:	4602      	mov	r2, r0
 8015622:	460b      	mov	r3, r1
 8015624:	4630      	mov	r0, r6
 8015626:	4639      	mov	r1, r7
 8015628:	f7ea fe48 	bl	80002bc <__adddf3>
 801562c:	4602      	mov	r2, r0
 801562e:	460b      	mov	r3, r1
 8015630:	4620      	mov	r0, r4
 8015632:	4629      	mov	r1, r5
 8015634:	f7ea fe40 	bl	80002b8 <__aeabi_dsub>
 8015638:	e7c6      	b.n	80155c8 <__kernel_sin+0xc8>
 801563a:	bf00      	nop
 801563c:	f3af 8000 	nop.w
 8015640:	55555549 	.word	0x55555549
 8015644:	3fc55555 	.word	0x3fc55555
 8015648:	3fe00000 	.word	0x3fe00000
 801564c:	5acfd57c 	.word	0x5acfd57c
 8015650:	3de5d93a 	.word	0x3de5d93a
 8015654:	8a2b9ceb 	.word	0x8a2b9ceb
 8015658:	3e5ae5e6 	.word	0x3e5ae5e6
 801565c:	57b1fe7d 	.word	0x57b1fe7d
 8015660:	3ec71de3 	.word	0x3ec71de3
 8015664:	19c161d5 	.word	0x19c161d5
 8015668:	3f2a01a0 	.word	0x3f2a01a0
 801566c:	1110f8a6 	.word	0x1110f8a6
 8015670:	3f811111 	.word	0x3f811111

08015674 <fabs>:
 8015674:	ec51 0b10 	vmov	r0, r1, d0
 8015678:	ee10 2a10 	vmov	r2, s0
 801567c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015680:	ec43 2b10 	vmov	d0, r2, r3
 8015684:	4770      	bx	lr
	...

08015688 <floor>:
 8015688:	ec51 0b10 	vmov	r0, r1, d0
 801568c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015690:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8015694:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8015698:	2e13      	cmp	r6, #19
 801569a:	460c      	mov	r4, r1
 801569c:	ee10 5a10 	vmov	r5, s0
 80156a0:	4680      	mov	r8, r0
 80156a2:	dc34      	bgt.n	801570e <floor+0x86>
 80156a4:	2e00      	cmp	r6, #0
 80156a6:	da16      	bge.n	80156d6 <floor+0x4e>
 80156a8:	a335      	add	r3, pc, #212	; (adr r3, 8015780 <floor+0xf8>)
 80156aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156ae:	f7ea fe05 	bl	80002bc <__adddf3>
 80156b2:	2200      	movs	r2, #0
 80156b4:	2300      	movs	r3, #0
 80156b6:	f7eb fa47 	bl	8000b48 <__aeabi_dcmpgt>
 80156ba:	b148      	cbz	r0, 80156d0 <floor+0x48>
 80156bc:	2c00      	cmp	r4, #0
 80156be:	da59      	bge.n	8015774 <floor+0xec>
 80156c0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80156c4:	4a30      	ldr	r2, [pc, #192]	; (8015788 <floor+0x100>)
 80156c6:	432b      	orrs	r3, r5
 80156c8:	2500      	movs	r5, #0
 80156ca:	42ab      	cmp	r3, r5
 80156cc:	bf18      	it	ne
 80156ce:	4614      	movne	r4, r2
 80156d0:	4621      	mov	r1, r4
 80156d2:	4628      	mov	r0, r5
 80156d4:	e025      	b.n	8015722 <floor+0x9a>
 80156d6:	4f2d      	ldr	r7, [pc, #180]	; (801578c <floor+0x104>)
 80156d8:	4137      	asrs	r7, r6
 80156da:	ea01 0307 	and.w	r3, r1, r7
 80156de:	4303      	orrs	r3, r0
 80156e0:	d01f      	beq.n	8015722 <floor+0x9a>
 80156e2:	a327      	add	r3, pc, #156	; (adr r3, 8015780 <floor+0xf8>)
 80156e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156e8:	f7ea fde8 	bl	80002bc <__adddf3>
 80156ec:	2200      	movs	r2, #0
 80156ee:	2300      	movs	r3, #0
 80156f0:	f7eb fa2a 	bl	8000b48 <__aeabi_dcmpgt>
 80156f4:	2800      	cmp	r0, #0
 80156f6:	d0eb      	beq.n	80156d0 <floor+0x48>
 80156f8:	2c00      	cmp	r4, #0
 80156fa:	bfbe      	ittt	lt
 80156fc:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8015700:	fa43 f606 	asrlt.w	r6, r3, r6
 8015704:	19a4      	addlt	r4, r4, r6
 8015706:	ea24 0407 	bic.w	r4, r4, r7
 801570a:	2500      	movs	r5, #0
 801570c:	e7e0      	b.n	80156d0 <floor+0x48>
 801570e:	2e33      	cmp	r6, #51	; 0x33
 8015710:	dd0b      	ble.n	801572a <floor+0xa2>
 8015712:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8015716:	d104      	bne.n	8015722 <floor+0x9a>
 8015718:	ee10 2a10 	vmov	r2, s0
 801571c:	460b      	mov	r3, r1
 801571e:	f7ea fdcd 	bl	80002bc <__adddf3>
 8015722:	ec41 0b10 	vmov	d0, r0, r1
 8015726:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801572a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801572e:	f04f 33ff 	mov.w	r3, #4294967295
 8015732:	fa23 f707 	lsr.w	r7, r3, r7
 8015736:	4207      	tst	r7, r0
 8015738:	d0f3      	beq.n	8015722 <floor+0x9a>
 801573a:	a311      	add	r3, pc, #68	; (adr r3, 8015780 <floor+0xf8>)
 801573c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015740:	f7ea fdbc 	bl	80002bc <__adddf3>
 8015744:	2200      	movs	r2, #0
 8015746:	2300      	movs	r3, #0
 8015748:	f7eb f9fe 	bl	8000b48 <__aeabi_dcmpgt>
 801574c:	2800      	cmp	r0, #0
 801574e:	d0bf      	beq.n	80156d0 <floor+0x48>
 8015750:	2c00      	cmp	r4, #0
 8015752:	da02      	bge.n	801575a <floor+0xd2>
 8015754:	2e14      	cmp	r6, #20
 8015756:	d103      	bne.n	8015760 <floor+0xd8>
 8015758:	3401      	adds	r4, #1
 801575a:	ea25 0507 	bic.w	r5, r5, r7
 801575e:	e7b7      	b.n	80156d0 <floor+0x48>
 8015760:	2301      	movs	r3, #1
 8015762:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8015766:	fa03 f606 	lsl.w	r6, r3, r6
 801576a:	4435      	add	r5, r6
 801576c:	4545      	cmp	r5, r8
 801576e:	bf38      	it	cc
 8015770:	18e4      	addcc	r4, r4, r3
 8015772:	e7f2      	b.n	801575a <floor+0xd2>
 8015774:	2500      	movs	r5, #0
 8015776:	462c      	mov	r4, r5
 8015778:	e7aa      	b.n	80156d0 <floor+0x48>
 801577a:	bf00      	nop
 801577c:	f3af 8000 	nop.w
 8015780:	8800759c 	.word	0x8800759c
 8015784:	7e37e43c 	.word	0x7e37e43c
 8015788:	bff00000 	.word	0xbff00000
 801578c:	000fffff 	.word	0x000fffff

08015790 <scalbn>:
 8015790:	b570      	push	{r4, r5, r6, lr}
 8015792:	ec55 4b10 	vmov	r4, r5, d0
 8015796:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801579a:	4606      	mov	r6, r0
 801579c:	462b      	mov	r3, r5
 801579e:	b9aa      	cbnz	r2, 80157cc <scalbn+0x3c>
 80157a0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80157a4:	4323      	orrs	r3, r4
 80157a6:	d03b      	beq.n	8015820 <scalbn+0x90>
 80157a8:	4b31      	ldr	r3, [pc, #196]	; (8015870 <scalbn+0xe0>)
 80157aa:	4629      	mov	r1, r5
 80157ac:	2200      	movs	r2, #0
 80157ae:	ee10 0a10 	vmov	r0, s0
 80157b2:	f7ea ff39 	bl	8000628 <__aeabi_dmul>
 80157b6:	4b2f      	ldr	r3, [pc, #188]	; (8015874 <scalbn+0xe4>)
 80157b8:	429e      	cmp	r6, r3
 80157ba:	4604      	mov	r4, r0
 80157bc:	460d      	mov	r5, r1
 80157be:	da12      	bge.n	80157e6 <scalbn+0x56>
 80157c0:	a327      	add	r3, pc, #156	; (adr r3, 8015860 <scalbn+0xd0>)
 80157c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157c6:	f7ea ff2f 	bl	8000628 <__aeabi_dmul>
 80157ca:	e009      	b.n	80157e0 <scalbn+0x50>
 80157cc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80157d0:	428a      	cmp	r2, r1
 80157d2:	d10c      	bne.n	80157ee <scalbn+0x5e>
 80157d4:	ee10 2a10 	vmov	r2, s0
 80157d8:	4620      	mov	r0, r4
 80157da:	4629      	mov	r1, r5
 80157dc:	f7ea fd6e 	bl	80002bc <__adddf3>
 80157e0:	4604      	mov	r4, r0
 80157e2:	460d      	mov	r5, r1
 80157e4:	e01c      	b.n	8015820 <scalbn+0x90>
 80157e6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80157ea:	460b      	mov	r3, r1
 80157ec:	3a36      	subs	r2, #54	; 0x36
 80157ee:	4432      	add	r2, r6
 80157f0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80157f4:	428a      	cmp	r2, r1
 80157f6:	dd0b      	ble.n	8015810 <scalbn+0x80>
 80157f8:	ec45 4b11 	vmov	d1, r4, r5
 80157fc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8015868 <scalbn+0xd8>
 8015800:	f000 f83c 	bl	801587c <copysign>
 8015804:	a318      	add	r3, pc, #96	; (adr r3, 8015868 <scalbn+0xd8>)
 8015806:	e9d3 2300 	ldrd	r2, r3, [r3]
 801580a:	ec51 0b10 	vmov	r0, r1, d0
 801580e:	e7da      	b.n	80157c6 <scalbn+0x36>
 8015810:	2a00      	cmp	r2, #0
 8015812:	dd08      	ble.n	8015826 <scalbn+0x96>
 8015814:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015818:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801581c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015820:	ec45 4b10 	vmov	d0, r4, r5
 8015824:	bd70      	pop	{r4, r5, r6, pc}
 8015826:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801582a:	da0d      	bge.n	8015848 <scalbn+0xb8>
 801582c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8015830:	429e      	cmp	r6, r3
 8015832:	ec45 4b11 	vmov	d1, r4, r5
 8015836:	dce1      	bgt.n	80157fc <scalbn+0x6c>
 8015838:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8015860 <scalbn+0xd0>
 801583c:	f000 f81e 	bl	801587c <copysign>
 8015840:	a307      	add	r3, pc, #28	; (adr r3, 8015860 <scalbn+0xd0>)
 8015842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015846:	e7e0      	b.n	801580a <scalbn+0x7a>
 8015848:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801584c:	3236      	adds	r2, #54	; 0x36
 801584e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015852:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015856:	4620      	mov	r0, r4
 8015858:	4629      	mov	r1, r5
 801585a:	2200      	movs	r2, #0
 801585c:	4b06      	ldr	r3, [pc, #24]	; (8015878 <scalbn+0xe8>)
 801585e:	e7b2      	b.n	80157c6 <scalbn+0x36>
 8015860:	c2f8f359 	.word	0xc2f8f359
 8015864:	01a56e1f 	.word	0x01a56e1f
 8015868:	8800759c 	.word	0x8800759c
 801586c:	7e37e43c 	.word	0x7e37e43c
 8015870:	43500000 	.word	0x43500000
 8015874:	ffff3cb0 	.word	0xffff3cb0
 8015878:	3c900000 	.word	0x3c900000

0801587c <copysign>:
 801587c:	ec51 0b10 	vmov	r0, r1, d0
 8015880:	ee11 0a90 	vmov	r0, s3
 8015884:	ee10 2a10 	vmov	r2, s0
 8015888:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801588c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8015890:	ea41 0300 	orr.w	r3, r1, r0
 8015894:	ec43 2b10 	vmov	d0, r2, r3
 8015898:	4770      	bx	lr
	...

0801589c <__errno>:
 801589c:	4b01      	ldr	r3, [pc, #4]	; (80158a4 <__errno+0x8>)
 801589e:	6818      	ldr	r0, [r3, #0]
 80158a0:	4770      	bx	lr
 80158a2:	bf00      	nop
 80158a4:	2000000c 	.word	0x2000000c

080158a8 <__libc_init_array>:
 80158a8:	b570      	push	{r4, r5, r6, lr}
 80158aa:	4e0d      	ldr	r6, [pc, #52]	; (80158e0 <__libc_init_array+0x38>)
 80158ac:	4c0d      	ldr	r4, [pc, #52]	; (80158e4 <__libc_init_array+0x3c>)
 80158ae:	1ba4      	subs	r4, r4, r6
 80158b0:	10a4      	asrs	r4, r4, #2
 80158b2:	2500      	movs	r5, #0
 80158b4:	42a5      	cmp	r5, r4
 80158b6:	d109      	bne.n	80158cc <__libc_init_array+0x24>
 80158b8:	4e0b      	ldr	r6, [pc, #44]	; (80158e8 <__libc_init_array+0x40>)
 80158ba:	4c0c      	ldr	r4, [pc, #48]	; (80158ec <__libc_init_array+0x44>)
 80158bc:	f004 f9e6 	bl	8019c8c <_init>
 80158c0:	1ba4      	subs	r4, r4, r6
 80158c2:	10a4      	asrs	r4, r4, #2
 80158c4:	2500      	movs	r5, #0
 80158c6:	42a5      	cmp	r5, r4
 80158c8:	d105      	bne.n	80158d6 <__libc_init_array+0x2e>
 80158ca:	bd70      	pop	{r4, r5, r6, pc}
 80158cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80158d0:	4798      	blx	r3
 80158d2:	3501      	adds	r5, #1
 80158d4:	e7ee      	b.n	80158b4 <__libc_init_array+0xc>
 80158d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80158da:	4798      	blx	r3
 80158dc:	3501      	adds	r5, #1
 80158de:	e7f2      	b.n	80158c6 <__libc_init_array+0x1e>
 80158e0:	0801a6ac 	.word	0x0801a6ac
 80158e4:	0801a6ac 	.word	0x0801a6ac
 80158e8:	0801a6ac 	.word	0x0801a6ac
 80158ec:	0801a6b4 	.word	0x0801a6b4

080158f0 <memset>:
 80158f0:	4402      	add	r2, r0
 80158f2:	4603      	mov	r3, r0
 80158f4:	4293      	cmp	r3, r2
 80158f6:	d100      	bne.n	80158fa <memset+0xa>
 80158f8:	4770      	bx	lr
 80158fa:	f803 1b01 	strb.w	r1, [r3], #1
 80158fe:	e7f9      	b.n	80158f4 <memset+0x4>

08015900 <__cvt>:
 8015900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015904:	ec55 4b10 	vmov	r4, r5, d0
 8015908:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801590a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801590e:	2d00      	cmp	r5, #0
 8015910:	460e      	mov	r6, r1
 8015912:	4691      	mov	r9, r2
 8015914:	4619      	mov	r1, r3
 8015916:	bfb8      	it	lt
 8015918:	4622      	movlt	r2, r4
 801591a:	462b      	mov	r3, r5
 801591c:	f027 0720 	bic.w	r7, r7, #32
 8015920:	bfbb      	ittet	lt
 8015922:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8015926:	461d      	movlt	r5, r3
 8015928:	2300      	movge	r3, #0
 801592a:	232d      	movlt	r3, #45	; 0x2d
 801592c:	bfb8      	it	lt
 801592e:	4614      	movlt	r4, r2
 8015930:	2f46      	cmp	r7, #70	; 0x46
 8015932:	700b      	strb	r3, [r1, #0]
 8015934:	d004      	beq.n	8015940 <__cvt+0x40>
 8015936:	2f45      	cmp	r7, #69	; 0x45
 8015938:	d100      	bne.n	801593c <__cvt+0x3c>
 801593a:	3601      	adds	r6, #1
 801593c:	2102      	movs	r1, #2
 801593e:	e000      	b.n	8015942 <__cvt+0x42>
 8015940:	2103      	movs	r1, #3
 8015942:	ab03      	add	r3, sp, #12
 8015944:	9301      	str	r3, [sp, #4]
 8015946:	ab02      	add	r3, sp, #8
 8015948:	9300      	str	r3, [sp, #0]
 801594a:	4632      	mov	r2, r6
 801594c:	4653      	mov	r3, sl
 801594e:	ec45 4b10 	vmov	d0, r4, r5
 8015952:	f001 fdfd 	bl	8017550 <_dtoa_r>
 8015956:	2f47      	cmp	r7, #71	; 0x47
 8015958:	4680      	mov	r8, r0
 801595a:	d102      	bne.n	8015962 <__cvt+0x62>
 801595c:	f019 0f01 	tst.w	r9, #1
 8015960:	d026      	beq.n	80159b0 <__cvt+0xb0>
 8015962:	2f46      	cmp	r7, #70	; 0x46
 8015964:	eb08 0906 	add.w	r9, r8, r6
 8015968:	d111      	bne.n	801598e <__cvt+0x8e>
 801596a:	f898 3000 	ldrb.w	r3, [r8]
 801596e:	2b30      	cmp	r3, #48	; 0x30
 8015970:	d10a      	bne.n	8015988 <__cvt+0x88>
 8015972:	2200      	movs	r2, #0
 8015974:	2300      	movs	r3, #0
 8015976:	4620      	mov	r0, r4
 8015978:	4629      	mov	r1, r5
 801597a:	f7eb f8bd 	bl	8000af8 <__aeabi_dcmpeq>
 801597e:	b918      	cbnz	r0, 8015988 <__cvt+0x88>
 8015980:	f1c6 0601 	rsb	r6, r6, #1
 8015984:	f8ca 6000 	str.w	r6, [sl]
 8015988:	f8da 3000 	ldr.w	r3, [sl]
 801598c:	4499      	add	r9, r3
 801598e:	2200      	movs	r2, #0
 8015990:	2300      	movs	r3, #0
 8015992:	4620      	mov	r0, r4
 8015994:	4629      	mov	r1, r5
 8015996:	f7eb f8af 	bl	8000af8 <__aeabi_dcmpeq>
 801599a:	b938      	cbnz	r0, 80159ac <__cvt+0xac>
 801599c:	2230      	movs	r2, #48	; 0x30
 801599e:	9b03      	ldr	r3, [sp, #12]
 80159a0:	454b      	cmp	r3, r9
 80159a2:	d205      	bcs.n	80159b0 <__cvt+0xb0>
 80159a4:	1c59      	adds	r1, r3, #1
 80159a6:	9103      	str	r1, [sp, #12]
 80159a8:	701a      	strb	r2, [r3, #0]
 80159aa:	e7f8      	b.n	801599e <__cvt+0x9e>
 80159ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80159b0:	9b03      	ldr	r3, [sp, #12]
 80159b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80159b4:	eba3 0308 	sub.w	r3, r3, r8
 80159b8:	4640      	mov	r0, r8
 80159ba:	6013      	str	r3, [r2, #0]
 80159bc:	b004      	add	sp, #16
 80159be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080159c2 <__exponent>:
 80159c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80159c4:	2900      	cmp	r1, #0
 80159c6:	4604      	mov	r4, r0
 80159c8:	bfba      	itte	lt
 80159ca:	4249      	neglt	r1, r1
 80159cc:	232d      	movlt	r3, #45	; 0x2d
 80159ce:	232b      	movge	r3, #43	; 0x2b
 80159d0:	2909      	cmp	r1, #9
 80159d2:	f804 2b02 	strb.w	r2, [r4], #2
 80159d6:	7043      	strb	r3, [r0, #1]
 80159d8:	dd20      	ble.n	8015a1c <__exponent+0x5a>
 80159da:	f10d 0307 	add.w	r3, sp, #7
 80159de:	461f      	mov	r7, r3
 80159e0:	260a      	movs	r6, #10
 80159e2:	fb91 f5f6 	sdiv	r5, r1, r6
 80159e6:	fb06 1115 	mls	r1, r6, r5, r1
 80159ea:	3130      	adds	r1, #48	; 0x30
 80159ec:	2d09      	cmp	r5, #9
 80159ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 80159f2:	f103 32ff 	add.w	r2, r3, #4294967295
 80159f6:	4629      	mov	r1, r5
 80159f8:	dc09      	bgt.n	8015a0e <__exponent+0x4c>
 80159fa:	3130      	adds	r1, #48	; 0x30
 80159fc:	3b02      	subs	r3, #2
 80159fe:	f802 1c01 	strb.w	r1, [r2, #-1]
 8015a02:	42bb      	cmp	r3, r7
 8015a04:	4622      	mov	r2, r4
 8015a06:	d304      	bcc.n	8015a12 <__exponent+0x50>
 8015a08:	1a10      	subs	r0, r2, r0
 8015a0a:	b003      	add	sp, #12
 8015a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015a0e:	4613      	mov	r3, r2
 8015a10:	e7e7      	b.n	80159e2 <__exponent+0x20>
 8015a12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015a16:	f804 2b01 	strb.w	r2, [r4], #1
 8015a1a:	e7f2      	b.n	8015a02 <__exponent+0x40>
 8015a1c:	2330      	movs	r3, #48	; 0x30
 8015a1e:	4419      	add	r1, r3
 8015a20:	7083      	strb	r3, [r0, #2]
 8015a22:	1d02      	adds	r2, r0, #4
 8015a24:	70c1      	strb	r1, [r0, #3]
 8015a26:	e7ef      	b.n	8015a08 <__exponent+0x46>

08015a28 <_printf_float>:
 8015a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a2c:	b08d      	sub	sp, #52	; 0x34
 8015a2e:	460c      	mov	r4, r1
 8015a30:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8015a34:	4616      	mov	r6, r2
 8015a36:	461f      	mov	r7, r3
 8015a38:	4605      	mov	r5, r0
 8015a3a:	f002 fe7b 	bl	8018734 <_localeconv_r>
 8015a3e:	6803      	ldr	r3, [r0, #0]
 8015a40:	9304      	str	r3, [sp, #16]
 8015a42:	4618      	mov	r0, r3
 8015a44:	f7ea fbdc 	bl	8000200 <strlen>
 8015a48:	2300      	movs	r3, #0
 8015a4a:	930a      	str	r3, [sp, #40]	; 0x28
 8015a4c:	f8d8 3000 	ldr.w	r3, [r8]
 8015a50:	9005      	str	r0, [sp, #20]
 8015a52:	3307      	adds	r3, #7
 8015a54:	f023 0307 	bic.w	r3, r3, #7
 8015a58:	f103 0208 	add.w	r2, r3, #8
 8015a5c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015a60:	f8d4 b000 	ldr.w	fp, [r4]
 8015a64:	f8c8 2000 	str.w	r2, [r8]
 8015a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a6c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8015a70:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8015a74:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015a78:	9307      	str	r3, [sp, #28]
 8015a7a:	f8cd 8018 	str.w	r8, [sp, #24]
 8015a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8015a82:	4ba7      	ldr	r3, [pc, #668]	; (8015d20 <_printf_float+0x2f8>)
 8015a84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015a88:	f7eb f868 	bl	8000b5c <__aeabi_dcmpun>
 8015a8c:	bb70      	cbnz	r0, 8015aec <_printf_float+0xc4>
 8015a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8015a92:	4ba3      	ldr	r3, [pc, #652]	; (8015d20 <_printf_float+0x2f8>)
 8015a94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015a98:	f7eb f842 	bl	8000b20 <__aeabi_dcmple>
 8015a9c:	bb30      	cbnz	r0, 8015aec <_printf_float+0xc4>
 8015a9e:	2200      	movs	r2, #0
 8015aa0:	2300      	movs	r3, #0
 8015aa2:	4640      	mov	r0, r8
 8015aa4:	4649      	mov	r1, r9
 8015aa6:	f7eb f831 	bl	8000b0c <__aeabi_dcmplt>
 8015aaa:	b110      	cbz	r0, 8015ab2 <_printf_float+0x8a>
 8015aac:	232d      	movs	r3, #45	; 0x2d
 8015aae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015ab2:	4a9c      	ldr	r2, [pc, #624]	; (8015d24 <_printf_float+0x2fc>)
 8015ab4:	4b9c      	ldr	r3, [pc, #624]	; (8015d28 <_printf_float+0x300>)
 8015ab6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8015aba:	bf8c      	ite	hi
 8015abc:	4690      	movhi	r8, r2
 8015abe:	4698      	movls	r8, r3
 8015ac0:	2303      	movs	r3, #3
 8015ac2:	f02b 0204 	bic.w	r2, fp, #4
 8015ac6:	6123      	str	r3, [r4, #16]
 8015ac8:	6022      	str	r2, [r4, #0]
 8015aca:	f04f 0900 	mov.w	r9, #0
 8015ace:	9700      	str	r7, [sp, #0]
 8015ad0:	4633      	mov	r3, r6
 8015ad2:	aa0b      	add	r2, sp, #44	; 0x2c
 8015ad4:	4621      	mov	r1, r4
 8015ad6:	4628      	mov	r0, r5
 8015ad8:	f000 f9e6 	bl	8015ea8 <_printf_common>
 8015adc:	3001      	adds	r0, #1
 8015ade:	f040 808d 	bne.w	8015bfc <_printf_float+0x1d4>
 8015ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8015ae6:	b00d      	add	sp, #52	; 0x34
 8015ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015aec:	4642      	mov	r2, r8
 8015aee:	464b      	mov	r3, r9
 8015af0:	4640      	mov	r0, r8
 8015af2:	4649      	mov	r1, r9
 8015af4:	f7eb f832 	bl	8000b5c <__aeabi_dcmpun>
 8015af8:	b110      	cbz	r0, 8015b00 <_printf_float+0xd8>
 8015afa:	4a8c      	ldr	r2, [pc, #560]	; (8015d2c <_printf_float+0x304>)
 8015afc:	4b8c      	ldr	r3, [pc, #560]	; (8015d30 <_printf_float+0x308>)
 8015afe:	e7da      	b.n	8015ab6 <_printf_float+0x8e>
 8015b00:	6861      	ldr	r1, [r4, #4]
 8015b02:	1c4b      	adds	r3, r1, #1
 8015b04:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8015b08:	a80a      	add	r0, sp, #40	; 0x28
 8015b0a:	d13e      	bne.n	8015b8a <_printf_float+0x162>
 8015b0c:	2306      	movs	r3, #6
 8015b0e:	6063      	str	r3, [r4, #4]
 8015b10:	2300      	movs	r3, #0
 8015b12:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8015b16:	ab09      	add	r3, sp, #36	; 0x24
 8015b18:	9300      	str	r3, [sp, #0]
 8015b1a:	ec49 8b10 	vmov	d0, r8, r9
 8015b1e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8015b22:	6022      	str	r2, [r4, #0]
 8015b24:	f8cd a004 	str.w	sl, [sp, #4]
 8015b28:	6861      	ldr	r1, [r4, #4]
 8015b2a:	4628      	mov	r0, r5
 8015b2c:	f7ff fee8 	bl	8015900 <__cvt>
 8015b30:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8015b34:	2b47      	cmp	r3, #71	; 0x47
 8015b36:	4680      	mov	r8, r0
 8015b38:	d109      	bne.n	8015b4e <_printf_float+0x126>
 8015b3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015b3c:	1cd8      	adds	r0, r3, #3
 8015b3e:	db02      	blt.n	8015b46 <_printf_float+0x11e>
 8015b40:	6862      	ldr	r2, [r4, #4]
 8015b42:	4293      	cmp	r3, r2
 8015b44:	dd47      	ble.n	8015bd6 <_printf_float+0x1ae>
 8015b46:	f1aa 0a02 	sub.w	sl, sl, #2
 8015b4a:	fa5f fa8a 	uxtb.w	sl, sl
 8015b4e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8015b52:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015b54:	d824      	bhi.n	8015ba0 <_printf_float+0x178>
 8015b56:	3901      	subs	r1, #1
 8015b58:	4652      	mov	r2, sl
 8015b5a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8015b5e:	9109      	str	r1, [sp, #36]	; 0x24
 8015b60:	f7ff ff2f 	bl	80159c2 <__exponent>
 8015b64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015b66:	1813      	adds	r3, r2, r0
 8015b68:	2a01      	cmp	r2, #1
 8015b6a:	4681      	mov	r9, r0
 8015b6c:	6123      	str	r3, [r4, #16]
 8015b6e:	dc02      	bgt.n	8015b76 <_printf_float+0x14e>
 8015b70:	6822      	ldr	r2, [r4, #0]
 8015b72:	07d1      	lsls	r1, r2, #31
 8015b74:	d501      	bpl.n	8015b7a <_printf_float+0x152>
 8015b76:	3301      	adds	r3, #1
 8015b78:	6123      	str	r3, [r4, #16]
 8015b7a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8015b7e:	2b00      	cmp	r3, #0
 8015b80:	d0a5      	beq.n	8015ace <_printf_float+0xa6>
 8015b82:	232d      	movs	r3, #45	; 0x2d
 8015b84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015b88:	e7a1      	b.n	8015ace <_printf_float+0xa6>
 8015b8a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8015b8e:	f000 8177 	beq.w	8015e80 <_printf_float+0x458>
 8015b92:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8015b96:	d1bb      	bne.n	8015b10 <_printf_float+0xe8>
 8015b98:	2900      	cmp	r1, #0
 8015b9a:	d1b9      	bne.n	8015b10 <_printf_float+0xe8>
 8015b9c:	2301      	movs	r3, #1
 8015b9e:	e7b6      	b.n	8015b0e <_printf_float+0xe6>
 8015ba0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8015ba4:	d119      	bne.n	8015bda <_printf_float+0x1b2>
 8015ba6:	2900      	cmp	r1, #0
 8015ba8:	6863      	ldr	r3, [r4, #4]
 8015baa:	dd0c      	ble.n	8015bc6 <_printf_float+0x19e>
 8015bac:	6121      	str	r1, [r4, #16]
 8015bae:	b913      	cbnz	r3, 8015bb6 <_printf_float+0x18e>
 8015bb0:	6822      	ldr	r2, [r4, #0]
 8015bb2:	07d2      	lsls	r2, r2, #31
 8015bb4:	d502      	bpl.n	8015bbc <_printf_float+0x194>
 8015bb6:	3301      	adds	r3, #1
 8015bb8:	440b      	add	r3, r1
 8015bba:	6123      	str	r3, [r4, #16]
 8015bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015bbe:	65a3      	str	r3, [r4, #88]	; 0x58
 8015bc0:	f04f 0900 	mov.w	r9, #0
 8015bc4:	e7d9      	b.n	8015b7a <_printf_float+0x152>
 8015bc6:	b913      	cbnz	r3, 8015bce <_printf_float+0x1a6>
 8015bc8:	6822      	ldr	r2, [r4, #0]
 8015bca:	07d0      	lsls	r0, r2, #31
 8015bcc:	d501      	bpl.n	8015bd2 <_printf_float+0x1aa>
 8015bce:	3302      	adds	r3, #2
 8015bd0:	e7f3      	b.n	8015bba <_printf_float+0x192>
 8015bd2:	2301      	movs	r3, #1
 8015bd4:	e7f1      	b.n	8015bba <_printf_float+0x192>
 8015bd6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8015bda:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8015bde:	4293      	cmp	r3, r2
 8015be0:	db05      	blt.n	8015bee <_printf_float+0x1c6>
 8015be2:	6822      	ldr	r2, [r4, #0]
 8015be4:	6123      	str	r3, [r4, #16]
 8015be6:	07d1      	lsls	r1, r2, #31
 8015be8:	d5e8      	bpl.n	8015bbc <_printf_float+0x194>
 8015bea:	3301      	adds	r3, #1
 8015bec:	e7e5      	b.n	8015bba <_printf_float+0x192>
 8015bee:	2b00      	cmp	r3, #0
 8015bf0:	bfd4      	ite	le
 8015bf2:	f1c3 0302 	rsble	r3, r3, #2
 8015bf6:	2301      	movgt	r3, #1
 8015bf8:	4413      	add	r3, r2
 8015bfa:	e7de      	b.n	8015bba <_printf_float+0x192>
 8015bfc:	6823      	ldr	r3, [r4, #0]
 8015bfe:	055a      	lsls	r2, r3, #21
 8015c00:	d407      	bmi.n	8015c12 <_printf_float+0x1ea>
 8015c02:	6923      	ldr	r3, [r4, #16]
 8015c04:	4642      	mov	r2, r8
 8015c06:	4631      	mov	r1, r6
 8015c08:	4628      	mov	r0, r5
 8015c0a:	47b8      	blx	r7
 8015c0c:	3001      	adds	r0, #1
 8015c0e:	d12b      	bne.n	8015c68 <_printf_float+0x240>
 8015c10:	e767      	b.n	8015ae2 <_printf_float+0xba>
 8015c12:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8015c16:	f240 80dc 	bls.w	8015dd2 <_printf_float+0x3aa>
 8015c1a:	2200      	movs	r2, #0
 8015c1c:	2300      	movs	r3, #0
 8015c1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015c22:	f7ea ff69 	bl	8000af8 <__aeabi_dcmpeq>
 8015c26:	2800      	cmp	r0, #0
 8015c28:	d033      	beq.n	8015c92 <_printf_float+0x26a>
 8015c2a:	2301      	movs	r3, #1
 8015c2c:	4a41      	ldr	r2, [pc, #260]	; (8015d34 <_printf_float+0x30c>)
 8015c2e:	4631      	mov	r1, r6
 8015c30:	4628      	mov	r0, r5
 8015c32:	47b8      	blx	r7
 8015c34:	3001      	adds	r0, #1
 8015c36:	f43f af54 	beq.w	8015ae2 <_printf_float+0xba>
 8015c3a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015c3e:	429a      	cmp	r2, r3
 8015c40:	db02      	blt.n	8015c48 <_printf_float+0x220>
 8015c42:	6823      	ldr	r3, [r4, #0]
 8015c44:	07d8      	lsls	r0, r3, #31
 8015c46:	d50f      	bpl.n	8015c68 <_printf_float+0x240>
 8015c48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015c4c:	4631      	mov	r1, r6
 8015c4e:	4628      	mov	r0, r5
 8015c50:	47b8      	blx	r7
 8015c52:	3001      	adds	r0, #1
 8015c54:	f43f af45 	beq.w	8015ae2 <_printf_float+0xba>
 8015c58:	f04f 0800 	mov.w	r8, #0
 8015c5c:	f104 091a 	add.w	r9, r4, #26
 8015c60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015c62:	3b01      	subs	r3, #1
 8015c64:	4543      	cmp	r3, r8
 8015c66:	dc09      	bgt.n	8015c7c <_printf_float+0x254>
 8015c68:	6823      	ldr	r3, [r4, #0]
 8015c6a:	079b      	lsls	r3, r3, #30
 8015c6c:	f100 8103 	bmi.w	8015e76 <_printf_float+0x44e>
 8015c70:	68e0      	ldr	r0, [r4, #12]
 8015c72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015c74:	4298      	cmp	r0, r3
 8015c76:	bfb8      	it	lt
 8015c78:	4618      	movlt	r0, r3
 8015c7a:	e734      	b.n	8015ae6 <_printf_float+0xbe>
 8015c7c:	2301      	movs	r3, #1
 8015c7e:	464a      	mov	r2, r9
 8015c80:	4631      	mov	r1, r6
 8015c82:	4628      	mov	r0, r5
 8015c84:	47b8      	blx	r7
 8015c86:	3001      	adds	r0, #1
 8015c88:	f43f af2b 	beq.w	8015ae2 <_printf_float+0xba>
 8015c8c:	f108 0801 	add.w	r8, r8, #1
 8015c90:	e7e6      	b.n	8015c60 <_printf_float+0x238>
 8015c92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015c94:	2b00      	cmp	r3, #0
 8015c96:	dc2b      	bgt.n	8015cf0 <_printf_float+0x2c8>
 8015c98:	2301      	movs	r3, #1
 8015c9a:	4a26      	ldr	r2, [pc, #152]	; (8015d34 <_printf_float+0x30c>)
 8015c9c:	4631      	mov	r1, r6
 8015c9e:	4628      	mov	r0, r5
 8015ca0:	47b8      	blx	r7
 8015ca2:	3001      	adds	r0, #1
 8015ca4:	f43f af1d 	beq.w	8015ae2 <_printf_float+0xba>
 8015ca8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015caa:	b923      	cbnz	r3, 8015cb6 <_printf_float+0x28e>
 8015cac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015cae:	b913      	cbnz	r3, 8015cb6 <_printf_float+0x28e>
 8015cb0:	6823      	ldr	r3, [r4, #0]
 8015cb2:	07d9      	lsls	r1, r3, #31
 8015cb4:	d5d8      	bpl.n	8015c68 <_printf_float+0x240>
 8015cb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015cba:	4631      	mov	r1, r6
 8015cbc:	4628      	mov	r0, r5
 8015cbe:	47b8      	blx	r7
 8015cc0:	3001      	adds	r0, #1
 8015cc2:	f43f af0e 	beq.w	8015ae2 <_printf_float+0xba>
 8015cc6:	f04f 0900 	mov.w	r9, #0
 8015cca:	f104 0a1a 	add.w	sl, r4, #26
 8015cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015cd0:	425b      	negs	r3, r3
 8015cd2:	454b      	cmp	r3, r9
 8015cd4:	dc01      	bgt.n	8015cda <_printf_float+0x2b2>
 8015cd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015cd8:	e794      	b.n	8015c04 <_printf_float+0x1dc>
 8015cda:	2301      	movs	r3, #1
 8015cdc:	4652      	mov	r2, sl
 8015cde:	4631      	mov	r1, r6
 8015ce0:	4628      	mov	r0, r5
 8015ce2:	47b8      	blx	r7
 8015ce4:	3001      	adds	r0, #1
 8015ce6:	f43f aefc 	beq.w	8015ae2 <_printf_float+0xba>
 8015cea:	f109 0901 	add.w	r9, r9, #1
 8015cee:	e7ee      	b.n	8015cce <_printf_float+0x2a6>
 8015cf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015cf2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015cf4:	429a      	cmp	r2, r3
 8015cf6:	bfa8      	it	ge
 8015cf8:	461a      	movge	r2, r3
 8015cfa:	2a00      	cmp	r2, #0
 8015cfc:	4691      	mov	r9, r2
 8015cfe:	dd07      	ble.n	8015d10 <_printf_float+0x2e8>
 8015d00:	4613      	mov	r3, r2
 8015d02:	4631      	mov	r1, r6
 8015d04:	4642      	mov	r2, r8
 8015d06:	4628      	mov	r0, r5
 8015d08:	47b8      	blx	r7
 8015d0a:	3001      	adds	r0, #1
 8015d0c:	f43f aee9 	beq.w	8015ae2 <_printf_float+0xba>
 8015d10:	f104 031a 	add.w	r3, r4, #26
 8015d14:	f04f 0b00 	mov.w	fp, #0
 8015d18:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015d1c:	9306      	str	r3, [sp, #24]
 8015d1e:	e015      	b.n	8015d4c <_printf_float+0x324>
 8015d20:	7fefffff 	.word	0x7fefffff
 8015d24:	0801a37c 	.word	0x0801a37c
 8015d28:	0801a378 	.word	0x0801a378
 8015d2c:	0801a384 	.word	0x0801a384
 8015d30:	0801a380 	.word	0x0801a380
 8015d34:	0801a53b 	.word	0x0801a53b
 8015d38:	2301      	movs	r3, #1
 8015d3a:	9a06      	ldr	r2, [sp, #24]
 8015d3c:	4631      	mov	r1, r6
 8015d3e:	4628      	mov	r0, r5
 8015d40:	47b8      	blx	r7
 8015d42:	3001      	adds	r0, #1
 8015d44:	f43f aecd 	beq.w	8015ae2 <_printf_float+0xba>
 8015d48:	f10b 0b01 	add.w	fp, fp, #1
 8015d4c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8015d50:	ebaa 0309 	sub.w	r3, sl, r9
 8015d54:	455b      	cmp	r3, fp
 8015d56:	dcef      	bgt.n	8015d38 <_printf_float+0x310>
 8015d58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015d5c:	429a      	cmp	r2, r3
 8015d5e:	44d0      	add	r8, sl
 8015d60:	db15      	blt.n	8015d8e <_printf_float+0x366>
 8015d62:	6823      	ldr	r3, [r4, #0]
 8015d64:	07da      	lsls	r2, r3, #31
 8015d66:	d412      	bmi.n	8015d8e <_printf_float+0x366>
 8015d68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015d6a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015d6c:	eba3 020a 	sub.w	r2, r3, sl
 8015d70:	eba3 0a01 	sub.w	sl, r3, r1
 8015d74:	4592      	cmp	sl, r2
 8015d76:	bfa8      	it	ge
 8015d78:	4692      	movge	sl, r2
 8015d7a:	f1ba 0f00 	cmp.w	sl, #0
 8015d7e:	dc0e      	bgt.n	8015d9e <_printf_float+0x376>
 8015d80:	f04f 0800 	mov.w	r8, #0
 8015d84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015d88:	f104 091a 	add.w	r9, r4, #26
 8015d8c:	e019      	b.n	8015dc2 <_printf_float+0x39a>
 8015d8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015d92:	4631      	mov	r1, r6
 8015d94:	4628      	mov	r0, r5
 8015d96:	47b8      	blx	r7
 8015d98:	3001      	adds	r0, #1
 8015d9a:	d1e5      	bne.n	8015d68 <_printf_float+0x340>
 8015d9c:	e6a1      	b.n	8015ae2 <_printf_float+0xba>
 8015d9e:	4653      	mov	r3, sl
 8015da0:	4642      	mov	r2, r8
 8015da2:	4631      	mov	r1, r6
 8015da4:	4628      	mov	r0, r5
 8015da6:	47b8      	blx	r7
 8015da8:	3001      	adds	r0, #1
 8015daa:	d1e9      	bne.n	8015d80 <_printf_float+0x358>
 8015dac:	e699      	b.n	8015ae2 <_printf_float+0xba>
 8015dae:	2301      	movs	r3, #1
 8015db0:	464a      	mov	r2, r9
 8015db2:	4631      	mov	r1, r6
 8015db4:	4628      	mov	r0, r5
 8015db6:	47b8      	blx	r7
 8015db8:	3001      	adds	r0, #1
 8015dba:	f43f ae92 	beq.w	8015ae2 <_printf_float+0xba>
 8015dbe:	f108 0801 	add.w	r8, r8, #1
 8015dc2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015dc6:	1a9b      	subs	r3, r3, r2
 8015dc8:	eba3 030a 	sub.w	r3, r3, sl
 8015dcc:	4543      	cmp	r3, r8
 8015dce:	dcee      	bgt.n	8015dae <_printf_float+0x386>
 8015dd0:	e74a      	b.n	8015c68 <_printf_float+0x240>
 8015dd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015dd4:	2a01      	cmp	r2, #1
 8015dd6:	dc01      	bgt.n	8015ddc <_printf_float+0x3b4>
 8015dd8:	07db      	lsls	r3, r3, #31
 8015dda:	d53a      	bpl.n	8015e52 <_printf_float+0x42a>
 8015ddc:	2301      	movs	r3, #1
 8015dde:	4642      	mov	r2, r8
 8015de0:	4631      	mov	r1, r6
 8015de2:	4628      	mov	r0, r5
 8015de4:	47b8      	blx	r7
 8015de6:	3001      	adds	r0, #1
 8015de8:	f43f ae7b 	beq.w	8015ae2 <_printf_float+0xba>
 8015dec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015df0:	4631      	mov	r1, r6
 8015df2:	4628      	mov	r0, r5
 8015df4:	47b8      	blx	r7
 8015df6:	3001      	adds	r0, #1
 8015df8:	f108 0801 	add.w	r8, r8, #1
 8015dfc:	f43f ae71 	beq.w	8015ae2 <_printf_float+0xba>
 8015e00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015e02:	2200      	movs	r2, #0
 8015e04:	f103 3aff 	add.w	sl, r3, #4294967295
 8015e08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015e0c:	2300      	movs	r3, #0
 8015e0e:	f7ea fe73 	bl	8000af8 <__aeabi_dcmpeq>
 8015e12:	b9c8      	cbnz	r0, 8015e48 <_printf_float+0x420>
 8015e14:	4653      	mov	r3, sl
 8015e16:	4642      	mov	r2, r8
 8015e18:	4631      	mov	r1, r6
 8015e1a:	4628      	mov	r0, r5
 8015e1c:	47b8      	blx	r7
 8015e1e:	3001      	adds	r0, #1
 8015e20:	d10e      	bne.n	8015e40 <_printf_float+0x418>
 8015e22:	e65e      	b.n	8015ae2 <_printf_float+0xba>
 8015e24:	2301      	movs	r3, #1
 8015e26:	4652      	mov	r2, sl
 8015e28:	4631      	mov	r1, r6
 8015e2a:	4628      	mov	r0, r5
 8015e2c:	47b8      	blx	r7
 8015e2e:	3001      	adds	r0, #1
 8015e30:	f43f ae57 	beq.w	8015ae2 <_printf_float+0xba>
 8015e34:	f108 0801 	add.w	r8, r8, #1
 8015e38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015e3a:	3b01      	subs	r3, #1
 8015e3c:	4543      	cmp	r3, r8
 8015e3e:	dcf1      	bgt.n	8015e24 <_printf_float+0x3fc>
 8015e40:	464b      	mov	r3, r9
 8015e42:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8015e46:	e6de      	b.n	8015c06 <_printf_float+0x1de>
 8015e48:	f04f 0800 	mov.w	r8, #0
 8015e4c:	f104 0a1a 	add.w	sl, r4, #26
 8015e50:	e7f2      	b.n	8015e38 <_printf_float+0x410>
 8015e52:	2301      	movs	r3, #1
 8015e54:	e7df      	b.n	8015e16 <_printf_float+0x3ee>
 8015e56:	2301      	movs	r3, #1
 8015e58:	464a      	mov	r2, r9
 8015e5a:	4631      	mov	r1, r6
 8015e5c:	4628      	mov	r0, r5
 8015e5e:	47b8      	blx	r7
 8015e60:	3001      	adds	r0, #1
 8015e62:	f43f ae3e 	beq.w	8015ae2 <_printf_float+0xba>
 8015e66:	f108 0801 	add.w	r8, r8, #1
 8015e6a:	68e3      	ldr	r3, [r4, #12]
 8015e6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015e6e:	1a9b      	subs	r3, r3, r2
 8015e70:	4543      	cmp	r3, r8
 8015e72:	dcf0      	bgt.n	8015e56 <_printf_float+0x42e>
 8015e74:	e6fc      	b.n	8015c70 <_printf_float+0x248>
 8015e76:	f04f 0800 	mov.w	r8, #0
 8015e7a:	f104 0919 	add.w	r9, r4, #25
 8015e7e:	e7f4      	b.n	8015e6a <_printf_float+0x442>
 8015e80:	2900      	cmp	r1, #0
 8015e82:	f43f ae8b 	beq.w	8015b9c <_printf_float+0x174>
 8015e86:	2300      	movs	r3, #0
 8015e88:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8015e8c:	ab09      	add	r3, sp, #36	; 0x24
 8015e8e:	9300      	str	r3, [sp, #0]
 8015e90:	ec49 8b10 	vmov	d0, r8, r9
 8015e94:	6022      	str	r2, [r4, #0]
 8015e96:	f8cd a004 	str.w	sl, [sp, #4]
 8015e9a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8015e9e:	4628      	mov	r0, r5
 8015ea0:	f7ff fd2e 	bl	8015900 <__cvt>
 8015ea4:	4680      	mov	r8, r0
 8015ea6:	e648      	b.n	8015b3a <_printf_float+0x112>

08015ea8 <_printf_common>:
 8015ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015eac:	4691      	mov	r9, r2
 8015eae:	461f      	mov	r7, r3
 8015eb0:	688a      	ldr	r2, [r1, #8]
 8015eb2:	690b      	ldr	r3, [r1, #16]
 8015eb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8015eb8:	4293      	cmp	r3, r2
 8015eba:	bfb8      	it	lt
 8015ebc:	4613      	movlt	r3, r2
 8015ebe:	f8c9 3000 	str.w	r3, [r9]
 8015ec2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8015ec6:	4606      	mov	r6, r0
 8015ec8:	460c      	mov	r4, r1
 8015eca:	b112      	cbz	r2, 8015ed2 <_printf_common+0x2a>
 8015ecc:	3301      	adds	r3, #1
 8015ece:	f8c9 3000 	str.w	r3, [r9]
 8015ed2:	6823      	ldr	r3, [r4, #0]
 8015ed4:	0699      	lsls	r1, r3, #26
 8015ed6:	bf42      	ittt	mi
 8015ed8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8015edc:	3302      	addmi	r3, #2
 8015ede:	f8c9 3000 	strmi.w	r3, [r9]
 8015ee2:	6825      	ldr	r5, [r4, #0]
 8015ee4:	f015 0506 	ands.w	r5, r5, #6
 8015ee8:	d107      	bne.n	8015efa <_printf_common+0x52>
 8015eea:	f104 0a19 	add.w	sl, r4, #25
 8015eee:	68e3      	ldr	r3, [r4, #12]
 8015ef0:	f8d9 2000 	ldr.w	r2, [r9]
 8015ef4:	1a9b      	subs	r3, r3, r2
 8015ef6:	42ab      	cmp	r3, r5
 8015ef8:	dc28      	bgt.n	8015f4c <_printf_common+0xa4>
 8015efa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8015efe:	6822      	ldr	r2, [r4, #0]
 8015f00:	3300      	adds	r3, #0
 8015f02:	bf18      	it	ne
 8015f04:	2301      	movne	r3, #1
 8015f06:	0692      	lsls	r2, r2, #26
 8015f08:	d42d      	bmi.n	8015f66 <_printf_common+0xbe>
 8015f0a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8015f0e:	4639      	mov	r1, r7
 8015f10:	4630      	mov	r0, r6
 8015f12:	47c0      	blx	r8
 8015f14:	3001      	adds	r0, #1
 8015f16:	d020      	beq.n	8015f5a <_printf_common+0xb2>
 8015f18:	6823      	ldr	r3, [r4, #0]
 8015f1a:	68e5      	ldr	r5, [r4, #12]
 8015f1c:	f8d9 2000 	ldr.w	r2, [r9]
 8015f20:	f003 0306 	and.w	r3, r3, #6
 8015f24:	2b04      	cmp	r3, #4
 8015f26:	bf08      	it	eq
 8015f28:	1aad      	subeq	r5, r5, r2
 8015f2a:	68a3      	ldr	r3, [r4, #8]
 8015f2c:	6922      	ldr	r2, [r4, #16]
 8015f2e:	bf0c      	ite	eq
 8015f30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015f34:	2500      	movne	r5, #0
 8015f36:	4293      	cmp	r3, r2
 8015f38:	bfc4      	itt	gt
 8015f3a:	1a9b      	subgt	r3, r3, r2
 8015f3c:	18ed      	addgt	r5, r5, r3
 8015f3e:	f04f 0900 	mov.w	r9, #0
 8015f42:	341a      	adds	r4, #26
 8015f44:	454d      	cmp	r5, r9
 8015f46:	d11a      	bne.n	8015f7e <_printf_common+0xd6>
 8015f48:	2000      	movs	r0, #0
 8015f4a:	e008      	b.n	8015f5e <_printf_common+0xb6>
 8015f4c:	2301      	movs	r3, #1
 8015f4e:	4652      	mov	r2, sl
 8015f50:	4639      	mov	r1, r7
 8015f52:	4630      	mov	r0, r6
 8015f54:	47c0      	blx	r8
 8015f56:	3001      	adds	r0, #1
 8015f58:	d103      	bne.n	8015f62 <_printf_common+0xba>
 8015f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8015f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015f62:	3501      	adds	r5, #1
 8015f64:	e7c3      	b.n	8015eee <_printf_common+0x46>
 8015f66:	18e1      	adds	r1, r4, r3
 8015f68:	1c5a      	adds	r2, r3, #1
 8015f6a:	2030      	movs	r0, #48	; 0x30
 8015f6c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015f70:	4422      	add	r2, r4
 8015f72:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8015f76:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015f7a:	3302      	adds	r3, #2
 8015f7c:	e7c5      	b.n	8015f0a <_printf_common+0x62>
 8015f7e:	2301      	movs	r3, #1
 8015f80:	4622      	mov	r2, r4
 8015f82:	4639      	mov	r1, r7
 8015f84:	4630      	mov	r0, r6
 8015f86:	47c0      	blx	r8
 8015f88:	3001      	adds	r0, #1
 8015f8a:	d0e6      	beq.n	8015f5a <_printf_common+0xb2>
 8015f8c:	f109 0901 	add.w	r9, r9, #1
 8015f90:	e7d8      	b.n	8015f44 <_printf_common+0x9c>
	...

08015f94 <_printf_i>:
 8015f94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015f98:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8015f9c:	460c      	mov	r4, r1
 8015f9e:	7e09      	ldrb	r1, [r1, #24]
 8015fa0:	b085      	sub	sp, #20
 8015fa2:	296e      	cmp	r1, #110	; 0x6e
 8015fa4:	4617      	mov	r7, r2
 8015fa6:	4606      	mov	r6, r0
 8015fa8:	4698      	mov	r8, r3
 8015faa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015fac:	f000 80b3 	beq.w	8016116 <_printf_i+0x182>
 8015fb0:	d822      	bhi.n	8015ff8 <_printf_i+0x64>
 8015fb2:	2963      	cmp	r1, #99	; 0x63
 8015fb4:	d036      	beq.n	8016024 <_printf_i+0x90>
 8015fb6:	d80a      	bhi.n	8015fce <_printf_i+0x3a>
 8015fb8:	2900      	cmp	r1, #0
 8015fba:	f000 80b9 	beq.w	8016130 <_printf_i+0x19c>
 8015fbe:	2958      	cmp	r1, #88	; 0x58
 8015fc0:	f000 8083 	beq.w	80160ca <_printf_i+0x136>
 8015fc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015fc8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8015fcc:	e032      	b.n	8016034 <_printf_i+0xa0>
 8015fce:	2964      	cmp	r1, #100	; 0x64
 8015fd0:	d001      	beq.n	8015fd6 <_printf_i+0x42>
 8015fd2:	2969      	cmp	r1, #105	; 0x69
 8015fd4:	d1f6      	bne.n	8015fc4 <_printf_i+0x30>
 8015fd6:	6820      	ldr	r0, [r4, #0]
 8015fd8:	6813      	ldr	r3, [r2, #0]
 8015fda:	0605      	lsls	r5, r0, #24
 8015fdc:	f103 0104 	add.w	r1, r3, #4
 8015fe0:	d52a      	bpl.n	8016038 <_printf_i+0xa4>
 8015fe2:	681b      	ldr	r3, [r3, #0]
 8015fe4:	6011      	str	r1, [r2, #0]
 8015fe6:	2b00      	cmp	r3, #0
 8015fe8:	da03      	bge.n	8015ff2 <_printf_i+0x5e>
 8015fea:	222d      	movs	r2, #45	; 0x2d
 8015fec:	425b      	negs	r3, r3
 8015fee:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8015ff2:	486f      	ldr	r0, [pc, #444]	; (80161b0 <_printf_i+0x21c>)
 8015ff4:	220a      	movs	r2, #10
 8015ff6:	e039      	b.n	801606c <_printf_i+0xd8>
 8015ff8:	2973      	cmp	r1, #115	; 0x73
 8015ffa:	f000 809d 	beq.w	8016138 <_printf_i+0x1a4>
 8015ffe:	d808      	bhi.n	8016012 <_printf_i+0x7e>
 8016000:	296f      	cmp	r1, #111	; 0x6f
 8016002:	d020      	beq.n	8016046 <_printf_i+0xb2>
 8016004:	2970      	cmp	r1, #112	; 0x70
 8016006:	d1dd      	bne.n	8015fc4 <_printf_i+0x30>
 8016008:	6823      	ldr	r3, [r4, #0]
 801600a:	f043 0320 	orr.w	r3, r3, #32
 801600e:	6023      	str	r3, [r4, #0]
 8016010:	e003      	b.n	801601a <_printf_i+0x86>
 8016012:	2975      	cmp	r1, #117	; 0x75
 8016014:	d017      	beq.n	8016046 <_printf_i+0xb2>
 8016016:	2978      	cmp	r1, #120	; 0x78
 8016018:	d1d4      	bne.n	8015fc4 <_printf_i+0x30>
 801601a:	2378      	movs	r3, #120	; 0x78
 801601c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8016020:	4864      	ldr	r0, [pc, #400]	; (80161b4 <_printf_i+0x220>)
 8016022:	e055      	b.n	80160d0 <_printf_i+0x13c>
 8016024:	6813      	ldr	r3, [r2, #0]
 8016026:	1d19      	adds	r1, r3, #4
 8016028:	681b      	ldr	r3, [r3, #0]
 801602a:	6011      	str	r1, [r2, #0]
 801602c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8016030:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8016034:	2301      	movs	r3, #1
 8016036:	e08c      	b.n	8016152 <_printf_i+0x1be>
 8016038:	681b      	ldr	r3, [r3, #0]
 801603a:	6011      	str	r1, [r2, #0]
 801603c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8016040:	bf18      	it	ne
 8016042:	b21b      	sxthne	r3, r3
 8016044:	e7cf      	b.n	8015fe6 <_printf_i+0x52>
 8016046:	6813      	ldr	r3, [r2, #0]
 8016048:	6825      	ldr	r5, [r4, #0]
 801604a:	1d18      	adds	r0, r3, #4
 801604c:	6010      	str	r0, [r2, #0]
 801604e:	0628      	lsls	r0, r5, #24
 8016050:	d501      	bpl.n	8016056 <_printf_i+0xc2>
 8016052:	681b      	ldr	r3, [r3, #0]
 8016054:	e002      	b.n	801605c <_printf_i+0xc8>
 8016056:	0668      	lsls	r0, r5, #25
 8016058:	d5fb      	bpl.n	8016052 <_printf_i+0xbe>
 801605a:	881b      	ldrh	r3, [r3, #0]
 801605c:	4854      	ldr	r0, [pc, #336]	; (80161b0 <_printf_i+0x21c>)
 801605e:	296f      	cmp	r1, #111	; 0x6f
 8016060:	bf14      	ite	ne
 8016062:	220a      	movne	r2, #10
 8016064:	2208      	moveq	r2, #8
 8016066:	2100      	movs	r1, #0
 8016068:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801606c:	6865      	ldr	r5, [r4, #4]
 801606e:	60a5      	str	r5, [r4, #8]
 8016070:	2d00      	cmp	r5, #0
 8016072:	f2c0 8095 	blt.w	80161a0 <_printf_i+0x20c>
 8016076:	6821      	ldr	r1, [r4, #0]
 8016078:	f021 0104 	bic.w	r1, r1, #4
 801607c:	6021      	str	r1, [r4, #0]
 801607e:	2b00      	cmp	r3, #0
 8016080:	d13d      	bne.n	80160fe <_printf_i+0x16a>
 8016082:	2d00      	cmp	r5, #0
 8016084:	f040 808e 	bne.w	80161a4 <_printf_i+0x210>
 8016088:	4665      	mov	r5, ip
 801608a:	2a08      	cmp	r2, #8
 801608c:	d10b      	bne.n	80160a6 <_printf_i+0x112>
 801608e:	6823      	ldr	r3, [r4, #0]
 8016090:	07db      	lsls	r3, r3, #31
 8016092:	d508      	bpl.n	80160a6 <_printf_i+0x112>
 8016094:	6923      	ldr	r3, [r4, #16]
 8016096:	6862      	ldr	r2, [r4, #4]
 8016098:	429a      	cmp	r2, r3
 801609a:	bfde      	ittt	le
 801609c:	2330      	movle	r3, #48	; 0x30
 801609e:	f805 3c01 	strble.w	r3, [r5, #-1]
 80160a2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80160a6:	ebac 0305 	sub.w	r3, ip, r5
 80160aa:	6123      	str	r3, [r4, #16]
 80160ac:	f8cd 8000 	str.w	r8, [sp]
 80160b0:	463b      	mov	r3, r7
 80160b2:	aa03      	add	r2, sp, #12
 80160b4:	4621      	mov	r1, r4
 80160b6:	4630      	mov	r0, r6
 80160b8:	f7ff fef6 	bl	8015ea8 <_printf_common>
 80160bc:	3001      	adds	r0, #1
 80160be:	d14d      	bne.n	801615c <_printf_i+0x1c8>
 80160c0:	f04f 30ff 	mov.w	r0, #4294967295
 80160c4:	b005      	add	sp, #20
 80160c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80160ca:	4839      	ldr	r0, [pc, #228]	; (80161b0 <_printf_i+0x21c>)
 80160cc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80160d0:	6813      	ldr	r3, [r2, #0]
 80160d2:	6821      	ldr	r1, [r4, #0]
 80160d4:	1d1d      	adds	r5, r3, #4
 80160d6:	681b      	ldr	r3, [r3, #0]
 80160d8:	6015      	str	r5, [r2, #0]
 80160da:	060a      	lsls	r2, r1, #24
 80160dc:	d50b      	bpl.n	80160f6 <_printf_i+0x162>
 80160de:	07ca      	lsls	r2, r1, #31
 80160e0:	bf44      	itt	mi
 80160e2:	f041 0120 	orrmi.w	r1, r1, #32
 80160e6:	6021      	strmi	r1, [r4, #0]
 80160e8:	b91b      	cbnz	r3, 80160f2 <_printf_i+0x15e>
 80160ea:	6822      	ldr	r2, [r4, #0]
 80160ec:	f022 0220 	bic.w	r2, r2, #32
 80160f0:	6022      	str	r2, [r4, #0]
 80160f2:	2210      	movs	r2, #16
 80160f4:	e7b7      	b.n	8016066 <_printf_i+0xd2>
 80160f6:	064d      	lsls	r5, r1, #25
 80160f8:	bf48      	it	mi
 80160fa:	b29b      	uxthmi	r3, r3
 80160fc:	e7ef      	b.n	80160de <_printf_i+0x14a>
 80160fe:	4665      	mov	r5, ip
 8016100:	fbb3 f1f2 	udiv	r1, r3, r2
 8016104:	fb02 3311 	mls	r3, r2, r1, r3
 8016108:	5cc3      	ldrb	r3, [r0, r3]
 801610a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801610e:	460b      	mov	r3, r1
 8016110:	2900      	cmp	r1, #0
 8016112:	d1f5      	bne.n	8016100 <_printf_i+0x16c>
 8016114:	e7b9      	b.n	801608a <_printf_i+0xf6>
 8016116:	6813      	ldr	r3, [r2, #0]
 8016118:	6825      	ldr	r5, [r4, #0]
 801611a:	6961      	ldr	r1, [r4, #20]
 801611c:	1d18      	adds	r0, r3, #4
 801611e:	6010      	str	r0, [r2, #0]
 8016120:	0628      	lsls	r0, r5, #24
 8016122:	681b      	ldr	r3, [r3, #0]
 8016124:	d501      	bpl.n	801612a <_printf_i+0x196>
 8016126:	6019      	str	r1, [r3, #0]
 8016128:	e002      	b.n	8016130 <_printf_i+0x19c>
 801612a:	066a      	lsls	r2, r5, #25
 801612c:	d5fb      	bpl.n	8016126 <_printf_i+0x192>
 801612e:	8019      	strh	r1, [r3, #0]
 8016130:	2300      	movs	r3, #0
 8016132:	6123      	str	r3, [r4, #16]
 8016134:	4665      	mov	r5, ip
 8016136:	e7b9      	b.n	80160ac <_printf_i+0x118>
 8016138:	6813      	ldr	r3, [r2, #0]
 801613a:	1d19      	adds	r1, r3, #4
 801613c:	6011      	str	r1, [r2, #0]
 801613e:	681d      	ldr	r5, [r3, #0]
 8016140:	6862      	ldr	r2, [r4, #4]
 8016142:	2100      	movs	r1, #0
 8016144:	4628      	mov	r0, r5
 8016146:	f7ea f863 	bl	8000210 <memchr>
 801614a:	b108      	cbz	r0, 8016150 <_printf_i+0x1bc>
 801614c:	1b40      	subs	r0, r0, r5
 801614e:	6060      	str	r0, [r4, #4]
 8016150:	6863      	ldr	r3, [r4, #4]
 8016152:	6123      	str	r3, [r4, #16]
 8016154:	2300      	movs	r3, #0
 8016156:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801615a:	e7a7      	b.n	80160ac <_printf_i+0x118>
 801615c:	6923      	ldr	r3, [r4, #16]
 801615e:	462a      	mov	r2, r5
 8016160:	4639      	mov	r1, r7
 8016162:	4630      	mov	r0, r6
 8016164:	47c0      	blx	r8
 8016166:	3001      	adds	r0, #1
 8016168:	d0aa      	beq.n	80160c0 <_printf_i+0x12c>
 801616a:	6823      	ldr	r3, [r4, #0]
 801616c:	079b      	lsls	r3, r3, #30
 801616e:	d413      	bmi.n	8016198 <_printf_i+0x204>
 8016170:	68e0      	ldr	r0, [r4, #12]
 8016172:	9b03      	ldr	r3, [sp, #12]
 8016174:	4298      	cmp	r0, r3
 8016176:	bfb8      	it	lt
 8016178:	4618      	movlt	r0, r3
 801617a:	e7a3      	b.n	80160c4 <_printf_i+0x130>
 801617c:	2301      	movs	r3, #1
 801617e:	464a      	mov	r2, r9
 8016180:	4639      	mov	r1, r7
 8016182:	4630      	mov	r0, r6
 8016184:	47c0      	blx	r8
 8016186:	3001      	adds	r0, #1
 8016188:	d09a      	beq.n	80160c0 <_printf_i+0x12c>
 801618a:	3501      	adds	r5, #1
 801618c:	68e3      	ldr	r3, [r4, #12]
 801618e:	9a03      	ldr	r2, [sp, #12]
 8016190:	1a9b      	subs	r3, r3, r2
 8016192:	42ab      	cmp	r3, r5
 8016194:	dcf2      	bgt.n	801617c <_printf_i+0x1e8>
 8016196:	e7eb      	b.n	8016170 <_printf_i+0x1dc>
 8016198:	2500      	movs	r5, #0
 801619a:	f104 0919 	add.w	r9, r4, #25
 801619e:	e7f5      	b.n	801618c <_printf_i+0x1f8>
 80161a0:	2b00      	cmp	r3, #0
 80161a2:	d1ac      	bne.n	80160fe <_printf_i+0x16a>
 80161a4:	7803      	ldrb	r3, [r0, #0]
 80161a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80161aa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80161ae:	e76c      	b.n	801608a <_printf_i+0xf6>
 80161b0:	0801a388 	.word	0x0801a388
 80161b4:	0801a399 	.word	0x0801a399

080161b8 <_scanf_float>:
 80161b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161bc:	469a      	mov	sl, r3
 80161be:	688b      	ldr	r3, [r1, #8]
 80161c0:	4616      	mov	r6, r2
 80161c2:	1e5a      	subs	r2, r3, #1
 80161c4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80161c8:	b087      	sub	sp, #28
 80161ca:	bf83      	ittte	hi
 80161cc:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80161d0:	189b      	addhi	r3, r3, r2
 80161d2:	9301      	strhi	r3, [sp, #4]
 80161d4:	2300      	movls	r3, #0
 80161d6:	bf86      	itte	hi
 80161d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80161dc:	608b      	strhi	r3, [r1, #8]
 80161de:	9301      	strls	r3, [sp, #4]
 80161e0:	680b      	ldr	r3, [r1, #0]
 80161e2:	4688      	mov	r8, r1
 80161e4:	f04f 0b00 	mov.w	fp, #0
 80161e8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80161ec:	f848 3b1c 	str.w	r3, [r8], #28
 80161f0:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80161f4:	4607      	mov	r7, r0
 80161f6:	460c      	mov	r4, r1
 80161f8:	4645      	mov	r5, r8
 80161fa:	465a      	mov	r2, fp
 80161fc:	46d9      	mov	r9, fp
 80161fe:	f8cd b008 	str.w	fp, [sp, #8]
 8016202:	68a1      	ldr	r1, [r4, #8]
 8016204:	b181      	cbz	r1, 8016228 <_scanf_float+0x70>
 8016206:	6833      	ldr	r3, [r6, #0]
 8016208:	781b      	ldrb	r3, [r3, #0]
 801620a:	2b49      	cmp	r3, #73	; 0x49
 801620c:	d071      	beq.n	80162f2 <_scanf_float+0x13a>
 801620e:	d84d      	bhi.n	80162ac <_scanf_float+0xf4>
 8016210:	2b39      	cmp	r3, #57	; 0x39
 8016212:	d840      	bhi.n	8016296 <_scanf_float+0xde>
 8016214:	2b31      	cmp	r3, #49	; 0x31
 8016216:	f080 8088 	bcs.w	801632a <_scanf_float+0x172>
 801621a:	2b2d      	cmp	r3, #45	; 0x2d
 801621c:	f000 8090 	beq.w	8016340 <_scanf_float+0x188>
 8016220:	d815      	bhi.n	801624e <_scanf_float+0x96>
 8016222:	2b2b      	cmp	r3, #43	; 0x2b
 8016224:	f000 808c 	beq.w	8016340 <_scanf_float+0x188>
 8016228:	f1b9 0f00 	cmp.w	r9, #0
 801622c:	d003      	beq.n	8016236 <_scanf_float+0x7e>
 801622e:	6823      	ldr	r3, [r4, #0]
 8016230:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016234:	6023      	str	r3, [r4, #0]
 8016236:	3a01      	subs	r2, #1
 8016238:	2a01      	cmp	r2, #1
 801623a:	f200 80ea 	bhi.w	8016412 <_scanf_float+0x25a>
 801623e:	4545      	cmp	r5, r8
 8016240:	f200 80dc 	bhi.w	80163fc <_scanf_float+0x244>
 8016244:	2601      	movs	r6, #1
 8016246:	4630      	mov	r0, r6
 8016248:	b007      	add	sp, #28
 801624a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801624e:	2b2e      	cmp	r3, #46	; 0x2e
 8016250:	f000 809f 	beq.w	8016392 <_scanf_float+0x1da>
 8016254:	2b30      	cmp	r3, #48	; 0x30
 8016256:	d1e7      	bne.n	8016228 <_scanf_float+0x70>
 8016258:	6820      	ldr	r0, [r4, #0]
 801625a:	f410 7f80 	tst.w	r0, #256	; 0x100
 801625e:	d064      	beq.n	801632a <_scanf_float+0x172>
 8016260:	9b01      	ldr	r3, [sp, #4]
 8016262:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8016266:	6020      	str	r0, [r4, #0]
 8016268:	f109 0901 	add.w	r9, r9, #1
 801626c:	b11b      	cbz	r3, 8016276 <_scanf_float+0xbe>
 801626e:	3b01      	subs	r3, #1
 8016270:	3101      	adds	r1, #1
 8016272:	9301      	str	r3, [sp, #4]
 8016274:	60a1      	str	r1, [r4, #8]
 8016276:	68a3      	ldr	r3, [r4, #8]
 8016278:	3b01      	subs	r3, #1
 801627a:	60a3      	str	r3, [r4, #8]
 801627c:	6923      	ldr	r3, [r4, #16]
 801627e:	3301      	adds	r3, #1
 8016280:	6123      	str	r3, [r4, #16]
 8016282:	6873      	ldr	r3, [r6, #4]
 8016284:	3b01      	subs	r3, #1
 8016286:	2b00      	cmp	r3, #0
 8016288:	6073      	str	r3, [r6, #4]
 801628a:	f340 80ac 	ble.w	80163e6 <_scanf_float+0x22e>
 801628e:	6833      	ldr	r3, [r6, #0]
 8016290:	3301      	adds	r3, #1
 8016292:	6033      	str	r3, [r6, #0]
 8016294:	e7b5      	b.n	8016202 <_scanf_float+0x4a>
 8016296:	2b45      	cmp	r3, #69	; 0x45
 8016298:	f000 8085 	beq.w	80163a6 <_scanf_float+0x1ee>
 801629c:	2b46      	cmp	r3, #70	; 0x46
 801629e:	d06a      	beq.n	8016376 <_scanf_float+0x1be>
 80162a0:	2b41      	cmp	r3, #65	; 0x41
 80162a2:	d1c1      	bne.n	8016228 <_scanf_float+0x70>
 80162a4:	2a01      	cmp	r2, #1
 80162a6:	d1bf      	bne.n	8016228 <_scanf_float+0x70>
 80162a8:	2202      	movs	r2, #2
 80162aa:	e046      	b.n	801633a <_scanf_float+0x182>
 80162ac:	2b65      	cmp	r3, #101	; 0x65
 80162ae:	d07a      	beq.n	80163a6 <_scanf_float+0x1ee>
 80162b0:	d818      	bhi.n	80162e4 <_scanf_float+0x12c>
 80162b2:	2b54      	cmp	r3, #84	; 0x54
 80162b4:	d066      	beq.n	8016384 <_scanf_float+0x1cc>
 80162b6:	d811      	bhi.n	80162dc <_scanf_float+0x124>
 80162b8:	2b4e      	cmp	r3, #78	; 0x4e
 80162ba:	d1b5      	bne.n	8016228 <_scanf_float+0x70>
 80162bc:	2a00      	cmp	r2, #0
 80162be:	d146      	bne.n	801634e <_scanf_float+0x196>
 80162c0:	f1b9 0f00 	cmp.w	r9, #0
 80162c4:	d145      	bne.n	8016352 <_scanf_float+0x19a>
 80162c6:	6821      	ldr	r1, [r4, #0]
 80162c8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80162cc:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80162d0:	d13f      	bne.n	8016352 <_scanf_float+0x19a>
 80162d2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80162d6:	6021      	str	r1, [r4, #0]
 80162d8:	2201      	movs	r2, #1
 80162da:	e02e      	b.n	801633a <_scanf_float+0x182>
 80162dc:	2b59      	cmp	r3, #89	; 0x59
 80162de:	d01e      	beq.n	801631e <_scanf_float+0x166>
 80162e0:	2b61      	cmp	r3, #97	; 0x61
 80162e2:	e7de      	b.n	80162a2 <_scanf_float+0xea>
 80162e4:	2b6e      	cmp	r3, #110	; 0x6e
 80162e6:	d0e9      	beq.n	80162bc <_scanf_float+0x104>
 80162e8:	d815      	bhi.n	8016316 <_scanf_float+0x15e>
 80162ea:	2b66      	cmp	r3, #102	; 0x66
 80162ec:	d043      	beq.n	8016376 <_scanf_float+0x1be>
 80162ee:	2b69      	cmp	r3, #105	; 0x69
 80162f0:	d19a      	bne.n	8016228 <_scanf_float+0x70>
 80162f2:	f1bb 0f00 	cmp.w	fp, #0
 80162f6:	d138      	bne.n	801636a <_scanf_float+0x1b2>
 80162f8:	f1b9 0f00 	cmp.w	r9, #0
 80162fc:	d197      	bne.n	801622e <_scanf_float+0x76>
 80162fe:	6821      	ldr	r1, [r4, #0]
 8016300:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8016304:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8016308:	d195      	bne.n	8016236 <_scanf_float+0x7e>
 801630a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801630e:	6021      	str	r1, [r4, #0]
 8016310:	f04f 0b01 	mov.w	fp, #1
 8016314:	e011      	b.n	801633a <_scanf_float+0x182>
 8016316:	2b74      	cmp	r3, #116	; 0x74
 8016318:	d034      	beq.n	8016384 <_scanf_float+0x1cc>
 801631a:	2b79      	cmp	r3, #121	; 0x79
 801631c:	d184      	bne.n	8016228 <_scanf_float+0x70>
 801631e:	f1bb 0f07 	cmp.w	fp, #7
 8016322:	d181      	bne.n	8016228 <_scanf_float+0x70>
 8016324:	f04f 0b08 	mov.w	fp, #8
 8016328:	e007      	b.n	801633a <_scanf_float+0x182>
 801632a:	eb12 0f0b 	cmn.w	r2, fp
 801632e:	f47f af7b 	bne.w	8016228 <_scanf_float+0x70>
 8016332:	6821      	ldr	r1, [r4, #0]
 8016334:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8016338:	6021      	str	r1, [r4, #0]
 801633a:	702b      	strb	r3, [r5, #0]
 801633c:	3501      	adds	r5, #1
 801633e:	e79a      	b.n	8016276 <_scanf_float+0xbe>
 8016340:	6821      	ldr	r1, [r4, #0]
 8016342:	0608      	lsls	r0, r1, #24
 8016344:	f57f af70 	bpl.w	8016228 <_scanf_float+0x70>
 8016348:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801634c:	e7f4      	b.n	8016338 <_scanf_float+0x180>
 801634e:	2a02      	cmp	r2, #2
 8016350:	d047      	beq.n	80163e2 <_scanf_float+0x22a>
 8016352:	f1bb 0f01 	cmp.w	fp, #1
 8016356:	d003      	beq.n	8016360 <_scanf_float+0x1a8>
 8016358:	f1bb 0f04 	cmp.w	fp, #4
 801635c:	f47f af64 	bne.w	8016228 <_scanf_float+0x70>
 8016360:	f10b 0b01 	add.w	fp, fp, #1
 8016364:	fa5f fb8b 	uxtb.w	fp, fp
 8016368:	e7e7      	b.n	801633a <_scanf_float+0x182>
 801636a:	f1bb 0f03 	cmp.w	fp, #3
 801636e:	d0f7      	beq.n	8016360 <_scanf_float+0x1a8>
 8016370:	f1bb 0f05 	cmp.w	fp, #5
 8016374:	e7f2      	b.n	801635c <_scanf_float+0x1a4>
 8016376:	f1bb 0f02 	cmp.w	fp, #2
 801637a:	f47f af55 	bne.w	8016228 <_scanf_float+0x70>
 801637e:	f04f 0b03 	mov.w	fp, #3
 8016382:	e7da      	b.n	801633a <_scanf_float+0x182>
 8016384:	f1bb 0f06 	cmp.w	fp, #6
 8016388:	f47f af4e 	bne.w	8016228 <_scanf_float+0x70>
 801638c:	f04f 0b07 	mov.w	fp, #7
 8016390:	e7d3      	b.n	801633a <_scanf_float+0x182>
 8016392:	6821      	ldr	r1, [r4, #0]
 8016394:	0588      	lsls	r0, r1, #22
 8016396:	f57f af47 	bpl.w	8016228 <_scanf_float+0x70>
 801639a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 801639e:	6021      	str	r1, [r4, #0]
 80163a0:	f8cd 9008 	str.w	r9, [sp, #8]
 80163a4:	e7c9      	b.n	801633a <_scanf_float+0x182>
 80163a6:	6821      	ldr	r1, [r4, #0]
 80163a8:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80163ac:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80163b0:	d006      	beq.n	80163c0 <_scanf_float+0x208>
 80163b2:	0548      	lsls	r0, r1, #21
 80163b4:	f57f af38 	bpl.w	8016228 <_scanf_float+0x70>
 80163b8:	f1b9 0f00 	cmp.w	r9, #0
 80163bc:	f43f af3b 	beq.w	8016236 <_scanf_float+0x7e>
 80163c0:	0588      	lsls	r0, r1, #22
 80163c2:	bf58      	it	pl
 80163c4:	9802      	ldrpl	r0, [sp, #8]
 80163c6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80163ca:	bf58      	it	pl
 80163cc:	eba9 0000 	subpl.w	r0, r9, r0
 80163d0:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80163d4:	bf58      	it	pl
 80163d6:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80163da:	6021      	str	r1, [r4, #0]
 80163dc:	f04f 0900 	mov.w	r9, #0
 80163e0:	e7ab      	b.n	801633a <_scanf_float+0x182>
 80163e2:	2203      	movs	r2, #3
 80163e4:	e7a9      	b.n	801633a <_scanf_float+0x182>
 80163e6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80163ea:	9205      	str	r2, [sp, #20]
 80163ec:	4631      	mov	r1, r6
 80163ee:	4638      	mov	r0, r7
 80163f0:	4798      	blx	r3
 80163f2:	9a05      	ldr	r2, [sp, #20]
 80163f4:	2800      	cmp	r0, #0
 80163f6:	f43f af04 	beq.w	8016202 <_scanf_float+0x4a>
 80163fa:	e715      	b.n	8016228 <_scanf_float+0x70>
 80163fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016400:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8016404:	4632      	mov	r2, r6
 8016406:	4638      	mov	r0, r7
 8016408:	4798      	blx	r3
 801640a:	6923      	ldr	r3, [r4, #16]
 801640c:	3b01      	subs	r3, #1
 801640e:	6123      	str	r3, [r4, #16]
 8016410:	e715      	b.n	801623e <_scanf_float+0x86>
 8016412:	f10b 33ff 	add.w	r3, fp, #4294967295
 8016416:	2b06      	cmp	r3, #6
 8016418:	d80a      	bhi.n	8016430 <_scanf_float+0x278>
 801641a:	f1bb 0f02 	cmp.w	fp, #2
 801641e:	d968      	bls.n	80164f2 <_scanf_float+0x33a>
 8016420:	f1ab 0b03 	sub.w	fp, fp, #3
 8016424:	fa5f fb8b 	uxtb.w	fp, fp
 8016428:	eba5 0b0b 	sub.w	fp, r5, fp
 801642c:	455d      	cmp	r5, fp
 801642e:	d14b      	bne.n	80164c8 <_scanf_float+0x310>
 8016430:	6823      	ldr	r3, [r4, #0]
 8016432:	05da      	lsls	r2, r3, #23
 8016434:	d51f      	bpl.n	8016476 <_scanf_float+0x2be>
 8016436:	055b      	lsls	r3, r3, #21
 8016438:	d468      	bmi.n	801650c <_scanf_float+0x354>
 801643a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801643e:	6923      	ldr	r3, [r4, #16]
 8016440:	2965      	cmp	r1, #101	; 0x65
 8016442:	f103 33ff 	add.w	r3, r3, #4294967295
 8016446:	f105 3bff 	add.w	fp, r5, #4294967295
 801644a:	6123      	str	r3, [r4, #16]
 801644c:	d00d      	beq.n	801646a <_scanf_float+0x2b2>
 801644e:	2945      	cmp	r1, #69	; 0x45
 8016450:	d00b      	beq.n	801646a <_scanf_float+0x2b2>
 8016452:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016456:	4632      	mov	r2, r6
 8016458:	4638      	mov	r0, r7
 801645a:	4798      	blx	r3
 801645c:	6923      	ldr	r3, [r4, #16]
 801645e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8016462:	3b01      	subs	r3, #1
 8016464:	f1a5 0b02 	sub.w	fp, r5, #2
 8016468:	6123      	str	r3, [r4, #16]
 801646a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801646e:	4632      	mov	r2, r6
 8016470:	4638      	mov	r0, r7
 8016472:	4798      	blx	r3
 8016474:	465d      	mov	r5, fp
 8016476:	6826      	ldr	r6, [r4, #0]
 8016478:	f016 0610 	ands.w	r6, r6, #16
 801647c:	d17a      	bne.n	8016574 <_scanf_float+0x3bc>
 801647e:	702e      	strb	r6, [r5, #0]
 8016480:	6823      	ldr	r3, [r4, #0]
 8016482:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8016486:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801648a:	d142      	bne.n	8016512 <_scanf_float+0x35a>
 801648c:	9b02      	ldr	r3, [sp, #8]
 801648e:	eba9 0303 	sub.w	r3, r9, r3
 8016492:	425a      	negs	r2, r3
 8016494:	2b00      	cmp	r3, #0
 8016496:	d149      	bne.n	801652c <_scanf_float+0x374>
 8016498:	2200      	movs	r2, #0
 801649a:	4641      	mov	r1, r8
 801649c:	4638      	mov	r0, r7
 801649e:	f000 ff0b 	bl	80172b8 <_strtod_r>
 80164a2:	6825      	ldr	r5, [r4, #0]
 80164a4:	f8da 3000 	ldr.w	r3, [sl]
 80164a8:	f015 0f02 	tst.w	r5, #2
 80164ac:	f103 0204 	add.w	r2, r3, #4
 80164b0:	ec59 8b10 	vmov	r8, r9, d0
 80164b4:	f8ca 2000 	str.w	r2, [sl]
 80164b8:	d043      	beq.n	8016542 <_scanf_float+0x38a>
 80164ba:	681b      	ldr	r3, [r3, #0]
 80164bc:	e9c3 8900 	strd	r8, r9, [r3]
 80164c0:	68e3      	ldr	r3, [r4, #12]
 80164c2:	3301      	adds	r3, #1
 80164c4:	60e3      	str	r3, [r4, #12]
 80164c6:	e6be      	b.n	8016246 <_scanf_float+0x8e>
 80164c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80164cc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80164d0:	4632      	mov	r2, r6
 80164d2:	4638      	mov	r0, r7
 80164d4:	4798      	blx	r3
 80164d6:	6923      	ldr	r3, [r4, #16]
 80164d8:	3b01      	subs	r3, #1
 80164da:	6123      	str	r3, [r4, #16]
 80164dc:	e7a6      	b.n	801642c <_scanf_float+0x274>
 80164de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80164e2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80164e6:	4632      	mov	r2, r6
 80164e8:	4638      	mov	r0, r7
 80164ea:	4798      	blx	r3
 80164ec:	6923      	ldr	r3, [r4, #16]
 80164ee:	3b01      	subs	r3, #1
 80164f0:	6123      	str	r3, [r4, #16]
 80164f2:	4545      	cmp	r5, r8
 80164f4:	d8f3      	bhi.n	80164de <_scanf_float+0x326>
 80164f6:	e6a5      	b.n	8016244 <_scanf_float+0x8c>
 80164f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80164fc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8016500:	4632      	mov	r2, r6
 8016502:	4638      	mov	r0, r7
 8016504:	4798      	blx	r3
 8016506:	6923      	ldr	r3, [r4, #16]
 8016508:	3b01      	subs	r3, #1
 801650a:	6123      	str	r3, [r4, #16]
 801650c:	4545      	cmp	r5, r8
 801650e:	d8f3      	bhi.n	80164f8 <_scanf_float+0x340>
 8016510:	e698      	b.n	8016244 <_scanf_float+0x8c>
 8016512:	9b03      	ldr	r3, [sp, #12]
 8016514:	2b00      	cmp	r3, #0
 8016516:	d0bf      	beq.n	8016498 <_scanf_float+0x2e0>
 8016518:	9904      	ldr	r1, [sp, #16]
 801651a:	230a      	movs	r3, #10
 801651c:	4632      	mov	r2, r6
 801651e:	3101      	adds	r1, #1
 8016520:	4638      	mov	r0, r7
 8016522:	f000 ff55 	bl	80173d0 <_strtol_r>
 8016526:	9b03      	ldr	r3, [sp, #12]
 8016528:	9d04      	ldr	r5, [sp, #16]
 801652a:	1ac2      	subs	r2, r0, r3
 801652c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8016530:	429d      	cmp	r5, r3
 8016532:	bf28      	it	cs
 8016534:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8016538:	490f      	ldr	r1, [pc, #60]	; (8016578 <_scanf_float+0x3c0>)
 801653a:	4628      	mov	r0, r5
 801653c:	f000 f858 	bl	80165f0 <siprintf>
 8016540:	e7aa      	b.n	8016498 <_scanf_float+0x2e0>
 8016542:	f015 0504 	ands.w	r5, r5, #4
 8016546:	d1b8      	bne.n	80164ba <_scanf_float+0x302>
 8016548:	681f      	ldr	r7, [r3, #0]
 801654a:	ee10 2a10 	vmov	r2, s0
 801654e:	464b      	mov	r3, r9
 8016550:	ee10 0a10 	vmov	r0, s0
 8016554:	4649      	mov	r1, r9
 8016556:	f7ea fb01 	bl	8000b5c <__aeabi_dcmpun>
 801655a:	b128      	cbz	r0, 8016568 <_scanf_float+0x3b0>
 801655c:	4628      	mov	r0, r5
 801655e:	f000 f80d 	bl	801657c <nanf>
 8016562:	ed87 0a00 	vstr	s0, [r7]
 8016566:	e7ab      	b.n	80164c0 <_scanf_float+0x308>
 8016568:	4640      	mov	r0, r8
 801656a:	4649      	mov	r1, r9
 801656c:	f7ea fb54 	bl	8000c18 <__aeabi_d2f>
 8016570:	6038      	str	r0, [r7, #0]
 8016572:	e7a5      	b.n	80164c0 <_scanf_float+0x308>
 8016574:	2600      	movs	r6, #0
 8016576:	e666      	b.n	8016246 <_scanf_float+0x8e>
 8016578:	0801a3aa 	.word	0x0801a3aa

0801657c <nanf>:
 801657c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8016584 <nanf+0x8>
 8016580:	4770      	bx	lr
 8016582:	bf00      	nop
 8016584:	7fc00000 	.word	0x7fc00000

08016588 <sniprintf>:
 8016588:	b40c      	push	{r2, r3}
 801658a:	b530      	push	{r4, r5, lr}
 801658c:	4b17      	ldr	r3, [pc, #92]	; (80165ec <sniprintf+0x64>)
 801658e:	1e0c      	subs	r4, r1, #0
 8016590:	b09d      	sub	sp, #116	; 0x74
 8016592:	681d      	ldr	r5, [r3, #0]
 8016594:	da08      	bge.n	80165a8 <sniprintf+0x20>
 8016596:	238b      	movs	r3, #139	; 0x8b
 8016598:	602b      	str	r3, [r5, #0]
 801659a:	f04f 30ff 	mov.w	r0, #4294967295
 801659e:	b01d      	add	sp, #116	; 0x74
 80165a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80165a4:	b002      	add	sp, #8
 80165a6:	4770      	bx	lr
 80165a8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80165ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 80165b0:	bf14      	ite	ne
 80165b2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80165b6:	4623      	moveq	r3, r4
 80165b8:	9304      	str	r3, [sp, #16]
 80165ba:	9307      	str	r3, [sp, #28]
 80165bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80165c0:	9002      	str	r0, [sp, #8]
 80165c2:	9006      	str	r0, [sp, #24]
 80165c4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80165c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80165ca:	ab21      	add	r3, sp, #132	; 0x84
 80165cc:	a902      	add	r1, sp, #8
 80165ce:	4628      	mov	r0, r5
 80165d0:	9301      	str	r3, [sp, #4]
 80165d2:	f002 fdf1 	bl	80191b8 <_svfiprintf_r>
 80165d6:	1c43      	adds	r3, r0, #1
 80165d8:	bfbc      	itt	lt
 80165da:	238b      	movlt	r3, #139	; 0x8b
 80165dc:	602b      	strlt	r3, [r5, #0]
 80165de:	2c00      	cmp	r4, #0
 80165e0:	d0dd      	beq.n	801659e <sniprintf+0x16>
 80165e2:	9b02      	ldr	r3, [sp, #8]
 80165e4:	2200      	movs	r2, #0
 80165e6:	701a      	strb	r2, [r3, #0]
 80165e8:	e7d9      	b.n	801659e <sniprintf+0x16>
 80165ea:	bf00      	nop
 80165ec:	2000000c 	.word	0x2000000c

080165f0 <siprintf>:
 80165f0:	b40e      	push	{r1, r2, r3}
 80165f2:	b500      	push	{lr}
 80165f4:	b09c      	sub	sp, #112	; 0x70
 80165f6:	ab1d      	add	r3, sp, #116	; 0x74
 80165f8:	9002      	str	r0, [sp, #8]
 80165fa:	9006      	str	r0, [sp, #24]
 80165fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016600:	4809      	ldr	r0, [pc, #36]	; (8016628 <siprintf+0x38>)
 8016602:	9107      	str	r1, [sp, #28]
 8016604:	9104      	str	r1, [sp, #16]
 8016606:	4909      	ldr	r1, [pc, #36]	; (801662c <siprintf+0x3c>)
 8016608:	f853 2b04 	ldr.w	r2, [r3], #4
 801660c:	9105      	str	r1, [sp, #20]
 801660e:	6800      	ldr	r0, [r0, #0]
 8016610:	9301      	str	r3, [sp, #4]
 8016612:	a902      	add	r1, sp, #8
 8016614:	f002 fdd0 	bl	80191b8 <_svfiprintf_r>
 8016618:	9b02      	ldr	r3, [sp, #8]
 801661a:	2200      	movs	r2, #0
 801661c:	701a      	strb	r2, [r3, #0]
 801661e:	b01c      	add	sp, #112	; 0x70
 8016620:	f85d eb04 	ldr.w	lr, [sp], #4
 8016624:	b003      	add	sp, #12
 8016626:	4770      	bx	lr
 8016628:	2000000c 	.word	0x2000000c
 801662c:	ffff0208 	.word	0xffff0208

08016630 <siscanf>:
 8016630:	b40e      	push	{r1, r2, r3}
 8016632:	b530      	push	{r4, r5, lr}
 8016634:	b09c      	sub	sp, #112	; 0x70
 8016636:	ac1f      	add	r4, sp, #124	; 0x7c
 8016638:	f44f 7201 	mov.w	r2, #516	; 0x204
 801663c:	f854 5b04 	ldr.w	r5, [r4], #4
 8016640:	f8ad 2014 	strh.w	r2, [sp, #20]
 8016644:	9002      	str	r0, [sp, #8]
 8016646:	9006      	str	r0, [sp, #24]
 8016648:	f7e9 fdda 	bl	8000200 <strlen>
 801664c:	4b0b      	ldr	r3, [pc, #44]	; (801667c <siscanf+0x4c>)
 801664e:	9003      	str	r0, [sp, #12]
 8016650:	9007      	str	r0, [sp, #28]
 8016652:	930b      	str	r3, [sp, #44]	; 0x2c
 8016654:	480a      	ldr	r0, [pc, #40]	; (8016680 <siscanf+0x50>)
 8016656:	9401      	str	r4, [sp, #4]
 8016658:	2300      	movs	r3, #0
 801665a:	930f      	str	r3, [sp, #60]	; 0x3c
 801665c:	9314      	str	r3, [sp, #80]	; 0x50
 801665e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016662:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016666:	462a      	mov	r2, r5
 8016668:	4623      	mov	r3, r4
 801666a:	a902      	add	r1, sp, #8
 801666c:	6800      	ldr	r0, [r0, #0]
 801666e:	f002 fef5 	bl	801945c <__ssvfiscanf_r>
 8016672:	b01c      	add	sp, #112	; 0x70
 8016674:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016678:	b003      	add	sp, #12
 801667a:	4770      	bx	lr
 801667c:	08016685 	.word	0x08016685
 8016680:	2000000c 	.word	0x2000000c

08016684 <__seofread>:
 8016684:	2000      	movs	r0, #0
 8016686:	4770      	bx	lr

08016688 <strcpy>:
 8016688:	4603      	mov	r3, r0
 801668a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801668e:	f803 2b01 	strb.w	r2, [r3], #1
 8016692:	2a00      	cmp	r2, #0
 8016694:	d1f9      	bne.n	801668a <strcpy+0x2>
 8016696:	4770      	bx	lr

08016698 <sulp>:
 8016698:	b570      	push	{r4, r5, r6, lr}
 801669a:	4604      	mov	r4, r0
 801669c:	460d      	mov	r5, r1
 801669e:	ec45 4b10 	vmov	d0, r4, r5
 80166a2:	4616      	mov	r6, r2
 80166a4:	f002 fb44 	bl	8018d30 <__ulp>
 80166a8:	ec51 0b10 	vmov	r0, r1, d0
 80166ac:	b17e      	cbz	r6, 80166ce <sulp+0x36>
 80166ae:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80166b2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80166b6:	2b00      	cmp	r3, #0
 80166b8:	dd09      	ble.n	80166ce <sulp+0x36>
 80166ba:	051b      	lsls	r3, r3, #20
 80166bc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80166c0:	2400      	movs	r4, #0
 80166c2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80166c6:	4622      	mov	r2, r4
 80166c8:	462b      	mov	r3, r5
 80166ca:	f7e9 ffad 	bl	8000628 <__aeabi_dmul>
 80166ce:	bd70      	pop	{r4, r5, r6, pc}

080166d0 <_strtod_l>:
 80166d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166d4:	461f      	mov	r7, r3
 80166d6:	b0a1      	sub	sp, #132	; 0x84
 80166d8:	2300      	movs	r3, #0
 80166da:	4681      	mov	r9, r0
 80166dc:	4638      	mov	r0, r7
 80166de:	460e      	mov	r6, r1
 80166e0:	9217      	str	r2, [sp, #92]	; 0x5c
 80166e2:	931c      	str	r3, [sp, #112]	; 0x70
 80166e4:	f002 f824 	bl	8018730 <__localeconv_l>
 80166e8:	4680      	mov	r8, r0
 80166ea:	6800      	ldr	r0, [r0, #0]
 80166ec:	f7e9 fd88 	bl	8000200 <strlen>
 80166f0:	f04f 0a00 	mov.w	sl, #0
 80166f4:	4604      	mov	r4, r0
 80166f6:	f04f 0b00 	mov.w	fp, #0
 80166fa:	961b      	str	r6, [sp, #108]	; 0x6c
 80166fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80166fe:	781a      	ldrb	r2, [r3, #0]
 8016700:	2a0d      	cmp	r2, #13
 8016702:	d832      	bhi.n	801676a <_strtod_l+0x9a>
 8016704:	2a09      	cmp	r2, #9
 8016706:	d236      	bcs.n	8016776 <_strtod_l+0xa6>
 8016708:	2a00      	cmp	r2, #0
 801670a:	d03e      	beq.n	801678a <_strtod_l+0xba>
 801670c:	2300      	movs	r3, #0
 801670e:	930d      	str	r3, [sp, #52]	; 0x34
 8016710:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8016712:	782b      	ldrb	r3, [r5, #0]
 8016714:	2b30      	cmp	r3, #48	; 0x30
 8016716:	f040 80ac 	bne.w	8016872 <_strtod_l+0x1a2>
 801671a:	786b      	ldrb	r3, [r5, #1]
 801671c:	2b58      	cmp	r3, #88	; 0x58
 801671e:	d001      	beq.n	8016724 <_strtod_l+0x54>
 8016720:	2b78      	cmp	r3, #120	; 0x78
 8016722:	d167      	bne.n	80167f4 <_strtod_l+0x124>
 8016724:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016726:	9301      	str	r3, [sp, #4]
 8016728:	ab1c      	add	r3, sp, #112	; 0x70
 801672a:	9300      	str	r3, [sp, #0]
 801672c:	9702      	str	r7, [sp, #8]
 801672e:	ab1d      	add	r3, sp, #116	; 0x74
 8016730:	4a88      	ldr	r2, [pc, #544]	; (8016954 <_strtod_l+0x284>)
 8016732:	a91b      	add	r1, sp, #108	; 0x6c
 8016734:	4648      	mov	r0, r9
 8016736:	f001 fd12 	bl	801815e <__gethex>
 801673a:	f010 0407 	ands.w	r4, r0, #7
 801673e:	4606      	mov	r6, r0
 8016740:	d005      	beq.n	801674e <_strtod_l+0x7e>
 8016742:	2c06      	cmp	r4, #6
 8016744:	d12b      	bne.n	801679e <_strtod_l+0xce>
 8016746:	3501      	adds	r5, #1
 8016748:	2300      	movs	r3, #0
 801674a:	951b      	str	r5, [sp, #108]	; 0x6c
 801674c:	930d      	str	r3, [sp, #52]	; 0x34
 801674e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8016750:	2b00      	cmp	r3, #0
 8016752:	f040 859a 	bne.w	801728a <_strtod_l+0xbba>
 8016756:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016758:	b1e3      	cbz	r3, 8016794 <_strtod_l+0xc4>
 801675a:	4652      	mov	r2, sl
 801675c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8016760:	ec43 2b10 	vmov	d0, r2, r3
 8016764:	b021      	add	sp, #132	; 0x84
 8016766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801676a:	2a2b      	cmp	r2, #43	; 0x2b
 801676c:	d015      	beq.n	801679a <_strtod_l+0xca>
 801676e:	2a2d      	cmp	r2, #45	; 0x2d
 8016770:	d004      	beq.n	801677c <_strtod_l+0xac>
 8016772:	2a20      	cmp	r2, #32
 8016774:	d1ca      	bne.n	801670c <_strtod_l+0x3c>
 8016776:	3301      	adds	r3, #1
 8016778:	931b      	str	r3, [sp, #108]	; 0x6c
 801677a:	e7bf      	b.n	80166fc <_strtod_l+0x2c>
 801677c:	2201      	movs	r2, #1
 801677e:	920d      	str	r2, [sp, #52]	; 0x34
 8016780:	1c5a      	adds	r2, r3, #1
 8016782:	921b      	str	r2, [sp, #108]	; 0x6c
 8016784:	785b      	ldrb	r3, [r3, #1]
 8016786:	2b00      	cmp	r3, #0
 8016788:	d1c2      	bne.n	8016710 <_strtod_l+0x40>
 801678a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801678c:	961b      	str	r6, [sp, #108]	; 0x6c
 801678e:	2b00      	cmp	r3, #0
 8016790:	f040 8579 	bne.w	8017286 <_strtod_l+0xbb6>
 8016794:	4652      	mov	r2, sl
 8016796:	465b      	mov	r3, fp
 8016798:	e7e2      	b.n	8016760 <_strtod_l+0x90>
 801679a:	2200      	movs	r2, #0
 801679c:	e7ef      	b.n	801677e <_strtod_l+0xae>
 801679e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80167a0:	b13a      	cbz	r2, 80167b2 <_strtod_l+0xe2>
 80167a2:	2135      	movs	r1, #53	; 0x35
 80167a4:	a81e      	add	r0, sp, #120	; 0x78
 80167a6:	f002 fbbb 	bl	8018f20 <__copybits>
 80167aa:	991c      	ldr	r1, [sp, #112]	; 0x70
 80167ac:	4648      	mov	r0, r9
 80167ae:	f002 f828 	bl	8018802 <_Bfree>
 80167b2:	3c01      	subs	r4, #1
 80167b4:	2c04      	cmp	r4, #4
 80167b6:	d806      	bhi.n	80167c6 <_strtod_l+0xf6>
 80167b8:	e8df f004 	tbb	[pc, r4]
 80167bc:	1714030a 	.word	0x1714030a
 80167c0:	0a          	.byte	0x0a
 80167c1:	00          	.byte	0x00
 80167c2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80167c6:	0730      	lsls	r0, r6, #28
 80167c8:	d5c1      	bpl.n	801674e <_strtod_l+0x7e>
 80167ca:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80167ce:	e7be      	b.n	801674e <_strtod_l+0x7e>
 80167d0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80167d4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80167d6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80167da:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80167de:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80167e2:	e7f0      	b.n	80167c6 <_strtod_l+0xf6>
 80167e4:	f8df b170 	ldr.w	fp, [pc, #368]	; 8016958 <_strtod_l+0x288>
 80167e8:	e7ed      	b.n	80167c6 <_strtod_l+0xf6>
 80167ea:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80167ee:	f04f 3aff 	mov.w	sl, #4294967295
 80167f2:	e7e8      	b.n	80167c6 <_strtod_l+0xf6>
 80167f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80167f6:	1c5a      	adds	r2, r3, #1
 80167f8:	921b      	str	r2, [sp, #108]	; 0x6c
 80167fa:	785b      	ldrb	r3, [r3, #1]
 80167fc:	2b30      	cmp	r3, #48	; 0x30
 80167fe:	d0f9      	beq.n	80167f4 <_strtod_l+0x124>
 8016800:	2b00      	cmp	r3, #0
 8016802:	d0a4      	beq.n	801674e <_strtod_l+0x7e>
 8016804:	2301      	movs	r3, #1
 8016806:	2500      	movs	r5, #0
 8016808:	9306      	str	r3, [sp, #24]
 801680a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801680c:	9308      	str	r3, [sp, #32]
 801680e:	9507      	str	r5, [sp, #28]
 8016810:	9505      	str	r5, [sp, #20]
 8016812:	220a      	movs	r2, #10
 8016814:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8016816:	7807      	ldrb	r7, [r0, #0]
 8016818:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 801681c:	b2d9      	uxtb	r1, r3
 801681e:	2909      	cmp	r1, #9
 8016820:	d929      	bls.n	8016876 <_strtod_l+0x1a6>
 8016822:	4622      	mov	r2, r4
 8016824:	f8d8 1000 	ldr.w	r1, [r8]
 8016828:	f003 f902 	bl	8019a30 <strncmp>
 801682c:	2800      	cmp	r0, #0
 801682e:	d031      	beq.n	8016894 <_strtod_l+0x1c4>
 8016830:	2000      	movs	r0, #0
 8016832:	9c05      	ldr	r4, [sp, #20]
 8016834:	9004      	str	r0, [sp, #16]
 8016836:	463b      	mov	r3, r7
 8016838:	4602      	mov	r2, r0
 801683a:	2b65      	cmp	r3, #101	; 0x65
 801683c:	d001      	beq.n	8016842 <_strtod_l+0x172>
 801683e:	2b45      	cmp	r3, #69	; 0x45
 8016840:	d114      	bne.n	801686c <_strtod_l+0x19c>
 8016842:	b924      	cbnz	r4, 801684e <_strtod_l+0x17e>
 8016844:	b910      	cbnz	r0, 801684c <_strtod_l+0x17c>
 8016846:	9b06      	ldr	r3, [sp, #24]
 8016848:	2b00      	cmp	r3, #0
 801684a:	d09e      	beq.n	801678a <_strtod_l+0xba>
 801684c:	2400      	movs	r4, #0
 801684e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8016850:	1c73      	adds	r3, r6, #1
 8016852:	931b      	str	r3, [sp, #108]	; 0x6c
 8016854:	7873      	ldrb	r3, [r6, #1]
 8016856:	2b2b      	cmp	r3, #43	; 0x2b
 8016858:	d078      	beq.n	801694c <_strtod_l+0x27c>
 801685a:	2b2d      	cmp	r3, #45	; 0x2d
 801685c:	d070      	beq.n	8016940 <_strtod_l+0x270>
 801685e:	f04f 0c00 	mov.w	ip, #0
 8016862:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8016866:	2f09      	cmp	r7, #9
 8016868:	d97c      	bls.n	8016964 <_strtod_l+0x294>
 801686a:	961b      	str	r6, [sp, #108]	; 0x6c
 801686c:	f04f 0e00 	mov.w	lr, #0
 8016870:	e09a      	b.n	80169a8 <_strtod_l+0x2d8>
 8016872:	2300      	movs	r3, #0
 8016874:	e7c7      	b.n	8016806 <_strtod_l+0x136>
 8016876:	9905      	ldr	r1, [sp, #20]
 8016878:	2908      	cmp	r1, #8
 801687a:	bfdd      	ittte	le
 801687c:	9907      	ldrle	r1, [sp, #28]
 801687e:	fb02 3301 	mlale	r3, r2, r1, r3
 8016882:	9307      	strle	r3, [sp, #28]
 8016884:	fb02 3505 	mlagt	r5, r2, r5, r3
 8016888:	9b05      	ldr	r3, [sp, #20]
 801688a:	3001      	adds	r0, #1
 801688c:	3301      	adds	r3, #1
 801688e:	9305      	str	r3, [sp, #20]
 8016890:	901b      	str	r0, [sp, #108]	; 0x6c
 8016892:	e7bf      	b.n	8016814 <_strtod_l+0x144>
 8016894:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016896:	191a      	adds	r2, r3, r4
 8016898:	921b      	str	r2, [sp, #108]	; 0x6c
 801689a:	9a05      	ldr	r2, [sp, #20]
 801689c:	5d1b      	ldrb	r3, [r3, r4]
 801689e:	2a00      	cmp	r2, #0
 80168a0:	d037      	beq.n	8016912 <_strtod_l+0x242>
 80168a2:	9c05      	ldr	r4, [sp, #20]
 80168a4:	4602      	mov	r2, r0
 80168a6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80168aa:	2909      	cmp	r1, #9
 80168ac:	d913      	bls.n	80168d6 <_strtod_l+0x206>
 80168ae:	2101      	movs	r1, #1
 80168b0:	9104      	str	r1, [sp, #16]
 80168b2:	e7c2      	b.n	801683a <_strtod_l+0x16a>
 80168b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80168b6:	1c5a      	adds	r2, r3, #1
 80168b8:	921b      	str	r2, [sp, #108]	; 0x6c
 80168ba:	785b      	ldrb	r3, [r3, #1]
 80168bc:	3001      	adds	r0, #1
 80168be:	2b30      	cmp	r3, #48	; 0x30
 80168c0:	d0f8      	beq.n	80168b4 <_strtod_l+0x1e4>
 80168c2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80168c6:	2a08      	cmp	r2, #8
 80168c8:	f200 84e4 	bhi.w	8017294 <_strtod_l+0xbc4>
 80168cc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80168ce:	9208      	str	r2, [sp, #32]
 80168d0:	4602      	mov	r2, r0
 80168d2:	2000      	movs	r0, #0
 80168d4:	4604      	mov	r4, r0
 80168d6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80168da:	f100 0101 	add.w	r1, r0, #1
 80168de:	d012      	beq.n	8016906 <_strtod_l+0x236>
 80168e0:	440a      	add	r2, r1
 80168e2:	eb00 0c04 	add.w	ip, r0, r4
 80168e6:	4621      	mov	r1, r4
 80168e8:	270a      	movs	r7, #10
 80168ea:	458c      	cmp	ip, r1
 80168ec:	d113      	bne.n	8016916 <_strtod_l+0x246>
 80168ee:	1821      	adds	r1, r4, r0
 80168f0:	2908      	cmp	r1, #8
 80168f2:	f104 0401 	add.w	r4, r4, #1
 80168f6:	4404      	add	r4, r0
 80168f8:	dc19      	bgt.n	801692e <_strtod_l+0x25e>
 80168fa:	9b07      	ldr	r3, [sp, #28]
 80168fc:	210a      	movs	r1, #10
 80168fe:	fb01 e303 	mla	r3, r1, r3, lr
 8016902:	9307      	str	r3, [sp, #28]
 8016904:	2100      	movs	r1, #0
 8016906:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016908:	1c58      	adds	r0, r3, #1
 801690a:	901b      	str	r0, [sp, #108]	; 0x6c
 801690c:	785b      	ldrb	r3, [r3, #1]
 801690e:	4608      	mov	r0, r1
 8016910:	e7c9      	b.n	80168a6 <_strtod_l+0x1d6>
 8016912:	9805      	ldr	r0, [sp, #20]
 8016914:	e7d3      	b.n	80168be <_strtod_l+0x1ee>
 8016916:	2908      	cmp	r1, #8
 8016918:	f101 0101 	add.w	r1, r1, #1
 801691c:	dc03      	bgt.n	8016926 <_strtod_l+0x256>
 801691e:	9b07      	ldr	r3, [sp, #28]
 8016920:	437b      	muls	r3, r7
 8016922:	9307      	str	r3, [sp, #28]
 8016924:	e7e1      	b.n	80168ea <_strtod_l+0x21a>
 8016926:	2910      	cmp	r1, #16
 8016928:	bfd8      	it	le
 801692a:	437d      	mulle	r5, r7
 801692c:	e7dd      	b.n	80168ea <_strtod_l+0x21a>
 801692e:	2c10      	cmp	r4, #16
 8016930:	bfdc      	itt	le
 8016932:	210a      	movle	r1, #10
 8016934:	fb01 e505 	mlale	r5, r1, r5, lr
 8016938:	e7e4      	b.n	8016904 <_strtod_l+0x234>
 801693a:	2301      	movs	r3, #1
 801693c:	9304      	str	r3, [sp, #16]
 801693e:	e781      	b.n	8016844 <_strtod_l+0x174>
 8016940:	f04f 0c01 	mov.w	ip, #1
 8016944:	1cb3      	adds	r3, r6, #2
 8016946:	931b      	str	r3, [sp, #108]	; 0x6c
 8016948:	78b3      	ldrb	r3, [r6, #2]
 801694a:	e78a      	b.n	8016862 <_strtod_l+0x192>
 801694c:	f04f 0c00 	mov.w	ip, #0
 8016950:	e7f8      	b.n	8016944 <_strtod_l+0x274>
 8016952:	bf00      	nop
 8016954:	0801a3b0 	.word	0x0801a3b0
 8016958:	7ff00000 	.word	0x7ff00000
 801695c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801695e:	1c5f      	adds	r7, r3, #1
 8016960:	971b      	str	r7, [sp, #108]	; 0x6c
 8016962:	785b      	ldrb	r3, [r3, #1]
 8016964:	2b30      	cmp	r3, #48	; 0x30
 8016966:	d0f9      	beq.n	801695c <_strtod_l+0x28c>
 8016968:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 801696c:	2f08      	cmp	r7, #8
 801696e:	f63f af7d 	bhi.w	801686c <_strtod_l+0x19c>
 8016972:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8016976:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016978:	930a      	str	r3, [sp, #40]	; 0x28
 801697a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801697c:	1c5f      	adds	r7, r3, #1
 801697e:	971b      	str	r7, [sp, #108]	; 0x6c
 8016980:	785b      	ldrb	r3, [r3, #1]
 8016982:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8016986:	f1b8 0f09 	cmp.w	r8, #9
 801698a:	d937      	bls.n	80169fc <_strtod_l+0x32c>
 801698c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801698e:	1a7f      	subs	r7, r7, r1
 8016990:	2f08      	cmp	r7, #8
 8016992:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8016996:	dc37      	bgt.n	8016a08 <_strtod_l+0x338>
 8016998:	45be      	cmp	lr, r7
 801699a:	bfa8      	it	ge
 801699c:	46be      	movge	lr, r7
 801699e:	f1bc 0f00 	cmp.w	ip, #0
 80169a2:	d001      	beq.n	80169a8 <_strtod_l+0x2d8>
 80169a4:	f1ce 0e00 	rsb	lr, lr, #0
 80169a8:	2c00      	cmp	r4, #0
 80169aa:	d151      	bne.n	8016a50 <_strtod_l+0x380>
 80169ac:	2800      	cmp	r0, #0
 80169ae:	f47f aece 	bne.w	801674e <_strtod_l+0x7e>
 80169b2:	9a06      	ldr	r2, [sp, #24]
 80169b4:	2a00      	cmp	r2, #0
 80169b6:	f47f aeca 	bne.w	801674e <_strtod_l+0x7e>
 80169ba:	9a04      	ldr	r2, [sp, #16]
 80169bc:	2a00      	cmp	r2, #0
 80169be:	f47f aee4 	bne.w	801678a <_strtod_l+0xba>
 80169c2:	2b4e      	cmp	r3, #78	; 0x4e
 80169c4:	d027      	beq.n	8016a16 <_strtod_l+0x346>
 80169c6:	dc21      	bgt.n	8016a0c <_strtod_l+0x33c>
 80169c8:	2b49      	cmp	r3, #73	; 0x49
 80169ca:	f47f aede 	bne.w	801678a <_strtod_l+0xba>
 80169ce:	49a0      	ldr	r1, [pc, #640]	; (8016c50 <_strtod_l+0x580>)
 80169d0:	a81b      	add	r0, sp, #108	; 0x6c
 80169d2:	f001 fdf7 	bl	80185c4 <__match>
 80169d6:	2800      	cmp	r0, #0
 80169d8:	f43f aed7 	beq.w	801678a <_strtod_l+0xba>
 80169dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80169de:	499d      	ldr	r1, [pc, #628]	; (8016c54 <_strtod_l+0x584>)
 80169e0:	3b01      	subs	r3, #1
 80169e2:	a81b      	add	r0, sp, #108	; 0x6c
 80169e4:	931b      	str	r3, [sp, #108]	; 0x6c
 80169e6:	f001 fded 	bl	80185c4 <__match>
 80169ea:	b910      	cbnz	r0, 80169f2 <_strtod_l+0x322>
 80169ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80169ee:	3301      	adds	r3, #1
 80169f0:	931b      	str	r3, [sp, #108]	; 0x6c
 80169f2:	f8df b274 	ldr.w	fp, [pc, #628]	; 8016c68 <_strtod_l+0x598>
 80169f6:	f04f 0a00 	mov.w	sl, #0
 80169fa:	e6a8      	b.n	801674e <_strtod_l+0x7e>
 80169fc:	210a      	movs	r1, #10
 80169fe:	fb01 3e0e 	mla	lr, r1, lr, r3
 8016a02:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8016a06:	e7b8      	b.n	801697a <_strtod_l+0x2aa>
 8016a08:	46be      	mov	lr, r7
 8016a0a:	e7c8      	b.n	801699e <_strtod_l+0x2ce>
 8016a0c:	2b69      	cmp	r3, #105	; 0x69
 8016a0e:	d0de      	beq.n	80169ce <_strtod_l+0x2fe>
 8016a10:	2b6e      	cmp	r3, #110	; 0x6e
 8016a12:	f47f aeba 	bne.w	801678a <_strtod_l+0xba>
 8016a16:	4990      	ldr	r1, [pc, #576]	; (8016c58 <_strtod_l+0x588>)
 8016a18:	a81b      	add	r0, sp, #108	; 0x6c
 8016a1a:	f001 fdd3 	bl	80185c4 <__match>
 8016a1e:	2800      	cmp	r0, #0
 8016a20:	f43f aeb3 	beq.w	801678a <_strtod_l+0xba>
 8016a24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016a26:	781b      	ldrb	r3, [r3, #0]
 8016a28:	2b28      	cmp	r3, #40	; 0x28
 8016a2a:	d10e      	bne.n	8016a4a <_strtod_l+0x37a>
 8016a2c:	aa1e      	add	r2, sp, #120	; 0x78
 8016a2e:	498b      	ldr	r1, [pc, #556]	; (8016c5c <_strtod_l+0x58c>)
 8016a30:	a81b      	add	r0, sp, #108	; 0x6c
 8016a32:	f001 fddb 	bl	80185ec <__hexnan>
 8016a36:	2805      	cmp	r0, #5
 8016a38:	d107      	bne.n	8016a4a <_strtod_l+0x37a>
 8016a3a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8016a3c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8016a40:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8016a44:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8016a48:	e681      	b.n	801674e <_strtod_l+0x7e>
 8016a4a:	f8df b224 	ldr.w	fp, [pc, #548]	; 8016c70 <_strtod_l+0x5a0>
 8016a4e:	e7d2      	b.n	80169f6 <_strtod_l+0x326>
 8016a50:	ebae 0302 	sub.w	r3, lr, r2
 8016a54:	9306      	str	r3, [sp, #24]
 8016a56:	9b05      	ldr	r3, [sp, #20]
 8016a58:	9807      	ldr	r0, [sp, #28]
 8016a5a:	2b00      	cmp	r3, #0
 8016a5c:	bf08      	it	eq
 8016a5e:	4623      	moveq	r3, r4
 8016a60:	2c10      	cmp	r4, #16
 8016a62:	9305      	str	r3, [sp, #20]
 8016a64:	46a0      	mov	r8, r4
 8016a66:	bfa8      	it	ge
 8016a68:	f04f 0810 	movge.w	r8, #16
 8016a6c:	f7e9 fd62 	bl	8000534 <__aeabi_ui2d>
 8016a70:	2c09      	cmp	r4, #9
 8016a72:	4682      	mov	sl, r0
 8016a74:	468b      	mov	fp, r1
 8016a76:	dc13      	bgt.n	8016aa0 <_strtod_l+0x3d0>
 8016a78:	9b06      	ldr	r3, [sp, #24]
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	f43f ae67 	beq.w	801674e <_strtod_l+0x7e>
 8016a80:	9b06      	ldr	r3, [sp, #24]
 8016a82:	dd7a      	ble.n	8016b7a <_strtod_l+0x4aa>
 8016a84:	2b16      	cmp	r3, #22
 8016a86:	dc61      	bgt.n	8016b4c <_strtod_l+0x47c>
 8016a88:	4a75      	ldr	r2, [pc, #468]	; (8016c60 <_strtod_l+0x590>)
 8016a8a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8016a8e:	e9de 0100 	ldrd	r0, r1, [lr]
 8016a92:	4652      	mov	r2, sl
 8016a94:	465b      	mov	r3, fp
 8016a96:	f7e9 fdc7 	bl	8000628 <__aeabi_dmul>
 8016a9a:	4682      	mov	sl, r0
 8016a9c:	468b      	mov	fp, r1
 8016a9e:	e656      	b.n	801674e <_strtod_l+0x7e>
 8016aa0:	4b6f      	ldr	r3, [pc, #444]	; (8016c60 <_strtod_l+0x590>)
 8016aa2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8016aa6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8016aaa:	f7e9 fdbd 	bl	8000628 <__aeabi_dmul>
 8016aae:	4606      	mov	r6, r0
 8016ab0:	4628      	mov	r0, r5
 8016ab2:	460f      	mov	r7, r1
 8016ab4:	f7e9 fd3e 	bl	8000534 <__aeabi_ui2d>
 8016ab8:	4602      	mov	r2, r0
 8016aba:	460b      	mov	r3, r1
 8016abc:	4630      	mov	r0, r6
 8016abe:	4639      	mov	r1, r7
 8016ac0:	f7e9 fbfc 	bl	80002bc <__adddf3>
 8016ac4:	2c0f      	cmp	r4, #15
 8016ac6:	4682      	mov	sl, r0
 8016ac8:	468b      	mov	fp, r1
 8016aca:	ddd5      	ble.n	8016a78 <_strtod_l+0x3a8>
 8016acc:	9b06      	ldr	r3, [sp, #24]
 8016ace:	eba4 0808 	sub.w	r8, r4, r8
 8016ad2:	4498      	add	r8, r3
 8016ad4:	f1b8 0f00 	cmp.w	r8, #0
 8016ad8:	f340 8096 	ble.w	8016c08 <_strtod_l+0x538>
 8016adc:	f018 030f 	ands.w	r3, r8, #15
 8016ae0:	d00a      	beq.n	8016af8 <_strtod_l+0x428>
 8016ae2:	495f      	ldr	r1, [pc, #380]	; (8016c60 <_strtod_l+0x590>)
 8016ae4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016ae8:	4652      	mov	r2, sl
 8016aea:	465b      	mov	r3, fp
 8016aec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016af0:	f7e9 fd9a 	bl	8000628 <__aeabi_dmul>
 8016af4:	4682      	mov	sl, r0
 8016af6:	468b      	mov	fp, r1
 8016af8:	f038 080f 	bics.w	r8, r8, #15
 8016afc:	d073      	beq.n	8016be6 <_strtod_l+0x516>
 8016afe:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8016b02:	dd47      	ble.n	8016b94 <_strtod_l+0x4c4>
 8016b04:	2400      	movs	r4, #0
 8016b06:	46a0      	mov	r8, r4
 8016b08:	9407      	str	r4, [sp, #28]
 8016b0a:	9405      	str	r4, [sp, #20]
 8016b0c:	2322      	movs	r3, #34	; 0x22
 8016b0e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8016c68 <_strtod_l+0x598>
 8016b12:	f8c9 3000 	str.w	r3, [r9]
 8016b16:	f04f 0a00 	mov.w	sl, #0
 8016b1a:	9b07      	ldr	r3, [sp, #28]
 8016b1c:	2b00      	cmp	r3, #0
 8016b1e:	f43f ae16 	beq.w	801674e <_strtod_l+0x7e>
 8016b22:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016b24:	4648      	mov	r0, r9
 8016b26:	f001 fe6c 	bl	8018802 <_Bfree>
 8016b2a:	9905      	ldr	r1, [sp, #20]
 8016b2c:	4648      	mov	r0, r9
 8016b2e:	f001 fe68 	bl	8018802 <_Bfree>
 8016b32:	4641      	mov	r1, r8
 8016b34:	4648      	mov	r0, r9
 8016b36:	f001 fe64 	bl	8018802 <_Bfree>
 8016b3a:	9907      	ldr	r1, [sp, #28]
 8016b3c:	4648      	mov	r0, r9
 8016b3e:	f001 fe60 	bl	8018802 <_Bfree>
 8016b42:	4621      	mov	r1, r4
 8016b44:	4648      	mov	r0, r9
 8016b46:	f001 fe5c 	bl	8018802 <_Bfree>
 8016b4a:	e600      	b.n	801674e <_strtod_l+0x7e>
 8016b4c:	9a06      	ldr	r2, [sp, #24]
 8016b4e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8016b52:	4293      	cmp	r3, r2
 8016b54:	dbba      	blt.n	8016acc <_strtod_l+0x3fc>
 8016b56:	4d42      	ldr	r5, [pc, #264]	; (8016c60 <_strtod_l+0x590>)
 8016b58:	f1c4 040f 	rsb	r4, r4, #15
 8016b5c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8016b60:	4652      	mov	r2, sl
 8016b62:	465b      	mov	r3, fp
 8016b64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016b68:	f7e9 fd5e 	bl	8000628 <__aeabi_dmul>
 8016b6c:	9b06      	ldr	r3, [sp, #24]
 8016b6e:	1b1c      	subs	r4, r3, r4
 8016b70:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8016b74:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016b78:	e78d      	b.n	8016a96 <_strtod_l+0x3c6>
 8016b7a:	f113 0f16 	cmn.w	r3, #22
 8016b7e:	dba5      	blt.n	8016acc <_strtod_l+0x3fc>
 8016b80:	4a37      	ldr	r2, [pc, #220]	; (8016c60 <_strtod_l+0x590>)
 8016b82:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8016b86:	e9d2 2300 	ldrd	r2, r3, [r2]
 8016b8a:	4650      	mov	r0, sl
 8016b8c:	4659      	mov	r1, fp
 8016b8e:	f7e9 fe75 	bl	800087c <__aeabi_ddiv>
 8016b92:	e782      	b.n	8016a9a <_strtod_l+0x3ca>
 8016b94:	2300      	movs	r3, #0
 8016b96:	4e33      	ldr	r6, [pc, #204]	; (8016c64 <_strtod_l+0x594>)
 8016b98:	ea4f 1828 	mov.w	r8, r8, asr #4
 8016b9c:	4650      	mov	r0, sl
 8016b9e:	4659      	mov	r1, fp
 8016ba0:	461d      	mov	r5, r3
 8016ba2:	f1b8 0f01 	cmp.w	r8, #1
 8016ba6:	dc21      	bgt.n	8016bec <_strtod_l+0x51c>
 8016ba8:	b10b      	cbz	r3, 8016bae <_strtod_l+0x4de>
 8016baa:	4682      	mov	sl, r0
 8016bac:	468b      	mov	fp, r1
 8016bae:	4b2d      	ldr	r3, [pc, #180]	; (8016c64 <_strtod_l+0x594>)
 8016bb0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8016bb4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8016bb8:	4652      	mov	r2, sl
 8016bba:	465b      	mov	r3, fp
 8016bbc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8016bc0:	f7e9 fd32 	bl	8000628 <__aeabi_dmul>
 8016bc4:	4b28      	ldr	r3, [pc, #160]	; (8016c68 <_strtod_l+0x598>)
 8016bc6:	460a      	mov	r2, r1
 8016bc8:	400b      	ands	r3, r1
 8016bca:	4928      	ldr	r1, [pc, #160]	; (8016c6c <_strtod_l+0x59c>)
 8016bcc:	428b      	cmp	r3, r1
 8016bce:	4682      	mov	sl, r0
 8016bd0:	d898      	bhi.n	8016b04 <_strtod_l+0x434>
 8016bd2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8016bd6:	428b      	cmp	r3, r1
 8016bd8:	bf86      	itte	hi
 8016bda:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8016c74 <_strtod_l+0x5a4>
 8016bde:	f04f 3aff 	movhi.w	sl, #4294967295
 8016be2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8016be6:	2300      	movs	r3, #0
 8016be8:	9304      	str	r3, [sp, #16]
 8016bea:	e077      	b.n	8016cdc <_strtod_l+0x60c>
 8016bec:	f018 0f01 	tst.w	r8, #1
 8016bf0:	d006      	beq.n	8016c00 <_strtod_l+0x530>
 8016bf2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8016bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bfa:	f7e9 fd15 	bl	8000628 <__aeabi_dmul>
 8016bfe:	2301      	movs	r3, #1
 8016c00:	3501      	adds	r5, #1
 8016c02:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016c06:	e7cc      	b.n	8016ba2 <_strtod_l+0x4d2>
 8016c08:	d0ed      	beq.n	8016be6 <_strtod_l+0x516>
 8016c0a:	f1c8 0800 	rsb	r8, r8, #0
 8016c0e:	f018 020f 	ands.w	r2, r8, #15
 8016c12:	d00a      	beq.n	8016c2a <_strtod_l+0x55a>
 8016c14:	4b12      	ldr	r3, [pc, #72]	; (8016c60 <_strtod_l+0x590>)
 8016c16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016c1a:	4650      	mov	r0, sl
 8016c1c:	4659      	mov	r1, fp
 8016c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c22:	f7e9 fe2b 	bl	800087c <__aeabi_ddiv>
 8016c26:	4682      	mov	sl, r0
 8016c28:	468b      	mov	fp, r1
 8016c2a:	ea5f 1828 	movs.w	r8, r8, asr #4
 8016c2e:	d0da      	beq.n	8016be6 <_strtod_l+0x516>
 8016c30:	f1b8 0f1f 	cmp.w	r8, #31
 8016c34:	dd20      	ble.n	8016c78 <_strtod_l+0x5a8>
 8016c36:	2400      	movs	r4, #0
 8016c38:	46a0      	mov	r8, r4
 8016c3a:	9407      	str	r4, [sp, #28]
 8016c3c:	9405      	str	r4, [sp, #20]
 8016c3e:	2322      	movs	r3, #34	; 0x22
 8016c40:	f04f 0a00 	mov.w	sl, #0
 8016c44:	f04f 0b00 	mov.w	fp, #0
 8016c48:	f8c9 3000 	str.w	r3, [r9]
 8016c4c:	e765      	b.n	8016b1a <_strtod_l+0x44a>
 8016c4e:	bf00      	nop
 8016c50:	0801a37d 	.word	0x0801a37d
 8016c54:	0801a403 	.word	0x0801a403
 8016c58:	0801a385 	.word	0x0801a385
 8016c5c:	0801a3c4 	.word	0x0801a3c4
 8016c60:	0801a440 	.word	0x0801a440
 8016c64:	0801a418 	.word	0x0801a418
 8016c68:	7ff00000 	.word	0x7ff00000
 8016c6c:	7ca00000 	.word	0x7ca00000
 8016c70:	fff80000 	.word	0xfff80000
 8016c74:	7fefffff 	.word	0x7fefffff
 8016c78:	f018 0310 	ands.w	r3, r8, #16
 8016c7c:	bf18      	it	ne
 8016c7e:	236a      	movne	r3, #106	; 0x6a
 8016c80:	4da0      	ldr	r5, [pc, #640]	; (8016f04 <_strtod_l+0x834>)
 8016c82:	9304      	str	r3, [sp, #16]
 8016c84:	4650      	mov	r0, sl
 8016c86:	4659      	mov	r1, fp
 8016c88:	2300      	movs	r3, #0
 8016c8a:	f1b8 0f00 	cmp.w	r8, #0
 8016c8e:	f300 810a 	bgt.w	8016ea6 <_strtod_l+0x7d6>
 8016c92:	b10b      	cbz	r3, 8016c98 <_strtod_l+0x5c8>
 8016c94:	4682      	mov	sl, r0
 8016c96:	468b      	mov	fp, r1
 8016c98:	9b04      	ldr	r3, [sp, #16]
 8016c9a:	b1bb      	cbz	r3, 8016ccc <_strtod_l+0x5fc>
 8016c9c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8016ca0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016ca4:	2b00      	cmp	r3, #0
 8016ca6:	4659      	mov	r1, fp
 8016ca8:	dd10      	ble.n	8016ccc <_strtod_l+0x5fc>
 8016caa:	2b1f      	cmp	r3, #31
 8016cac:	f340 8107 	ble.w	8016ebe <_strtod_l+0x7ee>
 8016cb0:	2b34      	cmp	r3, #52	; 0x34
 8016cb2:	bfde      	ittt	le
 8016cb4:	3b20      	suble	r3, #32
 8016cb6:	f04f 32ff 	movle.w	r2, #4294967295
 8016cba:	fa02 f303 	lslle.w	r3, r2, r3
 8016cbe:	f04f 0a00 	mov.w	sl, #0
 8016cc2:	bfcc      	ite	gt
 8016cc4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8016cc8:	ea03 0b01 	andle.w	fp, r3, r1
 8016ccc:	2200      	movs	r2, #0
 8016cce:	2300      	movs	r3, #0
 8016cd0:	4650      	mov	r0, sl
 8016cd2:	4659      	mov	r1, fp
 8016cd4:	f7e9 ff10 	bl	8000af8 <__aeabi_dcmpeq>
 8016cd8:	2800      	cmp	r0, #0
 8016cda:	d1ac      	bne.n	8016c36 <_strtod_l+0x566>
 8016cdc:	9b07      	ldr	r3, [sp, #28]
 8016cde:	9300      	str	r3, [sp, #0]
 8016ce0:	9a05      	ldr	r2, [sp, #20]
 8016ce2:	9908      	ldr	r1, [sp, #32]
 8016ce4:	4623      	mov	r3, r4
 8016ce6:	4648      	mov	r0, r9
 8016ce8:	f001 fddd 	bl	80188a6 <__s2b>
 8016cec:	9007      	str	r0, [sp, #28]
 8016cee:	2800      	cmp	r0, #0
 8016cf0:	f43f af08 	beq.w	8016b04 <_strtod_l+0x434>
 8016cf4:	9a06      	ldr	r2, [sp, #24]
 8016cf6:	9b06      	ldr	r3, [sp, #24]
 8016cf8:	2a00      	cmp	r2, #0
 8016cfa:	f1c3 0300 	rsb	r3, r3, #0
 8016cfe:	bfa8      	it	ge
 8016d00:	2300      	movge	r3, #0
 8016d02:	930e      	str	r3, [sp, #56]	; 0x38
 8016d04:	2400      	movs	r4, #0
 8016d06:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8016d0a:	9316      	str	r3, [sp, #88]	; 0x58
 8016d0c:	46a0      	mov	r8, r4
 8016d0e:	9b07      	ldr	r3, [sp, #28]
 8016d10:	4648      	mov	r0, r9
 8016d12:	6859      	ldr	r1, [r3, #4]
 8016d14:	f001 fd41 	bl	801879a <_Balloc>
 8016d18:	9005      	str	r0, [sp, #20]
 8016d1a:	2800      	cmp	r0, #0
 8016d1c:	f43f aef6 	beq.w	8016b0c <_strtod_l+0x43c>
 8016d20:	9b07      	ldr	r3, [sp, #28]
 8016d22:	691a      	ldr	r2, [r3, #16]
 8016d24:	3202      	adds	r2, #2
 8016d26:	f103 010c 	add.w	r1, r3, #12
 8016d2a:	0092      	lsls	r2, r2, #2
 8016d2c:	300c      	adds	r0, #12
 8016d2e:	f001 fd29 	bl	8018784 <memcpy>
 8016d32:	aa1e      	add	r2, sp, #120	; 0x78
 8016d34:	a91d      	add	r1, sp, #116	; 0x74
 8016d36:	ec4b ab10 	vmov	d0, sl, fp
 8016d3a:	4648      	mov	r0, r9
 8016d3c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8016d40:	f002 f86c 	bl	8018e1c <__d2b>
 8016d44:	901c      	str	r0, [sp, #112]	; 0x70
 8016d46:	2800      	cmp	r0, #0
 8016d48:	f43f aee0 	beq.w	8016b0c <_strtod_l+0x43c>
 8016d4c:	2101      	movs	r1, #1
 8016d4e:	4648      	mov	r0, r9
 8016d50:	f001 fe35 	bl	80189be <__i2b>
 8016d54:	4680      	mov	r8, r0
 8016d56:	2800      	cmp	r0, #0
 8016d58:	f43f aed8 	beq.w	8016b0c <_strtod_l+0x43c>
 8016d5c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8016d5e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8016d60:	2e00      	cmp	r6, #0
 8016d62:	bfab      	itete	ge
 8016d64:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8016d66:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8016d68:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8016d6a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8016d6c:	bfac      	ite	ge
 8016d6e:	18f7      	addge	r7, r6, r3
 8016d70:	1b9d      	sublt	r5, r3, r6
 8016d72:	9b04      	ldr	r3, [sp, #16]
 8016d74:	1af6      	subs	r6, r6, r3
 8016d76:	4416      	add	r6, r2
 8016d78:	4b63      	ldr	r3, [pc, #396]	; (8016f08 <_strtod_l+0x838>)
 8016d7a:	3e01      	subs	r6, #1
 8016d7c:	429e      	cmp	r6, r3
 8016d7e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8016d82:	f280 80af 	bge.w	8016ee4 <_strtod_l+0x814>
 8016d86:	1b9b      	subs	r3, r3, r6
 8016d88:	2b1f      	cmp	r3, #31
 8016d8a:	eba2 0203 	sub.w	r2, r2, r3
 8016d8e:	f04f 0101 	mov.w	r1, #1
 8016d92:	f300 809b 	bgt.w	8016ecc <_strtod_l+0x7fc>
 8016d96:	fa01 f303 	lsl.w	r3, r1, r3
 8016d9a:	930f      	str	r3, [sp, #60]	; 0x3c
 8016d9c:	2300      	movs	r3, #0
 8016d9e:	930a      	str	r3, [sp, #40]	; 0x28
 8016da0:	18be      	adds	r6, r7, r2
 8016da2:	9b04      	ldr	r3, [sp, #16]
 8016da4:	42b7      	cmp	r7, r6
 8016da6:	4415      	add	r5, r2
 8016da8:	441d      	add	r5, r3
 8016daa:	463b      	mov	r3, r7
 8016dac:	bfa8      	it	ge
 8016dae:	4633      	movge	r3, r6
 8016db0:	42ab      	cmp	r3, r5
 8016db2:	bfa8      	it	ge
 8016db4:	462b      	movge	r3, r5
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	bfc2      	ittt	gt
 8016dba:	1af6      	subgt	r6, r6, r3
 8016dbc:	1aed      	subgt	r5, r5, r3
 8016dbe:	1aff      	subgt	r7, r7, r3
 8016dc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016dc2:	b1bb      	cbz	r3, 8016df4 <_strtod_l+0x724>
 8016dc4:	4641      	mov	r1, r8
 8016dc6:	461a      	mov	r2, r3
 8016dc8:	4648      	mov	r0, r9
 8016dca:	f001 fe97 	bl	8018afc <__pow5mult>
 8016dce:	4680      	mov	r8, r0
 8016dd0:	2800      	cmp	r0, #0
 8016dd2:	f43f ae9b 	beq.w	8016b0c <_strtod_l+0x43c>
 8016dd6:	4601      	mov	r1, r0
 8016dd8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8016dda:	4648      	mov	r0, r9
 8016ddc:	f001 fdf8 	bl	80189d0 <__multiply>
 8016de0:	900c      	str	r0, [sp, #48]	; 0x30
 8016de2:	2800      	cmp	r0, #0
 8016de4:	f43f ae92 	beq.w	8016b0c <_strtod_l+0x43c>
 8016de8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016dea:	4648      	mov	r0, r9
 8016dec:	f001 fd09 	bl	8018802 <_Bfree>
 8016df0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016df2:	931c      	str	r3, [sp, #112]	; 0x70
 8016df4:	2e00      	cmp	r6, #0
 8016df6:	dc7a      	bgt.n	8016eee <_strtod_l+0x81e>
 8016df8:	9b06      	ldr	r3, [sp, #24]
 8016dfa:	2b00      	cmp	r3, #0
 8016dfc:	dd08      	ble.n	8016e10 <_strtod_l+0x740>
 8016dfe:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8016e00:	9905      	ldr	r1, [sp, #20]
 8016e02:	4648      	mov	r0, r9
 8016e04:	f001 fe7a 	bl	8018afc <__pow5mult>
 8016e08:	9005      	str	r0, [sp, #20]
 8016e0a:	2800      	cmp	r0, #0
 8016e0c:	f43f ae7e 	beq.w	8016b0c <_strtod_l+0x43c>
 8016e10:	2d00      	cmp	r5, #0
 8016e12:	dd08      	ble.n	8016e26 <_strtod_l+0x756>
 8016e14:	462a      	mov	r2, r5
 8016e16:	9905      	ldr	r1, [sp, #20]
 8016e18:	4648      	mov	r0, r9
 8016e1a:	f001 febd 	bl	8018b98 <__lshift>
 8016e1e:	9005      	str	r0, [sp, #20]
 8016e20:	2800      	cmp	r0, #0
 8016e22:	f43f ae73 	beq.w	8016b0c <_strtod_l+0x43c>
 8016e26:	2f00      	cmp	r7, #0
 8016e28:	dd08      	ble.n	8016e3c <_strtod_l+0x76c>
 8016e2a:	4641      	mov	r1, r8
 8016e2c:	463a      	mov	r2, r7
 8016e2e:	4648      	mov	r0, r9
 8016e30:	f001 feb2 	bl	8018b98 <__lshift>
 8016e34:	4680      	mov	r8, r0
 8016e36:	2800      	cmp	r0, #0
 8016e38:	f43f ae68 	beq.w	8016b0c <_strtod_l+0x43c>
 8016e3c:	9a05      	ldr	r2, [sp, #20]
 8016e3e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016e40:	4648      	mov	r0, r9
 8016e42:	f001 ff17 	bl	8018c74 <__mdiff>
 8016e46:	4604      	mov	r4, r0
 8016e48:	2800      	cmp	r0, #0
 8016e4a:	f43f ae5f 	beq.w	8016b0c <_strtod_l+0x43c>
 8016e4e:	68c3      	ldr	r3, [r0, #12]
 8016e50:	930c      	str	r3, [sp, #48]	; 0x30
 8016e52:	2300      	movs	r3, #0
 8016e54:	60c3      	str	r3, [r0, #12]
 8016e56:	4641      	mov	r1, r8
 8016e58:	f001 fef2 	bl	8018c40 <__mcmp>
 8016e5c:	2800      	cmp	r0, #0
 8016e5e:	da55      	bge.n	8016f0c <_strtod_l+0x83c>
 8016e60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016e62:	b9e3      	cbnz	r3, 8016e9e <_strtod_l+0x7ce>
 8016e64:	f1ba 0f00 	cmp.w	sl, #0
 8016e68:	d119      	bne.n	8016e9e <_strtod_l+0x7ce>
 8016e6a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016e6e:	b9b3      	cbnz	r3, 8016e9e <_strtod_l+0x7ce>
 8016e70:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016e74:	0d1b      	lsrs	r3, r3, #20
 8016e76:	051b      	lsls	r3, r3, #20
 8016e78:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8016e7c:	d90f      	bls.n	8016e9e <_strtod_l+0x7ce>
 8016e7e:	6963      	ldr	r3, [r4, #20]
 8016e80:	b913      	cbnz	r3, 8016e88 <_strtod_l+0x7b8>
 8016e82:	6923      	ldr	r3, [r4, #16]
 8016e84:	2b01      	cmp	r3, #1
 8016e86:	dd0a      	ble.n	8016e9e <_strtod_l+0x7ce>
 8016e88:	4621      	mov	r1, r4
 8016e8a:	2201      	movs	r2, #1
 8016e8c:	4648      	mov	r0, r9
 8016e8e:	f001 fe83 	bl	8018b98 <__lshift>
 8016e92:	4641      	mov	r1, r8
 8016e94:	4604      	mov	r4, r0
 8016e96:	f001 fed3 	bl	8018c40 <__mcmp>
 8016e9a:	2800      	cmp	r0, #0
 8016e9c:	dc67      	bgt.n	8016f6e <_strtod_l+0x89e>
 8016e9e:	9b04      	ldr	r3, [sp, #16]
 8016ea0:	2b00      	cmp	r3, #0
 8016ea2:	d171      	bne.n	8016f88 <_strtod_l+0x8b8>
 8016ea4:	e63d      	b.n	8016b22 <_strtod_l+0x452>
 8016ea6:	f018 0f01 	tst.w	r8, #1
 8016eaa:	d004      	beq.n	8016eb6 <_strtod_l+0x7e6>
 8016eac:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016eb0:	f7e9 fbba 	bl	8000628 <__aeabi_dmul>
 8016eb4:	2301      	movs	r3, #1
 8016eb6:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016eba:	3508      	adds	r5, #8
 8016ebc:	e6e5      	b.n	8016c8a <_strtod_l+0x5ba>
 8016ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8016ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8016ec6:	ea03 0a0a 	and.w	sl, r3, sl
 8016eca:	e6ff      	b.n	8016ccc <_strtod_l+0x5fc>
 8016ecc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8016ed0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8016ed4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8016ed8:	36e2      	adds	r6, #226	; 0xe2
 8016eda:	fa01 f306 	lsl.w	r3, r1, r6
 8016ede:	930a      	str	r3, [sp, #40]	; 0x28
 8016ee0:	910f      	str	r1, [sp, #60]	; 0x3c
 8016ee2:	e75d      	b.n	8016da0 <_strtod_l+0x6d0>
 8016ee4:	2300      	movs	r3, #0
 8016ee6:	930a      	str	r3, [sp, #40]	; 0x28
 8016ee8:	2301      	movs	r3, #1
 8016eea:	930f      	str	r3, [sp, #60]	; 0x3c
 8016eec:	e758      	b.n	8016da0 <_strtod_l+0x6d0>
 8016eee:	4632      	mov	r2, r6
 8016ef0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016ef2:	4648      	mov	r0, r9
 8016ef4:	f001 fe50 	bl	8018b98 <__lshift>
 8016ef8:	901c      	str	r0, [sp, #112]	; 0x70
 8016efa:	2800      	cmp	r0, #0
 8016efc:	f47f af7c 	bne.w	8016df8 <_strtod_l+0x728>
 8016f00:	e604      	b.n	8016b0c <_strtod_l+0x43c>
 8016f02:	bf00      	nop
 8016f04:	0801a3d8 	.word	0x0801a3d8
 8016f08:	fffffc02 	.word	0xfffffc02
 8016f0c:	465d      	mov	r5, fp
 8016f0e:	f040 8086 	bne.w	801701e <_strtod_l+0x94e>
 8016f12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016f14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016f18:	b32a      	cbz	r2, 8016f66 <_strtod_l+0x896>
 8016f1a:	4aaf      	ldr	r2, [pc, #700]	; (80171d8 <_strtod_l+0xb08>)
 8016f1c:	4293      	cmp	r3, r2
 8016f1e:	d153      	bne.n	8016fc8 <_strtod_l+0x8f8>
 8016f20:	9b04      	ldr	r3, [sp, #16]
 8016f22:	4650      	mov	r0, sl
 8016f24:	b1d3      	cbz	r3, 8016f5c <_strtod_l+0x88c>
 8016f26:	4aad      	ldr	r2, [pc, #692]	; (80171dc <_strtod_l+0xb0c>)
 8016f28:	402a      	ands	r2, r5
 8016f2a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8016f2e:	f04f 31ff 	mov.w	r1, #4294967295
 8016f32:	d816      	bhi.n	8016f62 <_strtod_l+0x892>
 8016f34:	0d12      	lsrs	r2, r2, #20
 8016f36:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8016f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8016f3e:	4298      	cmp	r0, r3
 8016f40:	d142      	bne.n	8016fc8 <_strtod_l+0x8f8>
 8016f42:	4ba7      	ldr	r3, [pc, #668]	; (80171e0 <_strtod_l+0xb10>)
 8016f44:	429d      	cmp	r5, r3
 8016f46:	d102      	bne.n	8016f4e <_strtod_l+0x87e>
 8016f48:	3001      	adds	r0, #1
 8016f4a:	f43f addf 	beq.w	8016b0c <_strtod_l+0x43c>
 8016f4e:	4ba3      	ldr	r3, [pc, #652]	; (80171dc <_strtod_l+0xb0c>)
 8016f50:	402b      	ands	r3, r5
 8016f52:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8016f56:	f04f 0a00 	mov.w	sl, #0
 8016f5a:	e7a0      	b.n	8016e9e <_strtod_l+0x7ce>
 8016f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8016f60:	e7ed      	b.n	8016f3e <_strtod_l+0x86e>
 8016f62:	460b      	mov	r3, r1
 8016f64:	e7eb      	b.n	8016f3e <_strtod_l+0x86e>
 8016f66:	bb7b      	cbnz	r3, 8016fc8 <_strtod_l+0x8f8>
 8016f68:	f1ba 0f00 	cmp.w	sl, #0
 8016f6c:	d12c      	bne.n	8016fc8 <_strtod_l+0x8f8>
 8016f6e:	9904      	ldr	r1, [sp, #16]
 8016f70:	4a9a      	ldr	r2, [pc, #616]	; (80171dc <_strtod_l+0xb0c>)
 8016f72:	465b      	mov	r3, fp
 8016f74:	b1f1      	cbz	r1, 8016fb4 <_strtod_l+0x8e4>
 8016f76:	ea02 010b 	and.w	r1, r2, fp
 8016f7a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8016f7e:	dc19      	bgt.n	8016fb4 <_strtod_l+0x8e4>
 8016f80:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8016f84:	f77f ae5b 	ble.w	8016c3e <_strtod_l+0x56e>
 8016f88:	4a96      	ldr	r2, [pc, #600]	; (80171e4 <_strtod_l+0xb14>)
 8016f8a:	2300      	movs	r3, #0
 8016f8c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8016f90:	4650      	mov	r0, sl
 8016f92:	4659      	mov	r1, fp
 8016f94:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8016f98:	f7e9 fb46 	bl	8000628 <__aeabi_dmul>
 8016f9c:	4682      	mov	sl, r0
 8016f9e:	468b      	mov	fp, r1
 8016fa0:	2900      	cmp	r1, #0
 8016fa2:	f47f adbe 	bne.w	8016b22 <_strtod_l+0x452>
 8016fa6:	2800      	cmp	r0, #0
 8016fa8:	f47f adbb 	bne.w	8016b22 <_strtod_l+0x452>
 8016fac:	2322      	movs	r3, #34	; 0x22
 8016fae:	f8c9 3000 	str.w	r3, [r9]
 8016fb2:	e5b6      	b.n	8016b22 <_strtod_l+0x452>
 8016fb4:	4013      	ands	r3, r2
 8016fb6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8016fba:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016fbe:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8016fc2:	f04f 3aff 	mov.w	sl, #4294967295
 8016fc6:	e76a      	b.n	8016e9e <_strtod_l+0x7ce>
 8016fc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016fca:	b193      	cbz	r3, 8016ff2 <_strtod_l+0x922>
 8016fcc:	422b      	tst	r3, r5
 8016fce:	f43f af66 	beq.w	8016e9e <_strtod_l+0x7ce>
 8016fd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016fd4:	9a04      	ldr	r2, [sp, #16]
 8016fd6:	4650      	mov	r0, sl
 8016fd8:	4659      	mov	r1, fp
 8016fda:	b173      	cbz	r3, 8016ffa <_strtod_l+0x92a>
 8016fdc:	f7ff fb5c 	bl	8016698 <sulp>
 8016fe0:	4602      	mov	r2, r0
 8016fe2:	460b      	mov	r3, r1
 8016fe4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016fe8:	f7e9 f968 	bl	80002bc <__adddf3>
 8016fec:	4682      	mov	sl, r0
 8016fee:	468b      	mov	fp, r1
 8016ff0:	e755      	b.n	8016e9e <_strtod_l+0x7ce>
 8016ff2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016ff4:	ea13 0f0a 	tst.w	r3, sl
 8016ff8:	e7e9      	b.n	8016fce <_strtod_l+0x8fe>
 8016ffa:	f7ff fb4d 	bl	8016698 <sulp>
 8016ffe:	4602      	mov	r2, r0
 8017000:	460b      	mov	r3, r1
 8017002:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017006:	f7e9 f957 	bl	80002b8 <__aeabi_dsub>
 801700a:	2200      	movs	r2, #0
 801700c:	2300      	movs	r3, #0
 801700e:	4682      	mov	sl, r0
 8017010:	468b      	mov	fp, r1
 8017012:	f7e9 fd71 	bl	8000af8 <__aeabi_dcmpeq>
 8017016:	2800      	cmp	r0, #0
 8017018:	f47f ae11 	bne.w	8016c3e <_strtod_l+0x56e>
 801701c:	e73f      	b.n	8016e9e <_strtod_l+0x7ce>
 801701e:	4641      	mov	r1, r8
 8017020:	4620      	mov	r0, r4
 8017022:	f001 ff4a 	bl	8018eba <__ratio>
 8017026:	ec57 6b10 	vmov	r6, r7, d0
 801702a:	2200      	movs	r2, #0
 801702c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8017030:	ee10 0a10 	vmov	r0, s0
 8017034:	4639      	mov	r1, r7
 8017036:	f7e9 fd73 	bl	8000b20 <__aeabi_dcmple>
 801703a:	2800      	cmp	r0, #0
 801703c:	d077      	beq.n	801712e <_strtod_l+0xa5e>
 801703e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017040:	2b00      	cmp	r3, #0
 8017042:	d04a      	beq.n	80170da <_strtod_l+0xa0a>
 8017044:	4b68      	ldr	r3, [pc, #416]	; (80171e8 <_strtod_l+0xb18>)
 8017046:	2200      	movs	r2, #0
 8017048:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801704c:	4f66      	ldr	r7, [pc, #408]	; (80171e8 <_strtod_l+0xb18>)
 801704e:	2600      	movs	r6, #0
 8017050:	4b62      	ldr	r3, [pc, #392]	; (80171dc <_strtod_l+0xb0c>)
 8017052:	402b      	ands	r3, r5
 8017054:	930f      	str	r3, [sp, #60]	; 0x3c
 8017056:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017058:	4b64      	ldr	r3, [pc, #400]	; (80171ec <_strtod_l+0xb1c>)
 801705a:	429a      	cmp	r2, r3
 801705c:	f040 80ce 	bne.w	80171fc <_strtod_l+0xb2c>
 8017060:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8017064:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017068:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 801706c:	ec4b ab10 	vmov	d0, sl, fp
 8017070:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8017074:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8017078:	f001 fe5a 	bl	8018d30 <__ulp>
 801707c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017080:	ec53 2b10 	vmov	r2, r3, d0
 8017084:	f7e9 fad0 	bl	8000628 <__aeabi_dmul>
 8017088:	4652      	mov	r2, sl
 801708a:	465b      	mov	r3, fp
 801708c:	f7e9 f916 	bl	80002bc <__adddf3>
 8017090:	460b      	mov	r3, r1
 8017092:	4952      	ldr	r1, [pc, #328]	; (80171dc <_strtod_l+0xb0c>)
 8017094:	4a56      	ldr	r2, [pc, #344]	; (80171f0 <_strtod_l+0xb20>)
 8017096:	4019      	ands	r1, r3
 8017098:	4291      	cmp	r1, r2
 801709a:	4682      	mov	sl, r0
 801709c:	d95b      	bls.n	8017156 <_strtod_l+0xa86>
 801709e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80170a0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80170a4:	4293      	cmp	r3, r2
 80170a6:	d103      	bne.n	80170b0 <_strtod_l+0x9e0>
 80170a8:	9b08      	ldr	r3, [sp, #32]
 80170aa:	3301      	adds	r3, #1
 80170ac:	f43f ad2e 	beq.w	8016b0c <_strtod_l+0x43c>
 80170b0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80171e0 <_strtod_l+0xb10>
 80170b4:	f04f 3aff 	mov.w	sl, #4294967295
 80170b8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80170ba:	4648      	mov	r0, r9
 80170bc:	f001 fba1 	bl	8018802 <_Bfree>
 80170c0:	9905      	ldr	r1, [sp, #20]
 80170c2:	4648      	mov	r0, r9
 80170c4:	f001 fb9d 	bl	8018802 <_Bfree>
 80170c8:	4641      	mov	r1, r8
 80170ca:	4648      	mov	r0, r9
 80170cc:	f001 fb99 	bl	8018802 <_Bfree>
 80170d0:	4621      	mov	r1, r4
 80170d2:	4648      	mov	r0, r9
 80170d4:	f001 fb95 	bl	8018802 <_Bfree>
 80170d8:	e619      	b.n	8016d0e <_strtod_l+0x63e>
 80170da:	f1ba 0f00 	cmp.w	sl, #0
 80170de:	d11a      	bne.n	8017116 <_strtod_l+0xa46>
 80170e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80170e4:	b9eb      	cbnz	r3, 8017122 <_strtod_l+0xa52>
 80170e6:	2200      	movs	r2, #0
 80170e8:	4b3f      	ldr	r3, [pc, #252]	; (80171e8 <_strtod_l+0xb18>)
 80170ea:	4630      	mov	r0, r6
 80170ec:	4639      	mov	r1, r7
 80170ee:	f7e9 fd0d 	bl	8000b0c <__aeabi_dcmplt>
 80170f2:	b9c8      	cbnz	r0, 8017128 <_strtod_l+0xa58>
 80170f4:	4630      	mov	r0, r6
 80170f6:	4639      	mov	r1, r7
 80170f8:	2200      	movs	r2, #0
 80170fa:	4b3e      	ldr	r3, [pc, #248]	; (80171f4 <_strtod_l+0xb24>)
 80170fc:	f7e9 fa94 	bl	8000628 <__aeabi_dmul>
 8017100:	4606      	mov	r6, r0
 8017102:	460f      	mov	r7, r1
 8017104:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8017108:	9618      	str	r6, [sp, #96]	; 0x60
 801710a:	9319      	str	r3, [sp, #100]	; 0x64
 801710c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8017110:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8017114:	e79c      	b.n	8017050 <_strtod_l+0x980>
 8017116:	f1ba 0f01 	cmp.w	sl, #1
 801711a:	d102      	bne.n	8017122 <_strtod_l+0xa52>
 801711c:	2d00      	cmp	r5, #0
 801711e:	f43f ad8e 	beq.w	8016c3e <_strtod_l+0x56e>
 8017122:	2200      	movs	r2, #0
 8017124:	4b34      	ldr	r3, [pc, #208]	; (80171f8 <_strtod_l+0xb28>)
 8017126:	e78f      	b.n	8017048 <_strtod_l+0x978>
 8017128:	2600      	movs	r6, #0
 801712a:	4f32      	ldr	r7, [pc, #200]	; (80171f4 <_strtod_l+0xb24>)
 801712c:	e7ea      	b.n	8017104 <_strtod_l+0xa34>
 801712e:	4b31      	ldr	r3, [pc, #196]	; (80171f4 <_strtod_l+0xb24>)
 8017130:	4630      	mov	r0, r6
 8017132:	4639      	mov	r1, r7
 8017134:	2200      	movs	r2, #0
 8017136:	f7e9 fa77 	bl	8000628 <__aeabi_dmul>
 801713a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801713c:	4606      	mov	r6, r0
 801713e:	460f      	mov	r7, r1
 8017140:	b933      	cbnz	r3, 8017150 <_strtod_l+0xa80>
 8017142:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017146:	9010      	str	r0, [sp, #64]	; 0x40
 8017148:	9311      	str	r3, [sp, #68]	; 0x44
 801714a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801714e:	e7df      	b.n	8017110 <_strtod_l+0xa40>
 8017150:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8017154:	e7f9      	b.n	801714a <_strtod_l+0xa7a>
 8017156:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801715a:	9b04      	ldr	r3, [sp, #16]
 801715c:	2b00      	cmp	r3, #0
 801715e:	d1ab      	bne.n	80170b8 <_strtod_l+0x9e8>
 8017160:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8017164:	0d1b      	lsrs	r3, r3, #20
 8017166:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017168:	051b      	lsls	r3, r3, #20
 801716a:	429a      	cmp	r2, r3
 801716c:	465d      	mov	r5, fp
 801716e:	d1a3      	bne.n	80170b8 <_strtod_l+0x9e8>
 8017170:	4639      	mov	r1, r7
 8017172:	4630      	mov	r0, r6
 8017174:	f7e9 fd08 	bl	8000b88 <__aeabi_d2iz>
 8017178:	f7e9 f9ec 	bl	8000554 <__aeabi_i2d>
 801717c:	460b      	mov	r3, r1
 801717e:	4602      	mov	r2, r0
 8017180:	4639      	mov	r1, r7
 8017182:	4630      	mov	r0, r6
 8017184:	f7e9 f898 	bl	80002b8 <__aeabi_dsub>
 8017188:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801718a:	4606      	mov	r6, r0
 801718c:	460f      	mov	r7, r1
 801718e:	b933      	cbnz	r3, 801719e <_strtod_l+0xace>
 8017190:	f1ba 0f00 	cmp.w	sl, #0
 8017194:	d103      	bne.n	801719e <_strtod_l+0xace>
 8017196:	f3cb 0513 	ubfx	r5, fp, #0, #20
 801719a:	2d00      	cmp	r5, #0
 801719c:	d06d      	beq.n	801727a <_strtod_l+0xbaa>
 801719e:	a30a      	add	r3, pc, #40	; (adr r3, 80171c8 <_strtod_l+0xaf8>)
 80171a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171a4:	4630      	mov	r0, r6
 80171a6:	4639      	mov	r1, r7
 80171a8:	f7e9 fcb0 	bl	8000b0c <__aeabi_dcmplt>
 80171ac:	2800      	cmp	r0, #0
 80171ae:	f47f acb8 	bne.w	8016b22 <_strtod_l+0x452>
 80171b2:	a307      	add	r3, pc, #28	; (adr r3, 80171d0 <_strtod_l+0xb00>)
 80171b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171b8:	4630      	mov	r0, r6
 80171ba:	4639      	mov	r1, r7
 80171bc:	f7e9 fcc4 	bl	8000b48 <__aeabi_dcmpgt>
 80171c0:	2800      	cmp	r0, #0
 80171c2:	f43f af79 	beq.w	80170b8 <_strtod_l+0x9e8>
 80171c6:	e4ac      	b.n	8016b22 <_strtod_l+0x452>
 80171c8:	94a03595 	.word	0x94a03595
 80171cc:	3fdfffff 	.word	0x3fdfffff
 80171d0:	35afe535 	.word	0x35afe535
 80171d4:	3fe00000 	.word	0x3fe00000
 80171d8:	000fffff 	.word	0x000fffff
 80171dc:	7ff00000 	.word	0x7ff00000
 80171e0:	7fefffff 	.word	0x7fefffff
 80171e4:	39500000 	.word	0x39500000
 80171e8:	3ff00000 	.word	0x3ff00000
 80171ec:	7fe00000 	.word	0x7fe00000
 80171f0:	7c9fffff 	.word	0x7c9fffff
 80171f4:	3fe00000 	.word	0x3fe00000
 80171f8:	bff00000 	.word	0xbff00000
 80171fc:	9b04      	ldr	r3, [sp, #16]
 80171fe:	b333      	cbz	r3, 801724e <_strtod_l+0xb7e>
 8017200:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017202:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8017206:	d822      	bhi.n	801724e <_strtod_l+0xb7e>
 8017208:	a327      	add	r3, pc, #156	; (adr r3, 80172a8 <_strtod_l+0xbd8>)
 801720a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801720e:	4630      	mov	r0, r6
 8017210:	4639      	mov	r1, r7
 8017212:	f7e9 fc85 	bl	8000b20 <__aeabi_dcmple>
 8017216:	b1a0      	cbz	r0, 8017242 <_strtod_l+0xb72>
 8017218:	4639      	mov	r1, r7
 801721a:	4630      	mov	r0, r6
 801721c:	f7e9 fcdc 	bl	8000bd8 <__aeabi_d2uiz>
 8017220:	2800      	cmp	r0, #0
 8017222:	bf08      	it	eq
 8017224:	2001      	moveq	r0, #1
 8017226:	f7e9 f985 	bl	8000534 <__aeabi_ui2d>
 801722a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801722c:	4606      	mov	r6, r0
 801722e:	460f      	mov	r7, r1
 8017230:	bb03      	cbnz	r3, 8017274 <_strtod_l+0xba4>
 8017232:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017236:	9012      	str	r0, [sp, #72]	; 0x48
 8017238:	9313      	str	r3, [sp, #76]	; 0x4c
 801723a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801723e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8017242:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017244:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017246:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801724a:	1a9b      	subs	r3, r3, r2
 801724c:	930b      	str	r3, [sp, #44]	; 0x2c
 801724e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8017252:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8017256:	f001 fd6b 	bl	8018d30 <__ulp>
 801725a:	4650      	mov	r0, sl
 801725c:	ec53 2b10 	vmov	r2, r3, d0
 8017260:	4659      	mov	r1, fp
 8017262:	f7e9 f9e1 	bl	8000628 <__aeabi_dmul>
 8017266:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801726a:	f7e9 f827 	bl	80002bc <__adddf3>
 801726e:	4682      	mov	sl, r0
 8017270:	468b      	mov	fp, r1
 8017272:	e772      	b.n	801715a <_strtod_l+0xa8a>
 8017274:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8017278:	e7df      	b.n	801723a <_strtod_l+0xb6a>
 801727a:	a30d      	add	r3, pc, #52	; (adr r3, 80172b0 <_strtod_l+0xbe0>)
 801727c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017280:	f7e9 fc44 	bl	8000b0c <__aeabi_dcmplt>
 8017284:	e79c      	b.n	80171c0 <_strtod_l+0xaf0>
 8017286:	2300      	movs	r3, #0
 8017288:	930d      	str	r3, [sp, #52]	; 0x34
 801728a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801728c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801728e:	6013      	str	r3, [r2, #0]
 8017290:	f7ff ba61 	b.w	8016756 <_strtod_l+0x86>
 8017294:	2b65      	cmp	r3, #101	; 0x65
 8017296:	f04f 0200 	mov.w	r2, #0
 801729a:	f43f ab4e 	beq.w	801693a <_strtod_l+0x26a>
 801729e:	2101      	movs	r1, #1
 80172a0:	4614      	mov	r4, r2
 80172a2:	9104      	str	r1, [sp, #16]
 80172a4:	f7ff bacb 	b.w	801683e <_strtod_l+0x16e>
 80172a8:	ffc00000 	.word	0xffc00000
 80172ac:	41dfffff 	.word	0x41dfffff
 80172b0:	94a03595 	.word	0x94a03595
 80172b4:	3fcfffff 	.word	0x3fcfffff

080172b8 <_strtod_r>:
 80172b8:	4b05      	ldr	r3, [pc, #20]	; (80172d0 <_strtod_r+0x18>)
 80172ba:	681b      	ldr	r3, [r3, #0]
 80172bc:	b410      	push	{r4}
 80172be:	6a1b      	ldr	r3, [r3, #32]
 80172c0:	4c04      	ldr	r4, [pc, #16]	; (80172d4 <_strtod_r+0x1c>)
 80172c2:	2b00      	cmp	r3, #0
 80172c4:	bf08      	it	eq
 80172c6:	4623      	moveq	r3, r4
 80172c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80172cc:	f7ff ba00 	b.w	80166d0 <_strtod_l>
 80172d0:	2000000c 	.word	0x2000000c
 80172d4:	20000070 	.word	0x20000070

080172d8 <_strtol_l.isra.0>:
 80172d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80172dc:	4680      	mov	r8, r0
 80172de:	4689      	mov	r9, r1
 80172e0:	4692      	mov	sl, r2
 80172e2:	461e      	mov	r6, r3
 80172e4:	460f      	mov	r7, r1
 80172e6:	463d      	mov	r5, r7
 80172e8:	9808      	ldr	r0, [sp, #32]
 80172ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80172ee:	f001 fa0d 	bl	801870c <__locale_ctype_ptr_l>
 80172f2:	4420      	add	r0, r4
 80172f4:	7843      	ldrb	r3, [r0, #1]
 80172f6:	f013 0308 	ands.w	r3, r3, #8
 80172fa:	d132      	bne.n	8017362 <_strtol_l.isra.0+0x8a>
 80172fc:	2c2d      	cmp	r4, #45	; 0x2d
 80172fe:	d132      	bne.n	8017366 <_strtol_l.isra.0+0x8e>
 8017300:	787c      	ldrb	r4, [r7, #1]
 8017302:	1cbd      	adds	r5, r7, #2
 8017304:	2201      	movs	r2, #1
 8017306:	2e00      	cmp	r6, #0
 8017308:	d05d      	beq.n	80173c6 <_strtol_l.isra.0+0xee>
 801730a:	2e10      	cmp	r6, #16
 801730c:	d109      	bne.n	8017322 <_strtol_l.isra.0+0x4a>
 801730e:	2c30      	cmp	r4, #48	; 0x30
 8017310:	d107      	bne.n	8017322 <_strtol_l.isra.0+0x4a>
 8017312:	782b      	ldrb	r3, [r5, #0]
 8017314:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017318:	2b58      	cmp	r3, #88	; 0x58
 801731a:	d14f      	bne.n	80173bc <_strtol_l.isra.0+0xe4>
 801731c:	786c      	ldrb	r4, [r5, #1]
 801731e:	2610      	movs	r6, #16
 8017320:	3502      	adds	r5, #2
 8017322:	2a00      	cmp	r2, #0
 8017324:	bf14      	ite	ne
 8017326:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801732a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801732e:	2700      	movs	r7, #0
 8017330:	fbb1 fcf6 	udiv	ip, r1, r6
 8017334:	4638      	mov	r0, r7
 8017336:	fb06 1e1c 	mls	lr, r6, ip, r1
 801733a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801733e:	2b09      	cmp	r3, #9
 8017340:	d817      	bhi.n	8017372 <_strtol_l.isra.0+0x9a>
 8017342:	461c      	mov	r4, r3
 8017344:	42a6      	cmp	r6, r4
 8017346:	dd23      	ble.n	8017390 <_strtol_l.isra.0+0xb8>
 8017348:	1c7b      	adds	r3, r7, #1
 801734a:	d007      	beq.n	801735c <_strtol_l.isra.0+0x84>
 801734c:	4584      	cmp	ip, r0
 801734e:	d31c      	bcc.n	801738a <_strtol_l.isra.0+0xb2>
 8017350:	d101      	bne.n	8017356 <_strtol_l.isra.0+0x7e>
 8017352:	45a6      	cmp	lr, r4
 8017354:	db19      	blt.n	801738a <_strtol_l.isra.0+0xb2>
 8017356:	fb00 4006 	mla	r0, r0, r6, r4
 801735a:	2701      	movs	r7, #1
 801735c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017360:	e7eb      	b.n	801733a <_strtol_l.isra.0+0x62>
 8017362:	462f      	mov	r7, r5
 8017364:	e7bf      	b.n	80172e6 <_strtol_l.isra.0+0xe>
 8017366:	2c2b      	cmp	r4, #43	; 0x2b
 8017368:	bf04      	itt	eq
 801736a:	1cbd      	addeq	r5, r7, #2
 801736c:	787c      	ldrbeq	r4, [r7, #1]
 801736e:	461a      	mov	r2, r3
 8017370:	e7c9      	b.n	8017306 <_strtol_l.isra.0+0x2e>
 8017372:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8017376:	2b19      	cmp	r3, #25
 8017378:	d801      	bhi.n	801737e <_strtol_l.isra.0+0xa6>
 801737a:	3c37      	subs	r4, #55	; 0x37
 801737c:	e7e2      	b.n	8017344 <_strtol_l.isra.0+0x6c>
 801737e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8017382:	2b19      	cmp	r3, #25
 8017384:	d804      	bhi.n	8017390 <_strtol_l.isra.0+0xb8>
 8017386:	3c57      	subs	r4, #87	; 0x57
 8017388:	e7dc      	b.n	8017344 <_strtol_l.isra.0+0x6c>
 801738a:	f04f 37ff 	mov.w	r7, #4294967295
 801738e:	e7e5      	b.n	801735c <_strtol_l.isra.0+0x84>
 8017390:	1c7b      	adds	r3, r7, #1
 8017392:	d108      	bne.n	80173a6 <_strtol_l.isra.0+0xce>
 8017394:	2322      	movs	r3, #34	; 0x22
 8017396:	f8c8 3000 	str.w	r3, [r8]
 801739a:	4608      	mov	r0, r1
 801739c:	f1ba 0f00 	cmp.w	sl, #0
 80173a0:	d107      	bne.n	80173b2 <_strtol_l.isra.0+0xda>
 80173a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80173a6:	b102      	cbz	r2, 80173aa <_strtol_l.isra.0+0xd2>
 80173a8:	4240      	negs	r0, r0
 80173aa:	f1ba 0f00 	cmp.w	sl, #0
 80173ae:	d0f8      	beq.n	80173a2 <_strtol_l.isra.0+0xca>
 80173b0:	b10f      	cbz	r7, 80173b6 <_strtol_l.isra.0+0xde>
 80173b2:	f105 39ff 	add.w	r9, r5, #4294967295
 80173b6:	f8ca 9000 	str.w	r9, [sl]
 80173ba:	e7f2      	b.n	80173a2 <_strtol_l.isra.0+0xca>
 80173bc:	2430      	movs	r4, #48	; 0x30
 80173be:	2e00      	cmp	r6, #0
 80173c0:	d1af      	bne.n	8017322 <_strtol_l.isra.0+0x4a>
 80173c2:	2608      	movs	r6, #8
 80173c4:	e7ad      	b.n	8017322 <_strtol_l.isra.0+0x4a>
 80173c6:	2c30      	cmp	r4, #48	; 0x30
 80173c8:	d0a3      	beq.n	8017312 <_strtol_l.isra.0+0x3a>
 80173ca:	260a      	movs	r6, #10
 80173cc:	e7a9      	b.n	8017322 <_strtol_l.isra.0+0x4a>
	...

080173d0 <_strtol_r>:
 80173d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80173d2:	4c06      	ldr	r4, [pc, #24]	; (80173ec <_strtol_r+0x1c>)
 80173d4:	4d06      	ldr	r5, [pc, #24]	; (80173f0 <_strtol_r+0x20>)
 80173d6:	6824      	ldr	r4, [r4, #0]
 80173d8:	6a24      	ldr	r4, [r4, #32]
 80173da:	2c00      	cmp	r4, #0
 80173dc:	bf08      	it	eq
 80173de:	462c      	moveq	r4, r5
 80173e0:	9400      	str	r4, [sp, #0]
 80173e2:	f7ff ff79 	bl	80172d8 <_strtol_l.isra.0>
 80173e6:	b003      	add	sp, #12
 80173e8:	bd30      	pop	{r4, r5, pc}
 80173ea:	bf00      	nop
 80173ec:	2000000c 	.word	0x2000000c
 80173f0:	20000070 	.word	0x20000070

080173f4 <_vsiprintf_r>:
 80173f4:	b500      	push	{lr}
 80173f6:	b09b      	sub	sp, #108	; 0x6c
 80173f8:	9100      	str	r1, [sp, #0]
 80173fa:	9104      	str	r1, [sp, #16]
 80173fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8017400:	9105      	str	r1, [sp, #20]
 8017402:	9102      	str	r1, [sp, #8]
 8017404:	4905      	ldr	r1, [pc, #20]	; (801741c <_vsiprintf_r+0x28>)
 8017406:	9103      	str	r1, [sp, #12]
 8017408:	4669      	mov	r1, sp
 801740a:	f001 fed5 	bl	80191b8 <_svfiprintf_r>
 801740e:	9b00      	ldr	r3, [sp, #0]
 8017410:	2200      	movs	r2, #0
 8017412:	701a      	strb	r2, [r3, #0]
 8017414:	b01b      	add	sp, #108	; 0x6c
 8017416:	f85d fb04 	ldr.w	pc, [sp], #4
 801741a:	bf00      	nop
 801741c:	ffff0208 	.word	0xffff0208

08017420 <vsiprintf>:
 8017420:	4613      	mov	r3, r2
 8017422:	460a      	mov	r2, r1
 8017424:	4601      	mov	r1, r0
 8017426:	4802      	ldr	r0, [pc, #8]	; (8017430 <vsiprintf+0x10>)
 8017428:	6800      	ldr	r0, [r0, #0]
 801742a:	f7ff bfe3 	b.w	80173f4 <_vsiprintf_r>
 801742e:	bf00      	nop
 8017430:	2000000c 	.word	0x2000000c

08017434 <quorem>:
 8017434:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017438:	6903      	ldr	r3, [r0, #16]
 801743a:	690c      	ldr	r4, [r1, #16]
 801743c:	42a3      	cmp	r3, r4
 801743e:	4680      	mov	r8, r0
 8017440:	f2c0 8082 	blt.w	8017548 <quorem+0x114>
 8017444:	3c01      	subs	r4, #1
 8017446:	f101 0714 	add.w	r7, r1, #20
 801744a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801744e:	f100 0614 	add.w	r6, r0, #20
 8017452:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8017456:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801745a:	eb06 030c 	add.w	r3, r6, ip
 801745e:	3501      	adds	r5, #1
 8017460:	eb07 090c 	add.w	r9, r7, ip
 8017464:	9301      	str	r3, [sp, #4]
 8017466:	fbb0 f5f5 	udiv	r5, r0, r5
 801746a:	b395      	cbz	r5, 80174d2 <quorem+0x9e>
 801746c:	f04f 0a00 	mov.w	sl, #0
 8017470:	4638      	mov	r0, r7
 8017472:	46b6      	mov	lr, r6
 8017474:	46d3      	mov	fp, sl
 8017476:	f850 2b04 	ldr.w	r2, [r0], #4
 801747a:	b293      	uxth	r3, r2
 801747c:	fb05 a303 	mla	r3, r5, r3, sl
 8017480:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017484:	b29b      	uxth	r3, r3
 8017486:	ebab 0303 	sub.w	r3, fp, r3
 801748a:	0c12      	lsrs	r2, r2, #16
 801748c:	f8de b000 	ldr.w	fp, [lr]
 8017490:	fb05 a202 	mla	r2, r5, r2, sl
 8017494:	fa13 f38b 	uxtah	r3, r3, fp
 8017498:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801749c:	fa1f fb82 	uxth.w	fp, r2
 80174a0:	f8de 2000 	ldr.w	r2, [lr]
 80174a4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80174a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80174ac:	b29b      	uxth	r3, r3
 80174ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80174b2:	4581      	cmp	r9, r0
 80174b4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80174b8:	f84e 3b04 	str.w	r3, [lr], #4
 80174bc:	d2db      	bcs.n	8017476 <quorem+0x42>
 80174be:	f856 300c 	ldr.w	r3, [r6, ip]
 80174c2:	b933      	cbnz	r3, 80174d2 <quorem+0x9e>
 80174c4:	9b01      	ldr	r3, [sp, #4]
 80174c6:	3b04      	subs	r3, #4
 80174c8:	429e      	cmp	r6, r3
 80174ca:	461a      	mov	r2, r3
 80174cc:	d330      	bcc.n	8017530 <quorem+0xfc>
 80174ce:	f8c8 4010 	str.w	r4, [r8, #16]
 80174d2:	4640      	mov	r0, r8
 80174d4:	f001 fbb4 	bl	8018c40 <__mcmp>
 80174d8:	2800      	cmp	r0, #0
 80174da:	db25      	blt.n	8017528 <quorem+0xf4>
 80174dc:	3501      	adds	r5, #1
 80174de:	4630      	mov	r0, r6
 80174e0:	f04f 0c00 	mov.w	ip, #0
 80174e4:	f857 2b04 	ldr.w	r2, [r7], #4
 80174e8:	f8d0 e000 	ldr.w	lr, [r0]
 80174ec:	b293      	uxth	r3, r2
 80174ee:	ebac 0303 	sub.w	r3, ip, r3
 80174f2:	0c12      	lsrs	r2, r2, #16
 80174f4:	fa13 f38e 	uxtah	r3, r3, lr
 80174f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80174fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017500:	b29b      	uxth	r3, r3
 8017502:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017506:	45b9      	cmp	r9, r7
 8017508:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801750c:	f840 3b04 	str.w	r3, [r0], #4
 8017510:	d2e8      	bcs.n	80174e4 <quorem+0xb0>
 8017512:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8017516:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801751a:	b92a      	cbnz	r2, 8017528 <quorem+0xf4>
 801751c:	3b04      	subs	r3, #4
 801751e:	429e      	cmp	r6, r3
 8017520:	461a      	mov	r2, r3
 8017522:	d30b      	bcc.n	801753c <quorem+0x108>
 8017524:	f8c8 4010 	str.w	r4, [r8, #16]
 8017528:	4628      	mov	r0, r5
 801752a:	b003      	add	sp, #12
 801752c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017530:	6812      	ldr	r2, [r2, #0]
 8017532:	3b04      	subs	r3, #4
 8017534:	2a00      	cmp	r2, #0
 8017536:	d1ca      	bne.n	80174ce <quorem+0x9a>
 8017538:	3c01      	subs	r4, #1
 801753a:	e7c5      	b.n	80174c8 <quorem+0x94>
 801753c:	6812      	ldr	r2, [r2, #0]
 801753e:	3b04      	subs	r3, #4
 8017540:	2a00      	cmp	r2, #0
 8017542:	d1ef      	bne.n	8017524 <quorem+0xf0>
 8017544:	3c01      	subs	r4, #1
 8017546:	e7ea      	b.n	801751e <quorem+0xea>
 8017548:	2000      	movs	r0, #0
 801754a:	e7ee      	b.n	801752a <quorem+0xf6>
 801754c:	0000      	movs	r0, r0
	...

08017550 <_dtoa_r>:
 8017550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017554:	ec57 6b10 	vmov	r6, r7, d0
 8017558:	b097      	sub	sp, #92	; 0x5c
 801755a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801755c:	9106      	str	r1, [sp, #24]
 801755e:	4604      	mov	r4, r0
 8017560:	920b      	str	r2, [sp, #44]	; 0x2c
 8017562:	9312      	str	r3, [sp, #72]	; 0x48
 8017564:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8017568:	e9cd 6700 	strd	r6, r7, [sp]
 801756c:	b93d      	cbnz	r5, 801757e <_dtoa_r+0x2e>
 801756e:	2010      	movs	r0, #16
 8017570:	f001 f8ee 	bl	8018750 <malloc>
 8017574:	6260      	str	r0, [r4, #36]	; 0x24
 8017576:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801757a:	6005      	str	r5, [r0, #0]
 801757c:	60c5      	str	r5, [r0, #12]
 801757e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017580:	6819      	ldr	r1, [r3, #0]
 8017582:	b151      	cbz	r1, 801759a <_dtoa_r+0x4a>
 8017584:	685a      	ldr	r2, [r3, #4]
 8017586:	604a      	str	r2, [r1, #4]
 8017588:	2301      	movs	r3, #1
 801758a:	4093      	lsls	r3, r2
 801758c:	608b      	str	r3, [r1, #8]
 801758e:	4620      	mov	r0, r4
 8017590:	f001 f937 	bl	8018802 <_Bfree>
 8017594:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017596:	2200      	movs	r2, #0
 8017598:	601a      	str	r2, [r3, #0]
 801759a:	1e3b      	subs	r3, r7, #0
 801759c:	bfbb      	ittet	lt
 801759e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80175a2:	9301      	strlt	r3, [sp, #4]
 80175a4:	2300      	movge	r3, #0
 80175a6:	2201      	movlt	r2, #1
 80175a8:	bfac      	ite	ge
 80175aa:	f8c8 3000 	strge.w	r3, [r8]
 80175ae:	f8c8 2000 	strlt.w	r2, [r8]
 80175b2:	4baf      	ldr	r3, [pc, #700]	; (8017870 <_dtoa_r+0x320>)
 80175b4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80175b8:	ea33 0308 	bics.w	r3, r3, r8
 80175bc:	d114      	bne.n	80175e8 <_dtoa_r+0x98>
 80175be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80175c0:	f242 730f 	movw	r3, #9999	; 0x270f
 80175c4:	6013      	str	r3, [r2, #0]
 80175c6:	9b00      	ldr	r3, [sp, #0]
 80175c8:	b923      	cbnz	r3, 80175d4 <_dtoa_r+0x84>
 80175ca:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80175ce:	2800      	cmp	r0, #0
 80175d0:	f000 8542 	beq.w	8018058 <_dtoa_r+0xb08>
 80175d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80175d6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8017884 <_dtoa_r+0x334>
 80175da:	2b00      	cmp	r3, #0
 80175dc:	f000 8544 	beq.w	8018068 <_dtoa_r+0xb18>
 80175e0:	f10b 0303 	add.w	r3, fp, #3
 80175e4:	f000 bd3e 	b.w	8018064 <_dtoa_r+0xb14>
 80175e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80175ec:	2200      	movs	r2, #0
 80175ee:	2300      	movs	r3, #0
 80175f0:	4630      	mov	r0, r6
 80175f2:	4639      	mov	r1, r7
 80175f4:	f7e9 fa80 	bl	8000af8 <__aeabi_dcmpeq>
 80175f8:	4681      	mov	r9, r0
 80175fa:	b168      	cbz	r0, 8017618 <_dtoa_r+0xc8>
 80175fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80175fe:	2301      	movs	r3, #1
 8017600:	6013      	str	r3, [r2, #0]
 8017602:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017604:	2b00      	cmp	r3, #0
 8017606:	f000 8524 	beq.w	8018052 <_dtoa_r+0xb02>
 801760a:	4b9a      	ldr	r3, [pc, #616]	; (8017874 <_dtoa_r+0x324>)
 801760c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801760e:	f103 3bff 	add.w	fp, r3, #4294967295
 8017612:	6013      	str	r3, [r2, #0]
 8017614:	f000 bd28 	b.w	8018068 <_dtoa_r+0xb18>
 8017618:	aa14      	add	r2, sp, #80	; 0x50
 801761a:	a915      	add	r1, sp, #84	; 0x54
 801761c:	ec47 6b10 	vmov	d0, r6, r7
 8017620:	4620      	mov	r0, r4
 8017622:	f001 fbfb 	bl	8018e1c <__d2b>
 8017626:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801762a:	9004      	str	r0, [sp, #16]
 801762c:	2d00      	cmp	r5, #0
 801762e:	d07c      	beq.n	801772a <_dtoa_r+0x1da>
 8017630:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8017634:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8017638:	46b2      	mov	sl, r6
 801763a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 801763e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8017642:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8017646:	2200      	movs	r2, #0
 8017648:	4b8b      	ldr	r3, [pc, #556]	; (8017878 <_dtoa_r+0x328>)
 801764a:	4650      	mov	r0, sl
 801764c:	4659      	mov	r1, fp
 801764e:	f7e8 fe33 	bl	80002b8 <__aeabi_dsub>
 8017652:	a381      	add	r3, pc, #516	; (adr r3, 8017858 <_dtoa_r+0x308>)
 8017654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017658:	f7e8 ffe6 	bl	8000628 <__aeabi_dmul>
 801765c:	a380      	add	r3, pc, #512	; (adr r3, 8017860 <_dtoa_r+0x310>)
 801765e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017662:	f7e8 fe2b 	bl	80002bc <__adddf3>
 8017666:	4606      	mov	r6, r0
 8017668:	4628      	mov	r0, r5
 801766a:	460f      	mov	r7, r1
 801766c:	f7e8 ff72 	bl	8000554 <__aeabi_i2d>
 8017670:	a37d      	add	r3, pc, #500	; (adr r3, 8017868 <_dtoa_r+0x318>)
 8017672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017676:	f7e8 ffd7 	bl	8000628 <__aeabi_dmul>
 801767a:	4602      	mov	r2, r0
 801767c:	460b      	mov	r3, r1
 801767e:	4630      	mov	r0, r6
 8017680:	4639      	mov	r1, r7
 8017682:	f7e8 fe1b 	bl	80002bc <__adddf3>
 8017686:	4606      	mov	r6, r0
 8017688:	460f      	mov	r7, r1
 801768a:	f7e9 fa7d 	bl	8000b88 <__aeabi_d2iz>
 801768e:	2200      	movs	r2, #0
 8017690:	4682      	mov	sl, r0
 8017692:	2300      	movs	r3, #0
 8017694:	4630      	mov	r0, r6
 8017696:	4639      	mov	r1, r7
 8017698:	f7e9 fa38 	bl	8000b0c <__aeabi_dcmplt>
 801769c:	b148      	cbz	r0, 80176b2 <_dtoa_r+0x162>
 801769e:	4650      	mov	r0, sl
 80176a0:	f7e8 ff58 	bl	8000554 <__aeabi_i2d>
 80176a4:	4632      	mov	r2, r6
 80176a6:	463b      	mov	r3, r7
 80176a8:	f7e9 fa26 	bl	8000af8 <__aeabi_dcmpeq>
 80176ac:	b908      	cbnz	r0, 80176b2 <_dtoa_r+0x162>
 80176ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80176b2:	f1ba 0f16 	cmp.w	sl, #22
 80176b6:	d859      	bhi.n	801776c <_dtoa_r+0x21c>
 80176b8:	4970      	ldr	r1, [pc, #448]	; (801787c <_dtoa_r+0x32c>)
 80176ba:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80176be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80176c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80176c6:	f7e9 fa3f 	bl	8000b48 <__aeabi_dcmpgt>
 80176ca:	2800      	cmp	r0, #0
 80176cc:	d050      	beq.n	8017770 <_dtoa_r+0x220>
 80176ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80176d2:	2300      	movs	r3, #0
 80176d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80176d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80176d8:	1b5d      	subs	r5, r3, r5
 80176da:	f1b5 0801 	subs.w	r8, r5, #1
 80176de:	bf49      	itett	mi
 80176e0:	f1c5 0301 	rsbmi	r3, r5, #1
 80176e4:	2300      	movpl	r3, #0
 80176e6:	9305      	strmi	r3, [sp, #20]
 80176e8:	f04f 0800 	movmi.w	r8, #0
 80176ec:	bf58      	it	pl
 80176ee:	9305      	strpl	r3, [sp, #20]
 80176f0:	f1ba 0f00 	cmp.w	sl, #0
 80176f4:	db3e      	blt.n	8017774 <_dtoa_r+0x224>
 80176f6:	2300      	movs	r3, #0
 80176f8:	44d0      	add	r8, sl
 80176fa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80176fe:	9307      	str	r3, [sp, #28]
 8017700:	9b06      	ldr	r3, [sp, #24]
 8017702:	2b09      	cmp	r3, #9
 8017704:	f200 8090 	bhi.w	8017828 <_dtoa_r+0x2d8>
 8017708:	2b05      	cmp	r3, #5
 801770a:	bfc4      	itt	gt
 801770c:	3b04      	subgt	r3, #4
 801770e:	9306      	strgt	r3, [sp, #24]
 8017710:	9b06      	ldr	r3, [sp, #24]
 8017712:	f1a3 0302 	sub.w	r3, r3, #2
 8017716:	bfcc      	ite	gt
 8017718:	2500      	movgt	r5, #0
 801771a:	2501      	movle	r5, #1
 801771c:	2b03      	cmp	r3, #3
 801771e:	f200 808f 	bhi.w	8017840 <_dtoa_r+0x2f0>
 8017722:	e8df f003 	tbb	[pc, r3]
 8017726:	7f7d      	.short	0x7f7d
 8017728:	7131      	.short	0x7131
 801772a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 801772e:	441d      	add	r5, r3
 8017730:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8017734:	2820      	cmp	r0, #32
 8017736:	dd13      	ble.n	8017760 <_dtoa_r+0x210>
 8017738:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 801773c:	9b00      	ldr	r3, [sp, #0]
 801773e:	fa08 f800 	lsl.w	r8, r8, r0
 8017742:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8017746:	fa23 f000 	lsr.w	r0, r3, r0
 801774a:	ea48 0000 	orr.w	r0, r8, r0
 801774e:	f7e8 fef1 	bl	8000534 <__aeabi_ui2d>
 8017752:	2301      	movs	r3, #1
 8017754:	4682      	mov	sl, r0
 8017756:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 801775a:	3d01      	subs	r5, #1
 801775c:	9313      	str	r3, [sp, #76]	; 0x4c
 801775e:	e772      	b.n	8017646 <_dtoa_r+0xf6>
 8017760:	9b00      	ldr	r3, [sp, #0]
 8017762:	f1c0 0020 	rsb	r0, r0, #32
 8017766:	fa03 f000 	lsl.w	r0, r3, r0
 801776a:	e7f0      	b.n	801774e <_dtoa_r+0x1fe>
 801776c:	2301      	movs	r3, #1
 801776e:	e7b1      	b.n	80176d4 <_dtoa_r+0x184>
 8017770:	900f      	str	r0, [sp, #60]	; 0x3c
 8017772:	e7b0      	b.n	80176d6 <_dtoa_r+0x186>
 8017774:	9b05      	ldr	r3, [sp, #20]
 8017776:	eba3 030a 	sub.w	r3, r3, sl
 801777a:	9305      	str	r3, [sp, #20]
 801777c:	f1ca 0300 	rsb	r3, sl, #0
 8017780:	9307      	str	r3, [sp, #28]
 8017782:	2300      	movs	r3, #0
 8017784:	930e      	str	r3, [sp, #56]	; 0x38
 8017786:	e7bb      	b.n	8017700 <_dtoa_r+0x1b0>
 8017788:	2301      	movs	r3, #1
 801778a:	930a      	str	r3, [sp, #40]	; 0x28
 801778c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801778e:	2b00      	cmp	r3, #0
 8017790:	dd59      	ble.n	8017846 <_dtoa_r+0x2f6>
 8017792:	9302      	str	r3, [sp, #8]
 8017794:	4699      	mov	r9, r3
 8017796:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8017798:	2200      	movs	r2, #0
 801779a:	6072      	str	r2, [r6, #4]
 801779c:	2204      	movs	r2, #4
 801779e:	f102 0014 	add.w	r0, r2, #20
 80177a2:	4298      	cmp	r0, r3
 80177a4:	6871      	ldr	r1, [r6, #4]
 80177a6:	d953      	bls.n	8017850 <_dtoa_r+0x300>
 80177a8:	4620      	mov	r0, r4
 80177aa:	f000 fff6 	bl	801879a <_Balloc>
 80177ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80177b0:	6030      	str	r0, [r6, #0]
 80177b2:	f1b9 0f0e 	cmp.w	r9, #14
 80177b6:	f8d3 b000 	ldr.w	fp, [r3]
 80177ba:	f200 80e6 	bhi.w	801798a <_dtoa_r+0x43a>
 80177be:	2d00      	cmp	r5, #0
 80177c0:	f000 80e3 	beq.w	801798a <_dtoa_r+0x43a>
 80177c4:	ed9d 7b00 	vldr	d7, [sp]
 80177c8:	f1ba 0f00 	cmp.w	sl, #0
 80177cc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80177d0:	dd74      	ble.n	80178bc <_dtoa_r+0x36c>
 80177d2:	4a2a      	ldr	r2, [pc, #168]	; (801787c <_dtoa_r+0x32c>)
 80177d4:	f00a 030f 	and.w	r3, sl, #15
 80177d8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80177dc:	ed93 7b00 	vldr	d7, [r3]
 80177e0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80177e4:	06f0      	lsls	r0, r6, #27
 80177e6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80177ea:	d565      	bpl.n	80178b8 <_dtoa_r+0x368>
 80177ec:	4b24      	ldr	r3, [pc, #144]	; (8017880 <_dtoa_r+0x330>)
 80177ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80177f2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80177f6:	f7e9 f841 	bl	800087c <__aeabi_ddiv>
 80177fa:	e9cd 0100 	strd	r0, r1, [sp]
 80177fe:	f006 060f 	and.w	r6, r6, #15
 8017802:	2503      	movs	r5, #3
 8017804:	4f1e      	ldr	r7, [pc, #120]	; (8017880 <_dtoa_r+0x330>)
 8017806:	e04c      	b.n	80178a2 <_dtoa_r+0x352>
 8017808:	2301      	movs	r3, #1
 801780a:	930a      	str	r3, [sp, #40]	; 0x28
 801780c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801780e:	4453      	add	r3, sl
 8017810:	f103 0901 	add.w	r9, r3, #1
 8017814:	9302      	str	r3, [sp, #8]
 8017816:	464b      	mov	r3, r9
 8017818:	2b01      	cmp	r3, #1
 801781a:	bfb8      	it	lt
 801781c:	2301      	movlt	r3, #1
 801781e:	e7ba      	b.n	8017796 <_dtoa_r+0x246>
 8017820:	2300      	movs	r3, #0
 8017822:	e7b2      	b.n	801778a <_dtoa_r+0x23a>
 8017824:	2300      	movs	r3, #0
 8017826:	e7f0      	b.n	801780a <_dtoa_r+0x2ba>
 8017828:	2501      	movs	r5, #1
 801782a:	2300      	movs	r3, #0
 801782c:	9306      	str	r3, [sp, #24]
 801782e:	950a      	str	r5, [sp, #40]	; 0x28
 8017830:	f04f 33ff 	mov.w	r3, #4294967295
 8017834:	9302      	str	r3, [sp, #8]
 8017836:	4699      	mov	r9, r3
 8017838:	2200      	movs	r2, #0
 801783a:	2312      	movs	r3, #18
 801783c:	920b      	str	r2, [sp, #44]	; 0x2c
 801783e:	e7aa      	b.n	8017796 <_dtoa_r+0x246>
 8017840:	2301      	movs	r3, #1
 8017842:	930a      	str	r3, [sp, #40]	; 0x28
 8017844:	e7f4      	b.n	8017830 <_dtoa_r+0x2e0>
 8017846:	2301      	movs	r3, #1
 8017848:	9302      	str	r3, [sp, #8]
 801784a:	4699      	mov	r9, r3
 801784c:	461a      	mov	r2, r3
 801784e:	e7f5      	b.n	801783c <_dtoa_r+0x2ec>
 8017850:	3101      	adds	r1, #1
 8017852:	6071      	str	r1, [r6, #4]
 8017854:	0052      	lsls	r2, r2, #1
 8017856:	e7a2      	b.n	801779e <_dtoa_r+0x24e>
 8017858:	636f4361 	.word	0x636f4361
 801785c:	3fd287a7 	.word	0x3fd287a7
 8017860:	8b60c8b3 	.word	0x8b60c8b3
 8017864:	3fc68a28 	.word	0x3fc68a28
 8017868:	509f79fb 	.word	0x509f79fb
 801786c:	3fd34413 	.word	0x3fd34413
 8017870:	7ff00000 	.word	0x7ff00000
 8017874:	0801a53c 	.word	0x0801a53c
 8017878:	3ff80000 	.word	0x3ff80000
 801787c:	0801a440 	.word	0x0801a440
 8017880:	0801a418 	.word	0x0801a418
 8017884:	0801a409 	.word	0x0801a409
 8017888:	07f1      	lsls	r1, r6, #31
 801788a:	d508      	bpl.n	801789e <_dtoa_r+0x34e>
 801788c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017890:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017894:	f7e8 fec8 	bl	8000628 <__aeabi_dmul>
 8017898:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801789c:	3501      	adds	r5, #1
 801789e:	1076      	asrs	r6, r6, #1
 80178a0:	3708      	adds	r7, #8
 80178a2:	2e00      	cmp	r6, #0
 80178a4:	d1f0      	bne.n	8017888 <_dtoa_r+0x338>
 80178a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80178aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80178ae:	f7e8 ffe5 	bl	800087c <__aeabi_ddiv>
 80178b2:	e9cd 0100 	strd	r0, r1, [sp]
 80178b6:	e01a      	b.n	80178ee <_dtoa_r+0x39e>
 80178b8:	2502      	movs	r5, #2
 80178ba:	e7a3      	b.n	8017804 <_dtoa_r+0x2b4>
 80178bc:	f000 80a0 	beq.w	8017a00 <_dtoa_r+0x4b0>
 80178c0:	f1ca 0600 	rsb	r6, sl, #0
 80178c4:	4b9f      	ldr	r3, [pc, #636]	; (8017b44 <_dtoa_r+0x5f4>)
 80178c6:	4fa0      	ldr	r7, [pc, #640]	; (8017b48 <_dtoa_r+0x5f8>)
 80178c8:	f006 020f 	and.w	r2, r6, #15
 80178cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80178d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80178d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80178d8:	f7e8 fea6 	bl	8000628 <__aeabi_dmul>
 80178dc:	e9cd 0100 	strd	r0, r1, [sp]
 80178e0:	1136      	asrs	r6, r6, #4
 80178e2:	2300      	movs	r3, #0
 80178e4:	2502      	movs	r5, #2
 80178e6:	2e00      	cmp	r6, #0
 80178e8:	d17f      	bne.n	80179ea <_dtoa_r+0x49a>
 80178ea:	2b00      	cmp	r3, #0
 80178ec:	d1e1      	bne.n	80178b2 <_dtoa_r+0x362>
 80178ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80178f0:	2b00      	cmp	r3, #0
 80178f2:	f000 8087 	beq.w	8017a04 <_dtoa_r+0x4b4>
 80178f6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80178fa:	2200      	movs	r2, #0
 80178fc:	4b93      	ldr	r3, [pc, #588]	; (8017b4c <_dtoa_r+0x5fc>)
 80178fe:	4630      	mov	r0, r6
 8017900:	4639      	mov	r1, r7
 8017902:	f7e9 f903 	bl	8000b0c <__aeabi_dcmplt>
 8017906:	2800      	cmp	r0, #0
 8017908:	d07c      	beq.n	8017a04 <_dtoa_r+0x4b4>
 801790a:	f1b9 0f00 	cmp.w	r9, #0
 801790e:	d079      	beq.n	8017a04 <_dtoa_r+0x4b4>
 8017910:	9b02      	ldr	r3, [sp, #8]
 8017912:	2b00      	cmp	r3, #0
 8017914:	dd35      	ble.n	8017982 <_dtoa_r+0x432>
 8017916:	f10a 33ff 	add.w	r3, sl, #4294967295
 801791a:	9308      	str	r3, [sp, #32]
 801791c:	4639      	mov	r1, r7
 801791e:	2200      	movs	r2, #0
 8017920:	4b8b      	ldr	r3, [pc, #556]	; (8017b50 <_dtoa_r+0x600>)
 8017922:	4630      	mov	r0, r6
 8017924:	f7e8 fe80 	bl	8000628 <__aeabi_dmul>
 8017928:	e9cd 0100 	strd	r0, r1, [sp]
 801792c:	9f02      	ldr	r7, [sp, #8]
 801792e:	3501      	adds	r5, #1
 8017930:	4628      	mov	r0, r5
 8017932:	f7e8 fe0f 	bl	8000554 <__aeabi_i2d>
 8017936:	e9dd 2300 	ldrd	r2, r3, [sp]
 801793a:	f7e8 fe75 	bl	8000628 <__aeabi_dmul>
 801793e:	2200      	movs	r2, #0
 8017940:	4b84      	ldr	r3, [pc, #528]	; (8017b54 <_dtoa_r+0x604>)
 8017942:	f7e8 fcbb 	bl	80002bc <__adddf3>
 8017946:	4605      	mov	r5, r0
 8017948:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 801794c:	2f00      	cmp	r7, #0
 801794e:	d15d      	bne.n	8017a0c <_dtoa_r+0x4bc>
 8017950:	2200      	movs	r2, #0
 8017952:	4b81      	ldr	r3, [pc, #516]	; (8017b58 <_dtoa_r+0x608>)
 8017954:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017958:	f7e8 fcae 	bl	80002b8 <__aeabi_dsub>
 801795c:	462a      	mov	r2, r5
 801795e:	4633      	mov	r3, r6
 8017960:	e9cd 0100 	strd	r0, r1, [sp]
 8017964:	f7e9 f8f0 	bl	8000b48 <__aeabi_dcmpgt>
 8017968:	2800      	cmp	r0, #0
 801796a:	f040 8288 	bne.w	8017e7e <_dtoa_r+0x92e>
 801796e:	462a      	mov	r2, r5
 8017970:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8017974:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017978:	f7e9 f8c8 	bl	8000b0c <__aeabi_dcmplt>
 801797c:	2800      	cmp	r0, #0
 801797e:	f040 827c 	bne.w	8017e7a <_dtoa_r+0x92a>
 8017982:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8017986:	e9cd 2300 	strd	r2, r3, [sp]
 801798a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801798c:	2b00      	cmp	r3, #0
 801798e:	f2c0 8150 	blt.w	8017c32 <_dtoa_r+0x6e2>
 8017992:	f1ba 0f0e 	cmp.w	sl, #14
 8017996:	f300 814c 	bgt.w	8017c32 <_dtoa_r+0x6e2>
 801799a:	4b6a      	ldr	r3, [pc, #424]	; (8017b44 <_dtoa_r+0x5f4>)
 801799c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80179a0:	ed93 7b00 	vldr	d7, [r3]
 80179a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80179a6:	2b00      	cmp	r3, #0
 80179a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80179ac:	f280 80d8 	bge.w	8017b60 <_dtoa_r+0x610>
 80179b0:	f1b9 0f00 	cmp.w	r9, #0
 80179b4:	f300 80d4 	bgt.w	8017b60 <_dtoa_r+0x610>
 80179b8:	f040 825e 	bne.w	8017e78 <_dtoa_r+0x928>
 80179bc:	2200      	movs	r2, #0
 80179be:	4b66      	ldr	r3, [pc, #408]	; (8017b58 <_dtoa_r+0x608>)
 80179c0:	ec51 0b17 	vmov	r0, r1, d7
 80179c4:	f7e8 fe30 	bl	8000628 <__aeabi_dmul>
 80179c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80179cc:	f7e9 f8b2 	bl	8000b34 <__aeabi_dcmpge>
 80179d0:	464f      	mov	r7, r9
 80179d2:	464e      	mov	r6, r9
 80179d4:	2800      	cmp	r0, #0
 80179d6:	f040 8234 	bne.w	8017e42 <_dtoa_r+0x8f2>
 80179da:	2331      	movs	r3, #49	; 0x31
 80179dc:	f10b 0501 	add.w	r5, fp, #1
 80179e0:	f88b 3000 	strb.w	r3, [fp]
 80179e4:	f10a 0a01 	add.w	sl, sl, #1
 80179e8:	e22f      	b.n	8017e4a <_dtoa_r+0x8fa>
 80179ea:	07f2      	lsls	r2, r6, #31
 80179ec:	d505      	bpl.n	80179fa <_dtoa_r+0x4aa>
 80179ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80179f2:	f7e8 fe19 	bl	8000628 <__aeabi_dmul>
 80179f6:	3501      	adds	r5, #1
 80179f8:	2301      	movs	r3, #1
 80179fa:	1076      	asrs	r6, r6, #1
 80179fc:	3708      	adds	r7, #8
 80179fe:	e772      	b.n	80178e6 <_dtoa_r+0x396>
 8017a00:	2502      	movs	r5, #2
 8017a02:	e774      	b.n	80178ee <_dtoa_r+0x39e>
 8017a04:	f8cd a020 	str.w	sl, [sp, #32]
 8017a08:	464f      	mov	r7, r9
 8017a0a:	e791      	b.n	8017930 <_dtoa_r+0x3e0>
 8017a0c:	4b4d      	ldr	r3, [pc, #308]	; (8017b44 <_dtoa_r+0x5f4>)
 8017a0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8017a12:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8017a16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017a18:	2b00      	cmp	r3, #0
 8017a1a:	d047      	beq.n	8017aac <_dtoa_r+0x55c>
 8017a1c:	4602      	mov	r2, r0
 8017a1e:	460b      	mov	r3, r1
 8017a20:	2000      	movs	r0, #0
 8017a22:	494e      	ldr	r1, [pc, #312]	; (8017b5c <_dtoa_r+0x60c>)
 8017a24:	f7e8 ff2a 	bl	800087c <__aeabi_ddiv>
 8017a28:	462a      	mov	r2, r5
 8017a2a:	4633      	mov	r3, r6
 8017a2c:	f7e8 fc44 	bl	80002b8 <__aeabi_dsub>
 8017a30:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017a34:	465d      	mov	r5, fp
 8017a36:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017a3a:	f7e9 f8a5 	bl	8000b88 <__aeabi_d2iz>
 8017a3e:	4606      	mov	r6, r0
 8017a40:	f7e8 fd88 	bl	8000554 <__aeabi_i2d>
 8017a44:	4602      	mov	r2, r0
 8017a46:	460b      	mov	r3, r1
 8017a48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017a4c:	f7e8 fc34 	bl	80002b8 <__aeabi_dsub>
 8017a50:	3630      	adds	r6, #48	; 0x30
 8017a52:	f805 6b01 	strb.w	r6, [r5], #1
 8017a56:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017a5a:	e9cd 0100 	strd	r0, r1, [sp]
 8017a5e:	f7e9 f855 	bl	8000b0c <__aeabi_dcmplt>
 8017a62:	2800      	cmp	r0, #0
 8017a64:	d163      	bne.n	8017b2e <_dtoa_r+0x5de>
 8017a66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017a6a:	2000      	movs	r0, #0
 8017a6c:	4937      	ldr	r1, [pc, #220]	; (8017b4c <_dtoa_r+0x5fc>)
 8017a6e:	f7e8 fc23 	bl	80002b8 <__aeabi_dsub>
 8017a72:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017a76:	f7e9 f849 	bl	8000b0c <__aeabi_dcmplt>
 8017a7a:	2800      	cmp	r0, #0
 8017a7c:	f040 80b7 	bne.w	8017bee <_dtoa_r+0x69e>
 8017a80:	eba5 030b 	sub.w	r3, r5, fp
 8017a84:	429f      	cmp	r7, r3
 8017a86:	f77f af7c 	ble.w	8017982 <_dtoa_r+0x432>
 8017a8a:	2200      	movs	r2, #0
 8017a8c:	4b30      	ldr	r3, [pc, #192]	; (8017b50 <_dtoa_r+0x600>)
 8017a8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017a92:	f7e8 fdc9 	bl	8000628 <__aeabi_dmul>
 8017a96:	2200      	movs	r2, #0
 8017a98:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017a9c:	4b2c      	ldr	r3, [pc, #176]	; (8017b50 <_dtoa_r+0x600>)
 8017a9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017aa2:	f7e8 fdc1 	bl	8000628 <__aeabi_dmul>
 8017aa6:	e9cd 0100 	strd	r0, r1, [sp]
 8017aaa:	e7c4      	b.n	8017a36 <_dtoa_r+0x4e6>
 8017aac:	462a      	mov	r2, r5
 8017aae:	4633      	mov	r3, r6
 8017ab0:	f7e8 fdba 	bl	8000628 <__aeabi_dmul>
 8017ab4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017ab8:	eb0b 0507 	add.w	r5, fp, r7
 8017abc:	465e      	mov	r6, fp
 8017abe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017ac2:	f7e9 f861 	bl	8000b88 <__aeabi_d2iz>
 8017ac6:	4607      	mov	r7, r0
 8017ac8:	f7e8 fd44 	bl	8000554 <__aeabi_i2d>
 8017acc:	3730      	adds	r7, #48	; 0x30
 8017ace:	4602      	mov	r2, r0
 8017ad0:	460b      	mov	r3, r1
 8017ad2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017ad6:	f7e8 fbef 	bl	80002b8 <__aeabi_dsub>
 8017ada:	f806 7b01 	strb.w	r7, [r6], #1
 8017ade:	42ae      	cmp	r6, r5
 8017ae0:	e9cd 0100 	strd	r0, r1, [sp]
 8017ae4:	f04f 0200 	mov.w	r2, #0
 8017ae8:	d126      	bne.n	8017b38 <_dtoa_r+0x5e8>
 8017aea:	4b1c      	ldr	r3, [pc, #112]	; (8017b5c <_dtoa_r+0x60c>)
 8017aec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017af0:	f7e8 fbe4 	bl	80002bc <__adddf3>
 8017af4:	4602      	mov	r2, r0
 8017af6:	460b      	mov	r3, r1
 8017af8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017afc:	f7e9 f824 	bl	8000b48 <__aeabi_dcmpgt>
 8017b00:	2800      	cmp	r0, #0
 8017b02:	d174      	bne.n	8017bee <_dtoa_r+0x69e>
 8017b04:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017b08:	2000      	movs	r0, #0
 8017b0a:	4914      	ldr	r1, [pc, #80]	; (8017b5c <_dtoa_r+0x60c>)
 8017b0c:	f7e8 fbd4 	bl	80002b8 <__aeabi_dsub>
 8017b10:	4602      	mov	r2, r0
 8017b12:	460b      	mov	r3, r1
 8017b14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017b18:	f7e8 fff8 	bl	8000b0c <__aeabi_dcmplt>
 8017b1c:	2800      	cmp	r0, #0
 8017b1e:	f43f af30 	beq.w	8017982 <_dtoa_r+0x432>
 8017b22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017b26:	2b30      	cmp	r3, #48	; 0x30
 8017b28:	f105 32ff 	add.w	r2, r5, #4294967295
 8017b2c:	d002      	beq.n	8017b34 <_dtoa_r+0x5e4>
 8017b2e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8017b32:	e04a      	b.n	8017bca <_dtoa_r+0x67a>
 8017b34:	4615      	mov	r5, r2
 8017b36:	e7f4      	b.n	8017b22 <_dtoa_r+0x5d2>
 8017b38:	4b05      	ldr	r3, [pc, #20]	; (8017b50 <_dtoa_r+0x600>)
 8017b3a:	f7e8 fd75 	bl	8000628 <__aeabi_dmul>
 8017b3e:	e9cd 0100 	strd	r0, r1, [sp]
 8017b42:	e7bc      	b.n	8017abe <_dtoa_r+0x56e>
 8017b44:	0801a440 	.word	0x0801a440
 8017b48:	0801a418 	.word	0x0801a418
 8017b4c:	3ff00000 	.word	0x3ff00000
 8017b50:	40240000 	.word	0x40240000
 8017b54:	401c0000 	.word	0x401c0000
 8017b58:	40140000 	.word	0x40140000
 8017b5c:	3fe00000 	.word	0x3fe00000
 8017b60:	e9dd 6700 	ldrd	r6, r7, [sp]
 8017b64:	465d      	mov	r5, fp
 8017b66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017b6a:	4630      	mov	r0, r6
 8017b6c:	4639      	mov	r1, r7
 8017b6e:	f7e8 fe85 	bl	800087c <__aeabi_ddiv>
 8017b72:	f7e9 f809 	bl	8000b88 <__aeabi_d2iz>
 8017b76:	4680      	mov	r8, r0
 8017b78:	f7e8 fcec 	bl	8000554 <__aeabi_i2d>
 8017b7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017b80:	f7e8 fd52 	bl	8000628 <__aeabi_dmul>
 8017b84:	4602      	mov	r2, r0
 8017b86:	460b      	mov	r3, r1
 8017b88:	4630      	mov	r0, r6
 8017b8a:	4639      	mov	r1, r7
 8017b8c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8017b90:	f7e8 fb92 	bl	80002b8 <__aeabi_dsub>
 8017b94:	f805 6b01 	strb.w	r6, [r5], #1
 8017b98:	eba5 060b 	sub.w	r6, r5, fp
 8017b9c:	45b1      	cmp	r9, r6
 8017b9e:	4602      	mov	r2, r0
 8017ba0:	460b      	mov	r3, r1
 8017ba2:	d139      	bne.n	8017c18 <_dtoa_r+0x6c8>
 8017ba4:	f7e8 fb8a 	bl	80002bc <__adddf3>
 8017ba8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017bac:	4606      	mov	r6, r0
 8017bae:	460f      	mov	r7, r1
 8017bb0:	f7e8 ffca 	bl	8000b48 <__aeabi_dcmpgt>
 8017bb4:	b9c8      	cbnz	r0, 8017bea <_dtoa_r+0x69a>
 8017bb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017bba:	4630      	mov	r0, r6
 8017bbc:	4639      	mov	r1, r7
 8017bbe:	f7e8 ff9b 	bl	8000af8 <__aeabi_dcmpeq>
 8017bc2:	b110      	cbz	r0, 8017bca <_dtoa_r+0x67a>
 8017bc4:	f018 0f01 	tst.w	r8, #1
 8017bc8:	d10f      	bne.n	8017bea <_dtoa_r+0x69a>
 8017bca:	9904      	ldr	r1, [sp, #16]
 8017bcc:	4620      	mov	r0, r4
 8017bce:	f000 fe18 	bl	8018802 <_Bfree>
 8017bd2:	2300      	movs	r3, #0
 8017bd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017bd6:	702b      	strb	r3, [r5, #0]
 8017bd8:	f10a 0301 	add.w	r3, sl, #1
 8017bdc:	6013      	str	r3, [r2, #0]
 8017bde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017be0:	2b00      	cmp	r3, #0
 8017be2:	f000 8241 	beq.w	8018068 <_dtoa_r+0xb18>
 8017be6:	601d      	str	r5, [r3, #0]
 8017be8:	e23e      	b.n	8018068 <_dtoa_r+0xb18>
 8017bea:	f8cd a020 	str.w	sl, [sp, #32]
 8017bee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8017bf2:	2a39      	cmp	r2, #57	; 0x39
 8017bf4:	f105 33ff 	add.w	r3, r5, #4294967295
 8017bf8:	d108      	bne.n	8017c0c <_dtoa_r+0x6bc>
 8017bfa:	459b      	cmp	fp, r3
 8017bfc:	d10a      	bne.n	8017c14 <_dtoa_r+0x6c4>
 8017bfe:	9b08      	ldr	r3, [sp, #32]
 8017c00:	3301      	adds	r3, #1
 8017c02:	9308      	str	r3, [sp, #32]
 8017c04:	2330      	movs	r3, #48	; 0x30
 8017c06:	f88b 3000 	strb.w	r3, [fp]
 8017c0a:	465b      	mov	r3, fp
 8017c0c:	781a      	ldrb	r2, [r3, #0]
 8017c0e:	3201      	adds	r2, #1
 8017c10:	701a      	strb	r2, [r3, #0]
 8017c12:	e78c      	b.n	8017b2e <_dtoa_r+0x5de>
 8017c14:	461d      	mov	r5, r3
 8017c16:	e7ea      	b.n	8017bee <_dtoa_r+0x69e>
 8017c18:	2200      	movs	r2, #0
 8017c1a:	4b9b      	ldr	r3, [pc, #620]	; (8017e88 <_dtoa_r+0x938>)
 8017c1c:	f7e8 fd04 	bl	8000628 <__aeabi_dmul>
 8017c20:	2200      	movs	r2, #0
 8017c22:	2300      	movs	r3, #0
 8017c24:	4606      	mov	r6, r0
 8017c26:	460f      	mov	r7, r1
 8017c28:	f7e8 ff66 	bl	8000af8 <__aeabi_dcmpeq>
 8017c2c:	2800      	cmp	r0, #0
 8017c2e:	d09a      	beq.n	8017b66 <_dtoa_r+0x616>
 8017c30:	e7cb      	b.n	8017bca <_dtoa_r+0x67a>
 8017c32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017c34:	2a00      	cmp	r2, #0
 8017c36:	f000 808b 	beq.w	8017d50 <_dtoa_r+0x800>
 8017c3a:	9a06      	ldr	r2, [sp, #24]
 8017c3c:	2a01      	cmp	r2, #1
 8017c3e:	dc6e      	bgt.n	8017d1e <_dtoa_r+0x7ce>
 8017c40:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8017c42:	2a00      	cmp	r2, #0
 8017c44:	d067      	beq.n	8017d16 <_dtoa_r+0x7c6>
 8017c46:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8017c4a:	9f07      	ldr	r7, [sp, #28]
 8017c4c:	9d05      	ldr	r5, [sp, #20]
 8017c4e:	9a05      	ldr	r2, [sp, #20]
 8017c50:	2101      	movs	r1, #1
 8017c52:	441a      	add	r2, r3
 8017c54:	4620      	mov	r0, r4
 8017c56:	9205      	str	r2, [sp, #20]
 8017c58:	4498      	add	r8, r3
 8017c5a:	f000 feb0 	bl	80189be <__i2b>
 8017c5e:	4606      	mov	r6, r0
 8017c60:	2d00      	cmp	r5, #0
 8017c62:	dd0c      	ble.n	8017c7e <_dtoa_r+0x72e>
 8017c64:	f1b8 0f00 	cmp.w	r8, #0
 8017c68:	dd09      	ble.n	8017c7e <_dtoa_r+0x72e>
 8017c6a:	4545      	cmp	r5, r8
 8017c6c:	9a05      	ldr	r2, [sp, #20]
 8017c6e:	462b      	mov	r3, r5
 8017c70:	bfa8      	it	ge
 8017c72:	4643      	movge	r3, r8
 8017c74:	1ad2      	subs	r2, r2, r3
 8017c76:	9205      	str	r2, [sp, #20]
 8017c78:	1aed      	subs	r5, r5, r3
 8017c7a:	eba8 0803 	sub.w	r8, r8, r3
 8017c7e:	9b07      	ldr	r3, [sp, #28]
 8017c80:	b1eb      	cbz	r3, 8017cbe <_dtoa_r+0x76e>
 8017c82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017c84:	2b00      	cmp	r3, #0
 8017c86:	d067      	beq.n	8017d58 <_dtoa_r+0x808>
 8017c88:	b18f      	cbz	r7, 8017cae <_dtoa_r+0x75e>
 8017c8a:	4631      	mov	r1, r6
 8017c8c:	463a      	mov	r2, r7
 8017c8e:	4620      	mov	r0, r4
 8017c90:	f000 ff34 	bl	8018afc <__pow5mult>
 8017c94:	9a04      	ldr	r2, [sp, #16]
 8017c96:	4601      	mov	r1, r0
 8017c98:	4606      	mov	r6, r0
 8017c9a:	4620      	mov	r0, r4
 8017c9c:	f000 fe98 	bl	80189d0 <__multiply>
 8017ca0:	9904      	ldr	r1, [sp, #16]
 8017ca2:	9008      	str	r0, [sp, #32]
 8017ca4:	4620      	mov	r0, r4
 8017ca6:	f000 fdac 	bl	8018802 <_Bfree>
 8017caa:	9b08      	ldr	r3, [sp, #32]
 8017cac:	9304      	str	r3, [sp, #16]
 8017cae:	9b07      	ldr	r3, [sp, #28]
 8017cb0:	1bda      	subs	r2, r3, r7
 8017cb2:	d004      	beq.n	8017cbe <_dtoa_r+0x76e>
 8017cb4:	9904      	ldr	r1, [sp, #16]
 8017cb6:	4620      	mov	r0, r4
 8017cb8:	f000 ff20 	bl	8018afc <__pow5mult>
 8017cbc:	9004      	str	r0, [sp, #16]
 8017cbe:	2101      	movs	r1, #1
 8017cc0:	4620      	mov	r0, r4
 8017cc2:	f000 fe7c 	bl	80189be <__i2b>
 8017cc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017cc8:	4607      	mov	r7, r0
 8017cca:	2b00      	cmp	r3, #0
 8017ccc:	f000 81d0 	beq.w	8018070 <_dtoa_r+0xb20>
 8017cd0:	461a      	mov	r2, r3
 8017cd2:	4601      	mov	r1, r0
 8017cd4:	4620      	mov	r0, r4
 8017cd6:	f000 ff11 	bl	8018afc <__pow5mult>
 8017cda:	9b06      	ldr	r3, [sp, #24]
 8017cdc:	2b01      	cmp	r3, #1
 8017cde:	4607      	mov	r7, r0
 8017ce0:	dc40      	bgt.n	8017d64 <_dtoa_r+0x814>
 8017ce2:	9b00      	ldr	r3, [sp, #0]
 8017ce4:	2b00      	cmp	r3, #0
 8017ce6:	d139      	bne.n	8017d5c <_dtoa_r+0x80c>
 8017ce8:	9b01      	ldr	r3, [sp, #4]
 8017cea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017cee:	2b00      	cmp	r3, #0
 8017cf0:	d136      	bne.n	8017d60 <_dtoa_r+0x810>
 8017cf2:	9b01      	ldr	r3, [sp, #4]
 8017cf4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8017cf8:	0d1b      	lsrs	r3, r3, #20
 8017cfa:	051b      	lsls	r3, r3, #20
 8017cfc:	b12b      	cbz	r3, 8017d0a <_dtoa_r+0x7ba>
 8017cfe:	9b05      	ldr	r3, [sp, #20]
 8017d00:	3301      	adds	r3, #1
 8017d02:	9305      	str	r3, [sp, #20]
 8017d04:	f108 0801 	add.w	r8, r8, #1
 8017d08:	2301      	movs	r3, #1
 8017d0a:	9307      	str	r3, [sp, #28]
 8017d0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017d0e:	2b00      	cmp	r3, #0
 8017d10:	d12a      	bne.n	8017d68 <_dtoa_r+0x818>
 8017d12:	2001      	movs	r0, #1
 8017d14:	e030      	b.n	8017d78 <_dtoa_r+0x828>
 8017d16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017d18:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8017d1c:	e795      	b.n	8017c4a <_dtoa_r+0x6fa>
 8017d1e:	9b07      	ldr	r3, [sp, #28]
 8017d20:	f109 37ff 	add.w	r7, r9, #4294967295
 8017d24:	42bb      	cmp	r3, r7
 8017d26:	bfbf      	itttt	lt
 8017d28:	9b07      	ldrlt	r3, [sp, #28]
 8017d2a:	9707      	strlt	r7, [sp, #28]
 8017d2c:	1afa      	sublt	r2, r7, r3
 8017d2e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8017d30:	bfbb      	ittet	lt
 8017d32:	189b      	addlt	r3, r3, r2
 8017d34:	930e      	strlt	r3, [sp, #56]	; 0x38
 8017d36:	1bdf      	subge	r7, r3, r7
 8017d38:	2700      	movlt	r7, #0
 8017d3a:	f1b9 0f00 	cmp.w	r9, #0
 8017d3e:	bfb5      	itete	lt
 8017d40:	9b05      	ldrlt	r3, [sp, #20]
 8017d42:	9d05      	ldrge	r5, [sp, #20]
 8017d44:	eba3 0509 	sublt.w	r5, r3, r9
 8017d48:	464b      	movge	r3, r9
 8017d4a:	bfb8      	it	lt
 8017d4c:	2300      	movlt	r3, #0
 8017d4e:	e77e      	b.n	8017c4e <_dtoa_r+0x6fe>
 8017d50:	9f07      	ldr	r7, [sp, #28]
 8017d52:	9d05      	ldr	r5, [sp, #20]
 8017d54:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8017d56:	e783      	b.n	8017c60 <_dtoa_r+0x710>
 8017d58:	9a07      	ldr	r2, [sp, #28]
 8017d5a:	e7ab      	b.n	8017cb4 <_dtoa_r+0x764>
 8017d5c:	2300      	movs	r3, #0
 8017d5e:	e7d4      	b.n	8017d0a <_dtoa_r+0x7ba>
 8017d60:	9b00      	ldr	r3, [sp, #0]
 8017d62:	e7d2      	b.n	8017d0a <_dtoa_r+0x7ba>
 8017d64:	2300      	movs	r3, #0
 8017d66:	9307      	str	r3, [sp, #28]
 8017d68:	693b      	ldr	r3, [r7, #16]
 8017d6a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8017d6e:	6918      	ldr	r0, [r3, #16]
 8017d70:	f000 fdd7 	bl	8018922 <__hi0bits>
 8017d74:	f1c0 0020 	rsb	r0, r0, #32
 8017d78:	4440      	add	r0, r8
 8017d7a:	f010 001f 	ands.w	r0, r0, #31
 8017d7e:	d047      	beq.n	8017e10 <_dtoa_r+0x8c0>
 8017d80:	f1c0 0320 	rsb	r3, r0, #32
 8017d84:	2b04      	cmp	r3, #4
 8017d86:	dd3b      	ble.n	8017e00 <_dtoa_r+0x8b0>
 8017d88:	9b05      	ldr	r3, [sp, #20]
 8017d8a:	f1c0 001c 	rsb	r0, r0, #28
 8017d8e:	4403      	add	r3, r0
 8017d90:	9305      	str	r3, [sp, #20]
 8017d92:	4405      	add	r5, r0
 8017d94:	4480      	add	r8, r0
 8017d96:	9b05      	ldr	r3, [sp, #20]
 8017d98:	2b00      	cmp	r3, #0
 8017d9a:	dd05      	ble.n	8017da8 <_dtoa_r+0x858>
 8017d9c:	461a      	mov	r2, r3
 8017d9e:	9904      	ldr	r1, [sp, #16]
 8017da0:	4620      	mov	r0, r4
 8017da2:	f000 fef9 	bl	8018b98 <__lshift>
 8017da6:	9004      	str	r0, [sp, #16]
 8017da8:	f1b8 0f00 	cmp.w	r8, #0
 8017dac:	dd05      	ble.n	8017dba <_dtoa_r+0x86a>
 8017dae:	4639      	mov	r1, r7
 8017db0:	4642      	mov	r2, r8
 8017db2:	4620      	mov	r0, r4
 8017db4:	f000 fef0 	bl	8018b98 <__lshift>
 8017db8:	4607      	mov	r7, r0
 8017dba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017dbc:	b353      	cbz	r3, 8017e14 <_dtoa_r+0x8c4>
 8017dbe:	4639      	mov	r1, r7
 8017dc0:	9804      	ldr	r0, [sp, #16]
 8017dc2:	f000 ff3d 	bl	8018c40 <__mcmp>
 8017dc6:	2800      	cmp	r0, #0
 8017dc8:	da24      	bge.n	8017e14 <_dtoa_r+0x8c4>
 8017dca:	2300      	movs	r3, #0
 8017dcc:	220a      	movs	r2, #10
 8017dce:	9904      	ldr	r1, [sp, #16]
 8017dd0:	4620      	mov	r0, r4
 8017dd2:	f000 fd2d 	bl	8018830 <__multadd>
 8017dd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017dd8:	9004      	str	r0, [sp, #16]
 8017dda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017dde:	2b00      	cmp	r3, #0
 8017de0:	f000 814d 	beq.w	801807e <_dtoa_r+0xb2e>
 8017de4:	2300      	movs	r3, #0
 8017de6:	4631      	mov	r1, r6
 8017de8:	220a      	movs	r2, #10
 8017dea:	4620      	mov	r0, r4
 8017dec:	f000 fd20 	bl	8018830 <__multadd>
 8017df0:	9b02      	ldr	r3, [sp, #8]
 8017df2:	2b00      	cmp	r3, #0
 8017df4:	4606      	mov	r6, r0
 8017df6:	dc4f      	bgt.n	8017e98 <_dtoa_r+0x948>
 8017df8:	9b06      	ldr	r3, [sp, #24]
 8017dfa:	2b02      	cmp	r3, #2
 8017dfc:	dd4c      	ble.n	8017e98 <_dtoa_r+0x948>
 8017dfe:	e011      	b.n	8017e24 <_dtoa_r+0x8d4>
 8017e00:	d0c9      	beq.n	8017d96 <_dtoa_r+0x846>
 8017e02:	9a05      	ldr	r2, [sp, #20]
 8017e04:	331c      	adds	r3, #28
 8017e06:	441a      	add	r2, r3
 8017e08:	9205      	str	r2, [sp, #20]
 8017e0a:	441d      	add	r5, r3
 8017e0c:	4498      	add	r8, r3
 8017e0e:	e7c2      	b.n	8017d96 <_dtoa_r+0x846>
 8017e10:	4603      	mov	r3, r0
 8017e12:	e7f6      	b.n	8017e02 <_dtoa_r+0x8b2>
 8017e14:	f1b9 0f00 	cmp.w	r9, #0
 8017e18:	dc38      	bgt.n	8017e8c <_dtoa_r+0x93c>
 8017e1a:	9b06      	ldr	r3, [sp, #24]
 8017e1c:	2b02      	cmp	r3, #2
 8017e1e:	dd35      	ble.n	8017e8c <_dtoa_r+0x93c>
 8017e20:	f8cd 9008 	str.w	r9, [sp, #8]
 8017e24:	9b02      	ldr	r3, [sp, #8]
 8017e26:	b963      	cbnz	r3, 8017e42 <_dtoa_r+0x8f2>
 8017e28:	4639      	mov	r1, r7
 8017e2a:	2205      	movs	r2, #5
 8017e2c:	4620      	mov	r0, r4
 8017e2e:	f000 fcff 	bl	8018830 <__multadd>
 8017e32:	4601      	mov	r1, r0
 8017e34:	4607      	mov	r7, r0
 8017e36:	9804      	ldr	r0, [sp, #16]
 8017e38:	f000 ff02 	bl	8018c40 <__mcmp>
 8017e3c:	2800      	cmp	r0, #0
 8017e3e:	f73f adcc 	bgt.w	80179da <_dtoa_r+0x48a>
 8017e42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017e44:	465d      	mov	r5, fp
 8017e46:	ea6f 0a03 	mvn.w	sl, r3
 8017e4a:	f04f 0900 	mov.w	r9, #0
 8017e4e:	4639      	mov	r1, r7
 8017e50:	4620      	mov	r0, r4
 8017e52:	f000 fcd6 	bl	8018802 <_Bfree>
 8017e56:	2e00      	cmp	r6, #0
 8017e58:	f43f aeb7 	beq.w	8017bca <_dtoa_r+0x67a>
 8017e5c:	f1b9 0f00 	cmp.w	r9, #0
 8017e60:	d005      	beq.n	8017e6e <_dtoa_r+0x91e>
 8017e62:	45b1      	cmp	r9, r6
 8017e64:	d003      	beq.n	8017e6e <_dtoa_r+0x91e>
 8017e66:	4649      	mov	r1, r9
 8017e68:	4620      	mov	r0, r4
 8017e6a:	f000 fcca 	bl	8018802 <_Bfree>
 8017e6e:	4631      	mov	r1, r6
 8017e70:	4620      	mov	r0, r4
 8017e72:	f000 fcc6 	bl	8018802 <_Bfree>
 8017e76:	e6a8      	b.n	8017bca <_dtoa_r+0x67a>
 8017e78:	2700      	movs	r7, #0
 8017e7a:	463e      	mov	r6, r7
 8017e7c:	e7e1      	b.n	8017e42 <_dtoa_r+0x8f2>
 8017e7e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8017e82:	463e      	mov	r6, r7
 8017e84:	e5a9      	b.n	80179da <_dtoa_r+0x48a>
 8017e86:	bf00      	nop
 8017e88:	40240000 	.word	0x40240000
 8017e8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017e8e:	f8cd 9008 	str.w	r9, [sp, #8]
 8017e92:	2b00      	cmp	r3, #0
 8017e94:	f000 80fa 	beq.w	801808c <_dtoa_r+0xb3c>
 8017e98:	2d00      	cmp	r5, #0
 8017e9a:	dd05      	ble.n	8017ea8 <_dtoa_r+0x958>
 8017e9c:	4631      	mov	r1, r6
 8017e9e:	462a      	mov	r2, r5
 8017ea0:	4620      	mov	r0, r4
 8017ea2:	f000 fe79 	bl	8018b98 <__lshift>
 8017ea6:	4606      	mov	r6, r0
 8017ea8:	9b07      	ldr	r3, [sp, #28]
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	d04c      	beq.n	8017f48 <_dtoa_r+0x9f8>
 8017eae:	6871      	ldr	r1, [r6, #4]
 8017eb0:	4620      	mov	r0, r4
 8017eb2:	f000 fc72 	bl	801879a <_Balloc>
 8017eb6:	6932      	ldr	r2, [r6, #16]
 8017eb8:	3202      	adds	r2, #2
 8017eba:	4605      	mov	r5, r0
 8017ebc:	0092      	lsls	r2, r2, #2
 8017ebe:	f106 010c 	add.w	r1, r6, #12
 8017ec2:	300c      	adds	r0, #12
 8017ec4:	f000 fc5e 	bl	8018784 <memcpy>
 8017ec8:	2201      	movs	r2, #1
 8017eca:	4629      	mov	r1, r5
 8017ecc:	4620      	mov	r0, r4
 8017ece:	f000 fe63 	bl	8018b98 <__lshift>
 8017ed2:	9b00      	ldr	r3, [sp, #0]
 8017ed4:	f8cd b014 	str.w	fp, [sp, #20]
 8017ed8:	f003 0301 	and.w	r3, r3, #1
 8017edc:	46b1      	mov	r9, r6
 8017ede:	9307      	str	r3, [sp, #28]
 8017ee0:	4606      	mov	r6, r0
 8017ee2:	4639      	mov	r1, r7
 8017ee4:	9804      	ldr	r0, [sp, #16]
 8017ee6:	f7ff faa5 	bl	8017434 <quorem>
 8017eea:	4649      	mov	r1, r9
 8017eec:	4605      	mov	r5, r0
 8017eee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8017ef2:	9804      	ldr	r0, [sp, #16]
 8017ef4:	f000 fea4 	bl	8018c40 <__mcmp>
 8017ef8:	4632      	mov	r2, r6
 8017efa:	9000      	str	r0, [sp, #0]
 8017efc:	4639      	mov	r1, r7
 8017efe:	4620      	mov	r0, r4
 8017f00:	f000 feb8 	bl	8018c74 <__mdiff>
 8017f04:	68c3      	ldr	r3, [r0, #12]
 8017f06:	4602      	mov	r2, r0
 8017f08:	bb03      	cbnz	r3, 8017f4c <_dtoa_r+0x9fc>
 8017f0a:	4601      	mov	r1, r0
 8017f0c:	9008      	str	r0, [sp, #32]
 8017f0e:	9804      	ldr	r0, [sp, #16]
 8017f10:	f000 fe96 	bl	8018c40 <__mcmp>
 8017f14:	9a08      	ldr	r2, [sp, #32]
 8017f16:	4603      	mov	r3, r0
 8017f18:	4611      	mov	r1, r2
 8017f1a:	4620      	mov	r0, r4
 8017f1c:	9308      	str	r3, [sp, #32]
 8017f1e:	f000 fc70 	bl	8018802 <_Bfree>
 8017f22:	9b08      	ldr	r3, [sp, #32]
 8017f24:	b9a3      	cbnz	r3, 8017f50 <_dtoa_r+0xa00>
 8017f26:	9a06      	ldr	r2, [sp, #24]
 8017f28:	b992      	cbnz	r2, 8017f50 <_dtoa_r+0xa00>
 8017f2a:	9a07      	ldr	r2, [sp, #28]
 8017f2c:	b982      	cbnz	r2, 8017f50 <_dtoa_r+0xa00>
 8017f2e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017f32:	d029      	beq.n	8017f88 <_dtoa_r+0xa38>
 8017f34:	9b00      	ldr	r3, [sp, #0]
 8017f36:	2b00      	cmp	r3, #0
 8017f38:	dd01      	ble.n	8017f3e <_dtoa_r+0x9ee>
 8017f3a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8017f3e:	9b05      	ldr	r3, [sp, #20]
 8017f40:	1c5d      	adds	r5, r3, #1
 8017f42:	f883 8000 	strb.w	r8, [r3]
 8017f46:	e782      	b.n	8017e4e <_dtoa_r+0x8fe>
 8017f48:	4630      	mov	r0, r6
 8017f4a:	e7c2      	b.n	8017ed2 <_dtoa_r+0x982>
 8017f4c:	2301      	movs	r3, #1
 8017f4e:	e7e3      	b.n	8017f18 <_dtoa_r+0x9c8>
 8017f50:	9a00      	ldr	r2, [sp, #0]
 8017f52:	2a00      	cmp	r2, #0
 8017f54:	db04      	blt.n	8017f60 <_dtoa_r+0xa10>
 8017f56:	d125      	bne.n	8017fa4 <_dtoa_r+0xa54>
 8017f58:	9a06      	ldr	r2, [sp, #24]
 8017f5a:	bb1a      	cbnz	r2, 8017fa4 <_dtoa_r+0xa54>
 8017f5c:	9a07      	ldr	r2, [sp, #28]
 8017f5e:	bb0a      	cbnz	r2, 8017fa4 <_dtoa_r+0xa54>
 8017f60:	2b00      	cmp	r3, #0
 8017f62:	ddec      	ble.n	8017f3e <_dtoa_r+0x9ee>
 8017f64:	2201      	movs	r2, #1
 8017f66:	9904      	ldr	r1, [sp, #16]
 8017f68:	4620      	mov	r0, r4
 8017f6a:	f000 fe15 	bl	8018b98 <__lshift>
 8017f6e:	4639      	mov	r1, r7
 8017f70:	9004      	str	r0, [sp, #16]
 8017f72:	f000 fe65 	bl	8018c40 <__mcmp>
 8017f76:	2800      	cmp	r0, #0
 8017f78:	dc03      	bgt.n	8017f82 <_dtoa_r+0xa32>
 8017f7a:	d1e0      	bne.n	8017f3e <_dtoa_r+0x9ee>
 8017f7c:	f018 0f01 	tst.w	r8, #1
 8017f80:	d0dd      	beq.n	8017f3e <_dtoa_r+0x9ee>
 8017f82:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017f86:	d1d8      	bne.n	8017f3a <_dtoa_r+0x9ea>
 8017f88:	9b05      	ldr	r3, [sp, #20]
 8017f8a:	9a05      	ldr	r2, [sp, #20]
 8017f8c:	1c5d      	adds	r5, r3, #1
 8017f8e:	2339      	movs	r3, #57	; 0x39
 8017f90:	7013      	strb	r3, [r2, #0]
 8017f92:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017f96:	2b39      	cmp	r3, #57	; 0x39
 8017f98:	f105 32ff 	add.w	r2, r5, #4294967295
 8017f9c:	d04f      	beq.n	801803e <_dtoa_r+0xaee>
 8017f9e:	3301      	adds	r3, #1
 8017fa0:	7013      	strb	r3, [r2, #0]
 8017fa2:	e754      	b.n	8017e4e <_dtoa_r+0x8fe>
 8017fa4:	9a05      	ldr	r2, [sp, #20]
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	f102 0501 	add.w	r5, r2, #1
 8017fac:	dd06      	ble.n	8017fbc <_dtoa_r+0xa6c>
 8017fae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017fb2:	d0e9      	beq.n	8017f88 <_dtoa_r+0xa38>
 8017fb4:	f108 0801 	add.w	r8, r8, #1
 8017fb8:	9b05      	ldr	r3, [sp, #20]
 8017fba:	e7c2      	b.n	8017f42 <_dtoa_r+0x9f2>
 8017fbc:	9a02      	ldr	r2, [sp, #8]
 8017fbe:	f805 8c01 	strb.w	r8, [r5, #-1]
 8017fc2:	eba5 030b 	sub.w	r3, r5, fp
 8017fc6:	4293      	cmp	r3, r2
 8017fc8:	d021      	beq.n	801800e <_dtoa_r+0xabe>
 8017fca:	2300      	movs	r3, #0
 8017fcc:	220a      	movs	r2, #10
 8017fce:	9904      	ldr	r1, [sp, #16]
 8017fd0:	4620      	mov	r0, r4
 8017fd2:	f000 fc2d 	bl	8018830 <__multadd>
 8017fd6:	45b1      	cmp	r9, r6
 8017fd8:	9004      	str	r0, [sp, #16]
 8017fda:	f04f 0300 	mov.w	r3, #0
 8017fde:	f04f 020a 	mov.w	r2, #10
 8017fe2:	4649      	mov	r1, r9
 8017fe4:	4620      	mov	r0, r4
 8017fe6:	d105      	bne.n	8017ff4 <_dtoa_r+0xaa4>
 8017fe8:	f000 fc22 	bl	8018830 <__multadd>
 8017fec:	4681      	mov	r9, r0
 8017fee:	4606      	mov	r6, r0
 8017ff0:	9505      	str	r5, [sp, #20]
 8017ff2:	e776      	b.n	8017ee2 <_dtoa_r+0x992>
 8017ff4:	f000 fc1c 	bl	8018830 <__multadd>
 8017ff8:	4631      	mov	r1, r6
 8017ffa:	4681      	mov	r9, r0
 8017ffc:	2300      	movs	r3, #0
 8017ffe:	220a      	movs	r2, #10
 8018000:	4620      	mov	r0, r4
 8018002:	f000 fc15 	bl	8018830 <__multadd>
 8018006:	4606      	mov	r6, r0
 8018008:	e7f2      	b.n	8017ff0 <_dtoa_r+0xaa0>
 801800a:	f04f 0900 	mov.w	r9, #0
 801800e:	2201      	movs	r2, #1
 8018010:	9904      	ldr	r1, [sp, #16]
 8018012:	4620      	mov	r0, r4
 8018014:	f000 fdc0 	bl	8018b98 <__lshift>
 8018018:	4639      	mov	r1, r7
 801801a:	9004      	str	r0, [sp, #16]
 801801c:	f000 fe10 	bl	8018c40 <__mcmp>
 8018020:	2800      	cmp	r0, #0
 8018022:	dcb6      	bgt.n	8017f92 <_dtoa_r+0xa42>
 8018024:	d102      	bne.n	801802c <_dtoa_r+0xadc>
 8018026:	f018 0f01 	tst.w	r8, #1
 801802a:	d1b2      	bne.n	8017f92 <_dtoa_r+0xa42>
 801802c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8018030:	2b30      	cmp	r3, #48	; 0x30
 8018032:	f105 32ff 	add.w	r2, r5, #4294967295
 8018036:	f47f af0a 	bne.w	8017e4e <_dtoa_r+0x8fe>
 801803a:	4615      	mov	r5, r2
 801803c:	e7f6      	b.n	801802c <_dtoa_r+0xadc>
 801803e:	4593      	cmp	fp, r2
 8018040:	d105      	bne.n	801804e <_dtoa_r+0xafe>
 8018042:	2331      	movs	r3, #49	; 0x31
 8018044:	f10a 0a01 	add.w	sl, sl, #1
 8018048:	f88b 3000 	strb.w	r3, [fp]
 801804c:	e6ff      	b.n	8017e4e <_dtoa_r+0x8fe>
 801804e:	4615      	mov	r5, r2
 8018050:	e79f      	b.n	8017f92 <_dtoa_r+0xa42>
 8018052:	f8df b064 	ldr.w	fp, [pc, #100]	; 80180b8 <_dtoa_r+0xb68>
 8018056:	e007      	b.n	8018068 <_dtoa_r+0xb18>
 8018058:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801805a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80180bc <_dtoa_r+0xb6c>
 801805e:	b11b      	cbz	r3, 8018068 <_dtoa_r+0xb18>
 8018060:	f10b 0308 	add.w	r3, fp, #8
 8018064:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8018066:	6013      	str	r3, [r2, #0]
 8018068:	4658      	mov	r0, fp
 801806a:	b017      	add	sp, #92	; 0x5c
 801806c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018070:	9b06      	ldr	r3, [sp, #24]
 8018072:	2b01      	cmp	r3, #1
 8018074:	f77f ae35 	ble.w	8017ce2 <_dtoa_r+0x792>
 8018078:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801807a:	9307      	str	r3, [sp, #28]
 801807c:	e649      	b.n	8017d12 <_dtoa_r+0x7c2>
 801807e:	9b02      	ldr	r3, [sp, #8]
 8018080:	2b00      	cmp	r3, #0
 8018082:	dc03      	bgt.n	801808c <_dtoa_r+0xb3c>
 8018084:	9b06      	ldr	r3, [sp, #24]
 8018086:	2b02      	cmp	r3, #2
 8018088:	f73f aecc 	bgt.w	8017e24 <_dtoa_r+0x8d4>
 801808c:	465d      	mov	r5, fp
 801808e:	4639      	mov	r1, r7
 8018090:	9804      	ldr	r0, [sp, #16]
 8018092:	f7ff f9cf 	bl	8017434 <quorem>
 8018096:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801809a:	f805 8b01 	strb.w	r8, [r5], #1
 801809e:	9a02      	ldr	r2, [sp, #8]
 80180a0:	eba5 030b 	sub.w	r3, r5, fp
 80180a4:	429a      	cmp	r2, r3
 80180a6:	ddb0      	ble.n	801800a <_dtoa_r+0xaba>
 80180a8:	2300      	movs	r3, #0
 80180aa:	220a      	movs	r2, #10
 80180ac:	9904      	ldr	r1, [sp, #16]
 80180ae:	4620      	mov	r0, r4
 80180b0:	f000 fbbe 	bl	8018830 <__multadd>
 80180b4:	9004      	str	r0, [sp, #16]
 80180b6:	e7ea      	b.n	801808e <_dtoa_r+0xb3e>
 80180b8:	0801a53b 	.word	0x0801a53b
 80180bc:	0801a400 	.word	0x0801a400

080180c0 <rshift>:
 80180c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80180c2:	6906      	ldr	r6, [r0, #16]
 80180c4:	114b      	asrs	r3, r1, #5
 80180c6:	429e      	cmp	r6, r3
 80180c8:	f100 0414 	add.w	r4, r0, #20
 80180cc:	dd30      	ble.n	8018130 <rshift+0x70>
 80180ce:	f011 011f 	ands.w	r1, r1, #31
 80180d2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80180d6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80180da:	d108      	bne.n	80180ee <rshift+0x2e>
 80180dc:	4621      	mov	r1, r4
 80180de:	42b2      	cmp	r2, r6
 80180e0:	460b      	mov	r3, r1
 80180e2:	d211      	bcs.n	8018108 <rshift+0x48>
 80180e4:	f852 3b04 	ldr.w	r3, [r2], #4
 80180e8:	f841 3b04 	str.w	r3, [r1], #4
 80180ec:	e7f7      	b.n	80180de <rshift+0x1e>
 80180ee:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80180f2:	f1c1 0c20 	rsb	ip, r1, #32
 80180f6:	40cd      	lsrs	r5, r1
 80180f8:	3204      	adds	r2, #4
 80180fa:	4623      	mov	r3, r4
 80180fc:	42b2      	cmp	r2, r6
 80180fe:	4617      	mov	r7, r2
 8018100:	d30c      	bcc.n	801811c <rshift+0x5c>
 8018102:	601d      	str	r5, [r3, #0]
 8018104:	b105      	cbz	r5, 8018108 <rshift+0x48>
 8018106:	3304      	adds	r3, #4
 8018108:	1b1a      	subs	r2, r3, r4
 801810a:	42a3      	cmp	r3, r4
 801810c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8018110:	bf08      	it	eq
 8018112:	2300      	moveq	r3, #0
 8018114:	6102      	str	r2, [r0, #16]
 8018116:	bf08      	it	eq
 8018118:	6143      	streq	r3, [r0, #20]
 801811a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801811c:	683f      	ldr	r7, [r7, #0]
 801811e:	fa07 f70c 	lsl.w	r7, r7, ip
 8018122:	433d      	orrs	r5, r7
 8018124:	f843 5b04 	str.w	r5, [r3], #4
 8018128:	f852 5b04 	ldr.w	r5, [r2], #4
 801812c:	40cd      	lsrs	r5, r1
 801812e:	e7e5      	b.n	80180fc <rshift+0x3c>
 8018130:	4623      	mov	r3, r4
 8018132:	e7e9      	b.n	8018108 <rshift+0x48>

08018134 <__hexdig_fun>:
 8018134:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8018138:	2b09      	cmp	r3, #9
 801813a:	d802      	bhi.n	8018142 <__hexdig_fun+0xe>
 801813c:	3820      	subs	r0, #32
 801813e:	b2c0      	uxtb	r0, r0
 8018140:	4770      	bx	lr
 8018142:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8018146:	2b05      	cmp	r3, #5
 8018148:	d801      	bhi.n	801814e <__hexdig_fun+0x1a>
 801814a:	3847      	subs	r0, #71	; 0x47
 801814c:	e7f7      	b.n	801813e <__hexdig_fun+0xa>
 801814e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8018152:	2b05      	cmp	r3, #5
 8018154:	d801      	bhi.n	801815a <__hexdig_fun+0x26>
 8018156:	3827      	subs	r0, #39	; 0x27
 8018158:	e7f1      	b.n	801813e <__hexdig_fun+0xa>
 801815a:	2000      	movs	r0, #0
 801815c:	4770      	bx	lr

0801815e <__gethex>:
 801815e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018162:	b08b      	sub	sp, #44	; 0x2c
 8018164:	468a      	mov	sl, r1
 8018166:	9002      	str	r0, [sp, #8]
 8018168:	9816      	ldr	r0, [sp, #88]	; 0x58
 801816a:	9306      	str	r3, [sp, #24]
 801816c:	4690      	mov	r8, r2
 801816e:	f000 fadf 	bl	8018730 <__localeconv_l>
 8018172:	6803      	ldr	r3, [r0, #0]
 8018174:	9303      	str	r3, [sp, #12]
 8018176:	4618      	mov	r0, r3
 8018178:	f7e8 f842 	bl	8000200 <strlen>
 801817c:	9b03      	ldr	r3, [sp, #12]
 801817e:	9001      	str	r0, [sp, #4]
 8018180:	4403      	add	r3, r0
 8018182:	f04f 0b00 	mov.w	fp, #0
 8018186:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801818a:	9307      	str	r3, [sp, #28]
 801818c:	f8da 3000 	ldr.w	r3, [sl]
 8018190:	3302      	adds	r3, #2
 8018192:	461f      	mov	r7, r3
 8018194:	f813 0b01 	ldrb.w	r0, [r3], #1
 8018198:	2830      	cmp	r0, #48	; 0x30
 801819a:	d06c      	beq.n	8018276 <__gethex+0x118>
 801819c:	f7ff ffca 	bl	8018134 <__hexdig_fun>
 80181a0:	4604      	mov	r4, r0
 80181a2:	2800      	cmp	r0, #0
 80181a4:	d16a      	bne.n	801827c <__gethex+0x11e>
 80181a6:	9a01      	ldr	r2, [sp, #4]
 80181a8:	9903      	ldr	r1, [sp, #12]
 80181aa:	4638      	mov	r0, r7
 80181ac:	f001 fc40 	bl	8019a30 <strncmp>
 80181b0:	2800      	cmp	r0, #0
 80181b2:	d166      	bne.n	8018282 <__gethex+0x124>
 80181b4:	9b01      	ldr	r3, [sp, #4]
 80181b6:	5cf8      	ldrb	r0, [r7, r3]
 80181b8:	18fe      	adds	r6, r7, r3
 80181ba:	f7ff ffbb 	bl	8018134 <__hexdig_fun>
 80181be:	2800      	cmp	r0, #0
 80181c0:	d062      	beq.n	8018288 <__gethex+0x12a>
 80181c2:	4633      	mov	r3, r6
 80181c4:	7818      	ldrb	r0, [r3, #0]
 80181c6:	2830      	cmp	r0, #48	; 0x30
 80181c8:	461f      	mov	r7, r3
 80181ca:	f103 0301 	add.w	r3, r3, #1
 80181ce:	d0f9      	beq.n	80181c4 <__gethex+0x66>
 80181d0:	f7ff ffb0 	bl	8018134 <__hexdig_fun>
 80181d4:	fab0 f580 	clz	r5, r0
 80181d8:	096d      	lsrs	r5, r5, #5
 80181da:	4634      	mov	r4, r6
 80181dc:	f04f 0b01 	mov.w	fp, #1
 80181e0:	463a      	mov	r2, r7
 80181e2:	4616      	mov	r6, r2
 80181e4:	3201      	adds	r2, #1
 80181e6:	7830      	ldrb	r0, [r6, #0]
 80181e8:	f7ff ffa4 	bl	8018134 <__hexdig_fun>
 80181ec:	2800      	cmp	r0, #0
 80181ee:	d1f8      	bne.n	80181e2 <__gethex+0x84>
 80181f0:	9a01      	ldr	r2, [sp, #4]
 80181f2:	9903      	ldr	r1, [sp, #12]
 80181f4:	4630      	mov	r0, r6
 80181f6:	f001 fc1b 	bl	8019a30 <strncmp>
 80181fa:	b950      	cbnz	r0, 8018212 <__gethex+0xb4>
 80181fc:	b954      	cbnz	r4, 8018214 <__gethex+0xb6>
 80181fe:	9b01      	ldr	r3, [sp, #4]
 8018200:	18f4      	adds	r4, r6, r3
 8018202:	4622      	mov	r2, r4
 8018204:	4616      	mov	r6, r2
 8018206:	3201      	adds	r2, #1
 8018208:	7830      	ldrb	r0, [r6, #0]
 801820a:	f7ff ff93 	bl	8018134 <__hexdig_fun>
 801820e:	2800      	cmp	r0, #0
 8018210:	d1f8      	bne.n	8018204 <__gethex+0xa6>
 8018212:	b10c      	cbz	r4, 8018218 <__gethex+0xba>
 8018214:	1ba4      	subs	r4, r4, r6
 8018216:	00a4      	lsls	r4, r4, #2
 8018218:	7833      	ldrb	r3, [r6, #0]
 801821a:	2b50      	cmp	r3, #80	; 0x50
 801821c:	d001      	beq.n	8018222 <__gethex+0xc4>
 801821e:	2b70      	cmp	r3, #112	; 0x70
 8018220:	d140      	bne.n	80182a4 <__gethex+0x146>
 8018222:	7873      	ldrb	r3, [r6, #1]
 8018224:	2b2b      	cmp	r3, #43	; 0x2b
 8018226:	d031      	beq.n	801828c <__gethex+0x12e>
 8018228:	2b2d      	cmp	r3, #45	; 0x2d
 801822a:	d033      	beq.n	8018294 <__gethex+0x136>
 801822c:	1c71      	adds	r1, r6, #1
 801822e:	f04f 0900 	mov.w	r9, #0
 8018232:	7808      	ldrb	r0, [r1, #0]
 8018234:	f7ff ff7e 	bl	8018134 <__hexdig_fun>
 8018238:	1e43      	subs	r3, r0, #1
 801823a:	b2db      	uxtb	r3, r3
 801823c:	2b18      	cmp	r3, #24
 801823e:	d831      	bhi.n	80182a4 <__gethex+0x146>
 8018240:	f1a0 0210 	sub.w	r2, r0, #16
 8018244:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018248:	f7ff ff74 	bl	8018134 <__hexdig_fun>
 801824c:	1e43      	subs	r3, r0, #1
 801824e:	b2db      	uxtb	r3, r3
 8018250:	2b18      	cmp	r3, #24
 8018252:	d922      	bls.n	801829a <__gethex+0x13c>
 8018254:	f1b9 0f00 	cmp.w	r9, #0
 8018258:	d000      	beq.n	801825c <__gethex+0xfe>
 801825a:	4252      	negs	r2, r2
 801825c:	4414      	add	r4, r2
 801825e:	f8ca 1000 	str.w	r1, [sl]
 8018262:	b30d      	cbz	r5, 80182a8 <__gethex+0x14a>
 8018264:	f1bb 0f00 	cmp.w	fp, #0
 8018268:	bf0c      	ite	eq
 801826a:	2706      	moveq	r7, #6
 801826c:	2700      	movne	r7, #0
 801826e:	4638      	mov	r0, r7
 8018270:	b00b      	add	sp, #44	; 0x2c
 8018272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018276:	f10b 0b01 	add.w	fp, fp, #1
 801827a:	e78a      	b.n	8018192 <__gethex+0x34>
 801827c:	2500      	movs	r5, #0
 801827e:	462c      	mov	r4, r5
 8018280:	e7ae      	b.n	80181e0 <__gethex+0x82>
 8018282:	463e      	mov	r6, r7
 8018284:	2501      	movs	r5, #1
 8018286:	e7c7      	b.n	8018218 <__gethex+0xba>
 8018288:	4604      	mov	r4, r0
 801828a:	e7fb      	b.n	8018284 <__gethex+0x126>
 801828c:	f04f 0900 	mov.w	r9, #0
 8018290:	1cb1      	adds	r1, r6, #2
 8018292:	e7ce      	b.n	8018232 <__gethex+0xd4>
 8018294:	f04f 0901 	mov.w	r9, #1
 8018298:	e7fa      	b.n	8018290 <__gethex+0x132>
 801829a:	230a      	movs	r3, #10
 801829c:	fb03 0202 	mla	r2, r3, r2, r0
 80182a0:	3a10      	subs	r2, #16
 80182a2:	e7cf      	b.n	8018244 <__gethex+0xe6>
 80182a4:	4631      	mov	r1, r6
 80182a6:	e7da      	b.n	801825e <__gethex+0x100>
 80182a8:	1bf3      	subs	r3, r6, r7
 80182aa:	3b01      	subs	r3, #1
 80182ac:	4629      	mov	r1, r5
 80182ae:	2b07      	cmp	r3, #7
 80182b0:	dc49      	bgt.n	8018346 <__gethex+0x1e8>
 80182b2:	9802      	ldr	r0, [sp, #8]
 80182b4:	f000 fa71 	bl	801879a <_Balloc>
 80182b8:	9b01      	ldr	r3, [sp, #4]
 80182ba:	f100 0914 	add.w	r9, r0, #20
 80182be:	f04f 0b00 	mov.w	fp, #0
 80182c2:	f1c3 0301 	rsb	r3, r3, #1
 80182c6:	4605      	mov	r5, r0
 80182c8:	f8cd 9010 	str.w	r9, [sp, #16]
 80182cc:	46da      	mov	sl, fp
 80182ce:	9308      	str	r3, [sp, #32]
 80182d0:	42b7      	cmp	r7, r6
 80182d2:	d33b      	bcc.n	801834c <__gethex+0x1ee>
 80182d4:	9804      	ldr	r0, [sp, #16]
 80182d6:	f840 ab04 	str.w	sl, [r0], #4
 80182da:	eba0 0009 	sub.w	r0, r0, r9
 80182de:	1080      	asrs	r0, r0, #2
 80182e0:	6128      	str	r0, [r5, #16]
 80182e2:	0147      	lsls	r7, r0, #5
 80182e4:	4650      	mov	r0, sl
 80182e6:	f000 fb1c 	bl	8018922 <__hi0bits>
 80182ea:	f8d8 6000 	ldr.w	r6, [r8]
 80182ee:	1a3f      	subs	r7, r7, r0
 80182f0:	42b7      	cmp	r7, r6
 80182f2:	dd64      	ble.n	80183be <__gethex+0x260>
 80182f4:	1bbf      	subs	r7, r7, r6
 80182f6:	4639      	mov	r1, r7
 80182f8:	4628      	mov	r0, r5
 80182fa:	f000 fe2b 	bl	8018f54 <__any_on>
 80182fe:	4682      	mov	sl, r0
 8018300:	b178      	cbz	r0, 8018322 <__gethex+0x1c4>
 8018302:	1e7b      	subs	r3, r7, #1
 8018304:	1159      	asrs	r1, r3, #5
 8018306:	f003 021f 	and.w	r2, r3, #31
 801830a:	f04f 0a01 	mov.w	sl, #1
 801830e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8018312:	fa0a f202 	lsl.w	r2, sl, r2
 8018316:	420a      	tst	r2, r1
 8018318:	d003      	beq.n	8018322 <__gethex+0x1c4>
 801831a:	4553      	cmp	r3, sl
 801831c:	dc46      	bgt.n	80183ac <__gethex+0x24e>
 801831e:	f04f 0a02 	mov.w	sl, #2
 8018322:	4639      	mov	r1, r7
 8018324:	4628      	mov	r0, r5
 8018326:	f7ff fecb 	bl	80180c0 <rshift>
 801832a:	443c      	add	r4, r7
 801832c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018330:	42a3      	cmp	r3, r4
 8018332:	da52      	bge.n	80183da <__gethex+0x27c>
 8018334:	4629      	mov	r1, r5
 8018336:	9802      	ldr	r0, [sp, #8]
 8018338:	f000 fa63 	bl	8018802 <_Bfree>
 801833c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801833e:	2300      	movs	r3, #0
 8018340:	6013      	str	r3, [r2, #0]
 8018342:	27a3      	movs	r7, #163	; 0xa3
 8018344:	e793      	b.n	801826e <__gethex+0x110>
 8018346:	3101      	adds	r1, #1
 8018348:	105b      	asrs	r3, r3, #1
 801834a:	e7b0      	b.n	80182ae <__gethex+0x150>
 801834c:	1e73      	subs	r3, r6, #1
 801834e:	9305      	str	r3, [sp, #20]
 8018350:	9a07      	ldr	r2, [sp, #28]
 8018352:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8018356:	4293      	cmp	r3, r2
 8018358:	d018      	beq.n	801838c <__gethex+0x22e>
 801835a:	f1bb 0f20 	cmp.w	fp, #32
 801835e:	d107      	bne.n	8018370 <__gethex+0x212>
 8018360:	9b04      	ldr	r3, [sp, #16]
 8018362:	f8c3 a000 	str.w	sl, [r3]
 8018366:	3304      	adds	r3, #4
 8018368:	f04f 0a00 	mov.w	sl, #0
 801836c:	9304      	str	r3, [sp, #16]
 801836e:	46d3      	mov	fp, sl
 8018370:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8018374:	f7ff fede 	bl	8018134 <__hexdig_fun>
 8018378:	f000 000f 	and.w	r0, r0, #15
 801837c:	fa00 f00b 	lsl.w	r0, r0, fp
 8018380:	ea4a 0a00 	orr.w	sl, sl, r0
 8018384:	f10b 0b04 	add.w	fp, fp, #4
 8018388:	9b05      	ldr	r3, [sp, #20]
 801838a:	e00d      	b.n	80183a8 <__gethex+0x24a>
 801838c:	9b05      	ldr	r3, [sp, #20]
 801838e:	9a08      	ldr	r2, [sp, #32]
 8018390:	4413      	add	r3, r2
 8018392:	42bb      	cmp	r3, r7
 8018394:	d3e1      	bcc.n	801835a <__gethex+0x1fc>
 8018396:	4618      	mov	r0, r3
 8018398:	9a01      	ldr	r2, [sp, #4]
 801839a:	9903      	ldr	r1, [sp, #12]
 801839c:	9309      	str	r3, [sp, #36]	; 0x24
 801839e:	f001 fb47 	bl	8019a30 <strncmp>
 80183a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80183a4:	2800      	cmp	r0, #0
 80183a6:	d1d8      	bne.n	801835a <__gethex+0x1fc>
 80183a8:	461e      	mov	r6, r3
 80183aa:	e791      	b.n	80182d0 <__gethex+0x172>
 80183ac:	1eb9      	subs	r1, r7, #2
 80183ae:	4628      	mov	r0, r5
 80183b0:	f000 fdd0 	bl	8018f54 <__any_on>
 80183b4:	2800      	cmp	r0, #0
 80183b6:	d0b2      	beq.n	801831e <__gethex+0x1c0>
 80183b8:	f04f 0a03 	mov.w	sl, #3
 80183bc:	e7b1      	b.n	8018322 <__gethex+0x1c4>
 80183be:	da09      	bge.n	80183d4 <__gethex+0x276>
 80183c0:	1bf7      	subs	r7, r6, r7
 80183c2:	4629      	mov	r1, r5
 80183c4:	463a      	mov	r2, r7
 80183c6:	9802      	ldr	r0, [sp, #8]
 80183c8:	f000 fbe6 	bl	8018b98 <__lshift>
 80183cc:	1be4      	subs	r4, r4, r7
 80183ce:	4605      	mov	r5, r0
 80183d0:	f100 0914 	add.w	r9, r0, #20
 80183d4:	f04f 0a00 	mov.w	sl, #0
 80183d8:	e7a8      	b.n	801832c <__gethex+0x1ce>
 80183da:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80183de:	42a0      	cmp	r0, r4
 80183e0:	dd6a      	ble.n	80184b8 <__gethex+0x35a>
 80183e2:	1b04      	subs	r4, r0, r4
 80183e4:	42a6      	cmp	r6, r4
 80183e6:	dc2e      	bgt.n	8018446 <__gethex+0x2e8>
 80183e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80183ec:	2b02      	cmp	r3, #2
 80183ee:	d022      	beq.n	8018436 <__gethex+0x2d8>
 80183f0:	2b03      	cmp	r3, #3
 80183f2:	d024      	beq.n	801843e <__gethex+0x2e0>
 80183f4:	2b01      	cmp	r3, #1
 80183f6:	d115      	bne.n	8018424 <__gethex+0x2c6>
 80183f8:	42a6      	cmp	r6, r4
 80183fa:	d113      	bne.n	8018424 <__gethex+0x2c6>
 80183fc:	2e01      	cmp	r6, #1
 80183fe:	dc0b      	bgt.n	8018418 <__gethex+0x2ba>
 8018400:	9a06      	ldr	r2, [sp, #24]
 8018402:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018406:	6013      	str	r3, [r2, #0]
 8018408:	2301      	movs	r3, #1
 801840a:	612b      	str	r3, [r5, #16]
 801840c:	f8c9 3000 	str.w	r3, [r9]
 8018410:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018412:	2762      	movs	r7, #98	; 0x62
 8018414:	601d      	str	r5, [r3, #0]
 8018416:	e72a      	b.n	801826e <__gethex+0x110>
 8018418:	1e71      	subs	r1, r6, #1
 801841a:	4628      	mov	r0, r5
 801841c:	f000 fd9a 	bl	8018f54 <__any_on>
 8018420:	2800      	cmp	r0, #0
 8018422:	d1ed      	bne.n	8018400 <__gethex+0x2a2>
 8018424:	4629      	mov	r1, r5
 8018426:	9802      	ldr	r0, [sp, #8]
 8018428:	f000 f9eb 	bl	8018802 <_Bfree>
 801842c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801842e:	2300      	movs	r3, #0
 8018430:	6013      	str	r3, [r2, #0]
 8018432:	2750      	movs	r7, #80	; 0x50
 8018434:	e71b      	b.n	801826e <__gethex+0x110>
 8018436:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018438:	2b00      	cmp	r3, #0
 801843a:	d0e1      	beq.n	8018400 <__gethex+0x2a2>
 801843c:	e7f2      	b.n	8018424 <__gethex+0x2c6>
 801843e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018440:	2b00      	cmp	r3, #0
 8018442:	d1dd      	bne.n	8018400 <__gethex+0x2a2>
 8018444:	e7ee      	b.n	8018424 <__gethex+0x2c6>
 8018446:	1e67      	subs	r7, r4, #1
 8018448:	f1ba 0f00 	cmp.w	sl, #0
 801844c:	d131      	bne.n	80184b2 <__gethex+0x354>
 801844e:	b127      	cbz	r7, 801845a <__gethex+0x2fc>
 8018450:	4639      	mov	r1, r7
 8018452:	4628      	mov	r0, r5
 8018454:	f000 fd7e 	bl	8018f54 <__any_on>
 8018458:	4682      	mov	sl, r0
 801845a:	117a      	asrs	r2, r7, #5
 801845c:	2301      	movs	r3, #1
 801845e:	f007 071f 	and.w	r7, r7, #31
 8018462:	fa03 f707 	lsl.w	r7, r3, r7
 8018466:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801846a:	4621      	mov	r1, r4
 801846c:	421f      	tst	r7, r3
 801846e:	4628      	mov	r0, r5
 8018470:	bf18      	it	ne
 8018472:	f04a 0a02 	orrne.w	sl, sl, #2
 8018476:	1b36      	subs	r6, r6, r4
 8018478:	f7ff fe22 	bl	80180c0 <rshift>
 801847c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8018480:	2702      	movs	r7, #2
 8018482:	f1ba 0f00 	cmp.w	sl, #0
 8018486:	d048      	beq.n	801851a <__gethex+0x3bc>
 8018488:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801848c:	2b02      	cmp	r3, #2
 801848e:	d015      	beq.n	80184bc <__gethex+0x35e>
 8018490:	2b03      	cmp	r3, #3
 8018492:	d017      	beq.n	80184c4 <__gethex+0x366>
 8018494:	2b01      	cmp	r3, #1
 8018496:	d109      	bne.n	80184ac <__gethex+0x34e>
 8018498:	f01a 0f02 	tst.w	sl, #2
 801849c:	d006      	beq.n	80184ac <__gethex+0x34e>
 801849e:	f8d9 3000 	ldr.w	r3, [r9]
 80184a2:	ea4a 0a03 	orr.w	sl, sl, r3
 80184a6:	f01a 0f01 	tst.w	sl, #1
 80184aa:	d10e      	bne.n	80184ca <__gethex+0x36c>
 80184ac:	f047 0710 	orr.w	r7, r7, #16
 80184b0:	e033      	b.n	801851a <__gethex+0x3bc>
 80184b2:	f04f 0a01 	mov.w	sl, #1
 80184b6:	e7d0      	b.n	801845a <__gethex+0x2fc>
 80184b8:	2701      	movs	r7, #1
 80184ba:	e7e2      	b.n	8018482 <__gethex+0x324>
 80184bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80184be:	f1c3 0301 	rsb	r3, r3, #1
 80184c2:	9315      	str	r3, [sp, #84]	; 0x54
 80184c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80184c6:	2b00      	cmp	r3, #0
 80184c8:	d0f0      	beq.n	80184ac <__gethex+0x34e>
 80184ca:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80184ce:	f105 0314 	add.w	r3, r5, #20
 80184d2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80184d6:	eb03 010a 	add.w	r1, r3, sl
 80184da:	f04f 0c00 	mov.w	ip, #0
 80184de:	4618      	mov	r0, r3
 80184e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80184e4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80184e8:	d01c      	beq.n	8018524 <__gethex+0x3c6>
 80184ea:	3201      	adds	r2, #1
 80184ec:	6002      	str	r2, [r0, #0]
 80184ee:	2f02      	cmp	r7, #2
 80184f0:	f105 0314 	add.w	r3, r5, #20
 80184f4:	d138      	bne.n	8018568 <__gethex+0x40a>
 80184f6:	f8d8 2000 	ldr.w	r2, [r8]
 80184fa:	3a01      	subs	r2, #1
 80184fc:	42b2      	cmp	r2, r6
 80184fe:	d10a      	bne.n	8018516 <__gethex+0x3b8>
 8018500:	1171      	asrs	r1, r6, #5
 8018502:	2201      	movs	r2, #1
 8018504:	f006 061f 	and.w	r6, r6, #31
 8018508:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801850c:	fa02 f606 	lsl.w	r6, r2, r6
 8018510:	421e      	tst	r6, r3
 8018512:	bf18      	it	ne
 8018514:	4617      	movne	r7, r2
 8018516:	f047 0720 	orr.w	r7, r7, #32
 801851a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801851c:	601d      	str	r5, [r3, #0]
 801851e:	9b06      	ldr	r3, [sp, #24]
 8018520:	601c      	str	r4, [r3, #0]
 8018522:	e6a4      	b.n	801826e <__gethex+0x110>
 8018524:	4299      	cmp	r1, r3
 8018526:	f843 cc04 	str.w	ip, [r3, #-4]
 801852a:	d8d8      	bhi.n	80184de <__gethex+0x380>
 801852c:	68ab      	ldr	r3, [r5, #8]
 801852e:	4599      	cmp	r9, r3
 8018530:	db12      	blt.n	8018558 <__gethex+0x3fa>
 8018532:	6869      	ldr	r1, [r5, #4]
 8018534:	9802      	ldr	r0, [sp, #8]
 8018536:	3101      	adds	r1, #1
 8018538:	f000 f92f 	bl	801879a <_Balloc>
 801853c:	692a      	ldr	r2, [r5, #16]
 801853e:	3202      	adds	r2, #2
 8018540:	f105 010c 	add.w	r1, r5, #12
 8018544:	4683      	mov	fp, r0
 8018546:	0092      	lsls	r2, r2, #2
 8018548:	300c      	adds	r0, #12
 801854a:	f000 f91b 	bl	8018784 <memcpy>
 801854e:	4629      	mov	r1, r5
 8018550:	9802      	ldr	r0, [sp, #8]
 8018552:	f000 f956 	bl	8018802 <_Bfree>
 8018556:	465d      	mov	r5, fp
 8018558:	692b      	ldr	r3, [r5, #16]
 801855a:	1c5a      	adds	r2, r3, #1
 801855c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8018560:	612a      	str	r2, [r5, #16]
 8018562:	2201      	movs	r2, #1
 8018564:	615a      	str	r2, [r3, #20]
 8018566:	e7c2      	b.n	80184ee <__gethex+0x390>
 8018568:	692a      	ldr	r2, [r5, #16]
 801856a:	454a      	cmp	r2, r9
 801856c:	dd0b      	ble.n	8018586 <__gethex+0x428>
 801856e:	2101      	movs	r1, #1
 8018570:	4628      	mov	r0, r5
 8018572:	f7ff fda5 	bl	80180c0 <rshift>
 8018576:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801857a:	3401      	adds	r4, #1
 801857c:	42a3      	cmp	r3, r4
 801857e:	f6ff aed9 	blt.w	8018334 <__gethex+0x1d6>
 8018582:	2701      	movs	r7, #1
 8018584:	e7c7      	b.n	8018516 <__gethex+0x3b8>
 8018586:	f016 061f 	ands.w	r6, r6, #31
 801858a:	d0fa      	beq.n	8018582 <__gethex+0x424>
 801858c:	449a      	add	sl, r3
 801858e:	f1c6 0620 	rsb	r6, r6, #32
 8018592:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8018596:	f000 f9c4 	bl	8018922 <__hi0bits>
 801859a:	42b0      	cmp	r0, r6
 801859c:	dbe7      	blt.n	801856e <__gethex+0x410>
 801859e:	e7f0      	b.n	8018582 <__gethex+0x424>

080185a0 <L_shift>:
 80185a0:	f1c2 0208 	rsb	r2, r2, #8
 80185a4:	0092      	lsls	r2, r2, #2
 80185a6:	b570      	push	{r4, r5, r6, lr}
 80185a8:	f1c2 0620 	rsb	r6, r2, #32
 80185ac:	6843      	ldr	r3, [r0, #4]
 80185ae:	6804      	ldr	r4, [r0, #0]
 80185b0:	fa03 f506 	lsl.w	r5, r3, r6
 80185b4:	432c      	orrs	r4, r5
 80185b6:	40d3      	lsrs	r3, r2
 80185b8:	6004      	str	r4, [r0, #0]
 80185ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80185be:	4288      	cmp	r0, r1
 80185c0:	d3f4      	bcc.n	80185ac <L_shift+0xc>
 80185c2:	bd70      	pop	{r4, r5, r6, pc}

080185c4 <__match>:
 80185c4:	b530      	push	{r4, r5, lr}
 80185c6:	6803      	ldr	r3, [r0, #0]
 80185c8:	3301      	adds	r3, #1
 80185ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80185ce:	b914      	cbnz	r4, 80185d6 <__match+0x12>
 80185d0:	6003      	str	r3, [r0, #0]
 80185d2:	2001      	movs	r0, #1
 80185d4:	bd30      	pop	{r4, r5, pc}
 80185d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80185da:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80185de:	2d19      	cmp	r5, #25
 80185e0:	bf98      	it	ls
 80185e2:	3220      	addls	r2, #32
 80185e4:	42a2      	cmp	r2, r4
 80185e6:	d0f0      	beq.n	80185ca <__match+0x6>
 80185e8:	2000      	movs	r0, #0
 80185ea:	e7f3      	b.n	80185d4 <__match+0x10>

080185ec <__hexnan>:
 80185ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185f0:	680b      	ldr	r3, [r1, #0]
 80185f2:	6801      	ldr	r1, [r0, #0]
 80185f4:	115f      	asrs	r7, r3, #5
 80185f6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80185fa:	f013 031f 	ands.w	r3, r3, #31
 80185fe:	b087      	sub	sp, #28
 8018600:	bf18      	it	ne
 8018602:	3704      	addne	r7, #4
 8018604:	2500      	movs	r5, #0
 8018606:	1f3e      	subs	r6, r7, #4
 8018608:	4682      	mov	sl, r0
 801860a:	4690      	mov	r8, r2
 801860c:	9301      	str	r3, [sp, #4]
 801860e:	f847 5c04 	str.w	r5, [r7, #-4]
 8018612:	46b1      	mov	r9, r6
 8018614:	4634      	mov	r4, r6
 8018616:	9502      	str	r5, [sp, #8]
 8018618:	46ab      	mov	fp, r5
 801861a:	784a      	ldrb	r2, [r1, #1]
 801861c:	1c4b      	adds	r3, r1, #1
 801861e:	9303      	str	r3, [sp, #12]
 8018620:	b342      	cbz	r2, 8018674 <__hexnan+0x88>
 8018622:	4610      	mov	r0, r2
 8018624:	9105      	str	r1, [sp, #20]
 8018626:	9204      	str	r2, [sp, #16]
 8018628:	f7ff fd84 	bl	8018134 <__hexdig_fun>
 801862c:	2800      	cmp	r0, #0
 801862e:	d143      	bne.n	80186b8 <__hexnan+0xcc>
 8018630:	9a04      	ldr	r2, [sp, #16]
 8018632:	9905      	ldr	r1, [sp, #20]
 8018634:	2a20      	cmp	r2, #32
 8018636:	d818      	bhi.n	801866a <__hexnan+0x7e>
 8018638:	9b02      	ldr	r3, [sp, #8]
 801863a:	459b      	cmp	fp, r3
 801863c:	dd13      	ble.n	8018666 <__hexnan+0x7a>
 801863e:	454c      	cmp	r4, r9
 8018640:	d206      	bcs.n	8018650 <__hexnan+0x64>
 8018642:	2d07      	cmp	r5, #7
 8018644:	dc04      	bgt.n	8018650 <__hexnan+0x64>
 8018646:	462a      	mov	r2, r5
 8018648:	4649      	mov	r1, r9
 801864a:	4620      	mov	r0, r4
 801864c:	f7ff ffa8 	bl	80185a0 <L_shift>
 8018650:	4544      	cmp	r4, r8
 8018652:	d944      	bls.n	80186de <__hexnan+0xf2>
 8018654:	2300      	movs	r3, #0
 8018656:	f1a4 0904 	sub.w	r9, r4, #4
 801865a:	f844 3c04 	str.w	r3, [r4, #-4]
 801865e:	f8cd b008 	str.w	fp, [sp, #8]
 8018662:	464c      	mov	r4, r9
 8018664:	461d      	mov	r5, r3
 8018666:	9903      	ldr	r1, [sp, #12]
 8018668:	e7d7      	b.n	801861a <__hexnan+0x2e>
 801866a:	2a29      	cmp	r2, #41	; 0x29
 801866c:	d14a      	bne.n	8018704 <__hexnan+0x118>
 801866e:	3102      	adds	r1, #2
 8018670:	f8ca 1000 	str.w	r1, [sl]
 8018674:	f1bb 0f00 	cmp.w	fp, #0
 8018678:	d044      	beq.n	8018704 <__hexnan+0x118>
 801867a:	454c      	cmp	r4, r9
 801867c:	d206      	bcs.n	801868c <__hexnan+0xa0>
 801867e:	2d07      	cmp	r5, #7
 8018680:	dc04      	bgt.n	801868c <__hexnan+0xa0>
 8018682:	462a      	mov	r2, r5
 8018684:	4649      	mov	r1, r9
 8018686:	4620      	mov	r0, r4
 8018688:	f7ff ff8a 	bl	80185a0 <L_shift>
 801868c:	4544      	cmp	r4, r8
 801868e:	d928      	bls.n	80186e2 <__hexnan+0xf6>
 8018690:	4643      	mov	r3, r8
 8018692:	f854 2b04 	ldr.w	r2, [r4], #4
 8018696:	f843 2b04 	str.w	r2, [r3], #4
 801869a:	42a6      	cmp	r6, r4
 801869c:	d2f9      	bcs.n	8018692 <__hexnan+0xa6>
 801869e:	2200      	movs	r2, #0
 80186a0:	f843 2b04 	str.w	r2, [r3], #4
 80186a4:	429e      	cmp	r6, r3
 80186a6:	d2fb      	bcs.n	80186a0 <__hexnan+0xb4>
 80186a8:	6833      	ldr	r3, [r6, #0]
 80186aa:	b91b      	cbnz	r3, 80186b4 <__hexnan+0xc8>
 80186ac:	4546      	cmp	r6, r8
 80186ae:	d127      	bne.n	8018700 <__hexnan+0x114>
 80186b0:	2301      	movs	r3, #1
 80186b2:	6033      	str	r3, [r6, #0]
 80186b4:	2005      	movs	r0, #5
 80186b6:	e026      	b.n	8018706 <__hexnan+0x11a>
 80186b8:	3501      	adds	r5, #1
 80186ba:	2d08      	cmp	r5, #8
 80186bc:	f10b 0b01 	add.w	fp, fp, #1
 80186c0:	dd06      	ble.n	80186d0 <__hexnan+0xe4>
 80186c2:	4544      	cmp	r4, r8
 80186c4:	d9cf      	bls.n	8018666 <__hexnan+0x7a>
 80186c6:	2300      	movs	r3, #0
 80186c8:	f844 3c04 	str.w	r3, [r4, #-4]
 80186cc:	2501      	movs	r5, #1
 80186ce:	3c04      	subs	r4, #4
 80186d0:	6822      	ldr	r2, [r4, #0]
 80186d2:	f000 000f 	and.w	r0, r0, #15
 80186d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80186da:	6020      	str	r0, [r4, #0]
 80186dc:	e7c3      	b.n	8018666 <__hexnan+0x7a>
 80186de:	2508      	movs	r5, #8
 80186e0:	e7c1      	b.n	8018666 <__hexnan+0x7a>
 80186e2:	9b01      	ldr	r3, [sp, #4]
 80186e4:	2b00      	cmp	r3, #0
 80186e6:	d0df      	beq.n	80186a8 <__hexnan+0xbc>
 80186e8:	f04f 32ff 	mov.w	r2, #4294967295
 80186ec:	f1c3 0320 	rsb	r3, r3, #32
 80186f0:	fa22 f303 	lsr.w	r3, r2, r3
 80186f4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80186f8:	401a      	ands	r2, r3
 80186fa:	f847 2c04 	str.w	r2, [r7, #-4]
 80186fe:	e7d3      	b.n	80186a8 <__hexnan+0xbc>
 8018700:	3e04      	subs	r6, #4
 8018702:	e7d1      	b.n	80186a8 <__hexnan+0xbc>
 8018704:	2004      	movs	r0, #4
 8018706:	b007      	add	sp, #28
 8018708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801870c <__locale_ctype_ptr_l>:
 801870c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8018710:	4770      	bx	lr
	...

08018714 <__locale_ctype_ptr>:
 8018714:	4b04      	ldr	r3, [pc, #16]	; (8018728 <__locale_ctype_ptr+0x14>)
 8018716:	4a05      	ldr	r2, [pc, #20]	; (801872c <__locale_ctype_ptr+0x18>)
 8018718:	681b      	ldr	r3, [r3, #0]
 801871a:	6a1b      	ldr	r3, [r3, #32]
 801871c:	2b00      	cmp	r3, #0
 801871e:	bf08      	it	eq
 8018720:	4613      	moveq	r3, r2
 8018722:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8018726:	4770      	bx	lr
 8018728:	2000000c 	.word	0x2000000c
 801872c:	20000070 	.word	0x20000070

08018730 <__localeconv_l>:
 8018730:	30f0      	adds	r0, #240	; 0xf0
 8018732:	4770      	bx	lr

08018734 <_localeconv_r>:
 8018734:	4b04      	ldr	r3, [pc, #16]	; (8018748 <_localeconv_r+0x14>)
 8018736:	681b      	ldr	r3, [r3, #0]
 8018738:	6a18      	ldr	r0, [r3, #32]
 801873a:	4b04      	ldr	r3, [pc, #16]	; (801874c <_localeconv_r+0x18>)
 801873c:	2800      	cmp	r0, #0
 801873e:	bf08      	it	eq
 8018740:	4618      	moveq	r0, r3
 8018742:	30f0      	adds	r0, #240	; 0xf0
 8018744:	4770      	bx	lr
 8018746:	bf00      	nop
 8018748:	2000000c 	.word	0x2000000c
 801874c:	20000070 	.word	0x20000070

08018750 <malloc>:
 8018750:	4b02      	ldr	r3, [pc, #8]	; (801875c <malloc+0xc>)
 8018752:	4601      	mov	r1, r0
 8018754:	6818      	ldr	r0, [r3, #0]
 8018756:	f000 bc7b 	b.w	8019050 <_malloc_r>
 801875a:	bf00      	nop
 801875c:	2000000c 	.word	0x2000000c

08018760 <__ascii_mbtowc>:
 8018760:	b082      	sub	sp, #8
 8018762:	b901      	cbnz	r1, 8018766 <__ascii_mbtowc+0x6>
 8018764:	a901      	add	r1, sp, #4
 8018766:	b142      	cbz	r2, 801877a <__ascii_mbtowc+0x1a>
 8018768:	b14b      	cbz	r3, 801877e <__ascii_mbtowc+0x1e>
 801876a:	7813      	ldrb	r3, [r2, #0]
 801876c:	600b      	str	r3, [r1, #0]
 801876e:	7812      	ldrb	r2, [r2, #0]
 8018770:	1c10      	adds	r0, r2, #0
 8018772:	bf18      	it	ne
 8018774:	2001      	movne	r0, #1
 8018776:	b002      	add	sp, #8
 8018778:	4770      	bx	lr
 801877a:	4610      	mov	r0, r2
 801877c:	e7fb      	b.n	8018776 <__ascii_mbtowc+0x16>
 801877e:	f06f 0001 	mvn.w	r0, #1
 8018782:	e7f8      	b.n	8018776 <__ascii_mbtowc+0x16>

08018784 <memcpy>:
 8018784:	b510      	push	{r4, lr}
 8018786:	1e43      	subs	r3, r0, #1
 8018788:	440a      	add	r2, r1
 801878a:	4291      	cmp	r1, r2
 801878c:	d100      	bne.n	8018790 <memcpy+0xc>
 801878e:	bd10      	pop	{r4, pc}
 8018790:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018794:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018798:	e7f7      	b.n	801878a <memcpy+0x6>

0801879a <_Balloc>:
 801879a:	b570      	push	{r4, r5, r6, lr}
 801879c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801879e:	4604      	mov	r4, r0
 80187a0:	460e      	mov	r6, r1
 80187a2:	b93d      	cbnz	r5, 80187b4 <_Balloc+0x1a>
 80187a4:	2010      	movs	r0, #16
 80187a6:	f7ff ffd3 	bl	8018750 <malloc>
 80187aa:	6260      	str	r0, [r4, #36]	; 0x24
 80187ac:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80187b0:	6005      	str	r5, [r0, #0]
 80187b2:	60c5      	str	r5, [r0, #12]
 80187b4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80187b6:	68eb      	ldr	r3, [r5, #12]
 80187b8:	b183      	cbz	r3, 80187dc <_Balloc+0x42>
 80187ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80187bc:	68db      	ldr	r3, [r3, #12]
 80187be:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80187c2:	b9b8      	cbnz	r0, 80187f4 <_Balloc+0x5a>
 80187c4:	2101      	movs	r1, #1
 80187c6:	fa01 f506 	lsl.w	r5, r1, r6
 80187ca:	1d6a      	adds	r2, r5, #5
 80187cc:	0092      	lsls	r2, r2, #2
 80187ce:	4620      	mov	r0, r4
 80187d0:	f000 fbe1 	bl	8018f96 <_calloc_r>
 80187d4:	b160      	cbz	r0, 80187f0 <_Balloc+0x56>
 80187d6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80187da:	e00e      	b.n	80187fa <_Balloc+0x60>
 80187dc:	2221      	movs	r2, #33	; 0x21
 80187de:	2104      	movs	r1, #4
 80187e0:	4620      	mov	r0, r4
 80187e2:	f000 fbd8 	bl	8018f96 <_calloc_r>
 80187e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80187e8:	60e8      	str	r0, [r5, #12]
 80187ea:	68db      	ldr	r3, [r3, #12]
 80187ec:	2b00      	cmp	r3, #0
 80187ee:	d1e4      	bne.n	80187ba <_Balloc+0x20>
 80187f0:	2000      	movs	r0, #0
 80187f2:	bd70      	pop	{r4, r5, r6, pc}
 80187f4:	6802      	ldr	r2, [r0, #0]
 80187f6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80187fa:	2300      	movs	r3, #0
 80187fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018800:	e7f7      	b.n	80187f2 <_Balloc+0x58>

08018802 <_Bfree>:
 8018802:	b570      	push	{r4, r5, r6, lr}
 8018804:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8018806:	4606      	mov	r6, r0
 8018808:	460d      	mov	r5, r1
 801880a:	b93c      	cbnz	r4, 801881c <_Bfree+0x1a>
 801880c:	2010      	movs	r0, #16
 801880e:	f7ff ff9f 	bl	8018750 <malloc>
 8018812:	6270      	str	r0, [r6, #36]	; 0x24
 8018814:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018818:	6004      	str	r4, [r0, #0]
 801881a:	60c4      	str	r4, [r0, #12]
 801881c:	b13d      	cbz	r5, 801882e <_Bfree+0x2c>
 801881e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8018820:	686a      	ldr	r2, [r5, #4]
 8018822:	68db      	ldr	r3, [r3, #12]
 8018824:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018828:	6029      	str	r1, [r5, #0]
 801882a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801882e:	bd70      	pop	{r4, r5, r6, pc}

08018830 <__multadd>:
 8018830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018834:	690d      	ldr	r5, [r1, #16]
 8018836:	461f      	mov	r7, r3
 8018838:	4606      	mov	r6, r0
 801883a:	460c      	mov	r4, r1
 801883c:	f101 0c14 	add.w	ip, r1, #20
 8018840:	2300      	movs	r3, #0
 8018842:	f8dc 0000 	ldr.w	r0, [ip]
 8018846:	b281      	uxth	r1, r0
 8018848:	fb02 7101 	mla	r1, r2, r1, r7
 801884c:	0c0f      	lsrs	r7, r1, #16
 801884e:	0c00      	lsrs	r0, r0, #16
 8018850:	fb02 7000 	mla	r0, r2, r0, r7
 8018854:	b289      	uxth	r1, r1
 8018856:	3301      	adds	r3, #1
 8018858:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801885c:	429d      	cmp	r5, r3
 801885e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8018862:	f84c 1b04 	str.w	r1, [ip], #4
 8018866:	dcec      	bgt.n	8018842 <__multadd+0x12>
 8018868:	b1d7      	cbz	r7, 80188a0 <__multadd+0x70>
 801886a:	68a3      	ldr	r3, [r4, #8]
 801886c:	42ab      	cmp	r3, r5
 801886e:	dc12      	bgt.n	8018896 <__multadd+0x66>
 8018870:	6861      	ldr	r1, [r4, #4]
 8018872:	4630      	mov	r0, r6
 8018874:	3101      	adds	r1, #1
 8018876:	f7ff ff90 	bl	801879a <_Balloc>
 801887a:	6922      	ldr	r2, [r4, #16]
 801887c:	3202      	adds	r2, #2
 801887e:	f104 010c 	add.w	r1, r4, #12
 8018882:	4680      	mov	r8, r0
 8018884:	0092      	lsls	r2, r2, #2
 8018886:	300c      	adds	r0, #12
 8018888:	f7ff ff7c 	bl	8018784 <memcpy>
 801888c:	4621      	mov	r1, r4
 801888e:	4630      	mov	r0, r6
 8018890:	f7ff ffb7 	bl	8018802 <_Bfree>
 8018894:	4644      	mov	r4, r8
 8018896:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801889a:	3501      	adds	r5, #1
 801889c:	615f      	str	r7, [r3, #20]
 801889e:	6125      	str	r5, [r4, #16]
 80188a0:	4620      	mov	r0, r4
 80188a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080188a6 <__s2b>:
 80188a6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80188aa:	460c      	mov	r4, r1
 80188ac:	4615      	mov	r5, r2
 80188ae:	461f      	mov	r7, r3
 80188b0:	2209      	movs	r2, #9
 80188b2:	3308      	adds	r3, #8
 80188b4:	4606      	mov	r6, r0
 80188b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80188ba:	2100      	movs	r1, #0
 80188bc:	2201      	movs	r2, #1
 80188be:	429a      	cmp	r2, r3
 80188c0:	db20      	blt.n	8018904 <__s2b+0x5e>
 80188c2:	4630      	mov	r0, r6
 80188c4:	f7ff ff69 	bl	801879a <_Balloc>
 80188c8:	9b08      	ldr	r3, [sp, #32]
 80188ca:	6143      	str	r3, [r0, #20]
 80188cc:	2d09      	cmp	r5, #9
 80188ce:	f04f 0301 	mov.w	r3, #1
 80188d2:	6103      	str	r3, [r0, #16]
 80188d4:	dd19      	ble.n	801890a <__s2b+0x64>
 80188d6:	f104 0809 	add.w	r8, r4, #9
 80188da:	46c1      	mov	r9, r8
 80188dc:	442c      	add	r4, r5
 80188de:	f819 3b01 	ldrb.w	r3, [r9], #1
 80188e2:	4601      	mov	r1, r0
 80188e4:	3b30      	subs	r3, #48	; 0x30
 80188e6:	220a      	movs	r2, #10
 80188e8:	4630      	mov	r0, r6
 80188ea:	f7ff ffa1 	bl	8018830 <__multadd>
 80188ee:	45a1      	cmp	r9, r4
 80188f0:	d1f5      	bne.n	80188de <__s2b+0x38>
 80188f2:	eb08 0405 	add.w	r4, r8, r5
 80188f6:	3c08      	subs	r4, #8
 80188f8:	1b2d      	subs	r5, r5, r4
 80188fa:	1963      	adds	r3, r4, r5
 80188fc:	42bb      	cmp	r3, r7
 80188fe:	db07      	blt.n	8018910 <__s2b+0x6a>
 8018900:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018904:	0052      	lsls	r2, r2, #1
 8018906:	3101      	adds	r1, #1
 8018908:	e7d9      	b.n	80188be <__s2b+0x18>
 801890a:	340a      	adds	r4, #10
 801890c:	2509      	movs	r5, #9
 801890e:	e7f3      	b.n	80188f8 <__s2b+0x52>
 8018910:	f814 3b01 	ldrb.w	r3, [r4], #1
 8018914:	4601      	mov	r1, r0
 8018916:	3b30      	subs	r3, #48	; 0x30
 8018918:	220a      	movs	r2, #10
 801891a:	4630      	mov	r0, r6
 801891c:	f7ff ff88 	bl	8018830 <__multadd>
 8018920:	e7eb      	b.n	80188fa <__s2b+0x54>

08018922 <__hi0bits>:
 8018922:	0c02      	lsrs	r2, r0, #16
 8018924:	0412      	lsls	r2, r2, #16
 8018926:	4603      	mov	r3, r0
 8018928:	b9b2      	cbnz	r2, 8018958 <__hi0bits+0x36>
 801892a:	0403      	lsls	r3, r0, #16
 801892c:	2010      	movs	r0, #16
 801892e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8018932:	bf04      	itt	eq
 8018934:	021b      	lsleq	r3, r3, #8
 8018936:	3008      	addeq	r0, #8
 8018938:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801893c:	bf04      	itt	eq
 801893e:	011b      	lsleq	r3, r3, #4
 8018940:	3004      	addeq	r0, #4
 8018942:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8018946:	bf04      	itt	eq
 8018948:	009b      	lsleq	r3, r3, #2
 801894a:	3002      	addeq	r0, #2
 801894c:	2b00      	cmp	r3, #0
 801894e:	db06      	blt.n	801895e <__hi0bits+0x3c>
 8018950:	005b      	lsls	r3, r3, #1
 8018952:	d503      	bpl.n	801895c <__hi0bits+0x3a>
 8018954:	3001      	adds	r0, #1
 8018956:	4770      	bx	lr
 8018958:	2000      	movs	r0, #0
 801895a:	e7e8      	b.n	801892e <__hi0bits+0xc>
 801895c:	2020      	movs	r0, #32
 801895e:	4770      	bx	lr

08018960 <__lo0bits>:
 8018960:	6803      	ldr	r3, [r0, #0]
 8018962:	f013 0207 	ands.w	r2, r3, #7
 8018966:	4601      	mov	r1, r0
 8018968:	d00b      	beq.n	8018982 <__lo0bits+0x22>
 801896a:	07da      	lsls	r2, r3, #31
 801896c:	d423      	bmi.n	80189b6 <__lo0bits+0x56>
 801896e:	0798      	lsls	r0, r3, #30
 8018970:	bf49      	itett	mi
 8018972:	085b      	lsrmi	r3, r3, #1
 8018974:	089b      	lsrpl	r3, r3, #2
 8018976:	2001      	movmi	r0, #1
 8018978:	600b      	strmi	r3, [r1, #0]
 801897a:	bf5c      	itt	pl
 801897c:	600b      	strpl	r3, [r1, #0]
 801897e:	2002      	movpl	r0, #2
 8018980:	4770      	bx	lr
 8018982:	b298      	uxth	r0, r3
 8018984:	b9a8      	cbnz	r0, 80189b2 <__lo0bits+0x52>
 8018986:	0c1b      	lsrs	r3, r3, #16
 8018988:	2010      	movs	r0, #16
 801898a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801898e:	bf04      	itt	eq
 8018990:	0a1b      	lsreq	r3, r3, #8
 8018992:	3008      	addeq	r0, #8
 8018994:	071a      	lsls	r2, r3, #28
 8018996:	bf04      	itt	eq
 8018998:	091b      	lsreq	r3, r3, #4
 801899a:	3004      	addeq	r0, #4
 801899c:	079a      	lsls	r2, r3, #30
 801899e:	bf04      	itt	eq
 80189a0:	089b      	lsreq	r3, r3, #2
 80189a2:	3002      	addeq	r0, #2
 80189a4:	07da      	lsls	r2, r3, #31
 80189a6:	d402      	bmi.n	80189ae <__lo0bits+0x4e>
 80189a8:	085b      	lsrs	r3, r3, #1
 80189aa:	d006      	beq.n	80189ba <__lo0bits+0x5a>
 80189ac:	3001      	adds	r0, #1
 80189ae:	600b      	str	r3, [r1, #0]
 80189b0:	4770      	bx	lr
 80189b2:	4610      	mov	r0, r2
 80189b4:	e7e9      	b.n	801898a <__lo0bits+0x2a>
 80189b6:	2000      	movs	r0, #0
 80189b8:	4770      	bx	lr
 80189ba:	2020      	movs	r0, #32
 80189bc:	4770      	bx	lr

080189be <__i2b>:
 80189be:	b510      	push	{r4, lr}
 80189c0:	460c      	mov	r4, r1
 80189c2:	2101      	movs	r1, #1
 80189c4:	f7ff fee9 	bl	801879a <_Balloc>
 80189c8:	2201      	movs	r2, #1
 80189ca:	6144      	str	r4, [r0, #20]
 80189cc:	6102      	str	r2, [r0, #16]
 80189ce:	bd10      	pop	{r4, pc}

080189d0 <__multiply>:
 80189d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80189d4:	4614      	mov	r4, r2
 80189d6:	690a      	ldr	r2, [r1, #16]
 80189d8:	6923      	ldr	r3, [r4, #16]
 80189da:	429a      	cmp	r2, r3
 80189dc:	bfb8      	it	lt
 80189de:	460b      	movlt	r3, r1
 80189e0:	4688      	mov	r8, r1
 80189e2:	bfbc      	itt	lt
 80189e4:	46a0      	movlt	r8, r4
 80189e6:	461c      	movlt	r4, r3
 80189e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80189ec:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80189f0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80189f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80189f8:	eb07 0609 	add.w	r6, r7, r9
 80189fc:	42b3      	cmp	r3, r6
 80189fe:	bfb8      	it	lt
 8018a00:	3101      	addlt	r1, #1
 8018a02:	f7ff feca 	bl	801879a <_Balloc>
 8018a06:	f100 0514 	add.w	r5, r0, #20
 8018a0a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8018a0e:	462b      	mov	r3, r5
 8018a10:	2200      	movs	r2, #0
 8018a12:	4573      	cmp	r3, lr
 8018a14:	d316      	bcc.n	8018a44 <__multiply+0x74>
 8018a16:	f104 0214 	add.w	r2, r4, #20
 8018a1a:	f108 0114 	add.w	r1, r8, #20
 8018a1e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8018a22:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8018a26:	9300      	str	r3, [sp, #0]
 8018a28:	9b00      	ldr	r3, [sp, #0]
 8018a2a:	9201      	str	r2, [sp, #4]
 8018a2c:	4293      	cmp	r3, r2
 8018a2e:	d80c      	bhi.n	8018a4a <__multiply+0x7a>
 8018a30:	2e00      	cmp	r6, #0
 8018a32:	dd03      	ble.n	8018a3c <__multiply+0x6c>
 8018a34:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8018a38:	2b00      	cmp	r3, #0
 8018a3a:	d05d      	beq.n	8018af8 <__multiply+0x128>
 8018a3c:	6106      	str	r6, [r0, #16]
 8018a3e:	b003      	add	sp, #12
 8018a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a44:	f843 2b04 	str.w	r2, [r3], #4
 8018a48:	e7e3      	b.n	8018a12 <__multiply+0x42>
 8018a4a:	f8b2 b000 	ldrh.w	fp, [r2]
 8018a4e:	f1bb 0f00 	cmp.w	fp, #0
 8018a52:	d023      	beq.n	8018a9c <__multiply+0xcc>
 8018a54:	4689      	mov	r9, r1
 8018a56:	46ac      	mov	ip, r5
 8018a58:	f04f 0800 	mov.w	r8, #0
 8018a5c:	f859 4b04 	ldr.w	r4, [r9], #4
 8018a60:	f8dc a000 	ldr.w	sl, [ip]
 8018a64:	b2a3      	uxth	r3, r4
 8018a66:	fa1f fa8a 	uxth.w	sl, sl
 8018a6a:	fb0b a303 	mla	r3, fp, r3, sl
 8018a6e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8018a72:	f8dc 4000 	ldr.w	r4, [ip]
 8018a76:	4443      	add	r3, r8
 8018a78:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8018a7c:	fb0b 840a 	mla	r4, fp, sl, r8
 8018a80:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8018a84:	46e2      	mov	sl, ip
 8018a86:	b29b      	uxth	r3, r3
 8018a88:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8018a8c:	454f      	cmp	r7, r9
 8018a8e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8018a92:	f84a 3b04 	str.w	r3, [sl], #4
 8018a96:	d82b      	bhi.n	8018af0 <__multiply+0x120>
 8018a98:	f8cc 8004 	str.w	r8, [ip, #4]
 8018a9c:	9b01      	ldr	r3, [sp, #4]
 8018a9e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8018aa2:	3204      	adds	r2, #4
 8018aa4:	f1ba 0f00 	cmp.w	sl, #0
 8018aa8:	d020      	beq.n	8018aec <__multiply+0x11c>
 8018aaa:	682b      	ldr	r3, [r5, #0]
 8018aac:	4689      	mov	r9, r1
 8018aae:	46a8      	mov	r8, r5
 8018ab0:	f04f 0b00 	mov.w	fp, #0
 8018ab4:	f8b9 c000 	ldrh.w	ip, [r9]
 8018ab8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8018abc:	fb0a 440c 	mla	r4, sl, ip, r4
 8018ac0:	445c      	add	r4, fp
 8018ac2:	46c4      	mov	ip, r8
 8018ac4:	b29b      	uxth	r3, r3
 8018ac6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8018aca:	f84c 3b04 	str.w	r3, [ip], #4
 8018ace:	f859 3b04 	ldr.w	r3, [r9], #4
 8018ad2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8018ad6:	0c1b      	lsrs	r3, r3, #16
 8018ad8:	fb0a b303 	mla	r3, sl, r3, fp
 8018adc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8018ae0:	454f      	cmp	r7, r9
 8018ae2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8018ae6:	d805      	bhi.n	8018af4 <__multiply+0x124>
 8018ae8:	f8c8 3004 	str.w	r3, [r8, #4]
 8018aec:	3504      	adds	r5, #4
 8018aee:	e79b      	b.n	8018a28 <__multiply+0x58>
 8018af0:	46d4      	mov	ip, sl
 8018af2:	e7b3      	b.n	8018a5c <__multiply+0x8c>
 8018af4:	46e0      	mov	r8, ip
 8018af6:	e7dd      	b.n	8018ab4 <__multiply+0xe4>
 8018af8:	3e01      	subs	r6, #1
 8018afa:	e799      	b.n	8018a30 <__multiply+0x60>

08018afc <__pow5mult>:
 8018afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018b00:	4615      	mov	r5, r2
 8018b02:	f012 0203 	ands.w	r2, r2, #3
 8018b06:	4606      	mov	r6, r0
 8018b08:	460f      	mov	r7, r1
 8018b0a:	d007      	beq.n	8018b1c <__pow5mult+0x20>
 8018b0c:	3a01      	subs	r2, #1
 8018b0e:	4c21      	ldr	r4, [pc, #132]	; (8018b94 <__pow5mult+0x98>)
 8018b10:	2300      	movs	r3, #0
 8018b12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018b16:	f7ff fe8b 	bl	8018830 <__multadd>
 8018b1a:	4607      	mov	r7, r0
 8018b1c:	10ad      	asrs	r5, r5, #2
 8018b1e:	d035      	beq.n	8018b8c <__pow5mult+0x90>
 8018b20:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8018b22:	b93c      	cbnz	r4, 8018b34 <__pow5mult+0x38>
 8018b24:	2010      	movs	r0, #16
 8018b26:	f7ff fe13 	bl	8018750 <malloc>
 8018b2a:	6270      	str	r0, [r6, #36]	; 0x24
 8018b2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018b30:	6004      	str	r4, [r0, #0]
 8018b32:	60c4      	str	r4, [r0, #12]
 8018b34:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8018b38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018b3c:	b94c      	cbnz	r4, 8018b52 <__pow5mult+0x56>
 8018b3e:	f240 2171 	movw	r1, #625	; 0x271
 8018b42:	4630      	mov	r0, r6
 8018b44:	f7ff ff3b 	bl	80189be <__i2b>
 8018b48:	2300      	movs	r3, #0
 8018b4a:	f8c8 0008 	str.w	r0, [r8, #8]
 8018b4e:	4604      	mov	r4, r0
 8018b50:	6003      	str	r3, [r0, #0]
 8018b52:	f04f 0800 	mov.w	r8, #0
 8018b56:	07eb      	lsls	r3, r5, #31
 8018b58:	d50a      	bpl.n	8018b70 <__pow5mult+0x74>
 8018b5a:	4639      	mov	r1, r7
 8018b5c:	4622      	mov	r2, r4
 8018b5e:	4630      	mov	r0, r6
 8018b60:	f7ff ff36 	bl	80189d0 <__multiply>
 8018b64:	4639      	mov	r1, r7
 8018b66:	4681      	mov	r9, r0
 8018b68:	4630      	mov	r0, r6
 8018b6a:	f7ff fe4a 	bl	8018802 <_Bfree>
 8018b6e:	464f      	mov	r7, r9
 8018b70:	106d      	asrs	r5, r5, #1
 8018b72:	d00b      	beq.n	8018b8c <__pow5mult+0x90>
 8018b74:	6820      	ldr	r0, [r4, #0]
 8018b76:	b938      	cbnz	r0, 8018b88 <__pow5mult+0x8c>
 8018b78:	4622      	mov	r2, r4
 8018b7a:	4621      	mov	r1, r4
 8018b7c:	4630      	mov	r0, r6
 8018b7e:	f7ff ff27 	bl	80189d0 <__multiply>
 8018b82:	6020      	str	r0, [r4, #0]
 8018b84:	f8c0 8000 	str.w	r8, [r0]
 8018b88:	4604      	mov	r4, r0
 8018b8a:	e7e4      	b.n	8018b56 <__pow5mult+0x5a>
 8018b8c:	4638      	mov	r0, r7
 8018b8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018b92:	bf00      	nop
 8018b94:	0801a508 	.word	0x0801a508

08018b98 <__lshift>:
 8018b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018b9c:	460c      	mov	r4, r1
 8018b9e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018ba2:	6923      	ldr	r3, [r4, #16]
 8018ba4:	6849      	ldr	r1, [r1, #4]
 8018ba6:	eb0a 0903 	add.w	r9, sl, r3
 8018baa:	68a3      	ldr	r3, [r4, #8]
 8018bac:	4607      	mov	r7, r0
 8018bae:	4616      	mov	r6, r2
 8018bb0:	f109 0501 	add.w	r5, r9, #1
 8018bb4:	42ab      	cmp	r3, r5
 8018bb6:	db32      	blt.n	8018c1e <__lshift+0x86>
 8018bb8:	4638      	mov	r0, r7
 8018bba:	f7ff fdee 	bl	801879a <_Balloc>
 8018bbe:	2300      	movs	r3, #0
 8018bc0:	4680      	mov	r8, r0
 8018bc2:	f100 0114 	add.w	r1, r0, #20
 8018bc6:	461a      	mov	r2, r3
 8018bc8:	4553      	cmp	r3, sl
 8018bca:	db2b      	blt.n	8018c24 <__lshift+0x8c>
 8018bcc:	6920      	ldr	r0, [r4, #16]
 8018bce:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018bd2:	f104 0314 	add.w	r3, r4, #20
 8018bd6:	f016 021f 	ands.w	r2, r6, #31
 8018bda:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018bde:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018be2:	d025      	beq.n	8018c30 <__lshift+0x98>
 8018be4:	f1c2 0e20 	rsb	lr, r2, #32
 8018be8:	2000      	movs	r0, #0
 8018bea:	681e      	ldr	r6, [r3, #0]
 8018bec:	468a      	mov	sl, r1
 8018bee:	4096      	lsls	r6, r2
 8018bf0:	4330      	orrs	r0, r6
 8018bf2:	f84a 0b04 	str.w	r0, [sl], #4
 8018bf6:	f853 0b04 	ldr.w	r0, [r3], #4
 8018bfa:	459c      	cmp	ip, r3
 8018bfc:	fa20 f00e 	lsr.w	r0, r0, lr
 8018c00:	d814      	bhi.n	8018c2c <__lshift+0x94>
 8018c02:	6048      	str	r0, [r1, #4]
 8018c04:	b108      	cbz	r0, 8018c0a <__lshift+0x72>
 8018c06:	f109 0502 	add.w	r5, r9, #2
 8018c0a:	3d01      	subs	r5, #1
 8018c0c:	4638      	mov	r0, r7
 8018c0e:	f8c8 5010 	str.w	r5, [r8, #16]
 8018c12:	4621      	mov	r1, r4
 8018c14:	f7ff fdf5 	bl	8018802 <_Bfree>
 8018c18:	4640      	mov	r0, r8
 8018c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c1e:	3101      	adds	r1, #1
 8018c20:	005b      	lsls	r3, r3, #1
 8018c22:	e7c7      	b.n	8018bb4 <__lshift+0x1c>
 8018c24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8018c28:	3301      	adds	r3, #1
 8018c2a:	e7cd      	b.n	8018bc8 <__lshift+0x30>
 8018c2c:	4651      	mov	r1, sl
 8018c2e:	e7dc      	b.n	8018bea <__lshift+0x52>
 8018c30:	3904      	subs	r1, #4
 8018c32:	f853 2b04 	ldr.w	r2, [r3], #4
 8018c36:	f841 2f04 	str.w	r2, [r1, #4]!
 8018c3a:	459c      	cmp	ip, r3
 8018c3c:	d8f9      	bhi.n	8018c32 <__lshift+0x9a>
 8018c3e:	e7e4      	b.n	8018c0a <__lshift+0x72>

08018c40 <__mcmp>:
 8018c40:	6903      	ldr	r3, [r0, #16]
 8018c42:	690a      	ldr	r2, [r1, #16]
 8018c44:	1a9b      	subs	r3, r3, r2
 8018c46:	b530      	push	{r4, r5, lr}
 8018c48:	d10c      	bne.n	8018c64 <__mcmp+0x24>
 8018c4a:	0092      	lsls	r2, r2, #2
 8018c4c:	3014      	adds	r0, #20
 8018c4e:	3114      	adds	r1, #20
 8018c50:	1884      	adds	r4, r0, r2
 8018c52:	4411      	add	r1, r2
 8018c54:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8018c58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8018c5c:	4295      	cmp	r5, r2
 8018c5e:	d003      	beq.n	8018c68 <__mcmp+0x28>
 8018c60:	d305      	bcc.n	8018c6e <__mcmp+0x2e>
 8018c62:	2301      	movs	r3, #1
 8018c64:	4618      	mov	r0, r3
 8018c66:	bd30      	pop	{r4, r5, pc}
 8018c68:	42a0      	cmp	r0, r4
 8018c6a:	d3f3      	bcc.n	8018c54 <__mcmp+0x14>
 8018c6c:	e7fa      	b.n	8018c64 <__mcmp+0x24>
 8018c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8018c72:	e7f7      	b.n	8018c64 <__mcmp+0x24>

08018c74 <__mdiff>:
 8018c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c78:	460d      	mov	r5, r1
 8018c7a:	4607      	mov	r7, r0
 8018c7c:	4611      	mov	r1, r2
 8018c7e:	4628      	mov	r0, r5
 8018c80:	4614      	mov	r4, r2
 8018c82:	f7ff ffdd 	bl	8018c40 <__mcmp>
 8018c86:	1e06      	subs	r6, r0, #0
 8018c88:	d108      	bne.n	8018c9c <__mdiff+0x28>
 8018c8a:	4631      	mov	r1, r6
 8018c8c:	4638      	mov	r0, r7
 8018c8e:	f7ff fd84 	bl	801879a <_Balloc>
 8018c92:	2301      	movs	r3, #1
 8018c94:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8018c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c9c:	bfa4      	itt	ge
 8018c9e:	4623      	movge	r3, r4
 8018ca0:	462c      	movge	r4, r5
 8018ca2:	4638      	mov	r0, r7
 8018ca4:	6861      	ldr	r1, [r4, #4]
 8018ca6:	bfa6      	itte	ge
 8018ca8:	461d      	movge	r5, r3
 8018caa:	2600      	movge	r6, #0
 8018cac:	2601      	movlt	r6, #1
 8018cae:	f7ff fd74 	bl	801879a <_Balloc>
 8018cb2:	692b      	ldr	r3, [r5, #16]
 8018cb4:	60c6      	str	r6, [r0, #12]
 8018cb6:	6926      	ldr	r6, [r4, #16]
 8018cb8:	f105 0914 	add.w	r9, r5, #20
 8018cbc:	f104 0214 	add.w	r2, r4, #20
 8018cc0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8018cc4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8018cc8:	f100 0514 	add.w	r5, r0, #20
 8018ccc:	f04f 0e00 	mov.w	lr, #0
 8018cd0:	f852 ab04 	ldr.w	sl, [r2], #4
 8018cd4:	f859 4b04 	ldr.w	r4, [r9], #4
 8018cd8:	fa1e f18a 	uxtah	r1, lr, sl
 8018cdc:	b2a3      	uxth	r3, r4
 8018cde:	1ac9      	subs	r1, r1, r3
 8018ce0:	0c23      	lsrs	r3, r4, #16
 8018ce2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8018ce6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8018cea:	b289      	uxth	r1, r1
 8018cec:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8018cf0:	45c8      	cmp	r8, r9
 8018cf2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8018cf6:	4694      	mov	ip, r2
 8018cf8:	f845 3b04 	str.w	r3, [r5], #4
 8018cfc:	d8e8      	bhi.n	8018cd0 <__mdiff+0x5c>
 8018cfe:	45bc      	cmp	ip, r7
 8018d00:	d304      	bcc.n	8018d0c <__mdiff+0x98>
 8018d02:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8018d06:	b183      	cbz	r3, 8018d2a <__mdiff+0xb6>
 8018d08:	6106      	str	r6, [r0, #16]
 8018d0a:	e7c5      	b.n	8018c98 <__mdiff+0x24>
 8018d0c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8018d10:	fa1e f381 	uxtah	r3, lr, r1
 8018d14:	141a      	asrs	r2, r3, #16
 8018d16:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8018d1a:	b29b      	uxth	r3, r3
 8018d1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018d20:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8018d24:	f845 3b04 	str.w	r3, [r5], #4
 8018d28:	e7e9      	b.n	8018cfe <__mdiff+0x8a>
 8018d2a:	3e01      	subs	r6, #1
 8018d2c:	e7e9      	b.n	8018d02 <__mdiff+0x8e>
	...

08018d30 <__ulp>:
 8018d30:	4b12      	ldr	r3, [pc, #72]	; (8018d7c <__ulp+0x4c>)
 8018d32:	ee10 2a90 	vmov	r2, s1
 8018d36:	401a      	ands	r2, r3
 8018d38:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8018d3c:	2b00      	cmp	r3, #0
 8018d3e:	dd04      	ble.n	8018d4a <__ulp+0x1a>
 8018d40:	2000      	movs	r0, #0
 8018d42:	4619      	mov	r1, r3
 8018d44:	ec41 0b10 	vmov	d0, r0, r1
 8018d48:	4770      	bx	lr
 8018d4a:	425b      	negs	r3, r3
 8018d4c:	151b      	asrs	r3, r3, #20
 8018d4e:	2b13      	cmp	r3, #19
 8018d50:	f04f 0000 	mov.w	r0, #0
 8018d54:	f04f 0100 	mov.w	r1, #0
 8018d58:	dc04      	bgt.n	8018d64 <__ulp+0x34>
 8018d5a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8018d5e:	fa42 f103 	asr.w	r1, r2, r3
 8018d62:	e7ef      	b.n	8018d44 <__ulp+0x14>
 8018d64:	3b14      	subs	r3, #20
 8018d66:	2b1e      	cmp	r3, #30
 8018d68:	f04f 0201 	mov.w	r2, #1
 8018d6c:	bfda      	itte	le
 8018d6e:	f1c3 031f 	rsble	r3, r3, #31
 8018d72:	fa02 f303 	lslle.w	r3, r2, r3
 8018d76:	4613      	movgt	r3, r2
 8018d78:	4618      	mov	r0, r3
 8018d7a:	e7e3      	b.n	8018d44 <__ulp+0x14>
 8018d7c:	7ff00000 	.word	0x7ff00000

08018d80 <__b2d>:
 8018d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d82:	6905      	ldr	r5, [r0, #16]
 8018d84:	f100 0714 	add.w	r7, r0, #20
 8018d88:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8018d8c:	1f2e      	subs	r6, r5, #4
 8018d8e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8018d92:	4620      	mov	r0, r4
 8018d94:	f7ff fdc5 	bl	8018922 <__hi0bits>
 8018d98:	f1c0 0320 	rsb	r3, r0, #32
 8018d9c:	280a      	cmp	r0, #10
 8018d9e:	600b      	str	r3, [r1, #0]
 8018da0:	f8df c074 	ldr.w	ip, [pc, #116]	; 8018e18 <__b2d+0x98>
 8018da4:	dc14      	bgt.n	8018dd0 <__b2d+0x50>
 8018da6:	f1c0 0e0b 	rsb	lr, r0, #11
 8018daa:	fa24 f10e 	lsr.w	r1, r4, lr
 8018dae:	42b7      	cmp	r7, r6
 8018db0:	ea41 030c 	orr.w	r3, r1, ip
 8018db4:	bf34      	ite	cc
 8018db6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018dba:	2100      	movcs	r1, #0
 8018dbc:	3015      	adds	r0, #21
 8018dbe:	fa04 f000 	lsl.w	r0, r4, r0
 8018dc2:	fa21 f10e 	lsr.w	r1, r1, lr
 8018dc6:	ea40 0201 	orr.w	r2, r0, r1
 8018dca:	ec43 2b10 	vmov	d0, r2, r3
 8018dce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018dd0:	42b7      	cmp	r7, r6
 8018dd2:	bf3a      	itte	cc
 8018dd4:	f1a5 0608 	subcc.w	r6, r5, #8
 8018dd8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018ddc:	2100      	movcs	r1, #0
 8018dde:	380b      	subs	r0, #11
 8018de0:	d015      	beq.n	8018e0e <__b2d+0x8e>
 8018de2:	4084      	lsls	r4, r0
 8018de4:	f1c0 0520 	rsb	r5, r0, #32
 8018de8:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8018dec:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8018df0:	42be      	cmp	r6, r7
 8018df2:	fa21 fc05 	lsr.w	ip, r1, r5
 8018df6:	ea44 030c 	orr.w	r3, r4, ip
 8018dfa:	bf8c      	ite	hi
 8018dfc:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8018e00:	2400      	movls	r4, #0
 8018e02:	fa01 f000 	lsl.w	r0, r1, r0
 8018e06:	40ec      	lsrs	r4, r5
 8018e08:	ea40 0204 	orr.w	r2, r0, r4
 8018e0c:	e7dd      	b.n	8018dca <__b2d+0x4a>
 8018e0e:	ea44 030c 	orr.w	r3, r4, ip
 8018e12:	460a      	mov	r2, r1
 8018e14:	e7d9      	b.n	8018dca <__b2d+0x4a>
 8018e16:	bf00      	nop
 8018e18:	3ff00000 	.word	0x3ff00000

08018e1c <__d2b>:
 8018e1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018e20:	460e      	mov	r6, r1
 8018e22:	2101      	movs	r1, #1
 8018e24:	ec59 8b10 	vmov	r8, r9, d0
 8018e28:	4615      	mov	r5, r2
 8018e2a:	f7ff fcb6 	bl	801879a <_Balloc>
 8018e2e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8018e32:	4607      	mov	r7, r0
 8018e34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018e38:	bb34      	cbnz	r4, 8018e88 <__d2b+0x6c>
 8018e3a:	9301      	str	r3, [sp, #4]
 8018e3c:	f1b8 0300 	subs.w	r3, r8, #0
 8018e40:	d027      	beq.n	8018e92 <__d2b+0x76>
 8018e42:	a802      	add	r0, sp, #8
 8018e44:	f840 3d08 	str.w	r3, [r0, #-8]!
 8018e48:	f7ff fd8a 	bl	8018960 <__lo0bits>
 8018e4c:	9900      	ldr	r1, [sp, #0]
 8018e4e:	b1f0      	cbz	r0, 8018e8e <__d2b+0x72>
 8018e50:	9a01      	ldr	r2, [sp, #4]
 8018e52:	f1c0 0320 	rsb	r3, r0, #32
 8018e56:	fa02 f303 	lsl.w	r3, r2, r3
 8018e5a:	430b      	orrs	r3, r1
 8018e5c:	40c2      	lsrs	r2, r0
 8018e5e:	617b      	str	r3, [r7, #20]
 8018e60:	9201      	str	r2, [sp, #4]
 8018e62:	9b01      	ldr	r3, [sp, #4]
 8018e64:	61bb      	str	r3, [r7, #24]
 8018e66:	2b00      	cmp	r3, #0
 8018e68:	bf14      	ite	ne
 8018e6a:	2102      	movne	r1, #2
 8018e6c:	2101      	moveq	r1, #1
 8018e6e:	6139      	str	r1, [r7, #16]
 8018e70:	b1c4      	cbz	r4, 8018ea4 <__d2b+0x88>
 8018e72:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8018e76:	4404      	add	r4, r0
 8018e78:	6034      	str	r4, [r6, #0]
 8018e7a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8018e7e:	6028      	str	r0, [r5, #0]
 8018e80:	4638      	mov	r0, r7
 8018e82:	b003      	add	sp, #12
 8018e84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018e88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018e8c:	e7d5      	b.n	8018e3a <__d2b+0x1e>
 8018e8e:	6179      	str	r1, [r7, #20]
 8018e90:	e7e7      	b.n	8018e62 <__d2b+0x46>
 8018e92:	a801      	add	r0, sp, #4
 8018e94:	f7ff fd64 	bl	8018960 <__lo0bits>
 8018e98:	9b01      	ldr	r3, [sp, #4]
 8018e9a:	617b      	str	r3, [r7, #20]
 8018e9c:	2101      	movs	r1, #1
 8018e9e:	6139      	str	r1, [r7, #16]
 8018ea0:	3020      	adds	r0, #32
 8018ea2:	e7e5      	b.n	8018e70 <__d2b+0x54>
 8018ea4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8018ea8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8018eac:	6030      	str	r0, [r6, #0]
 8018eae:	6918      	ldr	r0, [r3, #16]
 8018eb0:	f7ff fd37 	bl	8018922 <__hi0bits>
 8018eb4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8018eb8:	e7e1      	b.n	8018e7e <__d2b+0x62>

08018eba <__ratio>:
 8018eba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ebe:	4688      	mov	r8, r1
 8018ec0:	4669      	mov	r1, sp
 8018ec2:	4681      	mov	r9, r0
 8018ec4:	f7ff ff5c 	bl	8018d80 <__b2d>
 8018ec8:	a901      	add	r1, sp, #4
 8018eca:	4640      	mov	r0, r8
 8018ecc:	ec57 6b10 	vmov	r6, r7, d0
 8018ed0:	f7ff ff56 	bl	8018d80 <__b2d>
 8018ed4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8018ed8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8018edc:	eba3 0c02 	sub.w	ip, r3, r2
 8018ee0:	e9dd 3200 	ldrd	r3, r2, [sp]
 8018ee4:	1a9b      	subs	r3, r3, r2
 8018ee6:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8018eea:	ec5b ab10 	vmov	sl, fp, d0
 8018eee:	2b00      	cmp	r3, #0
 8018ef0:	bfce      	itee	gt
 8018ef2:	463a      	movgt	r2, r7
 8018ef4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8018ef8:	465a      	movle	r2, fp
 8018efa:	4659      	mov	r1, fp
 8018efc:	463d      	mov	r5, r7
 8018efe:	bfd4      	ite	le
 8018f00:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8018f04:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8018f08:	4630      	mov	r0, r6
 8018f0a:	ee10 2a10 	vmov	r2, s0
 8018f0e:	460b      	mov	r3, r1
 8018f10:	4629      	mov	r1, r5
 8018f12:	f7e7 fcb3 	bl	800087c <__aeabi_ddiv>
 8018f16:	ec41 0b10 	vmov	d0, r0, r1
 8018f1a:	b003      	add	sp, #12
 8018f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018f20 <__copybits>:
 8018f20:	3901      	subs	r1, #1
 8018f22:	b510      	push	{r4, lr}
 8018f24:	1149      	asrs	r1, r1, #5
 8018f26:	6914      	ldr	r4, [r2, #16]
 8018f28:	3101      	adds	r1, #1
 8018f2a:	f102 0314 	add.w	r3, r2, #20
 8018f2e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8018f32:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8018f36:	42a3      	cmp	r3, r4
 8018f38:	4602      	mov	r2, r0
 8018f3a:	d303      	bcc.n	8018f44 <__copybits+0x24>
 8018f3c:	2300      	movs	r3, #0
 8018f3e:	428a      	cmp	r2, r1
 8018f40:	d305      	bcc.n	8018f4e <__copybits+0x2e>
 8018f42:	bd10      	pop	{r4, pc}
 8018f44:	f853 2b04 	ldr.w	r2, [r3], #4
 8018f48:	f840 2b04 	str.w	r2, [r0], #4
 8018f4c:	e7f3      	b.n	8018f36 <__copybits+0x16>
 8018f4e:	f842 3b04 	str.w	r3, [r2], #4
 8018f52:	e7f4      	b.n	8018f3e <__copybits+0x1e>

08018f54 <__any_on>:
 8018f54:	f100 0214 	add.w	r2, r0, #20
 8018f58:	6900      	ldr	r0, [r0, #16]
 8018f5a:	114b      	asrs	r3, r1, #5
 8018f5c:	4298      	cmp	r0, r3
 8018f5e:	b510      	push	{r4, lr}
 8018f60:	db11      	blt.n	8018f86 <__any_on+0x32>
 8018f62:	dd0a      	ble.n	8018f7a <__any_on+0x26>
 8018f64:	f011 011f 	ands.w	r1, r1, #31
 8018f68:	d007      	beq.n	8018f7a <__any_on+0x26>
 8018f6a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8018f6e:	fa24 f001 	lsr.w	r0, r4, r1
 8018f72:	fa00 f101 	lsl.w	r1, r0, r1
 8018f76:	428c      	cmp	r4, r1
 8018f78:	d10b      	bne.n	8018f92 <__any_on+0x3e>
 8018f7a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8018f7e:	4293      	cmp	r3, r2
 8018f80:	d803      	bhi.n	8018f8a <__any_on+0x36>
 8018f82:	2000      	movs	r0, #0
 8018f84:	bd10      	pop	{r4, pc}
 8018f86:	4603      	mov	r3, r0
 8018f88:	e7f7      	b.n	8018f7a <__any_on+0x26>
 8018f8a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8018f8e:	2900      	cmp	r1, #0
 8018f90:	d0f5      	beq.n	8018f7e <__any_on+0x2a>
 8018f92:	2001      	movs	r0, #1
 8018f94:	e7f6      	b.n	8018f84 <__any_on+0x30>

08018f96 <_calloc_r>:
 8018f96:	b538      	push	{r3, r4, r5, lr}
 8018f98:	fb02 f401 	mul.w	r4, r2, r1
 8018f9c:	4621      	mov	r1, r4
 8018f9e:	f000 f857 	bl	8019050 <_malloc_r>
 8018fa2:	4605      	mov	r5, r0
 8018fa4:	b118      	cbz	r0, 8018fae <_calloc_r+0x18>
 8018fa6:	4622      	mov	r2, r4
 8018fa8:	2100      	movs	r1, #0
 8018faa:	f7fc fca1 	bl	80158f0 <memset>
 8018fae:	4628      	mov	r0, r5
 8018fb0:	bd38      	pop	{r3, r4, r5, pc}
	...

08018fb4 <_free_r>:
 8018fb4:	b538      	push	{r3, r4, r5, lr}
 8018fb6:	4605      	mov	r5, r0
 8018fb8:	2900      	cmp	r1, #0
 8018fba:	d045      	beq.n	8019048 <_free_r+0x94>
 8018fbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018fc0:	1f0c      	subs	r4, r1, #4
 8018fc2:	2b00      	cmp	r3, #0
 8018fc4:	bfb8      	it	lt
 8018fc6:	18e4      	addlt	r4, r4, r3
 8018fc8:	f000 fe30 	bl	8019c2c <__malloc_lock>
 8018fcc:	4a1f      	ldr	r2, [pc, #124]	; (801904c <_free_r+0x98>)
 8018fce:	6813      	ldr	r3, [r2, #0]
 8018fd0:	4610      	mov	r0, r2
 8018fd2:	b933      	cbnz	r3, 8018fe2 <_free_r+0x2e>
 8018fd4:	6063      	str	r3, [r4, #4]
 8018fd6:	6014      	str	r4, [r2, #0]
 8018fd8:	4628      	mov	r0, r5
 8018fda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018fde:	f000 be26 	b.w	8019c2e <__malloc_unlock>
 8018fe2:	42a3      	cmp	r3, r4
 8018fe4:	d90c      	bls.n	8019000 <_free_r+0x4c>
 8018fe6:	6821      	ldr	r1, [r4, #0]
 8018fe8:	1862      	adds	r2, r4, r1
 8018fea:	4293      	cmp	r3, r2
 8018fec:	bf04      	itt	eq
 8018fee:	681a      	ldreq	r2, [r3, #0]
 8018ff0:	685b      	ldreq	r3, [r3, #4]
 8018ff2:	6063      	str	r3, [r4, #4]
 8018ff4:	bf04      	itt	eq
 8018ff6:	1852      	addeq	r2, r2, r1
 8018ff8:	6022      	streq	r2, [r4, #0]
 8018ffa:	6004      	str	r4, [r0, #0]
 8018ffc:	e7ec      	b.n	8018fd8 <_free_r+0x24>
 8018ffe:	4613      	mov	r3, r2
 8019000:	685a      	ldr	r2, [r3, #4]
 8019002:	b10a      	cbz	r2, 8019008 <_free_r+0x54>
 8019004:	42a2      	cmp	r2, r4
 8019006:	d9fa      	bls.n	8018ffe <_free_r+0x4a>
 8019008:	6819      	ldr	r1, [r3, #0]
 801900a:	1858      	adds	r0, r3, r1
 801900c:	42a0      	cmp	r0, r4
 801900e:	d10b      	bne.n	8019028 <_free_r+0x74>
 8019010:	6820      	ldr	r0, [r4, #0]
 8019012:	4401      	add	r1, r0
 8019014:	1858      	adds	r0, r3, r1
 8019016:	4282      	cmp	r2, r0
 8019018:	6019      	str	r1, [r3, #0]
 801901a:	d1dd      	bne.n	8018fd8 <_free_r+0x24>
 801901c:	6810      	ldr	r0, [r2, #0]
 801901e:	6852      	ldr	r2, [r2, #4]
 8019020:	605a      	str	r2, [r3, #4]
 8019022:	4401      	add	r1, r0
 8019024:	6019      	str	r1, [r3, #0]
 8019026:	e7d7      	b.n	8018fd8 <_free_r+0x24>
 8019028:	d902      	bls.n	8019030 <_free_r+0x7c>
 801902a:	230c      	movs	r3, #12
 801902c:	602b      	str	r3, [r5, #0]
 801902e:	e7d3      	b.n	8018fd8 <_free_r+0x24>
 8019030:	6820      	ldr	r0, [r4, #0]
 8019032:	1821      	adds	r1, r4, r0
 8019034:	428a      	cmp	r2, r1
 8019036:	bf04      	itt	eq
 8019038:	6811      	ldreq	r1, [r2, #0]
 801903a:	6852      	ldreq	r2, [r2, #4]
 801903c:	6062      	str	r2, [r4, #4]
 801903e:	bf04      	itt	eq
 8019040:	1809      	addeq	r1, r1, r0
 8019042:	6021      	streq	r1, [r4, #0]
 8019044:	605c      	str	r4, [r3, #4]
 8019046:	e7c7      	b.n	8018fd8 <_free_r+0x24>
 8019048:	bd38      	pop	{r3, r4, r5, pc}
 801904a:	bf00      	nop
 801904c:	20042300 	.word	0x20042300

08019050 <_malloc_r>:
 8019050:	b570      	push	{r4, r5, r6, lr}
 8019052:	1ccd      	adds	r5, r1, #3
 8019054:	f025 0503 	bic.w	r5, r5, #3
 8019058:	3508      	adds	r5, #8
 801905a:	2d0c      	cmp	r5, #12
 801905c:	bf38      	it	cc
 801905e:	250c      	movcc	r5, #12
 8019060:	2d00      	cmp	r5, #0
 8019062:	4606      	mov	r6, r0
 8019064:	db01      	blt.n	801906a <_malloc_r+0x1a>
 8019066:	42a9      	cmp	r1, r5
 8019068:	d903      	bls.n	8019072 <_malloc_r+0x22>
 801906a:	230c      	movs	r3, #12
 801906c:	6033      	str	r3, [r6, #0]
 801906e:	2000      	movs	r0, #0
 8019070:	bd70      	pop	{r4, r5, r6, pc}
 8019072:	f000 fddb 	bl	8019c2c <__malloc_lock>
 8019076:	4a21      	ldr	r2, [pc, #132]	; (80190fc <_malloc_r+0xac>)
 8019078:	6814      	ldr	r4, [r2, #0]
 801907a:	4621      	mov	r1, r4
 801907c:	b991      	cbnz	r1, 80190a4 <_malloc_r+0x54>
 801907e:	4c20      	ldr	r4, [pc, #128]	; (8019100 <_malloc_r+0xb0>)
 8019080:	6823      	ldr	r3, [r4, #0]
 8019082:	b91b      	cbnz	r3, 801908c <_malloc_r+0x3c>
 8019084:	4630      	mov	r0, r6
 8019086:	f000 fc91 	bl	80199ac <_sbrk_r>
 801908a:	6020      	str	r0, [r4, #0]
 801908c:	4629      	mov	r1, r5
 801908e:	4630      	mov	r0, r6
 8019090:	f000 fc8c 	bl	80199ac <_sbrk_r>
 8019094:	1c43      	adds	r3, r0, #1
 8019096:	d124      	bne.n	80190e2 <_malloc_r+0x92>
 8019098:	230c      	movs	r3, #12
 801909a:	6033      	str	r3, [r6, #0]
 801909c:	4630      	mov	r0, r6
 801909e:	f000 fdc6 	bl	8019c2e <__malloc_unlock>
 80190a2:	e7e4      	b.n	801906e <_malloc_r+0x1e>
 80190a4:	680b      	ldr	r3, [r1, #0]
 80190a6:	1b5b      	subs	r3, r3, r5
 80190a8:	d418      	bmi.n	80190dc <_malloc_r+0x8c>
 80190aa:	2b0b      	cmp	r3, #11
 80190ac:	d90f      	bls.n	80190ce <_malloc_r+0x7e>
 80190ae:	600b      	str	r3, [r1, #0]
 80190b0:	50cd      	str	r5, [r1, r3]
 80190b2:	18cc      	adds	r4, r1, r3
 80190b4:	4630      	mov	r0, r6
 80190b6:	f000 fdba 	bl	8019c2e <__malloc_unlock>
 80190ba:	f104 000b 	add.w	r0, r4, #11
 80190be:	1d23      	adds	r3, r4, #4
 80190c0:	f020 0007 	bic.w	r0, r0, #7
 80190c4:	1ac3      	subs	r3, r0, r3
 80190c6:	d0d3      	beq.n	8019070 <_malloc_r+0x20>
 80190c8:	425a      	negs	r2, r3
 80190ca:	50e2      	str	r2, [r4, r3]
 80190cc:	e7d0      	b.n	8019070 <_malloc_r+0x20>
 80190ce:	428c      	cmp	r4, r1
 80190d0:	684b      	ldr	r3, [r1, #4]
 80190d2:	bf16      	itet	ne
 80190d4:	6063      	strne	r3, [r4, #4]
 80190d6:	6013      	streq	r3, [r2, #0]
 80190d8:	460c      	movne	r4, r1
 80190da:	e7eb      	b.n	80190b4 <_malloc_r+0x64>
 80190dc:	460c      	mov	r4, r1
 80190de:	6849      	ldr	r1, [r1, #4]
 80190e0:	e7cc      	b.n	801907c <_malloc_r+0x2c>
 80190e2:	1cc4      	adds	r4, r0, #3
 80190e4:	f024 0403 	bic.w	r4, r4, #3
 80190e8:	42a0      	cmp	r0, r4
 80190ea:	d005      	beq.n	80190f8 <_malloc_r+0xa8>
 80190ec:	1a21      	subs	r1, r4, r0
 80190ee:	4630      	mov	r0, r6
 80190f0:	f000 fc5c 	bl	80199ac <_sbrk_r>
 80190f4:	3001      	adds	r0, #1
 80190f6:	d0cf      	beq.n	8019098 <_malloc_r+0x48>
 80190f8:	6025      	str	r5, [r4, #0]
 80190fa:	e7db      	b.n	80190b4 <_malloc_r+0x64>
 80190fc:	20042300 	.word	0x20042300
 8019100:	20042304 	.word	0x20042304

08019104 <__ssputs_r>:
 8019104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019108:	688e      	ldr	r6, [r1, #8]
 801910a:	429e      	cmp	r6, r3
 801910c:	4682      	mov	sl, r0
 801910e:	460c      	mov	r4, r1
 8019110:	4690      	mov	r8, r2
 8019112:	4699      	mov	r9, r3
 8019114:	d837      	bhi.n	8019186 <__ssputs_r+0x82>
 8019116:	898a      	ldrh	r2, [r1, #12]
 8019118:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801911c:	d031      	beq.n	8019182 <__ssputs_r+0x7e>
 801911e:	6825      	ldr	r5, [r4, #0]
 8019120:	6909      	ldr	r1, [r1, #16]
 8019122:	1a6f      	subs	r7, r5, r1
 8019124:	6965      	ldr	r5, [r4, #20]
 8019126:	2302      	movs	r3, #2
 8019128:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801912c:	fb95 f5f3 	sdiv	r5, r5, r3
 8019130:	f109 0301 	add.w	r3, r9, #1
 8019134:	443b      	add	r3, r7
 8019136:	429d      	cmp	r5, r3
 8019138:	bf38      	it	cc
 801913a:	461d      	movcc	r5, r3
 801913c:	0553      	lsls	r3, r2, #21
 801913e:	d530      	bpl.n	80191a2 <__ssputs_r+0x9e>
 8019140:	4629      	mov	r1, r5
 8019142:	f7ff ff85 	bl	8019050 <_malloc_r>
 8019146:	4606      	mov	r6, r0
 8019148:	b950      	cbnz	r0, 8019160 <__ssputs_r+0x5c>
 801914a:	230c      	movs	r3, #12
 801914c:	f8ca 3000 	str.w	r3, [sl]
 8019150:	89a3      	ldrh	r3, [r4, #12]
 8019152:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019156:	81a3      	strh	r3, [r4, #12]
 8019158:	f04f 30ff 	mov.w	r0, #4294967295
 801915c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019160:	463a      	mov	r2, r7
 8019162:	6921      	ldr	r1, [r4, #16]
 8019164:	f7ff fb0e 	bl	8018784 <memcpy>
 8019168:	89a3      	ldrh	r3, [r4, #12]
 801916a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801916e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019172:	81a3      	strh	r3, [r4, #12]
 8019174:	6126      	str	r6, [r4, #16]
 8019176:	6165      	str	r5, [r4, #20]
 8019178:	443e      	add	r6, r7
 801917a:	1bed      	subs	r5, r5, r7
 801917c:	6026      	str	r6, [r4, #0]
 801917e:	60a5      	str	r5, [r4, #8]
 8019180:	464e      	mov	r6, r9
 8019182:	454e      	cmp	r6, r9
 8019184:	d900      	bls.n	8019188 <__ssputs_r+0x84>
 8019186:	464e      	mov	r6, r9
 8019188:	4632      	mov	r2, r6
 801918a:	4641      	mov	r1, r8
 801918c:	6820      	ldr	r0, [r4, #0]
 801918e:	f000 fd34 	bl	8019bfa <memmove>
 8019192:	68a3      	ldr	r3, [r4, #8]
 8019194:	1b9b      	subs	r3, r3, r6
 8019196:	60a3      	str	r3, [r4, #8]
 8019198:	6823      	ldr	r3, [r4, #0]
 801919a:	441e      	add	r6, r3
 801919c:	6026      	str	r6, [r4, #0]
 801919e:	2000      	movs	r0, #0
 80191a0:	e7dc      	b.n	801915c <__ssputs_r+0x58>
 80191a2:	462a      	mov	r2, r5
 80191a4:	f000 fd44 	bl	8019c30 <_realloc_r>
 80191a8:	4606      	mov	r6, r0
 80191aa:	2800      	cmp	r0, #0
 80191ac:	d1e2      	bne.n	8019174 <__ssputs_r+0x70>
 80191ae:	6921      	ldr	r1, [r4, #16]
 80191b0:	4650      	mov	r0, sl
 80191b2:	f7ff feff 	bl	8018fb4 <_free_r>
 80191b6:	e7c8      	b.n	801914a <__ssputs_r+0x46>

080191b8 <_svfiprintf_r>:
 80191b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80191bc:	461d      	mov	r5, r3
 80191be:	898b      	ldrh	r3, [r1, #12]
 80191c0:	061f      	lsls	r7, r3, #24
 80191c2:	b09d      	sub	sp, #116	; 0x74
 80191c4:	4680      	mov	r8, r0
 80191c6:	460c      	mov	r4, r1
 80191c8:	4616      	mov	r6, r2
 80191ca:	d50f      	bpl.n	80191ec <_svfiprintf_r+0x34>
 80191cc:	690b      	ldr	r3, [r1, #16]
 80191ce:	b96b      	cbnz	r3, 80191ec <_svfiprintf_r+0x34>
 80191d0:	2140      	movs	r1, #64	; 0x40
 80191d2:	f7ff ff3d 	bl	8019050 <_malloc_r>
 80191d6:	6020      	str	r0, [r4, #0]
 80191d8:	6120      	str	r0, [r4, #16]
 80191da:	b928      	cbnz	r0, 80191e8 <_svfiprintf_r+0x30>
 80191dc:	230c      	movs	r3, #12
 80191de:	f8c8 3000 	str.w	r3, [r8]
 80191e2:	f04f 30ff 	mov.w	r0, #4294967295
 80191e6:	e0c8      	b.n	801937a <_svfiprintf_r+0x1c2>
 80191e8:	2340      	movs	r3, #64	; 0x40
 80191ea:	6163      	str	r3, [r4, #20]
 80191ec:	2300      	movs	r3, #0
 80191ee:	9309      	str	r3, [sp, #36]	; 0x24
 80191f0:	2320      	movs	r3, #32
 80191f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80191f6:	2330      	movs	r3, #48	; 0x30
 80191f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80191fc:	9503      	str	r5, [sp, #12]
 80191fe:	f04f 0b01 	mov.w	fp, #1
 8019202:	4637      	mov	r7, r6
 8019204:	463d      	mov	r5, r7
 8019206:	f815 3b01 	ldrb.w	r3, [r5], #1
 801920a:	b10b      	cbz	r3, 8019210 <_svfiprintf_r+0x58>
 801920c:	2b25      	cmp	r3, #37	; 0x25
 801920e:	d13e      	bne.n	801928e <_svfiprintf_r+0xd6>
 8019210:	ebb7 0a06 	subs.w	sl, r7, r6
 8019214:	d00b      	beq.n	801922e <_svfiprintf_r+0x76>
 8019216:	4653      	mov	r3, sl
 8019218:	4632      	mov	r2, r6
 801921a:	4621      	mov	r1, r4
 801921c:	4640      	mov	r0, r8
 801921e:	f7ff ff71 	bl	8019104 <__ssputs_r>
 8019222:	3001      	adds	r0, #1
 8019224:	f000 80a4 	beq.w	8019370 <_svfiprintf_r+0x1b8>
 8019228:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801922a:	4453      	add	r3, sl
 801922c:	9309      	str	r3, [sp, #36]	; 0x24
 801922e:	783b      	ldrb	r3, [r7, #0]
 8019230:	2b00      	cmp	r3, #0
 8019232:	f000 809d 	beq.w	8019370 <_svfiprintf_r+0x1b8>
 8019236:	2300      	movs	r3, #0
 8019238:	f04f 32ff 	mov.w	r2, #4294967295
 801923c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019240:	9304      	str	r3, [sp, #16]
 8019242:	9307      	str	r3, [sp, #28]
 8019244:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019248:	931a      	str	r3, [sp, #104]	; 0x68
 801924a:	462f      	mov	r7, r5
 801924c:	2205      	movs	r2, #5
 801924e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8019252:	4850      	ldr	r0, [pc, #320]	; (8019394 <_svfiprintf_r+0x1dc>)
 8019254:	f7e6 ffdc 	bl	8000210 <memchr>
 8019258:	9b04      	ldr	r3, [sp, #16]
 801925a:	b9d0      	cbnz	r0, 8019292 <_svfiprintf_r+0xda>
 801925c:	06d9      	lsls	r1, r3, #27
 801925e:	bf44      	itt	mi
 8019260:	2220      	movmi	r2, #32
 8019262:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019266:	071a      	lsls	r2, r3, #28
 8019268:	bf44      	itt	mi
 801926a:	222b      	movmi	r2, #43	; 0x2b
 801926c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019270:	782a      	ldrb	r2, [r5, #0]
 8019272:	2a2a      	cmp	r2, #42	; 0x2a
 8019274:	d015      	beq.n	80192a2 <_svfiprintf_r+0xea>
 8019276:	9a07      	ldr	r2, [sp, #28]
 8019278:	462f      	mov	r7, r5
 801927a:	2000      	movs	r0, #0
 801927c:	250a      	movs	r5, #10
 801927e:	4639      	mov	r1, r7
 8019280:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019284:	3b30      	subs	r3, #48	; 0x30
 8019286:	2b09      	cmp	r3, #9
 8019288:	d94d      	bls.n	8019326 <_svfiprintf_r+0x16e>
 801928a:	b1b8      	cbz	r0, 80192bc <_svfiprintf_r+0x104>
 801928c:	e00f      	b.n	80192ae <_svfiprintf_r+0xf6>
 801928e:	462f      	mov	r7, r5
 8019290:	e7b8      	b.n	8019204 <_svfiprintf_r+0x4c>
 8019292:	4a40      	ldr	r2, [pc, #256]	; (8019394 <_svfiprintf_r+0x1dc>)
 8019294:	1a80      	subs	r0, r0, r2
 8019296:	fa0b f000 	lsl.w	r0, fp, r0
 801929a:	4318      	orrs	r0, r3
 801929c:	9004      	str	r0, [sp, #16]
 801929e:	463d      	mov	r5, r7
 80192a0:	e7d3      	b.n	801924a <_svfiprintf_r+0x92>
 80192a2:	9a03      	ldr	r2, [sp, #12]
 80192a4:	1d11      	adds	r1, r2, #4
 80192a6:	6812      	ldr	r2, [r2, #0]
 80192a8:	9103      	str	r1, [sp, #12]
 80192aa:	2a00      	cmp	r2, #0
 80192ac:	db01      	blt.n	80192b2 <_svfiprintf_r+0xfa>
 80192ae:	9207      	str	r2, [sp, #28]
 80192b0:	e004      	b.n	80192bc <_svfiprintf_r+0x104>
 80192b2:	4252      	negs	r2, r2
 80192b4:	f043 0302 	orr.w	r3, r3, #2
 80192b8:	9207      	str	r2, [sp, #28]
 80192ba:	9304      	str	r3, [sp, #16]
 80192bc:	783b      	ldrb	r3, [r7, #0]
 80192be:	2b2e      	cmp	r3, #46	; 0x2e
 80192c0:	d10c      	bne.n	80192dc <_svfiprintf_r+0x124>
 80192c2:	787b      	ldrb	r3, [r7, #1]
 80192c4:	2b2a      	cmp	r3, #42	; 0x2a
 80192c6:	d133      	bne.n	8019330 <_svfiprintf_r+0x178>
 80192c8:	9b03      	ldr	r3, [sp, #12]
 80192ca:	1d1a      	adds	r2, r3, #4
 80192cc:	681b      	ldr	r3, [r3, #0]
 80192ce:	9203      	str	r2, [sp, #12]
 80192d0:	2b00      	cmp	r3, #0
 80192d2:	bfb8      	it	lt
 80192d4:	f04f 33ff 	movlt.w	r3, #4294967295
 80192d8:	3702      	adds	r7, #2
 80192da:	9305      	str	r3, [sp, #20]
 80192dc:	4d2e      	ldr	r5, [pc, #184]	; (8019398 <_svfiprintf_r+0x1e0>)
 80192de:	7839      	ldrb	r1, [r7, #0]
 80192e0:	2203      	movs	r2, #3
 80192e2:	4628      	mov	r0, r5
 80192e4:	f7e6 ff94 	bl	8000210 <memchr>
 80192e8:	b138      	cbz	r0, 80192fa <_svfiprintf_r+0x142>
 80192ea:	2340      	movs	r3, #64	; 0x40
 80192ec:	1b40      	subs	r0, r0, r5
 80192ee:	fa03 f000 	lsl.w	r0, r3, r0
 80192f2:	9b04      	ldr	r3, [sp, #16]
 80192f4:	4303      	orrs	r3, r0
 80192f6:	3701      	adds	r7, #1
 80192f8:	9304      	str	r3, [sp, #16]
 80192fa:	7839      	ldrb	r1, [r7, #0]
 80192fc:	4827      	ldr	r0, [pc, #156]	; (801939c <_svfiprintf_r+0x1e4>)
 80192fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019302:	2206      	movs	r2, #6
 8019304:	1c7e      	adds	r6, r7, #1
 8019306:	f7e6 ff83 	bl	8000210 <memchr>
 801930a:	2800      	cmp	r0, #0
 801930c:	d038      	beq.n	8019380 <_svfiprintf_r+0x1c8>
 801930e:	4b24      	ldr	r3, [pc, #144]	; (80193a0 <_svfiprintf_r+0x1e8>)
 8019310:	bb13      	cbnz	r3, 8019358 <_svfiprintf_r+0x1a0>
 8019312:	9b03      	ldr	r3, [sp, #12]
 8019314:	3307      	adds	r3, #7
 8019316:	f023 0307 	bic.w	r3, r3, #7
 801931a:	3308      	adds	r3, #8
 801931c:	9303      	str	r3, [sp, #12]
 801931e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019320:	444b      	add	r3, r9
 8019322:	9309      	str	r3, [sp, #36]	; 0x24
 8019324:	e76d      	b.n	8019202 <_svfiprintf_r+0x4a>
 8019326:	fb05 3202 	mla	r2, r5, r2, r3
 801932a:	2001      	movs	r0, #1
 801932c:	460f      	mov	r7, r1
 801932e:	e7a6      	b.n	801927e <_svfiprintf_r+0xc6>
 8019330:	2300      	movs	r3, #0
 8019332:	3701      	adds	r7, #1
 8019334:	9305      	str	r3, [sp, #20]
 8019336:	4619      	mov	r1, r3
 8019338:	250a      	movs	r5, #10
 801933a:	4638      	mov	r0, r7
 801933c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019340:	3a30      	subs	r2, #48	; 0x30
 8019342:	2a09      	cmp	r2, #9
 8019344:	d903      	bls.n	801934e <_svfiprintf_r+0x196>
 8019346:	2b00      	cmp	r3, #0
 8019348:	d0c8      	beq.n	80192dc <_svfiprintf_r+0x124>
 801934a:	9105      	str	r1, [sp, #20]
 801934c:	e7c6      	b.n	80192dc <_svfiprintf_r+0x124>
 801934e:	fb05 2101 	mla	r1, r5, r1, r2
 8019352:	2301      	movs	r3, #1
 8019354:	4607      	mov	r7, r0
 8019356:	e7f0      	b.n	801933a <_svfiprintf_r+0x182>
 8019358:	ab03      	add	r3, sp, #12
 801935a:	9300      	str	r3, [sp, #0]
 801935c:	4622      	mov	r2, r4
 801935e:	4b11      	ldr	r3, [pc, #68]	; (80193a4 <_svfiprintf_r+0x1ec>)
 8019360:	a904      	add	r1, sp, #16
 8019362:	4640      	mov	r0, r8
 8019364:	f7fc fb60 	bl	8015a28 <_printf_float>
 8019368:	f1b0 3fff 	cmp.w	r0, #4294967295
 801936c:	4681      	mov	r9, r0
 801936e:	d1d6      	bne.n	801931e <_svfiprintf_r+0x166>
 8019370:	89a3      	ldrh	r3, [r4, #12]
 8019372:	065b      	lsls	r3, r3, #25
 8019374:	f53f af35 	bmi.w	80191e2 <_svfiprintf_r+0x2a>
 8019378:	9809      	ldr	r0, [sp, #36]	; 0x24
 801937a:	b01d      	add	sp, #116	; 0x74
 801937c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019380:	ab03      	add	r3, sp, #12
 8019382:	9300      	str	r3, [sp, #0]
 8019384:	4622      	mov	r2, r4
 8019386:	4b07      	ldr	r3, [pc, #28]	; (80193a4 <_svfiprintf_r+0x1ec>)
 8019388:	a904      	add	r1, sp, #16
 801938a:	4640      	mov	r0, r8
 801938c:	f7fc fe02 	bl	8015f94 <_printf_i>
 8019390:	e7ea      	b.n	8019368 <_svfiprintf_r+0x1b0>
 8019392:	bf00      	nop
 8019394:	0801a514 	.word	0x0801a514
 8019398:	0801a51a 	.word	0x0801a51a
 801939c:	0801a51e 	.word	0x0801a51e
 80193a0:	08015a29 	.word	0x08015a29
 80193a4:	08019105 	.word	0x08019105

080193a8 <_sungetc_r>:
 80193a8:	b538      	push	{r3, r4, r5, lr}
 80193aa:	1c4b      	adds	r3, r1, #1
 80193ac:	4614      	mov	r4, r2
 80193ae:	d103      	bne.n	80193b8 <_sungetc_r+0x10>
 80193b0:	f04f 35ff 	mov.w	r5, #4294967295
 80193b4:	4628      	mov	r0, r5
 80193b6:	bd38      	pop	{r3, r4, r5, pc}
 80193b8:	8993      	ldrh	r3, [r2, #12]
 80193ba:	f023 0320 	bic.w	r3, r3, #32
 80193be:	8193      	strh	r3, [r2, #12]
 80193c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80193c2:	6852      	ldr	r2, [r2, #4]
 80193c4:	b2cd      	uxtb	r5, r1
 80193c6:	b18b      	cbz	r3, 80193ec <_sungetc_r+0x44>
 80193c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80193ca:	4293      	cmp	r3, r2
 80193cc:	dd08      	ble.n	80193e0 <_sungetc_r+0x38>
 80193ce:	6823      	ldr	r3, [r4, #0]
 80193d0:	1e5a      	subs	r2, r3, #1
 80193d2:	6022      	str	r2, [r4, #0]
 80193d4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80193d8:	6863      	ldr	r3, [r4, #4]
 80193da:	3301      	adds	r3, #1
 80193dc:	6063      	str	r3, [r4, #4]
 80193de:	e7e9      	b.n	80193b4 <_sungetc_r+0xc>
 80193e0:	4621      	mov	r1, r4
 80193e2:	f000 fbc3 	bl	8019b6c <__submore>
 80193e6:	2800      	cmp	r0, #0
 80193e8:	d0f1      	beq.n	80193ce <_sungetc_r+0x26>
 80193ea:	e7e1      	b.n	80193b0 <_sungetc_r+0x8>
 80193ec:	6921      	ldr	r1, [r4, #16]
 80193ee:	6823      	ldr	r3, [r4, #0]
 80193f0:	b151      	cbz	r1, 8019408 <_sungetc_r+0x60>
 80193f2:	4299      	cmp	r1, r3
 80193f4:	d208      	bcs.n	8019408 <_sungetc_r+0x60>
 80193f6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80193fa:	42a9      	cmp	r1, r5
 80193fc:	d104      	bne.n	8019408 <_sungetc_r+0x60>
 80193fe:	3b01      	subs	r3, #1
 8019400:	3201      	adds	r2, #1
 8019402:	6023      	str	r3, [r4, #0]
 8019404:	6062      	str	r2, [r4, #4]
 8019406:	e7d5      	b.n	80193b4 <_sungetc_r+0xc>
 8019408:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801940c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019410:	6363      	str	r3, [r4, #52]	; 0x34
 8019412:	2303      	movs	r3, #3
 8019414:	63a3      	str	r3, [r4, #56]	; 0x38
 8019416:	4623      	mov	r3, r4
 8019418:	f803 5f46 	strb.w	r5, [r3, #70]!
 801941c:	6023      	str	r3, [r4, #0]
 801941e:	2301      	movs	r3, #1
 8019420:	e7dc      	b.n	80193dc <_sungetc_r+0x34>

08019422 <__ssrefill_r>:
 8019422:	b510      	push	{r4, lr}
 8019424:	460c      	mov	r4, r1
 8019426:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8019428:	b169      	cbz	r1, 8019446 <__ssrefill_r+0x24>
 801942a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801942e:	4299      	cmp	r1, r3
 8019430:	d001      	beq.n	8019436 <__ssrefill_r+0x14>
 8019432:	f7ff fdbf 	bl	8018fb4 <_free_r>
 8019436:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8019438:	6063      	str	r3, [r4, #4]
 801943a:	2000      	movs	r0, #0
 801943c:	6360      	str	r0, [r4, #52]	; 0x34
 801943e:	b113      	cbz	r3, 8019446 <__ssrefill_r+0x24>
 8019440:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8019442:	6023      	str	r3, [r4, #0]
 8019444:	bd10      	pop	{r4, pc}
 8019446:	6923      	ldr	r3, [r4, #16]
 8019448:	6023      	str	r3, [r4, #0]
 801944a:	2300      	movs	r3, #0
 801944c:	6063      	str	r3, [r4, #4]
 801944e:	89a3      	ldrh	r3, [r4, #12]
 8019450:	f043 0320 	orr.w	r3, r3, #32
 8019454:	81a3      	strh	r3, [r4, #12]
 8019456:	f04f 30ff 	mov.w	r0, #4294967295
 801945a:	e7f3      	b.n	8019444 <__ssrefill_r+0x22>

0801945c <__ssvfiscanf_r>:
 801945c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019460:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8019464:	460c      	mov	r4, r1
 8019466:	2100      	movs	r1, #0
 8019468:	9144      	str	r1, [sp, #272]	; 0x110
 801946a:	9145      	str	r1, [sp, #276]	; 0x114
 801946c:	499f      	ldr	r1, [pc, #636]	; (80196ec <__ssvfiscanf_r+0x290>)
 801946e:	91a0      	str	r1, [sp, #640]	; 0x280
 8019470:	f10d 0804 	add.w	r8, sp, #4
 8019474:	499e      	ldr	r1, [pc, #632]	; (80196f0 <__ssvfiscanf_r+0x294>)
 8019476:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80196f4 <__ssvfiscanf_r+0x298>
 801947a:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801947e:	4606      	mov	r6, r0
 8019480:	4692      	mov	sl, r2
 8019482:	91a1      	str	r1, [sp, #644]	; 0x284
 8019484:	9300      	str	r3, [sp, #0]
 8019486:	270a      	movs	r7, #10
 8019488:	f89a 3000 	ldrb.w	r3, [sl]
 801948c:	2b00      	cmp	r3, #0
 801948e:	f000 812a 	beq.w	80196e6 <__ssvfiscanf_r+0x28a>
 8019492:	4655      	mov	r5, sl
 8019494:	f7ff f93e 	bl	8018714 <__locale_ctype_ptr>
 8019498:	f815 bb01 	ldrb.w	fp, [r5], #1
 801949c:	4458      	add	r0, fp
 801949e:	7843      	ldrb	r3, [r0, #1]
 80194a0:	f013 0308 	ands.w	r3, r3, #8
 80194a4:	d01c      	beq.n	80194e0 <__ssvfiscanf_r+0x84>
 80194a6:	6863      	ldr	r3, [r4, #4]
 80194a8:	2b00      	cmp	r3, #0
 80194aa:	dd12      	ble.n	80194d2 <__ssvfiscanf_r+0x76>
 80194ac:	f7ff f932 	bl	8018714 <__locale_ctype_ptr>
 80194b0:	6823      	ldr	r3, [r4, #0]
 80194b2:	781a      	ldrb	r2, [r3, #0]
 80194b4:	4410      	add	r0, r2
 80194b6:	7842      	ldrb	r2, [r0, #1]
 80194b8:	0712      	lsls	r2, r2, #28
 80194ba:	d401      	bmi.n	80194c0 <__ssvfiscanf_r+0x64>
 80194bc:	46aa      	mov	sl, r5
 80194be:	e7e3      	b.n	8019488 <__ssvfiscanf_r+0x2c>
 80194c0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80194c2:	3201      	adds	r2, #1
 80194c4:	9245      	str	r2, [sp, #276]	; 0x114
 80194c6:	6862      	ldr	r2, [r4, #4]
 80194c8:	3301      	adds	r3, #1
 80194ca:	3a01      	subs	r2, #1
 80194cc:	6062      	str	r2, [r4, #4]
 80194ce:	6023      	str	r3, [r4, #0]
 80194d0:	e7e9      	b.n	80194a6 <__ssvfiscanf_r+0x4a>
 80194d2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80194d4:	4621      	mov	r1, r4
 80194d6:	4630      	mov	r0, r6
 80194d8:	4798      	blx	r3
 80194da:	2800      	cmp	r0, #0
 80194dc:	d0e6      	beq.n	80194ac <__ssvfiscanf_r+0x50>
 80194de:	e7ed      	b.n	80194bc <__ssvfiscanf_r+0x60>
 80194e0:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80194e4:	f040 8082 	bne.w	80195ec <__ssvfiscanf_r+0x190>
 80194e8:	9343      	str	r3, [sp, #268]	; 0x10c
 80194ea:	9341      	str	r3, [sp, #260]	; 0x104
 80194ec:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80194f0:	2b2a      	cmp	r3, #42	; 0x2a
 80194f2:	d103      	bne.n	80194fc <__ssvfiscanf_r+0xa0>
 80194f4:	2310      	movs	r3, #16
 80194f6:	9341      	str	r3, [sp, #260]	; 0x104
 80194f8:	f10a 0502 	add.w	r5, sl, #2
 80194fc:	46aa      	mov	sl, r5
 80194fe:	f815 1b01 	ldrb.w	r1, [r5], #1
 8019502:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8019506:	2a09      	cmp	r2, #9
 8019508:	d922      	bls.n	8019550 <__ssvfiscanf_r+0xf4>
 801950a:	2203      	movs	r2, #3
 801950c:	4879      	ldr	r0, [pc, #484]	; (80196f4 <__ssvfiscanf_r+0x298>)
 801950e:	f7e6 fe7f 	bl	8000210 <memchr>
 8019512:	b138      	cbz	r0, 8019524 <__ssvfiscanf_r+0xc8>
 8019514:	eba0 0309 	sub.w	r3, r0, r9
 8019518:	2001      	movs	r0, #1
 801951a:	4098      	lsls	r0, r3
 801951c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801951e:	4318      	orrs	r0, r3
 8019520:	9041      	str	r0, [sp, #260]	; 0x104
 8019522:	46aa      	mov	sl, r5
 8019524:	f89a 3000 	ldrb.w	r3, [sl]
 8019528:	2b67      	cmp	r3, #103	; 0x67
 801952a:	f10a 0501 	add.w	r5, sl, #1
 801952e:	d82b      	bhi.n	8019588 <__ssvfiscanf_r+0x12c>
 8019530:	2b65      	cmp	r3, #101	; 0x65
 8019532:	f080 809f 	bcs.w	8019674 <__ssvfiscanf_r+0x218>
 8019536:	2b47      	cmp	r3, #71	; 0x47
 8019538:	d810      	bhi.n	801955c <__ssvfiscanf_r+0x100>
 801953a:	2b45      	cmp	r3, #69	; 0x45
 801953c:	f080 809a 	bcs.w	8019674 <__ssvfiscanf_r+0x218>
 8019540:	2b00      	cmp	r3, #0
 8019542:	d06c      	beq.n	801961e <__ssvfiscanf_r+0x1c2>
 8019544:	2b25      	cmp	r3, #37	; 0x25
 8019546:	d051      	beq.n	80195ec <__ssvfiscanf_r+0x190>
 8019548:	2303      	movs	r3, #3
 801954a:	9347      	str	r3, [sp, #284]	; 0x11c
 801954c:	9742      	str	r7, [sp, #264]	; 0x108
 801954e:	e027      	b.n	80195a0 <__ssvfiscanf_r+0x144>
 8019550:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8019552:	fb07 1303 	mla	r3, r7, r3, r1
 8019556:	3b30      	subs	r3, #48	; 0x30
 8019558:	9343      	str	r3, [sp, #268]	; 0x10c
 801955a:	e7cf      	b.n	80194fc <__ssvfiscanf_r+0xa0>
 801955c:	2b5b      	cmp	r3, #91	; 0x5b
 801955e:	d06a      	beq.n	8019636 <__ssvfiscanf_r+0x1da>
 8019560:	d80c      	bhi.n	801957c <__ssvfiscanf_r+0x120>
 8019562:	2b58      	cmp	r3, #88	; 0x58
 8019564:	d1f0      	bne.n	8019548 <__ssvfiscanf_r+0xec>
 8019566:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8019568:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801956c:	9241      	str	r2, [sp, #260]	; 0x104
 801956e:	2210      	movs	r2, #16
 8019570:	9242      	str	r2, [sp, #264]	; 0x108
 8019572:	2b6e      	cmp	r3, #110	; 0x6e
 8019574:	bf8c      	ite	hi
 8019576:	2304      	movhi	r3, #4
 8019578:	2303      	movls	r3, #3
 801957a:	e010      	b.n	801959e <__ssvfiscanf_r+0x142>
 801957c:	2b63      	cmp	r3, #99	; 0x63
 801957e:	d065      	beq.n	801964c <__ssvfiscanf_r+0x1f0>
 8019580:	2b64      	cmp	r3, #100	; 0x64
 8019582:	d1e1      	bne.n	8019548 <__ssvfiscanf_r+0xec>
 8019584:	9742      	str	r7, [sp, #264]	; 0x108
 8019586:	e7f4      	b.n	8019572 <__ssvfiscanf_r+0x116>
 8019588:	2b70      	cmp	r3, #112	; 0x70
 801958a:	d04b      	beq.n	8019624 <__ssvfiscanf_r+0x1c8>
 801958c:	d826      	bhi.n	80195dc <__ssvfiscanf_r+0x180>
 801958e:	2b6e      	cmp	r3, #110	; 0x6e
 8019590:	d062      	beq.n	8019658 <__ssvfiscanf_r+0x1fc>
 8019592:	d84c      	bhi.n	801962e <__ssvfiscanf_r+0x1d2>
 8019594:	2b69      	cmp	r3, #105	; 0x69
 8019596:	d1d7      	bne.n	8019548 <__ssvfiscanf_r+0xec>
 8019598:	2300      	movs	r3, #0
 801959a:	9342      	str	r3, [sp, #264]	; 0x108
 801959c:	2303      	movs	r3, #3
 801959e:	9347      	str	r3, [sp, #284]	; 0x11c
 80195a0:	6863      	ldr	r3, [r4, #4]
 80195a2:	2b00      	cmp	r3, #0
 80195a4:	dd68      	ble.n	8019678 <__ssvfiscanf_r+0x21c>
 80195a6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80195a8:	0659      	lsls	r1, r3, #25
 80195aa:	d407      	bmi.n	80195bc <__ssvfiscanf_r+0x160>
 80195ac:	f7ff f8b2 	bl	8018714 <__locale_ctype_ptr>
 80195b0:	6823      	ldr	r3, [r4, #0]
 80195b2:	781a      	ldrb	r2, [r3, #0]
 80195b4:	4410      	add	r0, r2
 80195b6:	7842      	ldrb	r2, [r0, #1]
 80195b8:	0712      	lsls	r2, r2, #28
 80195ba:	d464      	bmi.n	8019686 <__ssvfiscanf_r+0x22a>
 80195bc:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80195be:	2b02      	cmp	r3, #2
 80195c0:	dc73      	bgt.n	80196aa <__ssvfiscanf_r+0x24e>
 80195c2:	466b      	mov	r3, sp
 80195c4:	4622      	mov	r2, r4
 80195c6:	a941      	add	r1, sp, #260	; 0x104
 80195c8:	4630      	mov	r0, r6
 80195ca:	f000 f897 	bl	80196fc <_scanf_chars>
 80195ce:	2801      	cmp	r0, #1
 80195d0:	f000 8089 	beq.w	80196e6 <__ssvfiscanf_r+0x28a>
 80195d4:	2802      	cmp	r0, #2
 80195d6:	f47f af71 	bne.w	80194bc <__ssvfiscanf_r+0x60>
 80195da:	e01d      	b.n	8019618 <__ssvfiscanf_r+0x1bc>
 80195dc:	2b75      	cmp	r3, #117	; 0x75
 80195de:	d0d1      	beq.n	8019584 <__ssvfiscanf_r+0x128>
 80195e0:	2b78      	cmp	r3, #120	; 0x78
 80195e2:	d0c0      	beq.n	8019566 <__ssvfiscanf_r+0x10a>
 80195e4:	2b73      	cmp	r3, #115	; 0x73
 80195e6:	d1af      	bne.n	8019548 <__ssvfiscanf_r+0xec>
 80195e8:	2302      	movs	r3, #2
 80195ea:	e7d8      	b.n	801959e <__ssvfiscanf_r+0x142>
 80195ec:	6863      	ldr	r3, [r4, #4]
 80195ee:	2b00      	cmp	r3, #0
 80195f0:	dd0c      	ble.n	801960c <__ssvfiscanf_r+0x1b0>
 80195f2:	6823      	ldr	r3, [r4, #0]
 80195f4:	781a      	ldrb	r2, [r3, #0]
 80195f6:	455a      	cmp	r2, fp
 80195f8:	d175      	bne.n	80196e6 <__ssvfiscanf_r+0x28a>
 80195fa:	3301      	adds	r3, #1
 80195fc:	6862      	ldr	r2, [r4, #4]
 80195fe:	6023      	str	r3, [r4, #0]
 8019600:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8019602:	3a01      	subs	r2, #1
 8019604:	3301      	adds	r3, #1
 8019606:	6062      	str	r2, [r4, #4]
 8019608:	9345      	str	r3, [sp, #276]	; 0x114
 801960a:	e757      	b.n	80194bc <__ssvfiscanf_r+0x60>
 801960c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801960e:	4621      	mov	r1, r4
 8019610:	4630      	mov	r0, r6
 8019612:	4798      	blx	r3
 8019614:	2800      	cmp	r0, #0
 8019616:	d0ec      	beq.n	80195f2 <__ssvfiscanf_r+0x196>
 8019618:	9844      	ldr	r0, [sp, #272]	; 0x110
 801961a:	2800      	cmp	r0, #0
 801961c:	d159      	bne.n	80196d2 <__ssvfiscanf_r+0x276>
 801961e:	f04f 30ff 	mov.w	r0, #4294967295
 8019622:	e05c      	b.n	80196de <__ssvfiscanf_r+0x282>
 8019624:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8019626:	f042 0220 	orr.w	r2, r2, #32
 801962a:	9241      	str	r2, [sp, #260]	; 0x104
 801962c:	e79b      	b.n	8019566 <__ssvfiscanf_r+0x10a>
 801962e:	2308      	movs	r3, #8
 8019630:	9342      	str	r3, [sp, #264]	; 0x108
 8019632:	2304      	movs	r3, #4
 8019634:	e7b3      	b.n	801959e <__ssvfiscanf_r+0x142>
 8019636:	4629      	mov	r1, r5
 8019638:	4640      	mov	r0, r8
 801963a:	f000 f9c7 	bl	80199cc <__sccl>
 801963e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019640:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019644:	9341      	str	r3, [sp, #260]	; 0x104
 8019646:	4605      	mov	r5, r0
 8019648:	2301      	movs	r3, #1
 801964a:	e7a8      	b.n	801959e <__ssvfiscanf_r+0x142>
 801964c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801964e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019652:	9341      	str	r3, [sp, #260]	; 0x104
 8019654:	2300      	movs	r3, #0
 8019656:	e7a2      	b.n	801959e <__ssvfiscanf_r+0x142>
 8019658:	9841      	ldr	r0, [sp, #260]	; 0x104
 801965a:	06c3      	lsls	r3, r0, #27
 801965c:	f53f af2e 	bmi.w	80194bc <__ssvfiscanf_r+0x60>
 8019660:	9b00      	ldr	r3, [sp, #0]
 8019662:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8019664:	1d19      	adds	r1, r3, #4
 8019666:	9100      	str	r1, [sp, #0]
 8019668:	681b      	ldr	r3, [r3, #0]
 801966a:	07c0      	lsls	r0, r0, #31
 801966c:	bf4c      	ite	mi
 801966e:	801a      	strhmi	r2, [r3, #0]
 8019670:	601a      	strpl	r2, [r3, #0]
 8019672:	e723      	b.n	80194bc <__ssvfiscanf_r+0x60>
 8019674:	2305      	movs	r3, #5
 8019676:	e792      	b.n	801959e <__ssvfiscanf_r+0x142>
 8019678:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801967a:	4621      	mov	r1, r4
 801967c:	4630      	mov	r0, r6
 801967e:	4798      	blx	r3
 8019680:	2800      	cmp	r0, #0
 8019682:	d090      	beq.n	80195a6 <__ssvfiscanf_r+0x14a>
 8019684:	e7c8      	b.n	8019618 <__ssvfiscanf_r+0x1bc>
 8019686:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8019688:	3201      	adds	r2, #1
 801968a:	9245      	str	r2, [sp, #276]	; 0x114
 801968c:	6862      	ldr	r2, [r4, #4]
 801968e:	3a01      	subs	r2, #1
 8019690:	2a00      	cmp	r2, #0
 8019692:	6062      	str	r2, [r4, #4]
 8019694:	dd02      	ble.n	801969c <__ssvfiscanf_r+0x240>
 8019696:	3301      	adds	r3, #1
 8019698:	6023      	str	r3, [r4, #0]
 801969a:	e787      	b.n	80195ac <__ssvfiscanf_r+0x150>
 801969c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801969e:	4621      	mov	r1, r4
 80196a0:	4630      	mov	r0, r6
 80196a2:	4798      	blx	r3
 80196a4:	2800      	cmp	r0, #0
 80196a6:	d081      	beq.n	80195ac <__ssvfiscanf_r+0x150>
 80196a8:	e7b6      	b.n	8019618 <__ssvfiscanf_r+0x1bc>
 80196aa:	2b04      	cmp	r3, #4
 80196ac:	dc06      	bgt.n	80196bc <__ssvfiscanf_r+0x260>
 80196ae:	466b      	mov	r3, sp
 80196b0:	4622      	mov	r2, r4
 80196b2:	a941      	add	r1, sp, #260	; 0x104
 80196b4:	4630      	mov	r0, r6
 80196b6:	f000 f885 	bl	80197c4 <_scanf_i>
 80196ba:	e788      	b.n	80195ce <__ssvfiscanf_r+0x172>
 80196bc:	4b0e      	ldr	r3, [pc, #56]	; (80196f8 <__ssvfiscanf_r+0x29c>)
 80196be:	2b00      	cmp	r3, #0
 80196c0:	f43f aefc 	beq.w	80194bc <__ssvfiscanf_r+0x60>
 80196c4:	466b      	mov	r3, sp
 80196c6:	4622      	mov	r2, r4
 80196c8:	a941      	add	r1, sp, #260	; 0x104
 80196ca:	4630      	mov	r0, r6
 80196cc:	f7fc fd74 	bl	80161b8 <_scanf_float>
 80196d0:	e77d      	b.n	80195ce <__ssvfiscanf_r+0x172>
 80196d2:	89a3      	ldrh	r3, [r4, #12]
 80196d4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80196d8:	bf18      	it	ne
 80196da:	f04f 30ff 	movne.w	r0, #4294967295
 80196de:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80196e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80196e6:	9844      	ldr	r0, [sp, #272]	; 0x110
 80196e8:	e7f9      	b.n	80196de <__ssvfiscanf_r+0x282>
 80196ea:	bf00      	nop
 80196ec:	080193a9 	.word	0x080193a9
 80196f0:	08019423 	.word	0x08019423
 80196f4:	0801a51a 	.word	0x0801a51a
 80196f8:	080161b9 	.word	0x080161b9

080196fc <_scanf_chars>:
 80196fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019700:	4615      	mov	r5, r2
 8019702:	688a      	ldr	r2, [r1, #8]
 8019704:	4680      	mov	r8, r0
 8019706:	460c      	mov	r4, r1
 8019708:	b932      	cbnz	r2, 8019718 <_scanf_chars+0x1c>
 801970a:	698a      	ldr	r2, [r1, #24]
 801970c:	2a00      	cmp	r2, #0
 801970e:	bf14      	ite	ne
 8019710:	f04f 32ff 	movne.w	r2, #4294967295
 8019714:	2201      	moveq	r2, #1
 8019716:	608a      	str	r2, [r1, #8]
 8019718:	6822      	ldr	r2, [r4, #0]
 801971a:	06d1      	lsls	r1, r2, #27
 801971c:	bf5f      	itttt	pl
 801971e:	681a      	ldrpl	r2, [r3, #0]
 8019720:	1d11      	addpl	r1, r2, #4
 8019722:	6019      	strpl	r1, [r3, #0]
 8019724:	6817      	ldrpl	r7, [r2, #0]
 8019726:	2600      	movs	r6, #0
 8019728:	69a3      	ldr	r3, [r4, #24]
 801972a:	b1db      	cbz	r3, 8019764 <_scanf_chars+0x68>
 801972c:	2b01      	cmp	r3, #1
 801972e:	d107      	bne.n	8019740 <_scanf_chars+0x44>
 8019730:	682b      	ldr	r3, [r5, #0]
 8019732:	6962      	ldr	r2, [r4, #20]
 8019734:	781b      	ldrb	r3, [r3, #0]
 8019736:	5cd3      	ldrb	r3, [r2, r3]
 8019738:	b9a3      	cbnz	r3, 8019764 <_scanf_chars+0x68>
 801973a:	2e00      	cmp	r6, #0
 801973c:	d132      	bne.n	80197a4 <_scanf_chars+0xa8>
 801973e:	e006      	b.n	801974e <_scanf_chars+0x52>
 8019740:	2b02      	cmp	r3, #2
 8019742:	d007      	beq.n	8019754 <_scanf_chars+0x58>
 8019744:	2e00      	cmp	r6, #0
 8019746:	d12d      	bne.n	80197a4 <_scanf_chars+0xa8>
 8019748:	69a3      	ldr	r3, [r4, #24]
 801974a:	2b01      	cmp	r3, #1
 801974c:	d12a      	bne.n	80197a4 <_scanf_chars+0xa8>
 801974e:	2001      	movs	r0, #1
 8019750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019754:	f7fe ffde 	bl	8018714 <__locale_ctype_ptr>
 8019758:	682b      	ldr	r3, [r5, #0]
 801975a:	781b      	ldrb	r3, [r3, #0]
 801975c:	4418      	add	r0, r3
 801975e:	7843      	ldrb	r3, [r0, #1]
 8019760:	071b      	lsls	r3, r3, #28
 8019762:	d4ef      	bmi.n	8019744 <_scanf_chars+0x48>
 8019764:	6823      	ldr	r3, [r4, #0]
 8019766:	06da      	lsls	r2, r3, #27
 8019768:	bf5e      	ittt	pl
 801976a:	682b      	ldrpl	r3, [r5, #0]
 801976c:	781b      	ldrbpl	r3, [r3, #0]
 801976e:	703b      	strbpl	r3, [r7, #0]
 8019770:	682a      	ldr	r2, [r5, #0]
 8019772:	686b      	ldr	r3, [r5, #4]
 8019774:	f102 0201 	add.w	r2, r2, #1
 8019778:	602a      	str	r2, [r5, #0]
 801977a:	68a2      	ldr	r2, [r4, #8]
 801977c:	f103 33ff 	add.w	r3, r3, #4294967295
 8019780:	f102 32ff 	add.w	r2, r2, #4294967295
 8019784:	606b      	str	r3, [r5, #4]
 8019786:	f106 0601 	add.w	r6, r6, #1
 801978a:	bf58      	it	pl
 801978c:	3701      	addpl	r7, #1
 801978e:	60a2      	str	r2, [r4, #8]
 8019790:	b142      	cbz	r2, 80197a4 <_scanf_chars+0xa8>
 8019792:	2b00      	cmp	r3, #0
 8019794:	dcc8      	bgt.n	8019728 <_scanf_chars+0x2c>
 8019796:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801979a:	4629      	mov	r1, r5
 801979c:	4640      	mov	r0, r8
 801979e:	4798      	blx	r3
 80197a0:	2800      	cmp	r0, #0
 80197a2:	d0c1      	beq.n	8019728 <_scanf_chars+0x2c>
 80197a4:	6823      	ldr	r3, [r4, #0]
 80197a6:	f013 0310 	ands.w	r3, r3, #16
 80197aa:	d105      	bne.n	80197b8 <_scanf_chars+0xbc>
 80197ac:	68e2      	ldr	r2, [r4, #12]
 80197ae:	3201      	adds	r2, #1
 80197b0:	60e2      	str	r2, [r4, #12]
 80197b2:	69a2      	ldr	r2, [r4, #24]
 80197b4:	b102      	cbz	r2, 80197b8 <_scanf_chars+0xbc>
 80197b6:	703b      	strb	r3, [r7, #0]
 80197b8:	6923      	ldr	r3, [r4, #16]
 80197ba:	441e      	add	r6, r3
 80197bc:	6126      	str	r6, [r4, #16]
 80197be:	2000      	movs	r0, #0
 80197c0:	e7c6      	b.n	8019750 <_scanf_chars+0x54>
	...

080197c4 <_scanf_i>:
 80197c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80197c8:	469a      	mov	sl, r3
 80197ca:	4b74      	ldr	r3, [pc, #464]	; (801999c <_scanf_i+0x1d8>)
 80197cc:	460c      	mov	r4, r1
 80197ce:	4683      	mov	fp, r0
 80197d0:	4616      	mov	r6, r2
 80197d2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80197d6:	b087      	sub	sp, #28
 80197d8:	ab03      	add	r3, sp, #12
 80197da:	68a7      	ldr	r7, [r4, #8]
 80197dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80197e0:	4b6f      	ldr	r3, [pc, #444]	; (80199a0 <_scanf_i+0x1dc>)
 80197e2:	69a1      	ldr	r1, [r4, #24]
 80197e4:	4a6f      	ldr	r2, [pc, #444]	; (80199a4 <_scanf_i+0x1e0>)
 80197e6:	2903      	cmp	r1, #3
 80197e8:	bf08      	it	eq
 80197ea:	461a      	moveq	r2, r3
 80197ec:	1e7b      	subs	r3, r7, #1
 80197ee:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80197f2:	bf84      	itt	hi
 80197f4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80197f8:	60a3      	strhi	r3, [r4, #8]
 80197fa:	6823      	ldr	r3, [r4, #0]
 80197fc:	9200      	str	r2, [sp, #0]
 80197fe:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8019802:	bf88      	it	hi
 8019804:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8019808:	f104 091c 	add.w	r9, r4, #28
 801980c:	6023      	str	r3, [r4, #0]
 801980e:	bf8c      	ite	hi
 8019810:	197f      	addhi	r7, r7, r5
 8019812:	2700      	movls	r7, #0
 8019814:	464b      	mov	r3, r9
 8019816:	f04f 0800 	mov.w	r8, #0
 801981a:	9301      	str	r3, [sp, #4]
 801981c:	6831      	ldr	r1, [r6, #0]
 801981e:	ab03      	add	r3, sp, #12
 8019820:	2202      	movs	r2, #2
 8019822:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8019826:	7809      	ldrb	r1, [r1, #0]
 8019828:	f7e6 fcf2 	bl	8000210 <memchr>
 801982c:	9b01      	ldr	r3, [sp, #4]
 801982e:	b330      	cbz	r0, 801987e <_scanf_i+0xba>
 8019830:	f1b8 0f01 	cmp.w	r8, #1
 8019834:	d15a      	bne.n	80198ec <_scanf_i+0x128>
 8019836:	6862      	ldr	r2, [r4, #4]
 8019838:	b92a      	cbnz	r2, 8019846 <_scanf_i+0x82>
 801983a:	6822      	ldr	r2, [r4, #0]
 801983c:	2108      	movs	r1, #8
 801983e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8019842:	6061      	str	r1, [r4, #4]
 8019844:	6022      	str	r2, [r4, #0]
 8019846:	6822      	ldr	r2, [r4, #0]
 8019848:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801984c:	6022      	str	r2, [r4, #0]
 801984e:	68a2      	ldr	r2, [r4, #8]
 8019850:	1e51      	subs	r1, r2, #1
 8019852:	60a1      	str	r1, [r4, #8]
 8019854:	b19a      	cbz	r2, 801987e <_scanf_i+0xba>
 8019856:	6832      	ldr	r2, [r6, #0]
 8019858:	1c51      	adds	r1, r2, #1
 801985a:	6031      	str	r1, [r6, #0]
 801985c:	7812      	ldrb	r2, [r2, #0]
 801985e:	701a      	strb	r2, [r3, #0]
 8019860:	1c5d      	adds	r5, r3, #1
 8019862:	6873      	ldr	r3, [r6, #4]
 8019864:	3b01      	subs	r3, #1
 8019866:	2b00      	cmp	r3, #0
 8019868:	6073      	str	r3, [r6, #4]
 801986a:	dc07      	bgt.n	801987c <_scanf_i+0xb8>
 801986c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019870:	4631      	mov	r1, r6
 8019872:	4658      	mov	r0, fp
 8019874:	4798      	blx	r3
 8019876:	2800      	cmp	r0, #0
 8019878:	f040 8086 	bne.w	8019988 <_scanf_i+0x1c4>
 801987c:	462b      	mov	r3, r5
 801987e:	f108 0801 	add.w	r8, r8, #1
 8019882:	f1b8 0f03 	cmp.w	r8, #3
 8019886:	d1c8      	bne.n	801981a <_scanf_i+0x56>
 8019888:	6862      	ldr	r2, [r4, #4]
 801988a:	b90a      	cbnz	r2, 8019890 <_scanf_i+0xcc>
 801988c:	220a      	movs	r2, #10
 801988e:	6062      	str	r2, [r4, #4]
 8019890:	6862      	ldr	r2, [r4, #4]
 8019892:	4945      	ldr	r1, [pc, #276]	; (80199a8 <_scanf_i+0x1e4>)
 8019894:	6960      	ldr	r0, [r4, #20]
 8019896:	9301      	str	r3, [sp, #4]
 8019898:	1a89      	subs	r1, r1, r2
 801989a:	f000 f897 	bl	80199cc <__sccl>
 801989e:	9b01      	ldr	r3, [sp, #4]
 80198a0:	f04f 0800 	mov.w	r8, #0
 80198a4:	461d      	mov	r5, r3
 80198a6:	68a3      	ldr	r3, [r4, #8]
 80198a8:	6822      	ldr	r2, [r4, #0]
 80198aa:	2b00      	cmp	r3, #0
 80198ac:	d03a      	beq.n	8019924 <_scanf_i+0x160>
 80198ae:	6831      	ldr	r1, [r6, #0]
 80198b0:	6960      	ldr	r0, [r4, #20]
 80198b2:	f891 c000 	ldrb.w	ip, [r1]
 80198b6:	f810 000c 	ldrb.w	r0, [r0, ip]
 80198ba:	2800      	cmp	r0, #0
 80198bc:	d032      	beq.n	8019924 <_scanf_i+0x160>
 80198be:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80198c2:	d121      	bne.n	8019908 <_scanf_i+0x144>
 80198c4:	0510      	lsls	r0, r2, #20
 80198c6:	d51f      	bpl.n	8019908 <_scanf_i+0x144>
 80198c8:	f108 0801 	add.w	r8, r8, #1
 80198cc:	b117      	cbz	r7, 80198d4 <_scanf_i+0x110>
 80198ce:	3301      	adds	r3, #1
 80198d0:	3f01      	subs	r7, #1
 80198d2:	60a3      	str	r3, [r4, #8]
 80198d4:	6873      	ldr	r3, [r6, #4]
 80198d6:	3b01      	subs	r3, #1
 80198d8:	2b00      	cmp	r3, #0
 80198da:	6073      	str	r3, [r6, #4]
 80198dc:	dd1b      	ble.n	8019916 <_scanf_i+0x152>
 80198de:	6833      	ldr	r3, [r6, #0]
 80198e0:	3301      	adds	r3, #1
 80198e2:	6033      	str	r3, [r6, #0]
 80198e4:	68a3      	ldr	r3, [r4, #8]
 80198e6:	3b01      	subs	r3, #1
 80198e8:	60a3      	str	r3, [r4, #8]
 80198ea:	e7dc      	b.n	80198a6 <_scanf_i+0xe2>
 80198ec:	f1b8 0f02 	cmp.w	r8, #2
 80198f0:	d1ad      	bne.n	801984e <_scanf_i+0x8a>
 80198f2:	6822      	ldr	r2, [r4, #0]
 80198f4:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80198f8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80198fc:	d1bf      	bne.n	801987e <_scanf_i+0xba>
 80198fe:	2110      	movs	r1, #16
 8019900:	6061      	str	r1, [r4, #4]
 8019902:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8019906:	e7a1      	b.n	801984c <_scanf_i+0x88>
 8019908:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801990c:	6022      	str	r2, [r4, #0]
 801990e:	780b      	ldrb	r3, [r1, #0]
 8019910:	702b      	strb	r3, [r5, #0]
 8019912:	3501      	adds	r5, #1
 8019914:	e7de      	b.n	80198d4 <_scanf_i+0x110>
 8019916:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801991a:	4631      	mov	r1, r6
 801991c:	4658      	mov	r0, fp
 801991e:	4798      	blx	r3
 8019920:	2800      	cmp	r0, #0
 8019922:	d0df      	beq.n	80198e4 <_scanf_i+0x120>
 8019924:	6823      	ldr	r3, [r4, #0]
 8019926:	05d9      	lsls	r1, r3, #23
 8019928:	d50c      	bpl.n	8019944 <_scanf_i+0x180>
 801992a:	454d      	cmp	r5, r9
 801992c:	d908      	bls.n	8019940 <_scanf_i+0x17c>
 801992e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8019932:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019936:	4632      	mov	r2, r6
 8019938:	4658      	mov	r0, fp
 801993a:	4798      	blx	r3
 801993c:	1e6f      	subs	r7, r5, #1
 801993e:	463d      	mov	r5, r7
 8019940:	454d      	cmp	r5, r9
 8019942:	d029      	beq.n	8019998 <_scanf_i+0x1d4>
 8019944:	6822      	ldr	r2, [r4, #0]
 8019946:	f012 0210 	ands.w	r2, r2, #16
 801994a:	d113      	bne.n	8019974 <_scanf_i+0x1b0>
 801994c:	702a      	strb	r2, [r5, #0]
 801994e:	6863      	ldr	r3, [r4, #4]
 8019950:	9e00      	ldr	r6, [sp, #0]
 8019952:	4649      	mov	r1, r9
 8019954:	4658      	mov	r0, fp
 8019956:	47b0      	blx	r6
 8019958:	f8da 3000 	ldr.w	r3, [sl]
 801995c:	6821      	ldr	r1, [r4, #0]
 801995e:	1d1a      	adds	r2, r3, #4
 8019960:	f8ca 2000 	str.w	r2, [sl]
 8019964:	f011 0f20 	tst.w	r1, #32
 8019968:	681b      	ldr	r3, [r3, #0]
 801996a:	d010      	beq.n	801998e <_scanf_i+0x1ca>
 801996c:	6018      	str	r0, [r3, #0]
 801996e:	68e3      	ldr	r3, [r4, #12]
 8019970:	3301      	adds	r3, #1
 8019972:	60e3      	str	r3, [r4, #12]
 8019974:	eba5 0509 	sub.w	r5, r5, r9
 8019978:	44a8      	add	r8, r5
 801997a:	6925      	ldr	r5, [r4, #16]
 801997c:	4445      	add	r5, r8
 801997e:	6125      	str	r5, [r4, #16]
 8019980:	2000      	movs	r0, #0
 8019982:	b007      	add	sp, #28
 8019984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019988:	f04f 0800 	mov.w	r8, #0
 801998c:	e7ca      	b.n	8019924 <_scanf_i+0x160>
 801998e:	07ca      	lsls	r2, r1, #31
 8019990:	bf4c      	ite	mi
 8019992:	8018      	strhmi	r0, [r3, #0]
 8019994:	6018      	strpl	r0, [r3, #0]
 8019996:	e7ea      	b.n	801996e <_scanf_i+0x1aa>
 8019998:	2001      	movs	r0, #1
 801999a:	e7f2      	b.n	8019982 <_scanf_i+0x1be>
 801999c:	0801a0dc 	.word	0x0801a0dc
 80199a0:	080173d1 	.word	0x080173d1
 80199a4:	08019b49 	.word	0x08019b49
 80199a8:	0801a535 	.word	0x0801a535

080199ac <_sbrk_r>:
 80199ac:	b538      	push	{r3, r4, r5, lr}
 80199ae:	4c06      	ldr	r4, [pc, #24]	; (80199c8 <_sbrk_r+0x1c>)
 80199b0:	2300      	movs	r3, #0
 80199b2:	4605      	mov	r5, r0
 80199b4:	4608      	mov	r0, r1
 80199b6:	6023      	str	r3, [r4, #0]
 80199b8:	f7ed ffee 	bl	8007998 <_sbrk>
 80199bc:	1c43      	adds	r3, r0, #1
 80199be:	d102      	bne.n	80199c6 <_sbrk_r+0x1a>
 80199c0:	6823      	ldr	r3, [r4, #0]
 80199c2:	b103      	cbz	r3, 80199c6 <_sbrk_r+0x1a>
 80199c4:	602b      	str	r3, [r5, #0]
 80199c6:	bd38      	pop	{r3, r4, r5, pc}
 80199c8:	20046c9c 	.word	0x20046c9c

080199cc <__sccl>:
 80199cc:	b570      	push	{r4, r5, r6, lr}
 80199ce:	780b      	ldrb	r3, [r1, #0]
 80199d0:	2b5e      	cmp	r3, #94	; 0x5e
 80199d2:	bf13      	iteet	ne
 80199d4:	1c4a      	addne	r2, r1, #1
 80199d6:	1c8a      	addeq	r2, r1, #2
 80199d8:	784b      	ldrbeq	r3, [r1, #1]
 80199da:	2100      	movne	r1, #0
 80199dc:	bf08      	it	eq
 80199de:	2101      	moveq	r1, #1
 80199e0:	1e44      	subs	r4, r0, #1
 80199e2:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80199e6:	f804 1f01 	strb.w	r1, [r4, #1]!
 80199ea:	42ac      	cmp	r4, r5
 80199ec:	d1fb      	bne.n	80199e6 <__sccl+0x1a>
 80199ee:	b913      	cbnz	r3, 80199f6 <__sccl+0x2a>
 80199f0:	3a01      	subs	r2, #1
 80199f2:	4610      	mov	r0, r2
 80199f4:	bd70      	pop	{r4, r5, r6, pc}
 80199f6:	f081 0401 	eor.w	r4, r1, #1
 80199fa:	54c4      	strb	r4, [r0, r3]
 80199fc:	1c51      	adds	r1, r2, #1
 80199fe:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8019a02:	2d2d      	cmp	r5, #45	; 0x2d
 8019a04:	f101 36ff 	add.w	r6, r1, #4294967295
 8019a08:	460a      	mov	r2, r1
 8019a0a:	d006      	beq.n	8019a1a <__sccl+0x4e>
 8019a0c:	2d5d      	cmp	r5, #93	; 0x5d
 8019a0e:	d0f0      	beq.n	80199f2 <__sccl+0x26>
 8019a10:	b90d      	cbnz	r5, 8019a16 <__sccl+0x4a>
 8019a12:	4632      	mov	r2, r6
 8019a14:	e7ed      	b.n	80199f2 <__sccl+0x26>
 8019a16:	462b      	mov	r3, r5
 8019a18:	e7ef      	b.n	80199fa <__sccl+0x2e>
 8019a1a:	780e      	ldrb	r6, [r1, #0]
 8019a1c:	2e5d      	cmp	r6, #93	; 0x5d
 8019a1e:	d0fa      	beq.n	8019a16 <__sccl+0x4a>
 8019a20:	42b3      	cmp	r3, r6
 8019a22:	dcf8      	bgt.n	8019a16 <__sccl+0x4a>
 8019a24:	3301      	adds	r3, #1
 8019a26:	429e      	cmp	r6, r3
 8019a28:	54c4      	strb	r4, [r0, r3]
 8019a2a:	dcfb      	bgt.n	8019a24 <__sccl+0x58>
 8019a2c:	3102      	adds	r1, #2
 8019a2e:	e7e6      	b.n	80199fe <__sccl+0x32>

08019a30 <strncmp>:
 8019a30:	b510      	push	{r4, lr}
 8019a32:	b16a      	cbz	r2, 8019a50 <strncmp+0x20>
 8019a34:	3901      	subs	r1, #1
 8019a36:	1884      	adds	r4, r0, r2
 8019a38:	f810 3b01 	ldrb.w	r3, [r0], #1
 8019a3c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8019a40:	4293      	cmp	r3, r2
 8019a42:	d103      	bne.n	8019a4c <strncmp+0x1c>
 8019a44:	42a0      	cmp	r0, r4
 8019a46:	d001      	beq.n	8019a4c <strncmp+0x1c>
 8019a48:	2b00      	cmp	r3, #0
 8019a4a:	d1f5      	bne.n	8019a38 <strncmp+0x8>
 8019a4c:	1a98      	subs	r0, r3, r2
 8019a4e:	bd10      	pop	{r4, pc}
 8019a50:	4610      	mov	r0, r2
 8019a52:	e7fc      	b.n	8019a4e <strncmp+0x1e>

08019a54 <_strtoul_l.isra.0>:
 8019a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019a58:	4680      	mov	r8, r0
 8019a5a:	4689      	mov	r9, r1
 8019a5c:	4692      	mov	sl, r2
 8019a5e:	461e      	mov	r6, r3
 8019a60:	460f      	mov	r7, r1
 8019a62:	463d      	mov	r5, r7
 8019a64:	9808      	ldr	r0, [sp, #32]
 8019a66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019a6a:	f7fe fe4f 	bl	801870c <__locale_ctype_ptr_l>
 8019a6e:	4420      	add	r0, r4
 8019a70:	7843      	ldrb	r3, [r0, #1]
 8019a72:	f013 0308 	ands.w	r3, r3, #8
 8019a76:	d130      	bne.n	8019ada <_strtoul_l.isra.0+0x86>
 8019a78:	2c2d      	cmp	r4, #45	; 0x2d
 8019a7a:	d130      	bne.n	8019ade <_strtoul_l.isra.0+0x8a>
 8019a7c:	787c      	ldrb	r4, [r7, #1]
 8019a7e:	1cbd      	adds	r5, r7, #2
 8019a80:	2101      	movs	r1, #1
 8019a82:	2e00      	cmp	r6, #0
 8019a84:	d05c      	beq.n	8019b40 <_strtoul_l.isra.0+0xec>
 8019a86:	2e10      	cmp	r6, #16
 8019a88:	d109      	bne.n	8019a9e <_strtoul_l.isra.0+0x4a>
 8019a8a:	2c30      	cmp	r4, #48	; 0x30
 8019a8c:	d107      	bne.n	8019a9e <_strtoul_l.isra.0+0x4a>
 8019a8e:	782b      	ldrb	r3, [r5, #0]
 8019a90:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8019a94:	2b58      	cmp	r3, #88	; 0x58
 8019a96:	d14e      	bne.n	8019b36 <_strtoul_l.isra.0+0xe2>
 8019a98:	786c      	ldrb	r4, [r5, #1]
 8019a9a:	2610      	movs	r6, #16
 8019a9c:	3502      	adds	r5, #2
 8019a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8019aa2:	2300      	movs	r3, #0
 8019aa4:	fbb2 f2f6 	udiv	r2, r2, r6
 8019aa8:	fb06 fc02 	mul.w	ip, r6, r2
 8019aac:	ea6f 0c0c 	mvn.w	ip, ip
 8019ab0:	4618      	mov	r0, r3
 8019ab2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8019ab6:	2f09      	cmp	r7, #9
 8019ab8:	d817      	bhi.n	8019aea <_strtoul_l.isra.0+0x96>
 8019aba:	463c      	mov	r4, r7
 8019abc:	42a6      	cmp	r6, r4
 8019abe:	dd23      	ble.n	8019b08 <_strtoul_l.isra.0+0xb4>
 8019ac0:	2b00      	cmp	r3, #0
 8019ac2:	db1e      	blt.n	8019b02 <_strtoul_l.isra.0+0xae>
 8019ac4:	4282      	cmp	r2, r0
 8019ac6:	d31c      	bcc.n	8019b02 <_strtoul_l.isra.0+0xae>
 8019ac8:	d101      	bne.n	8019ace <_strtoul_l.isra.0+0x7a>
 8019aca:	45a4      	cmp	ip, r4
 8019acc:	db19      	blt.n	8019b02 <_strtoul_l.isra.0+0xae>
 8019ace:	fb00 4006 	mla	r0, r0, r6, r4
 8019ad2:	2301      	movs	r3, #1
 8019ad4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019ad8:	e7eb      	b.n	8019ab2 <_strtoul_l.isra.0+0x5e>
 8019ada:	462f      	mov	r7, r5
 8019adc:	e7c1      	b.n	8019a62 <_strtoul_l.isra.0+0xe>
 8019ade:	2c2b      	cmp	r4, #43	; 0x2b
 8019ae0:	bf04      	itt	eq
 8019ae2:	1cbd      	addeq	r5, r7, #2
 8019ae4:	787c      	ldrbeq	r4, [r7, #1]
 8019ae6:	4619      	mov	r1, r3
 8019ae8:	e7cb      	b.n	8019a82 <_strtoul_l.isra.0+0x2e>
 8019aea:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8019aee:	2f19      	cmp	r7, #25
 8019af0:	d801      	bhi.n	8019af6 <_strtoul_l.isra.0+0xa2>
 8019af2:	3c37      	subs	r4, #55	; 0x37
 8019af4:	e7e2      	b.n	8019abc <_strtoul_l.isra.0+0x68>
 8019af6:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8019afa:	2f19      	cmp	r7, #25
 8019afc:	d804      	bhi.n	8019b08 <_strtoul_l.isra.0+0xb4>
 8019afe:	3c57      	subs	r4, #87	; 0x57
 8019b00:	e7dc      	b.n	8019abc <_strtoul_l.isra.0+0x68>
 8019b02:	f04f 33ff 	mov.w	r3, #4294967295
 8019b06:	e7e5      	b.n	8019ad4 <_strtoul_l.isra.0+0x80>
 8019b08:	2b00      	cmp	r3, #0
 8019b0a:	da09      	bge.n	8019b20 <_strtoul_l.isra.0+0xcc>
 8019b0c:	2322      	movs	r3, #34	; 0x22
 8019b0e:	f8c8 3000 	str.w	r3, [r8]
 8019b12:	f04f 30ff 	mov.w	r0, #4294967295
 8019b16:	f1ba 0f00 	cmp.w	sl, #0
 8019b1a:	d107      	bne.n	8019b2c <_strtoul_l.isra.0+0xd8>
 8019b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019b20:	b101      	cbz	r1, 8019b24 <_strtoul_l.isra.0+0xd0>
 8019b22:	4240      	negs	r0, r0
 8019b24:	f1ba 0f00 	cmp.w	sl, #0
 8019b28:	d0f8      	beq.n	8019b1c <_strtoul_l.isra.0+0xc8>
 8019b2a:	b10b      	cbz	r3, 8019b30 <_strtoul_l.isra.0+0xdc>
 8019b2c:	f105 39ff 	add.w	r9, r5, #4294967295
 8019b30:	f8ca 9000 	str.w	r9, [sl]
 8019b34:	e7f2      	b.n	8019b1c <_strtoul_l.isra.0+0xc8>
 8019b36:	2430      	movs	r4, #48	; 0x30
 8019b38:	2e00      	cmp	r6, #0
 8019b3a:	d1b0      	bne.n	8019a9e <_strtoul_l.isra.0+0x4a>
 8019b3c:	2608      	movs	r6, #8
 8019b3e:	e7ae      	b.n	8019a9e <_strtoul_l.isra.0+0x4a>
 8019b40:	2c30      	cmp	r4, #48	; 0x30
 8019b42:	d0a4      	beq.n	8019a8e <_strtoul_l.isra.0+0x3a>
 8019b44:	260a      	movs	r6, #10
 8019b46:	e7aa      	b.n	8019a9e <_strtoul_l.isra.0+0x4a>

08019b48 <_strtoul_r>:
 8019b48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8019b4a:	4c06      	ldr	r4, [pc, #24]	; (8019b64 <_strtoul_r+0x1c>)
 8019b4c:	4d06      	ldr	r5, [pc, #24]	; (8019b68 <_strtoul_r+0x20>)
 8019b4e:	6824      	ldr	r4, [r4, #0]
 8019b50:	6a24      	ldr	r4, [r4, #32]
 8019b52:	2c00      	cmp	r4, #0
 8019b54:	bf08      	it	eq
 8019b56:	462c      	moveq	r4, r5
 8019b58:	9400      	str	r4, [sp, #0]
 8019b5a:	f7ff ff7b 	bl	8019a54 <_strtoul_l.isra.0>
 8019b5e:	b003      	add	sp, #12
 8019b60:	bd30      	pop	{r4, r5, pc}
 8019b62:	bf00      	nop
 8019b64:	2000000c 	.word	0x2000000c
 8019b68:	20000070 	.word	0x20000070

08019b6c <__submore>:
 8019b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019b70:	460c      	mov	r4, r1
 8019b72:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8019b74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019b78:	4299      	cmp	r1, r3
 8019b7a:	d11d      	bne.n	8019bb8 <__submore+0x4c>
 8019b7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8019b80:	f7ff fa66 	bl	8019050 <_malloc_r>
 8019b84:	b918      	cbnz	r0, 8019b8e <__submore+0x22>
 8019b86:	f04f 30ff 	mov.w	r0, #4294967295
 8019b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019b8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019b92:	63a3      	str	r3, [r4, #56]	; 0x38
 8019b94:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8019b98:	6360      	str	r0, [r4, #52]	; 0x34
 8019b9a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8019b9e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8019ba2:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8019ba6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8019baa:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8019bae:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8019bb2:	6020      	str	r0, [r4, #0]
 8019bb4:	2000      	movs	r0, #0
 8019bb6:	e7e8      	b.n	8019b8a <__submore+0x1e>
 8019bb8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8019bba:	0077      	lsls	r7, r6, #1
 8019bbc:	463a      	mov	r2, r7
 8019bbe:	f000 f837 	bl	8019c30 <_realloc_r>
 8019bc2:	4605      	mov	r5, r0
 8019bc4:	2800      	cmp	r0, #0
 8019bc6:	d0de      	beq.n	8019b86 <__submore+0x1a>
 8019bc8:	eb00 0806 	add.w	r8, r0, r6
 8019bcc:	4601      	mov	r1, r0
 8019bce:	4632      	mov	r2, r6
 8019bd0:	4640      	mov	r0, r8
 8019bd2:	f7fe fdd7 	bl	8018784 <memcpy>
 8019bd6:	f8c4 8000 	str.w	r8, [r4]
 8019bda:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8019bde:	e7e9      	b.n	8019bb4 <__submore+0x48>

08019be0 <__ascii_wctomb>:
 8019be0:	b149      	cbz	r1, 8019bf6 <__ascii_wctomb+0x16>
 8019be2:	2aff      	cmp	r2, #255	; 0xff
 8019be4:	bf85      	ittet	hi
 8019be6:	238a      	movhi	r3, #138	; 0x8a
 8019be8:	6003      	strhi	r3, [r0, #0]
 8019bea:	700a      	strbls	r2, [r1, #0]
 8019bec:	f04f 30ff 	movhi.w	r0, #4294967295
 8019bf0:	bf98      	it	ls
 8019bf2:	2001      	movls	r0, #1
 8019bf4:	4770      	bx	lr
 8019bf6:	4608      	mov	r0, r1
 8019bf8:	4770      	bx	lr

08019bfa <memmove>:
 8019bfa:	4288      	cmp	r0, r1
 8019bfc:	b510      	push	{r4, lr}
 8019bfe:	eb01 0302 	add.w	r3, r1, r2
 8019c02:	d807      	bhi.n	8019c14 <memmove+0x1a>
 8019c04:	1e42      	subs	r2, r0, #1
 8019c06:	4299      	cmp	r1, r3
 8019c08:	d00a      	beq.n	8019c20 <memmove+0x26>
 8019c0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019c0e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8019c12:	e7f8      	b.n	8019c06 <memmove+0xc>
 8019c14:	4283      	cmp	r3, r0
 8019c16:	d9f5      	bls.n	8019c04 <memmove+0xa>
 8019c18:	1881      	adds	r1, r0, r2
 8019c1a:	1ad2      	subs	r2, r2, r3
 8019c1c:	42d3      	cmn	r3, r2
 8019c1e:	d100      	bne.n	8019c22 <memmove+0x28>
 8019c20:	bd10      	pop	{r4, pc}
 8019c22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019c26:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8019c2a:	e7f7      	b.n	8019c1c <memmove+0x22>

08019c2c <__malloc_lock>:
 8019c2c:	4770      	bx	lr

08019c2e <__malloc_unlock>:
 8019c2e:	4770      	bx	lr

08019c30 <_realloc_r>:
 8019c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c32:	4607      	mov	r7, r0
 8019c34:	4614      	mov	r4, r2
 8019c36:	460e      	mov	r6, r1
 8019c38:	b921      	cbnz	r1, 8019c44 <_realloc_r+0x14>
 8019c3a:	4611      	mov	r1, r2
 8019c3c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8019c40:	f7ff ba06 	b.w	8019050 <_malloc_r>
 8019c44:	b922      	cbnz	r2, 8019c50 <_realloc_r+0x20>
 8019c46:	f7ff f9b5 	bl	8018fb4 <_free_r>
 8019c4a:	4625      	mov	r5, r4
 8019c4c:	4628      	mov	r0, r5
 8019c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019c50:	f000 f814 	bl	8019c7c <_malloc_usable_size_r>
 8019c54:	42a0      	cmp	r0, r4
 8019c56:	d20f      	bcs.n	8019c78 <_realloc_r+0x48>
 8019c58:	4621      	mov	r1, r4
 8019c5a:	4638      	mov	r0, r7
 8019c5c:	f7ff f9f8 	bl	8019050 <_malloc_r>
 8019c60:	4605      	mov	r5, r0
 8019c62:	2800      	cmp	r0, #0
 8019c64:	d0f2      	beq.n	8019c4c <_realloc_r+0x1c>
 8019c66:	4631      	mov	r1, r6
 8019c68:	4622      	mov	r2, r4
 8019c6a:	f7fe fd8b 	bl	8018784 <memcpy>
 8019c6e:	4631      	mov	r1, r6
 8019c70:	4638      	mov	r0, r7
 8019c72:	f7ff f99f 	bl	8018fb4 <_free_r>
 8019c76:	e7e9      	b.n	8019c4c <_realloc_r+0x1c>
 8019c78:	4635      	mov	r5, r6
 8019c7a:	e7e7      	b.n	8019c4c <_realloc_r+0x1c>

08019c7c <_malloc_usable_size_r>:
 8019c7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019c80:	1f18      	subs	r0, r3, #4
 8019c82:	2b00      	cmp	r3, #0
 8019c84:	bfbc      	itt	lt
 8019c86:	580b      	ldrlt	r3, [r1, r0]
 8019c88:	18c0      	addlt	r0, r0, r3
 8019c8a:	4770      	bx	lr

08019c8c <_init>:
 8019c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c8e:	bf00      	nop
 8019c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019c92:	bc08      	pop	{r3}
 8019c94:	469e      	mov	lr, r3
 8019c96:	4770      	bx	lr

08019c98 <_fini>:
 8019c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c9a:	bf00      	nop
 8019c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019c9e:	bc08      	pop	{r3}
 8019ca0:	469e      	mov	lr, r3
 8019ca2:	4770      	bx	lr
