Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "control"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
Mux Extraction                     : No
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Matze/Amiga/Hardwarehacks/gb_a1k_tk/Logik/Card_Control/Card_control-VHDL/control-2.vhd" in Library work.
Entity <control> compiled.
Entity <control> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <control> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <control> in library <work> (Architecture <behavioral>).
Entity <control> analyzed. Unit <control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <CLK30> in unit <control> is removed.

Synthesizing Unit <control>.
    Related source file is "C:/Users/Matze/Amiga/Hardwarehacks/gb_a1k_tk/Logik/Card_Control/Card_control-VHDL/control-2.vhd".
WARNING:Xst:647 - Input <OSC_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <TCI40> is never assigned.
WARNING:Xst:647 - Input <CIOUT40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <SCLK_SIG> equivalent to <BCLK060_SIG> has been removed
    Register <PCLK> equivalent to <CLK_BS> has been removed
    Register <TERM> equivalent to <LE_BS_SIG> has been removed
    Found finite state machine <FSM_0> for signal <DMA_SM>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 28                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | BCLK_SIG                  (rising_edge)        |
    | Reset              | RSTI40_SIG                (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | state0                                         |
    | Power Up State     | state0                                         |
    | Recovery State     | state0                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <SM_030_N>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK30                     (falling_edge)       |
    | Reset              | RSTI40_SIG                (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s5                                             |
    | Recovery State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <SM_030_P>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK30                     (rising_edge)        |
    | Reset              | RSTI40_SIG                (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Recovery State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <SIZING>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 37                                             |
    | Inputs             | 12                                             |
    | Outputs            | 13                                             |
    | Clock              | CLK30                     (rising_edge)        |
    | Reset              | RSTI40_SIG                (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <PLL_S<1>>.
    Found 1-bit register for signal <CLK_BS>.
    Found 2-bit tristate buffer for signal <AL>.
    Found 1-bit tristate buffer for signal <AS30>.
    Found 1-bit tristate buffer for signal <DS30>.
    Found 1-bit tristate buffer for signal <RW30>.
    Found 2-bit tristate buffer for signal <SIZ30>.
    Found 1-bit tristate buffer for signal <RESET30>.
    Found 1-bit tristate buffer for signal <TA40>.
    Found 2-bit register for signal <AL_SIG>.
    Found 1-bit register for signal <AS30_SIG>.
    Found 1-bit register for signal <BCLK040_SIG>.
    Found 1-bit register for signal <BCLK060_SIG>.
    Found 1-bit xor2 for signal <BCLK060_SIG$xor0000> created at line 221.
    Found 1-bit register for signal <BGACK30_Q>.
    Found 1-bit register for signal <BR30_Q>.
    Found 1-bit register for signal <CLK30_SIG>.
    Found 1-bit xor2 for signal <CLK30_SIG$xor0000> created at line 222.
    Found 1-bit register for signal <CLK_RAMC_SIG>.
    Found 1-bit register for signal <DS30_SIG>.
    Found 2-bit register for signal <DSACK_VALID>.
    Found 1-bit register for signal <LE_BS_SIG>.
    Found 1-bit register for signal <RSTI40_SIG>.
    Found 1-bit register for signal <RSTINT>.
    Found 1-bit register for signal <RW30_SIG>.
    Found 2-bit register for signal <SIZ30_SIG>.
    Found 1-bit register for signal <TACK>.
    Found 1-bit register for signal <TACK_D0>.
    Found 1-bit register for signal <TIP>.
    Found 1-bit register for signal <TS40_D0>.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Xor(s).
	inferred  10 Tristate(s).
Unit <control> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 21
 1-bit register                                        : 19
 2-bit register                                        : 2
# Tristates                                            : 8
 1-bit tristate buffer                                 : 6
 2-bit tristate buffer                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <SIZING/FSM> on signal <SIZING[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 000
 size_decode  | 001
 get_byte2    | 010
 get_byte1    | 011
 get_low_word | 100
 cycle_end    | 101
--------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <SM_030_P/FSM> on signal <SM_030_P[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s2    | 01
 s4    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <SM_030_N/FSM> on signal <SM_030_N[1:2]> with johnson encoding.
-------------------
 State | Encoding
-------------------
 s1    | 01
 s3    | 11
 s5    | 00
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <DMA_SM/FSM> on signal <DMA_SM[1:4]> with compact encoding.
---------------------
 State   | Encoding
---------------------
 state0  | 0000
 state1  | 1001
 state2  | 0101
 state3  | 0111
 state4  | 0001
 state5  | 1111
 state6  | 1101
 state7  | 0100
 state8  | 1110
 state9  | 1100
 state10 | 1000
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <CLK_RAMC_SIG> in Unit <control> is equivalent to the following FF/Latch, which will be removed : <CLK_BS> 

Optimizing unit <control> ...
  implementation constraint: INIT=r	 : DMA_SM_FSM_FFd4
  implementation constraint: INIT=r	 : BCLK060_SIG
  implementation constraint: INIT=r	 : BCLK040_SIG
  implementation constraint: INIT=s	 : AL_SIG_0
  implementation constraint: INIT=r	 : DMA_SM_FSM_FFd1
  implementation constraint: INIT=s	 : SIZ30_SIG_0
  implementation constraint: INIT=r	 : DMA_SM_FSM_FFd2
  implementation constraint: INIT=r	 : AS30_SIG
  implementation constraint: INIT=r	 : CLK30_SIG
  implementation constraint: INIT=r	 : DMA_SM_FSM_FFd3
  implementation constraint: INIT=r	 : TACK_D0
  implementation constraint: INIT=r	 : CLK_RAMC_SIG
  implementation constraint: INIT=r	 : SIZING_FSM_FFd1
  implementation constraint: INIT=r	 : BR30_Q
  implementation constraint: INIT=r	 : TIP
  implementation constraint: INIT=s	 : SIZ30_SIG_1
  implementation constraint: INIT=r	 : RSTINT
  implementation constraint: INIT=r	 : RSTI40_SIG
  implementation constraint: INIT=s	 : AL_SIG_1
  implementation constraint: INIT=r	 : SIZING_FSM_FFd2
  implementation constraint: INIT=r	 : SIZING_FSM_FFd3
  implementation constraint: INIT=r	 : SM_030_P_FSM_FFd1
  implementation constraint: INIT=r	 : TS40_D0
  implementation constraint: INIT=r	 : SM_030_N_FSM_FFd2
  implementation constraint: INIT=r	 : SM_030_P_FSM_FFd2
  implementation constraint: INIT=r	 : SM_030_N_FSM_FFd1
  implementation constraint: INIT=r	 : TACK
  implementation constraint: INIT=r	 : LE_BS_SIG
  implementation constraint: INIT=r	 : DSACK_VALID_1
  implementation constraint: INIT=r	 : BGACK30_Q
  implementation constraint: INIT=r	 : RW30_SIG
  implementation constraint: INIT=r	 : DSACK_VALID_0
  implementation constraint: INIT=r	 : DS30_SIG

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : control.ngr
Top Level Output File Name         : control
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 72

Cell Usage :
# BELS                             : 459
#      AND2                        : 129
#      AND3                        : 32
#      AND4                        : 6
#      GND                         : 1
#      INV                         : 186
#      OR2                         : 89
#      OR3                         : 6
#      OR4                         : 4
#      OR5                         : 1
#      VCC                         : 1
#      XOR2                        : 4
# FlipFlops/Latches                : 33
#      FD                          : 6
#      FDC                         : 13
#      FDCE                        : 1
#      FDP                         : 13
# IO Buffers                       : 69
#      IBUF                        : 30
#      IOBUFE                      : 1
#      OBUF                        : 29
#      OBUFE                       : 9
=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 37.70 secs
 
--> 

Total memory usage is 337896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

