Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 32ba1800294b4335a059dc7c1c7eb1ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aes_encryption_key_schedule_tb_behav xil_defaultlib.aes_encryption_key_schedule_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.aes_encryption_lib
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.aes_encryption_sbox [aes_encryption_sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.g_function [g_function_default]
Compiling architecture behavioral of entity xil_defaultlib.aes_encryption_key_schedule [aes_encryption_key_schedule_defa...]
Compiling architecture behavioral of entity xil_defaultlib.aes_encryption_key_schedule_tb
Built simulation snapshot aes_encryption_key_schedule_tb_behav
