// Seed: 1842702108
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd82,
    parameter id_4 = 32'd65
) (
    _id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  inout wire _id_1;
  integer id_5;
  assign id_5 = id_5;
  logic [1 : id_1  &&  id_1  ===  id_4  -  1] id_6;
  ;
  always disable id_7;
  wire [-1 : -1] id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_11,
      id_9
  );
  assign id_6[-1] = 1;
endmodule
