<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>alpaka: alpaka::traits Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="alpaka_doxygen.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">alpaka
   </div>
   <div id="projectbrief">Abstraction Library for Parallel Kernel Acceleration</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('namespacealpaka_1_1traits.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a>  </div>
  <div class="headertitle">
<div class="title">alpaka::traits Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>The accelerator traits.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType.html">AccType</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The accelerator type trait.  <a href="structalpaka_1_1traits_1_1AccType.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01AccCpuFibers_3_01TDim_00_01TIdx_01_4_01_4.html">AccType&lt; AccCpuFibers&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU fibers accelerator accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01AccCpuFibers_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01AccCpuOmp2Blocks_3_01TDim_00_01TIdx_01_4_01_4.html">AccType&lt; AccCpuOmp2Blocks&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 block accelerator accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01AccCpuOmp2Blocks_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01AccCpuOmp2Threads_3_01TDim_00_01TIdx_01_4_01_4.html">AccType&lt; AccCpuOmp2Threads&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 thread accelerator accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01AccCpuOmp2Threads_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01AccCpuSerial_3_01TDim_00_01TIdx_01_4_01_4.html">AccType&lt; AccCpuSerial&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU serial accelerator accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01AccCpuSerial_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01AccCpuThreads_3_01TDim_00_01TIdx_01_4_01_4.html">AccType&lt; AccCpuThreads&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU threads accelerator accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01AccCpuThreads_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01AccGpuCudaRt_3_01TDim_00_01TIdx_01_4_01_4.html">AccType&lt; AccGpuCudaRt&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA accelerator accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01AccGpuCudaRt_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01AccGpuUniformCudaHipRt_3_01TDim_00_01TIdx_01_4_01_4.html">AccType&lt; AccGpuUniformCudaHipRt&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA accelerator accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01AccGpuUniformCudaHipRt_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01AccOmp5_3_01TDim_00_01TIdx_01_4_01_4.html">AccType&lt; AccOmp5&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 accelerator accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01AccOmp5_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelCpuFibers_3_01TDim_00_01TIdx_00_01TKer1c10e73b506899bd8126423f1b6bd772.html">AccType&lt; kernel::TaskKernelCpuFibers&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU fibers execution task accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelCpuFibers_3_01TDim_00_01TIdx_00_01TKer1c10e73b506899bd8126423f1b6bd772.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelCpuOmp2Blocks_3_01TDim_00_01TIdx_00_01da831bb51082a5d1e8e78b53ff6894e1.html">AccType&lt; kernel::TaskKernelCpuOmp2Blocks&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 grid block execution task accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelCpuOmp2Blocks_3_01TDim_00_01TIdx_00_01da831bb51082a5d1e8e78b53ff6894e1.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelCpuOmp2Threads_3_01TDim_00_01TIdx_00_0f92c0f999d530a9d45d0731b89d7280a.html">AccType&lt; kernel::TaskKernelCpuOmp2Threads&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 block thread execution task accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelCpuOmp2Threads_3_01TDim_00_01TIdx_00_0f92c0f999d530a9d45d0731b89d7280a.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelCpuSerial_3_01TDim_00_01TIdx_00_01TKerf0cbb34b20d9332308cb03dd1366eacc.html">AccType&lt; kernel::TaskKernelCpuSerial&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU serial execution task accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelCpuSerial_3_01TDim_00_01TIdx_00_01TKerf0cbb34b20d9332308cb03dd1366eacc.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelCpuThreads_3_01TDim_00_01TIdx_00_01TKe5a192bdae4a7800a5661f64631762f72.html">AccType&lt; kernel::TaskKernelCpuThreads&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU threads execution task accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelCpuThreads_3_01TDim_00_01TIdx_00_01TKe5a192bdae4a7800a5661f64631762f72.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelGpuUniformCudaHipRt_3_01TAcc_00_01TDim609ea7732c903bb24faa917994666e0d.html">AccType&lt; kernel::TaskKernelGpuUniformCudaHipRt&lt; TAcc, TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIP execution task accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelGpuUniformCudaHipRt_3_01TAcc_00_01TDim609ea7732c903bb24faa917994666e0d.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelOmp5_3_01TDim_00_01TIdx_00_01TKernelFnObj_00_01TArgs_8_8_8_01_4_01_4.html">AccType&lt; kernel::TaskKernelOmp5&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 execution task accelerator type trait specialization.  <a href="structalpaka_1_1traits_1_1AccType_3_01kernel_1_1TaskKernelOmp5_3_01TDim_00_01TIdx_00_01TKernelFnObj_00_01TArgs_8_8_8_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp.html">AtomicOp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The atomic operation trait.  <a href="structalpaka_1_1traits_1_1AtomicOp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html">AtomicOp&lt; op::Add, AtomicOmpBuiltIn, T, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP accelerators atomic operation: ADD.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicUniformCudaHipBuiltIn_00_01double_00_01THierarchy_01_4.html">AtomicOp&lt; op::Add, AtomicUniformCudaHipBuiltIn, double, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIP accelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicUniformCudaHipBuiltIn_00_01double_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicUniformCudaHipBuiltIn_00_01float_00_01THierarchy_01_4.html">AtomicOp&lt; op::Add, AtomicUniformCudaHipBuiltIn, float, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIP accelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicUniformCudaHipBuiltIn_00_01float_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Add, AtomicUniformCudaHipBuiltIn, int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The specializations to execute the requested atomic ops of the CUDA/HIP accelerator.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Add, AtomicUniformCudaHipBuiltIn, unsigned int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIP accelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_468ad2c469c44ac97545b2dcbd408ef6.html">AtomicOp&lt; op::Add, AtomicUniformCudaHipBuiltIn, unsigned long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIP accelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_468ad2c469c44ac97545b2dcbd408ef6.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_340cf232298880f319745e4e17e9a688.html">AtomicOp&lt; op::Add, AtomicUniformCudaHipBuiltIn, unsigned long long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIP accelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Add_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_340cf232298880f319745e4e17e9a688.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1And_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html">AtomicOp&lt; op::And, AtomicOmpBuiltIn, T, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP accelerators atomic operation: AND.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1And_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1And_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::And, AtomicUniformCudaHipBuiltIn, int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1And_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1And_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::And, AtomicUniformCudaHipBuiltIn, unsigned int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1And_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1And_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_d9eefd7791ddd823d3a928c8ba94418b.html">AtomicOp&lt; op::And, AtomicUniformCudaHipBuiltIn, unsigned long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1And_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_d9eefd7791ddd823d3a928c8ba94418b.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1And_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_f1621c20e6d3443869fd1379c364a030.html">AtomicOp&lt; op::And, AtomicUniformCudaHipBuiltIn, unsigned long long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1And_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_f1621c20e6d3443869fd1379c364a030.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Cas_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Cas, AtomicUniformCudaHipBuiltIn, int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Cas_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Cas_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Cas, AtomicUniformCudaHipBuiltIn, unsigned int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Cas_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Cas_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_e372a20cded2cffaf02b33a55aa3fea5.html">AtomicOp&lt; op::Cas, AtomicUniformCudaHipBuiltIn, unsigned long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Cas_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_e372a20cded2cffaf02b33a55aa3fea5.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Cas_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_7e7f2e9ae4c4b8dd6902ba1211d4984e.html">AtomicOp&lt; op::Cas, AtomicUniformCudaHipBuiltIn, unsigned long long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Cas_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_7e7f2e9ae4c4b8dd6902ba1211d4984e.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Dec_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Dec, AtomicUniformCudaHipBuiltIn, unsigned int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Dec_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Dec_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_c20eacbfa9d2362091ab250abc3f2687.html">AtomicOp&lt; op::Dec, AtomicUniformCudaHipBuiltIn, unsigned long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Dec_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_c20eacbfa9d2362091ab250abc3f2687.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Exch_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html">AtomicOp&lt; op::Exch, AtomicOmpBuiltIn, T, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP accelerators atomic operation: EXCH.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Exch_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Exch_00_01AtomicUniformCudaHipBuiltIn_00_01float_00_01THierarchy_01_4.html">AtomicOp&lt; op::Exch, AtomicUniformCudaHipBuiltIn, float, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Exch_00_01AtomicUniformCudaHipBuiltIn_00_01float_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Exch_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Exch, AtomicUniformCudaHipBuiltIn, int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Exch_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Exch_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Exch, AtomicUniformCudaHipBuiltIn, unsigned int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Exch_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Exch_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned200ac8218a9ee551cea525d066f50eb8.html">AtomicOp&lt; op::Exch, AtomicUniformCudaHipBuiltIn, unsigned long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Exch_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned200ac8218a9ee551cea525d066f50eb8.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Exch_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned7a0e4c1bcaa8088615323fab9b497375.html">AtomicOp&lt; op::Exch, AtomicUniformCudaHipBuiltIn, unsigned long long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Exch_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned7a0e4c1bcaa8088615323fab9b497375.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Inc_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Inc, AtomicUniformCudaHipBuiltIn, unsigned int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Inc_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Inc_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_a01b131126b8023495938055e31cb18a.html">AtomicOp&lt; op::Inc, AtomicUniformCudaHipBuiltIn, unsigned long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Inc_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_a01b131126b8023495938055e31cb18a.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Max_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Max, AtomicUniformCudaHipBuiltIn, int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Max_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Max_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Max, AtomicUniformCudaHipBuiltIn, unsigned int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Max_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Max_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_4a3b43349d5401c3d3ab0a4a9b34e873.html">AtomicOp&lt; op::Max, AtomicUniformCudaHipBuiltIn, unsigned long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Max_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_4a3b43349d5401c3d3ab0a4a9b34e873.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Max_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_c2f43696ccd3cf00bbfcbab6ca1251d0.html">AtomicOp&lt; op::Max, AtomicUniformCudaHipBuiltIn, unsigned long long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Max_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_c2f43696ccd3cf00bbfcbab6ca1251d0.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Min_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Min, AtomicUniformCudaHipBuiltIn, int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Min_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Min_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Min, AtomicUniformCudaHipBuiltIn, unsigned int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Min_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Min_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_296b20d2b8dc61aa22348822593fb091.html">AtomicOp&lt; op::Min, AtomicUniformCudaHipBuiltIn, unsigned long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Min_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_296b20d2b8dc61aa22348822593fb091.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Min_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_eeb192397cb63362bbf69034e4cf4939.html">AtomicOp&lt; op::Min, AtomicUniformCudaHipBuiltIn, unsigned long long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Min_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_eeb192397cb63362bbf69034e4cf4939.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Or_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html">AtomicOp&lt; op::Or, AtomicOmpBuiltIn, T, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP accelerators atomic operation: OR.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Or_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Or_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Or, AtomicUniformCudaHipBuiltIn, int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Or_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Or_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Or, AtomicUniformCudaHipBuiltIn, unsigned int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Or_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Or_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_0fd43ab77eae4b8665e59429011915dac.html">AtomicOp&lt; op::Or, AtomicUniformCudaHipBuiltIn, unsigned long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Or_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_0fd43ab77eae4b8665e59429011915dac.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Or_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_0915e024b826c4d8a9caaf1f7bfa942b6.html">AtomicOp&lt; op::Or, AtomicUniformCudaHipBuiltIn, unsigned long long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Or_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_0915e024b826c4d8a9caaf1f7bfa942b6.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Sub_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html">AtomicOp&lt; op::Sub, AtomicOmpBuiltIn, T, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP accelerators atomic operation: SUB.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Sub_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Sub_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Sub, AtomicUniformCudaHipBuiltIn, int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIP accelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Sub_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Sub_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Sub, AtomicUniformCudaHipBuiltIn, unsigned int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIP accelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Sub_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Sub_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_2d09d65e0d8952b94eb30002904f26ba.html">AtomicOp&lt; op::Sub, AtomicUniformCudaHipBuiltIn, unsigned long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Sub_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_2d09d65e0d8952b94eb30002904f26ba.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Xor_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html">AtomicOp&lt; op::Xor, AtomicOmpBuiltIn, T, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP accelerators atomic operation: XOR.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Xor_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Xor_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Xor, AtomicUniformCudaHipBuiltIn, int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Xor_00_01AtomicUniformCudaHipBuiltIn_00_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Xor_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html">AtomicOp&lt; op::Xor, AtomicUniformCudaHipBuiltIn, unsigned int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Xor_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_01int_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Xor_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_c4c81c463a4c3d6e35db2cbe09215819.html">AtomicOp&lt; op::Xor, AtomicUniformCudaHipBuiltIn, unsigned long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Xor_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_c4c81c463a4c3d6e35db2cbe09215819.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Xor_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_376fb0370606e33b0775f6d98d15db61.html">AtomicOp&lt; op::Xor, AtomicUniformCudaHipBuiltIn, unsigned long long int, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01op_1_1Xor_00_01AtomicUniformCudaHipBuiltIn_00_01unsigned_376fb0370606e33b0775f6d98d15db61.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01TOp_00_01AtomicNoOp_00_01T_00_01THierarchy_01_4.html">AtomicOp&lt; TOp, AtomicNoOp, T, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU fibers accelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01TOp_00_01AtomicNoOp_00_01T_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01TOp_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html">AtomicOp&lt; TOp, AtomicOmpBuiltIn, T, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP accelerators atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01TOp_00_01AtomicOmpBuiltIn_00_01T_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01TOp_00_01AtomicStdLibLock_3_01THashTableSize_01_4_00_01T_00_01THierarchy_01_4.html">AtomicOp&lt; TOp, AtomicStdLibLock&lt; THashTableSize &gt;, T, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU threads accelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01TOp_00_01AtomicStdLibLock_3_01THashTableSize_01_4_00_01T_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1AtomicOp_3_01TOp_00_01AtomicUniformCudaHipBuiltIn_00_01T_00_01THierarchy_01_4.html">AtomicOp&lt; TOp, AtomicUniformCudaHipBuiltIn, T, THierarchy &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIPaccelerator atomic operation.  <a href="structalpaka_1_1traits_1_1AtomicOp_3_01TOp_00_01AtomicUniformCudaHipBuiltIn_00_01T_00_01THierarchy_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Cast.html">Cast</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trait for casting a vector.  <a href="structalpaka_1_1traits_1_1Cast.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Cast_3_01TSizeNew_00_01Vec_3_01TDim_00_01TVal_01_4_01_4.html">Cast&lt; TSizeNew, Vec&lt; TDim, TVal &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structalpaka_1_1traits_1_1Cast.html" title="Trait for casting a vector. ">Cast</a> specialization for <a class="el" href="classalpaka_1_1Vec.html" title="A n-dimensional vector. ">Vec</a>.  <a href="structalpaka_1_1traits_1_1Cast_3_01TSizeNew_00_01Vec_3_01TDim_00_01TVal_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Cast_3_01TVal_00_01Vec_3_01TDim_00_01TVal_01_4_01_4.html">Cast&lt; TVal, Vec&lt; TDim, TVal &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">(Non-)<a class="el" href="structalpaka_1_1traits_1_1Cast.html" title="Trait for casting a vector. ">Cast</a> specialization for <a class="el" href="classalpaka_1_1Vec.html" title="A n-dimensional vector. ">Vec</a> when src and dst types are identical.  <a href="structalpaka_1_1traits_1_1Cast_3_01TVal_00_01Vec_3_01TDim_00_01TVal_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Concat.html">Concat</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trait for concatenating two vectors.  <a href="structalpaka_1_1traits_1_1Concat.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Concat_3_01Vec_3_01TDimL_00_01TVal_01_4_00_01Vec_3_01TDimR_00_01TVal_01_4_01_4.html">Concat&lt; Vec&lt; TDimL, TVal &gt;, Vec&lt; TDimR, TVal &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concatenation specialization for <a class="el" href="classalpaka_1_1Vec.html" title="A n-dimensional vector. ">Vec</a>.  <a href="structalpaka_1_1traits_1_1Concat_3_01Vec_3_01TDimL_00_01TVal_01_4_00_01Vec_3_01TDimR_00_01TVal_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType.html">DevType</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The device type trait.  <a href="structalpaka_1_1traits_1_1DevType.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01AccCpuFibers_3_01TDim_00_01TIdx_01_4_01_4.html">DevType&lt; AccCpuFibers&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU fibers accelerator device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01AccCpuFibers_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01AccCpuOmp2Blocks_3_01TDim_00_01TIdx_01_4_01_4.html">DevType&lt; AccCpuOmp2Blocks&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 block accelerator device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01AccCpuOmp2Blocks_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01AccCpuOmp2Threads_3_01TDim_00_01TIdx_01_4_01_4.html">DevType&lt; AccCpuOmp2Threads&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 thread accelerator device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01AccCpuOmp2Threads_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01AccCpuSerial_3_01TDim_00_01TIdx_01_4_01_4.html">DevType&lt; AccCpuSerial&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU serial accelerator device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01AccCpuSerial_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01AccCpuThreads_3_01TDim_00_01TIdx_01_4_01_4.html">DevType&lt; AccCpuThreads&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU threads accelerator device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01AccCpuThreads_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01AccGpuUniformCudaHipRt_3_01TDim_00_01TIdx_01_4_01_4.html">DevType&lt; AccGpuUniformCudaHipRt&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA accelerator device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01AccGpuUniformCudaHipRt_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01AccOmp5_3_01TDim_00_01TIdx_01_4_01_4.html">DevType&lt; AccOmp5&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 accelerator device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01AccOmp5_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuFibers_3_01TDim_00_01TIdx_00_01TKer777746346702e82599bacf012890c9cd.html">DevType&lt; kernel::TaskKernelCpuFibers&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU fibers execution task device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuFibers_3_01TDim_00_01TIdx_00_01TKer777746346702e82599bacf012890c9cd.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuOmp2Blocks_3_01TDim_00_01TIdx_00_0172cdd3c1e8b89e7d0f048c4543d0a3c7.html">DevType&lt; kernel::TaskKernelCpuOmp2Blocks&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 grid block execution task device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuOmp2Blocks_3_01TDim_00_01TIdx_00_0172cdd3c1e8b89e7d0f048c4543d0a3c7.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuOmp2Threads_3_01TDim_00_01TIdx_00_0b69a28a1ea6d3f90e2d36209ce41edd2.html">DevType&lt; kernel::TaskKernelCpuOmp2Threads&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 block thread execution task device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuOmp2Threads_3_01TDim_00_01TIdx_00_0b69a28a1ea6d3f90e2d36209ce41edd2.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuSerial_3_01TDim_00_01TIdx_00_01TKer7fa63230c8174e9f2371ab371be350f5.html">DevType&lt; kernel::TaskKernelCpuSerial&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU serial execution task device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuSerial_3_01TDim_00_01TIdx_00_01TKer7fa63230c8174e9f2371ab371be350f5.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuThreads_3_01TDim_00_01TIdx_00_01TKe72c019fddb8037508ff60b24299cc31e.html">DevType&lt; kernel::TaskKernelCpuThreads&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU threads execution task device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelCpuThreads_3_01TDim_00_01TIdx_00_01TKe72c019fddb8037508ff60b24299cc31e.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelGpuUniformCudaHipRt_3_01TAcc_00_01TDim64382bad8888c55ed0c4f02b4ce0a90f.html">DevType&lt; kernel::TaskKernelGpuUniformCudaHipRt&lt; TAcc, TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIP execution task device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelGpuUniformCudaHipRt_3_01TAcc_00_01TDim64382bad8888c55ed0c4f02b4ce0a90f.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelOmp5_3_01TDim_00_01TIdx_00_01TKernelFnObj_00_01TArgs_8_8_8_01_4_01_4.html">DevType&lt; kernel::TaskKernelOmp5&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 execution task device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01kernel_1_1TaskKernelOmp5_3_01TDim_00_01TIdx_00_01TKernelFnObj_00_01TArgs_8_8_8_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html">DevType&lt; mem::buf::BufCpu&lt; TElem, TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BufCpu device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html">DevType&lt; mem::buf::BufOmp5&lt; TElem, TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BufOmp5 device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html">DevType&lt; mem::buf::BufUniformCudaHipRt&lt; TElem, TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BufUniformCudaHipRt device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01mem_1_1view_1_1ViewPlainPtr_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html">DevType&lt; mem::view::ViewPlainPtr&lt; TDev, TElem, TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ViewPlainPtr device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01mem_1_1view_1_1ViewPlainPtr_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01mem_1_1view_1_1ViewSubView_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html">DevType&lt; mem::view::ViewSubView&lt; TDev, TElem, TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ViewSubView device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01mem_1_1view_1_1ViewSubView_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01PltfCpu_01_4.html">DevType&lt; PltfCpu &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU device device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01PltfCpu_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01PltfOmp5_01_4.html">DevType&lt; PltfOmp5 &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5 device device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01PltfOmp5_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01PltfUniformCudaHipRt_01_4.html">DevType&lt; PltfUniformCudaHipRt &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT platform device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01PltfUniformCudaHipRt_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01QueueGenericThreadsBlocking_3_01TDev_01_4_01_4.html">DevType&lt; QueueGenericThreadsBlocking&lt; TDev &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU blocking device queue device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01QueueGenericThreadsBlocking_3_01TDev_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01QueueGenericThreadsNonBlocking_3_01TDev_01_4_01_4.html">DevType&lt; QueueGenericThreadsNonBlocking&lt; TDev &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU non-blocking device queue device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01QueueGenericThreadsNonBlocking_3_01TDev_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01QueueUniformCudaHipRtBlocking_01_4.html">DevType&lt; QueueUniformCudaHipRtBlocking &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT blocking queue device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01QueueUniformCudaHipRtBlocking_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01QueueUniformCudaHipRtNonBlocking_01_4.html">DevType&lt; QueueUniformCudaHipRtNonBlocking &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT non-blocking queue device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01QueueUniformCudaHipRtNonBlocking_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01std_1_1array_3_01TElem_00_01Tsize_01_4_01_4.html">DevType&lt; std::array&lt; TElem, Tsize &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The std::array device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01std_1_1array_3_01TElem_00_01Tsize_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01std_1_1vector_3_01TElem_00_01TAllocator_01_4_01_4.html">DevType&lt; std::vector&lt; TElem, TAllocator &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The std::vector device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01std_1_1vector_3_01TElem_00_01TAllocator_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01TAcc_00_01typename_01std_1_1enable__if_3_01concepts_1_1Impae09fee5074ee45ddfea1cd68a1d41c2.html">DevType&lt; TAcc, typename std::enable_if&lt; concepts::ImplementsConcept&lt; ConceptUniformCudaHip, TAcc &gt;::value &gt;::type &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU HIP accelerator device type trait specialization.  <a href="structalpaka_1_1traits_1_1DevType_3_01TAcc_00_01typename_01std_1_1enable__if_3_01concepts_1_1Impae09fee5074ee45ddfea1cd68a1d41c2.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1DevType_3_01TDev_00_01typename_01std_1_1enable__if_3_01concepts_1_1Imp0c6b7dccfd8ed64b419ae05d2cb4cc6d.html">DevType&lt; TDev, typename std::enable_if&lt; concepts::ImplementsConcept&lt; ConceptDev, TDev &gt;::value &gt;::type &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get device type.  <a href="structalpaka_1_1traits_1_1DevType_3_01TDev_00_01typename_01std_1_1enable__if_3_01concepts_1_1Imp0c6b7dccfd8ed64b419ae05d2cb4cc6d.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Empty.html">Empty</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The queue empty trait.  <a href="structalpaka_1_1traits_1_1Empty.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Empty_3_01QueueGenericThreadsBlocking_3_01TDev_01_4_01_4.html">Empty&lt; QueueGenericThreadsBlocking&lt; TDev &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU blocking device queue test trait specialization.  <a href="structalpaka_1_1traits_1_1Empty_3_01QueueGenericThreadsBlocking_3_01TDev_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Empty_3_01QueueGenericThreadsNonBlocking_3_01TDev_01_4_01_4.html">Empty&lt; QueueGenericThreadsNonBlocking&lt; TDev &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU non-blocking device queue test trait specialization.  <a href="structalpaka_1_1traits_1_1Empty_3_01QueueGenericThreadsNonBlocking_3_01TDev_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Empty_3_01uniform__cuda__hip_1_1detail_1_1QueueUniformCudaHipRtBase_01_4.html">Empty&lt; uniform_cuda_hip::detail::QueueUniformCudaHipRtBase &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT blocking queue test trait specialization.  <a href="structalpaka_1_1traits_1_1Empty_3_01uniform__cuda__hip_1_1detail_1_1QueueUniformCudaHipRtBase_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue.html">Enqueue</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The queue enqueue trait.  <a href="structalpaka_1_1traits_1_1Enqueue.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01generic_1_1detail_1_1QueueGenericThreadsBlockingImpl_3_01T8c8a5e8dd3b1adb26c335ea0d81b92ad.html">Enqueue&lt; generic::detail::QueueGenericThreadsBlockingImpl&lt; TDev &gt;, event::EventGenericThreads&lt; TDev &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU blocking device queue enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01generic_1_1detail_1_1QueueGenericThreadsBlockingImpl_3_01T8c8a5e8dd3b1adb26c335ea0d81b92ad.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01generic_1_1detail_1_1QueueGenericThreadsNonBlockingImpl_3_22da08d699816c6fe4901cf6ef26aaee.html">Enqueue&lt; generic::detail::QueueGenericThreadsNonBlockingImpl&lt; TDev &gt;, event::EventGenericThreads&lt; TDev &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU non-blocking device queue enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01generic_1_1detail_1_1QueueGenericThreadsNonBlockingImpl_3_22da08d699816c6fe4901cf6ef26aaee.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueGenericThreadsBlocking_3_01TDev_01_4_00_01event_1_1Ev0ba90284b928fda06851bbbc788ee8fa.html">Enqueue&lt; QueueGenericThreadsBlocking&lt; TDev &gt;, event::EventGenericThreads&lt; TDev &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU blocking device queue enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueGenericThreadsBlocking_3_01TDev_01_4_00_01event_1_1Ev0ba90284b928fda06851bbbc788ee8fa.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueGenericThreadsBlocking_3_01TDev_01_4_00_01TTask_01_4.html">Enqueue&lt; QueueGenericThreadsBlocking&lt; TDev &gt;, TTask &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU blocking device queue enqueue trait specialization. This default implementation for all tasks directly invokes the function call operator of the task.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueGenericThreadsBlocking_3_01TDev_01_4_00_01TTask_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueGenericThreadsNonBlocking_3_01TDev_01_4_00_01event_1_85733368932a04a86766e6a1d03bdcf0.html">Enqueue&lt; QueueGenericThreadsNonBlocking&lt; TDev &gt;, event::EventGenericThreads&lt; TDev &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU non-blocking device queue enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueGenericThreadsNonBlocking_3_01TDev_01_4_00_01event_1_85733368932a04a86766e6a1d03bdcf0.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueGenericThreadsNonBlocking_3_01TDev_01_4_00_01TTask_01_4.html">Enqueue&lt; QueueGenericThreadsNonBlocking&lt; TDev &gt;, TTask &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU non-blocking device queue enqueue trait specialization. This default implementation for all tasks directly invokes the function call operator of the task.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueGenericThreadsNonBlocking_3_01TDev_01_4_00_01TTask_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueOmp5Blocking_00_01kernel_1_1TaskKernelOmp5_3_01TDim_06d7b84ff54928c0ada89e59a9f6bb40d.html">Enqueue&lt; QueueOmp5Blocking, kernel::TaskKernelOmp5&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueOmp5NonBlocking_00_01kernel_1_1TaskKernelOmp5_3_01TDi52684a0865ef6a8365a03c1bdf5eeaab.html">Enqueue&lt; QueueOmp5NonBlocking, kernel::TaskKernelOmp5&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01event_1_1EventUniformCudaHipRt_01_4.html">Enqueue&lt; QueueUniformCudaHipRtBlocking, event::EventUniformCudaHipRt &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT queue enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01event_1_1EventUniformCudaHipRt_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01kernel_1_1TaskKernelGpudc1a10d3c530a3a75ce3cacfd15b2391.html">Enqueue&lt; QueueUniformCudaHipRtBlocking, kernel::TaskKernelGpuUniformCudaHipRt&lt; TAcc, TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP synchronous kernel enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01kernel_1_1TaskKernelGpudc1a10d3c530a3a75ce3cacfd15b2391.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01mem_1_1view_1_1uniform_7ada2ddd8785aeda10c4df321cf91c9a.html">Enqueue&lt; QueueUniformCudaHipRtBlocking, mem::view::uniform_cuda_hip::detail::TaskCopyUniformCudaHip&lt; dim::DimInt&lt; 1u &gt;, TViewDst, TViewSrc, TExtent &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP blocking device queue 1D copy enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01mem_1_1view_1_1uniform_7ada2ddd8785aeda10c4df321cf91c9a.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01mem_1_1view_1_1uniform_6323e168d87ad954c57cafc495d5a7e5.html">Enqueue&lt; QueueUniformCudaHipRtBlocking, mem::view::uniform_cuda_hip::detail::TaskCopyUniformCudaHip&lt; dim::DimInt&lt; 2u &gt;, TViewDst, TViewSrc, TExtent &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP blocking device queue 2D copy enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01mem_1_1view_1_1uniform_6323e168d87ad954c57cafc495d5a7e5.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01mem_1_1view_1_1uniform_62a81bac0312a260b09a64a5cee9c4da.html">Enqueue&lt; QueueUniformCudaHipRtBlocking, mem::view::uniform_cuda_hip::detail::TaskCopyUniformCudaHip&lt; dim::DimInt&lt; 3u &gt;, TViewDst, TViewSrc, TExtent &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP blocking device queue 3D copy enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01mem_1_1view_1_1uniform_62a81bac0312a260b09a64a5cee9c4da.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01mem_1_1view_1_1uniform_98cb8228301f93f01a88e2df25341f02.html">Enqueue&lt; QueueUniformCudaHipRtBlocking, mem::view::uniform_cuda_hip::detail::TaskSetUniformCudaHip&lt; dim::DimInt&lt; 1u &gt;, TView, TExtent &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA blocking device queue 1D set enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01mem_1_1view_1_1uniform_98cb8228301f93f01a88e2df25341f02.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01mem_1_1view_1_1uniform_f8cd0c1a3b1c1717c6dae9186cdfd6af.html">Enqueue&lt; QueueUniformCudaHipRtBlocking, mem::view::uniform_cuda_hip::detail::TaskSetUniformCudaHip&lt; dim::DimInt&lt; 2u &gt;, TView, TExtent &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA blocking device queue 2D set enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01mem_1_1view_1_1uniform_f8cd0c1a3b1c1717c6dae9186cdfd6af.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01mem_1_1view_1_1uniform_828778987abb446f0ea45acbb8bf2523.html">Enqueue&lt; QueueUniformCudaHipRtBlocking, mem::view::uniform_cuda_hip::detail::TaskSetUniformCudaHip&lt; dim::DimInt&lt; 3u &gt;, TView, TExtent &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA blocking device queue 3D set enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01mem_1_1view_1_1uniform_828778987abb446f0ea45acbb8bf2523.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01TTask_01_4.html">Enqueue&lt; QueueUniformCudaHipRtBlocking, TTask &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT blocking queue enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtBlocking_00_01TTask_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01event_1_1EventUniformCudaHipRt_01_4.html">Enqueue&lt; QueueUniformCudaHipRtNonBlocking, event::EventUniformCudaHipRt &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT queue enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01event_1_1EventUniformCudaHipRt_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01kernel_1_1TaskKernel4520cdad5a352afab0e032186e61cd4d.html">Enqueue&lt; QueueUniformCudaHipRtNonBlocking, kernel::TaskKernelGpuUniformCudaHipRt&lt; TAcc, TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP non-blocking kernel enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01kernel_1_1TaskKernel4520cdad5a352afab0e032186e61cd4d.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01mem_1_1view_1_1unifo6fe802cca18503a823f76400ddd5f516.html">Enqueue&lt; QueueUniformCudaHipRtNonBlocking, mem::view::uniform_cuda_hip::detail::TaskCopyUniformCudaHip&lt; dim::DimInt&lt; 1u &gt;, TViewDst, TViewSrc, TExtent &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP non-blocking device queue 1D copy enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01mem_1_1view_1_1unifo6fe802cca18503a823f76400ddd5f516.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01mem_1_1view_1_1unifo44b9d71f04b58fd770950eb3fd3b57b5.html">Enqueue&lt; QueueUniformCudaHipRtNonBlocking, mem::view::uniform_cuda_hip::detail::TaskCopyUniformCudaHip&lt; dim::DimInt&lt; 2u &gt;, TViewDst, TViewSrc, TExtent &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP non-blocking device queue 2D copy enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01mem_1_1view_1_1unifo44b9d71f04b58fd770950eb3fd3b57b5.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01mem_1_1view_1_1unifo4e1ca4a702f1a657a3800f0046ee5699.html">Enqueue&lt; QueueUniformCudaHipRtNonBlocking, mem::view::uniform_cuda_hip::detail::TaskCopyUniformCudaHip&lt; dim::DimInt&lt; 3u &gt;, TViewDst, TViewSrc, TExtent &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP non-blocking device queue 3D copy enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01mem_1_1view_1_1unifo4e1ca4a702f1a657a3800f0046ee5699.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01mem_1_1view_1_1unifo2600759a00fdf9028636a86929b4a992.html">Enqueue&lt; QueueUniformCudaHipRtNonBlocking, mem::view::uniform_cuda_hip::detail::TaskSetUniformCudaHip&lt; dim::DimInt&lt; 1u &gt;, TView, TExtent &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA non-blocking device queue 1D set enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01mem_1_1view_1_1unifo2600759a00fdf9028636a86929b4a992.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01mem_1_1view_1_1unifoc67c1085a7bae2367a9ff4770eacc571.html">Enqueue&lt; QueueUniformCudaHipRtNonBlocking, mem::view::uniform_cuda_hip::detail::TaskSetUniformCudaHip&lt; dim::DimInt&lt; 2u &gt;, TView, TExtent &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA non-blocking device queue 2D set enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01mem_1_1view_1_1unifoc67c1085a7bae2367a9ff4770eacc571.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01mem_1_1view_1_1unifo41e94fc642adcad7d12fdbec5458ec53.html">Enqueue&lt; QueueUniformCudaHipRtNonBlocking, mem::view::uniform_cuda_hip::detail::TaskSetUniformCudaHip&lt; dim::DimInt&lt; 3u &gt;, TView, TExtent &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA non-blocking device queue 3D set enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01mem_1_1view_1_1unifo41e94fc642adcad7d12fdbec5458ec53.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01TTask_01_4.html">Enqueue&lt; QueueUniformCudaHipRtNonBlocking, TTask &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT sync queue enqueue trait specialization.  <a href="structalpaka_1_1traits_1_1Enqueue_3_01QueueUniformCudaHipRtNonBlocking_00_01TTask_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccDevProps.html">GetAccDevProps</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The device properties get trait.  <a href="structalpaka_1_1traits_1_1GetAccDevProps.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccCpuFibers_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccDevProps&lt; AccCpuFibers&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU fibers accelerator device properties get trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccCpuFibers_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccCpuOmp2Blocks_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccDevProps&lt; AccCpuOmp2Blocks&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 block accelerator device properties get trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccCpuOmp2Blocks_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccCpuOmp2Threads_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccDevProps&lt; AccCpuOmp2Threads&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 thread accelerator device properties get trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccCpuOmp2Threads_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccCpuSerial_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccDevProps&lt; AccCpuSerial&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU serial accelerator device properties get trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccCpuSerial_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccCpuThreads_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccDevProps&lt; AccCpuThreads&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU threads accelerator device properties get trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccCpuThreads_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccGpuUniformCudaHipRt_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccDevProps&lt; AccGpuUniformCudaHipRt&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA accelerator device properties get trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccGpuUniformCudaHipRt_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccOmp5_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccDevProps&lt; AccOmp5&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 accelerator device properties get trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccDevProps_3_01AccOmp5_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccDevProps_3_01TAcc_00_01typename_01std_1_1enable__if_3_01conceptsfc0000353bc330f98a859b92671871db.html">GetAccDevProps&lt; TAcc, typename std::enable_if&lt; concepts::ImplementsConcept&lt; ConceptUniformCudaHip, TAcc &gt;::value &gt;::type &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA accelerator device properties get trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccDevProps_3_01TAcc_00_01typename_01std_1_1enable__if_3_01conceptsfc0000353bc330f98a859b92671871db.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccName.html">GetAccName</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The accelerator name trait.  <a href="structalpaka_1_1traits_1_1GetAccName.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccName_3_01AccCpuFibers_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccName&lt; AccCpuFibers&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU fibers accelerator name trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccName_3_01AccCpuFibers_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccName_3_01AccCpuOmp2Blocks_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccName&lt; AccCpuOmp2Blocks&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 block accelerator name trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccName_3_01AccCpuOmp2Blocks_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccName_3_01AccCpuOmp2Threads_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccName&lt; AccCpuOmp2Threads&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 thread accelerator name trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccName_3_01AccCpuOmp2Threads_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccName_3_01AccCpuSerial_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccName&lt; AccCpuSerial&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU serial accelerator name trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccName_3_01AccCpuSerial_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccName_3_01AccCpuThreads_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccName&lt; AccCpuThreads&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU threads accelerator name trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccName_3_01AccCpuThreads_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccName_3_01AccGpuCudaRt_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccName&lt; AccGpuCudaRt&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA accelerator name trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccName_3_01AccGpuCudaRt_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccName_3_01AccGpuUniformCudaHipRt_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccName&lt; AccGpuUniformCudaHipRt&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA accelerator name trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccName_3_01AccGpuUniformCudaHipRt_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetAccName_3_01AccOmp5_3_01TDim_00_01TIdx_01_4_01_4.html">GetAccName&lt; AccOmp5&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 accelerator name trait specialization.  <a href="structalpaka_1_1traits_1_1GetAccName_3_01AccOmp5_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDev.html">GetDev</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The device get trait.  <a href="structalpaka_1_1traits_1_1GetDev.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDev_3_01event_1_1EventGenericThreads_3_01TDev_01_4_01_4.html">GetDev&lt; event::EventGenericThreads&lt; TDev &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU device event device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDev_3_01event_1_1EventGenericThreads_3_01TDev_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDev_3_01event_1_1EventUniformCudaHipRt_01_4.html">GetDev&lt; event::EventUniformCudaHipRt &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT device event device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDev_3_01event_1_1EventUniformCudaHipRt_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDev_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html">GetDev&lt; mem::buf::BufCpu&lt; TElem, TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BufCpu device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDev_3_01mem_1_1buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDev_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html">GetDev&lt; mem::buf::BufOmp5&lt; TElem, TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BufOmp5 device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDev_3_01mem_1_1buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDev_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html">GetDev&lt; mem::buf::BufUniformCudaHipRt&lt; TElem, TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BufUniformCudaHipRt device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDev_3_01mem_1_1buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDev_3_01mem_1_1view_1_1ViewPlainPtr_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html">GetDev&lt; mem::view::ViewPlainPtr&lt; TDev, TElem, TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ViewPlainPtr device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDev_3_01mem_1_1view_1_1ViewPlainPtr_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDev_3_01mem_1_1view_1_1ViewSubView_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html">GetDev&lt; mem::view::ViewSubView&lt; TDev, TElem, TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ViewSubView device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDev_3_01mem_1_1view_1_1ViewSubView_3_01TDev_00_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDev_3_01QueueGenericThreadsBlocking_3_01TDev_01_4_01_4.html">GetDev&lt; QueueGenericThreadsBlocking&lt; TDev &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU blocking device queue device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDev_3_01QueueGenericThreadsBlocking_3_01TDev_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDev_3_01QueueGenericThreadsNonBlocking_3_01TDev_01_4_01_4.html">GetDev&lt; QueueGenericThreadsNonBlocking&lt; TDev &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU non-blocking device queue device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDev_3_01QueueGenericThreadsNonBlocking_3_01TDev_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDev_3_01std_1_1array_3_01TElem_00_01Tsize_01_4_01_4.html">GetDev&lt; std::array&lt; TElem, Tsize &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The std::array device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDev_3_01std_1_1array_3_01TElem_00_01Tsize_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDev_3_01std_1_1vector_3_01TElem_00_01TAllocator_01_4_01_4.html">GetDev&lt; std::vector&lt; TElem, TAllocator &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The std::vector device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDev_3_01std_1_1vector_3_01TElem_00_01TAllocator_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDev_3_01uniform__cuda__hip_1_1detail_1_1QueueUniformCudaHipRtBase_01_4.html">GetDev&lt; uniform_cuda_hip::detail::QueueUniformCudaHipRtBase &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT non-blocking queue device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDev_3_01uniform__cuda__hip_1_1detail_1_1QueueUniformCudaHipRtBase_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDevByIdx.html">GetDevByIdx</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The device get trait.  <a href="structalpaka_1_1traits_1_1GetDevByIdx.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDevByIdx_3_01PltfCpu_01_4.html">GetDevByIdx&lt; PltfCpu &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU platform device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDevByIdx_3_01PltfCpu_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDevByIdx_3_01PltfOmp5_01_4.html">GetDevByIdx&lt; PltfOmp5 &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5 platform device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDevByIdx_3_01PltfOmp5_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDevByIdx_3_01PltfUniformCudaHipRt_01_4.html">GetDevByIdx&lt; PltfUniformCudaHipRt &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT platform device get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDevByIdx_3_01PltfUniformCudaHipRt_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDevCount.html">GetDevCount</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The device count get trait.  <a href="structalpaka_1_1traits_1_1GetDevCount.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDevCount_3_01PltfCpu_01_4.html">GetDevCount&lt; PltfCpu &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU platform device count get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDevCount_3_01PltfCpu_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDevCount_3_01PltfOmp5_01_4.html">GetDevCount&lt; PltfOmp5 &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5 platform device count get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDevCount_3_01PltfOmp5_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetDevCount_3_01PltfUniformCudaHipRt_01_4.html">GetDevCount&lt; PltfUniformCudaHipRt &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT platform device count get trait specialization.  <a href="structalpaka_1_1traits_1_1GetDevCount_3_01PltfUniformCudaHipRt_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetFreeMemBytes.html">GetFreeMemBytes</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The device free memory size get trait.  <a href="structalpaka_1_1traits_1_1GetFreeMemBytes.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetFreeMemBytes_3_01DevCpu_01_4.html">GetFreeMemBytes&lt; DevCpu &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU device free memory get trait specialization.  <a href="structalpaka_1_1traits_1_1GetFreeMemBytes_3_01DevCpu_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetFreeMemBytes_3_01DevOmp5_01_4.html">GetFreeMemBytes&lt; DevOmp5 &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 device free memory get trait specialization.  <a href="structalpaka_1_1traits_1_1GetFreeMemBytes_3_01DevOmp5_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetFreeMemBytes_3_01DevUniformCudaHipRt_01_4.html">GetFreeMemBytes&lt; DevUniformCudaHipRt &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT device free memory get trait specialization.  <a href="structalpaka_1_1traits_1_1GetFreeMemBytes_3_01DevUniformCudaHipRt_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetMemBytes.html">GetMemBytes</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The device memory size get trait.  <a href="structalpaka_1_1traits_1_1GetMemBytes.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetMemBytes_3_01DevCpu_01_4.html">GetMemBytes&lt; DevCpu &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU device available memory get trait specialization.  <a href="structalpaka_1_1traits_1_1GetMemBytes_3_01DevCpu_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetMemBytes_3_01DevOmp5_01_4.html">GetMemBytes&lt; DevOmp5 &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 device available memory get trait specialization.  <a href="structalpaka_1_1traits_1_1GetMemBytes_3_01DevOmp5_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetMemBytes_3_01DevUniformCudaHipRt_01_4.html">GetMemBytes&lt; DevUniformCudaHipRt &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT device available memory get trait specialization.  <a href="structalpaka_1_1traits_1_1GetMemBytes_3_01DevUniformCudaHipRt_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetName.html">GetName</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The device name get trait.  <a href="structalpaka_1_1traits_1_1GetName.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetName_3_01DevCpu_01_4.html">GetName&lt; DevCpu &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU device name get trait specialization.  <a href="structalpaka_1_1traits_1_1GetName_3_01DevCpu_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetName_3_01DevOmp5_01_4.html">GetName&lt; DevOmp5 &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 device name get trait specialization.  <a href="structalpaka_1_1traits_1_1GetName_3_01DevOmp5_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetName_3_01DevUniformCudaHipRt_01_4.html">GetName&lt; DevUniformCudaHipRt &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT device name get trait specialization.  <a href="structalpaka_1_1traits_1_1GetName_3_01DevUniformCudaHipRt_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWarpSize.html">GetWarpSize</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The device warp size get trait.  <a href="structalpaka_1_1traits_1_1GetWarpSize.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWarpSize_3_01DevCpu_01_4.html">GetWarpSize&lt; DevCpu &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU device warp size get trait specialization.  <a href="structalpaka_1_1traits_1_1GetWarpSize_3_01DevCpu_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWarpSize_3_01DevOmp5_01_4.html">GetWarpSize&lt; DevOmp5 &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 device warp size get trait specialization.  <a href="structalpaka_1_1traits_1_1GetWarpSize_3_01DevOmp5_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWarpSize_3_01DevUniformCudaHipRt_01_4.html">GetWarpSize&lt; DevUniformCudaHipRt &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT device warp size get trait specialization.  <a href="structalpaka_1_1traits_1_1GetWarpSize_3_01DevUniformCudaHipRt_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWorkDiv.html">GetWorkDiv</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The work div trait.  <a href="structalpaka_1_1traits_1_1GetWorkDiv.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWorkDiv_3_01TWorkDiv_00_01origin_1_1Block_00_01unit_1_1Elems_01_4.html">GetWorkDiv&lt; TWorkDiv, origin::Block, unit::Elems &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The work div block element extent trait specialization.  <a href="structalpaka_1_1traits_1_1GetWorkDiv_3_01TWorkDiv_00_01origin_1_1Block_00_01unit_1_1Elems_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWorkDiv_3_01TWorkDiv_00_01origin_1_1Grid_00_01unit_1_1Elems_01_4.html">GetWorkDiv&lt; TWorkDiv, origin::Grid, unit::Elems &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The work div grid element extent trait specialization.  <a href="structalpaka_1_1traits_1_1GetWorkDiv_3_01TWorkDiv_00_01origin_1_1Grid_00_01unit_1_1Elems_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWorkDiv_3_01TWorkDiv_00_01origin_1_1Grid_00_01unit_1_1Threads_01_4.html">GetWorkDiv&lt; TWorkDiv, origin::Grid, unit::Threads &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The work div grid thread extent trait specialization.  <a href="structalpaka_1_1traits_1_1GetWorkDiv_3_01TWorkDiv_00_01origin_1_1Grid_00_01unit_1_1Threads_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWorkDiv_3_01WorkDivMembers_3_01TDim_00_01TIdx_01_4_00_01origin_1_1Block_00_01unit_1_1Threads_01_4.html">GetWorkDiv&lt; WorkDivMembers&lt; TDim, TIdx &gt;, origin::Block, unit::Threads &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="classalpaka_1_1WorkDivMembers.html" title="A basic class holding the work division as grid block extent, block thread and thread element extent...">WorkDivMembers</a> block thread extent trait specialization.  <a href="structalpaka_1_1traits_1_1GetWorkDiv_3_01WorkDivMembers_3_01TDim_00_01TIdx_01_4_00_01origin_1_1Block_00_01unit_1_1Threads_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWorkDiv_3_01WorkDivMembers_3_01TDim_00_01TIdx_01_4_00_01origin_1_1Grid_00_01unit_1_1Blocks_01_4.html">GetWorkDiv&lt; WorkDivMembers&lt; TDim, TIdx &gt;, origin::Grid, unit::Blocks &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="classalpaka_1_1WorkDivMembers.html" title="A basic class holding the work division as grid block extent, block thread and thread element extent...">WorkDivMembers</a> grid block extent trait specialization.  <a href="structalpaka_1_1traits_1_1GetWorkDiv_3_01WorkDivMembers_3_01TDim_00_01TIdx_01_4_00_01origin_1_1Grid_00_01unit_1_1Blocks_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWorkDiv_3_01WorkDivMembers_3_01TDim_00_01TIdx_01_4_00_01origin_1_1Thread_00_01unit_1_1Elems_01_4.html">GetWorkDiv&lt; WorkDivMembers&lt; TDim, TIdx &gt;, origin::Thread, unit::Elems &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="classalpaka_1_1WorkDivMembers.html" title="A basic class holding the work division as grid block extent, block thread and thread element extent...">WorkDivMembers</a> thread element extent trait specialization.  <a href="structalpaka_1_1traits_1_1GetWorkDiv_3_01WorkDivMembers_3_01TDim_00_01TIdx_01_4_00_01origin_1_1Thread_00_01unit_1_1Elems_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWorkDiv_3_01WorkDivUniformCudaHipBuiltIn_3_01TDim_00_01TIdx_01_4_00f775706d39185127596412943d6c5c50.html">GetWorkDiv&lt; WorkDivUniformCudaHipBuiltIn&lt; TDim, TIdx &gt;, origin::Block, unit::Threads &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIP accelerator work division block thread extent trait specialization.  <a href="structalpaka_1_1traits_1_1GetWorkDiv_3_01WorkDivUniformCudaHipBuiltIn_3_01TDim_00_01TIdx_01_4_00f775706d39185127596412943d6c5c50.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWorkDiv_3_01WorkDivUniformCudaHipBuiltIn_3_01TDim_00_01TIdx_01_4_00e8855fd6f639be1659913e6dcbdf9208.html">GetWorkDiv&lt; WorkDivUniformCudaHipBuiltIn&lt; TDim, TIdx &gt;, origin::Grid, unit::Blocks &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIP accelerator work division grid block extent trait specialization.  <a href="structalpaka_1_1traits_1_1GetWorkDiv_3_01WorkDivUniformCudaHipBuiltIn_3_01TDim_00_01TIdx_01_4_00e8855fd6f639be1659913e6dcbdf9208.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1GetWorkDiv_3_01WorkDivUniformCudaHipBuiltIn_3_01TDim_00_01TIdx_01_4_00029541df3ca78ca36868b2da2ba35e65.html">GetWorkDiv&lt; WorkDivUniformCudaHipBuiltIn&lt; TDim, TIdx &gt;, origin::Thread, unit::Elems &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPU CUDA/HIP accelerator work division thread element extent trait specialization.  <a href="structalpaka_1_1traits_1_1GetWorkDiv_3_01WorkDivUniformCudaHipBuiltIn_3_01TDim_00_01TIdx_01_4_00029541df3ca78ca36868b2da2ba35e65.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType.html">PltfType</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The platform type trait.  <a href="structalpaka_1_1traits_1_1PltfType.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01AccCpuFibers_3_01TDim_00_01TIdx_01_4_01_4.html">PltfType&lt; AccCpuFibers&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU fibers execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01AccCpuFibers_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01AccCpuOmp2Blocks_3_01TDim_00_01TIdx_01_4_01_4.html">PltfType&lt; AccCpuOmp2Blocks&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 block execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01AccCpuOmp2Blocks_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01AccCpuOmp2Threads_3_01TDim_00_01TIdx_01_4_01_4.html">PltfType&lt; AccCpuOmp2Threads&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 thread execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01AccCpuOmp2Threads_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01AccCpuSerial_3_01TDim_00_01TIdx_01_4_01_4.html">PltfType&lt; AccCpuSerial&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU serial execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01AccCpuSerial_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01AccCpuThreads_3_01TDim_00_01TIdx_01_4_01_4.html">PltfType&lt; AccCpuThreads&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU threads execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01AccCpuThreads_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01AccGpuUniformCudaHipRt_3_01TDim_00_01TIdx_01_4_01_4.html">PltfType&lt; AccGpuUniformCudaHipRt&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU CUDA execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01AccGpuUniformCudaHipRt_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01AccOmp5_3_01TDim_00_01TIdx_01_4_01_4.html">PltfType&lt; AccOmp5&lt; TDim, TIdx &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01AccOmp5_3_01TDim_00_01TIdx_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01DevCpu_01_4.html">PltfType&lt; DevCpu &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU device platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01DevCpu_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01DevOmp5_01_4.html">PltfType&lt; DevOmp5 &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 device platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01DevOmp5_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01DevUniformCudaHipRt_01_4.html">PltfType&lt; DevUniformCudaHipRt &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT device platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01DevUniformCudaHipRt_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelCpuFibers_3_01TDim_00_01TIdx_00_01TKed51c3bc9dcf1f83d77ab0c2d397b0b09.html">PltfType&lt; kernel::TaskKernelCpuFibers&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU fibers execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelCpuFibers_3_01TDim_00_01TIdx_00_01TKed51c3bc9dcf1f83d77ab0c2d397b0b09.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelCpuOmp2Blocks_3_01TDim_00_01TIdx_00_012445cfd462c7624cdc510a6f348dde1.html">PltfType&lt; kernel::TaskKernelCpuOmp2Blocks&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 grid block execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelCpuOmp2Blocks_3_01TDim_00_01TIdx_00_012445cfd462c7624cdc510a6f348dde1.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelCpuOmp2Threads_3_01TDim_00_01TIdx_00_57fdbd97829b079e75d858a61311a3d4.html">PltfType&lt; kernel::TaskKernelCpuOmp2Threads&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU OpenMP 2.0 block thread execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelCpuOmp2Threads_3_01TDim_00_01TIdx_00_57fdbd97829b079e75d858a61311a3d4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelCpuSerial_3_01TDim_00_01TIdx_00_01TKe0fb5143ff35536d7cc0ee58e59b3d3db.html">PltfType&lt; kernel::TaskKernelCpuSerial&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU serial execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelCpuSerial_3_01TDim_00_01TIdx_00_01TKe0fb5143ff35536d7cc0ee58e59b3d3db.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelCpuThreads_3_01TDim_00_01TIdx_00_01TK85cf9bfd1617ba12822d8672c7187824.html">PltfType&lt; kernel::TaskKernelCpuThreads&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU threads execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelCpuThreads_3_01TDim_00_01TIdx_00_01TK85cf9bfd1617ba12822d8672c7187824.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelGpuUniformCudaHipRt_3_01TAcc_00_01TDi82d64ffa93836efd4ab131c824f37a87.html">PltfType&lt; kernel::TaskKernelGpuUniformCudaHipRt&lt; TAcc, TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU CUDA/HIP execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelGpuUniformCudaHipRt_3_01TAcc_00_01TDi82d64ffa93836efd4ab131c824f37a87.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelOmp5_3_01TDim_00_01TIdx_00_01TKernelFnObj_00_01TArgs_8_8_8_01_4_01_4.html">PltfType&lt; kernel::TaskKernelOmp5&lt; TDim, TIdx, TKernelFnObj, TArgs... &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01kernel_1_1TaskKernelOmp5_3_01TDim_00_01TIdx_00_01TKernelFnObj_00_01TArgs_8_8_8_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01TAcc_00_01typename_01std_1_1enable__if_3_01concepts_1_1Imaf362c7bc7e1ffc5cd74b8e7772d6131.html">PltfType&lt; TAcc, typename std::enable_if&lt; concepts::ImplementsConcept&lt; ConceptUniformCudaHip, TAcc &gt;::value &gt;::type &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU HIP execution task platform type trait specialization.  <a href="structalpaka_1_1traits_1_1PltfType_3_01TAcc_00_01typename_01std_1_1enable__if_3_01concepts_1_1Imaf362c7bc7e1ffc5cd74b8e7772d6131.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1PltfType_3_01TPltf_00_01typename_01std_1_1enable__if_3_01concepts_1_1Ie8a6f02685e5e992a3aa550717803db6.html">PltfType&lt; TPltf, typename std::enable_if&lt; concepts::ImplementsConcept&lt; ConceptPltf, TPltf &gt;::value &gt;::type &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1QueueType.html">QueueType</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for an accelerator.  <a href="structalpaka_1_1traits_1_1QueueType.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1QueueType_3_01DevCpu_00_01Blocking_01_4.html">QueueType&lt; DevCpu, Blocking &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1QueueType_3_01DevCpu_00_01NonBlocking_01_4.html">QueueType&lt; DevCpu, NonBlocking &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1QueueType_3_01DevOmp5_00_01Blocking_01_4.html">QueueType&lt; DevOmp5, Blocking &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1QueueType_3_01DevOmp5_00_01NonBlocking_01_4.html">QueueType&lt; DevOmp5, NonBlocking &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1QueueType_3_01DevUniformCudaHipRt_00_01Blocking_01_4.html">QueueType&lt; DevUniformCudaHipRt, Blocking &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1QueueType_3_01DevUniformCudaHipRt_00_01NonBlocking_01_4.html">QueueType&lt; DevUniformCudaHipRt, NonBlocking &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1QueueType_3_01TAcc_00_01TProperty_00_01std_1_1enable__if__t_3_01concepa5c773b943c1fc91fcd9a3ab227af622.html">QueueType&lt; TAcc, TProperty, std::enable_if_t&lt; concepts::ImplementsConcept&lt; ConceptAcc, TAcc &gt;::value &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1QueueType_3_01TPltf_00_01TProperty_00_01std_1_1enable__if__t_3_01concefde87986711ff73240643b28a918d78b.html">QueueType&lt; TPltf, TProperty, std::enable_if_t&lt; concepts::ImplementsConcept&lt; ConceptPltf, TPltf &gt;::value &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Reset.html">Reset</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The device reset trait.  <a href="structalpaka_1_1traits_1_1Reset.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Reset_3_01DevCpu_01_4.html">Reset&lt; DevCpu &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPU device reset trait specialization.  <a href="structalpaka_1_1traits_1_1Reset_3_01DevCpu_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Reset_3_01DevOmp5_01_4.html">Reset&lt; DevOmp5 &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OpenMP 5.0 device reset trait specialization.  <a href="structalpaka_1_1traits_1_1Reset_3_01DevOmp5_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Reset_3_01DevUniformCudaHipRt_01_4.html">Reset&lt; DevUniformCudaHipRt &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CUDA/HIP RT device reset trait specialization.  <a href="structalpaka_1_1traits_1_1Reset_3_01DevUniformCudaHipRt_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Reverse.html">Reverse</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trait for reversing a vector.  <a href="structalpaka_1_1traits_1_1Reverse.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Reverse_3_01Vec_3_01dim_1_1DimInt_3_011u_01_4_00_01TVal_01_4_01_4.html">Reverse&lt; Vec&lt; dim::DimInt&lt; 1u &gt;, TVal &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">(Non-)<a class="el" href="structalpaka_1_1traits_1_1Reverse.html" title="Trait for reversing a vector. ">Reverse</a> specialization for 1D <a class="el" href="classalpaka_1_1Vec.html" title="A n-dimensional vector. ">Vec</a>.  <a href="structalpaka_1_1traits_1_1Reverse_3_01Vec_3_01dim_1_1DimInt_3_011u_01_4_00_01TVal_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1Reverse_3_01Vec_3_01TDim_00_01TVal_01_4_01_4.html">Reverse&lt; Vec&lt; TDim, TVal &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structalpaka_1_1traits_1_1Reverse.html" title="Trait for reversing a vector. ">Reverse</a> specialization for <a class="el" href="classalpaka_1_1Vec.html" title="A n-dimensional vector. ">Vec</a>.  <a href="structalpaka_1_1traits_1_1Reverse_3_01Vec_3_01TDim_00_01TVal_01_4_01_4.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1SubVecFromIndices.html">SubVecFromIndices</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trait for selecting a sub-vector.  <a href="structalpaka_1_1traits_1_1SubVecFromIndices.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1SubVecFromIndices_3_01Vec_3_01TDim_00_01TVal_01_4_00_01std_1_1integer_632e4d1af35f7a1f7a3408fe04d80014.html">SubVecFromIndices&lt; Vec&lt; TDim, TVal &gt;, std::integer_sequence&lt; std::size_t, TIndices... &gt;, std::enable_if_t&lt; !std::is_same&lt; std::integer_sequence&lt; std::size_t, TIndices... &gt;, std::make_integer_sequence&lt; std::size_t, TDim::value &gt; &gt;::value &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specialization for selecting a sub-vector.  <a href="structalpaka_1_1traits_1_1SubVecFromIndices_3_01Vec_3_01TDim_00_01TVal_01_4_00_01std_1_1integer_632e4d1af35f7a1f7a3408fe04d80014.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structalpaka_1_1traits_1_1SubVecFromIndices_3_01Vec_3_01TDim_00_01TVal_01_4_00_01std_1_1integer_2ffbe340e8a55c27a635eb7467fff12f.html">SubVecFromIndices&lt; Vec&lt; TDim, TVal &gt;, std::integer_sequence&lt; std::size_t, TIndices... &gt;, std::enable_if_t&lt; std::is_same&lt; std::integer_sequence&lt; std::size_t, TIndices... &gt;, std::make_integer_sequence&lt; std::size_t, TDim::value &gt; &gt;::value &gt; &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specialization for selecting the whole vector.  <a href="structalpaka_1_1traits_1_1SubVecFromIndices_3_01Vec_3_01TDim_00_01TVal_01_4_00_01std_1_1integer_2ffbe340e8a55c27a635eb7467fff12f.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The accelerator traits. </p>
<p>The work division traits.</p>
<p>The vec traits.</p>
<p>The queue traits.</p>
<p>The platform traits.</p>
<p>The device traits.</p>
<p>The atomic operation traits. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacealpaka.html">alpaka</a></li><li class="navelem"><a class="el" href="namespacealpaka_1_1traits.html">traits</a></li>
    <li class="footer">Generated on Mon Oct 5 2020 11:56:28 for alpaka by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
