Traduction of https://github.com/lawrie code from Verilog to VHDL
