============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 20:12:55 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(112)
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(201)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/bayer_rgb888.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_h.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_m.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in ../../import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_wb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_interconnect.v
RUN-1001 : Project manager successfully analyzed 41 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db" in  1.699668s wall, 1.265625s user + 0.171875s system = 1.437500s CPU (84.6%)

RUN-1004 : used memory is 288 MB, reserved memory is 263 MB, peak memory is 293 MB
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 71519795412992"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17523466567680"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 0101000110101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=58) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=58) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 15866/19 useful/useless nets, 12357/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 15687/8 useful/useless nets, 12626/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 15671/16 useful/useless nets, 12614/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 15523/15 useful/useless nets, 12466/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  5.661989s wall, 4.765625s user + 0.031250s system = 4.796875s CPU (84.7%)

RUN-1004 : used memory is 304 MB, reserved memory is 277 MB, peak memory is 306 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 14 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 15833/2 useful/useless nets, 12777/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 59545, tnet num: 15833, tinst num: 12776, tnode num: 80120, tedge num: 100014.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15833 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 129 (4.02), #lev = 6 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (4.13), #lev = 6 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 125 LUTs, name keeping = 79%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  7.443452s wall, 6.734375s user + 0.062500s system = 6.796875s CPU (91.3%)

RUN-1004 : used memory is 326 MB, reserved memory is 314 MB, peak memory is 416 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  13.296489s wall, 11.640625s user + 0.125000s system = 11.765625s CPU (88.5%)

RUN-1004 : used memory is 326 MB, reserved memory is 314 MB, peak memory is 416 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (133 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/debayer_h/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel5_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel0_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel1_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel2_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel3_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel4_syn_2" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/debayer_h/pclk as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel0_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel1_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel2_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel3_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel4_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel5_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 15 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel5_syn_2 to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel0_syn_2 to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel1_syn_2 to drive 9 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel2_syn_2 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel3_syn_2 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel4_syn_2 to drive 8 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 12267 instances
RUN-0007 : 3507 luts, 6573 seqs, 1332 mslices, 733 lslices, 73 pads, 32 brams, 2 dsps
RUN-1001 : There are total 15323 nets
RUN-1001 : 11313 nets have 2 pins
RUN-1001 : 3014 nets have [3 - 5] pins
RUN-1001 : 657 nets have [6 - 10] pins
RUN-1001 : 251 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     123     
RUN-1001 :   No   |  No   |  Yes  |    5561     
RUN-1001 :   No   |  Yes  |  No   |     137     
RUN-1001 :   Yes  |  No   |  No   |     147     
RUN-1001 :   Yes  |  No   |  Yes  |     605     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    15   |  26   |     20     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 54
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12265 instances, 3507 luts, 6573 seqs, 2065 slices, 437 macros(2065 instances: 1332 mslices 733 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 5435 pins
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 58435, tnet num: 15321, tinst num: 12265, tnode num: 78911, tedge num: 98912.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.024292s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (96.1%)

RUN-1004 : used memory is 449 MB, reserved memory is 425 MB, peak memory is 449 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.350794s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (94.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.27536e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12265.
PHY-3001 : Level 1 #clusters 2511.
PHY-3001 : End clustering;  0.073136s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (85.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.12983e+06, overlap = 328.688
PHY-3002 : Step(2): len = 1.05024e+06, overlap = 389.969
PHY-3002 : Step(3): len = 627360, overlap = 599.031
PHY-3002 : Step(4): len = 558747, overlap = 603.5
PHY-3002 : Step(5): len = 405248, overlap = 721
PHY-3002 : Step(6): len = 352498, overlap = 819.062
PHY-3002 : Step(7): len = 283360, overlap = 882.312
PHY-3002 : Step(8): len = 238371, overlap = 916.469
PHY-3002 : Step(9): len = 204900, overlap = 968.656
PHY-3002 : Step(10): len = 178851, overlap = 1010.56
PHY-3002 : Step(11): len = 159656, overlap = 1045.78
PHY-3002 : Step(12): len = 142379, overlap = 1073.25
PHY-3002 : Step(13): len = 131641, overlap = 1085.22
PHY-3002 : Step(14): len = 123860, overlap = 1093.16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.54402e-07
PHY-3002 : Step(15): len = 125106, overlap = 1094.25
PHY-3002 : Step(16): len = 149425, overlap = 1044.81
PHY-3002 : Step(17): len = 139428, overlap = 944.531
PHY-3002 : Step(18): len = 149120, overlap = 904.188
PHY-3002 : Step(19): len = 144657, overlap = 874.938
PHY-3002 : Step(20): len = 146884, overlap = 896.688
PHY-3002 : Step(21): len = 141349, overlap = 865.625
PHY-3002 : Step(22): len = 141283, overlap = 871.281
PHY-3002 : Step(23): len = 136044, overlap = 874.156
PHY-3002 : Step(24): len = 135869, overlap = 869.969
PHY-3002 : Step(25): len = 134060, overlap = 860.844
PHY-3002 : Step(26): len = 132521, overlap = 864.562
PHY-3002 : Step(27): len = 131125, overlap = 847.969
PHY-3002 : Step(28): len = 129409, overlap = 844.594
PHY-3002 : Step(29): len = 128205, overlap = 838.75
PHY-3002 : Step(30): len = 126254, overlap = 839.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7088e-06
PHY-3002 : Step(31): len = 132370, overlap = 796.562
PHY-3002 : Step(32): len = 143481, overlap = 726.688
PHY-3002 : Step(33): len = 142040, overlap = 694.094
PHY-3002 : Step(34): len = 147515, overlap = 662.969
PHY-3002 : Step(35): len = 148661, overlap = 647.406
PHY-3002 : Step(36): len = 152123, overlap = 650.156
PHY-3002 : Step(37): len = 153233, overlap = 640.656
PHY-3002 : Step(38): len = 153537, overlap = 626.188
PHY-3002 : Step(39): len = 152650, overlap = 625.781
PHY-3002 : Step(40): len = 152100, overlap = 640.875
PHY-3002 : Step(41): len = 151450, overlap = 650.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.41761e-06
PHY-3002 : Step(42): len = 160064, overlap = 577.188
PHY-3002 : Step(43): len = 170506, overlap = 518.125
PHY-3002 : Step(44): len = 169331, overlap = 516.344
PHY-3002 : Step(45): len = 171633, overlap = 491.594
PHY-3002 : Step(46): len = 172257, overlap = 460.875
PHY-3002 : Step(47): len = 175098, overlap = 449.906
PHY-3002 : Step(48): len = 175209, overlap = 442.375
PHY-3002 : Step(49): len = 175524, overlap = 462.875
PHY-3002 : Step(50): len = 175377, overlap = 444.25
PHY-3002 : Step(51): len = 175014, overlap = 430.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.83522e-06
PHY-3002 : Step(52): len = 185142, overlap = 373.594
PHY-3002 : Step(53): len = 193008, overlap = 337.594
PHY-3002 : Step(54): len = 192802, overlap = 318.75
PHY-3002 : Step(55): len = 195417, overlap = 319.219
PHY-3002 : Step(56): len = 193960, overlap = 336.875
PHY-3002 : Step(57): len = 195934, overlap = 327.375
PHY-3002 : Step(58): len = 194158, overlap = 332.594
PHY-3002 : Step(59): len = 195988, overlap = 335.656
PHY-3002 : Step(60): len = 195046, overlap = 341.625
PHY-3002 : Step(61): len = 195998, overlap = 342.219
PHY-3002 : Step(62): len = 194945, overlap = 316.75
PHY-3002 : Step(63): len = 195013, overlap = 321.156
PHY-3002 : Step(64): len = 193784, overlap = 326.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.36704e-05
PHY-3002 : Step(65): len = 205479, overlap = 325.281
PHY-3002 : Step(66): len = 213457, overlap = 305.562
PHY-3002 : Step(67): len = 214492, overlap = 300.562
PHY-3002 : Step(68): len = 215299, overlap = 298.781
PHY-3002 : Step(69): len = 213803, overlap = 283.25
PHY-3002 : Step(70): len = 214774, overlap = 271.062
PHY-3002 : Step(71): len = 215253, overlap = 234.156
PHY-3002 : Step(72): len = 217434, overlap = 236.281
PHY-3002 : Step(73): len = 216865, overlap = 234.188
PHY-3002 : Step(74): len = 217679, overlap = 230.312
PHY-3002 : Step(75): len = 218183, overlap = 222.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.73409e-05
PHY-3002 : Step(76): len = 226632, overlap = 224.188
PHY-3002 : Step(77): len = 233555, overlap = 214.438
PHY-3002 : Step(78): len = 234176, overlap = 211.312
PHY-3002 : Step(79): len = 236391, overlap = 210.688
PHY-3002 : Step(80): len = 236386, overlap = 197.312
PHY-3002 : Step(81): len = 237290, overlap = 192.469
PHY-3002 : Step(82): len = 236561, overlap = 189.938
PHY-3002 : Step(83): len = 236848, overlap = 176.594
PHY-3002 : Step(84): len = 236678, overlap = 181.469
PHY-3002 : Step(85): len = 237463, overlap = 183.312
PHY-3002 : Step(86): len = 236241, overlap = 184.906
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.4506e-05
PHY-3002 : Step(87): len = 243335, overlap = 177.5
PHY-3002 : Step(88): len = 248945, overlap = 152.406
PHY-3002 : Step(89): len = 248823, overlap = 131.75
PHY-3002 : Step(90): len = 250428, overlap = 131.156
PHY-3002 : Step(91): len = 254570, overlap = 133.906
PHY-3002 : Step(92): len = 256940, overlap = 122.312
PHY-3002 : Step(93): len = 255988, overlap = 119.469
PHY-3002 : Step(94): len = 256273, overlap = 107.406
PHY-3002 : Step(95): len = 256802, overlap = 103.219
PHY-3002 : Step(96): len = 256494, overlap = 105.125
PHY-3002 : Step(97): len = 255716, overlap = 95.4688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000109012
PHY-3002 : Step(98): len = 260638, overlap = 104.406
PHY-3002 : Step(99): len = 265249, overlap = 107.562
PHY-3002 : Step(100): len = 266098, overlap = 94.9688
PHY-3002 : Step(101): len = 268102, overlap = 90.5312
PHY-3002 : Step(102): len = 270572, overlap = 81.1562
PHY-3002 : Step(103): len = 271817, overlap = 77.25
PHY-3002 : Step(104): len = 270967, overlap = 74.6562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000199649
PHY-3002 : Step(105): len = 274976, overlap = 69.9062
PHY-3002 : Step(106): len = 278817, overlap = 66.8438
PHY-3002 : Step(107): len = 279374, overlap = 61.0938
PHY-3002 : Step(108): len = 280934, overlap = 57.8438
PHY-3002 : Step(109): len = 283263, overlap = 60.5
PHY-3002 : Step(110): len = 285669, overlap = 58.75
PHY-3002 : Step(111): len = 285539, overlap = 48.875
PHY-3002 : Step(112): len = 286117, overlap = 54.4375
PHY-3002 : Step(113): len = 287339, overlap = 54.125
PHY-3002 : Step(114): len = 287798, overlap = 55.4375
PHY-3002 : Step(115): len = 286970, overlap = 55.8125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00038324
PHY-3002 : Step(116): len = 289363, overlap = 56.5
PHY-3002 : Step(117): len = 291914, overlap = 55.6875
PHY-3002 : Step(118): len = 292884, overlap = 50.8125
PHY-3002 : Step(119): len = 294010, overlap = 51.875
PHY-3002 : Step(120): len = 295703, overlap = 50.1875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000760956
PHY-3002 : Step(121): len = 297751, overlap = 43.6875
PHY-3002 : Step(122): len = 302289, overlap = 40.8125
PHY-3002 : Step(123): len = 304383, overlap = 42.375
PHY-3002 : Step(124): len = 305868, overlap = 39.3125
PHY-3002 : Step(125): len = 306228, overlap = 43.375
PHY-3002 : Step(126): len = 306351, overlap = 43.5
PHY-3002 : Step(127): len = 306269, overlap = 44.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041883s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15323.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 393160, over cnt = 1211(3%), over = 5953, worst = 54
PHY-1001 : End global iterations;  0.510838s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (85.6%)

PHY-1001 : Congestion index: top1 = 67.67, top5 = 51.78, top10 = 43.13, top15 = 37.85.
PHY-3001 : End congestion estimation;  0.704604s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (86.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.378701s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (94.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.8854e-05
PHY-3002 : Step(128): len = 347969, overlap = 29.3438
PHY-3002 : Step(129): len = 350132, overlap = 20.3125
PHY-3002 : Step(130): len = 340662, overlap = 17.625
PHY-3002 : Step(131): len = 333501, overlap = 20.8438
PHY-3002 : Step(132): len = 331655, overlap = 20
PHY-3002 : Step(133): len = 328222, overlap = 21.6875
PHY-3002 : Step(134): len = 324810, overlap = 22.5938
PHY-3002 : Step(135): len = 321899, overlap = 23.1562
PHY-3002 : Step(136): len = 319358, overlap = 27.25
PHY-3002 : Step(137): len = 318240, overlap = 29.125
PHY-3002 : Step(138): len = 317359, overlap = 30.3125
PHY-3002 : Step(139): len = 315572, overlap = 28.4688
PHY-3002 : Step(140): len = 315496, overlap = 29.8125
PHY-3002 : Step(141): len = 313397, overlap = 27.5312
PHY-3002 : Step(142): len = 313649, overlap = 26.3125
PHY-3002 : Step(143): len = 311321, overlap = 24.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000117708
PHY-3002 : Step(144): len = 316056, overlap = 22.9375
PHY-3002 : Step(145): len = 317024, overlap = 23.0625
PHY-3002 : Step(146): len = 323093, overlap = 21.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000235416
PHY-3002 : Step(147): len = 328197, overlap = 18.8438
PHY-3002 : Step(148): len = 332588, overlap = 18.7812
PHY-3002 : Step(149): len = 342428, overlap = 16.6562
PHY-3002 : Step(150): len = 345551, overlap = 16.9688
PHY-3002 : Step(151): len = 347530, overlap = 14.8125
PHY-3002 : Step(152): len = 349100, overlap = 13.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 233/15323.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 406608, over cnt = 1799(5%), over = 8337, worst = 54
PHY-1001 : End global iterations;  1.051293s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (92.1%)

PHY-1001 : Congestion index: top1 = 66.53, top5 = 52.46, top10 = 45.49, top15 = 40.85.
PHY-3001 : End congestion estimation;  1.270416s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (92.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.394204s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (91.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.35422e-05
PHY-3002 : Step(153): len = 347085, overlap = 153.469
PHY-3002 : Step(154): len = 348847, overlap = 140.938
PHY-3002 : Step(155): len = 340791, overlap = 125.375
PHY-3002 : Step(156): len = 340330, overlap = 126.188
PHY-3002 : Step(157): len = 335344, overlap = 121.688
PHY-3002 : Step(158): len = 332772, overlap = 117.906
PHY-3002 : Step(159): len = 331825, overlap = 118.25
PHY-3002 : Step(160): len = 327889, overlap = 112.875
PHY-3002 : Step(161): len = 327067, overlap = 114.438
PHY-3002 : Step(162): len = 326208, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000107084
PHY-3002 : Step(163): len = 330910, overlap = 99.9062
PHY-3002 : Step(164): len = 331957, overlap = 99.5
PHY-3002 : Step(165): len = 337436, overlap = 88.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000214169
PHY-3002 : Step(166): len = 342582, overlap = 77.25
PHY-3002 : Step(167): len = 346466, overlap = 72.1562
PHY-3002 : Step(168): len = 353530, overlap = 65.0625
PHY-3002 : Step(169): len = 356991, overlap = 62.0625
PHY-3002 : Step(170): len = 353322, overlap = 60.0312
PHY-3002 : Step(171): len = 350928, overlap = 61.3438
PHY-3002 : Step(172): len = 350273, overlap = 61.2188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 58435, tnet num: 15321, tinst num: 12265, tnode num: 78911, tedge num: 98912.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.077923s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (89.9%)

RUN-1004 : used memory is 491 MB, reserved memory is 469 MB, peak memory is 517 MB
OPT-1001 : Total overflow 390.88 peak overflow 2.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 994/15323.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 424120, over cnt = 1949(5%), over = 7010, worst = 29
PHY-1001 : End global iterations;  1.353164s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (95.8%)

PHY-1001 : Congestion index: top1 = 59.89, top5 = 46.77, top10 = 40.65, top15 = 37.12.
PHY-1001 : End incremental global routing;  1.536874s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (93.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.479084s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (84.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.311096s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (82.5%)

OPT-1001 : Current memory(MB): used = 503, reserve = 481, peak = 517.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11878/15323.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 424120, over cnt = 1949(5%), over = 7010, worst = 29
PHY-1002 : len = 454048, over cnt = 1305(3%), over = 3588, worst = 25
PHY-1002 : len = 477424, over cnt = 523(1%), over = 1324, worst = 25
PHY-1002 : len = 492784, over cnt = 44(0%), over = 81, worst = 8
PHY-1002 : len = 494160, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.099177s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (76.8%)

PHY-1001 : Congestion index: top1 = 48.62, top5 = 40.60, top10 = 36.89, top15 = 34.52.
OPT-1001 : End congestion update;  1.378992s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (70.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.314638s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (89.4%)

OPT-0007 : Start: WNS 999070 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.693844s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (73.8%)

OPT-1001 : Current memory(MB): used = 507, reserve = 486, peak = 517.
OPT-1001 : End physical optimization;  5.226788s wall, 4.265625s user + 0.015625s system = 4.281250s CPU (81.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3507 LUT to BLE ...
SYN-4008 : Packed 3507 LUT and 2300 SEQ to BLE.
SYN-4003 : Packing 4273 remaining SEQ's ...
SYN-4005 : Packed 1524 SEQ with LUT/SLICE
SYN-4006 : 328 single LUT's are left
SYN-4006 : 2749 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 6256/8603 primitive instances ...
PHY-3001 : End packing;  0.918171s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (93.6%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 5478 instances
RUN-1001 : 2678 mslices, 2678 lslices, 73 pads, 32 brams, 2 dsps
RUN-1001 : There are total 13170 nets
RUN-1001 : 9194 nets have 2 pins
RUN-1001 : 2975 nets have [3 - 5] pins
RUN-1001 : 671 nets have [6 - 10] pins
RUN-1001 : 245 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 5476 instances, 5356 slices, 437 macros(2065 instances: 1332 mslices 733 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 2842 pins
PHY-3001 : Cell area utilization is 61%
PHY-3001 : After packing: Len = 357382, Over = 165.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5889/13170.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 468952, over cnt = 927(2%), over = 1440, worst = 6
PHY-1002 : len = 472112, over cnt = 607(1%), over = 810, worst = 6
PHY-1002 : len = 478752, over cnt = 182(0%), over = 221, worst = 4
PHY-1002 : len = 481288, over cnt = 53(0%), over = 57, worst = 2
PHY-1002 : len = 481952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.068118s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (77.5%)

PHY-1001 : Congestion index: top1 = 47.35, top5 = 39.35, top10 = 35.64, top15 = 33.18.
PHY-3001 : End congestion estimation;  1.343366s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (79.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 47810, tnet num: 13168, tinst num: 5476, tnode num: 61881, tedge num: 85484.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.160032s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (94.3%)

RUN-1004 : used memory is 503 MB, reserved memory is 482 MB, peak memory is 517 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.537087s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (92.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.23758e-05
PHY-3002 : Step(173): len = 345047, overlap = 166.75
PHY-3002 : Step(174): len = 341850, overlap = 167.25
PHY-3002 : Step(175): len = 332421, overlap = 180.25
PHY-3002 : Step(176): len = 329168, overlap = 180.75
PHY-3002 : Step(177): len = 323583, overlap = 203.5
PHY-3002 : Step(178): len = 320554, overlap = 206.75
PHY-3002 : Step(179): len = 320061, overlap = 208
PHY-3002 : Step(180): len = 317528, overlap = 211
PHY-3002 : Step(181): len = 316444, overlap = 209.5
PHY-3002 : Step(182): len = 315401, overlap = 215
PHY-3002 : Step(183): len = 315119, overlap = 214.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.47516e-05
PHY-3002 : Step(184): len = 321462, overlap = 193
PHY-3002 : Step(185): len = 324597, overlap = 187
PHY-3002 : Step(186): len = 331141, overlap = 177
PHY-3002 : Step(187): len = 329130, overlap = 178
PHY-3002 : Step(188): len = 328774, overlap = 176.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.95031e-05
PHY-3002 : Step(189): len = 339450, overlap = 163.75
PHY-3002 : Step(190): len = 342074, overlap = 161.25
PHY-3002 : Step(191): len = 344800, overlap = 149.75
PHY-3002 : Step(192): len = 345585, overlap = 146.75
PHY-3002 : Step(193): len = 345502, overlap = 145.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.744875s wall, 0.203125s user + 0.515625s system = 0.718750s CPU (41.2%)

PHY-3001 : Trial Legalized: Len = 410678
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 569/13170.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 489448, over cnt = 1403(3%), over = 2397, worst = 9
PHY-1002 : len = 498168, over cnt = 832(2%), over = 1267, worst = 7
PHY-1002 : len = 509672, over cnt = 222(0%), over = 320, worst = 4
PHY-1002 : len = 511688, over cnt = 117(0%), over = 173, worst = 4
PHY-1002 : len = 514064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.062727s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (85.6%)

PHY-1001 : Congestion index: top1 = 43.47, top5 = 38.19, top10 = 35.32, top15 = 33.34.
PHY-3001 : End congestion estimation;  2.331463s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (83.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.355666s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (79.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.85947e-05
PHY-3002 : Step(194): len = 378674, overlap = 26.75
PHY-3002 : Step(195): len = 370600, overlap = 55.75
PHY-3002 : Step(196): len = 364066, overlap = 59.25
PHY-3002 : Step(197): len = 362720, overlap = 62.75
PHY-3002 : Step(198): len = 361518, overlap = 68.75
PHY-3002 : Step(199): len = 360969, overlap = 72.5
PHY-3002 : Step(200): len = 360472, overlap = 73
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000117189
PHY-3002 : Step(201): len = 364854, overlap = 71.75
PHY-3002 : Step(202): len = 367314, overlap = 70.25
PHY-3002 : Step(203): len = 369405, overlap = 69.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000234379
PHY-3002 : Step(204): len = 375656, overlap = 65.5
PHY-3002 : Step(205): len = 378348, overlap = 62.5
PHY-3002 : Step(206): len = 381768, overlap = 60.25
PHY-3002 : Step(207): len = 382326, overlap = 60.25
PHY-3002 : Step(208): len = 382496, overlap = 60.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011864s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 399669, Over = 0
PHY-3001 : Spreading special nets. 88 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.053068s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.3%)

PHY-3001 : 118 instances has been re-located, deltaX = 36, deltaY = 66, maxDist = 2.
PHY-3001 : Final: Len = 401525, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 47810, tnet num: 13168, tinst num: 5477, tnode num: 61881, tedge num: 85484.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.345449s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (82.5%)

RUN-1004 : used memory is 508 MB, reserved memory is 490 MB, peak memory is 522 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3785/13170.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 491168, over cnt = 1272(3%), over = 1945, worst = 8
PHY-1002 : len = 497152, over cnt = 725(2%), over = 1023, worst = 8
PHY-1002 : len = 504312, over cnt = 330(0%), over = 448, worst = 5
PHY-1002 : len = 508864, over cnt = 61(0%), over = 72, worst = 2
PHY-1002 : len = 509936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.182986s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (80.2%)

PHY-1001 : Congestion index: top1 = 42.11, top5 = 37.01, top10 = 34.29, top15 = 32.40.
PHY-1001 : End incremental global routing;  2.403039s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (80.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.377850s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (78.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.053847s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (79.8%)

OPT-1001 : Current memory(MB): used = 516, reserve = 496, peak = 522.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11071/13170.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 509936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.086881s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (89.9%)

PHY-1001 : Congestion index: top1 = 42.11, top5 = 37.01, top10 = 34.29, top15 = 32.40.
OPT-1001 : End congestion update;  0.328686s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (90.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.278790s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (106.5%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.607705s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (97.7%)

OPT-1001 : Current memory(MB): used = 517, reserve = 496, peak = 522.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.287008s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11071/13170.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 509936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.084012s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (93.0%)

PHY-1001 : Congestion index: top1 = 42.11, top5 = 37.01, top10 = 34.29, top15 = 32.40.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.306462s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (61.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 41.758621
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  6.049643s wall, 4.984375s user + 0.015625s system = 5.000000s CPU (82.6%)

RUN-1003 : finish command "place" in  32.853410s wall, 25.984375s user + 3.046875s system = 29.031250s CPU (88.4%)

RUN-1004 : used memory is 482 MB, reserved memory is 459 MB, peak memory is 522 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_place.db" in  1.529527s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (135.9%)

RUN-1004 : used memory is 484 MB, reserved memory is 462 MB, peak memory is 539 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 5479 instances
RUN-1001 : 2678 mslices, 2678 lslices, 73 pads, 32 brams, 2 dsps
RUN-1001 : There are total 13170 nets
RUN-1001 : 9194 nets have 2 pins
RUN-1001 : 2975 nets have [3 - 5] pins
RUN-1001 : 671 nets have [6 - 10] pins
RUN-1001 : 245 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 47810, tnet num: 13168, tinst num: 5477, tnode num: 61881, tedge num: 85484.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.105092s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (91.9%)

RUN-1004 : used memory is 492 MB, reserved memory is 472 MB, peak memory is 539 MB
PHY-1001 : 2678 mslices, 2678 lslices, 73 pads, 32 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 476792, over cnt = 1360(3%), over = 2321, worst = 9
PHY-1002 : len = 485144, over cnt = 850(2%), over = 1288, worst = 6
PHY-1002 : len = 496896, over cnt = 287(0%), over = 392, worst = 5
PHY-1002 : len = 501472, over cnt = 37(0%), over = 48, worst = 4
PHY-1002 : len = 502336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.922486s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (95.9%)

PHY-1001 : Congestion index: top1 = 42.03, top5 = 37.12, top10 = 34.35, top15 = 32.32.
PHY-1001 : End global routing;  2.150285s wall, 1.968750s user + 0.031250s system = 2.000000s CPU (93.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 533, reserve = 512, peak = 539.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel0_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel0_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel1_syn_13 will be merged with clock u_hdmi_top/isp_interconnect/sel1_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel2_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel2_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel3_syn_13 will be merged with clock u_hdmi_top/isp_interconnect/sel3_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel4_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel4_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel5_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel5_syn_2
PHY-1001 : Current memory(MB): used = 791, reserve = 773, peak = 791.
PHY-1001 : End build detailed router design. 3.746105s wall, 3.187500s user + 0.093750s system = 3.281250s CPU (87.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 173696, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 6.448233s wall, 5.953125s user + 0.000000s system = 5.953125s CPU (92.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 173696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.422552s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 826, reserve = 809, peak = 826.
PHY-1001 : End phase 1; 6.879763s wall, 6.375000s user + 0.000000s system = 6.375000s CPU (92.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 1.42585e+06, over cnt = 260(0%), over = 260, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 828, reserve = 811, peak = 828.
PHY-1001 : End initial routed; 13.906424s wall, 14.265625s user + 0.046875s system = 14.312500s CPU (102.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11526(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.980349s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (89.2%)

PHY-1001 : Current memory(MB): used = 841, reserve = 824, peak = 841.
PHY-1001 : End phase 2; 15.887021s wall, 16.031250s user + 0.046875s system = 16.078125s CPU (101.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.42585e+06, over cnt = 260(0%), over = 260, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.055831s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.42202e+06, over cnt = 81(0%), over = 81, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.369626s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (71.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.42238e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.175942s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.42247e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.108993s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (71.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.42256e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.101757s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11526(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.071203s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (86.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 52 feed throughs used by 45 nets
PHY-1001 : End commit to database; 1.480063s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (87.6%)

PHY-1001 : Current memory(MB): used = 901, reserve = 887, peak = 901.
PHY-1001 : End phase 3; 4.590215s wall, 3.968750s user + 0.000000s system = 3.968750s CPU (86.5%)

PHY-1003 : Routed, final wirelength = 1.42256e+06
PHY-1001 : Current memory(MB): used = 904, reserve = 889, peak = 904.
PHY-1001 : End export database. 0.047656s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (65.6%)

PHY-1001 : End detail routing;  31.546576s wall, 29.890625s user + 0.171875s system = 30.062500s CPU (95.3%)

RUN-1003 : finish command "route" in  35.342100s wall, 33.343750s user + 0.218750s system = 33.562500s CPU (95.0%)

RUN-1004 : used memory is 846 MB, reserved memory is 831 MB, peak memory is 904 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        14
  #input                    7
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     7695   out of  19600   39.26%
#reg                     6588   out of  19600   33.61%
#le                     10444
  #lut only              3856   out of  10444   36.92%
  #reg only              2749   out of  10444   26.32%
  #lut&reg               3839   out of  10444   36.76%
#dsp                        2   out of     29    6.90%
#bram                      26   out of     64   40.62%
  #bram9k                  26
  #fifo9k                   0
#bram32k                    6   out of     16   37.50%
#pad                       18   out of    188    9.57%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                      10   out of     16   62.50%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                          Fanout
#1        u_hdmi_top/debayer_h/pclk                   GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                      2984
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                      175
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                      150
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                                79
#5        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               mslice             u_sd_ctrl_top/u_sd_init/div_clk_reg_syn_9.q0    60
#6        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                53
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                      35
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                      22
#9        u_hdmi_top/isp_interconnect/sel5_syn_2      GCLK               lslice             u_hdmi_top/debayer_l/r_now_b1[6]_syn_8.f0       13
#10       u_hdmi_top/isp_interconnect/sel0_syn_2      GCLK               lslice             u_hdmi_top/debayer_m/reg4_syn_42.f1             9
#11       u_hdmi_top/isp_interconnect/sel1_syn_2      GCLK               mslice             u_hdmi_top/dpc/reg25_syn_81.f0                  5
#12       u_hdmi_top/isp_interconnect/sel2_syn_2      GCLK               lslice             u_hdmi_top/isp_interconnect/sel3_syn_20.f0      4
#13       u_hdmi_top/isp_interconnect/sel3_syn_2      GCLK               mslice             u_hdmi_top/isp_interconnect/sel3_syn_22.f0      4
#14       u_hdmi_top/isp_interconnect/sel4_syn_2      GCLK               mslice             u_hdmi_top/isp_interconnect/sel4_syn_18.f1      4
#15       u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                      0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     ISP_mode[3]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[2]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[1]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[0]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |10444  |5630    |2065    |6592    |32      |2       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |618    |366     |100     |351     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |236    |176     |40      |81      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |47     |47      |0       |18      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |173    |127     |40      |47      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |16     |2       |0       |16      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |382    |190     |60      |270     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |146    |66      |18      |115     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |12     |0       |0       |12      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |39     |19      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |32     |24      |0       |32      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |149    |65      |18      |123     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |18     |0       |0       |18      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |34     |19      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |22      |0       |36      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |8688   |4564    |1682    |5601    |28      |2       |
|    awb                             |ISP_awb_top                                |511    |408     |52      |382     |0       |2       |
|      cal_awb                       |alg_awb                                    |315    |281     |34      |220     |0       |0       |
|        div_bgain                   |shift_div                                  |281    |260     |21      |210     |0       |0       |
|      stat                          |isp_stat_awb                               |172    |103     |18      |138     |0       |0       |
|      wb                            |isp_wb                                     |24     |24      |0       |24      |0       |2       |
|    debayer_h                       |isp_debayer_h                              |2717   |1626    |735     |1383    |12      |0       |
|      linebuffer                    |shift_register                             |51     |28      |16      |22      |12      |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[4]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[5]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|    debayer_l                       |isp_debayer_l                              |141    |84      |18      |112     |4       |0       |
|      linebuffer                    |shift_register                             |8      |4       |0       |8       |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|    debayer_m                       |isp_debayer_m                              |2929   |1086    |371     |2329    |8       |0       |
|      linebuffer                    |shift_register                             |7      |5       |0       |7       |8       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|    dpc                             |isp_dpc                                    |1788   |907     |391     |1046    |4       |0       |
|      linebuffer                    |shift_register                             |9      |3       |0       |9       |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    isp_interconnect                |ISP_interconnect                           |71     |50      |0       |67      |0       |0       |
|    trans                           |bayer_to_rgb888                            |25     |25      |0       |25      |0       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |357    |291     |54      |212     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |357    |291     |54      |212     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |107    |88      |18      |59      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |98     |80      |18      |56      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |107    |89      |18      |52      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |16     |12      |0       |16      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |5      |3       |0       |5       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |12     |10      |0       |12      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |12     |9       |0       |12      |0       |0       |
|    u_video_driver                  |video_driver                               |149    |87      |61      |45      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |314    |218     |49      |229     |0       |0       |
|    u_sd_init                       |sd_init                                    |178    |123     |32      |121     |0       |0       |
|    u_sd_read                       |sd_read                                    |136    |95      |17      |108     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |456    |272     |163     |186     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |368    |210     |71      |221     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |368    |210     |71      |221     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |136    |70      |0       |123     |0       |0       |
|        reg_inst                    |register                                   |133    |67      |0       |120     |0       |0       |
|        tap_inst                    |tap                                        |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                                    |232    |140     |71      |98      |0       |0       |
|        bus_inst                    |bus_top                                    |21     |10      |6       |13      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                    |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |14     |6       |6       |6       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |124    |89      |33      |56      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       9179  
    #2          2       2031  
    #3          3       546   
    #4          4       395   
    #5        5-10      726   
    #6        11-50     226   
    #7       51-100      31   
    #8       101-500     3    
    #9        >500       2    
  Average     2.36            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_pr.db" in  1.895499s wall, 2.921875s user + 0.000000s system = 2.921875s CPU (154.1%)

RUN-1004 : used memory is 847 MB, reserved memory is 832 MB, peak memory is 904 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 47810, tnet num: 13168, tinst num: 5477, tnode num: 61881, tedge num: 85484.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.350753s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (86.8%)

RUN-1004 : used memory is 849 MB, reserved memory is 835 MB, peak memory is 904 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 15 (15 unconstrainted).
TMR-5009 WARNING: No clock constraint on 15 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/debayer_h/pclk
		u_hdmi_top/isp_interconnect/sel0_syn_12
		u_hdmi_top/isp_interconnect/sel1_syn_13
		u_hdmi_top/isp_interconnect/sel2_syn_11
		u_hdmi_top/isp_interconnect/sel3_syn_13
		u_hdmi_top/isp_interconnect/sel4_syn_12
		u_hdmi_top/isp_interconnect/sel5_syn_11
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 30ba1910a008afaf5e8d3000ebb2578b2f3da1f4d71f7e2fcd58f7015c87788b -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 5477
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 13170, pip num: 104242
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 52
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3167 valid insts, and 314218 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000101000110101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  7.992665s wall, 53.515625s user + 1.187500s system = 54.703125s CPU (684.4%)

RUN-1004 : used memory is 910 MB, reserved memory is 902 MB, peak memory is 1076 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_201255.log"
