{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689731548507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689731548507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 18 22:52:28 2023 " "Processing started: Tue Jul 18 22:52:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689731548507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689731548507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689731548507 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1689731548692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-main " "Found design unit 1: RegisterFile-main" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/RegisterFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689731548995 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/RegisterFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689731548995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689731548995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16_parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16_parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16_parallel-rtl " "Found design unit 1: reg16_parallel-rtl" {  } { { "reg16_parallel.vhd" "" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/reg16_parallel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689731548997 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16_parallel " "Found entity 1: reg16_parallel" {  } { { "reg16_parallel.vhd" "" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/reg16_parallel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689731548997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689731548997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behav " "Found design unit 1: reg-behav" {  } { { "reg.vhd" "" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689731548999 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689731548999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689731548999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-behav " "Found design unit 1: mux2x1-behav" {  } { { "mux2x1.vhd" "" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/mux2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689731549000 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/mux2x1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689731549000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689731549000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop_d-behav " "Found design unit 1: flipflop_d-behav" {  } { { "flipflop_d.vhd" "" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/flipflop_d.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689731549001 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop_d " "Found entity 1: flipflop_d" {  } { { "flipflop_d.vhd" "" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/flipflop_d.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689731549001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689731549001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behav " "Found design unit 1: decoder-behav" {  } { { "decoder.vhd" "" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689731549002 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689731549002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689731549002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile " "Elaborating entity \"RegisterFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689731549021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_WR " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_WR\"" {  } { { "RegisterFile.vhd" "decoder_WR" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/RegisterFile.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689731549023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16_parallel reg16_parallel:reg0 " "Elaborating entity \"reg16_parallel\" for hierarchy \"reg16_parallel:reg0\"" {  } { { "RegisterFile.vhd" "reg0" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/RegisterFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689731549033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 reg16_parallel:reg0\|mux2x1:t0 " "Elaborating entity \"mux2x1\" for hierarchy \"reg16_parallel:reg0\|mux2x1:t0\"" {  } { { "reg16_parallel.vhd" "t0" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/reg16_parallel.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689731549040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg16_parallel:reg0\|reg:u " "Elaborating entity \"reg\" for hierarchy \"reg16_parallel:reg0\|reg:u\"" {  } { { "reg16_parallel.vhd" "u" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/reg16_parallel.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689731549053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_d reg16_parallel:reg0\|reg:u\|flipflop_d:u0 " "Elaborating entity \"flipflop_d\" for hierarchy \"reg16_parallel:reg0\|reg:u\|flipflop_d:u0\"" {  } { { "reg.vhd" "u0" { Text "C:/Users/joaod/Downloads/Processador_6Instrucoes/Datapath/RegisterFile/reg.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689731549058 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1689731550093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1689731550972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689731550972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "661 " "Implemented 661 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1689731551021 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1689731551021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "597 " "Implemented 597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1689731551021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1689731551021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689731551038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 18 22:52:31 2023 " "Processing ended: Tue Jul 18 22:52:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689731551038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689731551038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689731551038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689731551038 ""}
