Analysis & Synthesis report for dac-control
Fri Nov 17 15:49:52 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Parameter Settings for User Entity Instance: NCO:sin1|NCO_st:NCO_st_inst
 15. Parameter Settings for User Entity Instance: conv_unsign_to_sign:c3
 16. Parameter Settings for User Entity Instance: conv_unsign_to_sign:c4
 17. Parameter Settings for User Entity Instance: conv_sign_to_unsign:c1
 18. Parameter Settings for User Entity Instance: conv_sign_to_unsign:c2
 19. Port Connectivity Checks: "conv_sign_to_unsign:c2"
 20. Port Connectivity Checks: "conv_unsign_to_sign:c4"
 21. Port Connectivity Checks: "conv_unsign_to_sign:c3"
 22. Port Connectivity Checks: "NCO:sin1"
 23. Port Connectivity Checks: "phaseCorrector:p1"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 17 15:49:52 2017      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; dac-control                                ;
; Top-level Entity Name           ; daccontrol                                 ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 221                                        ;
; Total pins                      ; 150                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 10,752                                     ;
; Total DSP Blocks                ; 1                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; daccontrol         ; dac-control        ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                  ; Library ;
+------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; ../Megafunctions/NCO/NCO_st.v            ; yes             ; User Verilog HDL File                  ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/NCO_st.v                           ;         ;
; ../Megafunctions/NCO/NCO.v               ; yes             ; User Wizard-Generated File             ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/NCO.v                              ;         ;
; ../Commonfunctions/phaseCorrector.v      ; yes             ; User Verilog HDL File                  ; /home/matt-g/Documents/syncIQDemodulator/Commonfunctions/phaseCorrector.v                     ;         ;
; ../Commonfunctions/conv_unsign_to_sign.v ; yes             ; User Verilog HDL File                  ; /home/matt-g/Documents/syncIQDemodulator/Commonfunctions/conv_unsign_to_sign.v                ;         ;
; ../Commonfunctions/conv_sign_to_unsign.v ; yes             ; User Verilog HDL File                  ; /home/matt-g/Documents/syncIQDemodulator/Commonfunctions/conv_sign_to_unsign.v                ;         ;
; daccontrol.v                             ; yes             ; User Verilog HDL File                  ; /home/matt-g/Documents/syncIQDemodulator/23 Output DAC DiffAmp Testing/daccontrol.v           ;         ;
; asj_altqmcpipe.v                         ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_altqmcpipe.v       ;         ;
; lpm_add_sub.tdf                          ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                      ;         ;
; addcore.inc                              ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/addcore.inc                          ;         ;
; look_add.inc                             ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/look_add.inc                         ;         ;
; bypassff.inc                             ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                         ;         ;
; altshift.inc                             ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/altshift.inc                         ;         ;
; alt_stratix_add_sub.inc                  ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc              ;         ;
; aglobal131.inc                           ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                       ;         ;
; db/add_sub_hth.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/matt-g/Documents/syncIQDemodulator/23 Output DAC DiffAmp Testing/db/add_sub_hth.tdf     ;         ;
; asj_dxx_g.v                              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_dxx_g.v            ;         ;
; asj_dxx.v                                ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_dxx.v              ;         ;
; db/add_sub_cmh.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/matt-g/Documents/syncIQDemodulator/23 Output DAC DiffAmp Testing/db/add_sub_cmh.tdf     ;         ;
; asj_nco_apr_dxx.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_apr_dxx.v      ;         ;
; asj_gam_dp.v                             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_gam_dp.v           ;         ;
; asj_nco_as_m_dp_cen.v                    ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_as_m_dp_cen.v  ;         ;
; altsyncram.tdf                           ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc                    ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                              ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                           ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; a_rdenreg.inc                            ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                               ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                               ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                             ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_gfd2.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/matt-g/Documents/syncIQDemodulator/23 Output DAC DiffAmp Testing/db/altsyncram_gfd2.tdf ;         ;
; asj_nco_as_m_cen.v                       ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_as_m_cen.v     ;         ;
; db/altsyncram_77f1.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/matt-g/Documents/syncIQDemodulator/23 Output DAC DiffAmp Testing/db/altsyncram_77f1.tdf ;         ;
; db/altsyncram_27f1.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/matt-g/Documents/syncIQDemodulator/23 Output DAC DiffAmp Testing/db/altsyncram_27f1.tdf ;         ;
; asj_nco_madx_cen.v                       ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_madx_cen.v     ;         ;
; altmult_add.tdf                          ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/altmult_add.tdf                      ;         ;
; stratix_mac_mult.inc                     ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                 ;         ;
; stratix_mac_out.inc                      ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/stratix_mac_out.inc                  ;         ;
; db/mult_add_vom2.v                       ; yes             ; Auto-Generated Megafunction            ; /home/matt-g/Documents/syncIQDemodulator/23 Output DAC DiffAmp Testing/db/mult_add_vom2.v     ;         ;
; altera_mult_add_rtl.v                    ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                ;         ;
; asj_nco_mady_cen.v                       ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_mady_cen.v     ;         ;
; db/mult_add_unm2.v                       ; yes             ; Auto-Generated Megafunction            ; /home/matt-g/Documents/syncIQDemodulator/23 Output DAC DiffAmp Testing/db/mult_add_unm2.v     ;         ;
; asj_nco_derot.v                          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_derot.v        ;         ;
; asj_nco_mob_w.v                          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_mob_w.v        ;         ;
; db/add_sub_50l.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/matt-g/Documents/syncIQDemodulator/23 Output DAC DiffAmp Testing/db/add_sub_50l.tdf     ;         ;
; asj_nco_isdr.v                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_isdr.v         ;         ;
; lpm_counter.tdf                          ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                      ;         ;
; lpm_constant.inc                         ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                     ;         ;
; lpm_add_sub.inc                          ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                      ;         ;
; cmpconst.inc                             ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                         ;         ;
; lpm_compare.inc                          ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                      ;         ;
; lpm_counter.inc                          ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                      ;         ;
; dffeea.inc                               ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                           ;         ;
; alt_counter_stratix.inc                  ; yes             ; Megafunction                           ; /home/matt-g/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc              ;         ;
; db/cntr_aki.tdf                          ; yes             ; Auto-Generated Megafunction            ; /home/matt-g/Documents/syncIQDemodulator/23 Output DAC DiffAmp Testing/db/cntr_aki.tdf        ;         ;
+------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimate of Logic utilization (ALMs needed) ; 115    ;
;                                             ;        ;
; Combinational ALUT usage for logic          ; 96     ;
;     -- 7 input functions                    ; 0      ;
;     -- 6 input functions                    ; 1      ;
;     -- 5 input functions                    ; 7      ;
;     -- 4 input functions                    ; 2      ;
;     -- <=3 input functions                  ; 86     ;
;                                             ;        ;
; Dedicated logic registers                   ; 221    ;
;                                             ;        ;
; I/O pins                                    ; 150    ;
; Total MLAB memory bits                      ; 0      ;
; Total block memory bits                     ; 10752  ;
; Total DSP Blocks                            ; 1      ;
; Maximum fan-out node                        ; Equal0 ;
; Maximum fan-out                             ; 261    ;
; Total fan-out                               ; 1478   ;
; Average fan-out                             ; 2.23   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                               ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                             ; Library Name ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |daccontrol                                                              ; 96 (4)            ; 221 (2)      ; 10752             ; 1          ; 150  ; 0            ; |daccontrol                                                                                                                                                                                                                                                                                                     ; work         ;
;    |NCO:sin1|                                                            ; 89 (0)            ; 219 (0)      ; 10752             ; 1          ; 0    ; 0            ; |daccontrol|NCO:sin1                                                                                                                                                                                                                                                                                            ; work         ;
;       |NCO_st:NCO_st_inst|                                               ; 89 (0)            ; 219 (0)      ; 10752             ; 1          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |asj_altqmcpipe:ux000|                                          ; 32 (0)            ; 33 (1)       ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                    ; work         ;
;             |lpm_add_sub:acc|                                            ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                    ; work         ;
;                |add_sub_hth:auto_generated|                              ; 32 (32)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                         ; work         ;
;          |asj_dxx:ux002|                                                 ; 21 (0)            ; 32 (16)      ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_dxx:ux002                                                                                                                                                                                                                                                           ; work         ;
;             |lpm_add_sub:ux014|                                          ; 21 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                                                                                                                         ; work         ;
;                |add_sub_cmh:auto_generated|                              ; 21 (21)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated                                                                                                                                                                                                              ; work         ;
;          |asj_dxx_g:ux001|                                               ; 16 (16)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001                                                                                                                                                                                                                                                         ; work         ;
;          |asj_gam_dp:ux008|                                              ; 2 (2)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008                                                                                                                                                                                                                                                        ; work         ;
;          |asj_nco_as_m_cen:ux0122|                                       ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component0|                           ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                                                                                                                                                                                                ; work         ;
;                |altsyncram_77f1:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_77f1:auto_generated                                                                                                                                                                                 ; work         ;
;          |asj_nco_as_m_cen:ux0123|                                       ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component0|                           ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                                                                                                                                                                                                ; work         ;
;                |altsyncram_27f1:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_27f1:auto_generated                                                                                                                                                                                 ; work         ;
;          |asj_nco_as_m_dp_cen:ux0220|                                    ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram:altsyncram_component|                            ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                                                                                                                                                                                              ; work         ;
;                |altsyncram_gfd2:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 3584              ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated                                                                                                                                                                               ; work         ;
;          |asj_nco_mady_cen:m0|                                           ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0                                                                                                                                                                                                                                                     ; work         ;
;             |altmult_add:ALTMULT_ADD_component|                          ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                   ; work         ;
;                |mult_add_unm2:auto_generated|                            ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated                                                                                                                                                                                      ; work         ;
;                   |mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|  ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1                                                                                                                                  ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl2|          ; 0 (0)             ; 86 (0)       ; 0                 ; 1          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2                                                                                         ; work         ;
;                         |ama_adder_function:final_adder_block|           ; 0 (0)             ; 15 (15)      ; 0                 ; 1          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block                                                    ; work         ;
;                         |ama_data_split_reg_ext_function:dataa_split|    ; 0 (0)             ; 28 (0)       ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split                                             ; work         ;
;                            |ama_register_function:data_register_block_0| ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0 ; work         ;
;                            |ama_register_function:data_register_block_1| ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1 ; work         ;
;                         |ama_data_split_reg_ext_function:datab_split|    ; 0 (0)             ; 28 (0)       ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split                                             ; work         ;
;                            |ama_register_function:data_register_block_0| ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0 ; work         ;
;                            |ama_register_function:data_register_block_1| ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1 ; work         ;
;                         |ama_register_function:output_reg_block|         ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block                                                  ; work         ;
;          |asj_nco_mob_w:blk0|                                            ; 18 (4)            ; 29 (15)      ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0                                                                                                                                                                                                                                                      ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|                          ; 14 (0)            ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                    ; work         ;
;                |add_sub_50l:auto_generated|                              ; 14 (14)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated                                                                                                                                                                                         ; work         ;
;    |conv_sign_to_unsign:c1|                                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |daccontrol|conv_sign_to_unsign:c1                                                                                                                                                                                                                                                                              ; work         ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------+
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_77f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM            ; 256          ; 14           ; --           ; --           ; 3584 ; NCO_sin_f.hex ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_27f1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM            ; 256          ; 14           ; --           ; --           ; 3584 ; NCO_cos_f.hex ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 14           ; 256          ; 14           ; 3584 ; NCO_sin_c.hex ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                               ;
+--------------------+-------------+---------------------+-------------------+
; Statistic          ; Number Used ; Available per Block ; Maximum Available ;
+--------------------+-------------+---------------------+-------------------+
; Sum of two 18x18   ; 1           ; 1.00                ; --                ;
; DSP Block          ; 1           ; --                  ; --                ;
; DSP 18-bit Element ; 2           ; 2.00                ; --                ;
; Signed Multiplier  ; 2           ; --                  ; --                ;
+--------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                    ; IP Include File                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; Altera ; NCO          ; 13.1    ; N/A          ; N/A          ; |daccontrol|NCO:sin1                                               ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/NCO.v                             ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0         ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_mob_w.v       ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0         ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_mob_w.v       ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0        ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_mady_cen.v    ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1        ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_madx_cen.v    ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000       ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_altqmcpipe.v      ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001            ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_dxx_g.v           ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_dxx:ux002              ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_dxx.v             ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008           ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_gam_dp.v          ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122    ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_as_m_cen.v    ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122    ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_as_m_cen.v    ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_derot:ux0136       ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_derot.v       ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_apr_dxx:ux0219     ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_apr_dxx.v     ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220 ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_as_m_dp_cen.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |daccontrol|NCO:sin1|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr     ; /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_isdr.v        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                               ; Reason for Removal                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_aki:auto_generated|counter_reg_bit[0..3]                                                                                                                                                                                          ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1|data_out_wire[0..27] ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0..27] ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][0]                                                          ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][1]                                                          ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][2]                                                          ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][3]                                                          ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][4]                                                          ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][5]                                                          ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][6]                                                          ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][7]                                                          ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][8]                                                          ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][9]                                                          ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][10]                                                         ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][11]                                                         ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][12]                                                         ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][28]                                                         ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][29]                                                         ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][30]                                                         ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][31]                                                         ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][32]                                                         ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][33]                                                         ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][34]                                                         ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][35]                                                         ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][36]                                                         ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][37]                                                         ; Lost fanout                                                                     ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[1..4,7,10,12,16,18,23..25,27,29..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                          ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                                                                                                                                                                                                             ; Merged with NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[5]          ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                                                                                                                                                                                             ; Merged with NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[4]          ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                                                                                                                                                                                             ; Merged with NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[3]          ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[2]                                                                                                                                                                                                                                                             ; Merged with NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[2]          ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                                                                                                                             ; Merged with NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[1]          ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                                                                                                                                                                                             ; Merged with NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[0]          ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[5,6,8,9,11,13..15,17,19..22,26,28]                                                                                                                                                                                                                         ; Merged with NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0] ;
; Total Number of Removed Registers = 120                                                                                                                                                                                                                                                                                     ;                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 221   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 133   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Inverted Register Statistics                                       ;
+----------------------------------------------------------+---------+
; Inverted Register                                        ; Fan out ;
+----------------------------------------------------------+---------+
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[15] ; 6       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[12] ; 6       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[11] ; 6       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[9]  ; 1       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[7]  ; 1       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[6]  ; 1       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[4]  ; 1       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[3]  ; 2       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[2]  ; 1       ;
; NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[0]  ; 1       ;
; Total number of inverted registers = 10                  ;         ;
+----------------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO:sin1|NCO_st:NCO_st_inst ;
+----------------+---------------+-----------------------------------------+
; Parameter Name ; Value         ; Type                                    ;
+----------------+---------------+-----------------------------------------+
; mpr            ; 14            ; Signed Integer                          ;
; opr            ; 28            ; Signed Integer                          ;
; oprp1          ; 29            ; Signed Integer                          ;
; apr            ; 32            ; Signed Integer                          ;
; apri           ; 16            ; Signed Integer                          ;
; aprf           ; 32            ; Signed Integer                          ;
; aprp           ; 16            ; Signed Integer                          ;
; aprid          ; 21            ; Signed Integer                          ;
; dpri           ; 5             ; Signed Integer                          ;
; rdw            ; 14            ; Signed Integer                          ;
; rawc           ; 8             ; Signed Integer                          ;
; rnwc           ; 256           ; Signed Integer                          ;
; rawf           ; 8             ; Signed Integer                          ;
; rnwf           ; 256           ; Signed Integer                          ;
; Pn             ; 16384         ; Signed Integer                          ;
; mxnbc          ; 3584          ; Signed Integer                          ;
; mxnbf          ; 3584          ; Signed Integer                          ;
; rsfc           ; NCO_sin_c.hex ; String                                  ;
; rsff           ; NCO_sin_f.hex ; String                                  ;
; rcfc           ; NCO_cos_c.hex ; String                                  ;
; rcff           ; NCO_cos_f.hex ; String                                  ;
; nc             ; 1             ; Signed Integer                          ;
; pl             ; 1             ; Signed Integer                          ;
; log2nc         ; 0             ; Signed Integer                          ;
; outselinit     ; -1            ; Signed Integer                          ;
; paci0          ; 0             ; Signed Integer                          ;
; paci1          ; 0             ; Signed Integer                          ;
; paci2          ; 0             ; Signed Integer                          ;
; paci3          ; 0             ; Signed Integer                          ;
; paci4          ; 0             ; Signed Integer                          ;
; paci5          ; 0             ; Signed Integer                          ;
; paci6          ; 0             ; Signed Integer                          ;
; paci7          ; 0             ; Signed Integer                          ;
+----------------+---------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv_unsign_to_sign:c3 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 14    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv_unsign_to_sign:c4 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 14    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv_sign_to_unsign:c1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 14    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv_sign_to_unsign:c2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 14    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Port Connectivity Checks: "conv_sign_to_unsign:c2"   ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; int_signed[13..10] ; Input ; Info     ; Stuck at GND ;
+--------------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "conv_unsign_to_sign:c4"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; int_signed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "conv_unsign_to_sign:c3"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; int_signed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO:sin1"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fcos_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "phaseCorrector:p1"      ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; phaseInc[22..19] ; Input ; Info     ; Stuck at VCC ;
; phaseInc[15..13] ; Input ; Info     ; Stuck at VCC ;
; phaseInc[31..29] ; Input ; Info     ; Stuck at GND ;
; phaseInc[25..23] ; Input ; Info     ; Stuck at GND ;
; phaseInc[12..9]  ; Input ; Info     ; Stuck at GND ;
; phaseInc[5..4]   ; Input ; Info     ; Stuck at GND ;
; phaseInc[2..0]   ; Input ; Info     ; Stuck at GND ;
; phaseInc[28]     ; Input ; Info     ; Stuck at VCC ;
; phaseInc[27]     ; Input ; Info     ; Stuck at GND ;
; phaseInc[26]     ; Input ; Info     ; Stuck at VCC ;
; phaseInc[18]     ; Input ; Info     ; Stuck at GND ;
; phaseInc[17]     ; Input ; Info     ; Stuck at VCC ;
; phaseInc[16]     ; Input ; Info     ; Stuck at GND ;
; phaseInc[8]      ; Input ; Info     ; Stuck at VCC ;
; phaseInc[7]      ; Input ; Info     ; Stuck at GND ;
; phaseInc[6]      ; Input ; Info     ; Stuck at VCC ;
; phaseInc[3]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Nov 17 15:49:48 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dac-control -c dac-control
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/NCO_st.v
    Info (12023): Found entity 1: NCO_st
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/NCO.v
    Info (12023): Found entity 1: NCO
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/FIR/fir_filter.v
    Info (12023): Found entity 1: fir_filter
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/FIR/fir_filter/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 0 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/FIR/fir_filter/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir_filter)
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body
Info (12021): Found 1 design units, including 0 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/FIR/fir_filter/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_filter)
Info (12021): Found 2 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/FIR/fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/FIR/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/FIR/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/FIR/fir_filter/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir
Info (12021): Found 1 design units, including 0 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/FIR/fir_filter/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir_filter)
Info (12021): Found 2 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/FIR/fir_filter/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay
    Info (12023): Found entity 1: dspba_delay
Info (12021): Found 2 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/FIR/fir_filter/fir_filter_0002_rtl.vhd
    Info (12022): Found design unit 1: fir_filter_0002_rtl-normal
    Info (12023): Found entity 1: fir_filter_0002_rtl
Info (12021): Found 2 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/FIR/fir_filter/fir_filter_0002_ast.vhd
    Info (12022): Found design unit 1: fir_filter_0002_ast-struct
    Info (12023): Found entity 1: fir_filter_0002_ast
Info (12021): Found 2 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/FIR/fir_filter/fir_filter_0002.vhd
    Info (12022): Found design unit 1: fir_filter_0002-syn
    Info (12023): Found entity 1: fir_filter_0002
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/LPM/lpm_mult_14bit.v
    Info (12023): Found entity 1: lpm_mult_14bit
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Commonfunctions/MNMUX4to1.v
    Info (12023): Found entity 1: MNMUX4to1
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Commonfunctions/phaseCorrector.v
    Info (12023): Found entity 1: phaseCorrector
Info (12021): Found 4 design units, including 4 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Commonfunctions/kHzDisplay.v
    Info (12023): Found entity 1: kHzDisplay
    Info (12023): Found entity 2: display
    Info (12023): Found entity 3: decParts
    Info (12023): Found entity 4: getElementAmnt
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Commonfunctions/conv_unsign_to_sign.v
    Info (12023): Found entity 1: conv_unsign_to_sign
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Commonfunctions/conv_sign_to_unsign.v
    Info (12023): Found entity 1: conv_sign_to_unsign
Info (12021): Found 1 design units, including 1 entities, in source file daccontrol.v
    Info (12023): Found entity 1: daccontrol
Warning (10236): Verilog HDL Implicit Net warning at daccontrol.v(89): created implicit net for "ncoValid"
Info (12127): Elaborating entity "daccontrol" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at daccontrol.v(43): object "sampleFreq" assigned a value but never read
Warning (10034): Output port "HEX0" at daccontrol.v(22) has no driver
Warning (10034): Output port "HEX1" at daccontrol.v(22) has no driver
Warning (10034): Output port "HEX2" at daccontrol.v(22) has no driver
Warning (10034): Output port "HEX3" at daccontrol.v(22) has no driver
Warning (10034): Output port "HEX4" at daccontrol.v(22) has no driver
Warning (10034): Output port "HEX5" at daccontrol.v(22) has no driver
Warning (10034): Output port "LEDR" at daccontrol.v(26) has no driver
Warning (10034): Output port "ADC_DIN" at daccontrol.v(12) has no driver
Warning (10034): Output port "ADC_SCLK" at daccontrol.v(14) has no driver
Warning (10034): Output port "AUD_DACDAT" at daccontrol.v(18) has no driver
Warning (10034): Output port "AUD_XCK" at daccontrol.v(18) has no driver
Warning (10034): Output port "OSC_SMA_ADC4" at daccontrol.v(38) has no driver
Warning (10034): Output port "SMA_DAC4" at daccontrol.v(39) has no driver
Info (12128): Elaborating entity "phaseCorrector" for hierarchy "phaseCorrector:p1"
Info (12128): Elaborating entity "NCO" for hierarchy "NCO:sin1"
Info (12128): Elaborating entity "NCO_st" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst"
Warning (10036): Verilog HDL or VHDL warning at NCO_st.v(90): object "select_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at NCO_st.v(91): object "select_c" assigned a value but never read
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12130): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12133): Instantiated megafunction "NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf
    Info (12023): Found entity 1: add_sub_hth
Info (12128): Elaborating entity "add_sub_hth" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_dxx_g:ux001"
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx
Info (12128): Elaborating entity "asj_dxx" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_dxx:ux002"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12130): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12133): Instantiated megafunction "NCO:sin1|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cmh.tdf
    Info (12023): Found entity 1: add_sub_cmh
Info (12128): Elaborating entity "add_sub_cmh" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_apr_dxx:ux0219"
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_gam_dp.v
    Info (12023): Found entity 1: asj_gam_dp
Info (12128): Elaborating entity "asj_gam_dp" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_gam_dp:ux008"
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_as_m_dp_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_dp_cen
Info (12128): Elaborating entity "asj_nco_as_m_dp_cen" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_sin_c.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gfd2.tdf
    Info (12023): Found entity 1: altsyncram_gfd2
Info (12128): Elaborating entity "altsyncram_gfd2" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_gfd2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0"
Info (12130): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0"
Info (12133): Instantiated megafunction "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_sin_f.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_77f1.tdf
    Info (12023): Found entity 1: altsyncram_77f1
Info (12128): Elaborating entity "altsyncram_77f1" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_77f1:auto_generated"
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0"
Info (12130): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0"
Info (12133): Instantiated megafunction "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_cos_f.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_27f1.tdf
    Info (12023): Found entity 1: altsyncram_27f1
Info (12128): Elaborating entity "altsyncram_27f1" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_27f1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_madx_cen.v
    Info (12023): Found entity 1: asj_nco_madx_cen
Info (12128): Elaborating entity "asj_nco_madx_cen" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1"
Info (12128): Elaborating entity "altmult_add" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "width_result" = "29"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_aclr_b1" = "UNUSED"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_aclr_a1" = "UNUSED"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
Info (12021): Found 2 design units, including 2 entities, in source file db/mult_add_vom2.v
    Info (12023): Found entity 1: mult_add_vom2_altera_mult_add_id5g
    Info (12023): Found entity 2: mult_add_vom2
Info (12128): Elaborating entity "mult_add_vom2" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated"
Info (12128): Elaborating entity "mult_add_vom2_altera_mult_add_id5g" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12133): Instantiated megafunction "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "29"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:signa_reg_block", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_scanchain" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_scanchain:scanchain_block"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_scanchain:scanchain_block", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0|ama_register_function:data_register_block"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0|ama_register_function:data_register_block", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_vom2:auto_generated|mult_add_vom2_altera_mult_add_id5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_mady_cen.v
    Info (12023): Found entity 1: asj_nco_mady_cen
Info (12128): Elaborating entity "asj_nco_mady_cen" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0"
Info (12128): Elaborating entity "altmult_add" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "width_result" = "29"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_aclr_b1" = "UNUSED"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_aclr_a1" = "UNUSED"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
Info (12021): Found 2 design units, including 2 entities, in source file db/mult_add_unm2.v
    Info (12023): Found entity 1: mult_add_unm2_altera_mult_add_hc5g
    Info (12023): Found entity 2: mult_add_unm2
Info (12128): Elaborating entity "mult_add_unm2" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated"
Info (12128): Elaborating entity "mult_add_unm2_altera_mult_add_hc5g" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12133): Instantiated megafunction "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "29"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block", which is child of megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_unm2:auto_generated|mult_add_unm2_altera_mult_add_hc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2"
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_derot.v
    Info (12023): Found entity 1: asj_nco_derot
Info (12128): Elaborating entity "asj_nco_derot" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_derot:ux0136"
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_mob_w.v
    Info (12023): Found entity 1: asj_nco_mob_w
Info (12128): Elaborating entity "asj_nco_mob_w" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component"
Info (12133): Instantiated megafunction "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_50l.tdf
    Info (12023): Found entity 1: add_sub_50l
Info (12128): Elaborating entity "add_sub_50l" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_50l:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file /home/matt-g/Documents/syncIQDemodulator/Megafunctions/NCO/nco-library/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12130): Elaborated megafunction instantiation "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12133): Instantiated megafunction "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aki.tdf
    Info (12023): Found entity 1: cntr_aki
Info (12128): Elaborating entity "cntr_aki" for hierarchy "NCO:sin1|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_aki:auto_generated"
Info (12128): Elaborating entity "conv_unsign_to_sign" for hierarchy "conv_unsign_to_sign:c3"
Info (12128): Elaborating entity "conv_sign_to_unsign" for hierarchy "conv_sign_to_unsign:c1"
Warning (12020): Port "datab" on the entity instantiation of "lpm_add_sub_component" is connected to a signal of width 32. The formal width of the signal in the module is 14.  The extra bits will be ignored.
Warning (12020): Port "data_in" on the entity instantiation of "blk1" is connected to a signal of width 29. The formal width of the signal in the module is 28.  The extra bits will be ignored.
Warning (12020): Port "datab" on the entity instantiation of "lpm_add_sub_component" is connected to a signal of width 32. The formal width of the signal in the module is 14.  The extra bits will be ignored.
Warning (12020): Port "data_in" on the entity instantiation of "blk0" is connected to a signal of width 29. The formal width of the signal in the module is 28.  The extra bits will be ignored.
Warning (12030): Port "pcc_d" on the entity instantiation of "ux0219" is connected to a signal of width 21. The formal width of the signal in the module is 22.  The extra bits will be left dangling without any fan-out logic.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "ADC_CS_N" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND
    Warning (13410): Pin "ADC_SCLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "ADC_OEB_A" is stuck at GND
    Warning (13410): Pin "ADC_OEB_B" is stuck at GND
    Warning (13410): Pin "DAC_DB[10]" is stuck at GND
    Warning (13410): Pin "DAC_DB[11]" is stuck at GND
    Warning (13410): Pin "DAC_DB[12]" is stuck at GND
    Warning (13410): Pin "DAC_DB[13]" is stuck at VCC
    Warning (13410): Pin "DAC_MODE" is stuck at VCC
    Warning (13410): Pin "POWER_ON" is stuck at VCC
    Warning (13410): Pin "OSC_SMA_ADC4" is stuck at GND
    Warning (13410): Pin "SMA_DAC4" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 83 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "fir_filter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter -qip ../Megafunctions/FIR/fir_filter.qip -library fir_filter was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter -qip ../Megafunctions/FIR/fir_filter.qip -library fir_filter was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter -qip ../Megafunctions/FIR/fir_filter.qip -library fir_filter was ignored
Warning (20013): Ignored assignments for entity "fir_filter_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter_0002 -qip ../Megafunctions/FIR/fir_filter.qip -library fir_filter was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter_0002 -qip ../Megafunctions/FIR/fir_filter.qip -library fir_filter was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter_0002 -qip ../Megafunctions/FIR/fir_filter.qip -library fir_filter was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 39 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "AUD_ADCLRCK"
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "ADC_DA[0]"
    Warning (15610): No output dependent on input pin "ADC_DA[1]"
    Warning (15610): No output dependent on input pin "ADC_DA[2]"
    Warning (15610): No output dependent on input pin "ADC_DA[3]"
    Warning (15610): No output dependent on input pin "ADC_DA[4]"
    Warning (15610): No output dependent on input pin "ADC_DA[5]"
    Warning (15610): No output dependent on input pin "ADC_DA[6]"
    Warning (15610): No output dependent on input pin "ADC_DA[7]"
    Warning (15610): No output dependent on input pin "ADC_DA[8]"
    Warning (15610): No output dependent on input pin "ADC_DA[9]"
    Warning (15610): No output dependent on input pin "ADC_DA[10]"
    Warning (15610): No output dependent on input pin "ADC_DA[11]"
    Warning (15610): No output dependent on input pin "ADC_DA[12]"
    Warning (15610): No output dependent on input pin "ADC_DA[13]"
    Warning (15610): No output dependent on input pin "ADC_DB[0]"
    Warning (15610): No output dependent on input pin "ADC_DB[1]"
    Warning (15610): No output dependent on input pin "ADC_DB[2]"
    Warning (15610): No output dependent on input pin "ADC_DB[3]"
    Warning (15610): No output dependent on input pin "ADC_DB[4]"
    Warning (15610): No output dependent on input pin "ADC_DB[5]"
    Warning (15610): No output dependent on input pin "ADC_DB[6]"
    Warning (15610): No output dependent on input pin "ADC_DB[7]"
    Warning (15610): No output dependent on input pin "ADC_DB[8]"
    Warning (15610): No output dependent on input pin "ADC_DB[9]"
    Warning (15610): No output dependent on input pin "ADC_DB[10]"
    Warning (15610): No output dependent on input pin "ADC_DB[11]"
    Warning (15610): No output dependent on input pin "ADC_DB[12]"
    Warning (15610): No output dependent on input pin "ADC_DB[13]"
    Warning (15610): No output dependent on input pin "ADC_OTR_A"
    Warning (15610): No output dependent on input pin "ADC_OTR_B"
Info (21057): Implemented 427 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 51 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 234 logic cells
    Info (21064): Implemented 42 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 143 warnings
    Info: Peak virtual memory: 903 megabytes
    Info: Processing ended: Fri Nov 17 15:49:52 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


