#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug  5 13:40:30 2019
# Process ID: 45324
# Current directory: E:/vivado/vivado_lab/ZYNQ/course2/ov5640_and_lcd7_display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32680 E:\vivado\vivado_lab\ZYNQ\course2\ov5640_and_lcd7_display\ov5640_single.xpr
# Log file: E:/vivado/vivado_lab/ZYNQ/course2/ov5640_and_lcd7_display/vivado.log
# Journal file: E:/vivado/vivado_lab/ZYNQ/course2/ov5640_and_lcd7_display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/vivado_lab/ZYNQ/course2/ov5640_and_lcd7_display/ov5640_single.xpr
INFO: [Project 1-313] Project file moved from 'E:/vivado/vivado_lab/ZYNQ/ov5640_and_lcd7_display' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado/vivado_lab/ZYNQ/course2/ov5640_and_lcd7_display/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 916.117 ; gain = 330.313
update_compile_order -fileset sources_1
open_bd_design {E:/vivado/vivado_lab/ZYNQ/course2/ov5640_and_lcd7_display/ov5640_single.srcs/sources_1/bd/system/system.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:user:ax_pwm:1.0 - ax_pwm_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding cell -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - cmos_rst
Successfully read diagram <system> from BD file <E:/vivado/vivado_lab/ZYNQ/course2/ov5640_and_lcd7_display/ov5640_single.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1626.266 ; gain = 36.195
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 14:36:27 2019...
