// Seed: 1185281406
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_3,
      id_4
  );
  bit id_5;
  reg id_6, id_7, id_8, id_9 = id_5;
  wire id_10, id_11, id_12;
  initial id_9 <= 1;
  id_13(
      .id_0(1), .id_1(id_9), .id_2(1)
  );
endmodule
