[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/AndRawModule"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AndModule|AndModule>io_c",
    "sources":[
      "~AndModule|AndModule>io_a",
      "~AndModule|AndModule>io_b"
    ]
  }
]