set ::env(PROJECT_NAME) alwcpu
set ::env(DESIGN_TOP) cpu
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/alwcpu/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/alwcpu/rtl/cpu.vhdl
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
