{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677545666677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677545666708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 19:54:26 2023 " "Processing started: Mon Feb 27 19:54:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677545666708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677545666708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677545666709 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1677545670396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_neuron.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_neuron.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_NEURON " "Found entity 1: CC_NEURON" {  } { { "rtl/CC_NEURON.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/rtl/CC_NEURON.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677545705096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677545705096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MULTIPLIER " "Found entity 1: CC_MULTIPLIER" {  } { { "rtl/CC_MULTIPLIER.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/rtl/CC_MULTIPLIER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677545705132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677545705132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ADDER " "Found entity 1: CC_ADDER" {  } { { "rtl/CC_ADDER.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/rtl/CC_ADDER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677545705160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677545705160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_COMPARATOR " "Found entity 1: CC_COMPARATOR" {  } { { "rtl/CC_COMPARATOR.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/rtl/CC_COMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677545705240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677545705240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677545705279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677545705279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677545705524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_NEURON CC_NEURON:CC_NEURON_u0 " "Elaborating entity \"CC_NEURON\" for hierarchy \"CC_NEURON:CC_NEURON_u0\"" {  } { { "BB_SYSTEM.v" "CC_NEURON_u0" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677545705731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MULTIPLIER CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u0 " "Elaborating entity \"CC_MULTIPLIER\" for hierarchy \"CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u0\"" {  } { { "rtl/CC_NEURON.v" "CC_MULTIPLIER_u0" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/rtl/CC_NEURON.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677545705791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_ADDER CC_NEURON:CC_NEURON_u0\|CC_ADDER:CC_ADDER_u0 " "Elaborating entity \"CC_ADDER\" for hierarchy \"CC_NEURON:CC_NEURON_u0\|CC_ADDER:CC_ADDER_u0\"" {  } { { "rtl/CC_NEURON.v" "CC_ADDER_u0" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/rtl/CC_NEURON.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677545705834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_COMPARATOR CC_NEURON:CC_NEURON_u0\|CC_COMPARATOR:CC_COMPARATOR_u2 " "Elaborating entity \"CC_COMPARATOR\" for hierarchy \"CC_NEURON:CC_NEURON_u0\|CC_COMPARATOR:CC_COMPARATOR_u2\"" {  } { { "rtl/CC_NEURON.v" "CC_COMPARATOR_u2" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/rtl/CC_NEURON.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677545705864 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u3\|Mult0\"" {  } { { "rtl/CC_MULTIPLIER.v" "Mult0" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/rtl/CC_MULTIPLIER.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677545709739 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u2\|Mult0\"" {  } { { "rtl/CC_MULTIPLIER.v" "Mult0" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/rtl/CC_MULTIPLIER.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677545709739 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u1\|Mult0\"" {  } { { "rtl/CC_MULTIPLIER.v" "Mult0" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/rtl/CC_MULTIPLIER.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677545709739 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u0\|Mult0\"" {  } { { "rtl/CC_MULTIPLIER.v" "Mult0" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/rtl/CC_MULTIPLIER.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677545709739 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1677545709739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u3\|lpm_mult:Mult0\"" {  } { { "rtl/CC_MULTIPLIER.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/rtl/CC_MULTIPLIER.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677545711627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u3\|lpm_mult:Mult0 " "Instantiated megafunction \"CC_NEURON:CC_NEURON_u0\|CC_MULTIPLIER:CC_MULTIPLIER_u3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677545711627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677545711627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677545711627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677545711627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677545711627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677545711627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677545711627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677545711627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677545711627 ""}  } { { "rtl/CC_MULTIPLIER.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/rtl/CC_MULTIPLIER.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677545711627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/db/mult_aat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677545712238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677545712238 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677545717757 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677545717757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677545720088 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677545720088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677545720088 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1677545720088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677545720088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677545720176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 19:55:20 2023 " "Processing ended: Mon Feb 27 19:55:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677545720176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677545720176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677545720176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677545720176 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1677545728814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677545728861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 19:55:27 2023 " "Processing started: Mon Feb 27 19:55:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677545728861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677545728861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677545728861 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1677545729542 ""}
{ "Info" "0" "" "Project  = BB_SYSTEM" {  } {  } 0 0 "Project  = BB_SYSTEM" 0 0 "Fitter" 0 0 1677545729543 ""}
{ "Info" "0" "" "Revision = BB_SYSTEM" {  } {  } 0 0 "Revision = BB_SYSTEM" 0 0 "Fitter" 0 0 1677545729544 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1677545729706 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BB_SYSTEM EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"BB_SYSTEM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677545729777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677545730077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677545730077 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677545731389 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677545731735 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677545734485 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677545734485 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677545734485 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1677545734485 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677545734653 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677545734653 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677545734653 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677545734653 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677545734653 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1677545734653 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677545734681 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 73 " "No exact pin location assignment(s) for 70 pins of 73 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1677545736522 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.SDC " "Reading SDC File: 'BB_SYSTEM.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1677545737627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BB_SYSTEM.sdc 9 BB_SYSTEM_CLOCK_50 port " "Ignored filter at BB_SYSTEM.sdc(9): BB_SYSTEM_CLOCK_50 could not be matched with a port" {  } { { "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.sdc" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1677545737636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock BB_SYSTEM.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at BB_SYSTEM.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports BB_SYSTEM_CLOCK_50\] " "create_clock -period 20 \[get_ports BB_SYSTEM_CLOCK_50\]" {  } { { "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.sdc" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677545737638 ""}  } { { "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.sdc" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1677545737638 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1677545737638 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677545737693 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1677545737693 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1677545737706 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1677545737708 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677545737721 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677545738146 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677545738162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677545738164 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677545738166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677545738168 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677545738169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677545738170 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1677545738171 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677545738171 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "70 unused 2.5V 70 0 0 " "Number of I/O pins in group: 70 (unused VREF, 2.5V VCCIO, 70 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1677545738249 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1677545738249 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1677545738249 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677545738252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677545738252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677545738252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677545738252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677545738252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677545738252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 1 23 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677545738252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 22 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677545738252 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1677545738252 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1677545738252 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CC_NEURON_w0_InBUS\[2\] " "Node \"CC_NEURON_w0_InBUS\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CC_NEURON_w0_InBUS\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677545738546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CC_NEURON_w1_InBUS\[4\] " "Node \"CC_NEURON_w1_InBUS\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CC_NEURON_w1_InBUS\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677545738546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CC_NEURON_w2_InBUS\[6\] " "Node \"CC_NEURON_w2_InBUS\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CC_NEURON_w2_InBUS\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677545738546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CC_NEURON_w3_InBUS\[8\] " "Node \"CC_NEURON_w3_InBUS\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CC_NEURON_w3_InBUS\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677545738546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CC_NEURON_x1_InBUS\[3\] " "Node \"CC_NEURON_x1_InBUS\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CC_NEURON_x1_InBUS\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677545738546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CC_NEURON_x2_InBUS\[5\] " "Node \"CC_NEURON_x2_InBUS\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CC_NEURON_x2_InBUS\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677545738546 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CC_NEURON_x3_InBUS\[7\] " "Node \"CC_NEURON_x3_InBUS\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CC_NEURON_x3_InBUS\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1677545738546 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1677545738546 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677545738547 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1677545738836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677545742009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677545742999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677545743225 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677545745160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677545745160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677545746275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y0 X20_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10" {  } { { "loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10"} { { 12 { 0 ""} 10 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1677545749300 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677545749300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1677545749558 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1677545749558 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677545749558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677545749563 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1677545749923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677545750060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677545750667 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677545750667 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677545751374 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677545752600 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1677545753983 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "21 Cyclone IV E " "21 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_t0_InBUS\[0\] 3.3-V LVTTL D3 " "Pin BB_SYSTEM_t0_InBUS\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_t0_InBUS[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_t0_InBUS\[0\]" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_w2_InBUS\[4\] 2.5 V A5 " "Pin BB_SYSTEM_w2_InBUS\[4\] uses I/O standard 2.5 V at A5" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_w2_InBUS[4] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_x1_InBUS\[0\] 2.5 V F9 " "Pin BB_SYSTEM_x1_InBUS\[0\] uses I/O standard 2.5 V at F9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_x1_InBUS[0] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_x1_InBUS\[1\] 2.5 V E10 " "Pin BB_SYSTEM_x1_InBUS\[1\] uses I/O standard 2.5 V at E10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_x1_InBUS[1] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_x1_InBUS\[2\] 2.5 V B13 " "Pin BB_SYSTEM_x1_InBUS\[2\] uses I/O standard 2.5 V at B13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_x1_InBUS[2] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_x1_InBUS\[6\] 2.5 V B14 " "Pin BB_SYSTEM_x1_InBUS\[6\] uses I/O standard 2.5 V at B14" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_x1_InBUS[6] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_x1_InBUS\[7\] 2.5 V E11 " "Pin BB_SYSTEM_x1_InBUS\[7\] uses I/O standard 2.5 V at E11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_x1_InBUS[7] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_w1_InBUS\[1\] 2.5 V A14 " "Pin BB_SYSTEM_w1_InBUS\[1\] uses I/O standard 2.5 V at A14" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_w1_InBUS[1] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_w1_InBUS\[3\] 2.5 V C11 " "Pin BB_SYSTEM_w1_InBUS\[3\] uses I/O standard 2.5 V at C11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_w1_InBUS[3] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_w1_InBUS\[4\] 2.5 V A13 " "Pin BB_SYSTEM_w1_InBUS\[4\] uses I/O standard 2.5 V at A13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_w1_InBUS[4] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_w1_InBUS\[6\] 2.5 V C14 " "Pin BB_SYSTEM_w1_InBUS\[6\] uses I/O standard 2.5 V at C14" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_w1_InBUS[6] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_w1_InBUS\[7\] 2.5 V A10 " "Pin BB_SYSTEM_w1_InBUS\[7\] uses I/O standard 2.5 V at A10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_w1_InBUS[7] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_x0_InBUS\[0\] 2.5 V B11 " "Pin BB_SYSTEM_x0_InBUS\[0\] uses I/O standard 2.5 V at B11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_x0_InBUS[0] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_x0_InBUS\[1\] 3.3-V LVTTL C3 " "Pin BB_SYSTEM_x0_InBUS\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_x0_InBUS[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_x0_InBUS\[1\]" } } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_x0_InBUS\[2\] 2.5 V B10 " "Pin BB_SYSTEM_x0_InBUS\[2\] uses I/O standard 2.5 V at B10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_x0_InBUS[2] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_x0_InBUS\[3\] 2.5 V D11 " "Pin BB_SYSTEM_x0_InBUS\[3\] uses I/O standard 2.5 V at D11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_x0_InBUS[3] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_x0_InBUS\[5\] 2.5 V A11 " "Pin BB_SYSTEM_x0_InBUS\[5\] uses I/O standard 2.5 V at A11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_x0_InBUS[5] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_w0_InBUS\[0\] 2.5 V D12 " "Pin BB_SYSTEM_w0_InBUS\[0\] uses I/O standard 2.5 V at D12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_w0_InBUS[0] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_w0_InBUS\[4\] 2.5 V B12 " "Pin BB_SYSTEM_w0_InBUS\[4\] uses I/O standard 2.5 V at B12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_w0_InBUS[4] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_w0_InBUS\[6\] 2.5 V D9 " "Pin BB_SYSTEM_w0_InBUS\[6\] uses I/O standard 2.5 V at D9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_w0_InBUS[6] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_w0_InBUS\[7\] 2.5 V A12 " "Pin BB_SYSTEM_w0_InBUS\[7\] uses I/O standard 2.5 V at A12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_w0_InBUS[7] } } } { "BB_SYSTEM.v" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1677545754166 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1677545754166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.fit.smsg " "Generated suppressed messages file C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677545754590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5511 " "Peak virtual memory: 5511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677545755823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 19:55:55 2023 " "Processing ended: Mon Feb 27 19:55:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677545755823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677545755823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677545755823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677545755823 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677545761834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677545761858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 19:56:01 2023 " "Processing started: Mon Feb 27 19:56:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677545761858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677545761858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677545761858 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1677545764532 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677545764620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677545765278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 19:56:05 2023 " "Processing ended: Mon Feb 27 19:56:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677545765278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677545765278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677545765278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677545765278 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677545766159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677545769189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677545769218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 19:56:08 2023 " "Processing started: Mon Feb 27 19:56:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677545769218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1677545769218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BB_SYSTEM -c BB_SYSTEM " "Command: quartus_sta BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1677545769218 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1677545769883 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1677545770499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677545770647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677545770647 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.SDC " "Reading SDC File: 'BB_SYSTEM.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1677545771073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BB_SYSTEM.sdc 9 BB_SYSTEM_CLOCK_50 port " "Ignored filter at BB_SYSTEM.sdc(9): BB_SYSTEM_CLOCK_50 could not be matched with a port" {  } { { "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.sdc" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1677545771084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock BB_SYSTEM.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at BB_SYSTEM.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports BB_SYSTEM_CLOCK_50\] " "create_clock -period 20 \[get_ports BB_SYSTEM_CLOCK_50\]" {  } { { "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.sdc" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1677545771085 ""}  } { { "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.sdc" "" { Text "C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1677545771085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1677545771085 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1677545771123 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1677545771123 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1677545771124 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1677545771125 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1677545771126 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1677545771142 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677545771183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545771186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545771223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545771235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545771249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545771258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545771263 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677545771283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677545771326 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677545772105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1677545772185 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1677545772185 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1677545772185 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1677545772185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545772187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545772248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545772255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545772271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545772278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545772284 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677545772290 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1677545772478 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1677545772478 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1677545772478 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1677545772478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545772487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545772496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545772511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545772523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677545772540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677545774132 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677545774137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677545774351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 19:56:14 2023 " "Processing ended: Mon Feb 27 19:56:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677545774351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677545774351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677545774351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1677545774351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1677545778081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677545778115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 19:56:17 2023 " "Processing started: Mon Feb 27 19:56:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677545778115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677545778115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677545778115 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_85c_slow.vo C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_85c_slow.vo in folder \"C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677545780394 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_0c_slow.vo C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_0c_slow.vo in folder \"C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677545780494 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_min_1200mv_0c_fast.vo C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_min_1200mv_0c_fast.vo in folder \"C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677545780592 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM.vo C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/ simulation " "Generated file BB_SYSTEM.vo in folder \"C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677545780703 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_85c_v_slow.sdo C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677545780789 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_0c_v_slow.sdo C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677545780850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_min_1200mv_0c_v_fast.sdo C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677545780916 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_v.sdo C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_v.sdo in folder \"C:/Users/El supremo/Documents/Git/LIBRARY-2301-M02/PRJ0_NEURON_2_Students/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677545780990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677545781159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 19:56:21 2023 " "Processing ended: Mon Feb 27 19:56:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677545781159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677545781159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677545781159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677545781159 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677545782044 ""}
