# Introduction to Self-Timed Circuits

## Lectures
### Fundamentals
 1. Digital Logic and Production Rules ([slides](https://docs.google.com/presentation/d/1cLKMn4uYdLjXH_-CSFSHtB_IwZgCw5KPNmtQ7OIhKKQ/edit?usp=share_link))
 2. Introduction to Self Timed Circuits ([slides](https://docs.google.com/presentation/d/1OzqIr0iPFxu5Yyru-aGmRNN8m_EwbITPKqGwrZ-rIzQ/edit?usp=share_link))
 3. Weak Condition Half Buffers ([slides](https://docs.google.com/presentation/d/1Ae6GOhyKmqAqawERvFYdDchxlWtKP1cmSZtyE2wq20E/edit?usp=share_link))
 4. Fundamental Concepts ([slides](https://docs.google.com/presentation/d/1f23xGafgNvVpY4guUtqyL1xsdXDWSiiRfqSzW01iOHA/edit?usp=share_link))
 5. Pre-Charge Half Buffers ([slides](https://docs.google.com/presentation/d/1Fg7Uer-RXjpMPTauT6M7l8CnJ1Y1Dcn6qQndKsx_7Bg/edit?usp=share_link))
 6. Encoding Data ([slides](https://docs.google.com/presentation/d/1PHXakPZGedAyphqwSpcx1uw0RQ562dQeh3ZTjLnZw2s/edit?usp=share_link))

### Templated Synthesis
 7. Multiple Requests ([slides](https://docs.google.com/presentation/d/1s_f3T7RSWY7VonrMGS_M-SNdooi7cuic0O5wLWw85O4/edit?usp=share_link))
 8. Early Out and Stack Length ([slides](https://docs.google.com/presentation/d/1iFA7rXCNSSa9zDEqBfaddh-w30ixjOPi9SmSWKnzHjM/edit?usp=share_link))
 9. Conditional Inputs and Outputs ([slides](https://docs.google.com/presentation/d/1nXX4WGaIJvcG3CUZzMOjIllyQe81UEInZ6kzA65aitg/edit?usp=share_link))
 10. Internal Memory ([slides](https://docs.google.com/presentation/d/1Tme2K670CnikIEX6aqYH_krpukfNJIAZXqUp0d_spv4/edit?usp=share_link))
 11. Protected Forward Drivers ([slides](https://docs.google.com/presentation/d/1CO_WGqkgJpxIOGpSIcCbnd1i7_t2oloIKbncIudVl5E/edit?usp=share_link))
 12. ACT Language ([slides](https://docs.google.com/presentation/d/169Bvo2WfLbIdNftJpTsod2BLpuai5bUOgmNEvfK_cyk/edit?usp=sharing))

### Formal Synthesis
 13. Handshake Expansion and Reshuffling ([slides](https://docs.google.com/presentation/d/1Cjdcc43FuQkDwYWfZaaUgW7zwDpzmnJi6e053RyDCiI/edit?usp=share_link))
 14. Projection and Process Decomposition ([slides](https://docs.google.com/presentation/d/1fXyl0wN0fv4famViQDVF_8QApX_w_qpV0blpjHbfB8M/edit?usp=share_link))
 15. Simulation and State Elaboration ([slides](https://docs.google.com/presentation/d/1EAigIlVp28rD18Mkruxvsko_O_NQGI2qISWhO0gteHo/edit?usp=share_link))
 16. State Conflicts and State Variable Insertion ([slides](https://docs.google.com/presentation/d/1NI-LZrIMI5yvlKZjqODRm32WSbFEpjYA7WzkWfSq0Ug/edit?usp=sharing))
 17. Guard Strengthening
 18. Bubble Reshuffling
 19. Reset Circuitry

### Advanced Topics
 20. Advanced Internal Memory
 21. Optimization Techniques
 22. Exchange Channels ([slides](https://docs.google.com/presentation/d/1bujkCqs-5HKKHDRdo_iM0S6Byzh8RAWoymV6BtUTdvA/edit?usp=share_link))
 23. Synchronization and Non-Deterministic Behavior ([slides](https://docs.google.com/presentation/d/1ybkYp-tTL46dY55aAq2HqurGcnwElfrnLPaaca4T1Fg/edit?usp=share_link)) 1 hour 30 minutes
 24. Arbitration Expressions ([slides](https://docs.google.com/presentation/d/1hfMYihDBMVtDfJ3LPqE1Yk6iAPw83NG43BmTYJZF1TI/edit?usp=sharing))

## Other Topics of Note
 - Bundled-Data
 - Bundled-Data Internal Memory
 - Bundled-Data Exchange Channel
 - 2-Phase Pipelines
 - Memory Arrays and Control Logic
 - Syntax-Directed Translation
 - Asynchronous to Synchronous Interfacing
 - Formal Verification
   - State Elaboration
   - Handshaking Expansions
   - Two Phase CHP
   - High Level Cosimulation
