
----------------- FastPlace - Version 3.0 ----------------
                           by 
    Natarajan Viswanathan, Min Pan and Chris C.-N. Chu
       Dept. of Electrical and Computer Engineering
                Iowa State University
                Copyright (c) - 2004 
      Iowa State University Research Foundation, Inc.
----------------------------------------------------------

Command Line:   ../../bin/FastPlace3.0_Linux64_DP -legalize -fast . b19.aux . b19.pl 
Hostname:  localhost.localdomain

Reading b19.aux ...
Reading b19.nodes ...
Reading b19.nets ...
Reading b19.pl ...
Reading b19.scl ...
Reading b19.pl ...

Checking the placement of fixed macros... 
ERROR: Height of Fixed Macro: in1_1_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: in1_1_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: in1_2_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: in1_2_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: in1_3_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: in1_3_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: in1_5_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: in1_5_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: in1_7_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: in1_7_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: in1_8_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: in1_8_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: in2_9_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: in2_9_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_10_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_10_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_11_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_11_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_12_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_12_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_15_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_15_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_16_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_16_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_17_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_17_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_1_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_1_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_20_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_20_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_22_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_22_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_29_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_29_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_2_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_2_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_3_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_3_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_4_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_4_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_5_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_5_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_6_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_6_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_7_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_7_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_8_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_8_ is not aligned to the circuit rows 
ERROR: Height of Fixed Macro: ris_9_ is not a multiple of the circuit row height 
ERROR: Fixed Macro: ris_9_ is not aligned to the circuit rows 
Number of errors: 50 
WARNING: There are errors in the placement of fixed macros.
WARNING: This can lead to undesirable placement behavior. 

Total Nodes:        132013
Movable Nodes:      131966
Standard Cells:     131966 
Movable Macros:     0 
Fixed Macros:       25 
Perimeter I/Os:     22 
Area-array I/Os:    0 
Row Height: 9,  Avg Cell Width: 9.14
Nets:   131987,  Pins:  437266 

Number of rows:   492
SiteOriginX: 0.00,  SiteEndX: 4423.00,  SiteOriginY: 0.00,  SiteEndY: 4428.00 
CoreWidth: 4423.00,  CoreHeight: 4428.00
Design Density:   55.43% 
Design Util:      55.43% 

Options: 
    LEGALIZE:   YES
    DP:      YES
    SLOW:   NO
    FLIPPING:      YES
    TARGET_DENSITY:  1.00 
    DESIGN_UTIL:  0.55 
    WINDOW:     5

Input + Setup Time: 0.75 sec

Begin Legalization...
HPWL: x=4785408   y=4727395   tot=9512803

Legalize Standard-cells Within Segments...

Move cells out of Macros ...
Overlapping Cells:  0,   Cells Moved: 0 

Move wide cells ...
Wide Cells: 0,  Cells Moved: 0 
HPWL: x=4785408   y=4727395   tot=9512803

Bring segments within respective capacities ...

ILR Based Legalizer ...
[1   ]  Segments Above Capacity: 0 
Overlapping Cells:  0,   Cells Moved: 0 
HPWL: x=4785408   y=4727395   tot=9512803

Ripple cells among segments ...
[1   ]  Segments Above Capacity: 0 
HPWL: x=4785408   y=4727395   tot=9512803

Move cells among segments ...
[2   ]  Segments Above Capacity: 0 
HPWL: x=4785408   y=4727395   tot=9512803

Force cells among segments ...
[3   ]  Segments Above Capacity: 0 
HPWL: x=4785408   y=4727395   tot=9512803

Legalize cells within Segments... Remove Overlap...
HPWL: x=6805457   y=4727395   tot=11532852

Begin Detailed Placement...
        HPWL: x=6805457   y=4727395   tot=11532852

Begin Clustering...
[1   ]          HPWL: x=5807061   y=4727395   tot=10534456
[2   ]          HPWL: x=5749122   y=4727395   tot=10476517
[3   ]          HPWL: x=5717737   y=4727395   tot=10445132
[4   ]          HPWL: x=5699965   y=4727395   tot=10427360
[5   ]          HPWL: x=5687219   y=4727395   tot=10414614
[6   ]          HPWL: x=5681373   y=4727395   tot=10408768
[7   ]          HPWL: x=5671830   y=4727395   tot=10399225
[8   ]          HPWL: x=5665853   y=4727395   tot=10393248
[9   ]          HPWL: x=5659908   y=4727395   tot=10387303
[10  ]          HPWL: x=5654285   y=4727395   tot=10381680
[11  ]          HPWL: x=5650083   y=4727395   tot=10377478
[12  ]          HPWL: x=5646536   y=4727395   tot=10373931
[13  ]          HPWL: x=5643092   y=4727395   tot=10370487
[14  ]          HPWL: x=5640118   y=4727395   tot=10367513
[15  ]          HPWL: x=5638371   y=4727395   tot=10365766

Begin Global Swapping...
[1   ]          HPWL: x=5327472   y=4760362   tot=10087834
[2   ]          HPWL: x=5270632   y=4756204   tot=10026836
[3   ]          HPWL: x=5237675   y=4752881   tot=9990556

Begin Vertical Swapping...
[1   ]          HPWL: x=5176600   y=4734985   tot=9911585
[2   ]          HPWL: x=5171762   y=4731206   tot=9902968

Begin Local Reordering...
[1   ]          HPWL: x=5138050   y=4731206   tot=9869256
[2   ]          HPWL: x=5135814   y=4731206   tot=9867020
[3   ]          HPWL: x=5137708   y=4731206   tot=9868914

Begin Cell Flipping...
[1   ]          HPWL: x=5126615   y=4731206   tot=9857821

Begin Clustering...
[1   ]          HPWL: x=5126944   y=4731206   tot=9858150

Checking for overlaps ...
No. of overlaps: 0 

# Final Half-Perimeter Wirelength         : 9858150 
# Improv over Global Placement Wirelength : -3.63 %
# Improv over Legalized Wirelength        : 14.52 %
# Total Detailed Placement Time           : 5.24 sec
# Legalization Macros                     : 0.00 sec
# Legalization Standard Cells             : 0.11 sec
# Detailed Placement                      : 5.13 sec 

Printing Detailed Placement Output File... 
