Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\ailen\Desktop\licenta\Nios_i2c_accelerometer\nios_i2c_acc.qsys --block-symbol-file --output-directory=C:\Users\ailen\Desktop\licenta\Nios_i2c_accelerometer\nios_i2c_acc --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading Nios_i2c_accelerometer/nios_i2c_acc.qsys
Progress: Reading input file
Progress: Adding cpu [altera_nios2_gen2 22.1]
Progress: Parameterizing module cpu
Progress: Adding i2c_avalon_mm_if_0 [i2c_avalon_mm_if 1.0]
Progress: Parameterizing module i2c_avalon_mm_if_0
Progress: Adding interrupt_pio [altera_avalon_pio 22.1]
Progress: Parameterizing module interrupt_pio
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_pio [altera_avalon_pio 22.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sw_pio [altera_avalon_pio 22.1]
Progress: Parameterizing module sw_pio
Progress: Adding sys_clk [clock_source 22.1]
Progress: Parameterizing module sys_clk
Progress: Adding sys_clk_timer [altera_avalon_timer 22.1]
Progress: Parameterizing module sys_clk_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_i2c_acc.interrupt_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_i2c_acc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_i2c_acc.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ailen\Desktop\licenta\Nios_i2c_accelerometer\nios_i2c_acc.qsys --synthesis=VERILOG --output-directory=C:\Users\ailen\Desktop\licenta\Nios_i2c_accelerometer\nios_i2c_acc\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading Nios_i2c_accelerometer/nios_i2c_acc.qsys
Progress: Reading input file
Progress: Adding cpu [altera_nios2_gen2 22.1]
Progress: Parameterizing module cpu
Progress: Adding i2c_avalon_mm_if_0 [i2c_avalon_mm_if 1.0]
Progress: Parameterizing module i2c_avalon_mm_if_0
Progress: Adding interrupt_pio [altera_avalon_pio 22.1]
Progress: Parameterizing module interrupt_pio
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_pio [altera_avalon_pio 22.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sw_pio [altera_avalon_pio 22.1]
Progress: Parameterizing module sw_pio
Progress: Adding sys_clk [clock_source 22.1]
Progress: Parameterizing module sys_clk
Progress: Adding sys_clk_timer [altera_avalon_timer 22.1]
Progress: Parameterizing module sys_clk_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_i2c_acc.interrupt_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_i2c_acc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_i2c_acc.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_i2c_acc: Generating nios_i2c_acc "nios_i2c_acc" for QUARTUS_SYNTH
Info: cpu: "nios_i2c_acc" instantiated altera_nios2_gen2 "cpu"
Info: i2c_avalon_mm_if_0: "nios_i2c_acc" instantiated i2c_avalon_mm_if "i2c_avalon_mm_if_0"
Info: interrupt_pio: Starting RTL generation for module 'nios_i2c_acc_interrupt_pio'
Info: interrupt_pio:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_i2c_acc_interrupt_pio --dir=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0004_interrupt_pio_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0004_interrupt_pio_gen//nios_i2c_acc_interrupt_pio_component_configuration.pl  --do_build_sim=0  ]
Info: interrupt_pio: Done RTL generation for module 'nios_i2c_acc_interrupt_pio'
Info: interrupt_pio: "nios_i2c_acc" instantiated altera_avalon_pio "interrupt_pio"
Info: jtag_uart_0: Starting RTL generation for module 'nios_i2c_acc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_i2c_acc_jtag_uart_0 --dir=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0005_jtag_uart_0_gen//nios_i2c_acc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_i2c_acc_jtag_uart_0'
Info: jtag_uart_0: "nios_i2c_acc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: led_pio: Starting RTL generation for module 'nios_i2c_acc_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_i2c_acc_led_pio --dir=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0006_led_pio_gen//nios_i2c_acc_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'nios_i2c_acc_led_pio'
Info: led_pio: "nios_i2c_acc" instantiated altera_avalon_pio "led_pio"
Info: onchip_mem: Starting RTL generation for module 'nios_i2c_acc_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_i2c_acc_onchip_mem --dir=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0007_onchip_mem_gen//nios_i2c_acc_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'nios_i2c_acc_onchip_mem'
Info: onchip_mem: "nios_i2c_acc" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sw_pio: Starting RTL generation for module 'nios_i2c_acc_sw_pio'
Info: sw_pio:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_i2c_acc_sw_pio --dir=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0008_sw_pio_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0008_sw_pio_gen//nios_i2c_acc_sw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: sw_pio: Done RTL generation for module 'nios_i2c_acc_sw_pio'
Info: sw_pio: "nios_i2c_acc" instantiated altera_avalon_pio "sw_pio"
Info: sys_clk_timer: Starting RTL generation for module 'nios_i2c_acc_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_i2c_acc_sys_clk_timer --dir=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0009_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0009_sys_clk_timer_gen//nios_i2c_acc_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'nios_i2c_acc_sys_clk_timer'
Info: sys_clk_timer: "nios_i2c_acc" instantiated altera_avalon_timer "sys_clk_timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_i2c_acc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_i2c_acc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_i2c_acc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_i2c_acc_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=nios_i2c_acc_cpu_cpu --dir=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/ailen/AppData/Local/Temp/alt9493_6759011251179848122.dir/0012_cpu_gen//nios_i2c_acc_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.05.16 10:08:26 (*) Starting Nios II generation
Info: cpu: # 2023.05.16 10:08:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.05.16 10:08:26 (*)   Creating all objects for CPU
Info: cpu: # 2023.05.16 10:08:26 (*)     Testbench
Info: cpu: # 2023.05.16 10:08:26 (*)     Instruction decoding
Info: cpu: # 2023.05.16 10:08:26 (*)       Instruction fields
Info: cpu: # 2023.05.16 10:08:26 (*)       Instruction decodes
Info: cpu: # 2023.05.16 10:08:26 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2023.05.16 10:08:26 (*)       Instruction controls
Info: cpu: # 2023.05.16 10:08:26 (*)     Pipeline frontend
Info: cpu: # 2023.05.16 10:08:26 (*)     Pipeline backend
Info: cpu: # 2023.05.16 10:08:28 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.05.16 10:08:28 (*)   Creating plain-text RTL
Info: cpu: # 2023.05.16 10:08:29 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_i2c_acc_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/ailen/Desktop/licenta/Nios_i2c_accelerometer/nios_i2c_acc/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/ailen/Desktop/licenta/Nios_i2c_accelerometer/nios_i2c_acc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/ailen/Desktop/licenta/Nios_i2c_accelerometer/nios_i2c_acc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/ailen/Desktop/licenta/Nios_i2c_accelerometer/nios_i2c_acc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_i2c_acc: Done "nios_i2c_acc" with 33 modules, 55 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
