============================================================
   Tang Dynasty, V4.6.12906
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/SoftWare/Anlogic/TD4.6/bin/td.exe
   Built at =   18:22:35 Jun 26 2019
   Run by =     dell
   Run Date =   Fri Jul 26 13:43:51 2019

   Run on =     DESKTOP-E3KO8FJ
============================================================
RUN-1002 : start command "open_project VGA_Demo.al"
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db VGA_Demo_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.12906.
RUN-1001 : Database version number 46116.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "elaborate -top VGA_Demo"
HDL-1007 : elaborate module VGA_Demo in source/rtl/VGA_Demo.v(2)
HDL-1007 : elaborate module Clk_div in source/rtl/Clk_div.v(2)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(985)
HDL-1007 : elaborate module Driver in source/rtl/Driver.v(2)
HDL-1007 : elaborate module Display in source/rtl/Display.v(2)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = K6 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = K3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = K5  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = M2 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = L3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = L5  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 147 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1014 : Optimize round 1
SYN-1032 : 68/12 useful/useless nets, 4/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 68/2 useful/useless nets, 4/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 3/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 204/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 191/13 useful/useless nets, 121/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 44/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 6 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 75/3 useful/useless nets, 49/6 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 6 better
SYN-1014 : Optimize round 3
SYN-1032 : 75/0 useful/useless nets, 49/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Gate Statistics
#Basic gates           58
  #and                 17
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 27
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------------+
|Instance        |Module   |gates  |seq    |macros |
+--------------------------------------------------+
|top             |VGA_Demo |31     |27     |110    |
|  u0_PLL        |Clk_div  |0      |0      |1      |
|    uut         |PLL      |0      |0      |1      |
|  u1_VGA_driver |Driver   |8      |24     |15     |
|  u2_Display    |Display  |22     |3      |13     |
+--------------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -packarea VGA_Demo_gate.area"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 98/2 useful/useless nets, 35/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 98/2 useful/useless nets, 35/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 98/2 useful/useless nets, 35/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 3/2 useful/useless nets, 1/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3/2 useful/useless nets, 1/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 3/2 useful/useless nets, 1/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 191/0 useful/useless nets, 121/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 393/0 useful/useless nets, 323/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 77/0 useful/useless nets, 51/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 245/0 useful/useless nets, 219/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  71.08 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  71.15 sec
SYN-3001 : Mapper mapped 115 instances into 82 LUTs, name keeping = 95%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1875, tnet num: 710, tinst num: 541, tnode num: 2217, tedge num: 2653.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 83 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 710 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  71.26 sec
SYN-3001 : Mapper mapped 32 instances into 10 LUTs, name keeping = 70%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 98/0 useful/useless nets, 35/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 1/35 primitive instances ...
SYN-1001 : Packing model "Clk_div" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3/0 useful/useless nets, 1/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Clk_div" (AL_USER_NORMAL) with 0/1 primitive instances ...
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "PLL" (AL_USER_NORMAL) with 0/3 primitive instances ...
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 286/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Driver" (AL_USER_NORMAL) with 82/163 primitive instances ...
SYN-1001 : Packing model "Display" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 223/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 10 LUT to BLE ...
SYN-4008 : Packed 10 LUT and 3 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Display" (AL_USER_NORMAL) with 10/103 primitive instances ...
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  433   out of  19600    2.21%
#reg                   27   out of  19600    0.14%
#le                   433
  #lut only           406   out of    433   93.76%
  #reg only             0   out of    433    0.00%
  #lut&reg             27   out of    433    6.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance        |Module   |le    |lut   |seq   |
+-----------------------------------------------+
|top             |VGA_Demo |433   |433   |27    |
|  u0_PLL        |Clk_div  |0     |0     |0     |
|    uut         |PLL      |0     |0     |0     |
|  u1_VGA_driver |Driver   |240   |240   |24    |
|  u2_Display    |Display  |192   |192   |3     |
+-----------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'u0_PLL'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'uut'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u1_VGA_driver'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u2_Display'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 8 instances.
SYN-1046 : remove 25 useless nets after legalize.
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (14 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 245 instances, 212 slices, 26 macros(170 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023856s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63362.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 41361.5, overlap = 0
PHY-3002 : Step(2): len = 39266.5, overlap = 0
PHY-3002 : Step(3): len = 24299.8, overlap = 0
PHY-3002 : Step(4): len = 22037, overlap = 0
PHY-3002 : Step(5): len = 18139, overlap = 0
PHY-3002 : Step(6): len = 14694.8, overlap = 0
PHY-3002 : Step(7): len = 12479.1, overlap = 0
PHY-3002 : Step(8): len = 11600.7, overlap = 0
PHY-3002 : Step(9): len = 10032.7, overlap = 0
PHY-3002 : Step(10): len = 9739, overlap = 0
PHY-3002 : Step(11): len = 8303.8, overlap = 0
PHY-3002 : Step(12): len = 8203.4, overlap = 0
PHY-3002 : Step(13): len = 8169.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003360s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (465.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13869e-05
PHY-3002 : Step(14): len = 7439.6, overlap = 0.5
PHY-3002 : Step(15): len = 7442.1, overlap = 0.5
PHY-3002 : Step(16): len = 7462.2, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.27737e-05
PHY-3002 : Step(17): len = 7566.8, overlap = 1.5
PHY-3002 : Step(18): len = 7635.4, overlap = 1.5
PHY-3002 : Step(19): len = 8341.5, overlap = 1.5
PHY-3002 : Step(20): len = 8519.2, overlap = 1.5
PHY-3002 : Step(21): len = 8038.5, overlap = 1.25
PHY-3002 : Step(22): len = 8076.8, overlap = 1.25
PHY-3002 : Step(23): len = 8076.8, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.55474e-05
PHY-3002 : Step(24): len = 8138.6, overlap = 0.25
PHY-3002 : Step(25): len = 8159.9, overlap = 0.25
PHY-3002 : Step(26): len = 8213.3, overlap = 0
PHY-3002 : Step(27): len = 8071.3, overlap = 0
PHY-3002 : Step(28): len = 8090.4, overlap = 0
PHY-3002 : Step(29): len = 8090.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.08705e-05
PHY-3002 : Step(30): len = 8233.9, overlap = 3
PHY-3002 : Step(31): len = 8254.8, overlap = 3
PHY-3002 : Step(32): len = 8252.7, overlap = 2.5
PHY-3002 : Step(33): len = 8177.2, overlap = 3
PHY-3002 : Step(34): len = 8176.1, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.1741e-05
PHY-3002 : Step(35): len = 8372.6, overlap = 2.5
PHY-3002 : Step(36): len = 8372.6, overlap = 2.5
PHY-3002 : Step(37): len = 8373, overlap = 2.5
PHY-3002 : Step(38): len = 8373, overlap = 2.5
PHY-3002 : Step(39): len = 8338.7, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.3482e-05
PHY-3002 : Step(40): len = 8619.7, overlap = 2.5
PHY-3002 : Step(41): len = 8619.7, overlap = 2.5
PHY-3002 : Step(42): len = 8595, overlap = 2.5
PHY-3002 : Step(43): len = 8595, overlap = 2.5
PHY-3002 : Step(44): len = 8602.5, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016982s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(45): len = 9916.2, overlap = 3.5
PHY-3002 : Step(46): len = 9819.8, overlap = 3.75
PHY-3002 : Step(47): len = 9653.2, overlap = 3.5
PHY-3002 : Step(48): len = 9659.9, overlap = 3.75
PHY-3002 : Step(49): len = 9658.9, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.31536e-05
PHY-3002 : Step(50): len = 9665.5, overlap = 4
PHY-3002 : Step(51): len = 9665.5, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000146307
PHY-3002 : Step(52): len = 9697.8, overlap = 4
PHY-3002 : Step(53): len = 9697.8, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005231s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10224.4, Over = 0
PHY-3001 : Final: Len = 10224.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 20584, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 20632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020877s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (299.4%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 95 to 86
PHY-1001 : Pin misalignment score is improved from 86 to 86
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 20584, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 20632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040119s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 13 to 4
PHY-1001 : End pin swap;  0.001374s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (2275.2%)

PHY-1001 : End global routing;  0.176327s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (115.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047311s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 44% nets.
PHY-1002 : len = 29632, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.352141s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (115.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29576, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29576
PHY-1001 : End DR Iter 1; 0.006560s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.727610s wall, 5.437500s user + 0.421875s system = 5.859375s CPU (102.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.012316s wall, 5.703125s user + 0.484375s system = 6.187500s CPU (102.9%)

RUN-1004 : used memory is 239 MB, reserved memory is 214 MB, peak memory is 670 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  423   out of  19600    2.16%
#reg                   27   out of  19600    0.14%
#le                   423
  #lut only           396   out of    423   93.62%
  #reg only             0   out of    423    0.00%
  #lut&reg             27   out of    423    6.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 247
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 321, pip num: 2417
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 414 valid insts, and 8915 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.187078s wall, 3.234375s user + 0.031250s system = 3.265625s CPU (275.1%)

RUN-1004 : used memory is 677 MB, reserved memory is 655 MB, peak memory is 696 MB
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "elaborate -top VGA_Demo"
HDL-1007 : elaborate module VGA_Demo in source/rtl/VGA_Demo.v(2)
HDL-1007 : elaborate module Clk_div in source/rtl/Clk_div.v(2)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(985)
HDL-1007 : elaborate module Driver in source/rtl/Driver.v(2)
HDL-1007 : elaborate module Display in source/rtl/Display.v(2)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = K6 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = K3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = K5  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = M2 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = L3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = L5  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 147 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1014 : Optimize round 1
SYN-1032 : 68/12 useful/useless nets, 4/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 68/2 useful/useless nets, 4/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 3/0 useful/useless nets, 1/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 204/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 191/13 useful/useless nets, 121/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 44/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 6 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 75/3 useful/useless nets, 49/6 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 6 better
SYN-1014 : Optimize round 3
SYN-1032 : 75/0 useful/useless nets, 49/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Gate Statistics
#Basic gates           58
  #and                 17
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 27
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance     |Module   |gates  |seq    |macros |
+-----------------------------------------------+
|top          |VGA_Demo |31     |27     |110    |
|  u0_PLL     |Clk_div  |0      |0      |1      |
|    uut      |PLL      |0      |0      |1      |
|  u1_Driver  |Driver   |8      |24     |15     |
|  u2_Display |Display  |22     |3      |13     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -packarea VGA_Demo_gate.area"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 98/2 useful/useless nets, 35/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 98/2 useful/useless nets, 35/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 98/2 useful/useless nets, 35/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 3/2 useful/useless nets, 1/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3/2 useful/useless nets, 1/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 3/2 useful/useless nets, 1/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 191/0 useful/useless nets, 121/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 393/0 useful/useless nets, 323/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 77/0 useful/useless nets, 51/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 245/0 useful/useless nets, 219/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  90.91 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  90.97 sec
SYN-3001 : Mapper mapped 115 instances into 82 LUTs, name keeping = 95%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1875, tnet num: 710, tinst num: 541, tnode num: 2217, tedge num: 2653.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 83 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 710 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =  91.09 sec
SYN-3001 : Mapper mapped 32 instances into 10 LUTs, name keeping = 70%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 98/0 useful/useless nets, 35/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 1/35 primitive instances ...
SYN-1001 : Packing model "Clk_div" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3/0 useful/useless nets, 1/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Clk_div" (AL_USER_NORMAL) with 0/1 primitive instances ...
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "PLL" (AL_USER_NORMAL) with 0/3 primitive instances ...
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 286/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Driver" (AL_USER_NORMAL) with 82/163 primitive instances ...
SYN-1001 : Packing model "Display" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 223/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 10 LUT to BLE ...
SYN-4008 : Packed 10 LUT and 3 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Display" (AL_USER_NORMAL) with 10/103 primitive instances ...
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  433   out of  19600    2.21%
#reg                   27   out of  19600    0.14%
#le                   433
  #lut only           406   out of    433   93.76%
  #reg only             0   out of    433    0.00%
  #lut&reg             27   out of    433    6.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance     |Module   |le    |lut   |seq   |
+--------------------------------------------+
|top          |VGA_Demo |433   |433   |27    |
|  u0_PLL     |Clk_div  |0     |0     |0     |
|    uut      |PLL      |0     |0     |0     |
|  u1_Driver  |Driver   |240   |240   |24    |
|  u2_Display |Display  |192   |192   |3     |
+--------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'u0_PLL'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'uut'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u1_Driver'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u2_Display'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 8 instances.
SYN-1046 : remove 25 useless nets after legalize.
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (14 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 245 instances, 212 slices, 26 macros(170 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024616s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (190.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63362.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(54): len = 41361.5, overlap = 0
PHY-3002 : Step(55): len = 39266.5, overlap = 0
PHY-3002 : Step(56): len = 24299.8, overlap = 0
PHY-3002 : Step(57): len = 22037, overlap = 0
PHY-3002 : Step(58): len = 18139, overlap = 0
PHY-3002 : Step(59): len = 14694.8, overlap = 0
PHY-3002 : Step(60): len = 12479.1, overlap = 0
PHY-3002 : Step(61): len = 11600.7, overlap = 0
PHY-3002 : Step(62): len = 10032.7, overlap = 0
PHY-3002 : Step(63): len = 9739, overlap = 0
PHY-3002 : Step(64): len = 8303.8, overlap = 0
PHY-3002 : Step(65): len = 8203.4, overlap = 0
PHY-3002 : Step(66): len = 8169.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003530s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13869e-05
PHY-3002 : Step(67): len = 7439.6, overlap = 0.5
PHY-3002 : Step(68): len = 7442.1, overlap = 0.5
PHY-3002 : Step(69): len = 7462.2, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.27737e-05
PHY-3002 : Step(70): len = 7566.8, overlap = 1.5
PHY-3002 : Step(71): len = 7635.4, overlap = 1.5
PHY-3002 : Step(72): len = 8341.5, overlap = 1.5
PHY-3002 : Step(73): len = 8519.2, overlap = 1.5
PHY-3002 : Step(74): len = 8038.5, overlap = 1.25
PHY-3002 : Step(75): len = 8076.8, overlap = 1.25
PHY-3002 : Step(76): len = 8076.8, overlap = 1.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.55474e-05
PHY-3002 : Step(77): len = 8138.6, overlap = 0.25
PHY-3002 : Step(78): len = 8159.9, overlap = 0.25
PHY-3002 : Step(79): len = 8213.3, overlap = 0
PHY-3002 : Step(80): len = 8071.3, overlap = 0
PHY-3002 : Step(81): len = 8090.4, overlap = 0
PHY-3002 : Step(82): len = 8090.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.08705e-05
PHY-3002 : Step(83): len = 8233.9, overlap = 3
PHY-3002 : Step(84): len = 8254.8, overlap = 3
PHY-3002 : Step(85): len = 8252.7, overlap = 2.5
PHY-3002 : Step(86): len = 8177.2, overlap = 3
PHY-3002 : Step(87): len = 8176.1, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.1741e-05
PHY-3002 : Step(88): len = 8372.6, overlap = 2.5
PHY-3002 : Step(89): len = 8372.6, overlap = 2.5
PHY-3002 : Step(90): len = 8373, overlap = 2.5
PHY-3002 : Step(91): len = 8373, overlap = 2.5
PHY-3002 : Step(92): len = 8338.7, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.3482e-05
PHY-3002 : Step(93): len = 8619.7, overlap = 2.5
PHY-3002 : Step(94): len = 8619.7, overlap = 2.5
PHY-3002 : Step(95): len = 8595, overlap = 2.5
PHY-3002 : Step(96): len = 8595, overlap = 2.5
PHY-3002 : Step(97): len = 8602.5, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017791s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (175.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(98): len = 9916.2, overlap = 3.5
PHY-3002 : Step(99): len = 9819.8, overlap = 3.75
PHY-3002 : Step(100): len = 9653.2, overlap = 3.5
PHY-3002 : Step(101): len = 9659.9, overlap = 3.75
PHY-3002 : Step(102): len = 9658.9, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.31536e-05
PHY-3002 : Step(103): len = 9665.5, overlap = 4
PHY-3002 : Step(104): len = 9665.5, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000146307
PHY-3002 : Step(105): len = 9697.8, overlap = 4
PHY-3002 : Step(106): len = 9697.8, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005265s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10224.4, Over = 0
PHY-3001 : Final: Len = 10224.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 20584, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 20632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022534s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (277.4%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 95 to 86
PHY-1001 : Pin misalignment score is improved from 86 to 86
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 20584, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 20632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041873s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 13 to 4
PHY-1001 : End pin swap;  0.001533s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.186284s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047736s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 44% nets.
PHY-1002 : len = 29632, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.351807s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (119.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29576, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29576
PHY-1001 : End DR Iter 1; 0.006491s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.367683s wall, 2.171875s user + 0.281250s system = 2.453125s CPU (103.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.660081s wall, 2.468750s user + 0.281250s system = 2.750000s CPU (103.4%)

RUN-1004 : used memory is 269 MB, reserved memory is 255 MB, peak memory is 696 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  423   out of  19600    2.16%
#reg                   27   out of  19600    0.14%
#le                   423
  #lut only           396   out of    423   93.62%
  #reg only             0   out of    423    0.00%
  #lut&reg             27   out of    423    6.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 247
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 321, pip num: 2417
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 414 valid insts, and 8915 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.174275s wall, 3.171875s user + 0.031250s system = 3.203125s CPU (272.8%)

RUN-1004 : used memory is 689 MB, reserved memory is 671 MB, peak memory is 708 MB
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-5007 WARNING: use of undefined macro 'V_DISP' in source/rtl/Display.v(36)
HDL-8007 ERROR: syntax error near '/' in source/rtl/Display.v(36)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(38)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(38)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(40)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(40)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(42)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(42)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(44)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(44)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(46)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(46)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(48)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(48)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(50)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/Display.v(111)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "elaborate -top VGA_Demo"
HDL-1007 : elaborate module VGA_Demo in source/rtl/VGA_Demo.v(2)
HDL-1007 : elaborate module Clk_div in source/rtl/Clk_div.v(2)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(985)
HDL-1007 : elaborate module Driver in source/rtl/Driver.v(2)
HDL-1007 : elaborate module Display in source/rtl/Display.v(2)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = K6 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = K3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = K5  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = M2 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = L3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = L5  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 147 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1014 : Optimize round 1
SYN-1032 : 67/12 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 67/2 useful/useless nets, 3/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 204/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 191/13 useful/useless nets, 121/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 44/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 6 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 75/3 useful/useless nets, 49/6 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 6 better
SYN-1014 : Optimize round 3
SYN-1032 : 75/0 useful/useless nets, 49/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Gate Statistics
#Basic gates           58
  #and                 17
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 27
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance     |Module   |gates  |seq    |macros |
+-----------------------------------------------+
|top          |VGA_Demo |31     |27     |110    |
|  u0_PLL     |Clk_div  |1      |0      |1      |
|    uut      |PLL      |0      |0      |1      |
|  u1_Driver  |Driver   |8      |24     |15     |
|  u2_Display |Display  |22     |3      |13     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -packarea VGA_Demo_gate.area"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 191/0 useful/useless nets, 121/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 393/0 useful/useless nets, 323/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 77/0 useful/useless nets, 51/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 245/0 useful/useless nets, 219/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 521.45 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 521.48 sec
SYN-3001 : Mapper mapped 115 instances into 82 LUTs, name keeping = 95%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1875, tnet num: 710, tinst num: 541, tnode num: 2217, tedge num: 2653.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 83 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 710 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 521.60 sec
SYN-3001 : Mapper mapped 32 instances into 10 LUTs, name keeping = 70%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 97/0 useful/useless nets, 34/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 0/34 primitive instances ...
SYN-1001 : Packing model "Clk_div" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Clk_div" (AL_USER_NORMAL) with 1/2 primitive instances ...
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "PLL" (AL_USER_NORMAL) with 0/3 primitive instances ...
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 286/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Driver" (AL_USER_NORMAL) with 82/163 primitive instances ...
SYN-1001 : Packing model "Display" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 223/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 10 LUT to BLE ...
SYN-4008 : Packed 10 LUT and 3 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Display" (AL_USER_NORMAL) with 10/103 primitive instances ...
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  433   out of  19600    2.21%
#reg                   27   out of  19600    0.14%
#le                   433
  #lut only           406   out of    433   93.76%
  #reg only             0   out of    433    0.00%
  #lut&reg             27   out of    433    6.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance     |Module   |le    |lut   |seq   |
+--------------------------------------------+
|top          |VGA_Demo |433   |433   |27    |
|  u0_PLL     |Clk_div  |1     |1     |0     |
|    uut      |PLL      |0     |0     |0     |
|  u1_Driver  |Driver   |240   |240   |24    |
|  u2_Display |Display  |192   |192   |3     |
+--------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'u0_PLL'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'uut'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u1_Driver'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u2_Display'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 8 instances.
SYN-1046 : remove 25 useless nets after legalize.
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (14 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 245 instances, 212 slices, 26 macros(170 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024647s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66380.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(107): len = 40829.3, overlap = 0
PHY-3002 : Step(108): len = 37540.5, overlap = 0
PHY-3002 : Step(109): len = 24788.7, overlap = 0
PHY-3002 : Step(110): len = 22026.7, overlap = 0
PHY-3002 : Step(111): len = 18682.3, overlap = 0
PHY-3002 : Step(112): len = 14309.1, overlap = 0
PHY-3002 : Step(113): len = 12710.9, overlap = 0
PHY-3002 : Step(114): len = 11284.1, overlap = 0
PHY-3002 : Step(115): len = 9162.9, overlap = 0
PHY-3002 : Step(116): len = 9119.7, overlap = 0
PHY-3002 : Step(117): len = 8573.9, overlap = 0
PHY-3002 : Step(118): len = 7568.4, overlap = 0
PHY-3002 : Step(119): len = 7425.4, overlap = 0
PHY-3002 : Step(120): len = 7175.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003349s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (466.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.21094e-06
PHY-3002 : Step(121): len = 6771.7, overlap = 1.25
PHY-3002 : Step(122): len = 6789.2, overlap = 1.5
PHY-3002 : Step(123): len = 6831.6, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.24219e-05
PHY-3002 : Step(124): len = 7046.8, overlap = 1.75
PHY-3002 : Step(125): len = 7085.5, overlap = 1.75
PHY-3002 : Step(126): len = 7624.1, overlap = 1.25
PHY-3002 : Step(127): len = 7700.2, overlap = 1.25
PHY-3002 : Step(128): len = 7567.7, overlap = 1.25
PHY-3002 : Step(129): len = 7294.4, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.48437e-05
PHY-3002 : Step(130): len = 7742, overlap = 0.25
PHY-3002 : Step(131): len = 7800.5, overlap = 0.25
PHY-3002 : Step(132): len = 7951.1, overlap = 0
PHY-3002 : Step(133): len = 7775.7, overlap = 0
PHY-3002 : Step(134): len = 7802.8, overlap = 0
PHY-3002 : Step(135): len = 7719.6, overlap = 0
PHY-3002 : Step(136): len = 7730.9, overlap = 0
PHY-3002 : Step(137): len = 7751.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.5767e-06
PHY-3002 : Step(138): len = 8134, overlap = 2.5
PHY-3002 : Step(139): len = 8134, overlap = 2.5
PHY-3002 : Step(140): len = 7898.1, overlap = 2.5
PHY-3002 : Step(141): len = 7912.4, overlap = 2.5
PHY-3002 : Step(142): len = 7912.4, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91534e-05
PHY-3002 : Step(143): len = 8301.5, overlap = 2.75
PHY-3002 : Step(144): len = 8301.5, overlap = 2.75
PHY-3002 : Step(145): len = 8206.3, overlap = 2.75
PHY-3002 : Step(146): len = 8206.3, overlap = 2.75
PHY-3002 : Step(147): len = 8255.3, overlap = 3
PHY-3002 : Step(148): len = 8255.3, overlap = 3
PHY-3002 : Step(149): len = 8210.9, overlap = 3
PHY-3002 : Step(150): len = 8210.9, overlap = 3
PHY-3002 : Step(151): len = 8246.6, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83068e-05
PHY-3002 : Step(152): len = 8453.9, overlap = 3.25
PHY-3002 : Step(153): len = 8453.9, overlap = 3.25
PHY-3002 : Step(154): len = 8489.3, overlap = 3.25
PHY-3002 : Step(155): len = 8489.3, overlap = 3.25
PHY-3002 : Step(156): len = 8483.2, overlap = 3.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.66136e-05
PHY-3002 : Step(157): len = 8757.5, overlap = 3.25
PHY-3002 : Step(158): len = 8788.2, overlap = 3.25
PHY-3002 : Step(159): len = 8897.1, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017262s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(160): len = 9637, overlap = 3
PHY-3002 : Step(161): len = 9569.2, overlap = 3.75
PHY-3002 : Step(162): len = 9451.7, overlap = 4.25
PHY-3002 : Step(163): len = 9366.4, overlap = 4.25
PHY-3002 : Step(164): len = 9367.7, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.10891e-05
PHY-3002 : Step(165): len = 9398.5, overlap = 4.25
PHY-3002 : Step(166): len = 9398.5, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142178
PHY-3002 : Step(167): len = 9414, overlap = 4.25
PHY-3002 : Step(168): len = 9414, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005237s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (298.4%)

PHY-3001 : Legalized: Len = 9934.4, Over = 0
PHY-3001 : Final: Len = 9934.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 19696, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 19728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021488s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.7%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 93 to 85
PHY-1001 : Pin misalignment score is improved from 85 to 85
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 19696, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 19728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048204s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (97.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 16 to 11
PHY-1001 : End pin swap;  0.001605s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.202016s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (123.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048232s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 44% nets.
PHY-1002 : len = 28376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.354414s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (114.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 28376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 28376
PHY-1001 : End DR Iter 1; 0.006003s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (520.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.350850s wall, 2.140625s user + 0.265625s system = 2.406250s CPU (102.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.660386s wall, 2.468750s user + 0.312500s system = 2.781250s CPU (104.5%)

RUN-1004 : used memory is 302 MB, reserved memory is 285 MB, peak memory is 708 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  423   out of  19600    2.16%
#reg                   27   out of  19600    0.14%
#le                   423
  #lut only           396   out of    423   93.62%
  #reg only             0   out of    423    0.00%
  #lut&reg             27   out of    423    6.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 247
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 321, pip num: 2369
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 418 valid insts, and 8824 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.149136s wall, 3.125000s user + 0.031250s system = 3.156250s CPU (274.7%)

RUN-1004 : used memory is 712 MB, reserved memory is 694 MB, peak memory is 731 MB
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file source/rtl/VGA_Demo.v
HDL-1007 : analyze verilog file source/rtl/Clk_div.v
HDL-1007 : analyze verilog file source/rtl/Driver.v
HDL-1007 : analyze verilog file source/rtl/Display.v
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1002 : start command "elaborate -top VGA_Demo"
HDL-1007 : elaborate module VGA_Demo in source/rtl/VGA_Demo.v(2)
HDL-1007 : elaborate module Clk_div in source/rtl/Clk_div.v(2)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/SoftWare/Anlogic/TD4.6/arch/eagle_macro.v(985)
HDL-1007 : elaborate module Driver in source/rtl/Driver.v(2)
HDL-1007 : elaborate module Display in source/rtl/Display.v(2)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = K6 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = K3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = K5  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = M2 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = L3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = L5  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 147 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1014 : Optimize round 1
SYN-1032 : 67/12 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 67/2 useful/useless nets, 3/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 204/0 useful/useless nets, 134/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 12 better
SYN-1014 : Optimize round 2
SYN-1032 : 191/13 useful/useless nets, 121/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1032 : 70/0 useful/useless nets, 44/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 6 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 75/3 useful/useless nets, 49/6 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 6 better
SYN-1014 : Optimize round 3
SYN-1032 : 75/0 useful/useless nets, 49/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Gate Statistics
#Basic gates           58
  #and                 17
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 27
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ               2
#MACRO_MUX             81

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance     |Module   |gates  |seq    |macros |
+-----------------------------------------------+
|top          |VGA_Demo |31     |27     |110    |
|  u0_PLL     |Clk_div  |1      |0      |1      |
|    uut      |PLL      |0      |0      |1      |
|  u1_Driver  |Driver   |8      |24     |15     |
|  u2_Display |Display  |22     |3      |13     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -packarea VGA_Demo_gate.area"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 97/2 useful/useless nets, 34/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 4/2 useful/useless nets, 2/2 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 191/0 useful/useless nets, 121/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-1032 : 224/0 useful/useless nets, 154/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 393/0 useful/useless nets, 323/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 77/0 useful/useless nets, 51/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-1032 : 76/0 useful/useless nets, 50/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 245/0 useful/useless nets, 219/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 588.85 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1871, tnet num: 743, tinst num: 574, tnode num: 2213, tedge num: 2579.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-2581 : Mapping with K=5, #lut = 79 (3.14), #lev = 4 (1.72)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 588.88 sec
SYN-3001 : Mapper mapped 115 instances into 82 LUTs, name keeping = 95%.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1875, tnet num: 710, tinst num: 541, tnode num: 2217, tedge num: 2653.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 83 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 710 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-2581 : Mapping with K=5, #lut = 10 (4.20), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 589.00 sec
SYN-3001 : Mapper mapped 32 instances into 10 LUTs, name keeping = 70%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 97/0 useful/useless nets, 34/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 0/34 primitive instances ...
SYN-1001 : Packing model "Clk_div" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4/0 useful/useless nets, 2/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1 LUT to BLE ...
SYN-4008 : Packed 1 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 1 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Clk_div" (AL_USER_NORMAL) with 1/2 primitive instances ...
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6/0 useful/useless nets, 3/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 0 LUT to BLE ...
SYN-4008 : Packed 0 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "PLL" (AL_USER_NORMAL) with 0/3 primitive instances ...
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 356/0 useful/useless nets, 286/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 82 LUT to BLE ...
SYN-4008 : Packed 82 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Driver" (AL_USER_NORMAL) with 82/163 primitive instances ...
SYN-1001 : Packing model "Display" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 223/0 useful/useless nets, 197/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 10 LUT to BLE ...
SYN-4008 : Packed 10 LUT and 3 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 7 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Display" (AL_USER_NORMAL) with 10/103 primitive instances ...
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  433   out of  19600    2.21%
#reg                   27   out of  19600    0.14%
#le                   433
  #lut only           406   out of    433   93.76%
  #reg only             0   out of    433    0.00%
  #lut&reg             27   out of    433    6.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance     |Module   |le    |lut   |seq   |
+--------------------------------------------+
|top          |VGA_Demo |433   |433   |27    |
|  u0_PLL     |Clk_div  |1     |1     |0     |
|    uut      |PLL      |0     |0     |0     |
|  u1_Driver  |Driver   |240   |240   |24    |
|  u2_Display |Display  |192   |192   |3     |
+--------------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Force tag keep_hierarchy inst 'u0_PLL'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'uut'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u1_Driver'(AL_USER_NORMAL) to False
SYN-1001 : Force tag keep_hierarchy inst 'u2_Display'(AL_USER_NORMAL) to False
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 8 instances.
SYN-1046 : remove 25 useless nets after legalize.
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-3001 : Placer runs in 6 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (14 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 245 instances, 212 slices, 26 macros(170 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023382s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66380.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(169): len = 40829.3, overlap = 0
PHY-3002 : Step(170): len = 37540.5, overlap = 0
PHY-3002 : Step(171): len = 24788.7, overlap = 0
PHY-3002 : Step(172): len = 22026.7, overlap = 0
PHY-3002 : Step(173): len = 18682.3, overlap = 0
PHY-3002 : Step(174): len = 14309.1, overlap = 0
PHY-3002 : Step(175): len = 12710.9, overlap = 0
PHY-3002 : Step(176): len = 11284.1, overlap = 0
PHY-3002 : Step(177): len = 9162.9, overlap = 0
PHY-3002 : Step(178): len = 9119.7, overlap = 0
PHY-3002 : Step(179): len = 8573.9, overlap = 0
PHY-3002 : Step(180): len = 7568.4, overlap = 0
PHY-3002 : Step(181): len = 7425.4, overlap = 0
PHY-3002 : Step(182): len = 7175.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003445s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.21094e-06
PHY-3002 : Step(183): len = 6771.7, overlap = 1.25
PHY-3002 : Step(184): len = 6789.2, overlap = 1.5
PHY-3002 : Step(185): len = 6831.6, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.24219e-05
PHY-3002 : Step(186): len = 7046.8, overlap = 1.75
PHY-3002 : Step(187): len = 7085.5, overlap = 1.75
PHY-3002 : Step(188): len = 7624.1, overlap = 1.25
PHY-3002 : Step(189): len = 7700.2, overlap = 1.25
PHY-3002 : Step(190): len = 7567.7, overlap = 1.25
PHY-3002 : Step(191): len = 7294.4, overlap = 1
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.48437e-05
PHY-3002 : Step(192): len = 7742, overlap = 0.25
PHY-3002 : Step(193): len = 7800.5, overlap = 0.25
PHY-3002 : Step(194): len = 7951.1, overlap = 0
PHY-3002 : Step(195): len = 7775.7, overlap = 0
PHY-3002 : Step(196): len = 7802.8, overlap = 0
PHY-3002 : Step(197): len = 7719.6, overlap = 0
PHY-3002 : Step(198): len = 7730.9, overlap = 0
PHY-3002 : Step(199): len = 7751.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.5767e-06
PHY-3002 : Step(200): len = 8134, overlap = 2.5
PHY-3002 : Step(201): len = 8134, overlap = 2.5
PHY-3002 : Step(202): len = 7898.1, overlap = 2.5
PHY-3002 : Step(203): len = 7912.4, overlap = 2.5
PHY-3002 : Step(204): len = 7912.4, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91534e-05
PHY-3002 : Step(205): len = 8301.5, overlap = 2.75
PHY-3002 : Step(206): len = 8301.5, overlap = 2.75
PHY-3002 : Step(207): len = 8206.3, overlap = 2.75
PHY-3002 : Step(208): len = 8206.3, overlap = 2.75
PHY-3002 : Step(209): len = 8255.3, overlap = 3
PHY-3002 : Step(210): len = 8255.3, overlap = 3
PHY-3002 : Step(211): len = 8210.9, overlap = 3
PHY-3002 : Step(212): len = 8210.9, overlap = 3
PHY-3002 : Step(213): len = 8246.6, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83068e-05
PHY-3002 : Step(214): len = 8453.9, overlap = 3.25
PHY-3002 : Step(215): len = 8453.9, overlap = 3.25
PHY-3002 : Step(216): len = 8489.3, overlap = 3.25
PHY-3002 : Step(217): len = 8489.3, overlap = 3.25
PHY-3002 : Step(218): len = 8483.2, overlap = 3.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.66136e-05
PHY-3002 : Step(219): len = 8757.5, overlap = 3.25
PHY-3002 : Step(220): len = 8788.2, overlap = 3.25
PHY-3002 : Step(221): len = 8897.1, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017193s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (272.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.987020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(222): len = 9637, overlap = 3
PHY-3002 : Step(223): len = 9569.2, overlap = 3.75
PHY-3002 : Step(224): len = 9451.7, overlap = 4.25
PHY-3002 : Step(225): len = 9366.4, overlap = 4.25
PHY-3002 : Step(226): len = 9367.7, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.10891e-05
PHY-3002 : Step(227): len = 9398.5, overlap = 4.25
PHY-3002 : Step(228): len = 9398.5, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142178
PHY-3002 : Step(229): len = 9414, overlap = 4.25
PHY-3002 : Step(230): len = 9414, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005279s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (296.0%)

PHY-3001 : Legalized: Len = 9934.4, Over = 0
PHY-3001 : Final: Len = 9934.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 19696, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 19728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021034s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (148.6%)

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/SoftWare/Anlogic/TD4.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 93 to 85
PHY-1001 : Pin misalignment score is improved from 85 to 85
PHY-1001 : Route runs in 6 thread(s)
RUN-1001 : There are total 247 instances
RUN-1001 : 154 mslices, 58 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 321 nets
RUN-1001 : 252 nets have 2 pins
RUN-1001 : 19 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 6 thread ...
PHY-1002 : len = 19696, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 19728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040682s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 16 to 11
PHY-1001 : End pin swap;  0.001533s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.177482s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (114.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047746s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 44% nets.
PHY-1002 : len = 28376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.350796s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (120.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 28376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 28376
PHY-1001 : End DR Iter 1; 0.008216s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (190.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.340058s wall, 2.171875s user + 0.234375s system = 2.406250s CPU (102.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.621566s wall, 2.468750s user + 0.250000s system = 2.718750s CPU (103.7%)

RUN-1004 : used memory is 312 MB, reserved memory is 290 MB, peak memory is 731 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                    30
  #input                2
  #output              28
  #inout                0

Utilization Statistics
#lut                  423   out of  19600    2.16%
#reg                   27   out of  19600    0.14%
#le                   423
  #lut only           396   out of    423   93.62%
  #reg only             0   out of    423    0.00%
  #lut&reg             27   out of    423    6.38%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   30   out of    188   15.96%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1145, tnet num: 319, tinst num: 245, tnode num: 1206, tedge num: 1730.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 6 threads.
BIT-1002 : Init instances completely, inst num: 247
BIT-1002 : Init pips with 6 threads.
BIT-1002 : Init pips completely, net num: 321, pip num: 2369
BIT-1003 : Multithreading accelaration with 6 threads.
BIT-1003 : Generate bitstream completely, there are 418 valid insts, and 8824 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.151436s wall, 3.015625s user + 0.078125s system = 3.093750s CPU (268.7%)

RUN-1004 : used memory is 721 MB, reserved memory is 706 MB, peak memory is 740 MB
