{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683897449203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683897449203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 08:17:29 2023 " "Processing started: Fri May 12 08:17:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683897449203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897449203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CORE-RISC-V -c CORE-RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off CORE-RISC-V -c CORE-RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897449203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683897449389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MCU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MCU.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU " "Found entity 1: MCU" {  } { { "../rtl/MCU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MCU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/IDU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/IDU.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDU " "Found entity 1: IDU" {  } { { "../rtl/IDU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/IDU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/LSU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/LSU.v" { { "Info" "ISGN_ENTITY_NAME" "1 LSU " "Found entity 1: LSU" {  } { { "../rtl/LSU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/LSU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_FILE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_FILE.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "../rtl/REG_FILE.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_FILE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../rtl/ALU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ALU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_POS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_POS.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_POS " "Found entity 1: REG_POS" {  } { { "../rtl/REG_POS.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_POS.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/DEMUX_1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/DEMUX_1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1_32 " "Found entity 1: DEMUX_1_32" {  } { { "../rtl/DEMUX_1_32.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/DEMUX_1_32.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_32_1 " "Found entity 1: MUX_32_1" {  } { { "../rtl/MUX_32_1.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_32_1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_NEG.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_NEG.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_NEG " "Found entity 1: REG_NEG" {  } { { "../rtl/REG_NEG.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_NEG.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/IMM_GEN.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/IMM_GEN.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMM_GEN " "Found entity 1: IMM_GEN" {  } { { "../rtl/IMM_GEN.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/IMM_GEN.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/BRU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/BRU.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRU " "Found entity 1: BRU" {  } { { "../rtl/BRU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/BRU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ACU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ACU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACU " "Found entity 1: ACU" {  } { { "../rtl/ACU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ACU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/JCU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/JCU.v" { { "Info" "ISGN_ENTITY_NAME" "1 JCU " "Found entity 1: JCU" {  } { { "../rtl/JCU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/JCU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "../rtl/MUX_2_1.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_2_1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "../rtl/MUX_4_1.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/MUX_4_1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORE " "Found entity 1: CORE" {  } { { "../rtl/CORE.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ADDER.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ADDER.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "../rtl/ADDER.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/ADDER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/AXI_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/AXI_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_RAM " "Found entity 1: AXI_RAM" {  } { { "../rtl/AXI_RAM.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/AXI_RAM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683897456122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897456122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CORE " "Elaborating entity \"CORE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683897456158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_NEG REG_NEG:Iregister " "Elaborating entity \"REG_NEG\" for hierarchy \"REG_NEG:Iregister\"" {  } { { "../rtl/CORE.v" "Iregister" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_POS REG_POS:Pc " "Elaborating entity \"REG_POS\" for hierarchy \"REG_POS:Pc\"" {  } { { "../rtl/CORE.v" "Pc" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:Add0 " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:Add0\"" {  } { { "../rtl/CORE.v" "Add0" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1 MUX_2_1:MuxB " "Elaborating entity \"MUX_2_1\" for hierarchy \"MUX_2_1:MuxB\"" {  } { { "../rtl/CORE.v" "MuxB" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMM_GEN IMM_GEN:Imm_Generation " "Elaborating entity \"IMM_GEN\" for hierarchy \"IMM_GEN:Imm_Generation\"" {  } { { "../rtl/CORE.v" "Imm_Generation" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE REG_FILE:Register_File " "Elaborating entity \"REG_FILE\" for hierarchy \"REG_FILE:Register_File\"" {  } { { "../rtl/CORE.v" "Register_File" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_1_32 REG_FILE:Register_File\|DEMUX_1_32:Demux_Selector_Rd " "Elaborating entity \"DEMUX_1_32\" for hierarchy \"REG_FILE:Register_File\|DEMUX_1_32:Demux_Selector_Rd\"" {  } { { "../rtl/REG_FILE.v" "Demux_Selector_Rd" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_FILE.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_32_1 REG_FILE:Register_File\|MUX_32_1:Mux_Output_R1 " "Elaborating entity \"MUX_32_1\" for hierarchy \"REG_FILE:Register_File\|MUX_32_1:Mux_Output_R1\"" {  } { { "../rtl/REG_FILE.v" "Mux_Output_R1" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/REG_FILE.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACU ACU:Acu " "Elaborating entity \"ACU\" for hierarchy \"ACU:Acu\"" {  } { { "../rtl/CORE.v" "Acu" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:Alu\"" {  } { { "../rtl/CORE.v" "Alu" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JCU JCU:Jcu " "Elaborating entity \"JCU\" for hierarchy \"JCU:Jcu\"" {  } { { "../rtl/CORE.v" "Jcu" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRU BRU:Bru " "Elaborating entity \"BRU\" for hierarchy \"BRU:Bru\"" {  } { { "../rtl/CORE.v" "Bru" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSU LSU:Lsu " "Elaborating entity \"LSU\" for hierarchy \"LSU:Lsu\"" {  } { { "../rtl/CORE.v" "Lsu" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_1 MUX_4_1:Muxd " "Elaborating entity \"MUX_4_1\" for hierarchy \"MUX_4_1:Muxd\"" {  } { { "../rtl/CORE.v" "Muxd" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCU MCU:Mcu " "Elaborating entity \"MCU\" for hierarchy \"MCU:Mcu\"" {  } { { "../rtl/CORE.v" "Mcu" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDU IDU:IDU " "Elaborating entity \"IDU\" for hierarchy \"IDU:IDU\"" {  } { { "../rtl/CORE.v" "IDU" { Text "/home/krisv/Documentos/maestria/Arquitectura/risc-v-core/rtl/CORE.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897456279 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683897467736 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683897470798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683897471008 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683897471008 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2651 " "Implemented 2651 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683897471186 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683897471186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2479 " "Implemented 2479 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683897471186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683897471186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683897471196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 08:17:51 2023 " "Processing ended: Fri May 12 08:17:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683897471196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683897471196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683897471196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683897471196 ""}
