{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "22", "@year": "2019", "@timestamp": "2019-10-22T08:04:56.000056-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2013", "@month": "12"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding-addon-generated-timestamp": "2021-02-02T01:51:40.832823Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@country": "est", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}, {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}], "citation-title": "Implementation of address-based data sorting on different FPGA platforms", "abstracts": "Among numerous tasks that need to be solved, sorting is considered to be one of the most important. Since it is time consuming for large volumes of data, acceleration is greatly required for many practical applications. It is also important to discover such methods that take advantage of the implementation platform (due to its uniqueness) and consider not only the number of the required operations, but also efficiency of their implementation in hardware circuits. This paper evaluates implementations of address-based data sorting algorithms in field-programmable gate array (FPGA) circuits. It is demonstrated that the proposed technique can be used efficiently both in low cost FPGAs as well as in advanced FPGAs, and the number of sorted items (with sizes of up to 32 bits) can reach 232. \u00a9 2013 IEEE.", "correspondence": {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@country": "est", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}]}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc. IEEE East-West Des. Test Symp., EWDTS", "@country": "usa", "issuetitle": "Proceedings of IEEE East-West Design and Test Symposium, EWDTS 2013", "@type": "p", "publicationyear": {"@first": "2013"}, "isbn": {"$": "9781479920969", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2013 11th IEEE East-West Design and Test Symposium, EWDTS 2013", "conflocation": {"city-group": "Rostov-on-Don", "@country": "rus"}, "confcode": "102369", "confdate": {"enddate": {"@day": "30", "@year": "2013", "@month": "09"}, "startdate": {"@day": "27", "@year": "2013", "@month": "09"}}}}}, "sourcetitle": "Proceedings of IEEE East-West Design and Test Symposium, EWDTS 2013", "article-number": "6673195", "@srcid": "21100286330", "publicationdate": {"year": "2013", "date-text": {"@xfab-added": "true", "$": "2013"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2209"}, {"@type": "CPXCLASS", "classification": [{"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "723.1", "classification-description": "Computer Programming"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}, "grantlist": {"@complete": "y", "grant": {"grant-id": "9251", "grant-agency": "Estonian Science Foundation"}}}, "item-info": {"copyright": {"$": "Copyright 2014 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "07", "@year": "2014", "@month": "02"}}, "itemidlist": {"itemid": [{"$": "372257539", "@idtype": "PUI"}, {"$": "20140617287989", "@idtype": "CPX"}, {"$": "84893462933", "@idtype": "SCP"}, {"$": "84893462933", "@idtype": "SGR"}], "ce:doi": "10.1109/EWDTS.2013.6673195"}}, "tail": {"bibliography": {"@refcount": "13", "reference": [{"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso, \"Data processing on FPGAs\", Proceedings of the VLDB Endowment, Volume 2 Issue 1, August 2009, pp. 910-921.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Data processing on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "77952261145", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2", "@issue": "1"}, "pagerange": {"@first": "910", "@last": "921"}}, "ref-text": "August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Proceedings of the VLDB Endowment"}}, {"ref-fulltext": "D.E. Knuth, The Art of Computer Programming, Volume 3: Sorting and Searching, 2nd Edition, Addison-Wesley, 1998.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "refd-itemidlist": {"itemid": {"$": "0000811402", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-text": "Sorting and Searching, 2nd Edition, Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming"}}, {"ref-fulltext": "G. Brassard, and P. Bratley, Fundamentals of Algorithms, Prentice Hall, 1996.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "refd-itemidlist": {"itemid": {"$": "0004125841", "@idtype": "SGR"}}, "ref-text": "Prentice Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Brassard", "ce:indexed-name": "Brassard G."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Bratley", "ce:indexed-name": "Bratley P."}]}, "ref-sourcetitle": "Fundamentals of Algorithms"}}, {"ref-fulltext": "G. Navarro, and R. Paredes, \"On Sorting, Heaps, and Minimum Spanning Trees\", Algorithmica, Volume 57 Issue 4, August 2010, pp. 585-620.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "On sorting, heaps, and minimum spanning trees"}, "refd-itemidlist": {"itemid": {"$": "77952094710", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "57", "@issue": "4"}, "pagerange": {"@first": "585", "@last": "620"}}, "ref-text": "August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Navarro", "ce:indexed-name": "Navarro G."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Paredes", "ce:indexed-name": "Paredes R."}]}, "ref-sourcetitle": "Algorithmica"}}, {"ref-fulltext": "E. Laber, and M. Molinaro, \"An Approximation Algorithm for Binary Searching in Trees\", Algorithmica, Volume 59 Issue 4, April 2011, pp. 601-620.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "An approximation algorithm for binary searching in trees"}, "refd-itemidlist": {"itemid": {"$": "81955167329", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59", "@issue": "4"}, "pagerange": {"@first": "601", "@last": "620"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Laber", "ce:indexed-name": "Laber E."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Molinaro", "ce:indexed-name": "Molinaro M."}]}, "ref-sourcetitle": "Algorithmica"}}, {"ref-fulltext": "J. A. Fill, and T. Nakama, \"Analysis of the Expected Number of Bit Comparisons Required by Quickselect\", Algorithmica, Volume 58 Issue 3, November 2010, pp. 730-769, 2010.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Analysis of the expected number of bit comparisons required by quickselect"}, "refd-itemidlist": {"itemid": {"$": "77955656360", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "58", "@issue": "3"}, "pagerange": {"@first": "730", "@last": "769"}}, "ref-text": "November, 2010.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.A.", "@_fa": "true", "ce:surname": "Fill", "ce:indexed-name": "Fill J.A."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Nakama", "ce:indexed-name": "Nakama T."}]}, "ref-sourcetitle": "Algorithmica"}}, {"ref-fulltext": "R. Mueller, Data Stream Processing on Embedded Devices, Ph.D. thesis, ETH, Zurich, 2010.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "X. Ye, D. Fan, W. Lin, N. Yuan, and P. Ienne, \"High Performance Comparison-Based Sorting Algorithm on Many-Core GPUs\", 4th IEEE International Symposium on Parallel and Distributed Processing (IPDPS 2010), Atlanta, Georgia, USA, 19-23 April 2010.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "High performance comparison-based sorting algorithm on many-core gpus"}, "refd-itemidlist": {"itemid": {"$": "77953975468", "@idtype": "SGR"}}, "ref-text": "Atlanta, Georgia, USA, 19-23 April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Ye", "ce:indexed-name": "Ye X."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Fan", "ce:indexed-name": "Fan D."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin W."}, {"@seq": "4", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan N."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ienne", "ce:indexed-name": "Ienne P."}]}, "ref-sourcetitle": "4th IEEE International Symposium on Parallel and Distributed Processing (IPDPS 2010)"}}, {"ref-fulltext": "B. Cope, P.Y.K. Cheung, W. Luk, and L. Howes, \"Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study\", IEEE Transactions on computers, Volume 59 Issue 4, April 2010, pp. 433-448.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Performance comparison of graphics processors to reconfigurable logic: A case study"}, "refd-itemidlist": {"itemid": {"$": "77649253148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59", "@issue": "4"}, "pagerange": {"@first": "433", "@last": "448"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Cope", "ce:indexed-name": "Cope B."}, {"@seq": "2", "ce:initials": "P.Y.K.", "@_fa": "true", "ce:surname": "Cheung", "ce:indexed-name": "Cheung P.Y.K."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Luk", "ce:indexed-name": "Luk W."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Howes", "ce:indexed-name": "Howes L."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "S. Chey, J. Liz, J.W. Sheaffery, K. Skadrony, and J. Lach, \"Accelerating Compute-Intensive Applications with GPUs and FPGAs\", IEEE Symposium on Application Specific Processors (SASP 2008), Anaheim, USA, June 2008, pp. 101-107.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Accelerating compute-intensive applications with gpus and fpgas"}, "refd-itemidlist": {"itemid": {"$": "52349084750", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "107"}}, "ref-text": "Anaheim, USA, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Chey", "ce:indexed-name": "Chey S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Liz", "ce:indexed-name": "Liz J."}, {"@seq": "3", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Sheaffery", "ce:indexed-name": "Sheaffery J.W."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Skadrony", "ce:indexed-name": "Skadrony K."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lach", "ce:indexed-name": "Lach J."}]}, "ref-sourcetitle": "IEEE Symposium on Application Specific Processors (SASP 2008)"}}, {"ref-fulltext": "S. Rajasekaran, and S. Sen, \"Optimal and Practical Algorithms for Sorting on the PDM\", IEEE Transactions on Computers, Volume 57 Issue 4, April 2008, pp. 547-561.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Optimal and practical algorithms for sorting on the pdm"}, "refd-itemidlist": {"itemid": {"$": "40949116340", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "57", "@issue": "4"}, "pagerange": {"@first": "547", "@last": "561"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Rajasekaran", "ce:indexed-name": "Rajasekaran S."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sen", "ce:indexed-name": "Sen S."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "D. Koch, and J. Torresen, \"FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting\", 19th ACM/SIGDA international symposium on Field programmable gate arrays (FPGA'11), Monterey, CA, USA, February 27-March 01, 2011, pp. 45-54.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "FPGASort: A high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting"}, "refd-itemidlist": {"itemid": {"$": "79952912515", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "45", "@last": "54"}}, "ref-text": "Monterey, CA, USA, February 27-March 01", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Koch", "ce:indexed-name": "Koch D."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Torresen", "ce:indexed-name": "Torresen J."}]}, "ref-sourcetitle": "19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'11)"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, and A. Sudnitson, \"Implementation in FPGA of Address-based Data Sorting\", The 21st International Conference on Field Programmable Logic and Applications (FPL 2011), Chania, Crete, Greece, September 5-7, 2011, pp. 405-410.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of Address-based Data Sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-text": "Chania, Crete, Greece, September 5-7", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "The 21st International Conference on Field Programmable Logic and Applications (FPL 2011)"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84893462933", "dc:description": "Among numerous tasks that need to be solved, sorting is considered to be one of the most important. Since it is time consuming for large volumes of data, acceleration is greatly required for many practical applications. It is also important to discover such methods that take advantage of the implementation platform (due to its uniqueness) and consider not only the number of the required operations, but also efficiency of their implementation in hardware circuits. This paper evaluates implementations of address-based data sorting algorithms in field-programmable gate array (FPGA) circuits. It is demonstrated that the proposed technique can be used efficiently both in low cost FPGAs as well as in advanced FPGAs, and the number of sorted items (with sizes of up to 32 bits) can reach 232. \u00a9 2013 IEEE.", "prism:coverDate": "2013-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84893462933", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84893462933"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84893462933&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84893462933&origin=inward"}], "prism:isbn": "9781479920969", "prism:publicationName": "Proceedings of IEEE East-West Design and Test Symposium, EWDTS 2013", "source-id": "21100286330", "citedby-count": "4", "subtype": "cp", "dc:title": "Implementation of address-based data sorting on different FPGA platforms", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/EWDTS.2013.6673195", "article-number": "6673195", "dc:identifier": "SCOPUS_ID:84893462933"}, "idxterms": {"mainterm": [{"$": "Data sorting", "@weight": "a", "@candidate": "n"}, {"$": "Fpga platforms", "@weight": "a", "@candidate": "n"}, {"$": "Hardware circuits", "@weight": "a", "@candidate": "n"}, {"$": "Implementation platforms", "@weight": "a", "@candidate": "n"}, {"$": "Large volumes", "@weight": "a", "@candidate": "n"}, {"$": "Low costs", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Industrial and Manufacturing Engineering", "@code": "2209", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "2", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "3", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "4", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}