

================================================================
== Vivado HLS Report for 'matrix_mul_1'
================================================================
* Date:           Fri May  8 13:16:33 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sing_open
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.360 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2570|     2570| 25.700 us | 25.700 us |  2570|  2570|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_mul_label6     |     2560|     2560|        20|          -|          -|   128|    no    |
        | + matrix_mul_label5    |        8|        8|         2|          -|          -|     4|    no    |
        | + matrix_mul_label6.2  |        6|        6|         2|          -|          -|     3|    no    |
        |- matrix_mul_label7     |        8|        8|         2|          -|          -|     4|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1270|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       34|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     203|    -|
|Register         |        -|      -|     112|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       34|      0|     112|    1473|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |temp_matrix2_U  |matrix_mul_1_temphbi  |       32|  0|   0|    0|  10240|   32|     1|       327680|
    |prod_U          |matrix_mul_prod       |        1|  0|   0|    0|     64|   32|     1|         2048|
    |temp_U          |matrix_mul_temp       |        1|  0|   0|    0|     64|   32|     1|         2048|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total           |                      |       34|  0|   0|    0|  10368|   96|     3|       331776|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln126_fu_323_p2       |     +    |      0|  0|   16|           9|           9|
    |add_ln127_1_fu_346_p2     |     +    |      0|  0|   21|          14|          14|
    |add_ln127_fu_336_p2       |     +    |      0|  0|   13|           4|           4|
    |add_ln134_fu_909_p2       |     +    |      0|  0|   13|           4|           4|
    |i_18_fu_379_p2            |     +    |      0|  0|   12|           3|           1|
    |i_fu_289_p2               |     +    |      0|  0|   15|           1|           8|
    |j_fu_317_p2               |     +    |      0|  0|   12|           3|           1|
    |loop_fu_894_p2            |     +    |      0|  0|   12|           3|           1|
    |sub_ln66_10_fu_697_p2     |     -    |      0|  0|   15|           5|           6|
    |sub_ln66_9_fu_667_p2      |     -    |      0|  0|   15|           6|           6|
    |sub_ln66_fu_655_p2        |     -    |      0|  0|   15|           6|           6|
    |and_ln66_18_fu_723_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln66_19_fu_865_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln66_fu_760_p2        |    and   |      0|  0|    8|           8|           8|
    |prod_d0                   |    and   |      0|  0|   32|          32|          32|
    |temp_d0                   |    and   |      0|  0|   32|          32|          32|
    |grp_fu_271_p2             |   icmp   |      0|  0|   11|           5|           5|
    |icmp_ln124_fu_283_p2      |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln125_fu_311_p2      |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln133_fu_888_p2      |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln85_fu_373_p2       |   icmp   |      0|  0|    9|           3|           4|
    |lshr_ln66_10_fu_717_p2    |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln66_11_fu_859_p2    |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln66_fu_711_p2       |   lshr   |      0|  0|  101|          32|          32|
    |or_ln66_10_fu_630_p2      |    or    |      0|  0|    5|           5|           3|
    |or_ln66_fu_766_p2         |    or    |      0|  0|    8|           8|           8|
    |select_ln66_26_fu_681_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln66_27_fu_689_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_28_fu_787_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_29_fu_795_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_30_fu_803_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_31_fu_845_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln66_fu_673_p3     |  select  |      0|  0|    6|           1|           6|
    |shl_ln66_10_fu_754_p2     |    shl   |      0|  0|   19|           8|           8|
    |shl_ln66_18_fu_829_p2     |    shl   |      0|  0|  101|          32|          32|
    |shl_ln66_19_fu_853_p2     |    shl   |      0|  0|  101|           2|          32|
    |shl_ln66_20_fu_881_p2     |    shl   |      0|  0|   11|           1|           4|
    |shl_ln66_fu_742_p2        |    shl   |      0|  0|   19|           1|           8|
    |x_6_fu_410_p2             |    xor   |      0|  0|   32|          32|          32|
    |xor_ln66_20_fu_661_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln66_21_fu_781_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln66_22_fu_811_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln66_6_fu_748_p2      |    xor   |      0|  0|    8|           8|           2|
    |xor_ln66_fu_733_p2        |    xor   |      0|  0|    3|           3|           2|
    |xor_ln94_fu_484_p2        |    xor   |      0|  0|   24|          24|          24|
    |xor_ln95_2_fu_550_p2      |    xor   |      0|  0|   24|          24|          24|
    |xor_ln95_fu_528_p2        |    xor   |      0|  0|   24|          24|          24|
    |xor_ln98_1_fu_594_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_2_fu_600_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_3_fu_606_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_4_fu_612_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_fu_588_p2        |    xor   |      0|  0|    2|           1|           1|
    |y_4_fu_500_p2             |    xor   |      0|  0|   32|          32|          32|
    |y_5_fu_544_p2             |    xor   |      0|  0|   32|          32|          32|
    |y_6_fu_574_p2             |    xor   |      0|  0|   24|          24|          24|
    |y_fu_456_p2               |    xor   |      0|  0|   32|          32|          32|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 1270|         574|         755|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  53|         12|    1|         12|
    |bitNumber_assign_reg_215  |   9|          2|    8|         16|
    |grp_fu_271_p0             |  15|          3|    5|         15|
    |grp_fu_271_p1             |  15|          3|    5|         15|
    |i_0_i_reg_249             |   9|          2|    3|          6|
    |j_0_reg_227               |   9|          2|    3|          6|
    |loop_0_reg_260            |   9|          2|    3|          6|
    |output_r_address0         |  15|          3|    5|         15|
    |output_r_we0              |   9|          2|    4|          8|
    |prod_address0             |  21|          4|    6|         24|
    |temp_address0             |  21|          4|    6|         24|
    |temp_we0                  |   9|          2|    4|          8|
    |x_0_i_reg_239             |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 203|         43|   85|        219|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln134_reg_1034        |   4|   0|    4|          0|
    |ap_CS_fsm                 |  11|   0|   11|          0|
    |bitNumber_assign_reg_215  |   8|   0|    8|          0|
    |i_0_i_reg_249             |   3|   0|    3|          0|
    |i_18_reg_983              |   3|   0|    3|          0|
    |i_reg_942                 |   8|   0|    8|          0|
    |j_0_reg_227               |   3|   0|    3|          0|
    |j_reg_955                 |   3|   0|    3|          0|
    |loop_0_reg_260            |   3|   0|    3|          0|
    |loop_reg_1024             |   3|   0|    3|          0|
    |or_ln66_10_reg_1010       |   2|   0|    5|          3|
    |or_ln66_reg_1016          |   8|   0|    8|          0|
    |shl_ln_reg_947            |   7|   0|    9|          2|
    |start_pos_reg_1004        |   2|   0|    5|          3|
    |temp_addr_4_reg_994       |   3|   0|    6|          3|
    |tmp_53_reg_988            |   2|   0|    2|          0|
    |trunc_ln124_reg_934       |   3|   0|    3|          0|
    |trunc_ln127_reg_928       |   4|   0|    4|          0|
    |x_0_i_reg_239             |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 112|   0|  123|         11|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|output_r_address0  | out |    5|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    4|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
|output_r_q0        |  in |   32|  ap_memory |    output_r   |     array    |
|state_offset       |  in |    5|   ap_none  |  state_offset |    scalar    |
|matrix_offset      |  in |   14|   ap_none  | matrix_offset |    scalar    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([24 x i32]* %output_r)"   --->   Operation 12 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%matrix_offset_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %matrix_offset)"   --->   Operation 13 'read' 'matrix_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %state_offset)"   --->   Operation 14 'read' 'state_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.77ns)   --->   "%prod = alloca [64 x i32], align 16" [picnic_impl.c:121]   --->   Operation 15 'alloca' 'prod' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 16 [1/1] (2.77ns)   --->   "%temp = alloca [64 x i32], align 16" [picnic_impl.c:122]   --->   Operation 16 'alloca' 'temp' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr [64 x i32]* %prod, i64 0, i64 0" [picnic_impl.c:81->picnic_impl.c:129]   --->   Operation 17 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i5 %state_offset_read to i4" [picnic_impl.c:127]   --->   Operation 18 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:124]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bitNumber_assign = phi i8 [ 0, %0 ], [ %i, %matrix_mul_label6_end ]"   --->   Operation 20 'phi' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i8 %bitNumber_assign to i3" [picnic_impl.c:124]   --->   Operation 21 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.24ns)   --->   "%icmp_ln124 = icmp eq i8 %bitNumber_assign, -128" [picnic_impl.c:124]   --->   Operation 22 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 0)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.71ns)   --->   "%i = add i8 1, %bitNumber_assign" [picnic_impl.c:124]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader.preheader, label %matrix_mul_label6_begin" [picnic_impl.c:124]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str17) nounwind" [picnic_impl.c:124]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str17)" [picnic_impl.c:124]   --->   Operation 27 'specregionbegin' 'tmp' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i8 %bitNumber_assign to i7" [picnic_impl.c:126]   --->   Operation 28 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln126, i2 0)" [picnic_impl.c:126]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.35ns)   --->   "br label %2" [picnic_impl.c:125]   --->   Operation 30 'br' <Predicate = (!icmp_ln124)> <Delay = 1.35>
ST_2 : Operation 31 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:133]   --->   Operation 31 'br' <Predicate = (icmp_ln124)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %matrix_mul_label6_begin ], [ %j, %3 ]"   --->   Operation 32 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i3 %j_0 to i9" [picnic_impl.c:125]   --->   Operation 33 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.00ns)   --->   "%icmp_ln125 = icmp eq i3 %j_0, -4" [picnic_impl.c:125]   --->   Operation 34 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 35 'speclooptripcount' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.34ns)   --->   "%j = add i3 %j_0, 1" [picnic_impl.c:125]   --->   Operation 36 'add' 'j' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %4, label %3" [picnic_impl.c:125]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln126 = add i9 %shl_ln, %zext_ln125" [picnic_impl.c:126]   --->   Operation 38 'add' 'add_ln126' <Predicate = (!icmp_ln125)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i9 %add_ln126 to i14" [picnic_impl.c:126]   --->   Operation 39 'zext' 'zext_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i3 %j_0 to i4" [picnic_impl.c:127]   --->   Operation 40 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.49ns)   --->   "%add_ln127 = add i4 %zext_ln127_1, %trunc_ln127" [picnic_impl.c:127]   --->   Operation 41 'add' 'add_ln127' <Predicate = (!icmp_ln125)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i4 %add_ln127 to i64" [picnic_impl.c:127]   --->   Operation 42 'zext' 'zext_ln127_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr [24 x i32]* %output_r, i64 0, i64 %zext_ln127_2" [picnic_impl.c:127]   --->   Operation 43 'getelementptr' 'state_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.75ns)   --->   "%state_load = load i32* %state_addr_1, align 4" [picnic_impl.c:127]   --->   Operation 44 'load' 'state_load' <Predicate = (!icmp_ln125)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 45 [1/1] (1.80ns)   --->   "%add_ln127_1 = add i14 %zext_ln126, %matrix_offset_read" [picnic_impl.c:127]   --->   Operation 45 'add' 'add_ln127_1' <Predicate = (!icmp_ln125)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i14 %add_ln127_1 to i64" [picnic_impl.c:127]   --->   Operation 46 'zext' 'zext_ln127_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%temp_matrix2_addr = getelementptr [10240 x i32]* @temp_matrix2, i64 0, i64 %zext_ln127_3" [picnic_impl.c:127]   --->   Operation 47 'getelementptr' 'temp_matrix2_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.77ns)   --->   "%temp_matrix2_load = load i32* %temp_matrix2_addr, align 4" [picnic_impl.c:127]   --->   Operation 48 'load' 'temp_matrix2_load' <Predicate = (!icmp_ln125)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10240> <ROM>
ST_3 : Operation 49 [2/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:83->picnic_impl.c:129]   --->   Operation 49 'load' 'x' <Predicate = (icmp_ln125)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1832) nounwind" [picnic_impl.c:125]   --->   Operation 50 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i3 %j_0 to i64" [picnic_impl.c:127]   --->   Operation 51 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (1.75ns)   --->   "%state_load = load i32* %state_addr_1, align 4" [picnic_impl.c:127]   --->   Operation 52 'load' 'state_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 53 [1/2] (2.77ns)   --->   "%temp_matrix2_load = load i32* %temp_matrix2_addr, align 4" [picnic_impl.c:127]   --->   Operation 53 'load' 'temp_matrix2_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10240> <ROM>
ST_4 : Operation 54 [1/1] (0.80ns)   --->   "%and_ln127 = and i32 %temp_matrix2_load, %state_load" [picnic_impl.c:127]   --->   Operation 54 'and' 'and_ln127' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%prod_addr_1 = getelementptr inbounds [64 x i32]* %prod, i64 0, i64 %zext_ln127" [picnic_impl.c:127]   --->   Operation 55 'getelementptr' 'prod_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.77ns)   --->   "store i32 %and_ln127, i32* %prod_addr_1, align 4" [picnic_impl.c:127]   --->   Operation 56 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %2" [picnic_impl.c:125]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.77>
ST_5 : Operation 58 [1/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:83->picnic_impl.c:129]   --->   Operation 58 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 59 [1/1] (1.35ns)   --->   "br label %5" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.35>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%x_0_i = phi i32 [ %x, %4 ], [ %x_6, %6 ]"   --->   Operation 60 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 1, %4 ], [ %i_18, %6 ]"   --->   Operation 61 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i3 %i_0_i to i64" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 62 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.00ns)   --->   "%icmp_ln85 = icmp eq i3 %i_0_i, -4" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 63 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 64 'speclooptripcount' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %matrix_mul_label6_end, label %6" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%prod_addr_2 = getelementptr [64 x i32]* %prod, i64 0, i64 %zext_ln85" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 66 'getelementptr' 'prod_addr_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_2, align 4" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 67 'load' 'prod_load' <Predicate = (!icmp_ln85)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 68 [1/1] (1.34ns)   --->   "%i_18 = add i3 %i_0_i, 1" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 68 'add' 'i_18' <Predicate = (!icmp_ln85)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_53 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %bitNumber_assign, i32 3, i32 4)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 69 'partselect' 'tmp_53' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%adjSize = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %bitNumber_assign, i32 5, i32 7)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 70 'partselect' 'adjSize' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %adjSize to i64" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 71 'zext' 'zext_ln66' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%temp_addr_4 = getelementptr [64 x i32]* %temp, i64 0, i64 %zext_ln66" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 72 'getelementptr' 'temp_addr_4' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (2.77ns)   --->   "%temp_load_2 = load i32* %temp_addr_4, align 4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 73 'load' 'temp_load_2' <Predicate = (icmp_ln85)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 5> <Delay = 3.58>
ST_7 : Operation 74 [1/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_2, align 4" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 74 'load' 'prod_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 75 [1/1] (0.80ns)   --->   "%x_6 = xor i32 %prod_load, %x_0_i" [picnic_impl.c:86->picnic_impl.c:129]   --->   Operation 75 'xor' 'x_6' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br label %5" [picnic_impl.c:85->picnic_impl.c:129]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 8.36>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_0_i, i32 1, i32 31)" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 77 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i31 %lshr_ln to i32" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 78 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_10)   --->   "%trunc_ln93 = trunc i32 %x_0_i to i1" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 79 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_10)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_0_i, i32 1)" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 80 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%trunc_ln93_1 = trunc i32 %x_0_i to i24" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 81 'trunc' 'trunc_ln93_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%trunc_ln93_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_0_i, i32 1, i32 24)" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 82 'partselect' 'trunc_ln93_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.80ns)   --->   "%y = xor i32 %zext_ln93, %x_0_i" [picnic_impl.c:93->picnic_impl.c:129]   --->   Operation 83 'xor' 'y' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y, i32 2, i32 31)" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 84 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i30 %lshr_ln1 to i32" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 85 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_10)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y, i32 2)" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 86 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%xor_ln94 = xor i24 %trunc_ln93_3, %trunc_ln93_1" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 87 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%trunc_ln94_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y, i32 2, i32 25)" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 88 'partselect' 'trunc_ln94_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.80ns)   --->   "%y_4 = xor i32 %zext_ln94, %y" [picnic_impl.c:94->picnic_impl.c:129]   --->   Operation 89 'xor' 'y_4' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %y_4, i32 4, i32 31)" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 90 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i28 %lshr_ln2 to i32" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 91 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_10)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_4, i32 4)" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 92 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%xor_ln95 = xor i24 %trunc_ln94_1, %xor_ln94" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 93 'xor' 'xor_ln95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%trunc_ln95_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_4, i32 4, i32 27)" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 94 'partselect' 'trunc_ln95_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.80ns)   --->   "%y_5 = xor i32 %zext_ln95, %y_4" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 95 'xor' 'y_5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%xor_ln95_2 = xor i24 %trunc_ln95_1, %xor_ln95" [picnic_impl.c:95->picnic_impl.c:129]   --->   Operation 96 'xor' 'xor_ln95_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_5, i32 8, i32 31)" [picnic_impl.c:96->picnic_impl.c:129]   --->   Operation 97 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_5, i32 8)" [picnic_impl.c:96->picnic_impl.c:129]   --->   Operation 98 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%y_6 = xor i24 %trunc_ln, %xor_ln95_2" [picnic_impl.c:96->picnic_impl.c:129]   --->   Operation 99 'xor' 'y_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_2)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %y_6, i32 16)" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 100 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_10)   --->   "%xor_ln98 = xor i1 %trunc_ln93, %tmp_49" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 101 'xor' 'xor_ln98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_10)   --->   "%xor_ln98_1 = xor i1 %xor_ln98, %tmp_48" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 102 'xor' 'xor_ln98_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln98_2 = xor i1 %tmp_51, %tmp_52" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 103 'xor' 'xor_ln98_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_10)   --->   "%xor_ln98_3 = xor i1 %xor_ln98_2, %tmp_50" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 104 'xor' 'xor_ln98_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_10)   --->   "%xor_ln98_4 = xor i1 %xor_ln98_3, %xor_ln98_1" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 105 'xor' 'xor_ln98_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_10)   --->   "%zext_ln98 = zext i1 %xor_ln98_4 to i8" [picnic_impl.c:98->picnic_impl.c:129]   --->   Operation 106 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/2] (2.77ns)   --->   "%temp_load_2 = load i32* %temp_addr_4, align 4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 107 'load' 'temp_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_53, i3 0)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 108 'bitconcatenate' 'start_pos' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln66_10 = or i5 %start_pos, 7" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 109 'or' 'or_ln66_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (1.21ns)   --->   "%icmp_ln66 = icmp ugt i5 %start_pos, %or_ln66_10" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 110 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln66_39 = zext i5 %start_pos to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 111 'zext' 'zext_ln66_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln66_40 = zext i5 %or_ln66_10 to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 112 'zext' 'zext_ln66_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%tmp_54 = call i32 @llvm.part.select.i32(i32 %temp_load_2, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 113 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.54ns)   --->   "%sub_ln66 = sub i6 %zext_ln66_39, %zext_ln66_40" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 114 'sub' 'sub_ln66' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%xor_ln66_20 = xor i6 %zext_ln66_39, 31" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 115 'xor' 'xor_ln66_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (1.54ns)   --->   "%sub_ln66_9 = sub i6 %zext_ln66_40, %zext_ln66_39" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 116 'sub' 'sub_ln66_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sub_ln66_10)   --->   "%select_ln66 = select i1 %icmp_ln66, i6 %sub_ln66, i6 %sub_ln66_9" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 117 'select' 'select_ln66' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%select_ln66_26 = select i1 %icmp_ln66, i32 %tmp_54, i32 %temp_load_2" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 118 'select' 'select_ln66_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%select_ln66_27 = select i1 %icmp_ln66, i6 %xor_ln66_20, i6 %zext_ln66_39" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 119 'select' 'select_ln66_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln66_10 = sub i6 31, %select_ln66" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 120 'sub' 'sub_ln66_10' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%zext_ln66_41 = zext i6 %select_ln66_27 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 121 'zext' 'zext_ln66_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%zext_ln66_42 = zext i6 %sub_ln66_10 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 122 'zext' 'zext_ln66_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln66 = lshr i32 %select_ln66_26, %zext_ln66_41" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 123 'lshr' 'lshr_ln66' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%lshr_ln66_10 = lshr i32 -1, %zext_ln66_42" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 124 'lshr' 'lshr_ln66_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66_18 = and i32 %lshr_ln66, %lshr_ln66_10" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 125 'and' 'and_ln66_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%trunc_ln66 = trunc i32 %and_ln66_18 to i8" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 126 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.80ns)   --->   "%xor_ln66 = xor i3 %trunc_ln124, -1" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 127 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln66_3 = zext i3 %xor_ln66 to i8" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 128 'zext' 'zext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%shl_ln66 = shl i8 1, %zext_ln66_3" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 129 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%xor_ln66_6 = xor i8 %shl_ln66, -1" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 130 'xor' 'xor_ln66_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (1.68ns) (out node of the LUT)   --->   "%shl_ln66_10 = shl i8 %zext_ln98, %zext_ln66_3" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 131 'shl' 'shl_ln66_10' <Predicate = true> <Delay = 1.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66 = and i8 %trunc_ln66, %xor_ln66_6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 132 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln66 = or i8 %and_ln66, %shl_ln66_10" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 133 'or' 'or_ln66' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 7.22>
ST_9 : Operation 134 [1/1] (1.21ns)   --->   "%icmp_ln66_7 = icmp ugt i5 %start_pos, %or_ln66_10" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 134 'icmp' 'icmp_ln66_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln66_43 = zext i5 %start_pos to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 135 'zext' 'zext_ln66_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln66_44 = zext i5 %or_ln66_10 to i6" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 136 'zext' 'zext_ln66_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_18)   --->   "%zext_ln66_45 = zext i8 %or_ln66 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 137 'zext' 'zext_ln66_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_18)   --->   "%xor_ln66_21 = xor i6 %zext_ln66_43, 31" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 138 'xor' 'xor_ln66_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_19)   --->   "%select_ln66_28 = select i1 %icmp_ln66_7, i6 %zext_ln66_43, i6 %zext_ln66_44" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 139 'select' 'select_ln66_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_19)   --->   "%select_ln66_29 = select i1 %icmp_ln66_7, i6 %zext_ln66_44, i6 %zext_ln66_43" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 140 'select' 'select_ln66_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_18)   --->   "%select_ln66_30 = select i1 %icmp_ln66_7, i6 %xor_ln66_21, i6 %zext_ln66_43" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 141 'select' 'select_ln66_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_19)   --->   "%xor_ln66_22 = xor i6 %select_ln66_28, 31" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 142 'xor' 'xor_ln66_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_18)   --->   "%zext_ln66_46 = zext i6 %select_ln66_30 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 143 'zext' 'zext_ln66_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_19)   --->   "%zext_ln66_47 = zext i6 %select_ln66_29 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 144 'zext' 'zext_ln66_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_19)   --->   "%zext_ln66_48 = zext i6 %xor_ln66_22 to i32" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 145 'zext' 'zext_ln66_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_18 = shl i32 %zext_ln66_45, %zext_ln66_46" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 146 'shl' 'shl_ln66_18' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_20)   --->   "%tmp_55 = call i32 @llvm.part.select.i32(i32 %shl_ln66_18, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 147 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_20)   --->   "%select_ln66_31 = select i1 %icmp_ln66_7, i32 %tmp_55, i32 %shl_ln66_18" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 148 'select' 'select_ln66_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_19)   --->   "%shl_ln66_19 = shl i32 -1, %zext_ln66_47" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 149 'shl' 'shl_ln66_19' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_19)   --->   "%lshr_ln66_11 = lshr i32 -1, %zext_ln66_48" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 150 'lshr' 'lshr_ln66_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln66_19 = and i32 %shl_ln66_19, %lshr_ln66_11" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 151 'and' 'and_ln66_19' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_20 = and i32 %select_ln66_31, %and_ln66_19" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 152 'and' 'and_ln66_20' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([64 x i32]* %temp)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 153 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln66_49 = zext i2 %tmp_53 to i4" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 154 'zext' 'zext_ln66_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (1.49ns)   --->   "%shl_ln66_20 = shl i4 1, %zext_ln66_49" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 155 'shl' 'shl_ln66_20' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %temp_addr_4, i32 %and_ln66_20, i4 %shl_ln66_20)" [picnic_impl.c:66->picnic_impl.c:129]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str17, i32 %tmp)" [picnic_impl.c:131]   --->   Operation 157 'specregionend' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:124]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.77>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%loop_0 = phi i3 [ %loop, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 159 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (1.00ns)   --->   "%icmp_ln133 = icmp eq i3 %loop_0, -4" [picnic_impl.c:133]   --->   Operation 160 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 161 'speclooptripcount' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (1.34ns)   --->   "%loop = add i3 %loop_0, 1" [picnic_impl.c:133]   --->   Operation 162 'add' 'loop' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %8, label %7" [picnic_impl.c:133]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i3 %loop_0 to i64" [picnic_impl.c:134]   --->   Operation 164 'zext' 'zext_ln134' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i3 %loop_0 to i4" [picnic_impl.c:134]   --->   Operation 165 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [64 x i32]* %temp, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 166 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_10 : Operation 167 [2/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:134]   --->   Operation 167 'load' 'temp_load' <Predicate = (!icmp_ln133)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 168 [1/1] (1.49ns)   --->   "%add_ln134 = add i4 %zext_ln134_1, %trunc_ln127" [picnic_impl.c:134]   --->   Operation 168 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "ret void" [picnic_impl.c:135]   --->   Operation 169 'ret' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 4.52>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str19) nounwind" [picnic_impl.c:134]   --->   Operation 170 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:134]   --->   Operation 171 'load' 'temp_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i4 %add_ln134 to i64" [picnic_impl.c:134]   --->   Operation 172 'zext' 'zext_ln134_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [24 x i32]* %output_r, i64 0, i64 %zext_ln134_2" [picnic_impl.c:134]   --->   Operation 173 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %state_addr, i32 %temp_load, i4 -1)" [picnic_impl.c:134]   --->   Operation 174 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:133]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ state_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matrix_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_matrix2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbramwithbyteenable_ln0  (specbramwithbyteenable) [ 000000000000]
matrix_offset_read          (read                  ) [ 001111111100]
state_offset_read           (read                  ) [ 000000000000]
prod                        (alloca                ) [ 001111111100]
temp                        (alloca                ) [ 001111111111]
prod_addr                   (getelementptr         ) [ 001111111100]
trunc_ln127                 (trunc                 ) [ 001111111111]
br_ln124                    (br                    ) [ 011111111100]
bitNumber_assign            (phi                   ) [ 001111110000]
trunc_ln124                 (trunc                 ) [ 000111111000]
icmp_ln124                  (icmp                  ) [ 001111111100]
empty                       (speclooptripcount     ) [ 000000000000]
i                           (add                   ) [ 011111111100]
br_ln124                    (br                    ) [ 000000000000]
specloopname_ln124          (specloopname          ) [ 000000000000]
tmp                         (specregionbegin       ) [ 000111111100]
trunc_ln126                 (trunc                 ) [ 000000000000]
shl_ln                      (bitconcatenate        ) [ 000110000000]
br_ln125                    (br                    ) [ 001111111100]
br_ln133                    (br                    ) [ 001111111111]
j_0                         (phi                   ) [ 000110000000]
zext_ln125                  (zext                  ) [ 000000000000]
icmp_ln125                  (icmp                  ) [ 001111111100]
empty_165                   (speclooptripcount     ) [ 000000000000]
j                           (add                   ) [ 001111111100]
br_ln125                    (br                    ) [ 000000000000]
add_ln126                   (add                   ) [ 000000000000]
zext_ln126                  (zext                  ) [ 000000000000]
zext_ln127_1                (zext                  ) [ 000000000000]
add_ln127                   (add                   ) [ 000000000000]
zext_ln127_2                (zext                  ) [ 000000000000]
state_addr_1                (getelementptr         ) [ 000010000000]
add_ln127_1                 (add                   ) [ 000000000000]
zext_ln127_3                (zext                  ) [ 000000000000]
temp_matrix2_addr           (getelementptr         ) [ 000010000000]
specloopname_ln125          (specloopname          ) [ 000000000000]
zext_ln127                  (zext                  ) [ 000000000000]
state_load                  (load                  ) [ 000000000000]
temp_matrix2_load           (load                  ) [ 000000000000]
and_ln127                   (and                   ) [ 000000000000]
prod_addr_1                 (getelementptr         ) [ 000000000000]
store_ln127                 (store                 ) [ 000000000000]
br_ln125                    (br                    ) [ 001111111100]
x                           (load                  ) [ 001111111100]
br_ln85                     (br                    ) [ 001111111100]
x_0_i                       (phi                   ) [ 000000111000]
i_0_i                       (phi                   ) [ 000000100000]
zext_ln85                   (zext                  ) [ 000000000000]
icmp_ln85                   (icmp                  ) [ 001111111100]
empty_166                   (speclooptripcount     ) [ 000000000000]
br_ln85                     (br                    ) [ 000000000000]
prod_addr_2                 (getelementptr         ) [ 000000010000]
i_18                        (add                   ) [ 001111111100]
tmp_53                      (partselect            ) [ 000000001100]
adjSize                     (partselect            ) [ 000000000000]
zext_ln66                   (zext                  ) [ 000000000000]
temp_addr_4                 (getelementptr         ) [ 000000001100]
prod_load                   (load                  ) [ 000000000000]
x_6                         (xor                   ) [ 001111111100]
br_ln85                     (br                    ) [ 001111111100]
lshr_ln                     (partselect            ) [ 000000000000]
zext_ln93                   (zext                  ) [ 000000000000]
trunc_ln93                  (trunc                 ) [ 000000000000]
tmp_48                      (bitselect             ) [ 000000000000]
trunc_ln93_1                (trunc                 ) [ 000000000000]
trunc_ln93_3                (partselect            ) [ 000000000000]
y                           (xor                   ) [ 000000000000]
lshr_ln1                    (partselect            ) [ 000000000000]
zext_ln94                   (zext                  ) [ 000000000000]
tmp_49                      (bitselect             ) [ 000000000000]
xor_ln94                    (xor                   ) [ 000000000000]
trunc_ln94_1                (partselect            ) [ 000000000000]
y_4                         (xor                   ) [ 000000000000]
lshr_ln2                    (partselect            ) [ 000000000000]
zext_ln95                   (zext                  ) [ 000000000000]
tmp_50                      (bitselect             ) [ 000000000000]
xor_ln95                    (xor                   ) [ 000000000000]
trunc_ln95_1                (partselect            ) [ 000000000000]
y_5                         (xor                   ) [ 000000000000]
xor_ln95_2                  (xor                   ) [ 000000000000]
trunc_ln                    (partselect            ) [ 000000000000]
tmp_51                      (bitselect             ) [ 000000000000]
y_6                         (xor                   ) [ 000000000000]
tmp_52                      (bitselect             ) [ 000000000000]
xor_ln98                    (xor                   ) [ 000000000000]
xor_ln98_1                  (xor                   ) [ 000000000000]
xor_ln98_2                  (xor                   ) [ 000000000000]
xor_ln98_3                  (xor                   ) [ 000000000000]
xor_ln98_4                  (xor                   ) [ 000000000000]
zext_ln98                   (zext                  ) [ 000000000000]
temp_load_2                 (load                  ) [ 000000000000]
start_pos                   (bitconcatenate        ) [ 000000000100]
or_ln66_10                  (or                    ) [ 000000000100]
icmp_ln66                   (icmp                  ) [ 000000000000]
zext_ln66_39                (zext                  ) [ 000000000000]
zext_ln66_40                (zext                  ) [ 000000000000]
tmp_54                      (partselect            ) [ 000000000000]
sub_ln66                    (sub                   ) [ 000000000000]
xor_ln66_20                 (xor                   ) [ 000000000000]
sub_ln66_9                  (sub                   ) [ 000000000000]
select_ln66                 (select                ) [ 000000000000]
select_ln66_26              (select                ) [ 000000000000]
select_ln66_27              (select                ) [ 000000000000]
sub_ln66_10                 (sub                   ) [ 000000000000]
zext_ln66_41                (zext                  ) [ 000000000000]
zext_ln66_42                (zext                  ) [ 000000000000]
lshr_ln66                   (lshr                  ) [ 000000000000]
lshr_ln66_10                (lshr                  ) [ 000000000000]
and_ln66_18                 (and                   ) [ 000000000000]
trunc_ln66                  (trunc                 ) [ 000000000000]
xor_ln66                    (xor                   ) [ 000000000000]
zext_ln66_3                 (zext                  ) [ 000000000000]
shl_ln66                    (shl                   ) [ 000000000000]
xor_ln66_6                  (xor                   ) [ 000000000000]
shl_ln66_10                 (shl                   ) [ 000000000000]
and_ln66                    (and                   ) [ 000000000000]
or_ln66                     (or                    ) [ 000000000100]
icmp_ln66_7                 (icmp                  ) [ 000000000000]
zext_ln66_43                (zext                  ) [ 000000000000]
zext_ln66_44                (zext                  ) [ 000000000000]
zext_ln66_45                (zext                  ) [ 000000000000]
xor_ln66_21                 (xor                   ) [ 000000000000]
select_ln66_28              (select                ) [ 000000000000]
select_ln66_29              (select                ) [ 000000000000]
select_ln66_30              (select                ) [ 000000000000]
xor_ln66_22                 (xor                   ) [ 000000000000]
zext_ln66_46                (zext                  ) [ 000000000000]
zext_ln66_47                (zext                  ) [ 000000000000]
zext_ln66_48                (zext                  ) [ 000000000000]
shl_ln66_18                 (shl                   ) [ 000000000000]
tmp_55                      (partselect            ) [ 000000000000]
select_ln66_31              (select                ) [ 000000000000]
shl_ln66_19                 (shl                   ) [ 000000000000]
lshr_ln66_11                (lshr                  ) [ 000000000000]
and_ln66_19                 (and                   ) [ 000000000000]
and_ln66_20                 (and                   ) [ 000000000000]
specbramwithbyteenable_ln66 (specbramwithbyteenable) [ 000000000000]
zext_ln66_49                (zext                  ) [ 000000000000]
shl_ln66_20                 (shl                   ) [ 000000000000]
store_ln66                  (store                 ) [ 000000000000]
empty_167                   (specregionend         ) [ 000000000000]
br_ln124                    (br                    ) [ 011111111100]
loop_0                      (phi                   ) [ 000000000010]
icmp_ln133                  (icmp                  ) [ 000000000011]
empty_168                   (speclooptripcount     ) [ 000000000000]
loop                        (add                   ) [ 001000000011]
br_ln133                    (br                    ) [ 000000000000]
zext_ln134                  (zext                  ) [ 000000000000]
zext_ln134_1                (zext                  ) [ 000000000000]
temp_addr                   (getelementptr         ) [ 000000000001]
add_ln134                   (add                   ) [ 000000000001]
ret_ln135                   (ret                   ) [ 000000000000]
specloopname_ln134          (specloopname          ) [ 000000000000]
temp_load                   (load                  ) [ 000000000000]
zext_ln134_2                (zext                  ) [ 000000000000]
state_addr                  (getelementptr         ) [ 000000000000]
store_ln134                 (store                 ) [ 000000000000]
br_ln133                    (br                    ) [ 001000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrix_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_matrix2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1832"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="prod_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prod/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="temp_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="matrix_offset_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="14" slack="0"/>
<pin id="127" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_offset_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="state_offset_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="0"/>
<pin id="133" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_offset_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="prod_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="state_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/3 store_ln134/11 "/>
</bind>
</comp>

<comp id="157" class="1004" name="temp_matrix2_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="14" slack="0"/>
<pin id="161" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix2_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="14" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_matrix2_load/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="x/3 store_ln127/4 prod_load/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="prod_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="3" slack="0"/>
<pin id="179" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_1/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="prod_addr_2_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_2/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="temp_addr_4_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_4/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="temp_load_2/6 store_ln66/9 temp_load/10 "/>
</bind>
</comp>

<comp id="201" class="1004" name="temp_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="3" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/10 "/>
</bind>
</comp>

<comp id="208" class="1004" name="state_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/11 "/>
</bind>
</comp>

<comp id="215" class="1005" name="bitNumber_assign_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="1"/>
<pin id="217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bitNumber_assign (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="bitNumber_assign_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="8" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitNumber_assign/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="j_0_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="1"/>
<pin id="229" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="j_0_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="x_0_i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="x_0_i_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/6 "/>
</bind>
</comp>

<comp id="249" class="1005" name="i_0_i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="1"/>
<pin id="251" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_0_i_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/6 "/>
</bind>
</comp>

<comp id="260" class="1005" name="loop_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="loop_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/8 icmp_ln66_7/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln127_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln124_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln124_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln126_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="shl_ln_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="0" index="1" bw="7" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln125_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln125_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="j_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln126_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="1"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln126_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln127_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_1/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln127_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="2"/>
<pin id="339" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln127_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_2/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln127_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="0"/>
<pin id="348" dir="0" index="1" bw="14" slack="2"/>
<pin id="349" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln127_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="14" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_3/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln127_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="1"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="and_ln127_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln127/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln85_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln85_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="3" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="i_18_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_18/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_53_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="3"/>
<pin id="388" dir="0" index="2" bw="3" slack="0"/>
<pin id="389" dir="0" index="3" bw="4" slack="0"/>
<pin id="390" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="adjSize_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="3"/>
<pin id="398" dir="0" index="2" bw="4" slack="0"/>
<pin id="399" dir="0" index="3" bw="4" slack="0"/>
<pin id="400" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="adjSize/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln66_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="x_6_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_6/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="lshr_ln_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="31" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="1"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="0" index="3" bw="6" slack="0"/>
<pin id="421" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln93_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln93_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_48_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="1"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln93_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93_1/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln93_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="24" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="1"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="0" index="3" bw="6" slack="0"/>
<pin id="451" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln93_3/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="y_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="lshr_ln1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="30" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="3" slack="0"/>
<pin id="466" dir="0" index="3" bw="6" slack="0"/>
<pin id="467" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln94_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="30" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_49_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="0" index="2" bw="3" slack="0"/>
<pin id="480" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln94_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="24" slack="0"/>
<pin id="486" dir="0" index="1" bw="24" slack="0"/>
<pin id="487" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln94/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln94_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="24" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="0" index="2" bw="3" slack="0"/>
<pin id="494" dir="0" index="3" bw="6" slack="0"/>
<pin id="495" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln94_1/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="y_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_4/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="lshr_ln2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="28" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="4" slack="0"/>
<pin id="510" dir="0" index="3" bw="6" slack="0"/>
<pin id="511" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln95_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="28" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_50_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="0" index="2" bw="4" slack="0"/>
<pin id="524" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xor_ln95_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="24" slack="0"/>
<pin id="530" dir="0" index="1" bw="24" slack="0"/>
<pin id="531" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln95_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="24" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="4" slack="0"/>
<pin id="538" dir="0" index="3" bw="6" slack="0"/>
<pin id="539" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln95_1/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="y_5_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_5/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="xor_ln95_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="24" slack="0"/>
<pin id="552" dir="0" index="1" bw="24" slack="0"/>
<pin id="553" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95_2/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="24" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="0" index="2" bw="5" slack="0"/>
<pin id="560" dir="0" index="3" bw="6" slack="0"/>
<pin id="561" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_51_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="5" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="y_6_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="24" slack="0"/>
<pin id="576" dir="0" index="1" bw="24" slack="0"/>
<pin id="577" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_6/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_52_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="24" slack="0"/>
<pin id="583" dir="0" index="2" bw="6" slack="0"/>
<pin id="584" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/8 "/>
</bind>
</comp>

<comp id="588" class="1004" name="xor_ln98_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="xor_ln98_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_1/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="xor_ln98_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_2/8 "/>
</bind>
</comp>

<comp id="606" class="1004" name="xor_ln98_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_3/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="xor_ln98_4_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_4/8 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln98_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="start_pos_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="0"/>
<pin id="624" dir="0" index="1" bw="2" slack="1"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="or_ln66_10_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="5" slack="0"/>
<pin id="632" dir="0" index="1" bw="5" slack="0"/>
<pin id="633" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_10/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln66_39_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="0"/>
<pin id="639" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_39/8 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln66_40_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="0"/>
<pin id="643" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_40/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_54_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="0" index="2" bw="6" slack="0"/>
<pin id="649" dir="0" index="3" bw="1" slack="0"/>
<pin id="650" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_54/8 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sub_ln66_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="0" index="1" bw="5" slack="0"/>
<pin id="658" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/8 "/>
</bind>
</comp>

<comp id="661" class="1004" name="xor_ln66_20_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="6" slack="0"/>
<pin id="663" dir="0" index="1" bw="6" slack="0"/>
<pin id="664" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_20/8 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sub_ln66_9_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="0" index="1" bw="5" slack="0"/>
<pin id="670" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_9/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln66_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="6" slack="0"/>
<pin id="676" dir="0" index="2" bw="6" slack="0"/>
<pin id="677" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln66_26_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="0" index="2" bw="32" slack="0"/>
<pin id="685" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_26/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="select_ln66_27_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="6" slack="0"/>
<pin id="692" dir="0" index="2" bw="6" slack="0"/>
<pin id="693" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_27/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sub_ln66_10_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="6" slack="0"/>
<pin id="699" dir="0" index="1" bw="6" slack="0"/>
<pin id="700" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_10/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln66_41_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="0"/>
<pin id="705" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_41/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln66_42_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="6" slack="0"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_42/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="lshr_ln66_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="6" slack="0"/>
<pin id="714" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln66/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="lshr_ln66_10_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="6" slack="0"/>
<pin id="720" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln66_10/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="and_ln66_18_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_18/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="trunc_ln66_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="xor_ln66_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="4"/>
<pin id="735" dir="0" index="1" bw="3" slack="0"/>
<pin id="736" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/8 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln66_3_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="3" slack="0"/>
<pin id="740" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_3/8 "/>
</bind>
</comp>

<comp id="742" class="1004" name="shl_ln66_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="3" slack="0"/>
<pin id="745" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66/8 "/>
</bind>
</comp>

<comp id="748" class="1004" name="xor_ln66_6_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_6/8 "/>
</bind>
</comp>

<comp id="754" class="1004" name="shl_ln66_10_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="3" slack="0"/>
<pin id="757" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_10/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="and_ln66_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="0"/>
<pin id="762" dir="0" index="1" bw="8" slack="0"/>
<pin id="763" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/8 "/>
</bind>
</comp>

<comp id="766" class="1004" name="or_ln66_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="0"/>
<pin id="768" dir="0" index="1" bw="8" slack="0"/>
<pin id="769" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/8 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln66_43_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="1"/>
<pin id="774" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_43/9 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln66_44_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="5" slack="1"/>
<pin id="777" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_44/9 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln66_45_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_45/9 "/>
</bind>
</comp>

<comp id="781" class="1004" name="xor_ln66_21_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="6" slack="0"/>
<pin id="783" dir="0" index="1" bw="6" slack="0"/>
<pin id="784" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_21/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="select_ln66_28_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="6" slack="0"/>
<pin id="790" dir="0" index="2" bw="6" slack="0"/>
<pin id="791" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_28/9 "/>
</bind>
</comp>

<comp id="795" class="1004" name="select_ln66_29_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="6" slack="0"/>
<pin id="798" dir="0" index="2" bw="6" slack="0"/>
<pin id="799" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_29/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="select_ln66_30_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="6" slack="0"/>
<pin id="806" dir="0" index="2" bw="6" slack="0"/>
<pin id="807" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_30/9 "/>
</bind>
</comp>

<comp id="811" class="1004" name="xor_ln66_22_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="6" slack="0"/>
<pin id="813" dir="0" index="1" bw="6" slack="0"/>
<pin id="814" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66_22/9 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln66_46_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="6" slack="0"/>
<pin id="819" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_46/9 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln66_47_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="5" slack="0"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_47/9 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln66_48_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="6" slack="0"/>
<pin id="827" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_48/9 "/>
</bind>
</comp>

<comp id="829" class="1004" name="shl_ln66_18_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="0" index="1" bw="6" slack="0"/>
<pin id="832" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_18/9 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_55_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="0"/>
<pin id="838" dir="0" index="2" bw="6" slack="0"/>
<pin id="839" dir="0" index="3" bw="1" slack="0"/>
<pin id="840" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/9 "/>
</bind>
</comp>

<comp id="845" class="1004" name="select_ln66_31_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="0" index="2" bw="32" slack="0"/>
<pin id="849" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_31/9 "/>
</bind>
</comp>

<comp id="853" class="1004" name="shl_ln66_19_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="5" slack="0"/>
<pin id="856" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_19/9 "/>
</bind>
</comp>

<comp id="859" class="1004" name="lshr_ln66_11_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="6" slack="0"/>
<pin id="862" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln66_11/9 "/>
</bind>
</comp>

<comp id="865" class="1004" name="and_ln66_19_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_19/9 "/>
</bind>
</comp>

<comp id="871" class="1004" name="and_ln66_20_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="0"/>
<pin id="873" dir="0" index="1" bw="32" slack="0"/>
<pin id="874" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_20/9 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln66_49_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="2" slack="2"/>
<pin id="880" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_49/9 "/>
</bind>
</comp>

<comp id="881" class="1004" name="shl_ln66_20_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="2" slack="0"/>
<pin id="884" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln66_20/9 "/>
</bind>
</comp>

<comp id="888" class="1004" name="icmp_ln133_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="3" slack="0"/>
<pin id="890" dir="0" index="1" bw="3" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/10 "/>
</bind>
</comp>

<comp id="894" class="1004" name="loop_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="3" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/10 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln134_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="3" slack="0"/>
<pin id="902" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/10 "/>
</bind>
</comp>

<comp id="905" class="1004" name="zext_ln134_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="3" slack="0"/>
<pin id="907" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/10 "/>
</bind>
</comp>

<comp id="909" class="1004" name="add_ln134_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="3" slack="0"/>
<pin id="911" dir="0" index="1" bw="4" slack="2"/>
<pin id="912" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/10 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln134_2_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="4" slack="1"/>
<pin id="916" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_2/11 "/>
</bind>
</comp>

<comp id="918" class="1005" name="matrix_offset_read_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="14" slack="2"/>
<pin id="920" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="matrix_offset_read "/>
</bind>
</comp>

<comp id="923" class="1005" name="prod_addr_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="6" slack="2"/>
<pin id="925" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="928" class="1005" name="trunc_ln127_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="4" slack="2"/>
<pin id="930" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln127 "/>
</bind>
</comp>

<comp id="934" class="1005" name="trunc_ln124_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="3" slack="4"/>
<pin id="936" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln124 "/>
</bind>
</comp>

<comp id="942" class="1005" name="i_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="0"/>
<pin id="944" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="947" class="1005" name="shl_ln_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="9" slack="1"/>
<pin id="949" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="955" class="1005" name="j_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="3" slack="0"/>
<pin id="957" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="960" class="1005" name="state_addr_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="5" slack="1"/>
<pin id="962" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="temp_matrix2_addr_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="14" slack="1"/>
<pin id="967" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix2_addr "/>
</bind>
</comp>

<comp id="970" class="1005" name="x_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="1"/>
<pin id="972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="978" class="1005" name="prod_addr_2_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="6" slack="1"/>
<pin id="980" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_2 "/>
</bind>
</comp>

<comp id="983" class="1005" name="i_18_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="3" slack="0"/>
<pin id="985" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_18 "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_53_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="2" slack="1"/>
<pin id="990" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="994" class="1005" name="temp_addr_4_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="6" slack="1"/>
<pin id="996" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_4 "/>
</bind>
</comp>

<comp id="999" class="1005" name="x_6_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_6 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="start_pos_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="5" slack="1"/>
<pin id="1006" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="start_pos "/>
</bind>
</comp>

<comp id="1010" class="1005" name="or_ln66_10_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="1"/>
<pin id="1012" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln66_10 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="or_ln66_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="1"/>
<pin id="1018" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln66 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="loop_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="3" slack="0"/>
<pin id="1026" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="1029" class="1005" name="temp_addr_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="6" slack="1"/>
<pin id="1031" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="1034" class="1005" name="add_ln134_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="4" slack="1"/>
<pin id="1036" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="116" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="175" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="182" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="248"><net_src comp="242" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="278"><net_src comp="130" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="219" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="219" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="20" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="219" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="219" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="34" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="231" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="231" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="231" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="307" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="231" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="350"><net_src comp="328" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="359"><net_src comp="227" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="365"><net_src comp="164" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="151" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="361" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="371"><net_src comp="253" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="377"><net_src comp="253" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="40" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="253" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="44" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="50" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="215" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="54" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="215" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="58" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="408"><net_src comp="395" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="414"><net_src comp="170" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="239" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="62" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="239" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="64" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="66" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="429"><net_src comp="416" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="239" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="68" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="239" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="64" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="239" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="70" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="239" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="64" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="72" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="460"><net_src comp="426" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="239" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="66" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="475"><net_src comp="462" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="68" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="456" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="76" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="446" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="442" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="70" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="456" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="76" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="78" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="504"><net_src comp="472" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="456" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="80" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="54" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="66" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="519"><net_src comp="506" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="68" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="500" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="54" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="490" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="484" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="70" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="500" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="54" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="82" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="548"><net_src comp="516" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="500" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="534" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="528" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="70" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="544" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="84" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="66" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="571"><net_src comp="68" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="544" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="84" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="556" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="550" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="86" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="88" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="430" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="476" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="434" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="566" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="580" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="520" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="594" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="90" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="38" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="629"><net_src comp="622" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="634"><net_src comp="622" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="92" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="636"><net_src comp="630" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="640"><net_src comp="622" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="630" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="651"><net_src comp="94" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="195" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="66" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="96" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="659"><net_src comp="637" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="641" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="637" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="98" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="641" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="637" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="271" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="655" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="667" pin="2"/><net_sink comp="673" pin=2"/></net>

<net id="686"><net_src comp="271" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="645" pin="4"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="195" pin="3"/><net_sink comp="681" pin=2"/></net>

<net id="694"><net_src comp="271" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="661" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="637" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="98" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="673" pin="3"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="689" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="697" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="681" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="703" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="100" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="707" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="711" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="717" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="102" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="741"><net_src comp="733" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="26" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="104" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="618" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="738" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="729" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="748" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="760" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="754" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="785"><net_src comp="772" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="98" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="792"><net_src comp="271" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="772" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="775" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="800"><net_src comp="271" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="775" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="772" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="808"><net_src comp="271" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="781" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="772" pin="1"/><net_sink comp="803" pin=2"/></net>

<net id="815"><net_src comp="787" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="98" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="803" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="795" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="811" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="778" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="817" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="841"><net_src comp="94" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="829" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="843"><net_src comp="66" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="844"><net_src comp="96" pin="0"/><net_sink comp="835" pin=3"/></net>

<net id="850"><net_src comp="271" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="835" pin="4"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="829" pin="2"/><net_sink comp="845" pin=2"/></net>

<net id="857"><net_src comp="100" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="821" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="100" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="825" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="853" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="845" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="865" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="877"><net_src comp="871" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="885"><net_src comp="106" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="878" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="887"><net_src comp="881" pin="2"/><net_sink comp="195" pin=2"/></net>

<net id="892"><net_src comp="264" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="40" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="264" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="44" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="903"><net_src comp="264" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="908"><net_src comp="264" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="905" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="914" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="921"><net_src comp="124" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="926"><net_src comp="136" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="931"><net_src comp="275" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="937"><net_src comp="279" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="945"><net_src comp="289" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="950"><net_src comp="299" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="958"><net_src comp="317" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="963"><net_src comp="144" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="968"><net_src comp="157" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="973"><net_src comp="170" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="981"><net_src comp="182" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="986"><net_src comp="379" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="991"><net_src comp="385" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="997"><net_src comp="189" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1002"><net_src comp="410" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1007"><net_src comp="622" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1013"><net_src comp="630" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1019"><net_src comp="766" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1027"><net_src comp="894" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1032"><net_src comp="201" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1037"><net_src comp="909" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="914" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
	Port: temp_matrix2 | {}
 - Input state : 
	Port: matrix_mul.1 : output_r | {3 4 }
	Port: matrix_mul.1 : state_offset | {1 }
	Port: matrix_mul.1 : matrix_offset | {1 }
	Port: matrix_mul.1 : temp_matrix2 | {3 4 }
  - Chain level:
	State 1
		prod_addr : 1
	State 2
		trunc_ln124 : 1
		icmp_ln124 : 1
		i : 1
		br_ln124 : 2
		trunc_ln126 : 1
		shl_ln : 2
	State 3
		zext_ln125 : 1
		icmp_ln125 : 1
		j : 1
		br_ln125 : 2
		add_ln126 : 2
		zext_ln126 : 3
		zext_ln127_1 : 1
		add_ln127 : 2
		zext_ln127_2 : 3
		state_addr_1 : 4
		state_load : 5
		add_ln127_1 : 4
		zext_ln127_3 : 5
		temp_matrix2_addr : 6
		temp_matrix2_load : 7
	State 4
		and_ln127 : 1
		prod_addr_1 : 1
		store_ln127 : 1
	State 5
	State 6
		zext_ln85 : 1
		icmp_ln85 : 1
		br_ln85 : 2
		prod_addr_2 : 2
		prod_load : 3
		i_18 : 1
		zext_ln66 : 1
		temp_addr_4 : 2
		temp_load_2 : 3
	State 7
		x_6 : 1
	State 8
		zext_ln93 : 1
		y : 2
		lshr_ln1 : 2
		zext_ln94 : 3
		tmp_49 : 2
		xor_ln94 : 1
		trunc_ln94_1 : 2
		y_4 : 4
		lshr_ln2 : 4
		zext_ln95 : 5
		tmp_50 : 4
		xor_ln95 : 3
		trunc_ln95_1 : 4
		y_5 : 6
		xor_ln95_2 : 5
		trunc_ln : 6
		tmp_51 : 6
		y_6 : 7
		tmp_52 : 7
		xor_ln98 : 3
		xor_ln98_1 : 3
		xor_ln98_2 : 8
		xor_ln98_3 : 8
		xor_ln98_4 : 8
		zext_ln98 : 8
		or_ln66_10 : 1
		icmp_ln66 : 1
		zext_ln66_39 : 1
		zext_ln66_40 : 1
		tmp_54 : 1
		sub_ln66 : 2
		xor_ln66_20 : 2
		sub_ln66_9 : 2
		select_ln66 : 3
		select_ln66_26 : 2
		select_ln66_27 : 2
		sub_ln66_10 : 4
		zext_ln66_41 : 3
		zext_ln66_42 : 5
		lshr_ln66 : 4
		lshr_ln66_10 : 6
		and_ln66_18 : 7
		trunc_ln66 : 7
		shl_ln66 : 1
		xor_ln66_6 : 2
		shl_ln66_10 : 9
		and_ln66 : 8
		or_ln66 : 10
	State 9
		xor_ln66_21 : 1
		select_ln66_28 : 1
		select_ln66_29 : 1
		select_ln66_30 : 1
		xor_ln66_22 : 2
		zext_ln66_46 : 2
		zext_ln66_47 : 2
		zext_ln66_48 : 2
		shl_ln66_18 : 3
		tmp_55 : 4
		select_ln66_31 : 5
		shl_ln66_19 : 3
		lshr_ln66_11 : 3
		and_ln66_19 : 4
		and_ln66_20 : 6
		shl_ln66_20 : 1
		store_ln66 : 6
	State 10
		icmp_ln133 : 1
		loop : 1
		br_ln133 : 2
		zext_ln134 : 1
		zext_ln134_1 : 1
		temp_addr : 2
		temp_load : 3
		add_ln134 : 2
	State 11
		state_addr : 1
		store_ln134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           x_6_fu_410           |    0    |    32   |
|          |            y_fu_456            |    0    |    32   |
|          |         xor_ln94_fu_484        |    0    |    24   |
|          |           y_4_fu_500           |    0    |    32   |
|          |         xor_ln95_fu_528        |    0    |    24   |
|          |           y_5_fu_544           |    0    |    32   |
|          |        xor_ln95_2_fu_550       |    0    |    24   |
|          |           y_6_fu_574           |    0    |    24   |
|    xor   |         xor_ln98_fu_588        |    0    |    2    |
|          |        xor_ln98_1_fu_594       |    0    |    2    |
|          |        xor_ln98_2_fu_600       |    0    |    2    |
|          |        xor_ln98_3_fu_606       |    0    |    2    |
|          |        xor_ln98_4_fu_612       |    0    |    2    |
|          |       xor_ln66_20_fu_661       |    0    |    6    |
|          |         xor_ln66_fu_733        |    0    |    3    |
|          |        xor_ln66_6_fu_748       |    0    |    8    |
|          |       xor_ln66_21_fu_781       |    0    |    6    |
|          |       xor_ln66_22_fu_811       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |        and_ln127_fu_361        |    0    |    32   |
|          |       and_ln66_18_fu_723       |    0    |    32   |
|    and   |         and_ln66_fu_760        |    0    |    8    |
|          |       and_ln66_19_fu_865       |    0    |    32   |
|          |       and_ln66_20_fu_871       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        lshr_ln66_fu_711        |    0    |   101   |
|   lshr   |       lshr_ln66_10_fu_717      |    0    |    13   |
|          |       lshr_ln66_11_fu_859      |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_289            |    0    |    15   |
|          |            j_fu_317            |    0    |    12   |
|          |        add_ln126_fu_323        |    0    |    16   |
|    add   |        add_ln127_fu_336        |    0    |    13   |
|          |       add_ln127_1_fu_346       |    0    |    21   |
|          |           i_18_fu_379          |    0    |    12   |
|          |           loop_fu_894          |    0    |    12   |
|          |        add_ln134_fu_909        |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |       select_ln66_fu_673       |    0    |    6    |
|          |      select_ln66_26_fu_681     |    0    |    32   |
|          |      select_ln66_27_fu_689     |    0    |    6    |
|  select  |      select_ln66_28_fu_787     |    0    |    6    |
|          |      select_ln66_29_fu_795     |    0    |    6    |
|          |      select_ln66_30_fu_803     |    0    |    6    |
|          |      select_ln66_31_fu_845     |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |         shl_ln66_fu_742        |    0    |    10   |
|          |       shl_ln66_10_fu_754       |    0    |    10   |
|    shl   |       shl_ln66_18_fu_829       |    0    |    19   |
|          |       shl_ln66_19_fu_853       |    0    |    12   |
|          |       shl_ln66_20_fu_881       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_271           |    0    |    11   |
|          |        icmp_ln124_fu_283       |    0    |    11   |
|   icmp   |        icmp_ln125_fu_311       |    0    |    9    |
|          |        icmp_ln85_fu_373        |    0    |    9    |
|          |        icmp_ln133_fu_888       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          |         sub_ln66_fu_655        |    0    |    15   |
|    sub   |        sub_ln66_9_fu_667       |    0    |    15   |
|          |       sub_ln66_10_fu_697       |    0    |    15   |
|----------|--------------------------------|---------|---------|
|    or    |        or_ln66_10_fu_630       |    0    |    0    |
|          |         or_ln66_fu_766         |    0    |    8    |
|----------|--------------------------------|---------|---------|
|   read   | matrix_offset_read_read_fu_124 |    0    |    0    |
|          |  state_offset_read_read_fu_130 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln127_fu_275       |    0    |    0    |
|          |       trunc_ln124_fu_279       |    0    |    0    |
|   trunc  |       trunc_ln126_fu_295       |    0    |    0    |
|          |        trunc_ln93_fu_430       |    0    |    0    |
|          |       trunc_ln93_1_fu_442      |    0    |    0    |
|          |        trunc_ln66_fu_729       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_299         |    0    |    0    |
|          |        start_pos_fu_622        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln125_fu_307       |    0    |    0    |
|          |        zext_ln126_fu_328       |    0    |    0    |
|          |       zext_ln127_1_fu_332      |    0    |    0    |
|          |       zext_ln127_2_fu_341      |    0    |    0    |
|          |       zext_ln127_3_fu_351      |    0    |    0    |
|          |        zext_ln127_fu_356       |    0    |    0    |
|          |        zext_ln85_fu_368        |    0    |    0    |
|          |        zext_ln66_fu_405        |    0    |    0    |
|          |        zext_ln93_fu_426        |    0    |    0    |
|          |        zext_ln94_fu_472        |    0    |    0    |
|          |        zext_ln95_fu_516        |    0    |    0    |
|          |        zext_ln98_fu_618        |    0    |    0    |
|          |       zext_ln66_39_fu_637      |    0    |    0    |
|   zext   |       zext_ln66_40_fu_641      |    0    |    0    |
|          |       zext_ln66_41_fu_703      |    0    |    0    |
|          |       zext_ln66_42_fu_707      |    0    |    0    |
|          |       zext_ln66_3_fu_738       |    0    |    0    |
|          |       zext_ln66_43_fu_772      |    0    |    0    |
|          |       zext_ln66_44_fu_775      |    0    |    0    |
|          |       zext_ln66_45_fu_778      |    0    |    0    |
|          |       zext_ln66_46_fu_817      |    0    |    0    |
|          |       zext_ln66_47_fu_821      |    0    |    0    |
|          |       zext_ln66_48_fu_825      |    0    |    0    |
|          |       zext_ln66_49_fu_878      |    0    |    0    |
|          |        zext_ln134_fu_900       |    0    |    0    |
|          |       zext_ln134_1_fu_905      |    0    |    0    |
|          |       zext_ln134_2_fu_914      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_53_fu_385         |    0    |    0    |
|          |         adjSize_fu_395         |    0    |    0    |
|          |         lshr_ln_fu_416         |    0    |    0    |
|          |       trunc_ln93_3_fu_446      |    0    |    0    |
|          |         lshr_ln1_fu_462        |    0    |    0    |
|partselect|       trunc_ln94_1_fu_490      |    0    |    0    |
|          |         lshr_ln2_fu_506        |    0    |    0    |
|          |       trunc_ln95_1_fu_534      |    0    |    0    |
|          |         trunc_ln_fu_556        |    0    |    0    |
|          |          tmp_54_fu_645         |    0    |    0    |
|          |          tmp_55_fu_835         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_48_fu_434         |    0    |    0    |
|          |          tmp_49_fu_476         |    0    |    0    |
| bitselect|          tmp_50_fu_520         |    0    |    0    |
|          |          tmp_51_fu_566         |    0    |    0    |
|          |          tmp_52_fu_580         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   893   |
|----------|--------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|prod|    1   |    0   |    0   |    0   |
|temp|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln134_reg_1034    |    4   |
| bitNumber_assign_reg_215 |    8   |
|       i_0_i_reg_249      |    3   |
|       i_18_reg_983       |    3   |
|         i_reg_942        |    8   |
|        j_0_reg_227       |    3   |
|         j_reg_955        |    3   |
|      loop_0_reg_260      |    3   |
|       loop_reg_1024      |    3   |
|matrix_offset_read_reg_918|   14   |
|    or_ln66_10_reg_1010   |    5   |
|     or_ln66_reg_1016     |    8   |
|    prod_addr_2_reg_978   |    6   |
|     prod_addr_reg_923    |    6   |
|      shl_ln_reg_947      |    9   |
|    start_pos_reg_1004    |    5   |
|   state_addr_1_reg_960   |    5   |
|    temp_addr_4_reg_994   |    6   |
|    temp_addr_reg_1029    |    6   |
| temp_matrix2_addr_reg_965|   14   |
|      tmp_53_reg_988      |    2   |
|    trunc_ln124_reg_934   |    3   |
|    trunc_ln127_reg_928   |    4   |
|       x_0_i_reg_239      |   32   |
|        x_6_reg_999       |   32   |
|         x_reg_970        |   32   |
+--------------------------+--------+
|           Total          |   227  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_151    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_164    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_170    |  p0  |   4  |   6  |   24   ||    21   |
|     grp_access_fu_195    |  p0  |   4  |   6  |   24   ||    21   |
| bitNumber_assign_reg_215 |  p0  |   2  |   8  |   16   ||    9    |
|        j_0_reg_227       |  p0  |   2  |   3  |    6   ||    9    |
|        grp_fu_271        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_fu_271        |  p1  |   2  |   5  |   10   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   128  ||  11.207 ||    96   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   893  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   11   |    -   |   96   |    -   |
|  Register |    -   |    -   |   227  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   11   |   227  |   989  |    0   |
+-----------+--------+--------+--------+--------+--------+
