# This is a complex makefile that creates an executable from multiple source files and handles dependencies

# Define variables for compiler, linker, and source files
CC = gcc
LD = gcc
C_SRCS = file1.c file2.c file3.c

# Create a rule to compile the source files into object files
.c.o:
	${CC} -c $< -o $@

# Create a rule to link the object files into an executable
all: ${C_SRCS:.c=.o}
	${LD} $^ -o my_executable

# Create a rule for cleaning up object files and the executable
clean:
	rm -f *.o my_executable

# Add a phony rule to ensure 'make' knows it has to run 'all', even if there is a file named 'all' in the directory
.PHONY: all clean