vendor_name = ModelSim
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/au_setup.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/Lab2_TecMIDI_system.qip
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/Lab2_TecMIDI_system.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/lab2_tecmidi_system_rst_controller.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/lab2_tecmidi_system_rst_controller_002.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_reset_controller.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_irq_clock_crosser.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_irq_mapper.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_avalon_st_adapter_008.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_rsp_mux.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_rsp_demux_005.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_rsp_demux_004.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_rsp_demux.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_cmd_mux_004.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_cmd_mux.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_cmd_demux.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_router_010.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_router_006.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_router_002.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_router_001.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_mm_interconnect_0_router.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_sysid.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_sys_clk_timer.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_switches.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_sdram_controller.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_pll_0.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_pll_0.qip
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_onchip_memory.hex
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_onchip_memory.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu.ocp
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu.sdc
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu_bht_ram.mif
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu_dc_tag_ram.mif
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu_ic_tag_ram.mif
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu_mult_cell.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu_ociram_default_contents.mif
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu_rf_ram_a.mif
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu_rf_ram_b.mif
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_nios2_processor_cpu_test_bench.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_jtag_uart.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Sound_module.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/UCau_out.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/au_out.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/sin_DDS.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/sin256rom_pkg.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/avalon_Sonido_v1.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/avalon_RxDecMIDI_v2.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/codificador.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/modulo1.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/modulo2.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/UCmodulo1.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/UCmodulo2.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/Lab2_TecMIDI_system/synthesis/submodules/Lab2_TecMIDI_system_LEDs.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/hardware/TecMIDI_v2/Top_Lab2-v1.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/DE1_SoC.sdc
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/output_files/Chain1.cdf
source_file = 1, f:/installs/altera/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, f:/installs/altera/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, f:/installs/altera/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, f:/installs/altera/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/aglobal151.inc
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/scfifo_3291.tdf
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/a_dpfifo_5771.tdf
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/a_fefifo_7cf.tdf
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/cntr_vg7.tdf
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/altsyncram_7pu1.tdf
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/cntr_jgb.tdf
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/altrom.inc
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/altram.inc
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/altsyncram_spj1.tdf
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/altsyncram_rgj1.tdf
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/altsyncram_pdj1.tdf
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/altsyncram_voi1.tdf
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/altera_mult_add_37p2.v
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/altsyncram_lpi1.tdf
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/altsyncram_4kl1.tdf
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/altsyncram_baj1.tdf
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/altsyncram_nsi1.tdf
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/altsyncram_kg91.tdf
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/altsyncram_c9k1.tdf
source_file = 1, lab2_tecmidi_system_onchip_memory.hex
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/ip/sld01fc4234/alt_sld_fab.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/ip/sld01fc4234/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/ip/sld01fc4234/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/ip/sld01fc4234/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/ip/sld01fc4234/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/ip/sld01fc4234/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, f:/installs/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, F:/Proyectos/DAvanzadoVHDL/codiseno/P_final/Lab2_TecMIDI_OK/db/altsyncram_40n1.tdf
design_name = Top_Lab2_v1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, Top_Lab2_v1, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, Top_Lab2_v1, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, Top_Lab2_v1, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, Top_Lab2_v1, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, Top_Lab2_v1, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, Top_Lab2_v1, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, Top_Lab2_v1, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, Top_Lab2_v1, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, Top_Lab2_v1, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, Top_Lab2_v1, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, Top_Lab2_v1, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, Top_Lab2_v1, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, Top_Lab2_v1, 1
instance = comp, \DRAM_UDQM~output\, DRAM_UDQM~output, Top_Lab2_v1, 1
instance = comp, \DRAM_LDQM~output\, DRAM_LDQM~output, Top_Lab2_v1, 1
instance = comp, \AUD_DACDAT~output\, AUD_DACDAT~output, Top_Lab2_v1, 1
instance = comp, \AUD_XCK~output\, AUD_XCK~output, Top_Lab2_v1, 1
instance = comp, \FPGA_I2C_SCLK~output\, FPGA_I2C_SCLK~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, Top_Lab2_v1, 1
instance = comp, \FPGA_I2C_SDAT~output\, FPGA_I2C_SDAT~output, Top_Lab2_v1, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, Top_Lab2_v1, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, Top_Lab2_v1, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, Top_Lab2_v1, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, Top_Lab2_v1, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, Top_Lab2_v1, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, Top_Lab2_v1, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, Top_Lab2_v1, 1
instance = comp, \~GND\, ~GND, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\, u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_agent|hold_waitrequest~feeder\, u0|mm_interconnect_0|nios2_processor_data_master_agent|hold_waitrequest~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[0], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[1], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[2]\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[2], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_sync_rst_chain[3]\, u0|rst_controller_001|rst_controller|r_sync_rst_chain[3], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_sync_rst_chain~1\, u0|rst_controller_001|rst_controller|r_sync_rst_chain~1, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_sync_rst_chain[2]\, u0|rst_controller_001|rst_controller|r_sync_rst_chain[2], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_sync_rst_chain~0\, u0|rst_controller_001|rst_controller|r_sync_rst_chain~0, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_sync_rst_chain[1]\, u0|rst_controller_001|rst_controller|r_sync_rst_chain[1], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[3]\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[3], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[4]~0\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[4]~0, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[4]\, u0|rst_controller_001|rst_controller|altera_reset_synchronizer_int_chain[4], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|WideOr0~0\, u0|rst_controller_001|rst_controller|WideOr0~0, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_sync_rst\, u0|rst_controller_001|rst_controller|r_sync_rst, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_agent|hold_waitrequest\, u0|mm_interconnect_0|nios2_processor_data_master_agent|hold_waitrequest, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|WideOr6\, u0|sdram_controller|WideOr6, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_next.000~0\, u0|sdram_controller|i_next.000~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_next.000\, u0|sdram_controller|i_next.000, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~13\, u0|sdram_controller|Add0~13, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter~2\, u0|sdram_controller|refresh_counter~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[0]\, u0|sdram_controller|refresh_counter[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~9\, u0|sdram_controller|Add0~9, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter~1\, u0|sdram_controller|refresh_counter~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[1]\, u0|sdram_controller|refresh_counter[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~5\, u0|sdram_controller|Add0~5, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[2]\, u0|sdram_controller|refresh_counter[2], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~53\, u0|sdram_controller|Add0~53, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter~9\, u0|sdram_controller|refresh_counter~9, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[3]\, u0|sdram_controller|refresh_counter[3], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~49\, u0|sdram_controller|Add0~49, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter~8\, u0|sdram_controller|refresh_counter~8, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[4]\, u0|sdram_controller|refresh_counter[4], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~45\, u0|sdram_controller|Add0~45, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter~7\, u0|sdram_controller|refresh_counter~7, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[5]\, u0|sdram_controller|refresh_counter[5], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~41\, u0|sdram_controller|Add0~41, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[6]\, u0|sdram_controller|refresh_counter[6], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~37\, u0|sdram_controller|Add0~37, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[7]\, u0|sdram_controller|refresh_counter[7], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~1\, u0|sdram_controller|Add0~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter~0\, u0|sdram_controller|refresh_counter~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[8]\, u0|sdram_controller|refresh_counter[8], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~33\, u0|sdram_controller|Add0~33, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[9]~13\, u0|sdram_controller|refresh_counter[9]~13, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[9]\, u0|sdram_controller|refresh_counter[9], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~29\, u0|sdram_controller|Add0~29, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter~6\, u0|sdram_controller|refresh_counter~6, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[10]\, u0|sdram_controller|refresh_counter[10], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~25\, u0|sdram_controller|Add0~25, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter~5\, u0|sdram_controller|refresh_counter~5, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[11]\, u0|sdram_controller|refresh_counter[11], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~21\, u0|sdram_controller|Add0~21, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter~4\, u0|sdram_controller|refresh_counter~4, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[12]\, u0|sdram_controller|refresh_counter[12], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Add0~17\, u0|sdram_controller|Add0~17, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter~3\, u0|sdram_controller|refresh_counter~3, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[13]\, u0|sdram_controller|refresh_counter[13], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_counter[10]~DUPLICATE\, u0|sdram_controller|refresh_counter[10]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Equal0~0\, u0|sdram_controller|Equal0~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Equal0~1\, u0|sdram_controller|Equal0~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Equal0~2\, u0|sdram_controller|Equal0~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_state.010\, u0|sdram_controller|i_state.010, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector6~0\, u0|sdram_controller|Selector6~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_refs[0]\, u0|sdram_controller|i_refs[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector5~0\, u0|sdram_controller|Selector5~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_refs[1]\, u0|sdram_controller|i_refs[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector4~0\, u0|sdram_controller|Selector4~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_refs[2]\, u0|sdram_controller|i_refs[2], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector18~0\, u0|sdram_controller|Selector18~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector16~0\, u0|sdram_controller|Selector16~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_next.010\, u0|sdram_controller|i_next.010, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector9~0\, u0|sdram_controller|Selector9~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_state.010~DUPLICATE\, u0|sdram_controller|i_state.010~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector15~0\, u0|sdram_controller|Selector15~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector15~1\, u0|sdram_controller|Selector15~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_count[0]\, u0|sdram_controller|i_count[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector18~1\, u0|sdram_controller|Selector18~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_next.111~feeder\, u0|sdram_controller|i_next.111~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_next.111\, u0|sdram_controller|i_next.111, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector12~0\, u0|sdram_controller|Selector12~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_state.111\, u0|sdram_controller|i_state.111, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector13~0\, u0|sdram_controller|Selector13~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector13~1\, u0|sdram_controller|Selector13~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_count[2]\, u0|sdram_controller|i_count[2], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector14~0\, u0|sdram_controller|Selector14~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_count[1]\, u0|sdram_controller|i_count[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|LessThan0~0\, u0|sdram_controller|LessThan0~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector7~0\, u0|sdram_controller|Selector7~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_state.000\, u0|sdram_controller|i_state.000, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector8~0\, u0|sdram_controller|Selector8~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_state.001\, u0|sdram_controller|i_state.001, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector10~0\, u0|sdram_controller|Selector10~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_state.011\, u0|sdram_controller|i_state.011, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_next.101\, u0|sdram_controller|i_next.101, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector17~0\, u0|sdram_controller|Selector17~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_next.101~DUPLICATE\, u0|sdram_controller|i_next.101~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_state.101~0\, u0|sdram_controller|i_state.101~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_state.101\, u0|sdram_controller|i_state.101, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|init_done~0\, u0|sdram_controller|init_done~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|init_done\, u0|sdram_controller|init_done, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|pending_response_count[0]~1\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|pending_response_count[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~93\, u0|nios2_processor|cpu|Add3~93, Top_Lab2_v1, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\, u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, Top_Lab2_v1, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG, Top_Lab2_v1, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, Top_Lab2_v1, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[13]~DUPLICATE\, u0|nios2_processor|cpu|F_pc[13]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_dp_offset[2]\, u0|nios2_processor|cpu|ic_fill_dp_offset[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_norm_intr_req~DUPLICATE\, u0|nios2_processor|cpu|M_norm_intr_req~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|trigger_state\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|trigger_state, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~8, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~5, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[32]~12\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[32]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_phy|virtual_state_cdr\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_phy|virtual_state_cdr, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[3]~DUPLICATE\, u0|nios2_processor|cpu|F_pc[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~2\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~97\, u0|nios2_processor|cpu|Add3~97, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[7]~feeder\, u0|nios2_processor|cpu|E_pcb[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[7]\, u0|nios2_processor|cpu|E_pcb[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[7]\, u0|nios2_processor|cpu|M_pcb[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_line[3]\, u0|nios2_processor|cpu|ic_fill_line[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[4]~DUPLICATE\, u0|nios2_processor|cpu|F_pc[4]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~9\, u0|nios2_processor|cpu|Add3~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~13\, u0|nios2_processor|cpu|Add3~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~17\, u0|nios2_processor|cpu|Add3~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~21\, u0|nios2_processor|cpu|Add3~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[7]~DUPLICATE\, u0|nios2_processor|cpu|F_pc[7]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~25\, u0|nios2_processor|cpu|Add3~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_line[5]\, u0|nios2_processor|cpu|ic_fill_line[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[8]\, u0|nios2_processor|cpu|D_pc[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~29\, u0|nios2_processor|cpu|Add3~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~33\, u0|nios2_processor|cpu|Add3~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_offset_nxt[0]~0\, u0|nios2_processor|cpu|ic_fill_ap_offset_nxt[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_read\, u0|nios2_processor|cpu|i_read, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|last_dest_id[2]~feeder\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|last_dest_id[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|last_channel[2]\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|last_channel[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|save_dest_id~0\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|save_dest_id~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|last_dest_id[2]\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|last_dest_id[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|suppress_change_dest_id~0\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|suppress_change_dest_id~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|suppress_change_dest_id~1\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|suppress_change_dest_id~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_offset[1]~0\, u0|nios2_processor|cpu|ic_fill_ap_offset[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_offset[0]\, u0|nios2_processor|cpu|ic_fill_ap_offset[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[1]~DUPLICATE\, u0|nios2_processor|cpu|D_pc[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_offset_nxt[1]~1\, u0|nios2_processor|cpu|ic_fill_ap_offset_nxt[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_offset[1]\, u0|nios2_processor|cpu|ic_fill_ap_offset[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|av_addr_accepted~0\, u0|nios2_processor|cpu|av_addr_accepted~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_byteenable_nxt[1]~0\, u0|nios2_processor|cpu|d_byteenable_nxt[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[1]\, u0|nios2_processor|cpu|E_iw[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[0]~feeder\, u0|nios2_processor|cpu|D_iw[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[0]\, u0|nios2_processor|cpu|D_iw[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[2]\, u0|nios2_processor|cpu|D_iw[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_single_step_mode\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_single_step_mode, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|write\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|write, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[1]\, u0|nios2_processor|cpu|D_iw[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[16]\, u0|nios2_processor|cpu|D_iw[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[13]~DUPLICATE\, u0|nios2_processor|cpu|D_iw[13]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_logic~0\, u0|nios2_processor|cpu|D_ctrl_logic~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_logic~1\, u0|nios2_processor|cpu|D_ctrl_logic~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_logic\, u0|nios2_processor|cpu|E_ctrl_logic, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_implicit_dst_eretaddr~1\, u0|nios2_processor|cpu|F_ctrl_implicit_dst_eretaddr~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_implicit_dst_eretaddr~2\, u0|nios2_processor|cpu|F_ctrl_implicit_dst_eretaddr~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_implicit_dst_eretaddr~0\, u0|nios2_processor|cpu|F_ctrl_implicit_dst_eretaddr~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_implicit_dst_eretaddr\, u0|nios2_processor|cpu|D_ctrl_implicit_dst_eretaddr, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[0], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[1], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2]\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[3]\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[3], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]~0\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]~0, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]\, u0|rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|r_sync_rst_chain[3]\, u0|rst_controller|rst_controller|r_sync_rst_chain[3], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|r_sync_rst_chain~1\, u0|rst_controller|rst_controller|r_sync_rst_chain~1, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|r_sync_rst_chain[2]~DUPLICATE\, u0|rst_controller|rst_controller|r_sync_rst_chain[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|r_sync_rst_chain~0\, u0|rst_controller|rst_controller|r_sync_rst_chain~0, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|r_sync_rst_chain[1]\, u0|rst_controller|rst_controller|r_sync_rst_chain[1], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|WideOr0~0\, u0|rst_controller|rst_controller|WideOr0~0, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|r_sync_rst\, u0|rst_controller|rst_controller|r_sync_rst, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rst1~feeder\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rst1~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rst1\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rst1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_implicit_dst_retaddr~0\, u0|nios2_processor|cpu|F_ctrl_implicit_dst_retaddr~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_implicit_dst_retaddr~DUPLICATE\, u0|nios2_processor|cpu|D_ctrl_implicit_dst_retaddr~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|r_sync_rst_chain[2]\, u0|rst_controller|rst_controller|r_sync_rst_chain[2], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\, u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|always2~0\, u0|rst_controller|rst_controller|always2~0, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller|rst_controller|r_early_rst\, u0|rst_controller|rst_controller|r_early_rst, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_b_is_dst~0\, u0|nios2_processor|cpu|F_ctrl_b_is_dst~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_b_is_dst\, u0|nios2_processor|cpu|D_ctrl_b_is_dst, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[12]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~19\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_phy|virtual_state_sdr~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_phy|virtual_state_sdr~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[0]\, u0|nios2_processor|cpu|E_iw[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[2]~DUPLICATE\, u0|nios2_processor|cpu|E_iw[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[4]\, u0|nios2_processor|cpu|E_iw[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal95~5\, u0|nios2_processor|cpu|Equal95~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal95~10\, u0|nios2_processor|cpu|Equal95~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal95~9\, u0|nios2_processor|cpu|Equal95~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal95~6\, u0|nios2_processor|cpu|Equal95~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_alu_signed_comparison~0\, u0|nios2_processor|cpu|D_ctrl_alu_signed_comparison~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[14]~DUPLICATE\, u0|nios2_processor|cpu|D_iw[14]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal149~2\, u0|nios2_processor|cpu|Equal149~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal149~0\, u0|nios2_processor|cpu|Equal149~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_alu_signed_comparison~1\, u0|nios2_processor|cpu|D_ctrl_alu_signed_comparison~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_alu_signed_comparison\, u0|nios2_processor|cpu|E_ctrl_alu_signed_comparison, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[24]\, u0|nios2_processor|cpu|E_pcb[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal212~0\, u0|nios2_processor|cpu|Equal212~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_ld8_ld16\, u0|nios2_processor|cpu|M_ctrl_ld8_ld16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ld_align_byte2_byte3_fill\, u0|nios2_processor|cpu|M_ld_align_byte2_byte3_fill, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_align_byte2_byte3_fill\, u0|nios2_processor|cpu|A_ld_align_byte2_byte3_fill, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_ld_signed~0\, u0|nios2_processor|cpu|E_ctrl_ld_signed~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_ld_signed\, u0|nios2_processor|cpu|M_ctrl_ld_signed, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_ld_signed\, u0|nios2_processor|cpu|A_ctrl_ld_signed, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_st~0\, u0|nios2_processor|cpu|E_ctrl_st~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_st_cache~0\, u0|nios2_processor|cpu|E_st_cache~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_st_cache\, u0|nios2_processor|cpu|M_ctrl_st_cache, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_st_cache\, u0|nios2_processor|cpu|A_ctrl_st_cache, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_valid_st_cache_hit\, u0|nios2_processor|cpu|A_dc_valid_st_cache_hit, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_en_d1~0\, u0|nios2_processor|cpu|A_en_d1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_en_d1~DUPLICATE\, u0|nios2_processor|cpu|A_en_d1~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[3]\, u0|nios2_processor|cpu|E_iw[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_dc_index_nowb_inv~0\, u0|nios2_processor|cpu|E_ctrl_dc_index_nowb_inv~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_dc_index_nowb_inv\, u0|nios2_processor|cpu|M_ctrl_dc_index_nowb_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_dc_index_nowb_inv\, u0|nios2_processor|cpu|A_ctrl_dc_index_nowb_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_en~0\, u0|nios2_processor|cpu|dc_data_wr_port_en~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[9]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[8]~feeder\, u0|nios2_processor|cpu|E_src2[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_any~feeder\, u0|nios2_processor|cpu|A_exc_any~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_any~DUPLICATE\, u0|nios2_processor|cpu|A_exc_any~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[22]~DUPLICATE\, u0|nios2_processor|cpu|D_iw[22]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[17]\, u0|nios2_processor|cpu|D_iw[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_dst_regnum[0]~2\, u0|nios2_processor|cpu|D_dst_regnum[0]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_dst_regnum[0]\, u0|nios2_processor|cpu|E_dst_regnum[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dst_regnum[0]\, u0|nios2_processor|cpu|M_dst_regnum[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dst_regnum_from_M[0]\, u0|nios2_processor|cpu|A_dst_regnum_from_M[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dst_regnum~0\, u0|nios2_processor|cpu|A_dst_regnum~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_dst_regnum[1]\, u0|nios2_processor|cpu|E_dst_regnum[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dst_regnum[1]\, u0|nios2_processor|cpu|M_dst_regnum[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dst_regnum_from_M[1]\, u0|nios2_processor|cpu|A_dst_regnum_from_M[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dst_regnum~1\, u0|nios2_processor|cpu|A_dst_regnum~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_dst_regnum[2]\, u0|nios2_processor|cpu|E_dst_regnum[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dst_regnum[2]~DUPLICATE\, u0|nios2_processor|cpu|M_dst_regnum[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dst_regnum_from_M[2]\, u0|nios2_processor|cpu|A_dst_regnum_from_M[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dst_regnum~2\, u0|nios2_processor|cpu|A_dst_regnum~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_offset[0]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_ap_offset[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[8]~feeder\, u0|nios2_processor|cpu|D_iw[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[8]\, u0|nios2_processor|cpu|D_iw[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[22]\, u0|nios2_processor|cpu|D_iw[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|rf_b_rd_port_addr[0]~0\, u0|nios2_processor|cpu|rf_b_rd_port_addr[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|rf_b_rd_port_addr[1]~1\, u0|nios2_processor|cpu|rf_b_rd_port_addr[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0\, u0|mm_interconnect_0|rsp_mux_001|src_payload~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[16]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|always2~0\, u0|rst_controller_001|rst_controller|always2~0, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_001|rst_controller|r_early_rst\, u0|rst_controller_001|rst_controller|r_early_rst, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[22]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[22]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_phy|virtual_state_udr~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_phy|virtual_state_udr~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|sync2_udr\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|sync2_udr, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|update_jdo_strobe~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|update_jdo_strobe~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|update_jdo_strobe\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|update_jdo_strobe, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[1]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[3]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~17\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[4]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[4]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[4]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[5]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[5]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~21\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[5]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~25\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add1~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|ir[0]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|ir[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_phy|virtual_state_uir\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_phy|virtual_state_uir, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|sync2_uir\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|sync2_uir, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jxuir~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jxuir~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jxuir\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jxuir, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|ir[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|ir[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|enable_action_strobe\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|enable_action_strobe, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|ir[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|ir[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|Equal1~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|Equal1~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[37]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[37], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[36]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[36], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|take_action_tracemem_a\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|take_action_tracemem_a, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[1]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|Equal1~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|Equal1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[5]~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[5]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[35]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[35], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[33]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[33], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|take_action_any_break~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|take_action_any_break~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|always5~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|always5~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|always5~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|always5~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[22]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[22]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[22]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|always6~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|always6~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[22]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~10\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[5]~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[5]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[22]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[21]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[21]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[2]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[2]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[3]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[3]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[4]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[4]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~17\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[4]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~21\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[5]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[24]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[24]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[6]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[6]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~25\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Add0~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[6]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[8]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~24\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~52\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~52, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~22\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[0]~_wirecell\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[0]~_wirecell, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[32]~45\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[32]~45, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|DRsize.010\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|DRsize.010, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[15]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[15]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~20\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[15]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[14]\, u0|nios2_processor|cpu|E_iw[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[12]~feeder\, u0|nios2_processor|cpu|E_iw[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[12]\, u0|nios2_processor|cpu|E_iw[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[15]~feeder\, u0|nios2_processor|cpu|E_iw[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[15]\, u0|nios2_processor|cpu|E_iw[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_op_rdctl\, u0|nios2_processor|cpu|E_op_rdctl, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_rd_ctl_reg\, u0|nios2_processor|cpu|M_ctrl_rd_ctl_reg, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[30]~1\, u0|nios2_processor|cpu|A_inst_result[30]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_alu_force_xor~0\, u0|nios2_processor|cpu|D_ctrl_alu_force_xor~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_alu_force_xor~1\, u0|nios2_processor|cpu|D_ctrl_alu_force_xor~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_alu_force_xor~4\, u0|nios2_processor|cpu|D_ctrl_alu_force_xor~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_alu_force_xor~2\, u0|nios2_processor|cpu|D_ctrl_alu_force_xor~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_logic_op[1]~0\, u0|nios2_processor|cpu|D_logic_op[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_op[1]~DUPLICATE\, u0|nios2_processor|cpu|E_logic_op[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_logic_op_raw[0]~0\, u0|nios2_processor|cpu|D_logic_op_raw[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_logic_op[0]~1\, u0|nios2_processor|cpu|D_logic_op[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_op[0]\, u0|nios2_processor|cpu|E_logic_op[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[4]~1\, u0|nios2_processor|cpu|A_wr_data_unfiltered[4]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|rf_b_rd_port_addr[4]~4\, u0|nios2_processor|cpu|rf_b_rd_port_addr[4]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_shift_right_arith~0\, u0|nios2_processor|cpu|D_ctrl_shift_right_arith~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_shift_rot_left~0\, u0|nios2_processor|cpu|D_ctrl_shift_rot_left~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_shift_rot_left\, u0|nios2_processor|cpu|E_ctrl_shift_rot_left, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_sel_fill0~0\, u0|nios2_processor|cpu|E_rot_sel_fill0~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_sel_fill0\, u0|nios2_processor|cpu|M_rot_sel_fill0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[0]\, u0|nios2_processor|cpu|E_src2[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_shift_right_arith~1\, u0|nios2_processor|cpu|D_ctrl_shift_right_arith~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_shift_rot_right~DUPLICATE\, u0|nios2_processor|cpu|E_ctrl_shift_rot_right~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_mask[1]~3\, u0|nios2_processor|cpu|E_rot_mask[1]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_mask[1]\, u0|nios2_processor|cpu|M_rot_mask[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add10~3\, u0|nios2_processor|cpu|Add10~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_rn[4]\, u0|nios2_processor|cpu|M_rot_rn[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_ld~0\, u0|nios2_processor|cpu|D_ctrl_ld~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_ld\, u0|nios2_processor|cpu|E_ctrl_ld, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_ld~DUPLICATE\, u0|nios2_processor|cpu|M_ctrl_ld~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_flush_pipe_always~2\, u0|nios2_processor|cpu|D_ctrl_flush_pipe_always~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal149~1\, u0|nios2_processor|cpu|Equal149~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_trap_inst_nxt\, u0|nios2_processor|cpu|E_ctrl_trap_inst_nxt, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal149~4\, u0|nios2_processor|cpu|Equal149~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_retaddr~3\, u0|nios2_processor|cpu|D_ctrl_retaddr~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_retaddr~2\, u0|nios2_processor|cpu|D_ctrl_retaddr~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_illegal~2\, u0|nios2_processor|cpu|D_ctrl_illegal~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_retaddr~0\, u0|nios2_processor|cpu|D_ctrl_retaddr~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal95~1\, u0|nios2_processor|cpu|Equal95~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_retaddr~1\, u0|nios2_processor|cpu|D_ctrl_retaddr~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_retaddr\, u0|nios2_processor|cpu|E_ctrl_retaddr, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~0\, u0|nios2_processor|cpu|E_alu_result~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_regnum_b_cmp_F~0\, u0|nios2_processor|cpu|E_regnum_b_cmp_F~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[25]\, u0|nios2_processor|cpu|D_iw[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[8]~feeder\, u0|nios2_processor|cpu|M_st_data[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[8]\, u0|nios2_processor|cpu|E_src2_reg[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_mem8~0\, u0|nios2_processor|cpu|D_ctrl_mem8~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_mem8\, u0|nios2_processor|cpu|E_ctrl_mem8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[8]\, u0|nios2_processor|cpu|M_st_data[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[8]\, u0|nios2_processor|cpu|A_st_data[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_active\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_active, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~0\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_offset[0]\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_offset[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_offset[1]\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_offset[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~2\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_offset[2]\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_offset[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_done_nxt\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_done_nxt, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_done\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_done, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_active_nxt~0\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_active_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_active~DUPLICATE\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_active~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_data_active\, u0|nios2_processor|cpu|A_dc_xfer_rd_data_active, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_active\, u0|nios2_processor|cpu|A_dc_xfer_wr_active, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_wb_rd_port_en~0\, u0|nios2_processor|cpu|dc_wb_rd_port_en~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_wb_rd_port_en\, u0|nios2_processor|cpu|dc_wb_rd_port_en, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_data_cnt[2]~1\, u0|nios2_processor|cpu|A_dc_rd_data_cnt[2]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_dp_offset[1]\, u0|nios2_processor|cpu|A_dc_fill_dp_offset[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_dp_offset_nxt[0]~1\, u0|nios2_processor|cpu|A_dc_fill_dp_offset_nxt[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_dp_offset[0]~feeder\, u0|nios2_processor|cpu|A_dc_fill_dp_offset[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_dp_offset[0]\, u0|nios2_processor|cpu|A_dc_fill_dp_offset[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_dp_offset_nxt[1]~2\, u0|nios2_processor|cpu|A_dc_fill_dp_offset_nxt[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_dp_offset[1]~DUPLICATE\, u0|nios2_processor|cpu|A_dc_fill_dp_offset[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_dp_offset_nxt[2]~0\, u0|nios2_processor|cpu|A_dc_fill_dp_offset_nxt[2]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_dp_offset[2]\, u0|nios2_processor|cpu|A_dc_fill_dp_offset[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[10]\, u0|nios2_processor|cpu|M_alu_result[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[10]~feeder\, u0|nios2_processor|cpu|E_pcb[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[10]\, u0|nios2_processor|cpu|E_pcb[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[9]~DUPLICATE\, u0|nios2_processor|cpu|E_pcb[9]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[8]\, u0|nios2_processor|cpu|E_pcb[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[6]\, u0|nios2_processor|cpu|E_pcb[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[3]\, u0|nios2_processor|cpu|D_pc[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[5]\, u0|nios2_processor|cpu|E_pcb[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[4]\, u0|nios2_processor|cpu|E_pcb[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[2]~feeder\, u0|nios2_processor|cpu|E_pcb[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[2]\, u0|nios2_processor|cpu|E_pcb[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[1]\, u0|nios2_processor|cpu|D_pc[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[3]~feeder\, u0|nios2_processor|cpu|E_pcb[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[3]\, u0|nios2_processor|cpu|E_pcb[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~65\, u0|nios2_processor|cpu|Add7~65, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~29\, u0|nios2_processor|cpu|Add7~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~41\, u0|nios2_processor|cpu|Add7~41, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~53\, u0|nios2_processor|cpu|Add7~53, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~1\, u0|nios2_processor|cpu|Add7~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~13\, u0|nios2_processor|cpu|Add7~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~21\, u0|nios2_processor|cpu|Add7~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~85\, u0|nios2_processor|cpu|Add7~85, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[8]\, u0|nios2_processor|cpu|M_pc_plus_one[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_addr[0]~0\, u0|nios2_processor|cpu|dc_data_wr_port_addr[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_addr[1]~1\, u0|nios2_processor|cpu|dc_data_wr_port_addr[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_addr[2]~2\, u0|nios2_processor|cpu|dc_data_wr_port_addr[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[6]~feeder\, u0|nios2_processor|cpu|E_src2[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_op[1]\, u0|nios2_processor|cpu|E_logic_op[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[31]\, u0|nios2_processor|cpu|D_iw[31], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[0]\, u0|sdram_controller|za_data[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[0]~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|Add0~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|Add0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[0]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|Add0~1\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|Add0~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|wr_ptr[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[1]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[1]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_ready~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_ready~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rd_ptr[1]~1\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rd_ptr[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[2]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rd_ptr[2]~2\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[1]\, u0|sdram_controller|za_data[1], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[2]\, u0|sdram_controller|za_data[2], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[3]\, u0|sdram_controller|za_data[3], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[4]\, u0|sdram_controller|za_data[4], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[5]\, u0|sdram_controller|za_data[5], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[6]\, u0|sdram_controller|za_data[6], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[7]\, u0|sdram_controller|za_data[7], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[8]\, u0|sdram_controller|za_data[8], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[9]\, u0|sdram_controller|za_data[9], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[10]\, u0|sdram_controller|za_data[10], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[11]\, u0|sdram_controller|za_data[11], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[12]\, u0|sdram_controller|za_data[12], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[13]\, u0|sdram_controller|za_data[13], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[14]\, u0|sdram_controller|za_data[14], Top_Lab2_v1, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_data[15]\, u0|sdram_controller|za_data[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~6\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|always10~1\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|always10~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|rp_valid\, u0|mm_interconnect_0|sdram_controller_s1_agent|rp_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[5]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~6\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_offset[0]\, u0|nios2_processor|cpu|A_dc_xfer_wr_offset[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_offset_nxt[0]~0\, u0|nios2_processor|cpu|A_dc_xfer_wr_offset_nxt[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_offset[0]~DUPLICATE\, u0|nios2_processor|cpu|A_dc_xfer_wr_offset[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_offset_nxt[1]~1\, u0|nios2_processor|cpu|A_dc_xfer_wr_offset_nxt[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_offset[1]\, u0|nios2_processor|cpu|A_dc_xfer_wr_offset[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_offset_nxt[2]~2\, u0|nios2_processor|cpu|A_dc_xfer_wr_offset_nxt[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_offset[2]\, u0|nios2_processor|cpu|A_dc_xfer_wr_offset[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE\, u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0\, u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset[0]\, u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1\, u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset[1]\, u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2\, u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset[2]\, u0|nios2_processor|cpu|A_dc_wb_rd_addr_offset[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[7]~feeder\, u0|nios2_processor|cpu|E_src2[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[4]~DUPLICATE\, u0|nios2_processor|cpu|E_src2[4]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[5]~feeder\, u0|nios2_processor|cpu|E_src2[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_hi_imm16~0\, u0|nios2_processor|cpu|F_ctrl_hi_imm16~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_hi_imm16\, u0|nios2_processor|cpu|D_ctrl_hi_imm16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[5]~2\, u0|nios2_processor|cpu|E_src2[5]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[5]\, u0|nios2_processor|cpu|E_src2[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[9]~feeder\, u0|nios2_processor|cpu|E_src2[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_rot~0\, u0|nios2_processor|cpu|D_ctrl_rot~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_rot\, u0|nios2_processor|cpu|E_ctrl_rot, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_pass1~0\, u0|nios2_processor|cpu|E_rot_pass1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_pass1\, u0|nios2_processor|cpu|M_rot_pass1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_shift_rot_right\, u0|nios2_processor|cpu|E_ctrl_shift_rot_right, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_sel_fill1~0\, u0|nios2_processor|cpu|E_rot_sel_fill1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_sel_fill1\, u0|nios2_processor|cpu|M_rot_sel_fill1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_mask[4]~2\, u0|nios2_processor|cpu|E_rot_mask[4]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_mask[4]~DUPLICATE\, u0|nios2_processor|cpu|M_rot_mask[4]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_mask[6]~4\, u0|nios2_processor|cpu|E_rot_mask[6]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_mask[6]\, u0|nios2_processor|cpu|M_rot_mask[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add10~0\, u0|nios2_processor|cpu|Add10~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_mem16~0\, u0|nios2_processor|cpu|D_ctrl_mem16~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_mem16\, u0|nios2_processor|cpu|E_ctrl_mem16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[0]~4\, u0|nios2_processor|cpu|D_src2_reg[0]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_align_sign_bit\, u0|nios2_processor|cpu|A_data_ram_ld_align_sign_bit, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~49\, u0|nios2_processor|cpu|Add3~49, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~41\, u0|nios2_processor|cpu|Add3~41, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~45\, u0|nios2_processor|cpu|Add3~45, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[23]\, u0|nios2_processor|cpu|D_pc_plus_one[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[22]\, u0|nios2_processor|cpu|D_pc_plus_one[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~85\, u0|nios2_processor|cpu|Add3~85, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~89\, u0|nios2_processor|cpu|Add3~89, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~77\, u0|nios2_processor|cpu|Add3~77, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[15]\, u0|nios2_processor|cpu|D_pc_plus_one[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[13]~feeder\, u0|nios2_processor|cpu|E_src2[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal212~1\, u0|nios2_processor|cpu|Equal212~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_ld8\, u0|nios2_processor|cpu|M_ctrl_ld8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ld_align_byte1_fill~0\, u0|nios2_processor|cpu|M_ld_align_byte1_fill~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_align_byte1_fill\, u0|nios2_processor|cpu|A_ld_align_byte1_fill, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[2]~2\, u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[66]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][106]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|WideOr1\, u0|mm_interconnect_0|cmd_mux_005|WideOr1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][67]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][85]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][85], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[85]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[85]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[85]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[85], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[85]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[85]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[85]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[85], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][85]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][85], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent|rp_valid\, u0|mm_interconnect_0|onchip_memory_s1_agent|rp_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_014|clock_xer|take_in_data~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_013|clock_xer|take_in_data~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|WideOr0~0\, u0|mm_interconnect_0|rsp_demux_005|WideOr0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[39]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[39]\, u0|mm_interconnect_0|cmd_mux_005|src_data[39], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_offset_nxt[2]~2\, u0|nios2_processor|cpu|ic_fill_ap_offset_nxt[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_offset[2]\, u0|nios2_processor|cpu|ic_fill_ap_offset[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[40]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[40]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[40]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[40], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[40]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[40], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_has_started_nxt~0\, u0|nios2_processor|cpu|A_dc_fill_has_started_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_has_started\, u0|nios2_processor|cpu|A_dc_fill_has_started, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field[1]~0\, u0|nios2_processor|cpu|d_address_offset_field[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field_nxt[2]~5\, u0|nios2_processor|cpu|d_address_offset_field_nxt[2]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_wr_active\, u0|nios2_processor|cpu|A_dc_wb_wr_active, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field[1]~1\, u0|nios2_processor|cpu|d_address_offset_field[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field[1]~2\, u0|nios2_processor|cpu|d_address_offset_field[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field[2]\, u0|nios2_processor|cpu|d_address_offset_field[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field_nxt[2]~6\, u0|nios2_processor|cpu|d_address_offset_field_nxt[2]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field_nxt[2]~1\, u0|nios2_processor|cpu|d_address_offset_field_nxt[2]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field[2]~DUPLICATE\, u0|nios2_processor|cpu|d_address_offset_field[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[40]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[40]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[40]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[40], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[40]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[40], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[40]\, u0|mm_interconnect_0|cmd_mux_005|src_data[40], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[41]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[41], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[41]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[41]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[41]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[41], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[41]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[41], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[41]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[41], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[41]\, u0|mm_interconnect_0|cmd_mux_005|src_data[41], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_line[1]\, u0|nios2_processor|cpu|A_dc_wb_line[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_line_field_nxt[1]~1\, u0|nios2_processor|cpu|d_address_line_field_nxt[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_line_field[1]\, u0|nios2_processor|cpu|d_address_line_field[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[42]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[42]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[42]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[42], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[42]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[42], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[42]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[42], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[42]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[42], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[42]\, u0|mm_interconnect_0|cmd_mux_005|src_data[42], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_line[2]~feeder\, u0|nios2_processor|cpu|A_dc_wb_line[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_line[2]\, u0|nios2_processor|cpu|A_dc_wb_line[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_line_field_nxt[2]~5\, u0|nios2_processor|cpu|d_address_line_field_nxt[2]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_line_field[2]\, u0|nios2_processor|cpu|d_address_line_field[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[43]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[43], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[43]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[43], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[43]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[43], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[43]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[43], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[43]\, u0|mm_interconnect_0|cmd_mux_005|src_data[43], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[44]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[44]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[44]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[44], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[44]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[44], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[44]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[44], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[44]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[44], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[44]\, u0|mm_interconnect_0|cmd_mux_005|src_data[44], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[45]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[45]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[45]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[45], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[45]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[45], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[9]~DUPLICATE\, u0|nios2_processor|cpu|E_src2[9]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[7]~feeder\, u0|nios2_processor|cpu|E_extra_pc[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[7]\, u0|nios2_processor|cpu|D_pc_plus_one[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_br_cond_nxt~0\, u0|nios2_processor|cpu|E_ctrl_br_cond_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_br_cond\, u0|nios2_processor|cpu|E_ctrl_br_cond, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_br_cond\, u0|nios2_processor|cpu|M_ctrl_br_cond, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_wr_en_unfiltered\, u0|nios2_processor|cpu|M_bht_wr_en_unfiltered, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_br_mispredict~0\, u0|nios2_processor|cpu|E_br_mispredict~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_ld\, u0|nios2_processor|cpu|M_ctrl_ld, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_mem_byte_en[1]~2\, u0|nios2_processor|cpu|E_mem_byte_en[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_byte_en[1]~DUPLICATE\, u0|nios2_processor|cpu|M_mem_byte_en[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_byte_en[1]~DUPLICATE\, u0|nios2_processor|cpu|A_mem_byte_en[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_byte_en[1]~2\, u0|nios2_processor|cpu|dc_data_wr_port_byte_en[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_rd_port_addr[0]~0\, u0|nios2_processor|cpu|dc_data_rd_port_addr[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_rd_port_addr[1]~1\, u0|nios2_processor|cpu|dc_data_rd_port_addr[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_rd_port_addr[2]~2\, u0|nios2_processor|cpu|dc_data_rd_port_addr[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_rd_port_addr[3]~3\, u0|nios2_processor|cpu|dc_data_rd_port_addr[3]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_rd_port_addr[4]~4\, u0|nios2_processor|cpu|dc_data_rd_port_addr[4]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_rd_port_addr[5]~5\, u0|nios2_processor|cpu|dc_data_rd_port_addr[5]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_rd_port_addr[6]~6\, u0|nios2_processor|cpu|dc_data_rd_port_addr[6]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_rd_port_addr[7]~7\, u0|nios2_processor|cpu|dc_data_rd_port_addr[7]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_rd_port_addr[8]~8\, u0|nios2_processor|cpu|dc_data_rd_port_addr[8]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[1]\, u0|nios2_processor|cpu|E_src2[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[1]\, u0|nios2_processor|cpu|W_wr_data[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|rf_a_rd_port_addr[1]~1\, u0|nios2_processor|cpu|rf_a_rd_port_addr[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[28]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~22\, u0|mm_interconnect_0|cmd_mux_004|src_payload~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[8]~21\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[8]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[1]~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~25\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[7]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~17\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add1~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_allowed\, u0|nios2_processor|cpu|A_exc_allowed, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_any_active\, u0|nios2_processor|cpu|A_exc_any_active, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[1]\, u0|nios2_processor|cpu|M_iw[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[1]\, u0|nios2_processor|cpu|A_iw[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[5]~feeder\, u0|nios2_processor|cpu|M_iw[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[5]\, u0|nios2_processor|cpu|M_iw[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[5]\, u0|nios2_processor|cpu|A_iw[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[3]\, u0|nios2_processor|cpu|M_iw[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[3]\, u0|nios2_processor|cpu|A_iw[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[4]\, u0|nios2_processor|cpu|M_iw[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[4]~feeder\, u0|nios2_processor|cpu|A_iw[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[4]\, u0|nios2_processor|cpu|A_iw[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[0]\, u0|nios2_processor|cpu|M_iw[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[0]\, u0|nios2_processor|cpu|A_iw[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[2]\, u0|nios2_processor|cpu|M_iw[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[2]~feeder\, u0|nios2_processor|cpu|A_iw[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[2]\, u0|nios2_processor|cpu|A_iw[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|is_uncond_dct~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|is_uncond_dct~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_code[1]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_code[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[3]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[3]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[3]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[3]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[16]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[16]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[16]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[14]\, u0|nios2_processor|cpu|F_pc[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[17]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[18]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[18]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[23]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~12\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[21]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[24]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[19]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[20]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~11\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~37\, u0|nios2_processor|cpu|Add3~37, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~5\, u0|nios2_processor|cpu|Add3~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[25]\, u0|nios2_processor|cpu|D_pc_plus_one[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~17\, u0|nios2_processor|cpu|Add1~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~9\, u0|nios2_processor|cpu|Add1~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~5\, u0|nios2_processor|cpu|Add1~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[25]\, u0|nios2_processor|cpu|E_extra_pc[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[25]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[25]\, u0|nios2_processor|cpu|F_pc[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[25]\, u0|nios2_processor|cpu|D_pc[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[27]\, u0|nios2_processor|cpu|E_pcb[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[27]~feeder\, u0|nios2_processor|cpu|M_pcb[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[27]\, u0|nios2_processor|cpu|M_pcb[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_jmp_indirect\, u0|nios2_processor|cpu|E_ctrl_jmp_indirect, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_jmp_indirect~feeder\, u0|nios2_processor|cpu|M_ctrl_jmp_indirect~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_jmp_indirect\, u0|nios2_processor|cpu|M_ctrl_jmp_indirect, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[3]~1\, u0|nios2_processor|cpu|A_pipe_flush_waddr[3]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[23]\, u0|nios2_processor|cpu|D_pc[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[25]\, u0|nios2_processor|cpu|E_pcb[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~17\, u0|nios2_processor|cpu|Add7~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~25\, u0|nios2_processor|cpu|Add7~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~89\, u0|nios2_processor|cpu|Add7~89, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~77\, u0|nios2_processor|cpu|Add7~77, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[25]\, u0|nios2_processor|cpu|M_pc_plus_one[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[27]\, u0|nios2_processor|cpu|M_target_pcb[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[3]~0\, u0|nios2_processor|cpu|A_pipe_flush_waddr[3]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~1\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[25]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_issue~DUPLICATE\, u0|nios2_processor|cpu|D_issue~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_br_uncond~0\, u0|nios2_processor|cpu|F_ctrl_br_uncond~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_br_uncond\, u0|nios2_processor|cpu|D_ctrl_br_uncond, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_br~0\, u0|nios2_processor|cpu|F_ctrl_br~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_br\, u0|nios2_processor|cpu|D_ctrl_br, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_br_pred_taken~0\, u0|nios2_processor|cpu|D_br_pred_taken~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_a_not_src~0\, u0|nios2_processor|cpu|F_ctrl_a_not_src~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_a_not_src\, u0|nios2_processor|cpu|D_ctrl_a_not_src, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~0\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[25]~2\, u0|nios2_processor|cpu|F_pc_nxt[25]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[25]~3\, u0|nios2_processor|cpu|F_pc_nxt[25]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[25]~DUPLICATE\, u0|nios2_processor|cpu|F_pc[25]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[27]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~10\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~14\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_a~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_a~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[0]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Equal0~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Equal0~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Equal0~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Equal0~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~18\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_a~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_a~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_rd~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_rd~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_rd\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_rd, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_rd_d1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_rd_d1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[0]~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[0]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[12]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~63\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~63, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|always2~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|always2~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_record_handler\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_record_handler, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_active_no_break\, u0|nios2_processor|cpu|A_exc_active_no_break, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_record_handler~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_record_handler~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_record_handler~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_record_handler~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[28]~12\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[28]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_handler~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_handler~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_handler[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_handler[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[3]\, u0|nios2_processor|cpu|M_pc_plus_one[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~101\, u0|nios2_processor|cpu|Add3~101, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add0~29\, u0|nios2_processor|cpu|Add0~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add0~33\, u0|nios2_processor|cpu|Add0~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add0~37\, u0|nios2_processor|cpu|Add0~37, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add0~1\, u0|nios2_processor|cpu|Add0~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_br_taken_waddr_partial[3]\, u0|nios2_processor|cpu|D_br_taken_waddr_partial[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[3]~feeder\, u0|nios2_processor|cpu|E_extra_pc[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[3]\, u0|nios2_processor|cpu|D_pc_plus_one[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[3]\, u0|nios2_processor|cpu|E_extra_pc[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[5]\, u0|nios2_processor|cpu|E_src1[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~24\, u0|nios2_processor|cpu|E_alu_result~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[5]\, u0|nios2_processor|cpu|E_alu_result[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[5]\, u0|nios2_processor|cpu|M_alu_result[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_mem_byte_en~1\, u0|nios2_processor|cpu|E_mem_byte_en~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_byte_en[0]~DUPLICATE\, u0|nios2_processor|cpu|M_mem_byte_en[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_byte_en[0]\, u0|nios2_processor|cpu|A_mem_byte_en[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_byte_en[0]~0\, u0|nios2_processor|cpu|dc_data_wr_port_byte_en[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[1]\, u0|nios2_processor|cpu|M_st_data[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[1]\, u0|nios2_processor|cpu|A_st_data[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[1]\, u0|nios2_processor|cpu|A_dc_st_data[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][85]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][85], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][85]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][85], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_004|src0_valid~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~15\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~15, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[1]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~15\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~15, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_008|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_008|src0_valid~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[40]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[40], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[40]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[40], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Equal6~0\, u0|sys_clk_timer|Equal6~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|always1~0\, u0|mm_interconnect_0|router|always1~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|always1~2\, u0|mm_interconnect_0|router|always1~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|always1~3\, u0|mm_interconnect_0|router|always1~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[6]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[66]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[66]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[65]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|write~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][106]~feeder\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent|rp_valid\, u0|mm_interconnect_0|switches_s1_agent|rp_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|din_s1~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_toggle_flopped~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_taken~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3\, u0|mm_interconnect_0|cmd_demux|sink_ready~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \SW[2]~input\, SW[2]~input, Top_Lab2_v1, 1
instance = comp, \u0|switches|read_mux_out[2]\, u0|switches|read_mux_out[2], Top_Lab2_v1, 1
instance = comp, \u0|switches|readdata[2]\, u0|switches|readdata[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][2]~feeder\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|always4~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_015|clock_xer|take_in_data, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_015|clock_xer|out_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~0\, u0|mm_interconnect_0|router|Equal4~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0\, u0|mm_interconnect_0|router|Equal5~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[7]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[66]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_006|clock_xer|out_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_taken~1\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_taken~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[65]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|rp_valid\, u0|mm_interconnect_0|leds_s1_agent|rp_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_016|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~3\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|leds_s1_agent|uncompressor|sink_ready~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_taken~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~1\, u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~DUPLICATE\, u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3\, u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~feeder\, u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1], Top_Lab2_v1, 1
instance = comp, \u0|leds|always0~0\, u0|leds|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|leds|always0~1\, u0|leds|always0~1, Top_Lab2_v1, 1
instance = comp, \u0|leds|data_out[2]\, u0|leds|data_out[2], Top_Lab2_v1, 1
instance = comp, \u0|leds|readdata[2]\, u0|leds|readdata[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|always4~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_016|clock_xer|take_in_data, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_016|clock_xer|out_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~54\, u0|mm_interconnect_0|rsp_mux|src_data[2]~54, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal7~0\, u0|mm_interconnect_0|router|Equal7~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal7~1\, u0|mm_interconnect_0|router|Equal7~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[1]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|read_latency_shift_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|read_latency_shift_reg~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|read_latency_shift_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem[1][106]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem[1][106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem[1][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem[0][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent|rp_valid\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent|rp_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|write~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~6\, u0|mm_interconnect_0|cmd_demux|sink_ready~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1\, u0|mm_interconnect_0|cmd_demux|sink_ready~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[2]~feeder\, u0|rxdecmidi_0|RegControl[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|Equal1~0\, u0|rxdecmidi_0|Equal1~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|P_RegEstado~0\, u0|rxdecmidi_0|P_RegEstado~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[2]\, u0|rxdecmidi_0|RegControl[2], Top_Lab2_v1, 1
instance = comp, \RX_MIDI~input\, RX_MIDI~input, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt~3\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt~3, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[0]~feeder\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[0]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[0], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[2]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[2], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt~2\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt~2, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[1]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[1], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt~1\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt~1, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[2]~DUPLICATE\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|Selector2~0\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|Selector2~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e4\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e4, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|es.e5~0\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|es.e5~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e5\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e5, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[3]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[3], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt~0\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[3]~DUPLICATE\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_bt[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|es.e6~0\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|es.e6~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e6\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e6, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~0\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|es.e7~0\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|es.e7~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e7\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e7, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|es.e8~0\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|es.e8~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e8~DUPLICATE\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e8~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|Selector0~0\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|Selector0~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|Selector1~0\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|Selector1~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e2\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e2, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|Selector0~1\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|Selector0~1, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e0\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|es.e1~0\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|es.e1~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e1\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e1, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~13\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~13, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~5\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~5, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[1]~2\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[0]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[0], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~9\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~9, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~4\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~4, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[1]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[1], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~5\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~5, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~3\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~3, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[2]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[2], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~45\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~45, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~13\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~13, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[3]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[3], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~41\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~41, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~12\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~12, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[4]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[4], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~37\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~37, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~11\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~11, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[5]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[5], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~33\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~33, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~10\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~10, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[6]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[6], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Equal2~1\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Equal2~1, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~1\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~1, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~1\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~1, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[7]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[7], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~29\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~29, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~9\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~9, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[8]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[8], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~25\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~25, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~8\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~8, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[9]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[9], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[10]~DUPLICATE\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[10]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~21\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~21, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~7\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~7, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[10]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[10], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[11]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[11], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~17\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Add1~17, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~6\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd~6, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[11]~DUPLICATE\, u0|rxdecmidi_0|u_RxDecMIDI|C1|value_pd[11]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Equal2~0\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Equal2~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|Equal2~2\, u0|rxdecmidi_0|u_RxDecMIDI|C1|Equal2~2, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|es.e3~0\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|es.e3~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e3\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e3, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|desp_der\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|desp_der, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[9]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[9], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[8]~DUPLICATE\, u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[8]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[7]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[7], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[6]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[6], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[5]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[5], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[4]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[4], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[3]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[3], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[2]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[2], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|key[1]~feeder\, u0|rxdecmidi_0|u_RxDecMIDI|C2|key[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e8\, u0|rxdecmidi_0|u_RxDecMIDI|C1|UC|ep.e8, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector4~0\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector4~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e4\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e4, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|es.e5~0\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|es.e5~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e5\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e5, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e6~feeder\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e6~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e6\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e6, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|code_reg[0]~feeder\, u0|rxdecmidi_0|u_RxDecMIDI|C2|code_reg[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e10\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e10, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|code_reg[1]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|code_reg[1], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|code_reg[2]~feeder\, u0|rxdecmidi_0|u_RxDecMIDI|C2|code_reg[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|code_reg[2]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|code_reg[2], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|code_reg[3]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|code_reg[3], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector2~0\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector2~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector0~0\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector0~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e0\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[8]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[8], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector1~0\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector1~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e1\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e1, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|code_reg[0]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|code_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector5~0\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector5~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e7\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e7, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector6~0\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector6~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e8\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e8, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|P_RegDatos~0\, u0|rxdecmidi_0|P_RegDatos~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector7~0\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector7~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e9~feeder\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e9~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e9\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e9, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector2~1\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector2~1, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e2~feeder\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e2~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e2\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e2, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector3~0\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|Selector3~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e3\, u0|rxdecmidi_0|u_RxDecMIDI|C2|UC|ep.e3, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|key[1]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|key[1], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[2]~feeder\, u0|rxdecmidi_0|RegDatos[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[2]\, u0|rxdecmidi_0|RegDatos[2], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegEstado~1\, u0|rxdecmidi_0|RegEstado~1, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegEstado[2]\, u0|rxdecmidi_0|RegEstado[2], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|rd_data[2]~0\, u0|rxdecmidi_0|rd_data[2]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~24\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~24, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|always4~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_010|clock_xer|take_in_data, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_010|clock_xer|out_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[10]~feeder\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[10]~feeder, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[10]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[10], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write_valid~feeder\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write_valid~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|state~1\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|state~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|state\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|state, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[2]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[2], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[3]~feeder\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[3]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[3], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[4]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[4], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[5]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[5], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[6]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[6], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[7]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[7], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[8]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[8], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[9]~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[9]~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[9]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[9], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[0]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[0], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[1]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|count[1], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write_stalled~1\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write_stalled~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write_valid\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write_valid, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|always1~1\, u0|mm_interconnect_0|router|always1~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal9~0\, u0|mm_interconnect_0|router|Equal9~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[0]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent|rp_valid\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent|rp_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|always2~0\, u0|jtag_uart|always2~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|av_waitrequest~0\, u0|jtag_uart|av_waitrequest~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|av_waitrequest\, u0|jtag_uart|av_waitrequest, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|fifo_rd~0\, u0|jtag_uart|fifo_rd~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|fifo_rd~1\, u0|jtag_uart|fifo_rd~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|t_dav\, u0|jtag_uart|t_dav, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|tck_t_dav\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|tck_t_dav, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write_stalled~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write_stalled~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write_stalled~feeder\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write_stalled~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write_stalled\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write_stalled, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write~1\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write1\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write2\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|write2, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|always2~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|always2~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rst2~feeder\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rst2~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rst2\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rst2, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|t_ena~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|t_ena~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|t_ena~feeder\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|t_ena~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|t_ena\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|t_ena, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|wr_rfifo\, u0|jtag_uart|wr_rfifo, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[0]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[0], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~feeder\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~feeder\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~feeder\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rvalid\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rvalid, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|r_val~0\, u0|jtag_uart|r_val~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|r_val~feeder\, u0|jtag_uart|r_val~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|r_val\, u0|jtag_uart|r_val, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|r_ena~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|r_ena~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]~feeder\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~feeder\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~feeder\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~feeder\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]~feeder\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]~DUPLICATE\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~feeder\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[11]\, u0|nios2_processor|cpu|D_pc[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[13]\, u0|nios2_processor|cpu|E_pcb[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[12]\, u0|nios2_processor|cpu|E_pcb[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[11]\, u0|nios2_processor|cpu|E_pcb[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~73\, u0|nios2_processor|cpu|Add7~73, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~37\, u0|nios2_processor|cpu|Add7~37, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~49\, u0|nios2_processor|cpu|Add7~49, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[11]\, u0|nios2_processor|cpu|M_pc_plus_one[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~13\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~13, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[10]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~13\, u0|mm_interconnect_0|rsp_mux_001|src_data[10]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dst_regnum[2]\, u0|nios2_processor|cpu|M_dst_regnum[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_regnum_b_cmp_F~0\, u0|nios2_processor|cpu|M_regnum_b_cmp_F~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dst_regnum[3]\, u0|nios2_processor|cpu|M_dst_regnum[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_regnum_b_cmp_F~1\, u0|nios2_processor|cpu|M_regnum_b_cmp_F~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_regnum_b_cmp_F\, u0|nios2_processor|cpu|M_regnum_b_cmp_F, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_regnum_b_cmp_D\, u0|nios2_processor|cpu|A_regnum_b_cmp_D, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[22]~7\, u0|nios2_processor|cpu|D_src2_reg[22]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[2]\, u0|nios2_processor|cpu|W_wr_data[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[2]~65\, u0|nios2_processor|cpu|D_src2_reg[2]~65, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[2]~73\, u0|nios2_processor|cpu|D_src2_reg[2]~73, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[2]\, u0|nios2_processor|cpu|E_src2_reg[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[10]~feeder\, u0|nios2_processor|cpu|M_st_data[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[10]~feeder\, u0|nios2_processor|cpu|E_src2[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[10]\, u0|nios2_processor|cpu|E_src2[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[11]~feeder\, u0|nios2_processor|cpu|E_src2[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~29\, u0|nios2_processor|cpu|E_alu_result~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[9]~feeder\, u0|nios2_processor|cpu|E_extra_pc[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[9]\, u0|nios2_processor|cpu|D_pc_plus_one[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[9]\, u0|nios2_processor|cpu|E_extra_pc[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[11]\, u0|nios2_processor|cpu|E_alu_result[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[12]~feeder\, u0|nios2_processor|cpu|E_src2[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[18]~feeder\, u0|nios2_processor|cpu|E_pcb[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[18]~DUPLICATE\, u0|nios2_processor|cpu|E_pcb[18]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[15]~feeder\, u0|nios2_processor|cpu|D_pc[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[15]\, u0|nios2_processor|cpu|D_pc[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[17]~DUPLICATE\, u0|nios2_processor|cpu|E_pcb[17]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[14]~feeder\, u0|nios2_processor|cpu|D_pc[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[14]\, u0|nios2_processor|cpu|D_pc[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[16]~feeder\, u0|nios2_processor|cpu|E_pcb[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[16]\, u0|nios2_processor|cpu|E_pcb[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[15]\, u0|nios2_processor|cpu|E_pcb[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[12]~DUPLICATE\, u0|nios2_processor|cpu|D_pc[12]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[14]~feeder\, u0|nios2_processor|cpu|E_pcb[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[14]\, u0|nios2_processor|cpu|E_pcb[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~61\, u0|nios2_processor|cpu|Add7~61, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~9\, u0|nios2_processor|cpu|Add7~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~93\, u0|nios2_processor|cpu|Add7~93, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~97\, u0|nios2_processor|cpu|Add7~97, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~81\, u0|nios2_processor|cpu|Add7~81, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[16]\, u0|nios2_processor|cpu|M_pc_plus_one[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[1]\, u0|nios2_processor|cpu|A_mem_baddr[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6\, u0|mm_interconnect_0|rsp_mux|src_payload~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[23]~88\, u0|nios2_processor|cpu|D_src2_reg[23]~88, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[24]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[46]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[46], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[46]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[46], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[46]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[46], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[46]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[46], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[46]\, u0|mm_interconnect_0|cmd_mux_005|src_data[46], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[0]~DUPLICATE\, u0|nios2_processor|cpu|d_address_tag_field[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[47]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[47], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[47]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[47], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[47]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[47], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[47]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[47], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[47]\, u0|mm_interconnect_0|cmd_mux_005|src_data[47], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[10]~DUPLICATE\, u0|nios2_processor|cpu|E_src2[10]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~27\, u0|nios2_processor|cpu|E_alu_result~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[8]\, u0|nios2_processor|cpu|E_alu_result[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[8]\, u0|nios2_processor|cpu|M_alu_result[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[30]\, u0|nios2_processor|cpu|D_iw[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|rf_a_rd_port_addr[3]~3\, u0|nios2_processor|cpu|rf_a_rd_port_addr[3]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|rf_a_rd_port_addr[4]~4\, u0|nios2_processor|cpu|rf_a_rd_port_addr[4]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_pass2~0\, u0|nios2_processor|cpu|E_rot_pass2~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_pass2\, u0|nios2_processor|cpu|M_rot_pass2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add10~2\, u0|nios2_processor|cpu|Add10~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_rn[3]\, u0|nios2_processor|cpu|M_rot_rn[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[19]\, u0|nios2_processor|cpu|F_pc[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[19]\, u0|nios2_processor|cpu|D_pc[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[21]\, u0|nios2_processor|cpu|E_pcb[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[18]\, u0|nios2_processor|cpu|D_pc[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[20]~feeder\, u0|nios2_processor|cpu|E_pcb[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[20]\, u0|nios2_processor|cpu|E_pcb[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[17]~feeder\, u0|nios2_processor|cpu|D_pc[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[17]\, u0|nios2_processor|cpu|D_pc[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[19]\, u0|nios2_processor|cpu|E_pcb[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~69\, u0|nios2_processor|cpu|Add7~69, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~33\, u0|nios2_processor|cpu|Add7~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~45\, u0|nios2_processor|cpu|Add7~45, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[19]\, u0|nios2_processor|cpu|M_pc_plus_one[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[3]~DUPLICATE\, u0|nios2_processor|cpu|M_st_data[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[3]\, u0|nios2_processor|cpu|A_dc_st_data[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_013|clock_xer|out_valid, Top_Lab2_v1, 1
instance = comp, \SW[3]~input\, SW[3]~input, Top_Lab2_v1, 1
instance = comp, \u0|switches|read_mux_out[3]\, u0|switches|read_mux_out[3], Top_Lab2_v1, 1
instance = comp, \u0|switches|readdata[3]\, u0|switches|readdata[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][3]~feeder\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~24\, u0|mm_interconnect_0|cmd_mux_005|src_payload~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_tag_rd_port_addr[0]~0\, u0|nios2_processor|cpu|dc_tag_rd_port_addr[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_tag_rd_port_addr[1]~1\, u0|nios2_processor|cpu|dc_tag_rd_port_addr[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_tag_rd_port_addr[2]~2\, u0|nios2_processor|cpu|dc_tag_rd_port_addr[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_tag_rd_port_addr[3]~3\, u0|nios2_processor|cpu|dc_tag_rd_port_addr[3]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_tag_rd_port_addr[4]~4\, u0|nios2_processor|cpu|dc_tag_rd_port_addr[4]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_tag_rd_port_addr[5]~5\, u0|nios2_processor|cpu|dc_tag_rd_port_addr[5]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[12]\, u0|nios2_processor|cpu|A_mem_baddr[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[13]\, u0|nios2_processor|cpu|A_mem_baddr[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[14]~feeder\, u0|nios2_processor|cpu|E_src2[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~81\, u0|nios2_processor|cpu|Add3~81, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~1\, u0|nios2_processor|cpu|Add3~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[11]\, u0|nios2_processor|cpu|D_pc_plus_one[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[10]\, u0|nios2_processor|cpu|D_pc_plus_one[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add0~17\, u0|nios2_processor|cpu|Add0~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add0~21\, u0|nios2_processor|cpu|Add0~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add0~25\, u0|nios2_processor|cpu|Add0~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add0~41\, u0|nios2_processor|cpu|Add0~41, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_br_taken_waddr_partial[10]\, u0|nios2_processor|cpu|D_br_taken_waddr_partial[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~66\, u0|nios2_processor|cpu|Add1~66, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~53\, u0|nios2_processor|cpu|Add1~53, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~1\, u0|nios2_processor|cpu|Add1~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~45\, u0|nios2_processor|cpu|Add1~45, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[12]\, u0|nios2_processor|cpu|E_extra_pc[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~12\, u0|nios2_processor|cpu|E_alu_result~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[14]\, u0|nios2_processor|cpu|E_alu_result[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[23]\, u0|nios2_processor|cpu|W_wr_data[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[23]~42\, u0|nios2_processor|cpu|D_src2_reg[23]~42, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[23]\, u0|nios2_processor|cpu|M_pc_plus_one[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[25]\, u0|nios2_processor|cpu|W_wr_data[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_sel_fill3~0\, u0|nios2_processor|cpu|E_rot_sel_fill3~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_sel_fill3\, u0|nios2_processor|cpu|M_rot_sel_fill3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_pass3~0\, u0|nios2_processor|cpu|E_rot_pass3~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_pass3\, u0|nios2_processor|cpu|M_rot_pass3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[6]~DUPLICATE\, u0|nios2_processor|cpu|E_src1[6]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[8]~20\, u0|nios2_processor|cpu|E_rot_step1[8]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[12]~21\, u0|nios2_processor|cpu|E_rot_step1[12]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add10~1\, u0|nios2_processor|cpu|Add10~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[12]\, u0|nios2_processor|cpu|M_rot_prestep2[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_mask[7]~7\, u0|nios2_processor|cpu|E_rot_mask[7]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_mask[7]\, u0|nios2_processor|cpu|M_rot_mask[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[11]~29\, u0|nios2_processor|cpu|E_rot_step1[11]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[15]\, u0|nios2_processor|cpu|M_rot_prestep2[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[0]~16\, u0|nios2_processor|cpu|E_logic_result[0]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[0]~30\, u0|nios2_processor|cpu|E_alu_result[0]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[0]\, u0|nios2_processor|cpu|E_alu_result[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[0]\, u0|nios2_processor|cpu|M_alu_result[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[0]\, u0|nios2_processor|cpu|W_wr_data[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[0]~31\, u0|nios2_processor|cpu|D_src1_reg[0]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[0]\, u0|nios2_processor|cpu|E_src1[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[3]\, u0|nios2_processor|cpu|E_src1[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[1]\, u0|nios2_processor|cpu|E_src1[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[3]~31\, u0|nios2_processor|cpu|E_rot_step1[3]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[7]~28\, u0|nios2_processor|cpu|E_rot_step1[7]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[7]\, u0|nios2_processor|cpu|M_rot_prestep2[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[17]\, u0|nios2_processor|cpu|E_src1[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[19]~27\, u0|nios2_processor|cpu|E_rot_step1[19]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[21]\, u0|nios2_processor|cpu|W_wr_data[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[21]~43\, u0|nios2_processor|cpu|D_src2_reg[21]~43, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal0~0\, u0|nios2_processor|cpu|Equal0~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_unsigned_lo_imm16~1\, u0|nios2_processor|cpu|F_ctrl_unsigned_lo_imm16~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_unsigned_lo_imm16~0\, u0|nios2_processor|cpu|F_ctrl_unsigned_lo_imm16~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_unsigned_lo_imm16\, u0|nios2_processor|cpu|D_ctrl_unsigned_lo_imm16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[21]~29\, u0|nios2_processor|cpu|D_src2[21]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[20]\, u0|nios2_processor|cpu|W_wr_data[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[20]~44\, u0|nios2_processor|cpu|D_src2_reg[20]~44, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[20]~31\, u0|nios2_processor|cpu|D_src2[20]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[20]~14\, u0|nios2_processor|cpu|E_logic_result[20]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[20]~19\, u0|nios2_processor|cpu|E_alu_result[20]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[20]~32\, u0|nios2_processor|cpu|D_src2[20]~32, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[20]~22\, u0|nios2_processor|cpu|D_src2[20]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[20]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[20]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[20]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[20]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[16]~feeder\, u0|nios2_processor|cpu|M_st_data[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[16]\, u0|nios2_processor|cpu|W_wr_data[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[16]~DUPLICATE\, u0|nios2_processor|cpu|M_alu_result[16]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[16]~38\, u0|nios2_processor|cpu|D_src2_reg[16]~38, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[16]~81\, u0|nios2_processor|cpu|D_src2_reg[16]~81, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[16]\, u0|nios2_processor|cpu|E_src2_reg[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_mem16~DUPLICATE\, u0|nios2_processor|cpu|E_ctrl_mem16~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_st_data[23]~0\, u0|nios2_processor|cpu|E_st_data[23]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[16]\, u0|nios2_processor|cpu|M_st_data[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[16]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[16]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~4\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[4]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~4\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Equal6~1\, u0|sys_clk_timer|Equal6~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_taken~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_wr_strobe~0\, u0|sys_clk_timer|period_l_wr_strobe~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|write~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|write~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_017|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_wr_strobe~1\, u0|sys_clk_timer|period_l_wr_strobe~1, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_wr_strobe\, u0|sys_clk_timer|period_l_wr_strobe, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[4]\, u0|sys_clk_timer|period_l_register[4], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[4]~feeder\, u0|sys_clk_timer|period_h_register[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_wr_strobe\, u0|sys_clk_timer|period_h_wr_strobe, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[4]\, u0|sys_clk_timer|period_h_register[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[5]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[41]\, u0|mm_interconnect_0|cmd_mux_004|src_data[41], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[31]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[28]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[0]~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[28]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~27\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[28]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[6]\, u0|nios2_processor|cpu|M_alu_result[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[4]\, u0|nios2_processor|cpu|M_pc_plus_one[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[6]\, u0|nios2_processor|cpu|E_src2_reg[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[6]\, u0|nios2_processor|cpu|M_st_data[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[6]\, u0|nios2_processor|cpu|A_st_data[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[6]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~17\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~21\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[6]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_a\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_a, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[42]\, u0|mm_interconnect_0|cmd_mux_004|src_data[42], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[4]~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[4]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~25\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[7]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[43]\, u0|mm_interconnect_0|cmd_mux_004|src_data[43], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[5]~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[5]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[8]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[8]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~29\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[8]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[44]\, u0|mm_interconnect_0|cmd_mux_004|src_data[44], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[6]~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[6]~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[45]\, u0|mm_interconnect_0|cmd_mux_004|src_data[45], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~33\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[9]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[7]~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[7]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_byteenable_nxt[0]~2\, u0|nios2_processor|cpu|d_byteenable_nxt[0]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_byteenable[0]~DUPLICATE\, u0|nios2_processor|cpu|d_byteenable[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[32]\, u0|mm_interconnect_0|cmd_mux_004|src_data[32], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|byteenable[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|byteenable[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_byteenable[0]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_byteenable[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~3\, u0|mm_interconnect_0|cmd_mux_004|src_payload~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Equal0~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Equal0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~0\, u0|mm_interconnect_0|cmd_mux_004|src_payload~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~10\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~11\, u0|mm_interconnect_0|cmd_mux_004|src_payload~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~6\, u0|mm_interconnect_0|cmd_mux_004|src_payload~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~24\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[5]~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[5]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[6]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[6]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[5]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[5]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[6]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[7]\, u0|nios2_processor|cpu|E_src2_reg[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[7]\, u0|nios2_processor|cpu|M_st_data[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[7]~feeder\, u0|nios2_processor|cpu|A_st_data[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[7]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[7]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[7]\, u0|nios2_processor|cpu|A_dc_st_data[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~0\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[7]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~0\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[7]\, u0|nios2_processor|cpu|A_st_data[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[11]~feeder\, u0|nios2_processor|cpu|M_st_data[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[11]\, u0|nios2_processor|cpu|E_src2_reg[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[11]\, u0|nios2_processor|cpu|M_st_data[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[11]\, u0|nios2_processor|cpu|A_st_data[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[11]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_byteenable_nxt[1]~1\, u0|nios2_processor|cpu|d_byteenable_nxt[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_byteenable[1]\, u0|nios2_processor|cpu|d_byteenable[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[33]\, u0|mm_interconnect_0|cmd_mux_004|src_data[33], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|byteenable[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|byteenable[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_byteenable[1]~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_byteenable[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~20\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~31\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[7]\, u0|nios2_processor|cpu|E_src1[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~25\, u0|nios2_processor|cpu|E_alu_result~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add0~5\, u0|nios2_processor|cpu|Add0~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add0~9\, u0|nios2_processor|cpu|Add0~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_br_taken_waddr_partial[5]\, u0|nios2_processor|cpu|D_br_taken_waddr_partial[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[5]~feeder\, u0|nios2_processor|cpu|E_extra_pc[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[5]\, u0|nios2_processor|cpu|D_pc_plus_one[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[5]\, u0|nios2_processor|cpu|E_extra_pc[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[7]\, u0|nios2_processor|cpu|E_alu_result[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[7]\, u0|nios2_processor|cpu|M_alu_result[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[5]\, u0|nios2_processor|cpu|M_pc_plus_one[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[7]~0\, u0|nios2_processor|cpu|M_inst_result[7]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[8]~0\, u0|nios2_processor|cpu|A_inst_result[8]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[7]\, u0|nios2_processor|cpu|A_inst_result[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[4]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[4]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[29]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[27]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[25]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[23]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[21]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[19]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[19]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[17]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[15]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[15]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[13]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[13]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[11]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[9]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[7]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[7]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[7]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[5]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[7]~DUPLICATE\, u0|nios2_processor|cpu|M_pcb[7]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[7]\, u0|nios2_processor|cpu|A_pcb[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~29\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[12]\, u0|nios2_processor|cpu|M_iw[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[12]~feeder\, u0|nios2_processor|cpu|A_iw[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[12]\, u0|nios2_processor|cpu|A_iw[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[16]\, u0|nios2_processor|cpu|E_iw[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[16]~feeder\, u0|nios2_processor|cpu|M_iw[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[16]\, u0|nios2_processor|cpu|M_iw[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[16]\, u0|nios2_processor|cpu|A_iw[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[11]\, u0|nios2_processor|cpu|M_iw[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[11]\, u0|nios2_processor|cpu|A_iw[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_op_eret~0\, u0|nios2_processor|cpu|A_op_eret~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_op_eret~1\, u0|nios2_processor|cpu|A_op_eret~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[14]~DUPLICATE\, u0|nios2_processor|cpu|E_iw[14]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[14]\, u0|nios2_processor|cpu|M_iw[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[14]~feeder\, u0|nios2_processor|cpu|A_iw[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[14]\, u0|nios2_processor|cpu|A_iw[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[13]\, u0|nios2_processor|cpu|E_iw[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[13]~feeder\, u0|nios2_processor|cpu|M_iw[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[13]\, u0|nios2_processor|cpu|M_iw[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[13]\, u0|nios2_processor|cpu|A_iw[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[15]\, u0|nios2_processor|cpu|M_iw[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[15]\, u0|nios2_processor|cpu|A_iw[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|is_idct~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|is_idct~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|always2~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|always2~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[3]~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[3]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[6]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[6]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[8]\, u0|nios2_processor|cpu|M_pcb[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[8]~feeder\, u0|nios2_processor|cpu|A_pcb[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[8]\, u0|nios2_processor|cpu|A_pcb[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[8]~DUPLICATE\, u0|nios2_processor|cpu|M_alu_result[8]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[6]~DUPLICATE\, u0|nios2_processor|cpu|M_pc_plus_one[6]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[8]~4\, u0|nios2_processor|cpu|M_inst_result[8]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[8]\, u0|nios2_processor|cpu|A_inst_result[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~37\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~37, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[9]\, u0|nios2_processor|cpu|E_pcb[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[9]~feeder\, u0|nios2_processor|cpu|M_pcb[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[9]\, u0|nios2_processor|cpu|M_pcb[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[9]\, u0|nios2_processor|cpu|A_pcb[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[7]\, u0|nios2_processor|cpu|M_pc_plus_one[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[12]~feeder\, u0|nios2_processor|cpu|M_st_data[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[12]\, u0|nios2_processor|cpu|E_src2_reg[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[12]\, u0|nios2_processor|cpu|M_st_data[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[12]~feeder\, u0|nios2_processor|cpu|A_st_data[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[12]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[12]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[9]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[9]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[10]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[13]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[13]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_wr_data[15]~4\, u0|nios2_processor|cpu|A_dc_fill_wr_data[15]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[13]\, u0|nios2_processor|cpu|A_dc_st_data[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~7\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[13]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~7\, u0|mm_interconnect_0|rsp_mux_001|src_data[13]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[13]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~26\, u0|mm_interconnect_0|cmd_mux_004|src_payload~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[14]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[12]\, u0|nios2_processor|cpu|A_st_data[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[13]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[13]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~1\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[15]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~1\, u0|mm_interconnect_0|rsp_mux_001|src_data[15]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[15]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_mem_byte_en[2]~3\, u0|nios2_processor|cpu|E_mem_byte_en[2]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_byte_en[2]\, u0|nios2_processor|cpu|M_mem_byte_en[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_byte_en[2]\, u0|nios2_processor|cpu|A_mem_byte_en[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_byteenable_nxt[2]~4\, u0|nios2_processor|cpu|d_byteenable_nxt[2]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_byteenable[2]\, u0|nios2_processor|cpu|d_byteenable[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[34]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[34]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[34]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[34], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[34]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[34], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[34]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[34]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[34]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[34], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[34]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[34], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[34]\, u0|mm_interconnect_0|cmd_mux_005|src_data[34], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[17]~feeder\, u0|nios2_processor|cpu|M_st_data[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[17]\, u0|nios2_processor|cpu|W_wr_data[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[17]~37\, u0|nios2_processor|cpu|D_src2_reg[17]~37, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[17]~82\, u0|nios2_processor|cpu|D_src2_reg[17]~82, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[17]\, u0|nios2_processor|cpu|E_src2_reg[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[17]\, u0|nios2_processor|cpu|M_st_data[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[17]\, u0|nios2_processor|cpu|A_st_data[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_wr_data[23]~3\, u0|nios2_processor|cpu|A_dc_fill_wr_data[23]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[17]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~23\, u0|mm_interconnect_0|cmd_mux_004|src_payload~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[7]~22\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[7]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[16]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[16]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~24\, u0|mm_interconnect_0|cmd_mux_004|src_payload~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[16]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[16]~23\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[16]~23, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~30\, u0|mm_interconnect_0|cmd_mux_004|src_payload~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[17]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~22\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[17]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[17]~29\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[17]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[19]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[20]~feeder\, u0|nios2_processor|cpu|M_st_data[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[20]~85\, u0|nios2_processor|cpu|D_src2_reg[20]~85, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[20]\, u0|nios2_processor|cpu|E_src2_reg[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[20]\, u0|nios2_processor|cpu|M_st_data[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[20]~feeder\, u0|nios2_processor|cpu|A_st_data[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[20]\, u0|nios2_processor|cpu|A_st_data[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[18]~feeder\, u0|nios2_processor|cpu|M_st_data[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[18]\, u0|nios2_processor|cpu|W_wr_data[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[18]~40\, u0|nios2_processor|cpu|D_src2_reg[18]~40, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[18]~83\, u0|nios2_processor|cpu|D_src2_reg[18]~83, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[18]\, u0|nios2_processor|cpu|E_src2_reg[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[18]\, u0|nios2_processor|cpu|M_st_data[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[18]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[18]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[18]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[18]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[18]~feeder\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[18]~DUPLICATE\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[18]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[19]~feeder\, u0|nios2_processor|cpu|M_st_data[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[19]\, u0|nios2_processor|cpu|W_wr_data[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[19]~DUPLICATE\, u0|nios2_processor|cpu|M_alu_result[19]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[19]~39\, u0|nios2_processor|cpu|D_src2_reg[19]~39, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[19]~84\, u0|nios2_processor|cpu|D_src2_reg[19]~84, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[19]\, u0|nios2_processor|cpu|E_src2_reg[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[19]\, u0|nios2_processor|cpu|M_st_data[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[19]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[19]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~9\, u0|mm_interconnect_0|cmd_mux_005|src_payload~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[21]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[21]~feeder\, u0|nios2_processor|cpu|M_st_data[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[21]~86\, u0|nios2_processor|cpu|D_src2_reg[21]~86, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[21]\, u0|nios2_processor|cpu|E_src2_reg[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[21]\, u0|nios2_processor|cpu|M_st_data[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[21]\, u0|nios2_processor|cpu|A_st_data[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[21]\, u0|nios2_processor|cpu|A_dc_st_data[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[21]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[21]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[21]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[22]~feeder\, u0|nios2_processor|cpu|M_st_data[22]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[22]\, u0|nios2_processor|cpu|W_wr_data[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[22]~41\, u0|nios2_processor|cpu|D_src2[22]~41, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~57\, u0|nios2_processor|cpu|Add9~57, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~61\, u0|nios2_processor|cpu|Add9~61, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[22]~42\, u0|nios2_processor|cpu|D_src2[22]~42, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[22]~24\, u0|nios2_processor|cpu|D_src2[22]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[22]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[22]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[22]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[22]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[22]~15\, u0|nios2_processor|cpu|E_logic_result[22]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~65\, u0|nios2_processor|cpu|Add3~65, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[16]\, u0|nios2_processor|cpu|D_pc_plus_one[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~49\, u0|nios2_processor|cpu|Add1~49, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~37\, u0|nios2_processor|cpu|Add1~37, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~41\, u0|nios2_processor|cpu|Add1~41, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~33\, u0|nios2_processor|cpu|Add1~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~25\, u0|nios2_processor|cpu|Add1~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~29\, u0|nios2_processor|cpu|Add1~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[20]\, u0|nios2_processor|cpu|E_extra_pc[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[22]~21\, u0|nios2_processor|cpu|E_alu_result[22]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[22]\, u0|nios2_processor|cpu|E_alu_result[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[22]\, u0|nios2_processor|cpu|M_alu_result[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[22]~47\, u0|nios2_processor|cpu|D_src2_reg[22]~47, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[22]~87\, u0|nios2_processor|cpu|D_src2_reg[22]~87, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[22]\, u0|nios2_processor|cpu|E_src2_reg[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[22]\, u0|nios2_processor|cpu|M_st_data[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[22]~feeder\, u0|nios2_processor|cpu|A_st_data[22]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[22]\, u0|nios2_processor|cpu|A_st_data[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~1\, u0|mm_interconnect_0|router|Equal4~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[2]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[66]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|read_latency_shift_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem[1][106]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem[1][106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem[1][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|read_latency_shift_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~4\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem[0][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent|uncompressor|sink_ready~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~7\, u0|mm_interconnect_0|cmd_demux|sink_ready~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2\, u0|mm_interconnect_0|cmd_demux|sink_ready~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|read_latency_shift_reg~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent|rp_valid\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent|rp_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_toggle~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_011|clock_xer|out_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][22]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][22]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~13\, u0|mm_interconnect_0|cmd_mux_005|src_payload~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_mem_byte_en[3]~0\, u0|nios2_processor|cpu|E_mem_byte_en[3]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_byte_en[3]~DUPLICATE\, u0|nios2_processor|cpu|M_mem_byte_en[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_byte_en[3]\, u0|nios2_processor|cpu|A_mem_byte_en[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_wr_data[31]~5\, u0|nios2_processor|cpu|A_dc_fill_wr_data[31]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[24]~feeder\, u0|nios2_processor|cpu|A_st_data[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[24]\, u0|nios2_processor|cpu|A_st_data[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[24]\, u0|nios2_processor|cpu|A_dc_st_data[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[24]~5\, u0|nios2_processor|cpu|dc_data_wr_port_data[24]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[25]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~8\, u0|mm_interconnect_0|cmd_mux_004|src_payload~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[13]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[13]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[13]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[13]~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[13]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[14]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[14]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~7\, u0|mm_interconnect_0|cmd_mux_004|src_payload~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[14]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[14]~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[14]~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~18\, u0|mm_interconnect_0|cmd_mux_004|src_payload~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[15]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[15]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[24]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[9]\, u0|nios2_processor|cpu|E_src2_reg[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[25]~6\, u0|nios2_processor|cpu|D_src2[25]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[25]~18\, u0|nios2_processor|cpu|D_src2_reg[25]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[25]~7\, u0|nios2_processor|cpu|D_src2[25]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[25]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[25]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[25]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[25]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[25]~3\, u0|nios2_processor|cpu|E_logic_result[25]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[25]~4\, u0|nios2_processor|cpu|E_alu_result[25]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[25]~17\, u0|nios2_processor|cpu|D_src2_reg[25]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[25]~78\, u0|nios2_processor|cpu|D_src2_reg[25]~78, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[25]\, u0|nios2_processor|cpu|E_src2_reg[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_st_data[25]~6\, u0|nios2_processor|cpu|E_st_data[25]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[25]\, u0|nios2_processor|cpu|M_st_data[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[25]\, u0|nios2_processor|cpu|A_st_data[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[26]\, u0|nios2_processor|cpu|A_st_data[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[26]\, u0|nios2_processor|cpu|A_dc_st_data[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[26]~27\, u0|nios2_processor|cpu|dc_data_wr_port_data[26]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[27]\, u0|nios2_processor|cpu|E_src1[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[27]~7\, u0|nios2_processor|cpu|E_logic_result[27]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[27]~7\, u0|nios2_processor|cpu|E_alu_result[27]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[27]~24\, u0|nios2_processor|cpu|D_src2_reg[27]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[27]\, u0|nios2_processor|cpu|W_wr_data[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[27]~25\, u0|nios2_processor|cpu|D_src2_reg[27]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[27]~89\, u0|nios2_processor|cpu|D_src2_reg[27]~89, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[27]\, u0|nios2_processor|cpu|E_src2_reg[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_st_data[27]~8\, u0|nios2_processor|cpu|E_st_data[27]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[27]\, u0|nios2_processor|cpu|M_st_data[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[27]~feeder\, u0|nios2_processor|cpu|A_st_data[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[27]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[27]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[27]\, u0|nios2_processor|cpu|A_dc_st_data[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[27]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~25\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[28]\, u0|nios2_processor|cpu|W_wr_data[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[28]~2\, u0|nios2_processor|cpu|D_src1_reg[28]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[28]~DUPLICATE\, u0|nios2_processor|cpu|E_src1[28]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[28]~4\, u0|nios2_processor|cpu|D_src2[28]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[28]\, u0|nios2_processor|cpu|E_src1[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[28]~2\, u0|nios2_processor|cpu|E_logic_result[28]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~3\, u0|nios2_processor|cpu|E_alu_result~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[28]~14\, u0|nios2_processor|cpu|D_src2_reg[28]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[28]~16\, u0|nios2_processor|cpu|D_src2_reg[28]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[28]~5\, u0|nios2_processor|cpu|D_src2[28]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[28]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[28]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[28]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[28]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[26]~0\, u0|nios2_processor|cpu|D_src2[26]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~41\, u0|nios2_processor|cpu|Add9~41, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~45\, u0|nios2_processor|cpu|Add9~45, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~49\, u0|nios2_processor|cpu|Add9~49, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~33\, u0|nios2_processor|cpu|Add9~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[26]~5\, u0|nios2_processor|cpu|D_src2_reg[26]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[26]~1\, u0|nios2_processor|cpu|D_src2[26]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[26]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[26]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[26]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[26]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~37\, u0|nios2_processor|cpu|Add9~37, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~125\, u0|nios2_processor|cpu|Add9~125, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[28]\, u0|nios2_processor|cpu|E_alu_result[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[28]\, u0|nios2_processor|cpu|M_alu_result[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[28]~15\, u0|nios2_processor|cpu|D_src2_reg[28]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[28]~105\, u0|nios2_processor|cpu|D_src2_reg[28]~105, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[28]\, u0|nios2_processor|cpu|E_src2_reg[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_st_data[28]~1\, u0|nios2_processor|cpu|E_st_data[28]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[28]\, u0|nios2_processor|cpu|M_st_data[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[28]~feeder\, u0|nios2_processor|cpu|A_st_data[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[28]\, u0|nios2_processor|cpu|A_st_data[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[13]\, u0|nios2_processor|cpu|E_src2_reg[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[29]~12\, u0|nios2_processor|cpu|D_src2_reg[29]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~121\, u0|nios2_processor|cpu|Add9~121, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[29]~10\, u0|nios2_processor|cpu|D_src2_reg[29]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[29]~101\, u0|nios2_processor|cpu|D_src2_reg[29]~101, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[29]\, u0|nios2_processor|cpu|E_src2_reg[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_st_data[29]~2\, u0|nios2_processor|cpu|E_st_data[29]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[29]\, u0|nios2_processor|cpu|M_st_data[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[29]~feeder\, u0|nios2_processor|cpu|A_st_data[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[29]\, u0|nios2_processor|cpu|A_st_data[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[35]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[35]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[35]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[35], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[35]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[35], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[35]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[35]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[35]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[35], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[35]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[35], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[35]\, u0|mm_interconnect_0|cmd_mux_005|src_data[35], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[30]\, u0|nios2_processor|cpu|W_wr_data[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~5\, u0|nios2_processor|cpu|E_alu_result~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~129\, u0|nios2_processor|cpu|Add9~129, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[30]\, u0|nios2_processor|cpu|E_alu_result[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[30]\, u0|nios2_processor|cpu|M_alu_result[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[30]~20\, u0|nios2_processor|cpu|D_src2_reg[30]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[30]~19\, u0|nios2_processor|cpu|D_src2_reg[30]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[30]~97\, u0|nios2_processor|cpu|D_src2_reg[30]~97, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[30]\, u0|nios2_processor|cpu|E_src2_reg[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[14]\, u0|nios2_processor|cpu|E_src2_reg[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_st_data[30]~3\, u0|nios2_processor|cpu|E_st_data[30]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[30]\, u0|nios2_processor|cpu|M_st_data[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[30]~feeder\, u0|nios2_processor|cpu|A_st_data[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[30]\, u0|nios2_processor|cpu|A_st_data[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~23\, u0|nios2_processor|cpu|E_alu_result~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[31]~54\, u0|nios2_processor|cpu|D_src2_reg[31]~54, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[31]\, u0|nios2_processor|cpu|E_alu_result[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[31]\, u0|nios2_processor|cpu|M_alu_result[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[31]\, u0|nios2_processor|cpu|W_wr_data[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[31]~55\, u0|nios2_processor|cpu|D_src2_reg[31]~55, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[31]~93\, u0|nios2_processor|cpu|D_src2_reg[31]~93, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[31]\, u0|nios2_processor|cpu|E_src2_reg[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[15]~feeder\, u0|nios2_processor|cpu|E_src2[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[15]\, u0|nios2_processor|cpu|E_src2[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~11\, u0|nios2_processor|cpu|E_alu_result~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~81\, u0|nios2_processor|cpu|Add9~81, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~1\, u0|nios2_processor|cpu|Add9~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~85\, u0|nios2_processor|cpu|Add9~85, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~89\, u0|nios2_processor|cpu|Add9~89, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[15]\, u0|nios2_processor|cpu|E_alu_result[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[15]\, u0|nios2_processor|cpu|M_alu_result[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[15]\, u0|nios2_processor|cpu|W_wr_data[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[15]~33\, u0|nios2_processor|cpu|D_src2_reg[15]~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[15]~34\, u0|nios2_processor|cpu|D_src2_reg[15]~34, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[15]\, u0|nios2_processor|cpu|E_src2_reg[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_st_data[31]~4\, u0|nios2_processor|cpu|E_st_data[31]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[31]\, u0|nios2_processor|cpu|M_st_data[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[31]\, u0|nios2_processor|cpu|A_st_data[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[31]\, u0|nios2_processor|cpu|A_dc_st_data[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[31]~3\, u0|nios2_processor|cpu|dc_data_wr_port_data[31]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_byte_en[3]~3\, u0|nios2_processor|cpu|dc_data_wr_port_byte_en[3]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8\, u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[29]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[29]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[30]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[31]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[30]~30\, u0|nios2_processor|cpu|d_writedata_nxt[30]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[25]~0\, u0|nios2_processor|cpu|d_writedata[25]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[30]\, u0|nios2_processor|cpu|d_writedata[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~19\, u0|mm_interconnect_0|cmd_mux_005|src_payload~19, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a29\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a29, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][30]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][30]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~19\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~19, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][30]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[30]~19\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[30]~19, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[30]\, u0|rxdecmidi_0|RegControl[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~19\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~19, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|P_RegDatos~0\, u0|codec_0|P_RegDatos~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[30]\, u0|codec_0|RegDatos[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[30]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~19\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~19, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|always4~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_011|clock_xer|take_in_data, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~32\, u0|mm_interconnect_0|rsp_mux|src_payload~32, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|always1~4\, u0|mm_interconnect_0|router|always1~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|always1~5\, u0|mm_interconnect_0|router|always1~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[3]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_003|clock_xer|in_ready~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[65]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|write~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0]~feeder\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1\, u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2\, u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_012|clock_xer|out_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[1][30]\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[1][30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][12]~1\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][12]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][12]~feeder\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|mem[0][12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|out_data[23]~0\, u0|mm_interconnect_0|sysid_control_slave_agent_rdata_fifo|out_data[23]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_012|clock_xer|take_in_data, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~33\, u0|mm_interconnect_0|rsp_mux|src_payload~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[30]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~25\, u0|mm_interconnect_0|cmd_mux_004|src_payload~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[28]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[28]~24\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[28]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[30]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[30]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~32\, u0|mm_interconnect_0|cmd_mux_004|src_payload~32, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[30]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[30]~31\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[30]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[31]~31\, u0|nios2_processor|cpu|d_writedata_nxt[31]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[31]\, u0|nios2_processor|cpu|d_writedata[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~10\, u0|mm_interconnect_0|cmd_mux_004|src_payload~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[31]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[31]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[35]\, u0|mm_interconnect_0|cmd_mux_004|src_data[35], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|byteenable[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|byteenable[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_byteenable[3]~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_byteenable[3]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Lab2_TecMIDI_system_nios2_processor_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Lab2_TecMIDI_system_nios2_processor_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[31]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[31]~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[31]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~23\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[29]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~31\, u0|mm_interconnect_0|cmd_mux_004|src_payload~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[29]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[29]~30\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[29]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[30]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~34\, u0|mm_interconnect_0|rsp_mux|src_payload~34, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[30]\, u0|nios2_processor|cpu|d_readdata_d1[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[30]\, u0|nios2_processor|cpu|A_dc_st_data[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[30]~19\, u0|nios2_processor|cpu|dc_data_wr_port_data[30]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[28]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[29]~29\, u0|nios2_processor|cpu|d_writedata_nxt[29]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[29]\, u0|nios2_processor|cpu|d_writedata[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~15\, u0|mm_interconnect_0|cmd_mux_005|src_payload~15, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][29]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~15, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][29]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[29]~15\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[29]~15, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[29]\, u0|codec_0|RegDatos[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[29]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[29]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~15, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[29]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[29]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[29]~feeder\, u0|rxdecmidi_0|RegControl[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[29]\, u0|rxdecmidi_0|RegControl[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[29]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~15, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27\, u0|mm_interconnect_0|rsp_mux|src_payload~27, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28\, u0|mm_interconnect_0|rsp_mux|src_payload~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[29]\, u0|nios2_processor|cpu|d_readdata_d1[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[29]\, u0|nios2_processor|cpu|A_dc_st_data[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[29]~15\, u0|nios2_processor|cpu|dc_data_wr_port_data[29]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[27]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[27]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[28]~28\, u0|nios2_processor|cpu|d_writedata_nxt[28]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[28]\, u0|nios2_processor|cpu|d_writedata[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[28]\, u0|rxdecmidi_0|RegControl[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[28]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~11, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[28]~feeder\, u0|codec_0|RegDatos[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[28]\, u0|codec_0|RegDatos[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[28]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~11, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21\, u0|mm_interconnect_0|rsp_mux|src_payload~21, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~7\, u0|mm_interconnect_0|cmd_mux_005|src_payload~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~11\, u0|mm_interconnect_0|cmd_mux_005|src_payload~11, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a25\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a25, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][28]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][28]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~11, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][28]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[28]~11\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[28]~11, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22\, u0|mm_interconnect_0|rsp_mux|src_payload~22, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23\, u0|mm_interconnect_0|rsp_mux|src_payload~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[28]\, u0|nios2_processor|cpu|d_readdata_d1[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[28]\, u0|nios2_processor|cpu|A_dc_st_data[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[28]~11\, u0|nios2_processor|cpu|dc_data_wr_port_data[28]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[26]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[26]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[27]~27\, u0|nios2_processor|cpu|d_writedata_nxt[27]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[27]\, u0|nios2_processor|cpu|d_writedata[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~19\, u0|mm_interconnect_0|cmd_mux_004|src_payload~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[27]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[27]~18\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[27]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~14\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~20\, u0|mm_interconnect_0|cmd_mux_004|src_payload~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[26]~19\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[26]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[27]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[27]~feeder\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[27]~feeder\, u0|codec_0|RegDatos[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[27]\, u0|codec_0|RegDatos[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~23\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~23, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[27]\, u0|rxdecmidi_0|RegControl[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~23\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~23, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~38\, u0|mm_interconnect_0|rsp_mux|src_payload~38, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~39\, u0|mm_interconnect_0|rsp_mux|src_payload~39, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~40\, u0|mm_interconnect_0|rsp_mux|src_payload~40, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[27]\, u0|nios2_processor|cpu|d_readdata_d1[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[27]~23\, u0|nios2_processor|cpu|dc_data_wr_port_data[27]~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[25]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[25]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[25]~25\, u0|nios2_processor|cpu|d_writedata_nxt[25]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[25]\, u0|nios2_processor|cpu|d_writedata[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~21\, u0|mm_interconnect_0|cmd_mux_004|src_payload~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[25]~20\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[25]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[24]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~16\, u0|mm_interconnect_0|cmd_mux_004|src_payload~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[24]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[24]~15\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[24]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[15]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[15]~17\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[15]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[25]~feeder\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][25]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][25]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[25]~7\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[25]~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[25]\, u0|rxdecmidi_0|RegControl[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[25]\, u0|codec_0|RegDatos[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[25]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14\, u0|mm_interconnect_0|rsp_mux|src_payload~14, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15\, u0|mm_interconnect_0|rsp_mux|src_payload~15, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16\, u0|mm_interconnect_0|rsp_mux|src_payload~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[25]\, u0|nios2_processor|cpu|d_readdata_d1[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[25]\, u0|nios2_processor|cpu|A_dc_st_data[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[25]~7\, u0|nios2_processor|cpu|dc_data_wr_port_data[25]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[24]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[22]~22\, u0|nios2_processor|cpu|d_writedata_nxt[22]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[22]\, u0|nios2_processor|cpu|d_writedata[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~17\, u0|mm_interconnect_0|cmd_mux_005|src_payload~17, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a21\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a21, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~17\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~17, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[22]~17\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[22]~17, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[22]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[22]\, u0|codec_0|RegDatos[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[22]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~17\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~17, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29\, u0|mm_interconnect_0|rsp_mux|src_payload~29, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_009|clock_xer|out_valid, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add1~21\, u0|jtag_uart|Add1~21, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add1~25\, u0|jtag_uart|Add1~25, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add1~17\, u0|jtag_uart|Add1~17, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add1~13\, u0|jtag_uart|Add1~13, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add1~1\, u0|jtag_uart|Add1~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add1~5\, u0|jtag_uart|Add1~5, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add1~9\, u0|jtag_uart|Add1~9, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|read_0\, u0|jtag_uart|read_0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[22]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~11, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always4~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_009|clock_xer|take_in_data, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[22]\, u0|rxdecmidi_0|RegControl[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[22]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[22]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[22]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~17\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~17, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30\, u0|mm_interconnect_0|rsp_mux|src_payload~30, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31\, u0|mm_interconnect_0|rsp_mux|src_payload~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[22]\, u0|nios2_processor|cpu|d_readdata_d1[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[22]\, u0|nios2_processor|cpu|A_dc_st_data[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[22]~17\, u0|nios2_processor|cpu|dc_data_wr_port_data[22]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[23]~feeder\, u0|nios2_processor|cpu|M_st_data[23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[23]~41\, u0|nios2_processor|cpu|D_src2_reg[23]~41, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[23]~76\, u0|nios2_processor|cpu|D_src2_reg[23]~76, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[23]\, u0|nios2_processor|cpu|E_src2_reg[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[23]\, u0|nios2_processor|cpu|M_st_data[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[23]\, u0|nios2_processor|cpu|A_st_data[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][23]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][23]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][23], Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a20\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a20, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][23]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[23]~1\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[23]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[23]\, u0|rxdecmidi_0|RegControl[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[23]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[23]\, u0|codec_0|RegDatos[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7\, u0|mm_interconnect_0|rsp_mux|src_payload~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8\, u0|mm_interconnect_0|rsp_mux|src_payload~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[23]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~9\, u0|mm_interconnect_0|cmd_mux_004|src_payload~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[22]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[22]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[22]~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[22]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[23]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[23]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~15\, u0|mm_interconnect_0|cmd_mux_004|src_payload~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[23]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[23]~14\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[23]~14, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[34]\, u0|mm_interconnect_0|cmd_mux_004|src_data[34], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|byteenable[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|byteenable[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_byteenable[2]~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_byteenable[2]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Lab2_TecMIDI_system_nios2_processor_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Lab2_TecMIDI_system_nios2_processor_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[23]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9\, u0|mm_interconnect_0|rsp_mux|src_payload~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[23]\, u0|nios2_processor|cpu|d_readdata_d1[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[23]\, u0|nios2_processor|cpu|A_dc_st_data[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[23]~1\, u0|nios2_processor|cpu|dc_data_wr_port_data[23]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_byte_en[2]~1\, u0|nios2_processor|cpu|dc_data_wr_port_byte_en[2]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[23]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[21]~21\, u0|nios2_processor|cpu|d_writedata_nxt[21]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[21]\, u0|nios2_processor|cpu|d_writedata[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~5\, u0|mm_interconnect_0|cmd_mux_004|src_payload~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[21]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[21]~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[21]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[21]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[21]\, u0|codec_0|RegDatos[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~13, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][21]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~13, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[21]~13\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[21]~13, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24\, u0|mm_interconnect_0|rsp_mux|src_payload~24, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[21]~feeder\, u0|rxdecmidi_0|RegControl[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[21]\, u0|rxdecmidi_0|RegControl[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[21]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~13, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25\, u0|mm_interconnect_0|rsp_mux|src_payload~25, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26\, u0|mm_interconnect_0|rsp_mux|src_payload~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[21]\, u0|nios2_processor|cpu|d_readdata_d1[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[21]~13\, u0|nios2_processor|cpu|dc_data_wr_port_data[21]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[22]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[23]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[23]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[23]~23\, u0|nios2_processor|cpu|d_writedata_nxt[23]~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[23]\, u0|nios2_processor|cpu|d_writedata[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~1\, u0|mm_interconnect_0|cmd_mux_005|src_payload~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~9, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[20]~9\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[20]~9, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[20]\, u0|rxdecmidi_0|RegControl[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[20]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~9, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17\, u0|mm_interconnect_0|rsp_mux|src_payload~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[20]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[20]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[20]~feeder\, u0|codec_0|RegDatos[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[20]\, u0|codec_0|RegDatos[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~9, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18\, u0|mm_interconnect_0|rsp_mux|src_payload~18, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19\, u0|mm_interconnect_0|rsp_mux|src_payload~19, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20\, u0|mm_interconnect_0|rsp_mux|src_payload~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[20]\, u0|nios2_processor|cpu|d_readdata_d1[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[20]\, u0|nios2_processor|cpu|A_dc_st_data[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[20]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[20]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[20]~9\, u0|nios2_processor|cpu|dc_data_wr_port_data[20]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[20]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[20]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[19]~19\, u0|nios2_processor|cpu|d_writedata_nxt[19]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[19]\, u0|nios2_processor|cpu|d_writedata[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[19]~feeder\, u0|rxdecmidi_0|RegControl[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[19]\, u0|rxdecmidi_0|RegControl[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~21\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~21, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~14, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[19]~feeder\, u0|codec_0|RegDatos[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[19]\, u0|codec_0|RegDatos[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[19]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~21\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~21, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~25\, u0|mm_interconnect_0|cmd_mux_005|src_payload~25, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~21\, u0|mm_interconnect_0|cmd_mux_005|src_payload~21, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a18\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a18, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][19]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~21\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~21, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[19]~21\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[19]~21, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~35\, u0|mm_interconnect_0|rsp_mux|src_payload~35, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~36\, u0|mm_interconnect_0|rsp_mux|src_payload~36, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[19]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[19]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~37\, u0|mm_interconnect_0|rsp_mux|src_payload~37, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[19]\, u0|nios2_processor|cpu|d_readdata_d1[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[19]\, u0|nios2_processor|cpu|A_dc_st_data[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[19]~21\, u0|nios2_processor|cpu|dc_data_wr_port_data[19]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[19]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[19]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[18]~18\, u0|nios2_processor|cpu|d_writedata_nxt[18]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[18]\, u0|nios2_processor|cpu|d_writedata[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[18]~feeder\, u0|rxdecmidi_0|RegControl[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[18]\, u0|rxdecmidi_0|RegControl[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~25\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~25, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[18]\, u0|codec_0|RegDatos[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~25\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~25, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][18]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~25\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~25, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[18]~25\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[18]~25, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~41\, u0|mm_interconnect_0|rsp_mux|src_payload~41, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~16\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~16, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~42\, u0|mm_interconnect_0|rsp_mux|src_payload~42, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~43\, u0|mm_interconnect_0|rsp_mux|src_payload~43, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[18]\, u0|nios2_processor|cpu|d_readdata_d1[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[18]\, u0|nios2_processor|cpu|A_dc_st_data[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[18]~25\, u0|nios2_processor|cpu|dc_data_wr_port_data[18]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[18]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[20]~20\, u0|nios2_processor|cpu|d_writedata_nxt[20]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[20]\, u0|nios2_processor|cpu|d_writedata[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~14\, u0|mm_interconnect_0|cmd_mux_004|src_payload~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[20]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[20]~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[20]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[19]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~13\, u0|mm_interconnect_0|cmd_mux_004|src_payload~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[19]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[19]~12\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[19]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[18]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~12\, u0|mm_interconnect_0|cmd_mux_004|src_payload~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[18]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[18]~11\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[18]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[17]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[17]~feeder\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[17]\, u0|rxdecmidi_0|RegControl[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~30\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~30, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[17]~feeder\, u0|codec_0|RegDatos[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[17]\, u0|codec_0|RegDatos[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[17]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~30\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~30, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~50\, u0|mm_interconnect_0|rsp_mux|src_payload~50, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~20\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~20, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~51\, u0|mm_interconnect_0|rsp_mux|src_payload~51, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~52\, u0|mm_interconnect_0|rsp_mux|src_payload~52, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[17]\, u0|nios2_processor|cpu|d_readdata_d1[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[17]\, u0|nios2_processor|cpu|A_dc_st_data[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[17]~30\, u0|nios2_processor|cpu|dc_data_wr_port_data[17]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[17]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[17]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[17]~17\, u0|nios2_processor|cpu|d_writedata_nxt[17]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[17]\, u0|nios2_processor|cpu|d_writedata[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~30\, u0|mm_interconnect_0|cmd_mux_005|src_payload~30, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~29\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~29, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[16]~29\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[16]~29, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[16]\, u0|codec_0|RegDatos[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[16]~DUPLICATE\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[16]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~29\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~29, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~47\, u0|mm_interconnect_0|rsp_mux|src_payload~47, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[16]\, u0|rxdecmidi_0|RegControl[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~29\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~29, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~19\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~19, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~46\, u0|mm_interconnect_0|rsp_mux|src_payload~46, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~48\, u0|mm_interconnect_0|rsp_mux|src_payload~48, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~49\, u0|mm_interconnect_0|rsp_mux|src_payload~49, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[16]\, u0|nios2_processor|cpu|d_readdata_d1[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[16]\, u0|nios2_processor|cpu|A_dc_st_data[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[16]~29\, u0|nios2_processor|cpu|dc_data_wr_port_data[16]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[16]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[15]~feeder\, u0|nios2_processor|cpu|M_st_data[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[15]\, u0|nios2_processor|cpu|M_st_data[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[15]\, u0|nios2_processor|cpu|A_st_data[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[15]~16\, u0|nios2_processor|cpu|d_writedata_nxt[15]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[15]\, u0|nios2_processor|cpu|d_writedata[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[15]~feeder\, u0|sys_clk_timer|period_h_register[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[15]\, u0|sys_clk_timer|period_h_register[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[9]~2\, u0|sys_clk_timer|period_l_register[9]~2, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[9]~DUPLICATE\, u0|sys_clk_timer|period_l_register[9]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|force_reload~0\, u0|sys_clk_timer|force_reload~0, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|force_reload\, u0|sys_clk_timer|force_reload, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_is_running~0\, u0|sys_clk_timer|counter_is_running~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|control_register[1]~feeder\, u0|sys_clk_timer|control_register[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|control_wr_strobe\, u0|sys_clk_timer|control_wr_strobe, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|control_register[1]\, u0|sys_clk_timer|control_register[1], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_is_running~1\, u0|sys_clk_timer|counter_is_running~1, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_is_running\, u0|sys_clk_timer|counter_is_running, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|always0~1\, u0|sys_clk_timer|always0~1, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[17]~DUPLICATE\, u0|sys_clk_timer|internal_counter[17]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[12]~feeder\, u0|sys_clk_timer|period_l_register[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[12]\, u0|sys_clk_timer|period_l_register[12], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[12]~DUPLICATE\, u0|sys_clk_timer|internal_counter[12]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Equal0~2\, u0|sys_clk_timer|Equal0~2, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[3]~5\, u0|sys_clk_timer|period_l_register[3]~5, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[3]\, u0|sys_clk_timer|period_l_register[3], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~113\, u0|sys_clk_timer|Add0~113, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[0]~7\, u0|sys_clk_timer|period_l_register[0]~7, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[0]\, u0|sys_clk_timer|period_l_register[0], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter~8\, u0|sys_clk_timer|internal_counter~8, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[0]\, u0|sys_clk_timer|internal_counter[0], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~109\, u0|sys_clk_timer|Add0~109, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[1]~8\, u0|sys_clk_timer|period_l_register[1]~8, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[1]\, u0|sys_clk_timer|period_l_register[1], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter~7\, u0|sys_clk_timer|internal_counter~7, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[1]\, u0|sys_clk_timer|internal_counter[1], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~105\, u0|sys_clk_timer|Add0~105, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[2]~6\, u0|sys_clk_timer|period_l_register[2]~6, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[2]\, u0|sys_clk_timer|period_l_register[2], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter~6\, u0|sys_clk_timer|internal_counter~6, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[2]\, u0|sys_clk_timer|internal_counter[2], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~101\, u0|sys_clk_timer|Add0~101, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter~5\, u0|sys_clk_timer|internal_counter~5, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[3]~DUPLICATE\, u0|sys_clk_timer|internal_counter[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~21\, u0|sys_clk_timer|Add0~21, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[4]\, u0|sys_clk_timer|internal_counter[4], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~17\, u0|sys_clk_timer|Add0~17, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[5]\, u0|sys_clk_timer|period_l_register[5], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[5]\, u0|sys_clk_timer|internal_counter[5], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~97\, u0|sys_clk_timer|Add0~97, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[6]~3\, u0|sys_clk_timer|period_l_register[6]~3, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[6]\, u0|sys_clk_timer|period_l_register[6], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter~4\, u0|sys_clk_timer|internal_counter~4, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[6]~DUPLICATE\, u0|sys_clk_timer|internal_counter[6]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~13\, u0|sys_clk_timer|Add0~13, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[7]\, u0|sys_clk_timer|period_l_register[7], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[7]\, u0|sys_clk_timer|internal_counter[7], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Equal0~1\, u0|sys_clk_timer|Equal0~1, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Equal0~0\, u0|sys_clk_timer|Equal0~0, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[26]~DUPLICATE\, u0|sys_clk_timer|internal_counter[26]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[12]\, u0|sys_clk_timer|period_h_register[12], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[28]~DUPLICATE\, u0|sys_clk_timer|internal_counter[28]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Equal0~5\, u0|sys_clk_timer|Equal0~5, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Equal0~3\, u0|sys_clk_timer|Equal0~3, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Equal0~6\, u0|sys_clk_timer|Equal0~6, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~93\, u0|sys_clk_timer|Add0~93, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[8]~1\, u0|sys_clk_timer|period_l_register[8]~1, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[8]\, u0|sys_clk_timer|period_l_register[8], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter~3\, u0|sys_clk_timer|internal_counter~3, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[8]\, u0|sys_clk_timer|internal_counter[8], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~89\, u0|sys_clk_timer|Add0~89, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter~2\, u0|sys_clk_timer|internal_counter~2, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[9]\, u0|sys_clk_timer|internal_counter[9], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~9\, u0|sys_clk_timer|Add0~9, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[10]\, u0|sys_clk_timer|period_l_register[10], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[10]\, u0|sys_clk_timer|internal_counter[10], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~29\, u0|sys_clk_timer|Add0~29, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[11]\, u0|sys_clk_timer|period_l_register[11], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[11]\, u0|sys_clk_timer|internal_counter[11], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~53\, u0|sys_clk_timer|Add0~53, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[12]\, u0|sys_clk_timer|internal_counter[12], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~49\, u0|sys_clk_timer|Add0~49, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[13]\, u0|sys_clk_timer|period_l_register[13], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[13]\, u0|sys_clk_timer|internal_counter[13], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~85\, u0|sys_clk_timer|Add0~85, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~81\, u0|sys_clk_timer|Add0~81, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[15]~0\, u0|sys_clk_timer|period_l_register[15]~0, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[15]\, u0|sys_clk_timer|period_l_register[15], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter~0\, u0|sys_clk_timer|internal_counter~0, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[15]\, u0|sys_clk_timer|internal_counter[15], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~45\, u0|sys_clk_timer|Add0~45, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[0]~feeder\, u0|sys_clk_timer|period_h_register[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[0]\, u0|sys_clk_timer|period_h_register[0], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[16]\, u0|sys_clk_timer|internal_counter[16], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~41\, u0|sys_clk_timer|Add0~41, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[17]\, u0|sys_clk_timer|internal_counter[17], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~37\, u0|sys_clk_timer|Add0~37, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[2]~feeder\, u0|sys_clk_timer|period_h_register[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[2]\, u0|sys_clk_timer|period_h_register[2], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[18]\, u0|sys_clk_timer|internal_counter[18], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~33\, u0|sys_clk_timer|Add0~33, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[3]~feeder\, u0|sys_clk_timer|period_h_register[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[3]~DUPLICATE\, u0|sys_clk_timer|period_h_register[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[19]\, u0|sys_clk_timer|internal_counter[19], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~77\, u0|sys_clk_timer|Add0~77, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~73\, u0|sys_clk_timer|Add0~73, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[5]~feeder\, u0|sys_clk_timer|period_h_register[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[5]\, u0|sys_clk_timer|period_h_register[5], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[21]\, u0|sys_clk_timer|internal_counter[21], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~69\, u0|sys_clk_timer|Add0~69, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[6]\, u0|sys_clk_timer|period_h_register[6], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[22]\, u0|sys_clk_timer|internal_counter[22], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~65\, u0|sys_clk_timer|Add0~65, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[23]\, u0|sys_clk_timer|internal_counter[23], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~61\, u0|sys_clk_timer|Add0~61, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[8]~feeder\, u0|sys_clk_timer|period_h_register[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[8]\, u0|sys_clk_timer|period_h_register[8], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[24]\, u0|sys_clk_timer|internal_counter[24], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~57\, u0|sys_clk_timer|Add0~57, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[9]~feeder\, u0|sys_clk_timer|period_h_register[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[9]\, u0|sys_clk_timer|period_h_register[9], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[25]\, u0|sys_clk_timer|internal_counter[25], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~125\, u0|sys_clk_timer|Add0~125, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[26]\, u0|sys_clk_timer|internal_counter[26], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~121\, u0|sys_clk_timer|Add0~121, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[11]\, u0|sys_clk_timer|period_h_register[11], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[27]\, u0|sys_clk_timer|internal_counter[27], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~117\, u0|sys_clk_timer|Add0~117, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[28]\, u0|sys_clk_timer|internal_counter[28], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~25\, u0|sys_clk_timer|Add0~25, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[13]\, u0|sys_clk_timer|period_h_register[13], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[29]\, u0|sys_clk_timer|internal_counter[29], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~5\, u0|sys_clk_timer|Add0~5, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[14]~feeder\, u0|sys_clk_timer|period_h_register[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[14]\, u0|sys_clk_timer|period_h_register[14], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[30]\, u0|sys_clk_timer|internal_counter[30], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Add0~1\, u0|sys_clk_timer|Add0~1, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[31]\, u0|sys_clk_timer|internal_counter[31], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[31]~feeder\, u0|sys_clk_timer|counter_snapshot[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|snap_strobe~0\, u0|sys_clk_timer|snap_strobe~0, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[31]\, u0|sys_clk_timer|counter_snapshot[31], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[15]~0\, u0|sys_clk_timer|counter_snapshot[15]~0, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[15]\, u0|sys_clk_timer|counter_snapshot[15], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[15]~48\, u0|sys_clk_timer|read_mux_out[15]~48, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[15]\, u0|sys_clk_timer|readdata[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][15]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|always4~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_017|clock_xer|take_in_data, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[15]\, u0|rxdecmidi_0|RegControl[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[15]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[7]~DUPLICATE\, u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[7]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[6]~feeder\, u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[6]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[6], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[15]~feeder\, u0|rxdecmidi_0|RegDatos[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[15]\, u0|rxdecmidi_0|RegDatos[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[13]~0\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[13]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|rvalid~0\, u0|jtag_uart|rvalid~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|rvalid~feeder\, u0|jtag_uart|rvalid~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|rvalid\, u0|jtag_uart|rvalid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~5\, u0|mm_interconnect_0|rsp_mux|src_data[15]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[15]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[15]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[15]\, u0|codec_0|RegDatos[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~6\, u0|mm_interconnect_0|rsp_mux|src_data[15]~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~7\, u0|mm_interconnect_0|rsp_mux|src_data[15]~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~8\, u0|mm_interconnect_0|rsp_mux|src_data[15]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[15]\, u0|nios2_processor|cpu|d_readdata_d1[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[15]\, u0|nios2_processor|cpu|A_dc_st_data[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[15]~2\, u0|nios2_processor|cpu|dc_data_wr_port_data[15]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[14]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[12]~13\, u0|nios2_processor|cpu|d_writedata_nxt[12]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[12]\, u0|nios2_processor|cpu|d_writedata[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~27\, u0|mm_interconnect_0|cmd_mux_004|src_payload~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[12]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[12]~26\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[12]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[14]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[14]\, u0|rxdecmidi_0|RegControl[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[14]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[5]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[5], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[14]~feeder\, u0|rxdecmidi_0|RegDatos[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[14]\, u0|rxdecmidi_0|RegDatos[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~18\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~18, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|woverflow~0\, u0|jtag_uart|woverflow~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|woverflow\, u0|jtag_uart|woverflow, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~12, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~40\, u0|mm_interconnect_0|rsp_mux|src_data[14]~40, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[14]~_Duplicate_1\, u0|codec_0|RegDatos[14]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~18\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~18, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~41\, u0|mm_interconnect_0|rsp_mux|src_data[14]~41, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~42\, u0|mm_interconnect_0|rsp_mux|src_data[14]~42, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[30]\, u0|sys_clk_timer|counter_snapshot[30], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[14]~4\, u0|sys_clk_timer|counter_snapshot[14]~4, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[14]\, u0|sys_clk_timer|counter_snapshot[14], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[14]~16\, u0|sys_clk_timer|read_mux_out[14]~16, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[14]\, u0|sys_clk_timer|readdata[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~9, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~9\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~9, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[14]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~9\, u0|mm_interconnect_0|rsp_mux_001|src_data[14]~9, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~43\, u0|mm_interconnect_0|rsp_mux|src_data[14]~43, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[14]\, u0|nios2_processor|cpu|d_readdata_d1[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[14]~feeder\, u0|nios2_processor|cpu|M_st_data[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[14]\, u0|nios2_processor|cpu|M_st_data[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[14]\, u0|nios2_processor|cpu|A_st_data[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[14]\, u0|nios2_processor|cpu|A_dc_st_data[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[14]~18\, u0|nios2_processor|cpu|dc_data_wr_port_data[14]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[12]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[12]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[11]~12\, u0|nios2_processor|cpu|d_writedata_nxt[11]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[11]\, u0|nios2_processor|cpu|d_writedata[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~28\, u0|mm_interconnect_0|cmd_mux_004|src_payload~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[11]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[10]~feeder\, u0|nios2_processor|cpu|M_pcb[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[10]\, u0|nios2_processor|cpu|M_pcb[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[10]\, u0|nios2_processor|cpu|A_pcb[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[10]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[10]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[10]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~43\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~43, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[11]~feeder\, u0|nios2_processor|cpu|M_alu_result[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[11]\, u0|nios2_processor|cpu|M_alu_result[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[9]\, u0|nios2_processor|cpu|M_pc_plus_one[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[11]~22\, u0|nios2_processor|cpu|M_inst_result[11]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[11]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[11]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[11]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[11]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[11]\, u0|nios2_processor|cpu|M_pcb[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[11]~feeder\, u0|nios2_processor|cpu|A_pcb[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[11]\, u0|nios2_processor|cpu|A_pcb[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~40\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~40, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[11]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[10]\, u0|nios2_processor|cpu|M_pc_plus_one[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~10\, u0|nios2_processor|cpu|E_alu_result~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[10]\, u0|nios2_processor|cpu|E_extra_pc[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[12]\, u0|nios2_processor|cpu|E_alu_result[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[12]~DUPLICATE\, u0|nios2_processor|cpu|M_alu_result[12]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[12]~10\, u0|nios2_processor|cpu|M_inst_result[12]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[12]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[12]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[12]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[12]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[12]\, u0|nios2_processor|cpu|M_pcb[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[12]\, u0|nios2_processor|cpu|A_pcb[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~42\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~42, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[12]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[13]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[13]\, u0|nios2_processor|cpu|M_pcb[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[13]\, u0|nios2_processor|cpu|A_pcb[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~41\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~41, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[13]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[12]\, u0|nios2_processor|cpu|M_pc_plus_one[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[14]~feeder\, u0|nios2_processor|cpu|M_alu_result[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[14]\, u0|nios2_processor|cpu|M_alu_result[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[14]~18\, u0|nios2_processor|cpu|M_inst_result[14]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[14]\, u0|nios2_processor|cpu|A_inst_result[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[14]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[14]\, u0|nios2_processor|cpu|M_pcb[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[14]\, u0|nios2_processor|cpu|A_pcb[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[14]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~18\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[14]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[13]\, u0|nios2_processor|cpu|M_pc_plus_one[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[15]~2\, u0|nios2_processor|cpu|M_inst_result[15]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[15]\, u0|nios2_processor|cpu|A_inst_result[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[15]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[15]\, u0|nios2_processor|cpu|M_pcb[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[15]~feeder\, u0|nios2_processor|cpu|A_pcb[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[15]\, u0|nios2_processor|cpu|A_pcb[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~17\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[15]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[16]~feeder\, u0|nios2_processor|cpu|M_pcb[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[16]\, u0|nios2_processor|cpu|M_pcb[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[16]~feeder\, u0|nios2_processor|cpu|A_pcb[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[16]\, u0|nios2_processor|cpu|A_pcb[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[14]\, u0|nios2_processor|cpu|M_pc_plus_one[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[16]~29\, u0|nios2_processor|cpu|M_inst_result[16]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[16]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[16]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[16]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~30\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[16]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[17]\, u0|nios2_processor|cpu|E_pcb[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[17]~feeder\, u0|nios2_processor|cpu|M_pcb[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[17]\, u0|nios2_processor|cpu|M_pcb[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[17]~feeder\, u0|nios2_processor|cpu|A_pcb[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[17]\, u0|nios2_processor|cpu|A_pcb[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[15]\, u0|nios2_processor|cpu|M_pc_plus_one[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[17]~30\, u0|nios2_processor|cpu|M_inst_result[17]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[17]\, u0|nios2_processor|cpu|A_inst_result[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[17]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[17]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~38\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~38, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[17]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[18]\, u0|nios2_processor|cpu|E_pcb[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[18]~feeder\, u0|nios2_processor|cpu|M_pcb[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[18]\, u0|nios2_processor|cpu|M_pcb[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[18]\, u0|nios2_processor|cpu|A_pcb[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[18]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[18]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~44\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~44, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[18]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[17]\, u0|nios2_processor|cpu|M_pc_plus_one[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[19]~21\, u0|nios2_processor|cpu|M_inst_result[19]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[19]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[19]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[19]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[19]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[19]\, u0|nios2_processor|cpu|M_pcb[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[19]~feeder\, u0|nios2_processor|cpu|A_pcb[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[19]\, u0|nios2_processor|cpu|A_pcb[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~24\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[19]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[18]\, u0|nios2_processor|cpu|M_pc_plus_one[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[20]~9\, u0|nios2_processor|cpu|M_inst_result[20]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[20]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[20]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[20]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[20]\, u0|nios2_processor|cpu|M_pcb[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[20]\, u0|nios2_processor|cpu|A_pcb[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~25\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[20]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[21]\, u0|nios2_processor|cpu|M_pcb[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[21]\, u0|nios2_processor|cpu|A_pcb[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[21]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[21]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~26\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[21]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[20]\, u0|nios2_processor|cpu|F_pc[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[20]~feeder\, u0|nios2_processor|cpu|D_pc[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[20]\, u0|nios2_processor|cpu|D_pc[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[22]\, u0|nios2_processor|cpu|E_pcb[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[22]\, u0|nios2_processor|cpu|M_pcb[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[22]\, u0|nios2_processor|cpu|A_pcb[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~57\, u0|nios2_processor|cpu|Add7~57, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[20]\, u0|nios2_processor|cpu|M_pc_plus_one[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[22]~17\, u0|nios2_processor|cpu|M_inst_result[22]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[22]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[22]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[22]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[22]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[22]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~14\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[22]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[23]\, u0|nios2_processor|cpu|M_pcb[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[23]\, u0|nios2_processor|cpu|A_pcb[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[23]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[23]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[23]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~19\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[23]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[24]\, u0|nios2_processor|cpu|M_pcb[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[24]\, u0|nios2_processor|cpu|A_pcb[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[24]\, u0|nios2_processor|cpu|A_inst_result[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[24]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~27\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[24]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[25]\, u0|nios2_processor|cpu|A_inst_result[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[25]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[25]\, u0|nios2_processor|cpu|M_pcb[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[25]\, u0|nios2_processor|cpu|A_pcb[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~28\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[26]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[26]\, u0|nios2_processor|cpu|M_pcb[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[26]\, u0|nios2_processor|cpu|A_pcb[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~34\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~34, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[26]~21\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[26]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~35\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~35, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[27]~23\, u0|nios2_processor|cpu|M_inst_result[27]~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[27]\, u0|nios2_processor|cpu|A_inst_result[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[27]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[27]~feeder\, u0|nios2_processor|cpu|A_pcb[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[27]\, u0|nios2_processor|cpu|A_pcb[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[27]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[27]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~33\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[27]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[28]~31\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[28]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[28]~11\, u0|nios2_processor|cpu|M_inst_result[28]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[28]\, u0|nios2_processor|cpu|A_inst_result[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[28]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~32\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~32, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[28]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[29]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[29]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~39\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~39, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[29]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[30]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~45\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~45, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[30]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[31]~3\, u0|nios2_processor|cpu|M_inst_result[31]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[31]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[31]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[31]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~46\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~46, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[31]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[32]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[32], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[33]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[33], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[35]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[35], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Lab2_TecMIDI_system_nios2_processor_cpu_traceram_lpm_dram_sdp_component|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|Lab2_TecMIDI_system_nios2_processor_cpu_traceram_lpm_dram_sdp_component|the_altsyncram|auto_generated|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~28\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[13]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[13]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~30\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~29\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~32\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~32, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[8]~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[8]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[14]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[14]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~19\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[11]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[11]~27\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[11]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~17\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[10]~25\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[10]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[13]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[13]~feeder\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[13], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[29]\, u0|sys_clk_timer|counter_snapshot[29], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[13]\, u0|sys_clk_timer|counter_snapshot[13], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[13]~24\, u0|sys_clk_timer|read_mux_out[13]~24, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[13]\, u0|sys_clk_timer|readdata[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[13]~_Duplicate_1feeder\, u0|codec_0|RegDatos[13]~_Duplicate_1feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[13]~_Duplicate_1\, u0|codec_0|RegDatos[13]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[13]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~14, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[13]\, u0|rxdecmidi_0|RegControl[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[13]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[4]~feeder\, u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[4]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[4], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[13]\, u0|rxdecmidi_0|RegDatos[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~14, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~9, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~31\, u0|mm_interconnect_0|rsp_mux|src_data[13]~31, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~32\, u0|mm_interconnect_0|rsp_mux|src_data[13]~32, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~33\, u0|mm_interconnect_0|rsp_mux|src_data[13]~33, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~34\, u0|mm_interconnect_0|rsp_mux|src_data[13]~34, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[13]\, u0|nios2_processor|cpu|d_readdata_d1[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[13]~14\, u0|nios2_processor|cpu|dc_data_wr_port_data[13]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[11]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[9]~10\, u0|nios2_processor|cpu|d_writedata_nxt[9]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[9]\, u0|nios2_processor|cpu|d_writedata[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~6\, u0|mm_interconnect_0|cmd_mux_005|src_payload~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[33]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[33], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[33]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[33]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[33]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[33], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[33]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[33]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[33]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[33], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[33]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[33], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[33]\, u0|mm_interconnect_0|cmd_mux_005|src_data[33], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~10\, u0|mm_interconnect_0|cmd_mux_005|src_payload~10, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a9\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a9, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][12]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[12]~10\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[12]~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[12]~_Duplicate_1feeder\, u0|codec_0|RegDatos[12]~_Duplicate_1feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[12]~_Duplicate_1\, u0|codec_0|RegDatos[12]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[12]\, u0|rxdecmidi_0|RegControl[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[12]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[3]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[3], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[12]\, u0|rxdecmidi_0|RegDatos[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~22\, u0|mm_interconnect_0|rsp_mux|src_data[12]~22, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~23\, u0|mm_interconnect_0|rsp_mux|src_data[12]~23, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[28]\, u0|sys_clk_timer|counter_snapshot[28], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[12]~feeder\, u0|sys_clk_timer|counter_snapshot[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[12]\, u0|sys_clk_timer|counter_snapshot[12], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[12]~32\, u0|sys_clk_timer|read_mux_out[12]~32, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[12]\, u0|sys_clk_timer|readdata[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][12]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~24\, u0|mm_interconnect_0|rsp_mux|src_data[12]~24, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~5\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[12]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~5\, u0|mm_interconnect_0|rsp_mux_001|src_data[12]~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~25\, u0|mm_interconnect_0|rsp_mux|src_data[12]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[12]\, u0|nios2_processor|cpu|d_readdata_d1[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[12]\, u0|nios2_processor|cpu|A_dc_st_data[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[12]~10\, u0|nios2_processor|cpu|dc_data_wr_port_data[12]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[9]~6\, u0|nios2_processor|cpu|M_inst_result[9]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[9]\, u0|nios2_processor|cpu|A_inst_result[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~36\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~36, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~66\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~66, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[10]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[10]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~28\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~60\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~60, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~58\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~58, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~59\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~59, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~61\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~61, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[11]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[11]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[11]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[11]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[11]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~30\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[11]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~68\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~68, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~67\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~67, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~69\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~69, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[12]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[12]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[12]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~21\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~29\, u0|mm_interconnect_0|cmd_mux_004|src_payload~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[9]~28\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[9]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[11]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[11]~feeder\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[11], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[27]\, u0|sys_clk_timer|counter_snapshot[27], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[11]\, u0|sys_clk_timer|counter_snapshot[11], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[11]~12\, u0|sys_clk_timer|read_mux_out[11]~12, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[11]\, u0|sys_clk_timer|readdata[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~11, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~26\, u0|mm_interconnect_0|cmd_mux_005|src_payload~26, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~22\, u0|mm_interconnect_0|cmd_mux_005|src_payload~22, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a10\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][11]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~22\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~22, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[11]~22\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[11]~22, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[11]\, u0|rxdecmidi_0|RegControl[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[11]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[2]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[2], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[11]~feeder\, u0|rxdecmidi_0|RegDatos[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[11]\, u0|rxdecmidi_0|RegDatos[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~22\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~22, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[11]~_Duplicate_1feeder\, u0|codec_0|RegDatos[11]~_Duplicate_1feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[11]~_Duplicate_1\, u0|codec_0|RegDatos[11]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~22\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~22, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~49\, u0|mm_interconnect_0|rsp_mux|src_data[11]~49, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~50\, u0|mm_interconnect_0|rsp_mux|src_data[11]~50, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~51\, u0|mm_interconnect_0|rsp_mux|src_data[11]~51, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[11]\, u0|nios2_processor|cpu|d_readdata_d1[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[11]\, u0|nios2_processor|cpu|A_dc_st_data[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[11]~22\, u0|nios2_processor|cpu|dc_data_wr_port_data[11]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[8]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[7]~7\, u0|nios2_processor|cpu|d_writedata_nxt[7]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[7]\, u0|nios2_processor|cpu|d_writedata[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[7]~feeder\, u0|sys_clk_timer|period_h_register[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[7]\, u0|sys_clk_timer|period_h_register[7], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[23]\, u0|sys_clk_timer|counter_snapshot[23], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[7]~feeder\, u0|sys_clk_timer|counter_snapshot[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[7]\, u0|sys_clk_timer|counter_snapshot[7], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[7]~52\, u0|sys_clk_timer|read_mux_out[7]~52, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[7]\, u0|sys_clk_timer|readdata[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][7]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~12\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~12, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[8]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[8], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~11\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~11, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[7]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[7], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~10\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~10, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[6]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[6], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[2]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[2], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[3]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[3], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[4]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[4], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[5]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[5], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[6]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[6], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[7]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[7], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[7]~feeder\, u0|rxdecmidi_0|RegControl[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[7]\, u0|rxdecmidi_0|RegControl[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[7]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|key[6]~feeder\, u0|rxdecmidi_0|u_RxDecMIDI|C2|key[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|key[6]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|key[6], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[7]\, u0|rxdecmidi_0|RegDatos[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~0\, u0|mm_interconnect_0|rsp_mux|src_data[7]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_byteenable[0]\, u0|nios2_processor|cpu|d_byteenable[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[32]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[32]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[32]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[32], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[32]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[32], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[32]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[32]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[32]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[32], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[32]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[32], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[32]\, u0|mm_interconnect_0|cmd_mux_005|src_data[32], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~0\, u0|mm_interconnect_0|cmd_mux_005|src_payload~0, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a4\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][7]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[7]~0\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[7]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[7]~feeder\, u0|codec_0|RegDatos[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[7]\, u0|codec_0|RegDatos[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~1\, u0|mm_interconnect_0|rsp_mux|src_data[7]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|leds|data_out[7]\, u0|leds|data_out[7], Top_Lab2_v1, 1
instance = comp, \u0|leds|readdata[7]\, u0|leds|readdata[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \SW[7]~input\, SW[7]~input, Top_Lab2_v1, 1
instance = comp, \u0|switches|read_mux_out[7]\, u0|switches|read_mux_out[7], Top_Lab2_v1, 1
instance = comp, \u0|switches|readdata[7]\, u0|switches|readdata[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[7]~feeder\, u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~2\, u0|mm_interconnect_0|rsp_mux|src_data[7]~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~3\, u0|mm_interconnect_0|rsp_mux|src_data[7]~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~4\, u0|mm_interconnect_0|rsp_mux|src_data[7]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[7]\, u0|nios2_processor|cpu|d_readdata_d1[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[7]~0\, u0|nios2_processor|cpu|dc_data_wr_port_data[7]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[7]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[6]~6\, u0|nios2_processor|cpu|d_writedata_nxt[6]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[6]\, u0|nios2_processor|cpu|d_writedata[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~17\, u0|mm_interconnect_0|cmd_mux_004|src_payload~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[6]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[6]~16\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[6]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~12\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[4]~10\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[4]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~11\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[3]~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[3]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|cfgrom_readdata~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|cfgrom_readdata~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[2]~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[2]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[1]~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[6], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[22]\, u0|sys_clk_timer|counter_snapshot[22], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[6]~3\, u0|sys_clk_timer|counter_snapshot[6]~3, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[6]\, u0|sys_clk_timer|counter_snapshot[6], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[6]~20\, u0|sys_clk_timer|read_mux_out[6]~20, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[6]\, u0|sys_clk_timer|readdata[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][6]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|leds|data_out[6]\, u0|leds|data_out[6], Top_Lab2_v1, 1
instance = comp, \u0|leds|readdata[6]\, u0|leds|readdata[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][6]~feeder\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \SW[6]~input\, SW[6]~input, Top_Lab2_v1, 1
instance = comp, \u0|switches|read_mux_out[6]\, u0|switches|read_mux_out[6], Top_Lab2_v1, 1
instance = comp, \u0|switches|readdata[6]\, u0|switches|readdata[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][6]~feeder\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~16\, u0|mm_interconnect_0|cmd_mux_005|src_payload~16, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a5\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~16\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~16, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[6]~16\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[6]~16, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[6]\, u0|codec_0|RegDatos[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~16\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~16, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[6]\, u0|rxdecmidi_0|RegControl[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|key[5]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|key[5], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[6]~feeder\, u0|rxdecmidi_0|RegDatos[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[6]\, u0|rxdecmidi_0|RegDatos[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~16\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~16, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~35\, u0|mm_interconnect_0|rsp_mux|src_data[6]~35, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~36\, u0|mm_interconnect_0|rsp_mux|src_data[6]~36, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~37\, u0|mm_interconnect_0|rsp_mux|src_data[6]~37, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~38\, u0|mm_interconnect_0|rsp_mux|src_data[6]~38, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~39\, u0|mm_interconnect_0|rsp_mux|src_data[6]~39, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[6]\, u0|nios2_processor|cpu|d_readdata_d1[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[6]\, u0|nios2_processor|cpu|A_dc_st_data[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[6]~16\, u0|nios2_processor|cpu|dc_data_wr_port_data[6]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[6]~16\, u0|nios2_processor|cpu|M_inst_result[6]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[6]\, u0|nios2_processor|cpu|A_inst_result[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[6]\, u0|nios2_processor|cpu|M_pcb[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[6]\, u0|nios2_processor|cpu|A_pcb[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~16\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~57\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~57, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[32]~15\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[32]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[29]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[29]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[29]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[5]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[5]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[5]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[3]~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[3]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[5]~DUPLICATE\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[5]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[21]\, u0|sys_clk_timer|counter_snapshot[21], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[5]~feeder\, u0|sys_clk_timer|counter_snapshot[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[5]\, u0|sys_clk_timer|counter_snapshot[5], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[5]~28\, u0|sys_clk_timer|read_mux_out[5]~28, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[5]\, u0|sys_clk_timer|readdata[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][5]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|leds|data_out[5]\, u0|leds|data_out[5], Top_Lab2_v1, 1
instance = comp, \u0|leds|readdata[5]\, u0|leds|readdata[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][5]~feeder\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \SW[5]~input\, SW[5]~input, Top_Lab2_v1, 1
instance = comp, \u0|switches|read_mux_out[5]\, u0|switches|read_mux_out[5], Top_Lab2_v1, 1
instance = comp, \u0|switches|readdata[5]\, u0|switches|readdata[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[5]\, u0|codec_0|RegDatos[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~12, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~DUPLICATE\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[5]~feeder\, u0|rxdecmidi_0|RegControl[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[5]\, u0|rxdecmidi_0|RegControl[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|key[4]~feeder\, u0|rxdecmidi_0|u_RxDecMIDI|C2|key[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|key[4]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|key[4], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[5]~feeder\, u0|rxdecmidi_0|RegDatos[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[5]\, u0|rxdecmidi_0|RegDatos[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~12, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~26\, u0|mm_interconnect_0|rsp_mux|src_data[5]~26, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~27\, u0|mm_interconnect_0|rsp_mux|src_data[5]~27, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~28\, u0|mm_interconnect_0|rsp_mux|src_data[5]~28, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~29\, u0|mm_interconnect_0|rsp_mux|src_data[5]~29, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~30\, u0|mm_interconnect_0|rsp_mux|src_data[5]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[5]\, u0|nios2_processor|cpu|d_readdata_d1[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[5]\, u0|nios2_processor|cpu|M_st_data[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[5]\, u0|nios2_processor|cpu|A_dc_st_data[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[5]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[5]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[5]~12\, u0|nios2_processor|cpu|dc_data_wr_port_data[5]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[4]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[14]~15\, u0|nios2_processor|cpu|d_writedata_nxt[14]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[14]\, u0|nios2_processor|cpu|d_writedata[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[14]~4\, u0|sys_clk_timer|period_l_register[14]~4, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[14]\, u0|sys_clk_timer|period_l_register[14], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter~1\, u0|sys_clk_timer|internal_counter~1, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[14]\, u0|sys_clk_timer|internal_counter[14], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[6]\, u0|sys_clk_timer|internal_counter[6], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[3]\, u0|sys_clk_timer|internal_counter[3], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Equal0~4\, u0|sys_clk_timer|Equal0~4, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Equal0~7\, u0|sys_clk_timer|Equal0~7, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Equal0~8\, u0|sys_clk_timer|Equal0~8, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|always0~0\, u0|sys_clk_timer|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[20]~DUPLICATE\, u0|sys_clk_timer|internal_counter[20]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|internal_counter[20]\, u0|sys_clk_timer|internal_counter[20], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[20]\, u0|sys_clk_timer|counter_snapshot[20], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[4]~feeder\, u0|sys_clk_timer|counter_snapshot[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[4]\, u0|sys_clk_timer|counter_snapshot[4], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[4]~36\, u0|sys_clk_timer|read_mux_out[4]~36, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[4]\, u0|sys_clk_timer|readdata[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][4]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \SW[4]~input\, SW[4]~input, Top_Lab2_v1, 1
instance = comp, \u0|switches|read_mux_out[4]\, u0|switches|read_mux_out[4], Top_Lab2_v1, 1
instance = comp, \u0|switches|readdata[4]\, u0|switches|readdata[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~DUPLICATE\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[4]\, u0|rxdecmidi_0|RegControl[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[4]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|key[3]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|key[3], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[4]\, u0|rxdecmidi_0|RegDatos[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~17\, u0|mm_interconnect_0|rsp_mux|src_data[4]~17, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[4]\, u0|codec_0|RegDatos[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[4]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~18\, u0|mm_interconnect_0|rsp_mux|src_data[4]~18, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~19\, u0|mm_interconnect_0|rsp_mux|src_data[4]~19, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|leds|data_out[4]~feeder\, u0|leds|data_out[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|leds|data_out[4]\, u0|leds|data_out[4], Top_Lab2_v1, 1
instance = comp, \u0|leds|readdata[4]\, u0|leds|readdata[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~20\, u0|mm_interconnect_0|rsp_mux|src_data[4]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[4]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~21\, u0|mm_interconnect_0|rsp_mux|src_data[4]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[4]\, u0|nios2_processor|cpu|d_readdata_d1[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[4]\, u0|nios2_processor|cpu|A_st_data[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[4]\, u0|nios2_processor|cpu|A_dc_st_data[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[4]~8\, u0|nios2_processor|cpu|dc_data_wr_port_data[4]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[3]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[3]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[16]~8\, u0|nios2_processor|cpu|d_writedata_nxt[16]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[16]\, u0|nios2_processor|cpu|d_writedata[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~29\, u0|mm_interconnect_0|cmd_mux_005|src_payload~29, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][17]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~30\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~30, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[17]~30\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[17]~30, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_014|clock_xer|out_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[17]\, u0|mm_interconnect_0|rsp_mux_001|src_data[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[17]\, u0|nios2_processor|cpu|i_readdata_d1[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[18]\, u0|mm_interconnect_0|rsp_mux_001|src_data[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[18]\, u0|nios2_processor|cpu|i_readdata_d1[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[19]\, u0|mm_interconnect_0|rsp_mux_001|src_data[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[19]\, u0|nios2_processor|cpu|i_readdata_d1[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[20]\, u0|mm_interconnect_0|rsp_mux_001|src_data[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[20]\, u0|nios2_processor|cpu|i_readdata_d1[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[21]\, u0|mm_interconnect_0|rsp_mux_001|src_data[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[21]\, u0|nios2_processor|cpu|i_readdata_d1[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6\, u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[7]\, u0|nios2_processor|cpu|D_iw[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[17]~37\, u0|nios2_processor|cpu|D_src2[17]~37, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[16]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[16]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~93\, u0|nios2_processor|cpu|Add9~93, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~65\, u0|nios2_processor|cpu|Add9~65, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[17]~38\, u0|nios2_processor|cpu|D_src2[17]~38, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[17]~15\, u0|nios2_processor|cpu|D_src2[17]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[17]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[17]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[17]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[17]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~69\, u0|nios2_processor|cpu|Add9~69, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~73\, u0|nios2_processor|cpu|Add9~73, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~53\, u0|nios2_processor|cpu|Add9~53, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[20]\, u0|nios2_processor|cpu|E_alu_result[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[20]~feeder\, u0|nios2_processor|cpu|M_alu_result[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[20]\, u0|nios2_processor|cpu|M_alu_result[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[20]~18\, u0|nios2_processor|cpu|D_src1_reg[20]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[20]\, u0|nios2_processor|cpu|E_src1[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[21]~30\, u0|nios2_processor|cpu|D_src2[21]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[21]~21\, u0|nios2_processor|cpu|D_src2[21]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[21]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[21]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[21]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[21]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[21]~13\, u0|nios2_processor|cpu|E_logic_result[21]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[21]~18\, u0|nios2_processor|cpu|E_alu_result[21]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[21]\, u0|nios2_processor|cpu|E_alu_result[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[21]~feeder\, u0|nios2_processor|cpu|M_alu_result[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[21]\, u0|nios2_processor|cpu|M_alu_result[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[21]~17\, u0|nios2_processor|cpu|D_src1_reg[21]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[21]\, u0|nios2_processor|cpu|E_src1[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[23]~24\, u0|nios2_processor|cpu|E_rot_step1[23]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[23]\, u0|nios2_processor|cpu|M_rot_prestep2[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[27]~25\, u0|nios2_processor|cpu|E_rot_step1[27]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[31]~30\, u0|nios2_processor|cpu|E_rot_step1[31]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[31]\, u0|nios2_processor|cpu|M_rot_prestep2[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[7]~24\, u0|nios2_processor|cpu|M_rot[7]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~24\, u0|nios2_processor|cpu|A_shift_rot_result~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[31]\, u0|nios2_processor|cpu|A_shift_rot_result[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[31]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_ld_non_io~0\, u0|nios2_processor|cpu|E_ctrl_ld_non_io~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ld_bus~0\, u0|nios2_processor|cpu|E_ld_bus~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_ld_bypass\, u0|nios2_processor|cpu|M_ctrl_ld_bypass, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_ld_bypass\, u0|nios2_processor|cpu|A_ctrl_ld_bypass, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_wr_data~0\, u0|nios2_processor|cpu|A_dc_fill_wr_data~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result_en~0\, u0|nios2_processor|cpu|A_slow_inst_result_en~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[31]\, u0|nios2_processor|cpu|A_slow_inst_result[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[31]~4\, u0|nios2_processor|cpu|A_ld_data[31]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[13]\, u0|nios2_processor|cpu|E_src1[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~33\, u0|nios2_processor|cpu|Add11~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~29\, u0|nios2_processor|cpu|Add11~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~41\, u0|nios2_processor|cpu|Add11~41, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~37\, u0|nios2_processor|cpu|Add11~37, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~53\, u0|nios2_processor|cpu|Add11~53, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~49\, u0|nios2_processor|cpu|Add11~49, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~57\, u0|nios2_processor|cpu|Add11~57, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~45\, u0|nios2_processor|cpu|Add11~45, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~21\, u0|nios2_processor|cpu|Add11~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~13\, u0|nios2_processor|cpu|Add11~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~1\, u0|nios2_processor|cpu|Add11~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~25\, u0|nios2_processor|cpu|Add11~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~9\, u0|nios2_processor|cpu|Add11~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~5\, u0|nios2_processor|cpu|Add11~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~17\, u0|nios2_processor|cpu|Add11~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add11~61\, u0|nios2_processor|cpu|Add11~61, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[15]\, u0|nios2_processor|cpu|A_mul_s1[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[15]\, u0|nios2_processor|cpu|A_mul_cell_p3[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[14]\, u0|nios2_processor|cpu|A_mul_s1[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[14]~feeder\, u0|nios2_processor|cpu|A_mul_cell_p3[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[14]\, u0|nios2_processor|cpu|A_mul_cell_p3[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[13]~feeder\, u0|nios2_processor|cpu|A_mul_cell_p3[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[13]\, u0|nios2_processor|cpu|A_mul_cell_p3[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[13]\, u0|nios2_processor|cpu|A_mul_s1[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[12]~feeder\, u0|nios2_processor|cpu|A_mul_cell_p3[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[12]\, u0|nios2_processor|cpu|A_mul_cell_p3[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[12]\, u0|nios2_processor|cpu|A_mul_s1[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[11]\, u0|nios2_processor|cpu|A_mul_s1[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[11]~feeder\, u0|nios2_processor|cpu|A_mul_cell_p3[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[11]\, u0|nios2_processor|cpu|A_mul_cell_p3[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[10]\, u0|nios2_processor|cpu|A_mul_cell_p3[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[10]\, u0|nios2_processor|cpu|A_mul_s1[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[9]\, u0|nios2_processor|cpu|A_mul_s1[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[9]\, u0|nios2_processor|cpu|A_mul_cell_p3[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[8]\, u0|nios2_processor|cpu|A_mul_s1[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[8]~feeder\, u0|nios2_processor|cpu|A_mul_cell_p3[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[8]\, u0|nios2_processor|cpu|A_mul_cell_p3[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[7]\, u0|nios2_processor|cpu|A_mul_cell_p3[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[7]\, u0|nios2_processor|cpu|A_mul_s1[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[6]\, u0|nios2_processor|cpu|A_mul_s1[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[6]\, u0|nios2_processor|cpu|A_mul_cell_p3[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[5]\, u0|nios2_processor|cpu|A_mul_s1[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[5]\, u0|nios2_processor|cpu|A_mul_cell_p3[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[4]\, u0|nios2_processor|cpu|A_mul_s1[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[4]\, u0|nios2_processor|cpu|A_mul_cell_p3[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[3]~feeder\, u0|nios2_processor|cpu|A_mul_cell_p3[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[3]\, u0|nios2_processor|cpu|A_mul_cell_p3[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[3]\, u0|nios2_processor|cpu|A_mul_s1[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[2]~feeder\, u0|nios2_processor|cpu|A_mul_cell_p3[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[2]\, u0|nios2_processor|cpu|A_mul_cell_p3[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[2]\, u0|nios2_processor|cpu|A_mul_s1[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[1]~feeder\, u0|nios2_processor|cpu|A_mul_cell_p3[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[1]\, u0|nios2_processor|cpu|A_mul_cell_p3[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p3[0]\, u0|nios2_processor|cpu|A_mul_cell_p3[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~33\, u0|nios2_processor|cpu|Add12~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~29\, u0|nios2_processor|cpu|Add12~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~41\, u0|nios2_processor|cpu|Add12~41, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~37\, u0|nios2_processor|cpu|Add12~37, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~53\, u0|nios2_processor|cpu|Add12~53, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~49\, u0|nios2_processor|cpu|Add12~49, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~57\, u0|nios2_processor|cpu|Add12~57, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~45\, u0|nios2_processor|cpu|Add12~45, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~21\, u0|nios2_processor|cpu|Add12~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~13\, u0|nios2_processor|cpu|Add12~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~1\, u0|nios2_processor|cpu|Add12~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~25\, u0|nios2_processor|cpu|Add12~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~9\, u0|nios2_processor|cpu|Add12~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~5\, u0|nios2_processor|cpu|Add12~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~17\, u0|nios2_processor|cpu|Add12~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add12~61\, u0|nios2_processor|cpu|Add12~61, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[7]~7\, u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[7]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[31]~26\, u0|nios2_processor|cpu|A_wr_data_unfiltered[31]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[30]~4\, u0|nios2_processor|cpu|D_src1_reg[30]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[30]\, u0|nios2_processor|cpu|E_src1[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[0]~22\, u0|nios2_processor|cpu|E_rot_step1[0]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[4]~23\, u0|nios2_processor|cpu|E_rot_step1[4]~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[4]\, u0|nios2_processor|cpu|M_rot_prestep2[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[4]~2\, u0|nios2_processor|cpu|M_rot[4]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~2\, u0|nios2_processor|cpu|A_shift_rot_result~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[28]\, u0|nios2_processor|cpu|A_shift_rot_result[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[28]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[28]\, u0|nios2_processor|cpu|A_slow_inst_result[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[28]~1\, u0|nios2_processor|cpu|A_ld_data[28]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[4]~1\, u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[4]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[28]~4\, u0|nios2_processor|cpu|A_wr_data_unfiltered[28]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[15]~10\, u0|nios2_processor|cpu|D_src1_reg[15]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[15]\, u0|nios2_processor|cpu|E_src1[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[15]~26\, u0|nios2_processor|cpu|E_rot_step1[15]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[19]\, u0|nios2_processor|cpu|M_rot_prestep2[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[11]\, u0|nios2_processor|cpu|M_rot_prestep2[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[27]\, u0|nios2_processor|cpu|M_rot_prestep2[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[3]\, u0|nios2_processor|cpu|M_rot_prestep2[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[3]~6\, u0|nios2_processor|cpu|M_rot[3]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_mask[3]~6\, u0|nios2_processor|cpu|E_rot_mask[3]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_mask[3]~DUPLICATE\, u0|nios2_processor|cpu|M_rot_mask[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~6\, u0|nios2_processor|cpu|A_shift_rot_result~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[27]\, u0|nios2_processor|cpu|A_shift_rot_result[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[27]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[27]\, u0|nios2_processor|cpu|A_slow_inst_result[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[27]~8\, u0|nios2_processor|cpu|A_ld_data[27]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[3]~6\, u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[3]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[27]~8\, u0|nios2_processor|cpu|A_wr_data_unfiltered[27]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[25]~3\, u0|nios2_processor|cpu|D_src1_reg[25]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[25]\, u0|nios2_processor|cpu|E_src1[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[25]\, u0|nios2_processor|cpu|E_alu_result[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[25]\, u0|nios2_processor|cpu|M_alu_result[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[25]~7\, u0|nios2_processor|cpu|M_inst_result[25]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[25]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[25]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[25]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[25]\, u0|nios2_processor|cpu|A_slow_inst_result[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[25]~6\, u0|nios2_processor|cpu|A_ld_data[25]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[21]~11\, u0|nios2_processor|cpu|E_rot_step1[21]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[25]~8\, u0|nios2_processor|cpu|E_rot_step1[25]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[25]\, u0|nios2_processor|cpu|M_rot_prestep2[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[5]~15\, u0|nios2_processor|cpu|E_rot_step1[5]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[9]~12\, u0|nios2_processor|cpu|E_rot_step1[9]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[9]\, u0|nios2_processor|cpu|M_rot_prestep2[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[1]~3\, u0|nios2_processor|cpu|M_rot[1]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~3\, u0|nios2_processor|cpu|A_shift_rot_result~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[25]\, u0|nios2_processor|cpu|A_shift_rot_result[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[1]~4\, u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[1]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[25]~5\, u0|nios2_processor|cpu|A_wr_data_unfiltered[25]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[23]~19\, u0|nios2_processor|cpu|D_src2[23]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[23]~20\, u0|nios2_processor|cpu|D_src2[23]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[23]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[23]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[23]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[23]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[23]~12\, u0|nios2_processor|cpu|E_logic_result[23]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[23]~17\, u0|nios2_processor|cpu|E_alu_result[23]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[23]\, u0|nios2_processor|cpu|E_alu_result[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[23]\, u0|nios2_processor|cpu|M_alu_result[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add7~5\, u0|nios2_processor|cpu|Add7~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[21]\, u0|nios2_processor|cpu|M_pc_plus_one[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[23]~1\, u0|nios2_processor|cpu|M_inst_result[23]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[23]\, u0|nios2_processor|cpu|A_inst_result[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[7]~4\, u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[7]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_sel_fill2~0\, u0|nios2_processor|cpu|E_rot_sel_fill2~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_sel_fill2\, u0|nios2_processor|cpu|M_rot_sel_fill2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[7]~16\, u0|nios2_processor|cpu|M_rot[7]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~16\, u0|nios2_processor|cpu|A_shift_rot_result~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[23]\, u0|nios2_processor|cpu|A_shift_rot_result[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[23]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[23]\, u0|nios2_processor|cpu|A_slow_inst_result[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[23]~0\, u0|nios2_processor|cpu|A_ld_data[23]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[23]~18\, u0|nios2_processor|cpu|A_wr_data_unfiltered[23]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[14]~35\, u0|nios2_processor|cpu|D_src2_reg[14]~35, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[14]~36\, u0|nios2_processor|cpu|D_src2_reg[14]~36, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[14]\, u0|nios2_processor|cpu|E_src2[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[14]\, u0|nios2_processor|cpu|M_mem_baddr[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[14]\, u0|nios2_processor|cpu|A_mem_baddr[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[15]\, u0|nios2_processor|cpu|M_mem_baddr[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[15]\, u0|nios2_processor|cpu|A_mem_baddr[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[16]\, u0|nios2_processor|cpu|M_mem_baddr[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[16]~feeder\, u0|nios2_processor|cpu|A_mem_baddr[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[16]~DUPLICATE\, u0|nios2_processor|cpu|A_mem_baddr[16]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[17]\, u0|nios2_processor|cpu|M_mem_baddr[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[17]\, u0|nios2_processor|cpu|A_mem_baddr[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[18]\, u0|nios2_processor|cpu|M_mem_baddr[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[18]\, u0|nios2_processor|cpu|A_mem_baddr[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[20]\, u0|nios2_processor|cpu|M_mem_baddr[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[20]\, u0|nios2_processor|cpu|A_mem_baddr[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[21]\, u0|nios2_processor|cpu|M_mem_baddr[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[21]~DUPLICATE\, u0|nios2_processor|cpu|A_mem_baddr[21]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[22]\, u0|nios2_processor|cpu|M_mem_baddr[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[22]~DUPLICATE\, u0|nios2_processor|cpu|A_mem_baddr[22]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[23]\, u0|nios2_processor|cpu|M_mem_baddr[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[23]\, u0|nios2_processor|cpu|A_mem_baddr[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[25]\, u0|nios2_processor|cpu|M_mem_baddr[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[25]\, u0|nios2_processor|cpu|A_mem_baddr[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[26]\, u0|nios2_processor|cpu|M_mem_baddr[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[26]\, u0|nios2_processor|cpu|A_mem_baddr[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[27]\, u0|nios2_processor|cpu|M_mem_baddr[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[27]\, u0|nios2_processor|cpu|A_mem_baddr[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_en_d1\, u0|nios2_processor|cpu|A_en_d1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_starting_d1\, u0|nios2_processor|cpu|A_dc_fill_starting_d1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_tag_wr_port_data[17]~0\, u0|nios2_processor|cpu|dc_tag_wr_port_data[17]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_st\, u0|nios2_processor|cpu|M_ctrl_st, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_st\, u0|nios2_processor|cpu|A_ctrl_st, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|cpu_d_write\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|cpu_d_write, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_tag_wr_port_data[18]~1\, u0|nios2_processor|cpu|dc_tag_wr_port_data[18]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[2]\, u0|nios2_processor|cpu|A_dc_actual_tag[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[2]~feeder\, u0|nios2_processor|cpu|A_dc_wb_tag[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[2]\, u0|nios2_processor|cpu|A_dc_wb_tag[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[2]~1\, u0|nios2_processor|cpu|d_address_tag_field_nxt[2]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[2]\, u0|nios2_processor|cpu|d_address_tag_field[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[49]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[49]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[49]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[49], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[49]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[49], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[1]\, u0|nios2_processor|cpu|ic_fill_tag[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[49]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[49], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[49]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[49], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[49]\, u0|mm_interconnect_0|cmd_mux_005|src_data[49], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~20\, u0|mm_interconnect_0|cmd_mux_005|src_payload~20, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a2\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~20\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~20, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[3]~20\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[3]~20, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[3]\, u0|codec_0|RegDatos[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~20\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~20, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~13, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[3]~feeder\, u0|rxdecmidi_0|RegControl[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[3]\, u0|rxdecmidi_0|RegControl[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|key[2]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|key[2], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[3]~feeder\, u0|rxdecmidi_0|RegDatos[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[3]\, u0|rxdecmidi_0|RegDatos[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~20\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~20, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~44\, u0|mm_interconnect_0|rsp_mux|src_data[3]~44, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~45\, u0|mm_interconnect_0|rsp_mux|src_data[3]~45, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~46\, u0|mm_interconnect_0|rsp_mux|src_data[3]~46, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[3]\, u0|sys_clk_timer|period_h_register[3], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[19]\, u0|sys_clk_timer|counter_snapshot[19], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|control_register[3]~feeder\, u0|sys_clk_timer|control_register[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|control_register[3]\, u0|sys_clk_timer|control_register[3], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[3]~1\, u0|sys_clk_timer|read_mux_out[3]~1, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[3]~5\, u0|sys_clk_timer|counter_snapshot[3]~5, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[3]\, u0|sys_clk_timer|counter_snapshot[3], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|Equal6~2\, u0|sys_clk_timer|Equal6~2, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[3]~0\, u0|sys_clk_timer|read_mux_out[3]~0, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[3]\, u0|sys_clk_timer|read_mux_out[3], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[3]\, u0|sys_clk_timer|readdata[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][3]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|leds|data_out[3]~feeder\, u0|leds|data_out[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|leds|data_out[3]\, u0|leds|data_out[3], Top_Lab2_v1, 1
instance = comp, \u0|leds|readdata[3]\, u0|leds|readdata[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~47\, u0|mm_interconnect_0|rsp_mux|src_data[3]~47, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~10\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[3]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~10\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~48\, u0|mm_interconnect_0|rsp_mux|src_data[3]~48, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[3]\, u0|nios2_processor|cpu|d_readdata_d1[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[3]~20\, u0|nios2_processor|cpu|dc_data_wr_port_data[3]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[21]~DUPLICATE\, u0|nios2_processor|cpu|M_alu_result[21]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[21]~13\, u0|nios2_processor|cpu|M_inst_result[21]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[21]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[21]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[21]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[21]\, u0|nios2_processor|cpu|A_slow_inst_result[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[21]~14\, u0|nios2_processor|cpu|A_ld_data[21]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[1]~14\, u0|nios2_processor|cpu|E_rot_step1[1]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[5]\, u0|nios2_processor|cpu|M_rot_prestep2[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[17]~10\, u0|nios2_processor|cpu|E_rot_step1[17]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[21]\, u0|nios2_processor|cpu|M_rot_prestep2[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[13]\, u0|nios2_processor|cpu|M_rot_prestep2[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[29]\, u0|nios2_processor|cpu|M_rot_prestep2[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[5]~17\, u0|nios2_processor|cpu|M_rot[5]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_mask[5]~1\, u0|nios2_processor|cpu|E_rot_mask[5]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_mask[5]~DUPLICATE\, u0|nios2_processor|cpu|M_rot_mask[5]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~17\, u0|nios2_processor|cpu|A_shift_rot_result~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[21]\, u0|nios2_processor|cpu|A_shift_rot_result[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[21]\, u0|nios2_processor|cpu|A_inst_result[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[5]~5\, u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[5]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[21]~19\, u0|nios2_processor|cpu|A_wr_data_unfiltered[21]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[23]~16\, u0|nios2_processor|cpu|D_src1_reg[23]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[23]\, u0|nios2_processor|cpu|E_src1[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[24]~16\, u0|nios2_processor|cpu|E_rot_step1[24]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[28]\, u0|nios2_processor|cpu|M_rot_prestep2[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[4]~18\, u0|nios2_processor|cpu|M_rot[4]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~18\, u0|nios2_processor|cpu|A_shift_rot_result~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[20]\, u0|nios2_processor|cpu|A_shift_rot_result[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[20]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[20]\, u0|nios2_processor|cpu|A_slow_inst_result[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[20]~13\, u0|nios2_processor|cpu|A_ld_data[20]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[4]~6\, u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[4]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[20]~20\, u0|nios2_processor|cpu|A_wr_data_unfiltered[20]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[8]\, u0|nios2_processor|cpu|W_wr_data[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[8]~28\, u0|nios2_processor|cpu|D_src1_reg[8]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[8]\, u0|nios2_processor|cpu|E_src1[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~134\, u0|nios2_processor|cpu|Add9~134, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~97\, u0|nios2_processor|cpu|Add9~97, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~101\, u0|nios2_processor|cpu|Add9~101, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~105\, u0|nios2_processor|cpu|Add9~105, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~109\, u0|nios2_processor|cpu|Add9~109, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~113\, u0|nios2_processor|cpu|Add9~113, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~17\, u0|nios2_processor|cpu|Add9~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~21\, u0|nios2_processor|cpu|Add9~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~9\, u0|nios2_processor|cpu|Add9~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~25\, u0|nios2_processor|cpu|Add9~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~29\, u0|nios2_processor|cpu|Add9~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~13\, u0|nios2_processor|cpu|Add9~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~77\, u0|nios2_processor|cpu|Add9~77, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[12]\, u0|nios2_processor|cpu|M_mem_baddr[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[1]~feeder\, u0|nios2_processor|cpu|A_dc_actual_tag[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[1]\, u0|nios2_processor|cpu|A_dc_actual_tag[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[1]~feeder\, u0|nios2_processor|cpu|A_dc_wb_tag[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[1]\, u0|nios2_processor|cpu|A_dc_wb_tag[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[1]~16\, u0|nios2_processor|cpu|d_address_tag_field_nxt[1]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[1]\, u0|nios2_processor|cpu|d_address_tag_field[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[48]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[48]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[48]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[48], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[48]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[48], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[48]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[48]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[48]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[48], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[48]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[48], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[48]\, u0|mm_interconnect_0|cmd_mux_005|src_data[48], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~3\, u0|mm_interconnect_0|cmd_mux_005|src_payload~3, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][24]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][24]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][24]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[24]~5\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[24]~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[24]\, u0|codec_0|RegDatos[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[24]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[24]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[24]~feeder\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[24]\, u0|rxdecmidi_0|RegControl[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12\, u0|mm_interconnect_0|rsp_mux|src_payload~12, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13\, u0|mm_interconnect_0|rsp_mux|src_payload~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[24]\, u0|nios2_processor|cpu|d_readdata_d1[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[24]\, u0|nios2_processor|cpu|A_slow_inst_result[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[24]~5\, u0|nios2_processor|cpu|A_ld_data[24]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[20]~19\, u0|nios2_processor|cpu|E_rot_step1[20]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[24]\, u0|nios2_processor|cpu|M_rot_prestep2[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[8]\, u0|nios2_processor|cpu|M_rot_prestep2[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[16]\, u0|nios2_processor|cpu|M_rot_prestep2[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[0]~5\, u0|nios2_processor|cpu|M_rot[0]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_mask[0]~5\, u0|nios2_processor|cpu|E_rot_mask[0]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_mask[0]~DUPLICATE\, u0|nios2_processor|cpu|M_rot_mask[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~5\, u0|nios2_processor|cpu|A_shift_rot_result~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[24]\, u0|nios2_processor|cpu|A_shift_rot_result[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[0]~5\, u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[0]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[24]~7\, u0|nios2_processor|cpu|A_wr_data_unfiltered[24]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[24]\, u0|nios2_processor|cpu|W_wr_data[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[24]~23\, u0|nios2_processor|cpu|D_src2_reg[24]~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[24]~22\, u0|nios2_processor|cpu|D_src2_reg[24]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[24]~77\, u0|nios2_processor|cpu|D_src2_reg[24]~77, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[24]\, u0|nios2_processor|cpu|E_src2_reg[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_st_data[24]~5\, u0|nios2_processor|cpu|E_st_data[24]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[24]\, u0|nios2_processor|cpu|M_st_data[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[24]~24\, u0|nios2_processor|cpu|d_writedata_nxt[24]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[24]\, u0|nios2_processor|cpu|d_writedata[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~5\, u0|mm_interconnect_0|cmd_mux_005|src_payload~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][31]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][31]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][31]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[31]~3\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[31]~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[31]\, u0|rxdecmidi_0|RegControl[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[31]\, u0|codec_0|RegDatos[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[31]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[31]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10\, u0|mm_interconnect_0|rsp_mux|src_payload~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11\, u0|mm_interconnect_0|rsp_mux|src_payload~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[31]\, u0|nios2_processor|cpu|d_readdata_d1[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[0]\, u0|nios2_processor|cpu|A_mem_baddr[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal215~0\, u0|nios2_processor|cpu|Equal215~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_ld16\, u0|nios2_processor|cpu|M_ctrl_ld16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_ld16\, u0|nios2_processor|cpu|A_ctrl_ld16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_data_sign_bit~0\, u0|nios2_processor|cpu|A_slow_ld_data_sign_bit~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_data_fill_bit~0\, u0|nios2_processor|cpu|A_slow_ld_data_fill_bit~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[19]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[19]\, u0|nios2_processor|cpu|A_slow_inst_result[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[19]~12\, u0|nios2_processor|cpu|A_ld_data[19]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[19]\, u0|nios2_processor|cpu|A_inst_result[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[3]~2\, u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[3]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[3]~14\, u0|nios2_processor|cpu|M_rot[3]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~14\, u0|nios2_processor|cpu|A_shift_rot_result~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[19]\, u0|nios2_processor|cpu|A_shift_rot_result[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[19]~16\, u0|nios2_processor|cpu|A_wr_data_unfiltered[19]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[18]~35\, u0|nios2_processor|cpu|D_src2[18]~35, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[18]~36\, u0|nios2_processor|cpu|D_src2[18]~36, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[18]~18\, u0|nios2_processor|cpu|D_src2[18]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[18]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[18]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[18]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[18]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[18]~11\, u0|nios2_processor|cpu|E_logic_result[18]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[16]\, u0|nios2_processor|cpu|E_extra_pc[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[18]~16\, u0|nios2_processor|cpu|E_alu_result[18]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[18]\, u0|nios2_processor|cpu|E_alu_result[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[18]\, u0|nios2_processor|cpu|M_alu_result[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[18]~25\, u0|nios2_processor|cpu|M_inst_result[18]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[18]\, u0|nios2_processor|cpu|A_inst_result[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[2]~3\, u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[2]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[18]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[18]\, u0|nios2_processor|cpu|A_slow_inst_result[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[18]~11\, u0|nios2_processor|cpu|A_ld_data[18]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_mask[2]~0\, u0|nios2_processor|cpu|E_rot_mask[2]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_mask[2]\, u0|nios2_processor|cpu|M_rot_mask[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[14]~2\, u0|nios2_processor|cpu|E_rot_step1[14]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[18]\, u0|nios2_processor|cpu|M_rot_prestep2[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[30]~6\, u0|nios2_processor|cpu|E_rot_step1[30]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[2]\, u0|nios2_processor|cpu|M_rot_prestep2[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[6]~4\, u0|nios2_processor|cpu|E_rot_step1[6]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[10]~5\, u0|nios2_processor|cpu|E_rot_step1[10]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[10]\, u0|nios2_processor|cpu|M_rot_prestep2[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[22]~0\, u0|nios2_processor|cpu|E_rot_step1[22]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[26]~1\, u0|nios2_processor|cpu|E_rot_step1[26]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[26]\, u0|nios2_processor|cpu|M_rot_prestep2[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[2]~15\, u0|nios2_processor|cpu|M_rot[2]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~15\, u0|nios2_processor|cpu|A_shift_rot_result~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[18]\, u0|nios2_processor|cpu|A_shift_rot_result[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[18]~17\, u0|nios2_processor|cpu|A_wr_data_unfiltered[18]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[12]\, u0|nios2_processor|cpu|M_alu_result[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[12]~31\, u0|nios2_processor|cpu|D_src2_reg[12]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[12]~32\, u0|nios2_processor|cpu|D_src2_reg[12]~32, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[12]\, u0|nios2_processor|cpu|E_src2[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[1]\, u0|nios2_processor|cpu|A_mul_s1[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[1]~12\, u0|nios2_processor|cpu|M_rot[1]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~12\, u0|nios2_processor|cpu|A_shift_rot_result~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[17]\, u0|nios2_processor|cpu|A_shift_rot_result[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[17]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[17]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[1]~0\, u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[17]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[17]\, u0|nios2_processor|cpu|A_slow_inst_result[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[17]~10\, u0|nios2_processor|cpu|A_ld_data[17]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[17]~14\, u0|nios2_processor|cpu|A_wr_data_unfiltered[17]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[6]\, u0|nios2_processor|cpu|D_iw[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[16]~39\, u0|nios2_processor|cpu|D_src2[16]~39, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[16]~40\, u0|nios2_processor|cpu|D_src2[16]~40, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[16]~16\, u0|nios2_processor|cpu|D_src2[16]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[16]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[16]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_s1[0]\, u0|nios2_processor|cpu|A_mul_s1[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[16]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[16]\, u0|nios2_processor|cpu|A_slow_inst_result[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[16]~9\, u0|nios2_processor|cpu|A_ld_data[16]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[0]~1\, u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[0]~13\, u0|nios2_processor|cpu|M_rot[0]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~13\, u0|nios2_processor|cpu|A_shift_rot_result~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[16]\, u0|nios2_processor|cpu|A_shift_rot_result[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[16]~15\, u0|nios2_processor|cpu|A_wr_data_unfiltered[16]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[11]\, u0|nios2_processor|cpu|W_wr_data[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[11]~67\, u0|nios2_processor|cpu|D_src2_reg[11]~67, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[11]~68\, u0|nios2_processor|cpu|D_src2_reg[11]~68, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[11]\, u0|nios2_processor|cpu|E_src2[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[15]\, u0|nios2_processor|cpu|A_mul_cell_p1[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[31]\, u0|nios2_processor|cpu|A_inst_result[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[7]~7\, u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[7]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[7]~10\, u0|nios2_processor|cpu|M_rot[7]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~10\, u0|nios2_processor|cpu|A_shift_rot_result~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[15]\, u0|nios2_processor|cpu|A_shift_rot_result[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~7\, u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[15]\, u0|nios2_processor|cpu|A_slow_inst_result[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[15]~19\, u0|nios2_processor|cpu|A_ld_data[15]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[15]~12\, u0|nios2_processor|cpu|A_wr_data_unfiltered[15]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[10]\, u0|nios2_processor|cpu|W_wr_data[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[10]~50\, u0|nios2_processor|cpu|D_src2_reg[10]~50, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[10]~51\, u0|nios2_processor|cpu|D_src2_reg[10]~51, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[10]\, u0|nios2_processor|cpu|E_src2_reg[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[10]\, u0|nios2_processor|cpu|M_st_data[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[10]\, u0|nios2_processor|cpu|A_st_data[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[10]~11\, u0|nios2_processor|cpu|d_writedata_nxt[10]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[10]\, u0|nios2_processor|cpu|d_writedata[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[10]\, u0|sys_clk_timer|period_h_register[10], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[26]\, u0|sys_clk_timer|counter_snapshot[26], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[10]\, u0|sys_clk_timer|counter_snapshot[10], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[10]~8\, u0|sys_clk_timer|read_mux_out[10]~8, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[10]\, u0|sys_clk_timer|readdata[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~13, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[10]\, u0|rxdecmidi_0|RegControl[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[10]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[1]~feeder\, u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[1]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[1], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[10]\, u0|rxdecmidi_0|RegDatos[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~26\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~26, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|jupdate\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|jupdate, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|jupdate~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|jupdate~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|jupdate1\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|jupdate1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|jupdate2\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|jupdate2, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|always2~1\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|always2~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|t_pause~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|t_pause~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|t_pause\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|t_pause, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|ien_AE~0\, u0|jtag_uart|ien_AE~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|ac\, u0|jtag_uart|ac, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|ac~0\, u0|jtag_uart|ac~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|ac~feeder\, u0|jtag_uart|ac~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|ac~DUPLICATE\, u0|jtag_uart|ac~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~17\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~17, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~57\, u0|mm_interconnect_0|rsp_mux|src_data[10]~57, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[10]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[10]~_Duplicate_1\, u0|codec_0|RegDatos[10]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[10]~DUPLICATE\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[10]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~26\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~26, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~26\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~26, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[10]~26\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[10]~26, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~58\, u0|mm_interconnect_0|rsp_mux|src_data[10]~58, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~59\, u0|mm_interconnect_0|rsp_mux|src_data[10]~59, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~60\, u0|mm_interconnect_0|rsp_mux|src_data[10]~60, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[10]\, u0|nios2_processor|cpu|d_readdata_d1[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[10]\, u0|nios2_processor|cpu|A_dc_st_data[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[10]~26\, u0|nios2_processor|cpu|dc_data_wr_port_data[10]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[13]~14\, u0|nios2_processor|cpu|M_inst_result[13]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[13]\, u0|nios2_processor|cpu|A_inst_result[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[5]~5\, u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[5]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[5]~8\, u0|nios2_processor|cpu|M_rot[5]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~8\, u0|nios2_processor|cpu|A_shift_rot_result~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[13]\, u0|nios2_processor|cpu|A_shift_rot_result[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~5\, u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[13]\, u0|nios2_processor|cpu|A_slow_inst_result[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[13]~17\, u0|nios2_processor|cpu|A_ld_data[13]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[13]\, u0|nios2_processor|cpu|A_mul_cell_p1[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[13]~10\, u0|nios2_processor|cpu|A_wr_data_unfiltered[13]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[3]~27\, u0|nios2_processor|cpu|D_src2_reg[3]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[3]~74\, u0|nios2_processor|cpu|D_src2_reg[3]~74, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[3]\, u0|nios2_processor|cpu|E_src2_reg[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[3]\, u0|nios2_processor|cpu|M_st_data[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[3]\, u0|nios2_processor|cpu|A_st_data[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[3]~3\, u0|nios2_processor|cpu|d_writedata_nxt[3]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[3]\, u0|nios2_processor|cpu|d_writedata[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~8\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~8, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[4]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[4], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~7\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~7, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[3]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[3], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~6\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~6, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[2]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[2], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~5\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~5, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[1]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[1], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~1\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[0]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[0], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|state~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|state~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|read~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|read~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|read\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|read, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|read1\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|read1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|read_req\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|read_req, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|read2\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|read2, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rst2~DUPLICATE\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rst2~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rvalid0~1\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rvalid0~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rvalid0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rvalid0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rvalid0~0\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|rvalid0~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|r_ena1\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|r_ena1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|fifo_wr~0\, u0|jtag_uart|fifo_wr~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|fifo_wr\, u0|jtag_uart|fifo_wr, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~3\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~3, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[9]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[9], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~4\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~4, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~9\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift~9, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[5]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|td_shift[5], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[1]\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|wdata[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~15, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~52\, u0|mm_interconnect_0|rsp_mux|src_data[2]~52, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~24\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~24, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[2]~24\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[2]~24, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[2]\, u0|codec_0|RegDatos[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[2]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[2]~DUPLICATE\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~24\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~24, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~53\, u0|mm_interconnect_0|rsp_mux|src_data[2]~53, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~55\, u0|mm_interconnect_0|rsp_mux|src_data[2]~55, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[2]~DUPLICATE\, u0|sys_clk_timer|period_h_register[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|control_register[2]~feeder\, u0|sys_clk_timer|control_register[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|control_register[2]\, u0|sys_clk_timer|control_register[2], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[18]\, u0|sys_clk_timer|counter_snapshot[18], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[2]~3\, u0|sys_clk_timer|read_mux_out[2]~3, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[2]~6\, u0|sys_clk_timer|counter_snapshot[2]~6, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[2]\, u0|sys_clk_timer|counter_snapshot[2], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[2]~2\, u0|sys_clk_timer|read_mux_out[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[2]\, u0|sys_clk_timer|read_mux_out[2], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[2]\, u0|sys_clk_timer|readdata[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~12, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~12\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~12, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[2]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~12\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~12, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~56\, u0|mm_interconnect_0|rsp_mux|src_data[2]~56, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[2]\, u0|nios2_processor|cpu|d_readdata_d1[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[2]\, u0|nios2_processor|cpu|M_st_data[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[2]\, u0|nios2_processor|cpu|A_st_data[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[2]\, u0|nios2_processor|cpu|A_dc_st_data[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[2]~24\, u0|nios2_processor|cpu|dc_data_wr_port_data[2]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[2]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[2]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[1]~1\, u0|nios2_processor|cpu|d_writedata_nxt[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[1]\, u0|nios2_processor|cpu|d_writedata[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[1]~feeder\, u0|sys_clk_timer|period_h_register[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_h_register[1]\, u0|sys_clk_timer|period_h_register[1], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[17]\, u0|sys_clk_timer|counter_snapshot[17], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[1]~7\, u0|sys_clk_timer|read_mux_out[1]~7, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[1]~8\, u0|sys_clk_timer|counter_snapshot[1]~8, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[1]\, u0|sys_clk_timer|counter_snapshot[1], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[1]~6\, u0|sys_clk_timer|read_mux_out[1]~6, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[1]\, u0|sys_clk_timer|read_mux_out[1], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[1]\, u0|sys_clk_timer|readdata[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][1]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~15, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|leds|data_out[1]~feeder\, u0|leds|data_out[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|leds|data_out[1]\, u0|leds|data_out[1], Top_Lab2_v1, 1
instance = comp, \u0|leds|readdata[1]\, u0|leds|readdata[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][1]~feeder\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \SW[1]~input\, SW[1]~input, Top_Lab2_v1, 1
instance = comp, \u0|switches|read_mux_out[1]\, u0|switches|read_mux_out[1], Top_Lab2_v1, 1
instance = comp, \u0|switches|readdata[1]\, u0|switches|readdata[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~28\, u0|mm_interconnect_0|cmd_mux_005|src_payload~28, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~31\, u0|mm_interconnect_0|cmd_mux_005|src_payload~31, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][1]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~31\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~31, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[1]~31\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[1]~31, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegEstado[1]~2\, u0|rxdecmidi_0|RegEstado[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegEstado[1]\, u0|rxdecmidi_0|RegEstado[1], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[1]\, u0|rxdecmidi_0|u_RxDecMIDI|C1|code_aux[1], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|key[0]~feeder\, u0|rxdecmidi_0|u_RxDecMIDI|C2|key[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|key[0]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|key[0], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[1]\, u0|rxdecmidi_0|RegDatos[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[1]\, u0|rxdecmidi_0|RegControl[1], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|rd_data[1]~2\, u0|rxdecmidi_0|rd_data[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~31\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~31, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|ien_AE~feeder\, u0|jtag_uart|ien_AE~feeder, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|ien_AE\, u0|jtag_uart|ien_AE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~21\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~21, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~66\, u0|mm_interconnect_0|rsp_mux|src_data[1]~66, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[1]\, u0|codec_0|RegDatos[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~31\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~31, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~67\, u0|mm_interconnect_0|rsp_mux|src_data[1]~67, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~68\, u0|mm_interconnect_0|rsp_mux|src_data[1]~68, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~69\, u0|mm_interconnect_0|rsp_mux|src_data[1]~69, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[40]\, u0|mm_interconnect_0|cmd_mux_004|src_data[40], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[38]\, u0|mm_interconnect_0|cmd_mux_004|src_data[38], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[7]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[7]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[5]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[5]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|Equal0~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|Equal0~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|Equal0~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|Equal0~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[1]~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[1]~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_debug_mode\, u0|nios2_processor|cpu|W_debug_mode, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~1\, u0|mm_interconnect_0|cmd_mux_004|src_payload~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|debugaccess\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|debugaccess, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_ready~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_ready~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_ready\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_ready, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~70\, u0|mm_interconnect_0|rsp_mux|src_data[1]~70, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[1]\, u0|nios2_processor|cpu|d_readdata_d1[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[1]~31\, u0|nios2_processor|cpu|dc_data_wr_port_data[1]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[5]~12\, u0|nios2_processor|cpu|M_inst_result[5]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[5]\, u0|nios2_processor|cpu|A_inst_result[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[5]~feeder\, u0|nios2_processor|cpu|M_pcb[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[5]\, u0|nios2_processor|cpu|M_pcb[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[5]\, u0|nios2_processor|cpu|A_pcb[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~22\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~23\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~62\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~62, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[12]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[12]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~29\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[12]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~64\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~64, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~65\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~65, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[13]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[13]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[13]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[14]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|trigbrktype~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|trigbrktype~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[72]~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[72]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[75]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[75], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[74]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[74], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk0_goto0~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk0_goto0~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[27]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[27]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[11]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[14]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[13]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[12]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~21\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~11\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[63]~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[63]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[32]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[32], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[32]~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[32]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[32]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[32], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[27]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[27]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~35\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~35, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[1]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[1]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~93\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~93, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[2]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~22\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[24]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[27]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[23]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[22]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[67]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[67], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[17]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[18]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[21]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[20]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[19]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~11\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~12\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[16]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[15]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~10\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[18]\, u0|nios2_processor|cpu|A_st_data[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[50]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[50], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~27\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[53]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[53], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~29\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[52]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[52], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~10\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[22]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[22]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[54]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[54], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~30\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[51]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[51], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[19]\, u0|nios2_processor|cpu|A_st_data[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~28\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~31\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[49]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[49], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~25\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[20]\, u0|nios2_processor|cpu|A_inst_result[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[12]\, u0|nios2_processor|cpu|A_inst_result[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[2]\, u0|nios2_processor|cpu|M_pc_plus_one[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[6]\, u0|nios2_processor|cpu|E_iw[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[8]\, u0|nios2_processor|cpu|E_iw[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[10]~DUPLICATE\, u0|nios2_processor|cpu|D_iw[10]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[10]~DUPLICATE\, u0|nios2_processor|cpu|E_iw[10]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[7]\, u0|nios2_processor|cpu|E_iw[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[9]\, u0|nios2_processor|cpu|D_iw[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[9]\, u0|nios2_processor|cpu|E_iw[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal348~0\, u0|nios2_processor|cpu|Equal348~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|wait_for_one_post_bret_inst~0\, u0|nios2_processor|cpu|wait_for_one_post_bret_inst~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|wait_for_one_post_bret_inst\, u0|nios2_processor|cpu|wait_for_one_post_bret_inst, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_any\, u0|nios2_processor|cpu|A_exc_any, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|hbreak_req~0\, u0|nios2_processor|cpu|hbreak_req~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|break_on_reset~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|break_on_reset~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|break_on_reset\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|break_on_reset, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|jtag_break~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|jtag_break~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|jtag_break\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|jtag_break, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|hbreak_req~2\, u0|nios2_processor|cpu|hbreak_req~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|latched_oci_tb_hbreak_req_next~0\, u0|nios2_processor|cpu|latched_oci_tb_hbreak_req_next~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|latched_oci_tb_hbreak_req\, u0|nios2_processor|cpu|latched_oci_tb_hbreak_req, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|hbreak_req~1\, u0|nios2_processor|cpu|hbreak_req~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_oci_sync_hbreak_req~DUPLICATE\, u0|nios2_processor|cpu|M_oci_sync_hbreak_req~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_norm_intr_pri5_nxt~1\, u0|nios2_processor|cpu|A_exc_norm_intr_pri5_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_norm_intr_pri5\, u0|nios2_processor|cpu|A_exc_norm_intr_pri5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_trap_inst\, u0|nios2_processor|cpu|E_ctrl_trap_inst, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_exc_trap_inst_pri15\, u0|nios2_processor|cpu|M_exc_trap_inst_pri15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_norm_intr_pri5_nxt~0\, u0|nios2_processor|cpu|A_exc_norm_intr_pri5_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_trap_inst_pri15_nxt~0\, u0|nios2_processor|cpu|A_exc_trap_inst_pri15_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_trap_inst_pri15\, u0|nios2_processor|cpu|A_exc_trap_inst_pri15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_highest_pri_cause_code[2]~0\, u0|nios2_processor|cpu|A_exc_highest_pri_cause_code[2]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_exception_reg_cause[2]~0\, u0|nios2_processor|cpu|W_exception_reg_cause[2]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_exception_reg_cause[2]\, u0|nios2_processor|cpu|W_exception_reg_cause[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_control_reg_rddata_muxed[4]~0\, u0|nios2_processor|cpu|E_control_reg_rddata_muxed[4]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_control_reg_rddata[4]\, u0|nios2_processor|cpu|M_control_reg_rddata[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[1]~2\, u0|nios2_processor|cpu|A_inst_result[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_br_taken_waddr_partial[2]\, u0|nios2_processor|cpu|D_br_taken_waddr_partial[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[2]~feeder\, u0|nios2_processor|cpu|E_extra_pc[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[2]\, u0|nios2_processor|cpu|D_pc_plus_one[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[2]\, u0|nios2_processor|cpu|E_extra_pc[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~20\, u0|nios2_processor|cpu|E_alu_result~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[4]\, u0|nios2_processor|cpu|E_alu_result[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[4]~feeder\, u0|nios2_processor|cpu|M_alu_result[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[4]\, u0|nios2_processor|cpu|M_alu_result[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[4]~8\, u0|nios2_processor|cpu|M_inst_result[4]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[4]\, u0|nios2_processor|cpu|A_inst_result[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[28]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[28]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[4]~1\, u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[4]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[4]~1\, u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[4]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[4]\, u0|nios2_processor|cpu|A_slow_inst_result[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[36]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[36], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[2]~5\, u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[2]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[2]\, u0|nios2_processor|cpu|A_slow_inst_result[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[34]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[34], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~14\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~14, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[0]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~14\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~14, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|control_register[0]~feeder\, u0|sys_clk_timer|control_register[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|control_register[0]\, u0|sys_clk_timer|control_register[0], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0~feeder\, u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0\, u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|status_wr_strobe~0\, u0|sys_clk_timer|status_wr_strobe~0, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|timeout_occurred~0\, u0|sys_clk_timer|timeout_occurred~0, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|timeout_occurred\, u0|sys_clk_timer|timeout_occurred, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[16]\, u0|sys_clk_timer|counter_snapshot[16], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[0]~5\, u0|sys_clk_timer|read_mux_out[0]~5, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[0]~7\, u0|sys_clk_timer|counter_snapshot[0]~7, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[0]\, u0|sys_clk_timer|counter_snapshot[0], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[0]~4\, u0|sys_clk_timer|read_mux_out[0]~4, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[0]\, u0|sys_clk_timer|read_mux_out[0], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[0]\, u0|sys_clk_timer|readdata[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][0]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~14, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[0]~feeder\, u0|rxdecmidi_0|RegControl[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[0]\, u0|rxdecmidi_0|RegControl[0], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegEstado~0\, u0|rxdecmidi_0|RegEstado~0, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegEstado[0]~feeder\, u0|rxdecmidi_0|RegEstado[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegEstado[0]\, u0|rxdecmidi_0|RegEstado[0], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|rd_data[0]~1\, u0|rxdecmidi_0|rd_data[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~28\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~28, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|ien_AF\, u0|jtag_uart|ien_AF, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~18\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~18, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~61\, u0|mm_interconnect_0|rsp_mux|src_data[0]~61, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[0]\, u0|codec_0|RegDatos[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~28\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~28, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~62\, u0|mm_interconnect_0|rsp_mux|src_data[0]~62, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[0]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_error~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_error~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_error\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_error, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[0], Top_Lab2_v1, 1
instance = comp, \SW[0]~input\, SW[0]~input, Top_Lab2_v1, 1
instance = comp, \u0|switches|read_mux_out[0]\, u0|switches|read_mux_out[0], Top_Lab2_v1, 1
instance = comp, \u0|switches|readdata[0]\, u0|switches|readdata[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[0]~feeder\, u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][0]~feeder\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[1][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|switches_s1_agent_rdata_fifo|mem[0][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|leds|data_out[0]\, u0|leds|data_out[0], Top_Lab2_v1, 1
instance = comp, \u0|leds|readdata[0]\, u0|leds|readdata[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~63\, u0|mm_interconnect_0|rsp_mux|src_data[0]~63, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~64\, u0|mm_interconnect_0|rsp_mux|src_data[0]~64, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~65\, u0|mm_interconnect_0|rsp_mux|src_data[0]~65, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[0]\, u0|nios2_processor|cpu|d_readdata_d1[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[0]~6\, u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[0]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[0]\, u0|nios2_processor|cpu|A_slow_inst_result[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[0]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_control_reg_rddata[1]~0\, u0|nios2_processor|cpu|E_control_reg_rddata[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal345~0\, u0|nios2_processor|cpu|Equal345~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[1]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[6]\, u0|nios2_processor|cpu|M_iw[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[6]~feeder\, u0|nios2_processor|cpu|A_iw[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[6]\, u0|nios2_processor|cpu|A_iw[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[10]\, u0|nios2_processor|cpu|E_iw[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[10]~feeder\, u0|nios2_processor|cpu|M_iw[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[10]\, u0|nios2_processor|cpu|M_iw[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[10]~feeder\, u0|nios2_processor|cpu|A_iw[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[10]\, u0|nios2_processor|cpu|A_iw[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[8]\, u0|nios2_processor|cpu|M_iw[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[8]~feeder\, u0|nios2_processor|cpu|A_iw[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[8]\, u0|nios2_processor|cpu|A_iw[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[9]\, u0|nios2_processor|cpu|M_iw[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[9]~feeder\, u0|nios2_processor|cpu|A_iw[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[9]\, u0|nios2_processor|cpu|A_iw[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_op_wrctl\, u0|nios2_processor|cpu|E_op_wrctl, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_wrctl_inst\, u0|nios2_processor|cpu|M_ctrl_wrctl_inst, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_wrctl_inst\, u0|nios2_processor|cpu|A_ctrl_wrctl_inst, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wrctl_status~0\, u0|nios2_processor|cpu|A_wrctl_status~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_iw[7]\, u0|nios2_processor|cpu|M_iw[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_iw[7]\, u0|nios2_processor|cpu|A_iw[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_ienable_reg_irq0_nxt~0\, u0|nios2_processor|cpu|W_ienable_reg_irq0_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_ienable_reg_irq1\, u0|nios2_processor|cpu|W_ienable_reg_irq1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|LessThan0~0\, u0|jtag_uart|LessThan0~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|LessThan0~1\, u0|jtag_uart|LessThan0~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|fifo_AE\, u0|jtag_uart|fifo_AE, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|pause_irq~0\, u0|jtag_uart|pause_irq~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|pause_irq\, u0|jtag_uart|pause_irq, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE\, u0|jtag_uart|the_Lab2_TecMIDI_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add0~21\, u0|jtag_uart|Add0~21, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add0~25\, u0|jtag_uart|Add0~25, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add0~17\, u0|jtag_uart|Add0~17, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add0~1\, u0|jtag_uart|Add0~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add0~5\, u0|jtag_uart|Add0~5, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add0~9\, u0|jtag_uart|Add0~9, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Add0~13\, u0|jtag_uart|Add0~13, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|LessThan1~0\, u0|jtag_uart|LessThan1~0, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|LessThan1~1\, u0|jtag_uart|LessThan1~1, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|fifo_AF\, u0|jtag_uart|fifo_AF, Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|av_irq\, u0|jtag_uart|av_irq, Top_Lab2_v1, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|din_s1\, u0|irq_synchronizer_001|sync|sync[0].u|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|dreg[0]\, u0|irq_synchronizer_001|sync|sync[0].u|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|dreg[1]\, u0|irq_synchronizer_001|sync|sync[0].u|dreg[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_ipending_reg_irq1_nxt\, u0|nios2_processor|cpu|W_ipending_reg_irq1_nxt, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_ipending_reg_irq1\, u0|nios2_processor|cpu|W_ipending_reg_irq1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_control_reg_rddata_muxed[1]~2\, u0|nios2_processor|cpu|D_control_reg_rddata_muxed[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_control_reg_rddata[1]\, u0|nios2_processor|cpu|E_control_reg_rddata[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal349~0\, u0|nios2_processor|cpu|Equal349~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_control_reg_rddata[1]~0\, u0|nios2_processor|cpu|M_control_reg_rddata[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_control_reg_rddata_muxed[1]~4\, u0|nios2_processor|cpu|E_control_reg_rddata_muxed[1]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_control_reg_rddata[1]\, u0|nios2_processor|cpu|M_control_reg_rddata[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[1]~feeder\, u0|nios2_processor|cpu|M_alu_result[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[1]\, u0|nios2_processor|cpu|M_alu_result[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[1]~31\, u0|nios2_processor|cpu|M_inst_result[1]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[1]\, u0|nios2_processor|cpu|A_inst_result[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[1]~7\, u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[1]~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~3\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[9]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~3\, u0|mm_interconnect_0|rsp_mux_001|src_data[9]~3, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|period_l_register[9]\, u0|sys_clk_timer|period_l_register[9], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[25]~feeder\, u0|sys_clk_timer|counter_snapshot[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[25]\, u0|sys_clk_timer|counter_snapshot[25], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[9]~2\, u0|sys_clk_timer|counter_snapshot[9]~2, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[9]\, u0|sys_clk_timer|counter_snapshot[9], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[9]~40\, u0|sys_clk_timer|read_mux_out[9]~40, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[9]\, u0|sys_clk_timer|readdata[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|av_readdata[9]\, u0|jtag_uart|av_readdata[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[9]\, u0|rxdecmidi_0|RegControl[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[9]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[0]\, u0|rxdecmidi_0|u_RxDecMIDI|C2|vel[0], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegDatos[9]\, u0|rxdecmidi_0|RegDatos[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~13\, u0|mm_interconnect_0|rsp_mux|src_data[9]~13, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[9]~_Duplicate_1feeder\, u0|codec_0|RegDatos[9]~_Duplicate_1feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[9]~_Duplicate_1\, u0|codec_0|RegDatos[9]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~14\, u0|mm_interconnect_0|rsp_mux|src_data[9]~14, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~15\, u0|mm_interconnect_0|rsp_mux|src_data[9]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[9]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~16\, u0|mm_interconnect_0|rsp_mux|src_data[9]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[9]\, u0|nios2_processor|cpu|d_readdata_d1[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[1]~7\, u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[1]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[1]\, u0|nios2_processor|cpu|A_slow_inst_result[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[33]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[33], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[3]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[3]~4\, u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[3]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[3]\, u0|nios2_processor|cpu|A_slow_inst_result[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[35]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[35], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~34\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~34, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[11]\, u0|nios2_processor|cpu|A_inst_result[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[3]~3\, u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[3]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~3\, u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[11]\, u0|nios2_processor|cpu|A_slow_inst_result[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[43]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[43], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~12\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[42]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[42], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~11\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[9]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[9]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[1]~1\, u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[41]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[41], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~1\, u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[9]\, u0|nios2_processor|cpu|A_slow_inst_result[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[8]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[8]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~0\, u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[8]\, u0|nios2_processor|cpu|A_slow_inst_result[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[40]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[40], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[0]~0\, u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[7]~0\, u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[7]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[7]\, u0|nios2_processor|cpu|A_slow_inst_result[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[39]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[39], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[7]~0\, u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[7]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_align_sh8\, u0|nios2_processor|cpu|A_ld_align_sh8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[14]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[14]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[22]\, u0|nios2_processor|cpu|A_inst_result[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[6]~3\, u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[6]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[6]~3\, u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[6]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[6]\, u0|nios2_processor|cpu|A_slow_inst_result[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[38]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[38], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~35\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~35, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[55]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[55], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~26\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~4\, u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[12]\, u0|nios2_processor|cpu|A_slow_inst_result[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[44]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[44], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[4]~4\, u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[4]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[6]~6\, u0|nios2_processor|cpu|A_data_ram_ld_byte1_data[6]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[46]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[46], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~6\, u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[14]\, u0|nios2_processor|cpu|A_slow_inst_result[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~15\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[15]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[15]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[47]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[47], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~16\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[45]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[45], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~14\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[16]\, u0|nios2_processor|cpu|A_st_data[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[48]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[48], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~32\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~32, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~33\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~36\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~36, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[30]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[30]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[30]\, u0|nios2_processor|cpu|A_slow_inst_result[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_data[30]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_data[30]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[62]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[62], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[63]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[63], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~17\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[64]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[64], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_ld\, u0|nios2_processor|cpu|A_ctrl_ld, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|match_single_combinatorial~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[66]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[66], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[65]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[65], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~11\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[68]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[68], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[60]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[60], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~22\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[29]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[29]\, u0|nios2_processor|cpu|A_slow_inst_result[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[5]~2\, u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[5]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[61]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[61], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~23\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[26]~feeder\, u0|nios2_processor|cpu|A_slow_inst_result[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[26]\, u0|nios2_processor|cpu|A_slow_inst_result[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[26]~7\, u0|nios2_processor|cpu|A_ld_data[26]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[58]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[58], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~20\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[59]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[59], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~21\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[56]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[56], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~18\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[57]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[57], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~19\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~24\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~12\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[23]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[27]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[24]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[22]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[22]\, u0|nios2_processor|cpu|A_mem_baddr[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[0]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~10\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~17\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~18\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~19\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~14\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~15\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~16\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~20\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan0~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~24\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[11]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[11]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[11]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[12]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[12]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~25\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[14]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[13]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[13]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[16]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[18]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[18]~DUPLICATE\, u0|nios2_processor|cpu|A_mem_baddr[18]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[17]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[21]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[19]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[20]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~14\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[15]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~15\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~19\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~20\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~21\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~22\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~11\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~10\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~12\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[12]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[12]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~16\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~17\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[11]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~18\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~23\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|LessThan1~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[69]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[69], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[72]~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[72]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[67]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[67], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit1~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit1~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit1~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit1~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit1~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit1~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit1~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[75]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[75], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[74]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[74], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk1_goto0~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk1_goto0~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[36]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[36], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~26\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[35]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[35], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~25\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[33]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[33], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~23\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[34]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[34], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~24\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[37]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[37], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[5]~2\, u0|nios2_processor|cpu|A_slow_ld_byte0_data_aligned_nxt[5]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[5]\, u0|nios2_processor|cpu|A_slow_inst_result[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~27\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~22\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~28\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[63]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[63], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[62]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[62], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[52]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[52], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~10\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[53]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[53], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~11\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[51]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[51], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[55]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[55], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[50]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[50], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[54]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[54], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~12\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~14\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[47]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[47], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~18\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[48]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[48], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~19\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[17]~DUPLICATE\, u0|nios2_processor|cpu|A_st_data[17]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[49]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[49], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~20\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[45]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[45], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[13]\, u0|nios2_processor|cpu|A_st_data[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~16\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[44]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[44]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[44]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[44], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~15\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[46]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[46], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~17\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~21\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[60]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[60], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[61]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[61], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[58]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[58], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[57]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[57], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[27]\, u0|nios2_processor|cpu|A_st_data[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[59]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[59], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[56]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[56], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[8]~DUPLICATE\, u0|nios2_processor|cpu|A_slow_inst_result[8]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[40]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[40], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~31\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[42]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[42], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~33\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[39]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[39], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~30\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[38]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[38], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~29\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[43]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[43], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~34\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~34, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[41]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[41], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~32\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~32, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~35\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~35, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~36\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit1_match_single|Equal1~36, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[68]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[68], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[69]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[69], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[66]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[66], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[65]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[65], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit1~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit1~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk1_break_pulse\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk1_break_pulse, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break_pulse~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break_pulse~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break_pulse\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break_pulse, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_break~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|trigbrktype~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|trigbrktype~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|trigbrktype\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|trigbrktype, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|Mux37~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|Mux37~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|DRsize.000~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|DRsize.000~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|DRsize.000\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|DRsize.000, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[0]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[3]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~15\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal0~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_hit0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_hit0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk0_break_hit~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk0_break_hit~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_ton_hit~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_ton_hit~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|E_xbrk_traceon\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|E_xbrk_traceon, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_traceon~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_traceon~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_traceon\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_traceon, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[71]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[71], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk1_traceoff\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk1_traceoff, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[71]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[71], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_traceoff~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_traceoff~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_traceoff\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_traceoff, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[2]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_toff_hit~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_toff_hit~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|E_xbrk_traceoff\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|E_xbrk_traceoff, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_traceoff~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_traceoff~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_traceoff\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_traceoff, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[72]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[72], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[72]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[72], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk1_traceon\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk1_traceon, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_traceon~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_traceon~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_traceon\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_traceon, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_on~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_on~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|always2~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|always2~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Equal5~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Equal5~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[1]~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[1]~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add1~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add1~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add1~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add1~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[3]~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[3]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[0]~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Equal0~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Equal0~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Equal0~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Equal0~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~21\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Add0~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|sync_timer[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Equal0~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Equal0~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|record_dct_outcome_in_sync\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|record_dct_outcome_in_sync, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[4]~feeder\, u0|nios2_processor|cpu|M_pcb[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[4]\, u0|nios2_processor|cpu|M_pcb[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[4]~feeder\, u0|nios2_processor|cpu|A_pcb[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[4]\, u0|nios2_processor|cpu|A_pcb[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[4]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~20\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~34\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~34, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[30]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|Mux6~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|Mux6~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~76\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~76, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[31]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[31]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[31]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~33\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[29]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~75\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~75, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[30]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[30]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[27]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[27]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[27]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[27]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~21\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[27]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~47\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~47, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[28]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[28]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[28]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[28]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[4]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[2]~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[28]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[28]\, u0|mm_interconnect_0|rsp_mux_001|src_data[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[28]\, u0|nios2_processor|cpu|i_readdata_d1[28], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[29]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[29]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[29]\, u0|mm_interconnect_0|rsp_mux_001|src_data[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[29]\, u0|nios2_processor|cpu|i_readdata_d1[29], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[30]\, u0|mm_interconnect_0|rsp_mux_001|src_data[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[30]\, u0|nios2_processor|cpu|i_readdata_d1[30], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[31], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[31]\, u0|mm_interconnect_0|rsp_mux_001|src_data[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[31]\, u0|nios2_processor|cpu|i_readdata_d1[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a1\, u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[29]~DUPLICATE\, u0|nios2_processor|cpu|D_iw[29]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|rf_a_rd_port_addr[2]~2\, u0|nios2_processor|cpu|rf_a_rd_port_addr[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[1]~23\, u0|nios2_processor|cpu|D_src1_reg[1]~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[1]~DUPLICATE\, u0|nios2_processor|cpu|E_src1[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[1]~5\, u0|nios2_processor|cpu|E_logic_result[1]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[1]\, u0|nios2_processor|cpu|E_alu_result[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[1]~52\, u0|nios2_processor|cpu|D_src2_reg[1]~52, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[1]~72\, u0|nios2_processor|cpu|D_src2_reg[1]~72, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[1]\, u0|nios2_processor|cpu|E_src2_reg[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[9]~feeder\, u0|nios2_processor|cpu|M_st_data[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[9]\, u0|nios2_processor|cpu|M_st_data[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[9]\, u0|nios2_processor|cpu|A_st_data[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[9]\, u0|nios2_processor|cpu|A_dc_st_data[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[9]~6\, u0|nios2_processor|cpu|dc_data_wr_port_data[9]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[30]~19\, u0|nios2_processor|cpu|M_inst_result[30]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[30]\, u0|nios2_processor|cpu|A_inst_result[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[6]~0\, u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[6]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[14]\, u0|nios2_processor|cpu|M_rot_prestep2[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[30]\, u0|nios2_processor|cpu|M_rot_prestep2[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[6]~4\, u0|nios2_processor|cpu|M_rot[6]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~4\, u0|nios2_processor|cpu|A_shift_rot_result~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[30]\, u0|nios2_processor|cpu|A_shift_rot_result[30], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[30]~3\, u0|nios2_processor|cpu|A_ld_data[30]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[30]~6\, u0|nios2_processor|cpu|A_wr_data_unfiltered[30]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[30]~21\, u0|nios2_processor|cpu|D_src2_reg[30]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[30]~8\, u0|nios2_processor|cpu|D_src2[30]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[30]~9\, u0|nios2_processor|cpu|D_src2[30]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[30]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[30]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[30]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[30]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~117\, u0|nios2_processor|cpu|Add9~117, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add9~5\, u0|nios2_processor|cpu|Add9~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_data[1]\, u0|nios2_processor|cpu|E_bht_data[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_br_mispredict\, u0|nios2_processor|cpu|E_br_mispredict, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_mispredict\, u0|nios2_processor|cpu|M_br_mispredict, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_mispredict~_wirecell\, u0|nios2_processor|cpu|M_br_mispredict~_wirecell, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_cond_taken_history[0]~0\, u0|nios2_processor|cpu|M_br_cond_taken_history[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_cond_taken_history[0]\, u0|nios2_processor|cpu|M_br_cond_taken_history[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[0]~0\, u0|nios2_processor|cpu|F_bht_ptr_nxt[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[0]~0\, u0|nios2_processor|cpu|M_pc_plus_one[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[0]\, u0|nios2_processor|cpu|M_pc_plus_one[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[2]\, u0|nios2_processor|cpu|M_pcb[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[2]~feeder\, u0|nios2_processor|cpu|M_target_pcb[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[2]\, u0|nios2_processor|cpu|M_target_pcb[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_jmp_indirect~DUPLICATE\, u0|nios2_processor|cpu|M_ctrl_jmp_indirect~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~23\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[0]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[0]\, u0|nios2_processor|cpu|D_pc[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[0]~0\, u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[0]\, u0|nios2_processor|cpu|F_bht_ptr_nxt[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr[0]\, u0|nios2_processor|cpu|F_bht_ptr[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_bht_ptr[0]\, u0|nios2_processor|cpu|D_bht_ptr[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_ptr[0]\, u0|nios2_processor|cpu|E_bht_ptr[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_ptr_unfiltered[0]\, u0|nios2_processor|cpu|M_bht_ptr_unfiltered[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_cond_taken_history[1]~DUPLICATE\, u0|nios2_processor|cpu|M_br_cond_taken_history[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[1]~feeder\, u0|nios2_processor|cpu|E_extra_pc[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[1]\, u0|nios2_processor|cpu|D_pc_plus_one[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[1]\, u0|nios2_processor|cpu|E_extra_pc[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[1]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[1]~1\, u0|nios2_processor|cpu|F_bht_ptr_nxt[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[3]~feeder\, u0|nios2_processor|cpu|M_target_pcb[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[3]\, u0|nios2_processor|cpu|M_target_pcb[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[3]\, u0|nios2_processor|cpu|M_pcb[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[1]\, u0|nios2_processor|cpu|M_pc_plus_one[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~24\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[1]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[1]~2\, u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[1]\, u0|nios2_processor|cpu|F_bht_ptr_nxt[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr[1]\, u0|nios2_processor|cpu|F_bht_ptr[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_bht_ptr[1]~feeder\, u0|nios2_processor|cpu|D_bht_ptr[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_bht_ptr[1]\, u0|nios2_processor|cpu|D_bht_ptr[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_ptr[1]~feeder\, u0|nios2_processor|cpu|E_bht_ptr[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_ptr[1]\, u0|nios2_processor|cpu|E_bht_ptr[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_ptr_unfiltered[1]~feeder\, u0|nios2_processor|cpu|M_bht_ptr_unfiltered[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_ptr_unfiltered[1]\, u0|nios2_processor|cpu|M_bht_ptr_unfiltered[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[4]\, u0|nios2_processor|cpu|M_target_pcb[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~25\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[2]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_cond_taken_history[1]\, u0|nios2_processor|cpu|M_br_cond_taken_history[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_cond_taken_history[2]~feeder\, u0|nios2_processor|cpu|M_br_cond_taken_history[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_cond_taken_history[2]\, u0|nios2_processor|cpu|M_br_cond_taken_history[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[2]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[2]~2\, u0|nios2_processor|cpu|F_bht_ptr_nxt[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[2]~4\, u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[2]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[2]\, u0|nios2_processor|cpu|F_bht_ptr_nxt[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr[2]\, u0|nios2_processor|cpu|F_bht_ptr[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_bht_ptr[2]\, u0|nios2_processor|cpu|D_bht_ptr[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_ptr[2]~feeder\, u0|nios2_processor|cpu|E_bht_ptr[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_ptr[2]\, u0|nios2_processor|cpu|E_bht_ptr[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_ptr_unfiltered[2]~feeder\, u0|nios2_processor|cpu|M_bht_ptr_unfiltered[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_ptr_unfiltered[2]\, u0|nios2_processor|cpu|M_bht_ptr_unfiltered[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[0]~4\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[0]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[5]\, u0|nios2_processor|cpu|M_target_pcb[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~2\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[3]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[3]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[3]~3\, u0|nios2_processor|cpu|F_bht_ptr_nxt[3]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_cond_taken_history[3]\, u0|nios2_processor|cpu|M_br_cond_taken_history[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[3]\, u0|nios2_processor|cpu|F_bht_ptr_nxt[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr[3]\, u0|nios2_processor|cpu|F_bht_ptr[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_bht_ptr[3]\, u0|nios2_processor|cpu|D_bht_ptr[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_ptr[3]~feeder\, u0|nios2_processor|cpu|E_bht_ptr[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_ptr[3]\, u0|nios2_processor|cpu|E_bht_ptr[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_ptr_unfiltered[3]~feeder\, u0|nios2_processor|cpu|M_bht_ptr_unfiltered[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_ptr_unfiltered[3]\, u0|nios2_processor|cpu|M_bht_ptr_unfiltered[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_br_taken_waddr_partial[4]\, u0|nios2_processor|cpu|D_br_taken_waddr_partial[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[4]~feeder\, u0|nios2_processor|cpu|E_extra_pc[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[4]\, u0|nios2_processor|cpu|D_pc_plus_one[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[4]\, u0|nios2_processor|cpu|E_extra_pc[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[4]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[4]~4\, u0|nios2_processor|cpu|F_bht_ptr_nxt[4]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[6]~feeder\, u0|nios2_processor|cpu|M_target_pcb[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[6]\, u0|nios2_processor|cpu|M_target_pcb[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~3\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[4]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_cond_taken_history[4]\, u0|nios2_processor|cpu|M_br_cond_taken_history[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[1]~6\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[1]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[4]\, u0|nios2_processor|cpu|F_bht_ptr_nxt[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr[4]\, u0|nios2_processor|cpu|F_bht_ptr[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_bht_ptr[4]\, u0|nios2_processor|cpu|D_bht_ptr[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_ptr[4]\, u0|nios2_processor|cpu|E_bht_ptr[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_ptr_unfiltered[4]\, u0|nios2_processor|cpu|M_bht_ptr_unfiltered[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_cond_taken_history[5]\, u0|nios2_processor|cpu|M_br_cond_taken_history[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[5]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[5]~5\, u0|nios2_processor|cpu|F_bht_ptr_nxt[5]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[2]~8\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[2]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[5]\, u0|nios2_processor|cpu|F_bht_ptr_nxt[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr[5]\, u0|nios2_processor|cpu|F_bht_ptr[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_bht_ptr[5]\, u0|nios2_processor|cpu|D_bht_ptr[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_ptr[5]\, u0|nios2_processor|cpu|E_bht_ptr[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_ptr_unfiltered[5]\, u0|nios2_processor|cpu|M_bht_ptr_unfiltered[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_cond_taken_history[6]~feeder\, u0|nios2_processor|cpu|M_br_cond_taken_history[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_cond_taken_history[6]\, u0|nios2_processor|cpu|M_br_cond_taken_history[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[6]\, u0|nios2_processor|cpu|M_pc_plus_one[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[8]\, u0|nios2_processor|cpu|M_target_pcb[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~5\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[6]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[6]~6\, u0|nios2_processor|cpu|F_bht_ptr_nxt[6]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[6]\, u0|nios2_processor|cpu|D_pc[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[3]~10\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[3]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[6]\, u0|nios2_processor|cpu|F_bht_ptr_nxt[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr[6]\, u0|nios2_processor|cpu|F_bht_ptr[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_bht_ptr[6]\, u0|nios2_processor|cpu|D_bht_ptr[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_ptr[6]\, u0|nios2_processor|cpu|E_bht_ptr[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_ptr_unfiltered[6]\, u0|nios2_processor|cpu|M_bht_ptr_unfiltered[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_cond_taken_history[7]~feeder\, u0|nios2_processor|cpu|M_br_cond_taken_history[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_br_cond_taken_history[7]\, u0|nios2_processor|cpu|M_br_cond_taken_history[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[9]\, u0|nios2_processor|cpu|M_target_pcb[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~6\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[7]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[7]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[7]~7\, u0|nios2_processor|cpu|F_bht_ptr_nxt[7]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[7]\, u0|nios2_processor|cpu|D_pc[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[13]\, u0|nios2_processor|cpu|D_iw[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[4]~12\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[4]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr_nxt[7]\, u0|nios2_processor|cpu|F_bht_ptr_nxt[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_bht_ptr[7]\, u0|nios2_processor|cpu|F_bht_ptr[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_bht_ptr[7]\, u0|nios2_processor|cpu|D_bht_ptr[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_ptr[7]\, u0|nios2_processor|cpu|E_bht_ptr[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_ptr_unfiltered[7]\, u0|nios2_processor|cpu|M_bht_ptr_unfiltered[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_data[1]~DUPLICATE\, u0|nios2_processor|cpu|E_bht_data[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_data[1]\, u0|nios2_processor|cpu|M_bht_data[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_bht|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_bht|the_altsyncram|auto_generated|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_bht_data[0]\, u0|nios2_processor|cpu|E_bht_data[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_data[0]\, u0|nios2_processor|cpu|M_bht_data[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_bht_wr_data_unfiltered[1]~0\, u0|nios2_processor|cpu|M_bht_wr_data_unfiltered[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_br_pred_not_taken\, u0|nios2_processor|cpu|D_br_pred_not_taken, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[7]\, u0|nios2_processor|cpu|E_extra_pc[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~22\, u0|nios2_processor|cpu|E_alu_result~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[9]\, u0|nios2_processor|cpu|E_alu_result[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[9]~feeder\, u0|nios2_processor|cpu|M_alu_result[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[9]~DUPLICATE\, u0|nios2_processor|cpu|M_alu_result[9]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[9]~feeder\, u0|nios2_processor|cpu|W_wr_data[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[9]\, u0|nios2_processor|cpu|W_wr_data[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[9]~21\, u0|nios2_processor|cpu|D_src1_reg[9]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[9]\, u0|nios2_processor|cpu|E_src1[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[9]\, u0|nios2_processor|cpu|M_mem_baddr[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[9]\, u0|nios2_processor|cpu|A_mem_baddr[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_line[4]\, u0|nios2_processor|cpu|A_dc_wb_line[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_line_field_nxt[4]~3\, u0|nios2_processor|cpu|d_address_line_field_nxt[4]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_line_field[4]\, u0|nios2_processor|cpu|d_address_line_field[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[45]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[45]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[45]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[45], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[45]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[45], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[45]\, u0|mm_interconnect_0|cmd_mux_005|src_data[45], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~23\, u0|mm_interconnect_0|cmd_mux_005|src_payload~23, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a26\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a26, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][26]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][26]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~27\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~27, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][26]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[26]~27\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[26]~27, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[26]~feeder\, u0|codec_0|RegDatos[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[26]\, u0|codec_0|RegDatos[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~27\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~27, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[26]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[26]~feeder\, u0|rxdecmidi_0|RegControl[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[26]\, u0|rxdecmidi_0|RegControl[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[26]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~27\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~27, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~44\, u0|mm_interconnect_0|rsp_mux|src_payload~44, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~45\, u0|mm_interconnect_0|rsp_mux|src_payload~45, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[26]\, u0|nios2_processor|cpu|d_readdata_d1[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~2\, u0|nios2_processor|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[10]\, u0|nios2_processor|cpu|A_slow_inst_result[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[10]~23\, u0|nios2_processor|cpu|A_ld_data[10]~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[2]~22\, u0|nios2_processor|cpu|M_rot[2]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~22\, u0|nios2_processor|cpu|A_shift_rot_result~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[10]\, u0|nios2_processor|cpu|A_shift_rot_result[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[10]\, u0|nios2_processor|cpu|A_mul_cell_p1[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[10]~24\, u0|nios2_processor|cpu|A_wr_data_unfiltered[10]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[13]\, u0|nios2_processor|cpu|W_wr_data[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[13]~29\, u0|nios2_processor|cpu|D_src2_reg[13]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[13]~30\, u0|nios2_processor|cpu|D_src2_reg[13]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[13]\, u0|nios2_processor|cpu|E_src2[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~9\, u0|nios2_processor|cpu|E_alu_result~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[11]\, u0|nios2_processor|cpu|E_extra_pc[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[13]\, u0|nios2_processor|cpu|E_alu_result[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[13]~feeder\, u0|nios2_processor|cpu|M_alu_result[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[13]\, u0|nios2_processor|cpu|M_alu_result[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[13]~8\, u0|nios2_processor|cpu|D_src1_reg[13]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[13]~DUPLICATE\, u0|nios2_processor|cpu|E_src1[13]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[13]~feeder\, u0|nios2_processor|cpu|M_target_pcb[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[13]\, u0|nios2_processor|cpu|M_target_pcb[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~0\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[11]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[11]~0\, u0|nios2_processor|cpu|F_pc_nxt[11]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[11]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[11]~1\, u0|nios2_processor|cpu|F_pc_nxt[11]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[11]\, u0|nios2_processor|cpu|F_pc[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~73\, u0|nios2_processor|cpu|Add3~73, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[12]\, u0|nios2_processor|cpu|D_pc_plus_one[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~57\, u0|nios2_processor|cpu|Add1~57, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~61\, u0|nios2_processor|cpu|Add1~61, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[15]\, u0|nios2_processor|cpu|E_extra_pc[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[17]~8\, u0|nios2_processor|cpu|E_logic_result[17]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[17]~13\, u0|nios2_processor|cpu|E_alu_result[17]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[17]\, u0|nios2_processor|cpu|E_alu_result[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[17]\, u0|nios2_processor|cpu|M_alu_result[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[17]~12\, u0|nios2_processor|cpu|D_src1_reg[17]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[17]~DUPLICATE\, u0|nios2_processor|cpu|E_src1[17]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[17]\, u0|nios2_processor|cpu|M_target_pcb[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~19\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[15]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[15]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[15]~24\, u0|nios2_processor|cpu|F_pc_nxt[15]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[15]~25\, u0|nios2_processor|cpu|F_pc_nxt[15]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[15]\, u0|nios2_processor|cpu|F_pc[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~69\, u0|nios2_processor|cpu|Add3~69, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[17]\, u0|nios2_processor|cpu|D_pc_plus_one[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[17]\, u0|nios2_processor|cpu|E_extra_pc[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[19]~10\, u0|nios2_processor|cpu|E_logic_result[19]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[19]~15\, u0|nios2_processor|cpu|E_alu_result[19]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[19]\, u0|nios2_processor|cpu|E_alu_result[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[19]\, u0|nios2_processor|cpu|M_alu_result[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[19]~14\, u0|nios2_processor|cpu|D_src1_reg[19]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[19]\, u0|nios2_processor|cpu|E_src1[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[19]~feeder\, u0|nios2_processor|cpu|M_target_pcb[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[19]\, u0|nios2_processor|cpu|M_target_pcb[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~17\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[17]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[17]~20\, u0|nios2_processor|cpu|F_pc_nxt[17]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[17]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[17]~21\, u0|nios2_processor|cpu|F_pc_nxt[17]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[17]\, u0|nios2_processor|cpu|F_pc[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~61\, u0|nios2_processor|cpu|Add3~61, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[18]\, u0|nios2_processor|cpu|D_pc_plus_one[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[18]\, u0|nios2_processor|cpu|E_extra_pc[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[18]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[20]\, u0|nios2_processor|cpu|M_target_pcb[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[20]~DUPLICATE\, u0|nios2_processor|cpu|M_pcb[20]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~15\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[18]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[24]\, u0|nios2_processor|cpu|D_iw[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[18]~16\, u0|nios2_processor|cpu|F_pc_nxt[18]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[18]~17\, u0|nios2_processor|cpu|F_pc_nxt[18]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[18]\, u0|nios2_processor|cpu|F_pc[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~53\, u0|nios2_processor|cpu|Add3~53, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[19]\, u0|nios2_processor|cpu|D_pc_plus_one[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[19]\, u0|nios2_processor|cpu|E_extra_pc[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[19]~feeder\, u0|nios2_processor|cpu|M_pipe_flush_waddr[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[19]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[21]\, u0|nios2_processor|cpu|M_target_pcb[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~13\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[19]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[19]~DUPLICATE\, u0|nios2_processor|cpu|D_pc[19]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[19]~12\, u0|nios2_processor|cpu|F_pc_nxt[19]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[19]~13\, u0|nios2_processor|cpu|F_pc_nxt[19]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[19]~DUPLICATE\, u0|nios2_processor|cpu|F_pc[19]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add3~57\, u0|nios2_processor|cpu|Add3~57, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[20]\, u0|nios2_processor|cpu|D_pc_plus_one[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~21\, u0|nios2_processor|cpu|Add1~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add1~13\, u0|nios2_processor|cpu|Add1~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[23]\, u0|nios2_processor|cpu|E_extra_pc[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[23]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[25]\, u0|nios2_processor|cpu|M_target_pcb[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~11\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[23]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[23]~8\, u0|nios2_processor|cpu|F_pc_nxt[23]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[23]~9\, u0|nios2_processor|cpu|F_pc_nxt[23]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[23]\, u0|nios2_processor|cpu|F_pc[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[24]\, u0|nios2_processor|cpu|D_pc_plus_one[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[24]\, u0|nios2_processor|cpu|E_extra_pc[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[26]~0\, u0|nios2_processor|cpu|E_logic_result[26]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[26]~1\, u0|nios2_processor|cpu|E_alu_result[26]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[26]\, u0|nios2_processor|cpu|E_alu_result[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[26]\, u0|nios2_processor|cpu|M_alu_result[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[26]~0\, u0|nios2_processor|cpu|D_src1_reg[26]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[26]\, u0|nios2_processor|cpu|E_src1[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[26]\, u0|nios2_processor|cpu|M_target_pcb[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~9\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[24]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[24]~0\, u0|nios2_processor|cpu|M_pipe_flush_waddr[24]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[24]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[24]~4\, u0|nios2_processor|cpu|F_pc_nxt[24]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[24]~5\, u0|nios2_processor|cpu|F_pc_nxt[24]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[24]\, u0|nios2_processor|cpu|F_pc[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[24]\, u0|nios2_processor|cpu|D_pc[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[26]~feeder\, u0|nios2_processor|cpu|E_pcb[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[26]\, u0|nios2_processor|cpu|E_pcb[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[24]\, u0|nios2_processor|cpu|M_pc_plus_one[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[26]~27\, u0|nios2_processor|cpu|M_inst_result[26]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[26]\, u0|nios2_processor|cpu|A_inst_result[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[2]~3\, u0|nios2_processor|cpu|A_data_ram_ld_byte3_data[2]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[2]~0\, u0|nios2_processor|cpu|M_rot[2]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~0\, u0|nios2_processor|cpu|A_shift_rot_result~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[26]\, u0|nios2_processor|cpu|A_shift_rot_result[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[26]~2\, u0|nios2_processor|cpu|A_wr_data_unfiltered[26]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[26]\, u0|nios2_processor|cpu|W_wr_data[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[26]~9\, u0|nios2_processor|cpu|D_src2_reg[26]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[26]~79\, u0|nios2_processor|cpu|D_src2_reg[26]~79, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[26]~80\, u0|nios2_processor|cpu|D_src2_reg[26]~80, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[26]\, u0|nios2_processor|cpu|E_src2_reg[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_st_data[26]~7\, u0|nios2_processor|cpu|E_st_data[26]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[26]\, u0|nios2_processor|cpu|M_st_data[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[26]~26\, u0|nios2_processor|cpu|d_writedata_nxt[26]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[26]\, u0|nios2_processor|cpu|d_writedata[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~27\, u0|mm_interconnect_0|cmd_mux_005|src_payload~27, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][27]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][27]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~23\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~23, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][27]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[27]~23\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[27]~23, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[27], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[27]\, u0|mm_interconnect_0|rsp_mux_001|src_data[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[27]\, u0|nios2_processor|cpu|i_readdata_d1[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_regnum_a_cmp_F~0\, u0|nios2_processor|cpu|D_regnum_a_cmp_F~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_regnum_a_cmp_F\, u0|nios2_processor|cpu|D_regnum_a_cmp_F, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_regnum_a_cmp_D\, u0|nios2_processor|cpu|E_regnum_a_cmp_D, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_hazard_E\, u0|nios2_processor|cpu|D_src1_hazard_E, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[2]\, u0|nios2_processor|cpu|E_src1[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~28\, u0|nios2_processor|cpu|E_alu_result~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[2]\, u0|nios2_processor|cpu|E_alu_result[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[2]~feeder\, u0|nios2_processor|cpu|M_alu_result[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[2]\, u0|nios2_processor|cpu|M_alu_result[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[2]~29\, u0|nios2_processor|cpu|D_src1_reg[2]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[2]~DUPLICATE\, u0|nios2_processor|cpu|E_src1[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[2]~7\, u0|nios2_processor|cpu|E_rot_step1[2]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[6]\, u0|nios2_processor|cpu|M_rot_prestep2[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[6]~11\, u0|nios2_processor|cpu|M_rot[6]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~11\, u0|nios2_processor|cpu|A_shift_rot_result~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[14]\, u0|nios2_processor|cpu|A_shift_rot_result[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[14]~feeder\, u0|nios2_processor|cpu|A_mul_cell_p1[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[14]\, u0|nios2_processor|cpu|A_mul_cell_p1[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[14]~20\, u0|nios2_processor|cpu|A_ld_data[14]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[14]~13\, u0|nios2_processor|cpu|A_wr_data_unfiltered[14]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[14]\, u0|nios2_processor|cpu|W_wr_data[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[14]~11\, u0|nios2_processor|cpu|D_src1_reg[14]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[14]\, u0|nios2_processor|cpu|E_src1[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[16]~18\, u0|nios2_processor|cpu|E_rot_step1[16]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[20]\, u0|nios2_processor|cpu|M_rot_prestep2[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[4]~9\, u0|nios2_processor|cpu|M_rot[4]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~9\, u0|nios2_processor|cpu|A_shift_rot_result~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[12]\, u0|nios2_processor|cpu|A_shift_rot_result[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[12]~18\, u0|nios2_processor|cpu|A_ld_data[12]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[12]\, u0|nios2_processor|cpu|A_mul_cell_p1[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[12]~11\, u0|nios2_processor|cpu|A_wr_data_unfiltered[12]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[12]~feeder\, u0|nios2_processor|cpu|W_wr_data[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[12]\, u0|nios2_processor|cpu|W_wr_data[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[12]~9\, u0|nios2_processor|cpu|D_src1_reg[12]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[12]\, u0|nios2_processor|cpu|E_src1[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[13]~13\, u0|nios2_processor|cpu|E_rot_step1[13]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[17]\, u0|nios2_processor|cpu|M_rot_prestep2[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[1]~21\, u0|nios2_processor|cpu|M_rot[1]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~21\, u0|nios2_processor|cpu|A_shift_rot_result~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[9]\, u0|nios2_processor|cpu|A_shift_rot_result[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[9]~22\, u0|nios2_processor|cpu|A_ld_data[9]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[9]\, u0|nios2_processor|cpu|A_mul_cell_p1[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[9]~23\, u0|nios2_processor|cpu|A_wr_data_unfiltered[9]~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[27]~12\, u0|nios2_processor|cpu|D_src2[27]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[27]~26\, u0|nios2_processor|cpu|D_src2_reg[27]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[27]~13\, u0|nios2_processor|cpu|D_src2[27]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[27]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[27]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[27]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[27]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[27]\, u0|nios2_processor|cpu|E_alu_result[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[27]\, u0|nios2_processor|cpu|M_alu_result[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[27]~6\, u0|nios2_processor|cpu|D_src1_reg[27]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[27]~DUPLICATE\, u0|nios2_processor|cpu|E_src1[27]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[28]~17\, u0|nios2_processor|cpu|E_rot_step1[28]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[0]\, u0|nios2_processor|cpu|M_rot_prestep2[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[0]~28\, u0|nios2_processor|cpu|M_rot[0]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~28\, u0|nios2_processor|cpu|A_shift_rot_result~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[8]\, u0|nios2_processor|cpu|A_shift_rot_result[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[8]~28\, u0|nios2_processor|cpu|A_ld_data[8]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[8]\, u0|nios2_processor|cpu|A_mul_cell_p1[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[8]~30\, u0|nios2_processor|cpu|A_wr_data_unfiltered[8]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[9]\, u0|nios2_processor|cpu|M_alu_result[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[9]~48\, u0|nios2_processor|cpu|D_src2_reg[9]~48, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[9]~49\, u0|nios2_processor|cpu|D_src2_reg[9]~49, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[9]\, u0|nios2_processor|cpu|E_src2[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[4]~feeder\, u0|nios2_processor|cpu|A_mul_cell_p1[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[4]\, u0|nios2_processor|cpu|A_mul_cell_p1[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[4]~21\, u0|nios2_processor|cpu|A_ld_data[4]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_mask[4]\, u0|nios2_processor|cpu|M_rot_mask[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[4]~19\, u0|nios2_processor|cpu|M_rot[4]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_pass0~0\, u0|nios2_processor|cpu|E_rot_pass0~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_pass0~DUPLICATE\, u0|nios2_processor|cpu|M_rot_pass0~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~19\, u0|nios2_processor|cpu|A_shift_rot_result~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[4]\, u0|nios2_processor|cpu|A_shift_rot_result[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[4]~21\, u0|nios2_processor|cpu|A_wr_data_unfiltered[4]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[7]~59\, u0|nios2_processor|cpu|D_src2_reg[7]~59, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[7]~60\, u0|nios2_processor|cpu|D_src2_reg[7]~60, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[7]\, u0|nios2_processor|cpu|E_src2[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[7]\, u0|nios2_processor|cpu|M_mem_baddr[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[7]\, u0|nios2_processor|cpu|A_mem_baddr[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[1]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[1]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[5]~5\, u0|nios2_processor|cpu|d_writedata_nxt[5]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[5]\, u0|nios2_processor|cpu|d_writedata[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~12\, u0|mm_interconnect_0|cmd_mux_005|src_payload~12, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][5]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~12, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[5]~12\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[5]~12, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~20\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[5]\, u0|nios2_processor|cpu|i_readdata_d1[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[28]\, u0|nios2_processor|cpu|D_iw[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[27]\, u0|nios2_processor|cpu|D_iw[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[29]\, u0|nios2_processor|cpu|D_iw[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal313~0\, u0|nios2_processor|cpu|Equal313~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[16]~DUPLICATE\, u0|nios2_processor|cpu|E_src1[16]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pcb[16]~DUPLICATE\, u0|nios2_processor|cpu|M_pcb[16]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[16]\, u0|nios2_processor|cpu|M_target_pcb[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~22\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[14]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[14]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[14]~30\, u0|nios2_processor|cpu|F_pc_nxt[14]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[14]~31\, u0|nios2_processor|cpu|F_pc_nxt[14]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[14]~DUPLICATE\, u0|nios2_processor|cpu|F_pc[14]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[14]\, u0|nios2_processor|cpu|D_pc_plus_one[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[14]\, u0|nios2_processor|cpu|E_extra_pc[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[16]~9\, u0|nios2_processor|cpu|E_logic_result[16]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[16]~14\, u0|nios2_processor|cpu|E_alu_result[16]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[16]\, u0|nios2_processor|cpu|E_alu_result[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[16]~feeder\, u0|nios2_processor|cpu|M_alu_result[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[16]\, u0|nios2_processor|cpu|M_alu_result[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[16]~13\, u0|nios2_processor|cpu|D_src1_reg[16]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[16]\, u0|nios2_processor|cpu|E_src1[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[18]~3\, u0|nios2_processor|cpu|E_rot_step1[18]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[22]\, u0|nios2_processor|cpu|M_rot_prestep2[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[6]~27\, u0|nios2_processor|cpu|M_rot[6]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~27\, u0|nios2_processor|cpu|A_shift_rot_result~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[6]\, u0|nios2_processor|cpu|A_shift_rot_result[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[6]~27\, u0|nios2_processor|cpu|A_ld_data[6]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[6]\, u0|nios2_processor|cpu|A_mul_cell_p1[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[6]~29\, u0|nios2_processor|cpu|A_wr_data_unfiltered[6]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[6]\, u0|nios2_processor|cpu|W_wr_data[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[6]~27\, u0|nios2_processor|cpu|D_src1_reg[6]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[6]\, u0|nios2_processor|cpu|E_src1[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~26\, u0|nios2_processor|cpu|E_alu_result~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[6]\, u0|nios2_processor|cpu|E_alu_result[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[6]~61\, u0|nios2_processor|cpu|D_src2_reg[6]~61, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[6]~62\, u0|nios2_processor|cpu|D_src2_reg[6]~62, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[6]\, u0|nios2_processor|cpu|E_src2[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[6]\, u0|nios2_processor|cpu|M_mem_baddr[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[6]\, u0|nios2_processor|cpu|A_mem_baddr[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[10]~26\, u0|nios2_processor|cpu|M_inst_result[10]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[10]\, u0|nios2_processor|cpu|A_inst_result[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_ienable_reg_irq2\, u0|nios2_processor|cpu|W_ienable_reg_irq2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_control_reg_rddata_muxed[2]~0\, u0|nios2_processor|cpu|D_control_reg_rddata_muxed[2]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_control_reg_rddata[2]\, u0|nios2_processor|cpu|E_control_reg_rddata[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[14]\, u0|nios2_processor|cpu|D_iw[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_illegal~0\, u0|nios2_processor|cpu|D_ctrl_illegal~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_illegal~1\, u0|nios2_processor|cpu|D_ctrl_illegal~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_illegal\, u0|nios2_processor|cpu|E_ctrl_illegal, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_exc_illegal_inst_pri15\, u0|nios2_processor|cpu|M_exc_illegal_inst_pri15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_illegal_inst_pri15_nxt~0\, u0|nios2_processor|cpu|A_exc_illegal_inst_pri15_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_illegal_inst_pri15\, u0|nios2_processor|cpu|A_exc_illegal_inst_pri15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_highest_pri_cause_code[0]~1\, u0|nios2_processor|cpu|A_exc_highest_pri_cause_code[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_exception_reg_cause[0]\, u0|nios2_processor|cpu|W_exception_reg_cause[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_control_reg_rddata_muxed[2]~2\, u0|nios2_processor|cpu|E_control_reg_rddata_muxed[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_control_reg_rddata[2]\, u0|nios2_processor|cpu|M_control_reg_rddata[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[2]~24\, u0|nios2_processor|cpu|M_inst_result[2]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[2]\, u0|nios2_processor|cpu|A_inst_result[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[2]~5\, u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[2]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[2]~29\, u0|nios2_processor|cpu|A_ld_data[2]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[2]~29\, u0|nios2_processor|cpu|M_rot[2]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_pass0\, u0|nios2_processor|cpu|M_rot_pass0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~29\, u0|nios2_processor|cpu|A_shift_rot_result~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[2]\, u0|nios2_processor|cpu|A_shift_rot_result[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[2]\, u0|nios2_processor|cpu|A_mul_cell_p1[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[2]~31\, u0|nios2_processor|cpu|A_wr_data_unfiltered[2]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[4]\, u0|nios2_processor|cpu|W_wr_data[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[4]~45\, u0|nios2_processor|cpu|D_src2_reg[4]~45, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[4]~75\, u0|nios2_processor|cpu|D_src2_reg[4]~75, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[4]\, u0|nios2_processor|cpu|E_src2_reg[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[4]\, u0|nios2_processor|cpu|M_st_data[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[4]~4\, u0|nios2_processor|cpu|d_writedata_nxt[4]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[4]\, u0|nios2_processor|cpu|d_writedata[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~8\, u0|mm_interconnect_0|cmd_mux_005|src_payload~8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][4]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[4]~8\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[4]~8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~19\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[4]\, u0|nios2_processor|cpu|i_readdata_d1[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|rf_a_rd_port_addr[0]~0\, u0|nios2_processor|cpu|rf_a_rd_port_addr[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[4]~19\, u0|nios2_processor|cpu|D_src1_reg[4]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[4]~DUPLICATE\, u0|nios2_processor|cpu|E_src1[4]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[4]\, u0|nios2_processor|cpu|M_mem_baddr[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[4]\, u0|nios2_processor|cpu|A_mem_baddr[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_wr_data~1\, u0|nios2_processor|cpu|A_dc_fill_wr_data~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_wr_data[7]~2\, u0|nios2_processor|cpu|A_dc_fill_wr_data[7]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[0]\, u0|nios2_processor|cpu|A_st_data[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[0]\, u0|nios2_processor|cpu|A_dc_st_data[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[0]~28\, u0|nios2_processor|cpu|dc_data_wr_port_data[0]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[0]~feeder\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_data[0]\, u0|nios2_processor|cpu|A_dc_xfer_wr_data[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[8]~9\, u0|nios2_processor|cpu|d_writedata_nxt[8]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[8]\, u0|nios2_processor|cpu|d_writedata[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~4\, u0|mm_interconnect_0|cmd_mux_005|src_payload~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~2\, u0|mm_interconnect_0|cmd_mux_005|src_payload~2, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[15]~2\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[15]~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~26\, u0|mm_interconnect_0|rsp_mux_001|src_data[15]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[15]\, u0|nios2_processor|cpu|i_readdata_d1[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[20]\, u0|nios2_processor|cpu|D_iw[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_dst_regnum[3]~4\, u0|nios2_processor|cpu|D_dst_regnum[3]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_dst_regnum[3]\, u0|nios2_processor|cpu|E_dst_regnum[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_regnum_b_cmp_F~1\, u0|nios2_processor|cpu|E_regnum_b_cmp_F~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_regnum_b_cmp_F\, u0|nios2_processor|cpu|E_regnum_b_cmp_F, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_regnum_b_cmp_D\, u0|nios2_processor|cpu|M_regnum_b_cmp_D, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[22]~6\, u0|nios2_processor|cpu|D_src2_reg[22]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[31]~11\, u0|nios2_processor|cpu|D_src2_reg[31]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[29]~13\, u0|nios2_processor|cpu|D_src2_reg[29]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[29]~2\, u0|nios2_processor|cpu|D_src2[29]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[29]~3\, u0|nios2_processor|cpu|D_src2[29]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[29]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[29]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[29]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[29]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[29]~1\, u0|nios2_processor|cpu|E_logic_result[29]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~2\, u0|nios2_processor|cpu|E_alu_result~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[29]\, u0|nios2_processor|cpu|E_alu_result[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[29]\, u0|nios2_processor|cpu|M_alu_result[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[29]~15\, u0|nios2_processor|cpu|M_inst_result[29]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[29]\, u0|nios2_processor|cpu|A_inst_result[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[29]~2\, u0|nios2_processor|cpu|A_ld_data[29]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[5]~1\, u0|nios2_processor|cpu|M_rot[5]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~1\, u0|nios2_processor|cpu|A_shift_rot_result~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[29]\, u0|nios2_processor|cpu|A_shift_rot_result[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[29]~3\, u0|nios2_processor|cpu|A_wr_data_unfiltered[29]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[29]\, u0|nios2_processor|cpu|W_wr_data[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[29]~1\, u0|nios2_processor|cpu|D_src1_reg[29]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[29]\, u0|nios2_processor|cpu|E_src1[29], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_step1[29]~9\, u0|nios2_processor|cpu|E_rot_step1[29]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_prestep2[1]\, u0|nios2_processor|cpu|M_rot_prestep2[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[1]~23\, u0|nios2_processor|cpu|M_rot[1]~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~23\, u0|nios2_processor|cpu|A_shift_rot_result~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[1]\, u0|nios2_processor|cpu|A_shift_rot_result[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[1]~24\, u0|nios2_processor|cpu|A_ld_data[1]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[1]\, u0|nios2_processor|cpu|A_mul_cell_p1[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[1]~25\, u0|nios2_processor|cpu|A_wr_data_unfiltered[1]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[1]~53\, u0|nios2_processor|cpu|D_src2_reg[1]~53, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[0]~1\, u0|nios2_processor|cpu|E_src2[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[1]~25\, u0|nios2_processor|cpu|D_src2[1]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[1]~DUPLICATE\, u0|nios2_processor|cpu|E_src2[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[1]\, u0|nios2_processor|cpu|M_mem_baddr[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ld_align_sh16~0\, u0|nios2_processor|cpu|M_ld_align_sh16~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_align_sh16\, u0|nios2_processor|cpu|A_ld_align_sh16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[3]~4\, u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[3]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[3]~16\, u0|nios2_processor|cpu|A_ld_data[3]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[3]~7\, u0|nios2_processor|cpu|M_rot[3]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_mask[3]\, u0|nios2_processor|cpu|M_rot_mask[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~7\, u0|nios2_processor|cpu|A_shift_rot_result~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[3]\, u0|nios2_processor|cpu|A_shift_rot_result[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[3]\, u0|nios2_processor|cpu|A_mul_cell_p1[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[3]~9\, u0|nios2_processor|cpu|A_wr_data_unfiltered[3]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[3]\, u0|nios2_processor|cpu|W_wr_data[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[3]~7\, u0|nios2_processor|cpu|D_src1_reg[3]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[3]~DUPLICATE\, u0|nios2_processor|cpu|E_src1[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result~8\, u0|nios2_processor|cpu|E_alu_result~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[3]\, u0|nios2_processor|cpu|E_alu_result[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[3]\, u0|nios2_processor|cpu|M_alu_result[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_exception_reg_cause[1]\, u0|nios2_processor|cpu|W_exception_reg_cause[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_control_reg_rddata_muxed[3]~1\, u0|nios2_processor|cpu|E_control_reg_rddata_muxed[3]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_control_reg_rddata[3]\, u0|nios2_processor|cpu|M_control_reg_rddata[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[3]~20\, u0|nios2_processor|cpu|M_inst_result[3]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[3]\, u0|nios2_processor|cpu|A_inst_result[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[3]~feeder\, u0|nios2_processor|cpu|A_pcb[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[3]\, u0|nios2_processor|cpu|A_pcb[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~15\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~46\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~46, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[16]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~25\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[14]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[14]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[14]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[14]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~26\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~27\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[15]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[15]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|take_action_tracectrl\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|take_action_tracectrl, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_clear~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_clear~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_clear\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_clear, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[1]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_count[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Equal1~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|Equal1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[3]~10\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[3]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[2]~feeder\, u0|nios2_processor|cpu|A_pcb[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pcb[2]\, u0|nios2_processor|cpu|A_pcb[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[2]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~11\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~48\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~48, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[27]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[27]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[3]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[0]~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[0]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~16\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~51\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~51, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~50\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~50, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~53\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~53, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[4]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[4]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|record_itrace\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|record_itrace, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype[3]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_frametype[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|always2~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|always2~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|pending_exc_addr[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[24]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~18\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[24]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~43\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~43, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[23]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~17\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[23]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~42\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~42, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[24]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~33\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[23]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[23]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[20]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[20]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[20]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~16\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[20]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~41\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~41, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[21]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[19]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~15\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[19]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~40\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~40, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[20]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[20]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_jtag_addr[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[16]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~26\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[16]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~56\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~56, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[17]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[17]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~13_wirecell\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~13_wirecell, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|Add0~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_rd~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_rd~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_rd\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_rd, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_rd_d1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_rd_d1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~15\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~23\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~49\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~49, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonAReg[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[0]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_addr[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[22]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[22]\, u0|mm_interconnect_0|rsp_mux_001|src_data[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[22]\, u0|nios2_processor|cpu|i_readdata_d1[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[23]~DUPLICATE\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[23]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[23]\, u0|mm_interconnect_0|rsp_mux_001|src_data[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[23]\, u0|nios2_processor|cpu|i_readdata_d1[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[24]\, u0|mm_interconnect_0|rsp_mux_001|src_data[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[24]\, u0|nios2_processor|cpu|i_readdata_d1[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[25]\, u0|mm_interconnect_0|rsp_mux_001|src_data[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[25]\, u0|nios2_processor|cpu|i_readdata_d1[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[26]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[26]\, u0|mm_interconnect_0|rsp_mux_001|src_data[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[26]\, u0|nios2_processor|cpu|i_readdata_d1[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|rf_b_rd_port_addr[3]~3\, u0|nios2_processor|cpu|rf_b_rd_port_addr[3]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[0]~70\, u0|nios2_processor|cpu|D_src2_reg[0]~70, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[0]~69\, u0|nios2_processor|cpu|D_src2_reg[0]~69, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[0]~71\, u0|nios2_processor|cpu|D_src2_reg[0]~71, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[0]\, u0|nios2_processor|cpu|E_src2_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[0]\, u0|nios2_processor|cpu|M_st_data[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[0]~0\, u0|nios2_processor|cpu|d_writedata_nxt[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[0]\, u0|nios2_processor|cpu|d_writedata[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~2\, u0|mm_interconnect_0|cmd_mux_004|src_payload~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[0]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[0]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_data[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[16]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[16]\, u0|mm_interconnect_0|rsp_mux_001|src_data[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[16]\, u0|nios2_processor|cpu|i_readdata_d1[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[24]~DUPLICATE\, u0|nios2_processor|cpu|D_iw[24]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|rf_b_rd_port_addr[2]~2\, u0|nios2_processor|cpu|rf_b_rd_port_addr[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[2]~66\, u0|nios2_processor|cpu|D_src2_reg[2]~66, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[2]~28\, u0|nios2_processor|cpu|D_src2[2]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[2]\, u0|nios2_processor|cpu|E_src2[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[2]\, u0|nios2_processor|cpu|M_mem_baddr[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[2]\, u0|nios2_processor|cpu|A_mem_baddr[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field_nxt[0]~7\, u0|nios2_processor|cpu|d_address_offset_field_nxt[0]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field_nxt[0]~2\, u0|nios2_processor|cpu|d_address_offset_field_nxt[0]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field[0]\, u0|nios2_processor|cpu|d_address_offset_field[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[38]\, u0|mm_interconnect_0|cmd_mux_005|src_data[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~18\, u0|mm_interconnect_0|cmd_mux_005|src_payload~18, Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a13\, u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a13, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][13]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~14, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[13]~14\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[13]~14, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~24\, u0|mm_interconnect_0|rsp_mux_001|src_data[13]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[13]\, u0|nios2_processor|cpu|i_readdata_d1[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[26]~DUPLICATE\, u0|nios2_processor|cpu|D_iw[26]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_dst_regnum[4]~1\, u0|nios2_processor|cpu|D_dst_regnum[4]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_dst_regnum[4]~feeder\, u0|nios2_processor|cpu|E_dst_regnum[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_dst_regnum[4]\, u0|nios2_processor|cpu|E_dst_regnum[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dst_regnum[4]\, u0|nios2_processor|cpu|M_dst_regnum[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dst_regnum_from_M[4]\, u0|nios2_processor|cpu|A_dst_regnum_from_M[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dst_regnum~4\, u0|nios2_processor|cpu|A_dst_regnum~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[8]~63\, u0|nios2_processor|cpu|D_src2_reg[8]~63, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[8]~64\, u0|nios2_processor|cpu|D_src2_reg[8]~64, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[8]\, u0|nios2_processor|cpu|E_src2[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[8]\, u0|nios2_processor|cpu|M_mem_baddr[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[8]\, u0|nios2_processor|cpu|A_mem_baddr[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_line[3]\, u0|nios2_processor|cpu|A_dc_wb_line[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_line_field_nxt[3]~4\, u0|nios2_processor|cpu|d_address_line_field_nxt[3]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_line_field[3]\, u0|nios2_processor|cpu|d_address_line_field[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~0\, u0|mm_interconnect_0|router|Equal3~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~8\, u0|mm_interconnect_0|cmd_demux|sink_ready~8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~4\, u0|mm_interconnect_0|cmd_demux|sink_ready~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[66], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[1][106]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[1][106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[1][106]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[1][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][106]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent|rp_valid\, u0|mm_interconnect_0|sys_clk_timer_s1_agent|rp_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_017|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_toggle_flopped~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_017|clock_xer|out_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~2\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[8]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~2\, u0|mm_interconnect_0|rsp_mux_001|src_data[8]~2, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[24]\, u0|sys_clk_timer|counter_snapshot[24], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[8]~1\, u0|sys_clk_timer|counter_snapshot[8]~1, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|counter_snapshot[8]\, u0|sys_clk_timer|counter_snapshot[8], Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|read_mux_out[8]~44\, u0|sys_clk_timer|read_mux_out[8]~44, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|readdata[8]\, u0|sys_clk_timer|readdata[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8]~feeder\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[1][8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rdata_fifo|mem[0][8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[8]~feeder\, u0|rxdecmidi_0|RegControl[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegControl[8]\, u0|rxdecmidi_0|RegControl[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[8]~feeder\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_translator|av_readdata_pre[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[1][8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rdata_fifo|mem[0][8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|av_readdata[8]~0\, u0|jtag_uart|av_readdata[8]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]~DUPLICATE\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~9\, u0|mm_interconnect_0|rsp_mux|src_data[8]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[8]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[8]~4\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[8]~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|RegDatos[8]~_Duplicate_1\, u0|codec_0|RegDatos[8]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_translator|av_readdata_pre[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]~feeder\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[1][8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rdata_fifo|mem[0][8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~10\, u0|mm_interconnect_0|rsp_mux|src_data[8]~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~11\, u0|mm_interconnect_0|rsp_mux|src_data[8]~11, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~12\, u0|mm_interconnect_0|rsp_mux|src_data[8]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdata_d1[8]\, u0|nios2_processor|cpu|d_readdata_d1[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_st_data[8]\, u0|nios2_processor|cpu|A_dc_st_data[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_data_wr_port_data[8]~4\, u0|nios2_processor|cpu|dc_data_wr_port_data[8]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_data_ram_ld_align_sign_bit_16_hi~0\, u0|nios2_processor|cpu|M_data_ram_ld_align_sign_bit_16_hi~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_data_ram_ld_align_sign_bit_16_hi\, u0|nios2_processor|cpu|M_data_ram_ld_align_sign_bit_16_hi, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_data_ram_ld_align_sign_bit~0\, u0|nios2_processor|cpu|M_data_ram_ld_align_sign_bit~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_align_sign_bit~DUPLICATE\, u0|nios2_processor|cpu|A_data_ram_ld_align_sign_bit~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_result[22]\, u0|nios2_processor|cpu|A_slow_inst_result[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[22]~15\, u0|nios2_processor|cpu|A_ld_data[22]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[6]~7\, u0|nios2_processor|cpu|A_data_ram_ld_byte2_data[6]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[6]~20\, u0|nios2_processor|cpu|M_rot[6]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~20\, u0|nios2_processor|cpu|A_shift_rot_result~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[22]\, u0|nios2_processor|cpu|A_shift_rot_result[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[22]~22\, u0|nios2_processor|cpu|A_wr_data_unfiltered[22]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[22]~20\, u0|nios2_processor|cpu|D_src1_reg[22]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[22]\, u0|nios2_processor|cpu|E_src1[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[20]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[26]\, u0|nios2_processor|cpu|D_iw[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[20]~14\, u0|nios2_processor|cpu|F_pc_nxt[20]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[22]\, u0|nios2_processor|cpu|M_target_pcb[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~14\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[20]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[20]~15\, u0|nios2_processor|cpu|F_pc_nxt[20]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[20]~DUPLICATE\, u0|nios2_processor|cpu|F_pc[20]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[21]\, u0|nios2_processor|cpu|D_pc_plus_one[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[21]\, u0|nios2_processor|cpu|E_extra_pc[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[21]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[23]~feeder\, u0|nios2_processor|cpu|M_target_pcb[23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[23]\, u0|nios2_processor|cpu|M_target_pcb[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~12\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[21]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[21]~10\, u0|nios2_processor|cpu|F_pc_nxt[21]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[21]~11\, u0|nios2_processor|cpu|F_pc_nxt[21]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[21]\, u0|nios2_processor|cpu|F_pc[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[21]\, u0|nios2_processor|cpu|D_pc[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[23]~feeder\, u0|nios2_processor|cpu|E_pcb[23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_pcb[23]\, u0|nios2_processor|cpu|E_pcb[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pc_plus_one[22]\, u0|nios2_processor|cpu|M_pc_plus_one[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[24]~5\, u0|nios2_processor|cpu|M_inst_result[24]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[24]~DUPLICATE\, u0|nios2_processor|cpu|A_inst_result[24]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[16]\, u0|nios2_processor|cpu|A_inst_result[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_ienable_reg_irq0\, u0|nios2_processor|cpu|W_ienable_reg_irq0, Top_Lab2_v1, 1
instance = comp, \u0|sys_clk_timer|irq\, u0|sys_clk_timer|irq, Top_Lab2_v1, 1
instance = comp, \u0|irq_synchronizer_002|sync|sync[0].u|din_s1\, u0|irq_synchronizer_002|sync|sync[0].u|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|irq_synchronizer_002|sync|sync[0].u|dreg[0]\, u0|irq_synchronizer_002|sync|sync[0].u|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|irq_synchronizer_002|sync|sync[0].u|dreg[1]\, u0|irq_synchronizer_002|sync|sync[0].u|dreg[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_ipending_reg_irq0_nxt\, u0|nios2_processor|cpu|W_ipending_reg_irq0_nxt, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_ipending_reg_irq0\, u0|nios2_processor|cpu|W_ipending_reg_irq0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wrctl_status\, u0|nios2_processor|cpu|A_wrctl_status, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_bstatus_reg_pie_nxt~0\, u0|nios2_processor|cpu|W_bstatus_reg_pie_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_bstatus_reg_pie_nxt~1\, u0|nios2_processor|cpu|W_bstatus_reg_pie_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_bstatus_reg_pie\, u0|nios2_processor|cpu|W_bstatus_reg_pie, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_op_eret~2\, u0|nios2_processor|cpu|A_op_eret~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_status_reg_pie_nxt~0\, u0|nios2_processor|cpu|W_status_reg_pie_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_status_reg_pie_nxt~1\, u0|nios2_processor|cpu|W_status_reg_pie_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_status_reg_pie\, u0|nios2_processor|cpu|W_status_reg_pie, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_estatus_reg_pie_nxt~0\, u0|nios2_processor|cpu|W_estatus_reg_pie_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_estatus_reg_pie_nxt~1\, u0|nios2_processor|cpu|W_estatus_reg_pie_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_estatus_reg_pie\, u0|nios2_processor|cpu|W_estatus_reg_pie, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_control_reg_rddata_muxed[0]~1\, u0|nios2_processor|cpu|D_control_reg_rddata_muxed[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_control_reg_rddata_muxed[0]~3\, u0|nios2_processor|cpu|D_control_reg_rddata_muxed[0]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_control_reg_rddata[0]\, u0|nios2_processor|cpu|E_control_reg_rddata[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_control_reg_rddata_muxed[0]~3\, u0|nios2_processor|cpu|E_control_reg_rddata_muxed[0]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_control_reg_rddata[0]\, u0|nios2_processor|cpu|M_control_reg_rddata[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_inst_result[0]~28\, u0|nios2_processor|cpu|M_inst_result[0]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_inst_result[0]\, u0|nios2_processor|cpu|A_inst_result[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[0]~6\, u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[0]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_mask[0]\, u0|nios2_processor|cpu|M_rot_mask[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[0]~31\, u0|nios2_processor|cpu|M_rot[0]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~31\, u0|nios2_processor|cpu|A_shift_rot_result~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[0]\, u0|nios2_processor|cpu|A_shift_rot_result[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[0]~31\, u0|nios2_processor|cpu|A_ld_data[0]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[0]\, u0|nios2_processor|cpu|A_mul_cell_p1[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[0]~33\, u0|nios2_processor|cpu|A_wr_data_unfiltered[0]~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[31]~56\, u0|nios2_processor|cpu|D_src2_reg[31]~56, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[31]~26\, u0|nios2_processor|cpu|D_src2[31]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[31]~27\, u0|nios2_processor|cpu|D_src2[31]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[31]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[31]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ld_st_cache~0\, u0|nios2_processor|cpu|E_ld_st_cache~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_ld_st_cache\, u0|nios2_processor|cpu|M_ctrl_ld_st_cache, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_hit~0\, u0|nios2_processor|cpu|M_dc_hit~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_want_fill\, u0|nios2_processor|cpu|M_dc_want_fill, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_want_fill\, u0|nios2_processor|cpu|A_dc_want_fill, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_sel_nxt~0\, u0|nios2_processor|cpu|A_slow_inst_sel_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_slow_inst_sel\, u0|nios2_processor|cpu|A_slow_inst_sel, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_data[5]\, u0|nios2_processor|cpu|A_st_data[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[37]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[37], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_single|Equal1~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~14\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~10\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~11\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~12\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|match_paired_combinatorial~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit0~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk_hit0_latch~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk_hit0_latch~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk_hit0_latch~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk_hit0_latch~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk_hit0_latch\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk_hit0_latch, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|resetlatch~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|resetlatch~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|resetlatch~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|resetlatch~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|resetlatch\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|resetlatch, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~36\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~36, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[33]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[33], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~12\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[31]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~37\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~37, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[32]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[32], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[32]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[32], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk0[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~11\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~35\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~35, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~81\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~81, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~21\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~89\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~89, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|always1~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|always1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_wrap~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_wrap~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_wrap~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_wrap~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_wrap~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_wrap~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_wrap\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_wrap, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~22\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~23\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[37]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[37], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~34\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~34, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[36]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[36], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~10\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|DRsize.100\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|DRsize.100, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~17\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~18\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~20\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[35]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[35], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[68]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[68]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit1~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_hit1~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk_hit1_latch~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk_hit1_latch~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk_hit1_latch\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk_hit1_latch, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~16\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[34]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[34], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[34]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[34], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_access~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_access~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_access\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_access, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_wr~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_wr~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_wr\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|jtag_ram_wr, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_en~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_en~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[12]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~22\, u0|mm_interconnect_0|rsp_mux_001|src_data[12]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[12]\, u0|nios2_processor|cpu|i_readdata_d1[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[23]~feeder\, u0|nios2_processor|cpu|D_iw[23]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[23]\, u0|nios2_processor|cpu|D_iw[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal314~0\, u0|nios2_processor|cpu|Equal314~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[22]~2\, u0|nios2_processor|cpu|D_src2_reg[22]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[5]~57\, u0|nios2_processor|cpu|D_src2_reg[5]~57, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[5]~58\, u0|nios2_processor|cpu|D_src2_reg[5]~58, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2_reg[5]\, u0|nios2_processor|cpu|E_src2_reg[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[13]~feeder\, u0|nios2_processor|cpu|M_st_data[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_st_data[13]\, u0|nios2_processor|cpu|M_st_data[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[13]~14\, u0|nios2_processor|cpu|d_writedata_nxt[13]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[13]\, u0|nios2_processor|cpu|d_writedata[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~14\, u0|mm_interconnect_0|cmd_mux_005|src_payload~14, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][14]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~18\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~18, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[14]~18\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[14]~18, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~25\, u0|mm_interconnect_0|rsp_mux_001|src_data[14]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[14]\, u0|nios2_processor|cpu|i_readdata_d1[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[19]\, u0|nios2_processor|cpu|D_iw[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_dst_regnum[2]~3\, u0|nios2_processor|cpu|D_dst_regnum[2]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_regnum_b_cmp_F~0\, u0|nios2_processor|cpu|D_regnum_b_cmp_F~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_regnum_b_cmp_F\, u0|nios2_processor|cpu|D_regnum_b_cmp_F, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_regnum_b_cmp_D~DUPLICATE\, u0|nios2_processor|cpu|E_regnum_b_cmp_D~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[22]~1\, u0|nios2_processor|cpu|D_src2_reg[22]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[0]~3\, u0|nios2_processor|cpu|D_src2_reg[0]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[0]~43\, u0|nios2_processor|cpu|D_src2[0]~43, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[0]~DUPLICATE\, u0|nios2_processor|cpu|E_src2[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[0]\, u0|nios2_processor|cpu|M_mem_baddr[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ld_align_sh8\, u0|nios2_processor|cpu|M_ld_align_sh8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_align_sh8~DUPLICATE\, u0|nios2_processor|cpu|A_ld_align_sh8~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[5]~2\, u0|nios2_processor|cpu|A_data_ram_ld_byte0_data[5]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[5]~25\, u0|nios2_processor|cpu|M_rot[5]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_mask[5]\, u0|nios2_processor|cpu|M_rot_mask[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~25\, u0|nios2_processor|cpu|A_shift_rot_result~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[5]\, u0|nios2_processor|cpu|A_shift_rot_result[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[5]~25\, u0|nios2_processor|cpu|A_ld_data[5]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[5]\, u0|nios2_processor|cpu|A_mul_cell_p1[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[5]~27\, u0|nios2_processor|cpu|A_wr_data_unfiltered[5]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[5]~feeder\, u0|nios2_processor|cpu|W_wr_data[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[5]\, u0|nios2_processor|cpu|W_wr_data[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[5]~25\, u0|nios2_processor|cpu|D_src1_reg[5]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[5]~DUPLICATE\, u0|nios2_processor|cpu|E_src1[5]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[5]\, u0|nios2_processor|cpu|M_mem_baddr[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[5]\, u0|nios2_processor|cpu|A_mem_baddr[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[3]\, u0|nios2_processor|cpu|A_dc_actual_tag[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[3]\, u0|nios2_processor|cpu|A_dc_wb_tag[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[3]~15\, u0|nios2_processor|cpu|d_address_tag_field_nxt[3]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[3]\, u0|nios2_processor|cpu|d_address_tag_field[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~2\, u0|mm_interconnect_0|router|Equal1~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[5]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~DUPLICATE\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[65]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[65], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|write~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|read~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~feeder\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload[0]\, u0|mm_interconnect_0|cmd_mux_005|src_payload[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~0\, u0|mm_interconnect_0|cmd_mux_005|update_grant~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_005|packet_in_progress, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_004|clock_xer|out_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_005|saved_grant[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem_used[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[9]~6\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[9]~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~27\, u0|mm_interconnect_0|rsp_mux_001|src_data[9]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[9]\, u0|nios2_processor|cpu|i_readdata_d1[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[18]\, u0|nios2_processor|cpu|D_iw[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_implicit_dst_retaddr\, u0|nios2_processor|cpu|D_ctrl_implicit_dst_retaddr, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_dst_regnum[1]~0\, u0|nios2_processor|cpu|D_dst_regnum[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal312~0\, u0|nios2_processor|cpu|Equal312~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_ignore_dst\, u0|nios2_processor|cpu|F_ctrl_ignore_dst, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_ignore_dst\, u0|nios2_processor|cpu|D_ctrl_ignore_dst, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_wr_dst_reg\, u0|nios2_processor|cpu|D_wr_dst_reg, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_wr_dst_reg_from_D\, u0|nios2_processor|cpu|E_wr_dst_reg_from_D, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_wr_dst_reg\, u0|nios2_processor|cpu|E_wr_dst_reg, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_wr_dst_reg_from_E\, u0|nios2_processor|cpu|M_wr_dst_reg_from_E, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_wr_dst_reg~0\, u0|nios2_processor|cpu|M_wr_dst_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_dst_reg_from_M\, u0|nios2_processor|cpu|A_wr_dst_reg_from_M, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_dst_reg~0\, u0|nios2_processor|cpu|A_wr_dst_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[24]~10\, u0|nios2_processor|cpu|D_src2[24]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[24]~11\, u0|nios2_processor|cpu|D_src2[24]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[24]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[24]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[24]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[24]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[24]~6\, u0|nios2_processor|cpu|E_logic_result[24]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[24]~6\, u0|nios2_processor|cpu|E_alu_result[24]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[24]\, u0|nios2_processor|cpu|E_alu_result[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[24]\, u0|nios2_processor|cpu|M_alu_result[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[24]~5\, u0|nios2_processor|cpu|D_src1_reg[24]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[24]~DUPLICATE\, u0|nios2_processor|cpu|E_src1[24]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[24]\, u0|nios2_processor|cpu|M_mem_baddr[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[24]~feeder\, u0|nios2_processor|cpu|A_mem_baddr[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[24]\, u0|nios2_processor|cpu|A_mem_baddr[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[13]\, u0|nios2_processor|cpu|A_dc_actual_tag[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[13]\, u0|nios2_processor|cpu|A_dc_wb_tag[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[13]~5\, u0|nios2_processor|cpu|d_address_tag_field_nxt[13]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[13]\, u0|nios2_processor|cpu|d_address_tag_field[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[11]~feeder\, u0|nios2_processor|cpu|A_dc_actual_tag[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[11]\, u0|nios2_processor|cpu|A_dc_actual_tag[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[11]\, u0|nios2_processor|cpu|A_dc_wb_tag[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[11]~7\, u0|nios2_processor|cpu|d_address_tag_field_nxt[11]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[11]\, u0|nios2_processor|cpu|d_address_tag_field[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[14]\, u0|nios2_processor|cpu|A_dc_actual_tag[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[14]~feeder\, u0|nios2_processor|cpu|A_dc_wb_tag[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[14]\, u0|nios2_processor|cpu|A_dc_wb_tag[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[14]~4\, u0|nios2_processor|cpu|d_address_tag_field_nxt[14]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[14]\, u0|nios2_processor|cpu|d_address_tag_field[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[15]~feeder\, u0|nios2_processor|cpu|A_dc_actual_tag[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[15]\, u0|nios2_processor|cpu|A_dc_actual_tag[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[15]\, u0|nios2_processor|cpu|A_dc_wb_tag[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[15]~3\, u0|nios2_processor|cpu|d_address_tag_field_nxt[15]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[15]\, u0|nios2_processor|cpu|d_address_tag_field[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[12]~feeder\, u0|nios2_processor|cpu|A_dc_actual_tag[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[12]\, u0|nios2_processor|cpu|A_dc_actual_tag[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[12]~feeder\, u0|nios2_processor|cpu|A_dc_wb_tag[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[12]\, u0|nios2_processor|cpu|A_dc_wb_tag[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[12]~6\, u0|nios2_processor|cpu|d_address_tag_field_nxt[12]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[12]~DUPLICATE\, u0|nios2_processor|cpu|d_address_tag_field[12]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[16]\, u0|nios2_processor|cpu|A_dc_actual_tag[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[16]~feeder\, u0|nios2_processor|cpu|A_dc_wb_tag[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[16]\, u0|nios2_processor|cpu|A_dc_wb_tag[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[16]~2\, u0|nios2_processor|cpu|d_address_tag_field_nxt[16]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[16]\, u0|nios2_processor|cpu|d_address_tag_field[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0\, u0|mm_interconnect_0|router|Equal1~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~2\, u0|mm_interconnect_0|router|Equal2~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|last_channel[0]\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|last_channel[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[4]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src4_valid~0\, u0|mm_interconnect_0|cmd_demux|src4_valid~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|WideOr1\, u0|mm_interconnect_0|cmd_mux_004|WideOr1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent|rf_source_valid~0\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent|rf_source_valid~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|read~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|read~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|read\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|read, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|waitrequest~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|waitrequest~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|avalon_ociram_readdata_ready\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|avalon_ociram_readdata_ready, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|waitrequest~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|waitrequest~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|waitrequest\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|waitrequest, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|write~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|read_latency_shift_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|read_latency_shift_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|write~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|write~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|write~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|write~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|take_action_ocireg~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|take_action_ocireg~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_single_step_mode~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_single_step_mode~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_reg_readdata[3]~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_reg_readdata[3]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[3]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[3]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~18\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[3]\, u0|nios2_processor|cpu|i_readdata_d1[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[3]\, u0|nios2_processor|cpu|D_iw[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal95~7\, u0|nios2_processor|cpu|Equal95~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal95~8\, u0|nios2_processor|cpu|Equal95~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_cmp~2\, u0|nios2_processor|cpu|D_ctrl_cmp~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal95~11\, u0|nios2_processor|cpu|Equal95~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal95~4\, u0|nios2_processor|cpu|Equal95~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_cmp~0\, u0|nios2_processor|cpu|D_ctrl_cmp~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_cmp~1\, u0|nios2_processor|cpu|D_ctrl_cmp~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_cmp\, u0|nios2_processor|cpu|E_ctrl_cmp, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[8]~feeder\, u0|nios2_processor|cpu|E_extra_pc[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[8]\, u0|nios2_processor|cpu|D_pc_plus_one[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[8]\, u0|nios2_processor|cpu|E_extra_pc[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_logic_result[10]~4\, u0|nios2_processor|cpu|E_logic_result[10]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_alu_result[10]\, u0|nios2_processor|cpu|E_alu_result[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[10]~feeder\, u0|nios2_processor|cpu|M_alu_result[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_alu_result[10]~DUPLICATE\, u0|nios2_processor|cpu|M_alu_result[10]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[10]~22\, u0|nios2_processor|cpu|D_src1_reg[10]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[10]\, u0|nios2_processor|cpu|E_src1[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[10]\, u0|nios2_processor|cpu|M_mem_baddr[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[10]\, u0|nios2_processor|cpu|A_mem_baddr[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_line[5]~feeder\, u0|nios2_processor|cpu|A_dc_wb_line[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_line[5]\, u0|nios2_processor|cpu|A_dc_wb_line[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_line_field_nxt[5]~2\, u0|nios2_processor|cpu|d_address_line_field_nxt[5]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_line_field[5]\, u0|nios2_processor|cpu|d_address_line_field[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[46]\, u0|mm_interconnect_0|cmd_mux_004|src_data[46], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[1]~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_go~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_go~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_go~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_go~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_go\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|monitor_go, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~17\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[2]\, u0|nios2_processor|cpu|i_readdata_d1[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[2]~DUPLICATE\, u0|nios2_processor|cpu|D_iw[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[2]\, u0|nios2_processor|cpu|E_iw[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ld_st_bus~0\, u0|nios2_processor|cpu|E_ld_st_bus~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_ld_st_bypass\, u0|nios2_processor|cpu|M_ctrl_ld_st_bypass, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_ld_st_bypass\, u0|nios2_processor|cpu|A_ctrl_ld_st_bypass, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_bypass_pending\, u0|nios2_processor|cpu|A_mem_bypass_pending, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_byteenable_nxt[3]~3\, u0|nios2_processor|cpu|d_byteenable_nxt[3]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_byteenable[3]\, u0|nios2_processor|cpu|d_byteenable[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[35]\, u0|mm_interconnect_0|cmd_mux_008|src_data[35], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|byteen_reg[1]~0\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|byteen_reg[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|byteen_reg[1]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|byteen_reg[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|WideOr0~0\, u0|mm_interconnect_0|sdram_controller_s1_agent|WideOr0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|rf_source_data[88]~0\, u0|mm_interconnect_0|sdram_controller_s1_agent|rf_source_data[88]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|rf_source_data[88]~1\, u0|mm_interconnect_0|sdram_controller_s1_agent|rf_source_data[88]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][88]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][88]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][88]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][88]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][88]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][88]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][88]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][88]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][88]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][88]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][88]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][88]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~7\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|m0_write~1\, u0|mm_interconnect_0|sdram_controller_s1_agent|m0_write~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|m0_write~0\, u0|mm_interconnect_0|sdram_controller_s1_agent|m0_write~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|always2~0\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|always2~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entries[1]~0\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entries[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entries[1]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entries[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|Equal1~0\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|Equal1~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_address\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_address, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_address~0\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_address~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_address~DUPLICATE\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_address~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[49]\, u0|mm_interconnect_0|cmd_mux_008|src_data[49], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[13]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[31]~0\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[31]~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|wr_address~0\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|wr_address~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|wr_address\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|wr_address, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[43]~1\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[43]~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[43]~0\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[43]~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[30]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[30], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[43]~1\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[43]~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[43]~0\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[43]~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[30]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[30], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[30]~18\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[30]~18, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector32~0\, u0|sdram_controller|Selector32~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_state.100000000~DUPLICATE\, u0|sdram_controller|m_state.100000000~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector35~0\, u0|sdram_controller|Selector35~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector26~0\, u0|sdram_controller|Selector26~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_state.000000100\, u0|sdram_controller|m_state.000000100, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector39~3\, u0|sdram_controller|Selector39~3, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector38~0\, u0|sdram_controller|Selector38~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector39~0\, u0|sdram_controller|Selector39~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector39~2\, u0|sdram_controller|Selector39~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_state.001000000\, u0|sdram_controller|m_state.001000000, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector37~0\, u0|sdram_controller|Selector37~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector39~1\, u0|sdram_controller|Selector39~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector39~4\, u0|sdram_controller|Selector39~4, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_count[0]\, u0|sdram_controller|m_count[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_count[2]~DUPLICATE\, u0|sdram_controller|m_count[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector38~1\, u0|sdram_controller|Selector38~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector38~2\, u0|sdram_controller|Selector38~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector28~3\, u0|sdram_controller|Selector28~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[51]\, u0|mm_interconnect_0|cmd_mux_008|src_data[51], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[15]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[33]~9\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[33]~9, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[32]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[32], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[32]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[32], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[32]~22\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[32]~22, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[14]\, u0|sdram_controller|active_addr[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[6]\, u0|nios2_processor|cpu|ic_fill_tag[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[7]\, u0|nios2_processor|cpu|A_dc_actual_tag[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[7]~feeder\, u0|nios2_processor|cpu|A_dc_wb_tag[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[7]\, u0|nios2_processor|cpu|A_dc_wb_tag[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[7]~11\, u0|nios2_processor|cpu|d_address_tag_field_nxt[7]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[7]\, u0|nios2_processor|cpu|d_address_tag_field[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[54]\, u0|mm_interconnect_0|cmd_mux_008|src_data[54], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[18]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[18], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[36]~12\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[36]~12, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[35]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[35], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[35]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[35], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[35]~25\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[35]~25, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[17]\, u0|sdram_controller|active_addr[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[6]\, u0|nios2_processor|cpu|A_dc_actual_tag[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[6]~feeder\, u0|nios2_processor|cpu|A_dc_wb_tag[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[6]\, u0|nios2_processor|cpu|A_dc_wb_tag[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[6]~12\, u0|nios2_processor|cpu|d_address_tag_field_nxt[6]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[6]\, u0|nios2_processor|cpu|d_address_tag_field[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[5]\, u0|nios2_processor|cpu|ic_fill_tag[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[53]\, u0|mm_interconnect_0|cmd_mux_008|src_data[53], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[17]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[17], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[35]~11\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[35]~11, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[34]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[34], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[34]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[34], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[34]~24\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[34]~24, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[16]\, u0|sdram_controller|active_addr[16], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|pending~5\, u0|sdram_controller|pending~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[18]~DUPLICATE\, u0|nios2_processor|cpu|D_pc[18]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[8]\, u0|nios2_processor|cpu|ic_fill_tag[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[9]\, u0|nios2_processor|cpu|A_dc_actual_tag[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[9]\, u0|nios2_processor|cpu|A_dc_wb_tag[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[9]~9\, u0|nios2_processor|cpu|d_address_tag_field_nxt[9]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[9]\, u0|nios2_processor|cpu|d_address_tag_field[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[56]\, u0|mm_interconnect_0|cmd_mux_008|src_data[56], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[20]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[20], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[38]~14\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[38]~14, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[37]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[37], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[37]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[37], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[37]~27\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[37]~27, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[19]\, u0|sdram_controller|active_addr[19], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Equal3~4\, u0|sdram_controller|Equal3~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[7]~feeder\, u0|nios2_processor|cpu|ic_fill_tag[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[7]\, u0|nios2_processor|cpu|ic_fill_tag[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[55]\, u0|mm_interconnect_0|cmd_mux_008|src_data[55], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[19]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[37]~13\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[37]~13, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[36]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[36], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[36]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[36], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[36]~26\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[36]~26, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[18]~DUPLICATE\, u0|sdram_controller|active_addr[18]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Equal3~3\, u0|sdram_controller|Equal3~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[5]\, u0|nios2_processor|cpu|A_dc_actual_tag[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[5]\, u0|nios2_processor|cpu|A_dc_wb_tag[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[16]\, u0|nios2_processor|cpu|A_mem_baddr[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[5]~13\, u0|nios2_processor|cpu|d_address_tag_field_nxt[5]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[5]\, u0|nios2_processor|cpu|d_address_tag_field[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[4]\, u0|nios2_processor|cpu|ic_fill_tag[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[52]\, u0|mm_interconnect_0|cmd_mux_008|src_data[52], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[16]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[16], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[34]~10\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[34]~10, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[33]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[33]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[33]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[33], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[33]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[33], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[33]~23\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[33]~23, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[15]\, u0|sdram_controller|active_addr[15], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|pending~6\, u0|sdram_controller|pending~6, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|pending~3\, u0|sdram_controller|pending~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[12]\, u0|nios2_processor|cpu|ic_fill_tag[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[13]~DUPLICATE\, u0|nios2_processor|cpu|d_address_tag_field[13]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[60]\, u0|mm_interconnect_0|cmd_mux_008|src_data[60], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[24]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[42]~5\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[42]~5, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[41]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[41], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[41]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[41], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[41]~21\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[41]~21, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[23]\, u0|sdram_controller|active_addr[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[10]\, u0|nios2_processor|cpu|A_dc_actual_tag[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[10]~feeder\, u0|nios2_processor|cpu|A_dc_wb_tag[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[10]\, u0|nios2_processor|cpu|A_dc_wb_tag[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[10]~8\, u0|nios2_processor|cpu|d_address_tag_field_nxt[10]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[10]\, u0|nios2_processor|cpu|d_address_tag_field[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[9]\, u0|nios2_processor|cpu|ic_fill_tag[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[57]\, u0|mm_interconnect_0|cmd_mux_008|src_data[57], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[21]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[21], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[39]~2\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[39]~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[38]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[38], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[38]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[38], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[38]~0\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[38]~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[20]\, u0|sdram_controller|active_addr[20], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|pending~8\, u0|sdram_controller|pending~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[12]\, u0|nios2_processor|cpu|d_address_tag_field[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[11]~feeder\, u0|nios2_processor|cpu|ic_fill_tag[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[11]\, u0|nios2_processor|cpu|ic_fill_tag[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[59]\, u0|mm_interconnect_0|cmd_mux_008|src_data[59], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[23]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[23], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[41]~4\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[41]~4, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[40]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[40], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[40]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[40], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[40]~20\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[40]~20, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[22]\, u0|sdram_controller|active_addr[22], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[20]~DUPLICATE\, u0|sdram_controller|active_addr[20]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[10]\, u0|nios2_processor|cpu|ic_fill_tag[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[58]\, u0|mm_interconnect_0|cmd_mux_008|src_data[58], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[22]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[22], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[40]~3\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[40]~3, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[39]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[39], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[39]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[39], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[39]~1\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[39]~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[21]\, u0|sdram_controller|active_addr[21], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|pending~7\, u0|sdram_controller|pending~7, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|pending~0\, u0|sdram_controller|pending~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[12]\, u0|nios2_processor|cpu|D_pc[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[2]~feeder\, u0|nios2_processor|cpu|ic_fill_tag[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[2]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_tag[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[50]\, u0|mm_interconnect_0|cmd_mux_008|src_data[50], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[14]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[32]~1\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[32]~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[31]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[31], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[31]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[31], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[31]~19\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[31]~19, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[13]\, u0|sdram_controller|active_addr[13], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Equal3~1\, u0|sdram_controller|Equal3~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|pending~4\, u0|sdram_controller|pending~4, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector28~4\, u0|sdram_controller|Selector28~4, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector24~0\, u0|sdram_controller|Selector24~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector35~2\, u0|sdram_controller|Selector35~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|m0_write\, u0|mm_interconnect_0|sdram_controller_s1_agent|m0_write, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[43]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[43], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[43]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[43], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[43]~17\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[43]~17, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_rnw\, u0|sdram_controller|active_rnw, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector34~0\, u0|sdram_controller|Selector34~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_next.000001000\, u0|sdram_controller|m_next.000001000, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector28~5\, u0|sdram_controller|Selector28~5, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector27~0\, u0|sdram_controller|Selector27~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector27~1\, u0|sdram_controller|Selector27~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_state.000001000\, u0|sdram_controller|m_state.000001000, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector38~3\, u0|sdram_controller|Selector38~3, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector38~4\, u0|sdram_controller|Selector38~4, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_count[1]\, u0|sdram_controller|m_count[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector37~2\, u0|sdram_controller|Selector37~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector19~1\, u0|sdram_controller|Selector19~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector37~1\, u0|sdram_controller|Selector37~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector37~3\, u0|sdram_controller|Selector37~3, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_count[2]\, u0|sdram_controller|m_count[2], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|LessThan1~0\, u0|sdram_controller|LessThan1~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector30~0\, u0|sdram_controller|Selector30~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_state.001000000~DUPLICATE\, u0|sdram_controller|m_state.001000000~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector33~0\, u0|sdram_controller|Selector33~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector33~1\, u0|sdram_controller|Selector33~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector33~2\, u0|sdram_controller|Selector33~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector33~3\, u0|sdram_controller|Selector33~3, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_next.000000001\, u0|sdram_controller|m_next.000000001, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector24~1\, u0|sdram_controller|Selector24~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector28~1\, u0|sdram_controller|Selector28~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector24~2\, u0|sdram_controller|Selector24~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector24~3\, u0|sdram_controller|Selector24~3, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_state.000000001\, u0|sdram_controller|m_state.000000001, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_rnw~0\, u0|sdram_controller|active_rnw~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_rnw~1\, u0|sdram_controller|active_rnw~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_rnw~2\, u0|sdram_controller|active_rnw~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[12]~DUPLICATE\, u0|sdram_controller|active_addr[12]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Equal3~0\, u0|sdram_controller|Equal3~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector41~0\, u0|sdram_controller|Selector41~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector41~1\, u0|sdram_controller|Selector41~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|f_pop\, u0|sdram_controller|f_pop, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entries[0]~1\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entries[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entries[0]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entries[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|Equal0~0\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|Equal0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|write~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|comb~0\, u0|mm_interconnect_0|sdram_controller_s1_agent|comb~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[1]~10\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[1]~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[1]~4\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[1]~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[2]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~9\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~9, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[3]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~8\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[4]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~6\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[5]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~3\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[6]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][88]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][88]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][88]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][88], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][88]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][88], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][88]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][88], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][88]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][88], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][88]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][88], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][88]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][88], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][88]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][88], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][88]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][88], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rd_ptr[0]~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|mem_rd_ptr[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[0]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|rd_ptr[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~1\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_empty~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_empty~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|empty\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|empty, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~2\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_valid\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|out_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_ready\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|internal_out_ready, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~11\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~11, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[11]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~11\, u0|mm_interconnect_0|rsp_mux_001|src_data[11]~11, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~23\, u0|mm_interconnect_0|rsp_mux_001|src_data[11]~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[11]\, u0|nios2_processor|cpu|i_readdata_d1[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_src2_choose_imm~1\, u0|nios2_processor|cpu|F_ctrl_src2_choose_imm~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ctrl_src2_choose_imm~0\, u0|nios2_processor|cpu|F_ctrl_src2_choose_imm~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_src2_choose_imm\, u0|nios2_processor|cpu|D_ctrl_src2_choose_imm, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[3]~28\, u0|nios2_processor|cpu|D_src2_reg[3]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[3]~14\, u0|nios2_processor|cpu|D_src2[3]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[3]\, u0|nios2_processor|cpu|E_src2[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[3]\, u0|nios2_processor|cpu|M_mem_baddr[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[3]\, u0|nios2_processor|cpu|A_mem_baddr[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field_nxt[1]~3\, u0|nios2_processor|cpu|d_address_offset_field_nxt[1]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field_nxt[1]~4\, u0|nios2_processor|cpu|d_address_offset_field_nxt[1]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field_nxt[1]~0\, u0|nios2_processor|cpu|d_address_offset_field_nxt[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_offset_field[1]\, u0|nios2_processor|cpu|d_address_offset_field[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[39]\, u0|mm_interconnect_0|cmd_mux_004|src_data[39], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|address[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|Equal1~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|Equal1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[25]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[25]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[25]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_reg_readdata~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_reg_readdata~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[7]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|readdata[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_translator|av_readdata_pre[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~28\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[7]\, u0|nios2_processor|cpu|i_readdata_d1[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_br_taken_waddr_partial[9]\, u0|nios2_processor|cpu|D_br_taken_waddr_partial[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[6]~19\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[6]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[11]\, u0|nios2_processor|cpu|M_target_pcb[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~8\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[9]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[9]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[6]~18\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[6]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[6]~15\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[6]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[9]\, u0|nios2_processor|cpu|F_pc[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[9]\, u0|nios2_processor|cpu|D_pc[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt~0\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_line[6]\, u0|nios2_processor|cpu|ic_fill_line[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_br_taken_waddr_partial[8]\, u0|nios2_processor|cpu|D_br_taken_waddr_partial[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~17\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[10]\, u0|nios2_processor|cpu|M_target_pcb[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~7\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[8]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[8]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~16\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~14\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[8]\, u0|nios2_processor|cpu|F_pc[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[8]~DUPLICATE\, u0|nios2_processor|cpu|D_pc[8]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt~6\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_line[5]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_line[5]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Add0~13\, u0|nios2_processor|cpu|Add0~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_br_taken_waddr_partial[7]\, u0|nios2_processor|cpu|D_br_taken_waddr_partial[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[4]~29\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[4]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[4]~28\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[4]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[4]~13\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[4]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[7]\, u0|nios2_processor|cpu|F_pc[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[7]~DUPLICATE\, u0|nios2_processor|cpu|D_pc[7]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt~5\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_line[4]\, u0|nios2_processor|cpu|ic_fill_line[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_br_taken_waddr_partial[6]\, u0|nios2_processor|cpu|D_br_taken_waddr_partial[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[6]~feeder\, u0|nios2_processor|cpu|E_extra_pc[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[6]\, u0|nios2_processor|cpu|D_pc_plus_one[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[6]\, u0|nios2_processor|cpu|E_extra_pc[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[6]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[3]~26\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[3]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[3]~27\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[3]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[3]~11\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[3]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[6]\, u0|nios2_processor|cpu|F_pc[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[6]~DUPLICATE\, u0|nios2_processor|cpu|D_pc[6]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt~4\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_line[3]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_line[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_regnum_a_cmp_F~0\, u0|nios2_processor|cpu|E_regnum_a_cmp_F~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_regnum_a_cmp_F~1\, u0|nios2_processor|cpu|E_regnum_a_cmp_F~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_regnum_a_cmp_F\, u0|nios2_processor|cpu|E_regnum_a_cmp_F, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_regnum_a_cmp_D~DUPLICATE\, u0|nios2_processor|cpu|M_regnum_a_cmp_D~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_regnum_a_cmp_F~1\, u0|nios2_processor|cpu|M_regnum_a_cmp_F~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_regnum_a_cmp_F~0\, u0|nios2_processor|cpu|M_regnum_a_cmp_F~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_regnum_a_cmp_F\, u0|nios2_processor|cpu|M_regnum_a_cmp_F, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_regnum_a_cmp_D\, u0|nios2_processor|cpu|M_regnum_a_cmp_D, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_regnum_a_cmp_D\, u0|nios2_processor|cpu|A_regnum_a_cmp_D, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[0]~1\, u0|nios2_processor|cpu|E_src1[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[31]~24\, u0|nios2_processor|cpu|D_src1_reg[31]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[31]\, u0|nios2_processor|cpu|E_src1[31], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_shift_right_arith~2\, u0|nios2_processor|cpu|D_ctrl_shift_right_arith~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_shift_right_arith\, u0|nios2_processor|cpu|E_ctrl_shift_right_arith, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_rot_fill_bit~0\, u0|nios2_processor|cpu|E_rot_fill_bit~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot_fill_bit\, u0|nios2_processor|cpu|M_rot_fill_bit, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[7]~26\, u0|nios2_processor|cpu|M_rot[7]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~26\, u0|nios2_processor|cpu|A_shift_rot_result~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[7]\, u0|nios2_processor|cpu|A_shift_rot_result[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[7]~26\, u0|nios2_processor|cpu|A_ld_data[7]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[7]\, u0|nios2_processor|cpu|A_mul_cell_p1[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[7]~28\, u0|nios2_processor|cpu|A_wr_data_unfiltered[7]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_wr_data[7]\, u0|nios2_processor|cpu|W_wr_data[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[7]~26\, u0|nios2_processor|cpu|D_src1_reg[7]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[7]~DUPLICATE\, u0|nios2_processor|cpu|E_src1[7]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[7]\, u0|nios2_processor|cpu|M_target_pcb[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~4\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[5]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[2]~24\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[2]~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[2]~25\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[2]~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[2]~9\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[2]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[5]\, u0|nios2_processor|cpu|F_pc[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[5]\, u0|nios2_processor|cpu|D_pc[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt~3\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_line[2]\, u0|nios2_processor|cpu|ic_fill_line[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~31\, u0|mm_interconnect_0|rsp_mux_001|src_data[10]~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[10]\, u0|nios2_processor|cpu|i_readdata_d1[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a8\, u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[10]\, u0|nios2_processor|cpu|D_iw[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[1]~22\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[1]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[1]~23\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[1]~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[1]~7\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[1]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[4]\, u0|nios2_processor|cpu|F_pc[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[4]\, u0|nios2_processor|cpu|D_pc[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt~2\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_line[1]\, u0|nios2_processor|cpu|ic_fill_line[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_br_taken_waddr_partial[1]\, u0|nios2_processor|cpu|D_br_taken_waddr_partial[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[1]~7\, u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[1]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[1]~6\, u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[1]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[1]~3\, u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[1]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[1]\, u0|nios2_processor|cpu|F_pc[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[0]~21\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[0]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[0]~20\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[0]~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[0]~5\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[0]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[3]\, u0|nios2_processor|cpu|F_pc[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[3]~DUPLICATE\, u0|nios2_processor|cpu|D_pc[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_line[0]\, u0|nios2_processor|cpu|ic_fill_line[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt~1\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_line[0]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_line[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_regnum_b_cmp_F~0\, u0|nios2_processor|cpu|A_regnum_b_cmp_F~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_regnum_b_cmp_F~1\, u0|nios2_processor|cpu|A_regnum_b_cmp_F~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_regnum_b_cmp_F\, u0|nios2_processor|cpu|A_regnum_b_cmp_F, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_regnum_b_cmp_D\, u0|nios2_processor|cpu|W_regnum_b_cmp_D, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[22]~0\, u0|nios2_processor|cpu|D_src2_reg[22]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[23]~8\, u0|nios2_processor|cpu|D_src2_reg[23]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2_reg[4]~46\, u0|nios2_processor|cpu|D_src2_reg[4]~46, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[4]~23\, u0|nios2_processor|cpu|D_src2[4]~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[4]\, u0|nios2_processor|cpu|E_src2[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[4]\, u0|nios2_processor|cpu|E_src1[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~8\, u0|nios2_processor|cpu|Equal337~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~6\, u0|nios2_processor|cpu|Equal337~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~5\, u0|nios2_processor|cpu|Equal337~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~3\, u0|nios2_processor|cpu|Equal337~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~4\, u0|nios2_processor|cpu|Equal337~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~7\, u0|nios2_processor|cpu|Equal337~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~9\, u0|nios2_processor|cpu|Equal337~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~10\, u0|nios2_processor|cpu|Equal337~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~0\, u0|nios2_processor|cpu|Equal337~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~1\, u0|nios2_processor|cpu|Equal337~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~2\, u0|nios2_processor|cpu|Equal337~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~12\, u0|nios2_processor|cpu|Equal337~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~13\, u0|nios2_processor|cpu|Equal337~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~11\, u0|nios2_processor|cpu|Equal337~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~14\, u0|nios2_processor|cpu|Equal337~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal337~15\, u0|nios2_processor|cpu|Equal337~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_compare_op[0]\, u0|nios2_processor|cpu|E_compare_op[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_br_result~1\, u0|nios2_processor|cpu|E_br_result~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_br_result~2\, u0|nios2_processor|cpu|E_br_result~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_cmp_result\, u0|nios2_processor|cpu|M_cmp_result, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_cmp_result\, u0|nios2_processor|cpu|A_cmp_result, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_is_taken\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_is_taken, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[28]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[28], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[26]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[24]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[22]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[20]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[20]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[20]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[18]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[18]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[16]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[14]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[14]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[14]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[12]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[12]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[6]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[4]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[4]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[4]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[2]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[0]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|dct_buffer[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|itm[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~70\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~70, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~31\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~31, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[9]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~72\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~72, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~71\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~71, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~73\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~73, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[10]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[10]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[7]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_ocimem|MonDReg[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[7]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~25\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~25, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~54\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~54, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~55\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~55, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[8]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~19\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|Mux30~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|Mux30~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~44\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~44, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|trc_im_addr[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~24\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~24, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~85\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~85, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~38\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~38, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~77\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~77, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_itrace|trc_ctrl_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|comb~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_im|comb~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[17]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~32\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~32, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[17]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~74\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~74, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[18]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[18]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[18]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[18]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~14\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[18]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~39\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~39, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[19]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[19]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[19]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[6]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[6]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[6]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_goto0_hit~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_goto0_hit~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|E_xbrk_goto0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|E_xbrk_goto0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_goto0~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_goto0~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_goto0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_goto0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[76]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[76], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[76]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[76], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk1_goto0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk1_goto0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_goto0~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_goto0~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_goto0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_goto0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[77]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk0[77], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[77]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|dbrk1[77], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk1_goto1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk1_goto1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_goto1~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_goto1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_goto1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_dbrk|dbrk_goto1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[7]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[7]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_goto1_hit~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_goto1_hit~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|E_xbrk_goto1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|E_xbrk_goto1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_goto1~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_goto1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_goto1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|M_xbrk_goto1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|trigger_state~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|trigger_state~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|trigger_state~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|trigger_state~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[21]~DUPLICATE\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[21]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~11\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~12\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~13\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~10\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~14\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~3\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~4\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~6\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~7\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~8\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~9\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~15\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|Equal1~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_hit1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_hit1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[4]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[5]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk1_break_hit~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk1_break_hit~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[0]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl1[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk_ctrl0[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_break_hit~0\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_break_hit~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_break\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_xbrk|xbrk_break, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_oci_sync_hbreak_req\, u0|nios2_processor|cpu|M_oci_sync_hbreak_req, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_ld_cache_nxt~0\, u0|nios2_processor|cpu|M_ctrl_ld_cache_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_ld_cache\, u0|nios2_processor|cpu|M_ctrl_ld_cache, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~13\, u0|nios2_processor|cpu|M_dc_raw_hazard~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~14\, u0|nios2_processor|cpu|M_dc_raw_hazard~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~4\, u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~0\, u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~3\, u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~5\, u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[21]\, u0|nios2_processor|cpu|A_mem_baddr[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~2\, u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~1\, u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~6\, u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_dirty~0\, u0|nios2_processor|cpu|M_dc_dirty~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_dirty~1\, u0|nios2_processor|cpu|M_dc_dirty~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_dirty~2\, u0|nios2_processor|cpu|M_dc_dirty~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_byte_en[3]\, u0|nios2_processor|cpu|M_mem_byte_en[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_byte_en[2]~DUPLICATE\, u0|nios2_processor|cpu|A_mem_byte_en[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_byte_en[1]\, u0|nios2_processor|cpu|M_mem_byte_en[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_byte_en[1]\, u0|nios2_processor|cpu|A_mem_byte_en[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_byte_en[0]\, u0|nios2_processor|cpu|M_mem_byte_en[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal330~0\, u0|nios2_processor|cpu|Equal330~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_byte_en[3]~DUPLICATE\, u0|nios2_processor|cpu|A_mem_byte_en[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~1\, u0|nios2_processor|cpu|M_dc_raw_hazard~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~0\, u0|nios2_processor|cpu|M_dc_raw_hazard~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~2\, u0|nios2_processor|cpu|M_dc_raw_hazard~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[14]\, u0|nios2_processor|cpu|W_mem_baddr[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[15]\, u0|nios2_processor|cpu|W_mem_baddr[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[16]\, u0|nios2_processor|cpu|W_mem_baddr[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~5\, u0|nios2_processor|cpu|M_dc_raw_hazard~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_byte_en[0]\, u0|nios2_processor|cpu|W_mem_byte_en[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_byte_en[2]\, u0|nios2_processor|cpu|W_mem_byte_en[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_byte_en[1]\, u0|nios2_processor|cpu|W_mem_byte_en[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal332~0\, u0|nios2_processor|cpu|Equal332~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[2]\, u0|nios2_processor|cpu|W_mem_baddr[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[3]\, u0|nios2_processor|cpu|W_mem_baddr[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[4]\, u0|nios2_processor|cpu|W_mem_baddr[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~7\, u0|nios2_processor|cpu|M_dc_raw_hazard~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[12]\, u0|nios2_processor|cpu|W_mem_baddr[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[13]\, u0|nios2_processor|cpu|W_mem_baddr[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[11]\, u0|nios2_processor|cpu|W_mem_baddr[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~6\, u0|nios2_processor|cpu|M_dc_raw_hazard~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_byte_en[3]\, u0|nios2_processor|cpu|W_mem_byte_en[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~3\, u0|nios2_processor|cpu|M_dc_raw_hazard~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[18]~feeder\, u0|nios2_processor|cpu|W_mem_baddr[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[18]\, u0|nios2_processor|cpu|W_mem_baddr[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[17]\, u0|nios2_processor|cpu|W_mem_baddr[17], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[19]\, u0|nios2_processor|cpu|W_mem_baddr[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~4\, u0|nios2_processor|cpu|M_dc_raw_hazard~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~8\, u0|nios2_processor|cpu|M_dc_raw_hazard~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[26]\, u0|nios2_processor|cpu|W_mem_baddr[26], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[27]\, u0|nios2_processor|cpu|W_mem_baddr[27], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~9\, u0|nios2_processor|cpu|M_dc_raw_hazard~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[10]\, u0|nios2_processor|cpu|W_mem_baddr[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal331~0\, u0|nios2_processor|cpu|Equal331~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_dc_valid_st_cache_hit\, u0|nios2_processor|cpu|W_dc_valid_st_cache_hit, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[5]\, u0|nios2_processor|cpu|W_mem_baddr[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[6]\, u0|nios2_processor|cpu|W_mem_baddr[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_dirty~3\, u0|nios2_processor|cpu|M_dc_dirty~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[24]\, u0|nios2_processor|cpu|W_mem_baddr[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[23]\, u0|nios2_processor|cpu|W_mem_baddr[23], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[25]\, u0|nios2_processor|cpu|W_mem_baddr[25], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~11\, u0|nios2_processor|cpu|M_dc_raw_hazard~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[8]~feeder\, u0|nios2_processor|cpu|W_mem_baddr[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[8]\, u0|nios2_processor|cpu|W_mem_baddr[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[7]\, u0|nios2_processor|cpu|W_mem_baddr[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[9]\, u0|nios2_processor|cpu|W_mem_baddr[9], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_dirty~4\, u0|nios2_processor|cpu|M_dc_dirty~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[21]\, u0|nios2_processor|cpu|W_mem_baddr[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[22]\, u0|nios2_processor|cpu|W_mem_baddr[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_mem_baddr[20]\, u0|nios2_processor|cpu|W_mem_baddr[20], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~10\, u0|nios2_processor|cpu|M_dc_raw_hazard~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~12\, u0|nios2_processor|cpu|M_dc_raw_hazard~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_raw_hazard~15\, u0|nios2_processor|cpu|M_dc_raw_hazard~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[12]\, u0|nios2_processor|cpu|M_target_pcb[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~20\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~20, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[10]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[10]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[10]\, u0|nios2_processor|cpu|D_pc[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[10]~26\, u0|nios2_processor|cpu|F_pc_nxt[10]~26, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[10]~27\, u0|nios2_processor|cpu|F_pc_nxt[10]~27, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[10]\, u0|nios2_processor|cpu|F_pc[10], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[10]~DUPLICATE\, u0|nios2_processor|cpu|D_pc[10]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[0]\, u0|nios2_processor|cpu|ic_fill_tag[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[3]~DUPLICATE\, u0|nios2_processor|cpu|E_iw[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal249~0\, u0|nios2_processor|cpu|Equal249~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_invalidate_i~0\, u0|nios2_processor|cpu|E_ctrl_invalidate_i~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_invalidate_i~1\, u0|nios2_processor|cpu|E_ctrl_invalidate_i~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_invalidate_i\, u0|nios2_processor|cpu|M_ctrl_invalidate_i, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_invalidate_i\, u0|nios2_processor|cpu|A_ctrl_invalidate_i, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_clr_valid_bits_nxt~0\, u0|nios2_processor|cpu|ic_tag_clr_valid_bits_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt[0]~7\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt[0]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress[0]\, u0|nios2_processor|cpu|ic_tag_wraddress[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt[1]~8\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt[1]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress[1]\, u0|nios2_processor|cpu|ic_tag_wraddress[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt[2]~9\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt[2]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress[2]\, u0|nios2_processor|cpu|ic_tag_wraddress[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt[3]~10\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt[3]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress[3]\, u0|nios2_processor|cpu|ic_tag_wraddress[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt[4]~11\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt[4]~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress[4]\, u0|nios2_processor|cpu|ic_tag_wraddress[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt[5]~12\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt[5]~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress[5]\, u0|nios2_processor|cpu|ic_tag_wraddress[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress_nxt[6]~13\, u0|nios2_processor|cpu|ic_tag_wraddress_nxt[6]~13, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wraddress[6]\, u0|nios2_processor|cpu|ic_tag_wraddress[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[2]\, u0|nios2_processor|cpu|ic_fill_tag[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[13]\, u0|nios2_processor|cpu|ic_fill_tag[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[24]~DUPLICATE\, u0|nios2_processor|cpu|D_pc[24]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[14]~feeder\, u0|nios2_processor|cpu|ic_fill_tag[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[14]\, u0|nios2_processor|cpu|ic_fill_tag[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[15]\, u0|nios2_processor|cpu|ic_fill_tag[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~6\, u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_clr_valid_bits_nxt\, u0|nios2_processor|cpu|ic_tag_clr_valid_bits_nxt, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits_en\, u0|nios2_processor|cpu|ic_fill_valid_bits_en, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits[0]\, u0|nios2_processor|cpu|ic_fill_valid_bits[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~4\, u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits[1]\, u0|nios2_processor|cpu|ic_fill_valid_bits[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits[2]\, u0|nios2_processor|cpu|ic_fill_valid_bits[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~7\, u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits[2]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_valid_bits[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~5\, u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits[3]\, u0|nios2_processor|cpu|ic_fill_valid_bits[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~2\, u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits[4]\, u0|nios2_processor|cpu|ic_fill_valid_bits[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~0\, u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits[5]\, u0|nios2_processor|cpu|ic_fill_valid_bits[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits[6]\, u0|nios2_processor|cpu|ic_fill_valid_bits[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~3\, u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits[6]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_valid_bits[6]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~1\, u0|nios2_processor|cpu|ic_fill_valid_bits_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_valid_bits[7]\, u0|nios2_processor|cpu|ic_fill_valid_bits[7], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_processor|cpu|Lab2_TecMIDI_system_nios2_processor_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_valid~4\, u0|nios2_processor|cpu|F_ic_valid~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_valid~0\, u0|nios2_processor|cpu|F_ic_valid~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_hit~1\, u0|nios2_processor|cpu|F_ic_hit~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_hit~2\, u0|nios2_processor|cpu|F_ic_hit~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_hit~5\, u0|nios2_processor|cpu|F_ic_hit~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_hit~3\, u0|nios2_processor|cpu|F_ic_hit~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_hit~7\, u0|nios2_processor|cpu|F_ic_hit~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_hit~4\, u0|nios2_processor|cpu|F_ic_hit~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_hit~6\, u0|nios2_processor|cpu|F_ic_hit~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_hit\, u0|nios2_processor|cpu|F_ic_hit, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw_valid\, u0|nios2_processor|cpu|D_iw_valid, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~1\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[2]~9\, u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[2]~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[2]~8\, u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[2]~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[2]~5\, u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[2]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[2]\, u0|nios2_processor|cpu|F_pc[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[2]~feeder\, u0|nios2_processor|cpu|D_pc[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[2]\, u0|nios2_processor|cpu|D_pc[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_initial_offset[2]~feeder\, u0|nios2_processor|cpu|ic_fill_initial_offset[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_initial_offset[2]\, u0|nios2_processor|cpu|ic_fill_initial_offset[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ic_fill_starting_d1\, u0|nios2_processor|cpu|D_ic_fill_starting_d1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_dp_offset_nxt[2]~0\, u0|nios2_processor|cpu|ic_fill_dp_offset_nxt[2]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_dp_offset[2]~feeder\, u0|nios2_processor|cpu|ic_fill_dp_offset[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_dp_offset[2]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_dp_offset[2]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[12]\, u0|nios2_processor|cpu|D_iw[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_jmp_indirect_nxt~0\, u0|nios2_processor|cpu|E_ctrl_jmp_indirect_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_valid_jmp_indirect~0\, u0|nios2_processor|cpu|E_valid_jmp_indirect~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_valid_jmp_indirect\, u0|nios2_processor|cpu|E_valid_jmp_indirect, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_older_non_sequential~0\, u0|nios2_processor|cpu|F_older_non_sequential~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal95~2\, u0|nios2_processor|cpu|Equal95~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_raw_refetch~0\, u0|nios2_processor|cpu|D_raw_refetch~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_kill\, u0|nios2_processor|cpu|F_kill, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_kill\, u0|nios2_processor|cpu|D_kill, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_initial_offset[1]\, u0|nios2_processor|cpu|ic_fill_initial_offset[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_active_nxt~0\, u0|nios2_processor|cpu|ic_fill_active_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_active_nxt~1\, u0|nios2_processor|cpu|ic_fill_active_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_active~feeder\, u0|nios2_processor|cpu|ic_fill_active~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_active\, u0|nios2_processor|cpu|ic_fill_active, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_prevent_refill_nxt\, u0|nios2_processor|cpu|ic_fill_prevent_refill_nxt, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_prevent_refill\, u0|nios2_processor|cpu|ic_fill_prevent_refill, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line~0\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line~11\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line~11, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line~10\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line~12\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line~12, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[14]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_tag[14]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[8]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_tag[8]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line~5\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line~4\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line~6\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[7]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_tag[7]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line~3\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line~7\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line~2\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[11]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_tag[11]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line~8\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line~1\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line~9\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line~9, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_fill_same_tag_line\, u0|nios2_processor|cpu|F_ic_fill_same_tag_line, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ic_fill_same_tag_line\, u0|nios2_processor|cpu|D_ic_fill_same_tag_line, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ic_fill_starting~0\, u0|nios2_processor|cpu|D_ic_fill_starting~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ic_fill_starting\, u0|nios2_processor|cpu|D_ic_fill_starting, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ic_fill_starting_d1~DUPLICATE\, u0|nios2_processor|cpu|D_ic_fill_starting_d1~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_dp_offset_en~0\, u0|nios2_processor|cpu|ic_fill_dp_offset_en~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_dp_offset[1]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_dp_offset[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_dp_offset[0]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_dp_offset[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_dp_offset_nxt[1]~2\, u0|nios2_processor|cpu|ic_fill_dp_offset_nxt[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_dp_offset[1]~feeder\, u0|nios2_processor|cpu|ic_fill_dp_offset[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_dp_offset[1]\, u0|nios2_processor|cpu|ic_fill_dp_offset[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[5]\, u0|nios2_processor|cpu|D_iw[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[5]\, u0|nios2_processor|cpu|E_iw[5], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_dc_addr_inv~0\, u0|nios2_processor|cpu|E_ctrl_dc_addr_inv~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_dc_addr_inv\, u0|nios2_processor|cpu|M_ctrl_dc_addr_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_dc_addr_inv\, u0|nios2_processor|cpu|A_ctrl_dc_addr_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_dc_index_wb_inv~0\, u0|nios2_processor|cpu|E_ctrl_dc_index_wb_inv~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_dc_index_inv\, u0|nios2_processor|cpu|E_ctrl_dc_index_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_dc_index_inv\, u0|nios2_processor|cpu|M_ctrl_dc_index_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_dc_index_inv\, u0|nios2_processor|cpu|A_ctrl_dc_index_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_tag_dcache_management_wr_en~0\, u0|nios2_processor|cpu|A_dc_tag_dcache_management_wr_en~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_dirty\, u0|nios2_processor|cpu|M_dc_dirty, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_dirty\, u0|nios2_processor|cpu|A_dc_dirty, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|dc_tag_wr_port_en~0\, u0|nios2_processor|cpu|dc_tag_wr_port_en~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_hit~1\, u0|nios2_processor|cpu|M_dc_hit~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_hit~6\, u0|nios2_processor|cpu|M_dc_hit~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_hit~3\, u0|nios2_processor|cpu|M_dc_hit~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_hit~5\, u0|nios2_processor|cpu|M_dc_hit~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_hit~2\, u0|nios2_processor|cpu|M_dc_hit~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ld_st_dcache_management_bus~0\, u0|nios2_processor|cpu|E_ld_st_dcache_management_bus~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_ld_st_bypass_or_dcache_management\, u0|nios2_processor|cpu|M_ctrl_ld_st_bypass_or_dcache_management, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|av_wr_data_transfer~0\, u0|nios2_processor|cpu|av_wr_data_transfer~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_st_bus~0\, u0|nios2_processor|cpu|E_st_bus~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_st_bypass\, u0|nios2_processor|cpu|M_ctrl_st_bypass, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_st_bypass\, u0|nios2_processor|cpu|A_ctrl_st_bypass, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_done~DUPLICATE\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_done~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_dc_index_wb_inv\, u0|nios2_processor|cpu|M_ctrl_dc_index_wb_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_dc_index_wb_inv\, u0|nios2_processor|cpu|A_ctrl_dc_index_wb_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal222~0\, u0|nios2_processor|cpu|Equal222~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_dc_addr_wb_inv\, u0|nios2_processor|cpu|M_ctrl_dc_addr_wb_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_dc_addr_wb_inv\, u0|nios2_processor|cpu|A_ctrl_dc_addr_wb_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_dc_nowb_inv\, u0|nios2_processor|cpu|E_ctrl_dc_nowb_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_dc_nowb_inv\, u0|nios2_processor|cpu|M_ctrl_dc_nowb_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_dc_nowb_inv\, u0|nios2_processor|cpu|A_ctrl_dc_nowb_inv, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_dcache_management_done_nxt~0\, u0|nios2_processor|cpu|A_dc_dcache_management_done_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_dcache_management_done_nxt\, u0|nios2_processor|cpu|A_dc_dcache_management_done_nxt, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_dcache_management_done\, u0|nios2_processor|cpu|A_dc_dcache_management_done, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ld_stnon32_cache~0\, u0|nios2_processor|cpu|E_ld_stnon32_cache~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_ld_stnon32_cache\, u0|nios2_processor|cpu|M_ctrl_ld_stnon32_cache, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~7\, u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~8\, u0|nios2_processor|cpu|A_dc_fill_need_extra_stall_nxt~8, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_need_extra_stall\, u0|nios2_processor|cpu|A_dc_fill_need_extra_stall, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_stall_nxt~1\, u0|nios2_processor|cpu|A_mem_stall_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_stall_nxt~2\, u0|nios2_processor|cpu|A_mem_stall_nxt~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_stall_nxt~0\, u0|nios2_processor|cpu|A_mem_stall_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_stall\, u0|nios2_processor|cpu|A_mem_stall, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_iw[11]\, u0|nios2_processor|cpu|E_iw[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_op_rdctl~0\, u0|nios2_processor|cpu|E_op_rdctl~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_op_break\, u0|nios2_processor|cpu|E_op_break, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_exc_break_inst_pri15\, u0|nios2_processor|cpu|M_exc_break_inst_pri15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_unimp_trap~0\, u0|nios2_processor|cpu|D_ctrl_unimp_trap~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_unimp_trap~1\, u0|nios2_processor|cpu|D_ctrl_unimp_trap~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_unimp_trap\, u0|nios2_processor|cpu|E_ctrl_unimp_trap, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_exc_unimp_inst_pri15\, u0|nios2_processor|cpu|M_exc_unimp_inst_pri15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_exc_any~0\, u0|nios2_processor|cpu|M_exc_any~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_exc_any\, u0|nios2_processor|cpu|M_exc_any, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_illegal~3\, u0|nios2_processor|cpu|D_ctrl_illegal~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal149~3\, u0|nios2_processor|cpu|Equal149~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_flush_pipe_always~0\, u0|nios2_processor|cpu|D_ctrl_flush_pipe_always~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_flush_pipe_always~1\, u0|nios2_processor|cpu|D_ctrl_flush_pipe_always~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_flush_pipe_always\, u0|nios2_processor|cpu|E_ctrl_flush_pipe_always, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_flush_pipe_always\, u0|nios2_processor|cpu|M_ctrl_flush_pipe_always, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_nxt~0\, u0|nios2_processor|cpu|A_pipe_flush_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush\, u0|nios2_processor|cpu|A_pipe_flush, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush\, u0|nios2_processor|cpu|M_pipe_flush, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~3\, u0|nios2_processor|cpu|F_ic_tag_rd_addr_nxt[5]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[14]\, u0|nios2_processor|cpu|M_target_pcb[14], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~18\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[12]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[12]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[12]~22\, u0|nios2_processor|cpu|F_pc_nxt[12]~22, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[12]~23\, u0|nios2_processor|cpu|F_pc_nxt[12]~23, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[12]\, u0|nios2_processor|cpu|F_pc[12], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[13]\, u0|nios2_processor|cpu|D_pc_plus_one[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[13]\, u0|nios2_processor|cpu|E_extra_pc[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[13]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[15]~feeder\, u0|nios2_processor|cpu|M_target_pcb[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[15]\, u0|nios2_processor|cpu|M_target_pcb[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~21\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[13]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[13]\, u0|nios2_processor|cpu|D_pc[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[13]~28\, u0|nios2_processor|cpu|F_pc_nxt[13]~28, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[13]~29\, u0|nios2_processor|cpu|F_pc_nxt[13]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[13]\, u0|nios2_processor|cpu|F_pc[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[13]~feeder\, u0|nios2_processor|cpu|D_pc[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[13]~DUPLICATE\, u0|nios2_processor|cpu|D_pc[13]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[3]\, u0|nios2_processor|cpu|ic_fill_tag[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~2\, u0|mm_interconnect_0|router_001|Equal1~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~3\, u0|mm_interconnect_0|router_001|Equal1~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|last_channel[1]\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|last_channel[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_008|clock_xer|in_ready~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_008|clock_xer|take_in_data~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_005|saved_grant[0], Top_Lab2_v1, 1
instance = comp, \u0|onchip_memory|wren~0\, u0|onchip_memory|wren~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[1][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~28\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem~28, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|mem[0][0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[0]~28\, u0|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|out_data[0]~28, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~21\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~21, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[0]\, u0|nios2_processor|cpu|i_readdata_d1[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[11]\, u0|nios2_processor|cpu|D_iw[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[19]~0\, u0|nios2_processor|cpu|E_src2[19]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[19]~33\, u0|nios2_processor|cpu|D_src2[19]~33, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[19]~34\, u0|nios2_processor|cpu|D_src2[19]~34, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src2[19]~17\, u0|nios2_processor|cpu|D_src2[19]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[19]~SCLR_LUT\, u0|nios2_processor|cpu|E_src2[19]~SCLR_LUT, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src2[19]~_Duplicate_1\, u0|nios2_processor|cpu|E_src2[19]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[19]\, u0|nios2_processor|cpu|M_mem_baddr[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[19]\, u0|nios2_processor|cpu|A_mem_baddr[19], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[8]\, u0|nios2_processor|cpu|A_dc_actual_tag[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[8]\, u0|nios2_processor|cpu|A_dc_wb_tag[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[8]~10\, u0|nios2_processor|cpu|d_address_tag_field_nxt[8]~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[8]\, u0|nios2_processor|cpu|d_address_tag_field[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[5]~DUPLICATE\, u0|nios2_processor|cpu|d_address_tag_field[5]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[10]~DUPLICATE\, u0|nios2_processor|cpu|d_address_tag_field[10]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~1\, u0|mm_interconnect_0|router|Equal1~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~5\, u0|mm_interconnect_0|cmd_demux|sink_ready~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0\, u0|mm_interconnect_0|cmd_demux|sink_ready~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1\, u0|mm_interconnect_0|cmd_demux|WideOr0~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2\, u0|mm_interconnect_0|cmd_demux|WideOr0~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0\, u0|mm_interconnect_0|cmd_demux|WideOr0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0\, u0|mm_interconnect_0|cmd_demux|WideOr0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_update_av_writedata\, u0|nios2_processor|cpu|A_dc_wb_update_av_writedata, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata_nxt[2]~2\, u0|nios2_processor|cpu|d_writedata_nxt[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_writedata[2]\, u0|nios2_processor|cpu|d_writedata[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~4\, u0|mm_interconnect_0|cmd_mux_004|src_payload~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|writedata[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[2]~2\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[2]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[2]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_avalon_reg|oci_ienable[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_ienable_reg_irq2~DUPLICATE\, u0|nios2_processor|cpu|W_ienable_reg_irq2~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|rxdecmidi_0|RegEstado[0]~DUPLICATE\, u0|rxdecmidi_0|RegEstado[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|din_s1\, u0|irq_synchronizer|sync|sync[0].u|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|dreg[0]\, u0|irq_synchronizer|sync|sync[0].u|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|dreg[1]\, u0|irq_synchronizer|sync|sync[0].u|dreg[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_ipending_reg_irq2_nxt\, u0|nios2_processor|cpu|W_ipending_reg_irq2_nxt, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_ipending_reg_irq2\, u0|nios2_processor|cpu|W_ipending_reg_irq2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|norm_intr_req~0\, u0|nios2_processor|cpu|norm_intr_req~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_norm_intr_req\, u0|nios2_processor|cpu|M_norm_intr_req, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_exc_break~0\, u0|nios2_processor|cpu|M_exc_break~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_exc_break\, u0|nios2_processor|cpu|A_exc_break, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dst_regnum_from_M[3]\, u0|nios2_processor|cpu|A_dst_regnum_from_M[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dst_regnum~3\, u0|nios2_processor|cpu|A_dst_regnum~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_regnum_a_cmp_F~1\, u0|nios2_processor|cpu|A_regnum_a_cmp_F~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_regnum_a_cmp_F~0\, u0|nios2_processor|cpu|A_regnum_a_cmp_F~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_regnum_a_cmp_F\, u0|nios2_processor|cpu|A_regnum_a_cmp_F, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_regnum_a_cmp_D\, u0|nios2_processor|cpu|W_regnum_a_cmp_D, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[0]~0\, u0|nios2_processor|cpu|E_src1[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[18]~15\, u0|nios2_processor|cpu|D_src1_reg[18]~15, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[18]\, u0|nios2_processor|cpu|E_src1[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[18]\, u0|nios2_processor|cpu|M_target_pcb[18], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~16\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[16]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[16]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[16]\, u0|nios2_processor|cpu|D_pc[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[16]~18\, u0|nios2_processor|cpu|F_pc_nxt[16]~18, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[16]~19\, u0|nios2_processor|cpu|F_pc_nxt[16]~19, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[16]\, u0|nios2_processor|cpu|F_pc[16], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[16]~feeder\, u0|nios2_processor|cpu|D_pc[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[16]~DUPLICATE\, u0|nios2_processor|cpu|D_pc[16]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[6]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_tag[6]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1\, u0|mm_interconnect_0|router_001|Equal1~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~0\, u0|mm_interconnect_0|router_001|Equal2~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[2]~0\, u0|mm_interconnect_0|router_001|src_channel[2]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0\, u0|mm_interconnect_0|cmd_demux_001|WideOr0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_req_accepted~0\, u0|nios2_processor|cpu|ic_fill_req_accepted~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_cnt_nxt[0]~3\, u0|nios2_processor|cpu|ic_fill_ap_cnt_nxt[0]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_cnt[0]\, u0|nios2_processor|cpu|ic_fill_ap_cnt[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_cnt_nxt[1]~2\, u0|nios2_processor|cpu|ic_fill_ap_cnt_nxt[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_cnt[1]\, u0|nios2_processor|cpu|ic_fill_ap_cnt[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_cnt_nxt[2]~1\, u0|nios2_processor|cpu|ic_fill_ap_cnt_nxt[2]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_cnt[2]\, u0|nios2_processor|cpu|ic_fill_ap_cnt[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_cnt_nxt[3]~0\, u0|nios2_processor|cpu|ic_fill_ap_cnt_nxt[3]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_ap_cnt[3]\, u0|nios2_processor|cpu|ic_fill_ap_cnt[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_read_nxt~0\, u0|nios2_processor|cpu|i_read_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_read_nxt~1\, u0|nios2_processor|cpu|i_read_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_read~DUPLICATE\, u0|nios2_processor|cpu|i_read~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[67]\, u0|mm_interconnect_0|cmd_mux_008|src_data[67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][49]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][49]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][49]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][49]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][49]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][49]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][49]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][49]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][49]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][49]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][49]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][49]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][49]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][49]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][49]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][49], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~11, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][49]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][49], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][49]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][49], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][49]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][49], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][49]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][49], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][49]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][49], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][49]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][49], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][49]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][49], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][67]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][67]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][67]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][67]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][67]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][67]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][67]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][67]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][67]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][67]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][67]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][67]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][67]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][67]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_008|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_008|src1_valid~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_008|src1_valid~1\, u0|mm_interconnect_0|rsp_demux_008|src1_valid~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~30\, u0|mm_interconnect_0|rsp_mux_001|src_data[8]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[8]\, u0|nios2_processor|cpu|i_readdata_d1[8], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_br_taken_waddr_partial[0]\, u0|nios2_processor|cpu|D_br_taken_waddr_partial[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[0]~feeder\, u0|nios2_processor|cpu|E_extra_pc[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc_plus_one[0]\, u0|nios2_processor|cpu|D_pc_plus_one[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[0]\, u0|nios2_processor|cpu|E_extra_pc[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[0]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[0]~1\, u0|nios2_processor|cpu|F_ic_data_rd_addr_nxt[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[0]\, u0|nios2_processor|cpu|F_pc[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[0]~DUPLICATE\, u0|nios2_processor|cpu|D_pc[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_initial_offset[0]\, u0|nios2_processor|cpu|ic_fill_initial_offset[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_dp_offset_nxt[0]~1\, u0|nios2_processor|cpu|ic_fill_dp_offset_nxt[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_dp_offset[0]\, u0|nios2_processor|cpu|ic_fill_dp_offset[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[21]\, u0|nios2_processor|cpu|D_iw[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_extra_pc[22]\, u0|nios2_processor|cpu|E_extra_pc[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_waddr[22]\, u0|nios2_processor|cpu|M_pipe_flush_waddr[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[24]\, u0|nios2_processor|cpu|E_src1[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[24]~feeder\, u0|nios2_processor|cpu|M_target_pcb[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_target_pcb[24]\, u0|nios2_processor|cpu|M_target_pcb[24], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~10\, u0|nios2_processor|cpu|A_pipe_flush_waddr_nxt~10, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_pipe_flush_waddr[22]\, u0|nios2_processor|cpu|A_pipe_flush_waddr[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[22]~6\, u0|nios2_processor|cpu|F_pc_nxt[22]~6, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc_nxt[22]~7\, u0|nios2_processor|cpu|F_pc_nxt[22]~7, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_pc[22]\, u0|nios2_processor|cpu|F_pc[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_pc[22]\, u0|nios2_processor|cpu|D_pc[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_fill_tag[12]~DUPLICATE\, u0|nios2_processor|cpu|ic_fill_tag[12]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0\, u0|mm_interconnect_0|router_001|Equal1~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~1\, u0|mm_interconnect_0|router_001|Equal2~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1\, u0|mm_interconnect_0|cmd_demux_001|src0_valid~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src4_valid~1\, u0|mm_interconnect_0|cmd_demux|src4_valid~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_004|packet_in_progress, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~0\, u0|mm_interconnect_0|cmd_mux_004|update_grant~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_004|saved_grant[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_004|saved_grant[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][67], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_004|src1_valid~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~16\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~16, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[1]\, u0|nios2_processor|cpu|i_readdata_d1[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[1]~DUPLICATE\, u0|nios2_processor|cpu|D_iw[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal95~0\, u0|nios2_processor|cpu|Equal95~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|Equal95~3\, u0|nios2_processor|cpu|Equal95~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_late_result~2\, u0|nios2_processor|cpu|D_ctrl_late_result~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_mul_lsw~0\, u0|nios2_processor|cpu|D_ctrl_mul_lsw~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_mul_lsw\, u0|nios2_processor|cpu|E_ctrl_mul_lsw, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_mul_lsw\, u0|nios2_processor|cpu|M_ctrl_mul_lsw, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_mul_lsw\, u0|nios2_processor|cpu|A_ctrl_mul_lsw, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_shift_rot~0\, u0|nios2_processor|cpu|D_ctrl_shift_rot~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_shift_rot\, u0|nios2_processor|cpu|E_ctrl_shift_rot, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_shift_rot\, u0|nios2_processor|cpu|M_ctrl_shift_rot, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ctrl_shift_rot\, u0|nios2_processor|cpu|A_ctrl_shift_rot, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[4]~0\, u0|nios2_processor|cpu|A_wr_data_unfiltered[4]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_rot[3]~30\, u0|nios2_processor|cpu|M_rot[3]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result~30\, u0|nios2_processor|cpu|A_shift_rot_result~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_shift_rot_result[11]\, u0|nios2_processor|cpu|A_shift_rot_result[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mul_cell_p1[11]\, u0|nios2_processor|cpu|A_mul_cell_p1[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_data[11]~30\, u0|nios2_processor|cpu|A_ld_data[11]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_wr_data_unfiltered[11]~32\, u0|nios2_processor|cpu|A_wr_data_unfiltered[11]~32, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_src1_reg[11]~30\, u0|nios2_processor|cpu|D_src1_reg[11]~30, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_src1[11]\, u0|nios2_processor|cpu|E_src1[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[11]\, u0|nios2_processor|cpu|M_mem_baddr[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_mem_baddr[11]\, u0|nios2_processor|cpu|A_mem_baddr[11], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[0]\, u0|nios2_processor|cpu|A_dc_actual_tag[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[0]\, u0|nios2_processor|cpu|A_dc_wb_tag[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[0]~17\, u0|nios2_processor|cpu|d_address_tag_field_nxt[0]~17, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[0]\, u0|nios2_processor|cpu|d_address_tag_field[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1\, u0|mm_interconnect_0|router|Equal2~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src8_valid~0\, u0|mm_interconnect_0|cmd_demux|src8_valid~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src8_valid~1\, u0|mm_interconnect_0|cmd_demux|src8_valid~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|write~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~5\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg~0\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[1]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[1]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[19]~15\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[19]~15, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][19]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][19]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][19]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][19]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][19]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][19]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][19]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][19]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][19]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][19]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][19]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][19]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][19]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][19]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][19]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][19], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_base~0\, u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_base~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_base[1]\, u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_base[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_offset[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][58]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][58], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~13, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58]~12\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58]~12, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][58]~8\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][58]~8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][58]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][58], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][58]~4\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][58]~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][58]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][58], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][58]~3\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][58]~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][58]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][58], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58]~2\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58]~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58]~1\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add2~5\, u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add2~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_offset[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add2~1\, u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add2~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_offset[1]~DUPLICATE\, u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_address_offset[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|source_addr[1]~0\, u0|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|source_addr[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0\, u0|mm_interconnect_0|rsp_mux|WideOr1~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1\, u0|mm_interconnect_0|rsp_mux|WideOr1~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1\, u0|mm_interconnect_0|rsp_mux|WideOr1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_readdatavalid_d1\, u0|nios2_processor|cpu|d_readdatavalid_d1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_data_cnt[2]~0\, u0|nios2_processor|cpu|A_dc_rd_data_cnt[2]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_data_cnt[3]\, u0|nios2_processor|cpu|A_dc_rd_data_cnt[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_data_cnt_nxt[0]~3\, u0|nios2_processor|cpu|A_dc_rd_data_cnt_nxt[0]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_data_cnt[0]\, u0|nios2_processor|cpu|A_dc_rd_data_cnt[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_data_cnt[0]~DUPLICATE\, u0|nios2_processor|cpu|A_dc_rd_data_cnt[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_data_cnt[1]~DUPLICATE\, u0|nios2_processor|cpu|A_dc_rd_data_cnt[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_data_cnt_nxt[1]~2\, u0|nios2_processor|cpu|A_dc_rd_data_cnt_nxt[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_data_cnt[1]\, u0|nios2_processor|cpu|A_dc_rd_data_cnt[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_data_cnt_nxt[2]~1\, u0|nios2_processor|cpu|A_dc_rd_data_cnt_nxt[2]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_data_cnt[2]\, u0|nios2_processor|cpu|A_dc_rd_data_cnt[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_data_cnt_nxt[3]~0\, u0|nios2_processor|cpu|A_dc_rd_data_cnt_nxt[3]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_data_cnt[3]~DUPLICATE\, u0|nios2_processor|cpu|A_dc_rd_data_cnt[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_bypass_done\, u0|nios2_processor|cpu|A_ld_bypass_done, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_last_transfer_d1\, u0|nios2_processor|cpu|A_dc_rd_last_transfer_d1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_active_nxt~0\, u0|nios2_processor|cpu|A_dc_fill_active_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_active\, u0|nios2_processor|cpu|A_dc_fill_active, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt~0\, u0|nios2_processor|cpu|d_address_tag_field_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_line[0]~feeder\, u0|nios2_processor|cpu|A_dc_wb_line[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_line[0]\, u0|nios2_processor|cpu|A_dc_wb_line[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_line_field_nxt[0]~0\, u0|nios2_processor|cpu|d_address_line_field_nxt[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_line_field[0]\, u0|nios2_processor|cpu|d_address_line_field[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~2\, u0|mm_interconnect_0|router|Equal3~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src8_valid~4\, u0|mm_interconnect_0|cmd_demux|src8_valid~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[8]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_channel[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src8_valid~2\, u0|mm_interconnect_0|cmd_demux|src8_valid~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|WideOr1\, u0|mm_interconnect_0|cmd_mux_008|WideOr1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|count[0]~0\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|count[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|count[0]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|count[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|endofpacket_reg\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|endofpacket_reg, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_endofpacket~0\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_endofpacket~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][89]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][89]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][89]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][89]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][89]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][89]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][89]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][89]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][89]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][89]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][89]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][89]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][89]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][89]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][89]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][89], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][89]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][89], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][89]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][89], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][89]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][89], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][89]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][89], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][89]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][89], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][89]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][89], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][89]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][89], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[1][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_0|nios2_processor_debug_mem_slave_agent_rsp_fifo|mem[0][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|response_sink_accepted~0\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|response_sink_accepted~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|pending_response_count[3]~0\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|pending_response_count[3]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|pending_response_count[0]\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|pending_response_count[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|response_sink_accepted~1\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|response_sink_accepted~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|Add0~2\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|Add0~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|pending_response_count[1]\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|pending_response_count[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|Add0~1\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|Add0~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|pending_response_count[2]\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|pending_response_count[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|Add0~0\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|Add0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|pending_response_count[3]\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|pending_response_count[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|has_pending_responses~0\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|has_pending_responses~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|has_pending_responses~1\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|has_pending_responses~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|has_pending_responses\, u0|mm_interconnect_0|nios2_processor_instruction_master_limiter|has_pending_responses, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src2_valid~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_valid~0\, u0|mm_interconnect_0|cmd_mux_008|src_valid~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_008|packet_in_progress, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|update_grant~1\, u0|mm_interconnect_0|cmd_mux_008|update_grant~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|update_grant~0\, u0|mm_interconnect_0|cmd_mux_008|update_grant~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_008|saved_grant[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[34]\, u0|mm_interconnect_0|cmd_mux_008|src_data[34], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|byteen_reg[0]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|byteen_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent|cp_ready\, u0|mm_interconnect_0|sdram_controller_s1_agent|cp_ready, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|use_reg~0\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|use_reg~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|use_reg\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|use_reg, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[47]\, u0|mm_interconnect_0|cmd_mux_008|src_data[47], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[11]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[29]~6\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[29]~6, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[28]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[28], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[28]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[28], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[28]~2\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[28]~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[10]\, u0|sdram_controller|active_addr[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[61]\, u0|mm_interconnect_0|cmd_mux_008|src_data[61], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[25]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[25], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[43]~7\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[43]~7, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[42]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[42], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[42]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[42]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[42]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[42], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[42]~3\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[42]~3, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[24]\, u0|sdram_controller|active_addr[24], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[48]\, u0|mm_interconnect_0|cmd_mux_008|src_data[48], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[12]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[30]~8\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[30]~8, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[29]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[29], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[29]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[29], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[29]~16\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[29]~16, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[11]\, u0|sdram_controller|active_addr[11], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Equal3~2\, u0|sdram_controller|Equal3~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector25~0\, u0|sdram_controller|Selector25~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_cs_n~0\, u0|sdram_controller|active_cs_n~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_cs_n\, u0|sdram_controller|active_cs_n, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|pending~1\, u0|sdram_controller|pending~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|pending~2\, u0|sdram_controller|pending~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_next~17\, u0|sdram_controller|m_next~17, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector29~0\, u0|sdram_controller|Selector29~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_state.000100000\, u0|sdram_controller|m_state.000100000, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[9]~1\, u0|sdram_controller|m_addr[9]~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector36~0\, u0|sdram_controller|Selector36~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_next.010000000\, u0|sdram_controller|m_next.010000000, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector31~0\, u0|sdram_controller|Selector31~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_state.010000000\, u0|sdram_controller|m_state.010000000, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector23~0\, u0|sdram_controller|Selector23~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|ack_refresh_request\, u0|sdram_controller|ack_refresh_request, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_request~0\, u0|sdram_controller|refresh_request~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|refresh_request\, u0|sdram_controller|refresh_request, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector25~1\, u0|sdram_controller|Selector25~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_state.000000010\, u0|sdram_controller|m_state.000000010, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|WideOr8~0\, u0|sdram_controller|WideOr8~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector28~0\, u0|sdram_controller|Selector28~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector28~2\, u0|sdram_controller|Selector28~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector35~1\, u0|sdram_controller|Selector35~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_next.000010000\, u0|sdram_controller|m_next.000010000, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_state.000010000\, u0|sdram_controller|m_state.000010000, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector28~6\, u0|sdram_controller|Selector28~6, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector28~7\, u0|sdram_controller|Selector28~7, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_state.000010000~DUPLICATE\, u0|sdram_controller|m_state.000010000~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|WideOr9~0\, u0|sdram_controller|WideOr9~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|always5~0\, u0|sdram_controller|always5~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector2~0\, u0|sdram_controller|Selector2~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_cmd[1]\, u0|sdram_controller|i_cmd[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector21~0\, u0|sdram_controller|Selector21~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_cmd[1]~_Duplicate_1\, u0|sdram_controller|m_cmd[1]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector1~0\, u0|sdram_controller|Selector1~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_cmd[2]\, u0|sdram_controller|i_cmd[2], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector20~0\, u0|sdram_controller|Selector20~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_cmd[2]~_Duplicate_1\, u0|sdram_controller|m_cmd[2]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector3~0\, u0|sdram_controller|Selector3~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_cmd[0]\, u0|sdram_controller|i_cmd[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector22~0\, u0|sdram_controller|Selector22~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_cmd[0]~_Duplicate_1\, u0|sdram_controller|m_cmd[0]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Equal4~0\, u0|sdram_controller|Equal4~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|rd_valid[0]\, u0|sdram_controller|rd_valid[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|rd_valid[1]\, u0|sdram_controller|rd_valid[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|rd_valid[2]~feeder\, u0|sdram_controller|rd_valid[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|rd_valid[2]\, u0|sdram_controller|rd_valid[2], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|za_valid\, u0|sdram_controller|za_valid, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_full~0\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_full~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_full~1\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|next_full~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|full\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|full, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|write\, u0|mm_interconnect_0|sdram_controller_s1_agent_rdata_fifo|write, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~8\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg~8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[6]\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|data_reg[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~8\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_014|clock_xer|in_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_014|clock_xer|out_data_buffer[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~29\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~29, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdata_d1[6]\, u0|nios2_processor|cpu|i_readdata_d1[6], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[15]\, u0|nios2_processor|cpu|D_iw[15], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_logic_op_raw[1]~1\, u0|nios2_processor|cpu|D_logic_op_raw[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_compare_op[1]\, u0|nios2_processor|cpu|E_compare_op[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_br_result~0\, u0|nios2_processor|cpu|E_br_result~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush_nxt\, u0|nios2_processor|cpu|M_pipe_flush_nxt, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_pipe_flush~DUPLICATE\, u0|nios2_processor|cpu|M_pipe_flush~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_data_depend~1\, u0|nios2_processor|cpu|D_data_depend~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_late_result~1\, u0|nios2_processor|cpu|D_ctrl_late_result~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_shift_rot~1\, u0|nios2_processor|cpu|D_ctrl_shift_rot~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_late_result~0\, u0|nios2_processor|cpu|D_ctrl_late_result~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_late_result~DUPLICATE\, u0|nios2_processor|cpu|E_ctrl_late_result~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_late_result~DUPLICATE\, u0|nios2_processor|cpu|M_ctrl_late_result~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_late_result\, u0|nios2_processor|cpu|E_ctrl_late_result, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_regnum_b_cmp_D\, u0|nios2_processor|cpu|E_regnum_b_cmp_D, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_data_depend~0\, u0|nios2_processor|cpu|D_data_depend~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_stall~0\, u0|nios2_processor|cpu|F_stall~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[4]~feeder\, u0|nios2_processor|cpu|D_iw[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_iw[4]\, u0|nios2_processor|cpu|D_iw[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_alu_subtract~1\, u0|nios2_processor|cpu|D_ctrl_alu_subtract~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_alu_force_xor~3\, u0|nios2_processor|cpu|D_ctrl_alu_force_xor~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_alu_subtract~2\, u0|nios2_processor|cpu|D_ctrl_alu_subtract~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_ctrl_alu_subtract~0\, u0|nios2_processor|cpu|D_ctrl_alu_subtract~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_ctrl_alu_subtract\, u0|nios2_processor|cpu|E_ctrl_alu_subtract, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_mem_baddr[13]\, u0|nios2_processor|cpu|M_mem_baddr[13], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_hit~4\, u0|nios2_processor|cpu|M_dc_hit~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_dc_hit\, u0|nios2_processor|cpu|M_dc_hit, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_hit\, u0|nios2_processor|cpu|A_dc_hit, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_want_xfer~0\, u0|nios2_processor|cpu|A_dc_want_xfer~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_has_started\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_has_started, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_has_started_nxt~0\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_has_started_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_has_started~DUPLICATE\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_has_started~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_addr_starting\, u0|nios2_processor|cpu|A_dc_xfer_rd_addr_starting, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_data_starting~feeder\, u0|nios2_processor|cpu|A_dc_xfer_rd_data_starting~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_rd_data_starting\, u0|nios2_processor|cpu|A_dc_xfer_rd_data_starting, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_xfer_wr_starting\, u0|nios2_processor|cpu|A_dc_xfer_wr_starting, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_rd_addr_starting\, u0|nios2_processor|cpu|A_dc_wb_rd_addr_starting, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_rd_data_starting\, u0|nios2_processor|cpu|A_dc_wb_rd_data_starting, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_rd_data_first_nxt~0\, u0|nios2_processor|cpu|A_dc_wb_rd_data_first_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_rd_data_first\, u0|nios2_processor|cpu|A_dc_wb_rd_data_first, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_wr_starting\, u0|nios2_processor|cpu|A_dc_wb_wr_starting, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wr_data_cnt_nxt[0]~3\, u0|nios2_processor|cpu|A_dc_wr_data_cnt_nxt[0]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wr_data_cnt[0]~0\, u0|nios2_processor|cpu|A_dc_wr_data_cnt[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wr_data_cnt[0]\, u0|nios2_processor|cpu|A_dc_wr_data_cnt[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wr_data_cnt_nxt[1]~2\, u0|nios2_processor|cpu|A_dc_wr_data_cnt_nxt[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wr_data_cnt[1]\, u0|nios2_processor|cpu|A_dc_wr_data_cnt[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wr_data_cnt[3]\, u0|nios2_processor|cpu|A_dc_wr_data_cnt[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_wr_active_nxt~1\, u0|nios2_processor|cpu|A_dc_wb_wr_active_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wr_data_cnt_nxt[2]~1\, u0|nios2_processor|cpu|A_dc_wr_data_cnt_nxt[2]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wr_data_cnt[2]\, u0|nios2_processor|cpu|A_dc_wr_data_cnt[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wr_data_cnt_nxt[3]~4\, u0|nios2_processor|cpu|A_dc_wr_data_cnt_nxt[3]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wr_data_cnt_nxt[3]~0\, u0|nios2_processor|cpu|A_dc_wr_data_cnt_nxt[3]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wr_data_cnt[3]~DUPLICATE\, u0|nios2_processor|cpu|A_dc_wr_data_cnt[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_active\, u0|nios2_processor|cpu|A_dc_wb_active, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_bypass_delayed~0\, u0|nios2_processor|cpu|A_st_bypass_delayed~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_bypass_delayed\, u0|nios2_processor|cpu|A_st_bypass_delayed, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_bypass_delayed~DUPLICATE\, u0|nios2_processor|cpu|A_st_bypass_delayed~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_bypass_delayed_started~0\, u0|nios2_processor|cpu|A_st_bypass_delayed_started~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_bypass_delayed_started~DUPLICATE\, u0|nios2_processor|cpu|A_st_bypass_delayed_started~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_write_nxt~1\, u0|nios2_processor|cpu|d_write_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_st_bypass_delayed_started\, u0|nios2_processor|cpu|A_st_bypass_delayed_started, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_write_nxt~2\, u0|nios2_processor|cpu|d_write_nxt~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_write_nxt~3\, u0|nios2_processor|cpu|d_write_nxt~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_write_nxt~0\, u0|nios2_processor|cpu|d_write_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_write\, u0|nios2_processor|cpu|d_write, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_active_nxt~0\, u0|nios2_processor|cpu|A_dc_wb_active_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_active~DUPLICATE\, u0|nios2_processor|cpu|A_dc_wb_active~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_fill_starting~0\, u0|nios2_processor|cpu|A_dc_fill_starting~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_addr_cnt_nxt[0]~3\, u0|nios2_processor|cpu|A_dc_rd_addr_cnt_nxt[0]~3, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_addr_cnt[0]~0\, u0|nios2_processor|cpu|A_dc_rd_addr_cnt[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_addr_cnt[0]\, u0|nios2_processor|cpu|A_dc_rd_addr_cnt[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_addr_cnt_nxt[1]~2\, u0|nios2_processor|cpu|A_dc_rd_addr_cnt_nxt[1]~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_addr_cnt[1]\, u0|nios2_processor|cpu|A_dc_rd_addr_cnt[1], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_addr_cnt_nxt[2]~5\, u0|nios2_processor|cpu|A_dc_rd_addr_cnt_nxt[2]~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_addr_cnt_nxt[2]~1\, u0|nios2_processor|cpu|A_dc_rd_addr_cnt_nxt[2]~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_addr_cnt[2]\, u0|nios2_processor|cpu|A_dc_rd_addr_cnt[2], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_addr_cnt[3]~DUPLICATE\, u0|nios2_processor|cpu|A_dc_rd_addr_cnt[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_addr_cnt_nxt[3]~4\, u0|nios2_processor|cpu|A_dc_rd_addr_cnt_nxt[3]~4, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_addr_cnt_nxt[3]~0\, u0|nios2_processor|cpu|A_dc_rd_addr_cnt_nxt[3]~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_rd_addr_cnt[3]\, u0|nios2_processor|cpu|A_dc_rd_addr_cnt[3], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_bypass_delayed~0\, u0|nios2_processor|cpu|A_ld_bypass_delayed~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_bypass_delayed\, u0|nios2_processor|cpu|A_ld_bypass_delayed, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_bypass_delayed_started~0\, u0|nios2_processor|cpu|A_ld_bypass_delayed_started~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_ld_bypass_delayed_started\, u0|nios2_processor|cpu|A_ld_bypass_delayed_started, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_read_nxt~0\, u0|nios2_processor|cpu|d_read_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_read_nxt~1\, u0|nios2_processor|cpu|d_read_nxt~1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_read_nxt~2\, u0|nios2_processor|cpu|d_read_nxt~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_read\, u0|nios2_processor|cpu|d_read, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~1\, u0|mm_interconnect_0|router|Equal3~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[91]~0\, u0|mm_interconnect_0|router|src_data[91]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_dest_id[2]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_dest_id[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[89]~1\, u0|mm_interconnect_0|router|src_data[89]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_dest_id[0]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_dest_id[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|src_data~2\, u0|mm_interconnect_0|router|src_data~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[92]~3\, u0|mm_interconnect_0|router|src_data[92]~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_dest_id[3]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_dest_id[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_dest_id[1]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|last_dest_id[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|suppress_change_dest_id~1\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|suppress_change_dest_id~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|save_dest_id~0\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|save_dest_id~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|pending_response_count[0]~1\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|pending_response_count[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem[1][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_0|rxdecmidi_0_avalon_slave_0_agent_rsp_fifo|mem[0][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[106]~0\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[106]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_010|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_010|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem[1][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_0|codec_0_avalon_slave_0_agent_rsp_fifo|mem[0][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[106]~0\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[106]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_011|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_011|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_012|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_012|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3\, u0|mm_interconnect_0|rsp_mux|src_payload~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]~feeder\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[106]~0\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[106]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[106]~DUPLICATE\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[106]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2\, u0|mm_interconnect_0|rsp_mux|src_payload~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload[0]~4\, u0|mm_interconnect_0|rsp_mux|src_payload[0]~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[106]~0\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[106]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_016|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_016|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[1][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[106]~0\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[106]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_017|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_017|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload[0]~0\, u0|mm_interconnect_0|rsp_mux|src_payload[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_013|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_013|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][107]~feeder\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][107]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][107]\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][107]\, u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][107], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[106]\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[106]~0\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[106]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[106]~feeder\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[106]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[106]~DUPLICATE\, u0|mm_interconnect_0|crosser_015|clock_xer|in_data_buffer[106]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[106]\, u0|mm_interconnect_0|crosser_015|clock_xer|out_data_buffer[106], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload[0]~1\, u0|mm_interconnect_0|rsp_mux|src_payload[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload[0]~5\, u0|mm_interconnect_0|rsp_mux|src_payload[0]~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~2\, u0|mm_interconnect_0|rsp_mux|WideOr1~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|pending_response_count[3]~0\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|pending_response_count[3]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|pending_response_count[0]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|pending_response_count[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|response_sink_accepted\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|response_sink_accepted, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|Add0~2\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|Add0~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|pending_response_count[1]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|pending_response_count[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|Add0~1\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|Add0~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|pending_response_count[2]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|pending_response_count[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|Add0~0\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|Add0~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|pending_response_count[3]\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|pending_response_count[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|has_pending_responses~0\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|has_pending_responses~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|has_pending_responses~1\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|has_pending_responses~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|has_pending_responses\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|has_pending_responses, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|suppress_change_dest_id~0\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|suppress_change_dest_id~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|nios2_processor_data_master_limiter|suppress_change_dest_id~2\, u0|mm_interconnect_0|nios2_processor_data_master_limiter|suppress_change_dest_id~2, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_wr_active_nxt~0\, u0|nios2_processor|cpu|A_dc_wb_wr_active_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_wr_active~DUPLICATE\, u0|nios2_processor|cpu|A_dc_wb_wr_active~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_wr_want_dmaster\, u0|nios2_processor|cpu|A_dc_wb_wr_want_dmaster, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[4]~feeder\, u0|nios2_processor|cpu|A_dc_actual_tag[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_actual_tag[4]\, u0|nios2_processor|cpu|A_dc_actual_tag[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[4]~feeder\, u0|nios2_processor|cpu|A_dc_wb_tag[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_dc_wb_tag[4]\, u0|nios2_processor|cpu|A_dc_wb_tag[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field_nxt[4]~14\, u0|nios2_processor|cpu|d_address_tag_field_nxt[4]~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[4]\, u0|nios2_processor|cpu|d_address_tag_field[4], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|d_address_tag_field[3]~DUPLICATE\, u0|nios2_processor|cpu|d_address_tag_field[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0\, u0|mm_interconnect_0|router|Equal2~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~1\, u0|mm_interconnect_0|router|src_channel[8]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~0\, u0|mm_interconnect_0|router|src_channel[8]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src8_valid~3\, u0|mm_interconnect_0|cmd_demux|src8_valid~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~DUPLICATE\, u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_008|saved_grant[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[73]\, u0|mm_interconnect_0|cmd_mux_008|src_data[73], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][55]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][55]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][55]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][55]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][55]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][55]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][55]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][55]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][55]~feeder\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][55]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][86]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][86], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~9, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][55]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][55], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][55]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][55], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][55]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][55], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][55]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][55], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][55]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][55], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]\, u0|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|always10~0\, u0|mm_interconnect_0|sdram_controller_s1_rsp_width_adapter|always10~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1\, u0|mm_interconnect_0|rsp_mux_001|WideOr1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|i_readdatavalid_d1\, u0|nios2_processor|cpu|i_readdatavalid_d1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_clr_valid_bits~0\, u0|nios2_processor|cpu|ic_tag_clr_valid_bits~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_clr_valid_bits\, u0|nios2_processor|cpu|ic_tag_clr_valid_bits, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|ic_tag_wren\, u0|nios2_processor|cpu|ic_tag_wren, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_ic_hit~0\, u0|nios2_processor|cpu|F_ic_hit~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_issue~0\, u0|nios2_processor|cpu|F_issue~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|F_issue\, u0|nios2_processor|cpu|F_issue, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_issue\, u0|nios2_processor|cpu|D_issue, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_ctrl_late_result\, u0|nios2_processor|cpu|M_ctrl_late_result, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|D_valid\, u0|nios2_processor|cpu|D_valid, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_valid_from_D\, u0|nios2_processor|cpu|E_valid_from_D, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|E_valid\, u0|nios2_processor|cpu|E_valid, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_valid_from_E~feeder\, u0|nios2_processor|cpu|M_valid_from_E~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_valid_from_E\, u0|nios2_processor|cpu|M_valid_from_E, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_exc_allowed~0\, u0|nios2_processor|cpu|M_exc_allowed~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|M_valid~0\, u0|nios2_processor|cpu|M_valid~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|A_valid_from_M\, u0|nios2_processor|cpu|A_valid_from_M, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_debug_mode_nxt~0\, u0|nios2_processor|cpu|W_debug_mode_nxt~0, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|W_debug_mode~DUPLICATE\, u0|nios2_processor|cpu|W_debug_mode~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|ir_out[1]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|ir_out[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|ir_out[0]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|ir_out[0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], Top_Lab2_v1, 1
instance = comp, \u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|tdo\, u0|jtag_uart|Lab2_TecMIDI_system_jtag_uart_alt_jtag_atlantic|tdo, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~3, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~2, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal8~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~4, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~5, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~feeder, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[21]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|xbrk1[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~5\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg~5, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[21]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_break|break_readreg[21], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~14\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr~14, Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[22]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_tck|sr[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[22]\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_wrapper|the_Lab2_TecMIDI_system_nios2_processor_cpu_debug_slave_sysclk|jdo[22], Top_Lab2_v1, 1
instance = comp, \u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|resetrequest\, u0|nios2_processor|cpu|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci|the_Lab2_TecMIDI_system_nios2_processor_cpu_nios2_oci_debug|resetrequest, Top_Lab2_v1, 1
instance = comp, \u0|rst_controller_002|rst_controller_002|merged_reset~0\, u0|rst_controller_002|rst_controller_002|merged_reset~0, Top_Lab2_v1, 1
instance = comp, \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, Top_Lab2_v1, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~0\, u0|mm_interconnect_0|cmd_mux_008|src_payload~0, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[0]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[0], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[0]~25\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[0]~25, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[0]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[0]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[0]~28\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[0]~28, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[0]\, u0|sdram_controller|active_data[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[7]~0\, u0|sdram_controller|m_data[7]~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|WideOr17~0\, u0|sdram_controller|WideOr17~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[0]~_Duplicate_1\, u0|sdram_controller|m_data[0]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector116~0\, u0|sdram_controller|Selector116~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[0]\, u0|sdram_controller|m_data[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe\, u0|sdram_controller|oe, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[1]~_Duplicate_1\, u0|sdram_controller|m_data[1]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~1\, u0|mm_interconnect_0|cmd_mux_008|src_payload~1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[1]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[1]~26\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[1]~26, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[1]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[1]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[1]~29\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[1]~29, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[1]\, u0|sdram_controller|active_data[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector115~0\, u0|sdram_controller|Selector115~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[1]\, u0|sdram_controller|m_data[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_1\, u0|sdram_controller|oe~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[2]~_Duplicate_1\, u0|sdram_controller|m_data[2]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~2\, u0|mm_interconnect_0|cmd_mux_008|src_payload~2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[2]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[2]~27\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[2]~27, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[2]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[2]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[2], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[2]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[2], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[2]~30\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[2]~30, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[2]\, u0|sdram_controller|active_data[2], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector114~0\, u0|sdram_controller|Selector114~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[2]\, u0|sdram_controller|m_data[2], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_2\, u0|sdram_controller|oe~_Duplicate_2, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~3\, u0|mm_interconnect_0|cmd_mux_008|src_payload~3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[3]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[3]~28\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[3]~28, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[3]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[3], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[3]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[3], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[3]~31\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[3]~31, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[3]\, u0|sdram_controller|active_data[3], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[3]~_Duplicate_1\, u0|sdram_controller|m_data[3]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector113~0\, u0|sdram_controller|Selector113~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[3]\, u0|sdram_controller|m_data[3], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_3\, u0|sdram_controller|oe~_Duplicate_3, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~4\, u0|mm_interconnect_0|cmd_mux_008|src_payload~4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[4]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[4]~29\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[4]~29, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[4]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[4]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[4], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[4]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[4], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[4]~32\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[4]~32, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[4]\, u0|sdram_controller|active_data[4], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[4]~_Duplicate_1\, u0|sdram_controller|m_data[4]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector112~0\, u0|sdram_controller|Selector112~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[4]\, u0|sdram_controller|m_data[4], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_4\, u0|sdram_controller|oe~_Duplicate_4, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~5\, u0|mm_interconnect_0|cmd_mux_008|src_payload~5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[5]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[5]~30\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[5]~30, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[5]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[5]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[5], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[5]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[5], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[5]~33\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[5]~33, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[5]~_Duplicate_1\, u0|sdram_controller|m_data[5]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[5]\, u0|sdram_controller|active_data[5], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector111~0\, u0|sdram_controller|Selector111~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[5]\, u0|sdram_controller|m_data[5], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_5\, u0|sdram_controller|oe~_Duplicate_5, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~6\, u0|mm_interconnect_0|cmd_mux_008|src_payload~6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[6]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[6]~31\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[6]~31, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[6]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[6]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[6], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[6]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[6], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[6]~34\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[6]~34, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[6]\, u0|sdram_controller|active_data[6], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[6]~_Duplicate_1\, u0|sdram_controller|m_data[6]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector110~0\, u0|sdram_controller|Selector110~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[6]\, u0|sdram_controller|m_data[6], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_6\, u0|sdram_controller|oe~_Duplicate_6, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~7\, u0|mm_interconnect_0|cmd_mux_008|src_payload~7, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[7]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[7]~32\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[7]~32, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[7]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[7], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[7]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[7]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[7], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[7]~35\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[7]~35, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[7]\, u0|sdram_controller|active_data[7], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[7]~_Duplicate_1\, u0|sdram_controller|m_data[7]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector109~0\, u0|sdram_controller|Selector109~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[7]\, u0|sdram_controller|m_data[7], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_7\, u0|sdram_controller|oe~_Duplicate_7, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[8]~_Duplicate_1\, u0|sdram_controller|m_data[8]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~8\, u0|mm_interconnect_0|cmd_mux_008|src_payload~8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[8]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[8]~33\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[8]~33, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[8]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[8], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[8]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[8]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[8], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[8]~36\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[8]~36, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[8]\, u0|sdram_controller|active_data[8], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector108~0\, u0|sdram_controller|Selector108~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[8]\, u0|sdram_controller|m_data[8], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_8\, u0|sdram_controller|oe~_Duplicate_8, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~9\, u0|mm_interconnect_0|cmd_mux_008|src_payload~9, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[9]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[9]~34\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[9]~34, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[9]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[9], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[9]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[9]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[9], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[9]~37\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[9]~37, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[9]\, u0|sdram_controller|active_data[9], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[9]~_Duplicate_1feeder\, u0|sdram_controller|m_data[9]~_Duplicate_1feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[9]~_Duplicate_1\, u0|sdram_controller|m_data[9]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector107~0\, u0|sdram_controller|Selector107~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[9]\, u0|sdram_controller|m_data[9], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_9\, u0|sdram_controller|oe~_Duplicate_9, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~10\, u0|mm_interconnect_0|cmd_mux_008|src_payload~10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[10]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[10]~35\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[10]~35, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[10]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[10]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[10], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[10]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[10], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[10]~38\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[10]~38, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[10]\, u0|sdram_controller|active_data[10], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[10]~_Duplicate_1\, u0|sdram_controller|m_data[10]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector106~0\, u0|sdram_controller|Selector106~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[10]\, u0|sdram_controller|m_data[10], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_10\, u0|sdram_controller|oe~_Duplicate_10, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~11\, u0|mm_interconnect_0|cmd_mux_008|src_payload~11, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[11]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[11], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[11]~36\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[11]~36, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[11]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[11], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[11]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[11], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[11]~39\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[11]~39, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[11]\, u0|sdram_controller|active_data[11], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[11]~_Duplicate_1\, u0|sdram_controller|m_data[11]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector105~0\, u0|sdram_controller|Selector105~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[11]\, u0|sdram_controller|m_data[11], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_11\, u0|sdram_controller|oe~_Duplicate_11, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~12\, u0|mm_interconnect_0|cmd_mux_008|src_payload~12, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[12]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[12]~37\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[12]~37, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[12]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[12], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[12]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[12], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[12]~40\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[12]~40, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[12]\, u0|sdram_controller|active_data[12], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[12]~_Duplicate_1feeder\, u0|sdram_controller|m_data[12]~_Duplicate_1feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[12]~_Duplicate_1\, u0|sdram_controller|m_data[12]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector104~0\, u0|sdram_controller|Selector104~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[12]\, u0|sdram_controller|m_data[12], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_12\, u0|sdram_controller|oe~_Duplicate_12, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~13\, u0|mm_interconnect_0|cmd_mux_008|src_payload~13, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[13]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[13], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[13]~38\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[13]~38, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[13]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[13], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[13]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[13], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[13]~41\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[13]~41, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[13]\, u0|sdram_controller|active_data[13], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[13]~_Duplicate_1\, u0|sdram_controller|m_data[13]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector103~0\, u0|sdram_controller|Selector103~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[13]\, u0|sdram_controller|m_data[13], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_13\, u0|sdram_controller|oe~_Duplicate_13, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[14]~_Duplicate_1\, u0|sdram_controller|m_data[14]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~14\, u0|mm_interconnect_0|cmd_mux_008|src_payload~14, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[14]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[14], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[14]~39\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[14]~39, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[14]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[14], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[14]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[14]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[14], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[14]~42\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[14]~42, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[14]\, u0|sdram_controller|active_data[14], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector102~0\, u0|sdram_controller|Selector102~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[14]\, u0|sdram_controller|m_data[14], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_14\, u0|sdram_controller|oe~_Duplicate_14, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~15\, u0|mm_interconnect_0|cmd_mux_008|src_payload~15, Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[15]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|data_reg[15], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[15]~40\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[15]~40, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[15]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[15], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[15]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[15]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[15], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[15]~43\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[15]~43, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_data[15]\, u0|sdram_controller|active_data[15], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[15]~_Duplicate_1\, u0|sdram_controller|m_data[15]~_Duplicate_1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector101~0\, u0|sdram_controller|Selector101~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_data[15]\, u0|sdram_controller|m_data[15], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|oe~_Duplicate_15\, u0|sdram_controller|oe~_Duplicate_15, Top_Lab2_v1, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, Top_Lab2_v1, 1
instance = comp, \u1|Add2~9\, u1|Add2~9, Top_Lab2_v1, 1
instance = comp, \FPGA_I2C_SDAT~input\, FPGA_I2C_SDAT~input, Top_Lab2_v1, 1
instance = comp, \u1|Add2~29\, u1|Add2~29, Top_Lab2_v1, 1
instance = comp, \u1|Add2~25\, u1|Add2~25, Top_Lab2_v1, 1
instance = comp, \u1|Selector0~1\, u1|Selector0~1, Top_Lab2_v1, 1
instance = comp, \u1|cbits[0]~3\, u1|cbits[0]~3, Top_Lab2_v1, 1
instance = comp, \u1|cbits[0]\, u1|cbits[0], Top_Lab2_v1, 1
instance = comp, \u1|Add0~1\, u1|Add0~1, Top_Lab2_v1, 1
instance = comp, \u1|cbits[3]~1\, u1|cbits[3]~1, Top_Lab2_v1, 1
instance = comp, \u1|cbits[3]\, u1|cbits[3], Top_Lab2_v1, 1
instance = comp, \u1|Add0~0\, u1|Add0~0, Top_Lab2_v1, 1
instance = comp, \u1|cbits[4]~0\, u1|cbits[4]~0, Top_Lab2_v1, 1
instance = comp, \u1|cbits[4]\, u1|cbits[4], Top_Lab2_v1, 1
instance = comp, \u1|Equal2~0\, u1|Equal2~0, Top_Lab2_v1, 1
instance = comp, \u1|Equal5~0\, u1|Equal5~0, Top_Lab2_v1, 1
instance = comp, \u1|Selector0~0\, u1|Selector0~0, Top_Lab2_v1, 1
instance = comp, \u1|ep.e0\, u1|ep.e0, Top_Lab2_v1, 1
instance = comp, \u1|Selector1~0\, u1|Selector1~0, Top_Lab2_v1, 1
instance = comp, \u1|ep.e1\, u1|ep.e1, Top_Lab2_v1, 1
instance = comp, \u1|incbits~0\, u1|incbits~0, Top_Lab2_v1, 1
instance = comp, \u1|incbits~1\, u1|incbits~1, Top_Lab2_v1, 1
instance = comp, \u1|cbits[1]~2\, u1|cbits[1]~2, Top_Lab2_v1, 1
instance = comp, \u1|cbits[1]\, u1|cbits[1], Top_Lab2_v1, 1
instance = comp, \u1|cbits[2]~4\, u1|cbits[2]~4, Top_Lab2_v1, 1
instance = comp, \u1|cbits[2]\, u1|cbits[2], Top_Lab2_v1, 1
instance = comp, \u1|stop~0\, u1|stop~0, Top_Lab2_v1, 1
instance = comp, \u1|Selector2~0\, u1|Selector2~0, Top_Lab2_v1, 1
instance = comp, \u1|ep.e2\, u1|ep.e2, Top_Lab2_v1, 1
instance = comp, \u1|Selector3~0\, u1|Selector3~0, Top_Lab2_v1, 1
instance = comp, \u1|caddr[0]~2\, u1|caddr[0]~2, Top_Lab2_v1, 1
instance = comp, \u1|caddr[0]\, u1|caddr[0], Top_Lab2_v1, 1
instance = comp, \u1|caddr[1]~1\, u1|caddr[1]~1, Top_Lab2_v1, 1
instance = comp, \u1|caddr[1]\, u1|caddr[1], Top_Lab2_v1, 1
instance = comp, \u1|caddr[2]~0\, u1|caddr[2]~0, Top_Lab2_v1, 1
instance = comp, \u1|caddr[2]\, u1|caddr[2], Top_Lab2_v1, 1
instance = comp, \u1|Equal3~0\, u1|Equal3~0, Top_Lab2_v1, 1
instance = comp, \u1|ep.e5~0\, u1|ep.e5~0, Top_Lab2_v1, 1
instance = comp, \u1|ep.e5\, u1|ep.e5, Top_Lab2_v1, 1
instance = comp, \u1|ctmp[2]\, u1|ctmp[2], Top_Lab2_v1, 1
instance = comp, \u1|Add2~21\, u1|Add2~21, Top_Lab2_v1, 1
instance = comp, \u1|ctmp[3]\, u1|ctmp[3], Top_Lab2_v1, 1
instance = comp, \u1|Add2~17\, u1|Add2~17, Top_Lab2_v1, 1
instance = comp, \u1|ctmp[4]\, u1|ctmp[4], Top_Lab2_v1, 1
instance = comp, \u1|Add2~13\, u1|Add2~13, Top_Lab2_v1, 1
instance = comp, \u1|ctmp[5]\, u1|ctmp[5], Top_Lab2_v1, 1
instance = comp, \u1|Add2~5\, u1|Add2~5, Top_Lab2_v1, 1
instance = comp, \u1|ctmp[6]\, u1|ctmp[6], Top_Lab2_v1, 1
instance = comp, \u1|Add2~1\, u1|Add2~1, Top_Lab2_v1, 1
instance = comp, \u1|ctmp~0\, u1|ctmp~0, Top_Lab2_v1, 1
instance = comp, \u1|ctmp[7]\, u1|ctmp[7], Top_Lab2_v1, 1
instance = comp, \u1|Selector3~1\, u1|Selector3~1, Top_Lab2_v1, 1
instance = comp, \u1|ep.e3\, u1|ep.e3, Top_Lab2_v1, 1
instance = comp, \u1|ep.e4~0\, u1|ep.e4~0, Top_Lab2_v1, 1
instance = comp, \u1|ep.e4\, u1|ep.e4, Top_Lab2_v1, 1
instance = comp, \u1|Selector5~0\, u1|Selector5~0, Top_Lab2_v1, 1
instance = comp, \u1|settmp~0\, u1|settmp~0, Top_Lab2_v1, 1
instance = comp, \u1|settmp\, u1|settmp, Top_Lab2_v1, 1
instance = comp, \u1|ctmp[0]\, u1|ctmp[0], Top_Lab2_v1, 1
instance = comp, \u1|ctmp[1]\, u1|ctmp[1], Top_Lab2_v1, 1
instance = comp, \u1|Equal4~0\, u1|Equal4~0, Top_Lab2_v1, 1
instance = comp, \u1|ep.e4~1\, u1|ep.e4~1, Top_Lab2_v1, 1
instance = comp, \u1|Mux12~1\, u1|Mux12~1, Top_Lab2_v1, 1
instance = comp, \u1|Mux12~2\, u1|Mux12~2, Top_Lab2_v1, 1
instance = comp, \u1|Mux12~3\, u1|Mux12~3, Top_Lab2_v1, 1
instance = comp, \u1|Mux12~0\, u1|Mux12~0, Top_Lab2_v1, 1
instance = comp, \u1|Mux12~4\, u1|Mux12~4, Top_Lab2_v1, 1
instance = comp, \u1|sdat~0\, u1|sdat~0, Top_Lab2_v1, 1
instance = comp, \u1|sdat\, u1|sdat, Top_Lab2_v1, 1
instance = comp, \u1|setbitz\, u1|setbitz, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_addr[12]\, u0|sdram_controller|i_addr[12], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[18]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[18]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[18]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[18], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[18]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[18], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[18]~4\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[18]~4, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[0]\, u0|sdram_controller|active_addr[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[9]~0\, u0|sdram_controller|m_addr[9]~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector98~0\, u0|sdram_controller|Selector98~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_state.100000000\, u0|sdram_controller|m_state.100000000, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[9]~2\, u0|sdram_controller|m_addr[9]~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[0]\, u0|sdram_controller|m_addr[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[12]\, u0|sdram_controller|active_addr[12], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[38]\, u0|mm_interconnect_0|cmd_mux_008|src_data[38], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[2]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[20]~16\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[20]~16, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[19]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[19], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[19]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[19], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[19]~5\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[19]~5, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[1]\, u0|sdram_controller|active_addr[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector97~0\, u0|sdram_controller|Selector97~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[1]\, u0|sdram_controller|m_addr[1], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[39]\, u0|mm_interconnect_0|cmd_mux_008|src_data[39], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[3]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[21]~17\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[21]~17, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[20]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[20], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[20]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[20], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[20]~6\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[20]~6, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[2]\, u0|sdram_controller|active_addr[2], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[13]~DUPLICATE\, u0|sdram_controller|active_addr[13]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector96~0\, u0|sdram_controller|Selector96~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[2]\, u0|sdram_controller|m_addr[2], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[40]\, u0|mm_interconnect_0|cmd_mux_008|src_data[40], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[4]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[22]~18\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[22]~18, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[21]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[21], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[21]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[21]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[21]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[21], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[21]~7\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[21]~7, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[3]\, u0|sdram_controller|active_addr[3], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector95~0\, u0|sdram_controller|Selector95~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[3]\, u0|sdram_controller|m_addr[3], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[41]\, u0|mm_interconnect_0|cmd_mux_008|src_data[41], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[5]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[23]~19\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[23]~19, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[22]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[22], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[22]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[22], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[22]~8\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[22]~8, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[4]\, u0|sdram_controller|active_addr[4], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector94~0\, u0|sdram_controller|Selector94~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector94~1\, u0|sdram_controller|Selector94~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[4]\, u0|sdram_controller|m_addr[4], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[42]\, u0|mm_interconnect_0|cmd_mux_008|src_data[42], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[6]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[24]~20\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[24]~20, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[23]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[23], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[23]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[23], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[23]~9\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[23]~9, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[5]\, u0|sdram_controller|active_addr[5], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector93~0\, u0|sdram_controller|Selector93~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[5]\, u0|sdram_controller|m_addr[5], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[43]\, u0|mm_interconnect_0|cmd_mux_008|src_data[43], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[7]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[25]~21\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[25]~21, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[24]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[24], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[24]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[24]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[24]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[24], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[24]~10\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[24]~10, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[6]\, u0|sdram_controller|active_addr[6], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector92~0\, u0|sdram_controller|Selector92~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[6]\, u0|sdram_controller|m_addr[6], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[44]\, u0|mm_interconnect_0|cmd_mux_008|src_data[44], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[8]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[26]~22\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[26]~22, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[25]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[25], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[25]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[25], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[25]~11\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[25]~11, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[7]\, u0|sdram_controller|active_addr[7], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[18]\, u0|sdram_controller|active_addr[18], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector91~0\, u0|sdram_controller|Selector91~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[7]\, u0|sdram_controller|m_addr[7], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[45]\, u0|mm_interconnect_0|cmd_mux_008|src_data[45], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[9]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[9], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[27]~23\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[27]~23, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[26]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[26], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[26]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[26], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[26]~12\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[26]~12, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[8]\, u0|sdram_controller|active_addr[8], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[19]~DUPLICATE\, u0|sdram_controller|active_addr[19]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector90~0\, u0|sdram_controller|Selector90~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[8]\, u0|sdram_controller|m_addr[8], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[46]\, u0|mm_interconnect_0|cmd_mux_008|src_data[46], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[10]\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|address_reg[10], Top_Lab2_v1, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[28]~24\, u0|mm_interconnect_0|sdram_controller_s1_cmd_width_adapter|out_data[28]~24, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[27]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[27], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[27]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[27]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[27]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[27], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[27]~13\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[27]~13, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_addr[9]\, u0|sdram_controller|active_addr[9], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector89~0\, u0|sdram_controller|Selector89~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[9]\, u0|sdram_controller|m_addr[9], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector88~0\, u0|sdram_controller|Selector88~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[10]\, u0|sdram_controller|m_addr[10], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector87~0\, u0|sdram_controller|Selector87~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[11]\, u0|sdram_controller|m_addr[11], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector86~0\, u0|sdram_controller|Selector86~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_addr[12]\, u0|sdram_controller|m_addr[12], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_bank[0]~0\, u0|sdram_controller|m_bank[0]~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector100~0\, u0|sdram_controller|Selector100~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|WideOr16~0\, u0|sdram_controller|WideOr16~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_bank[0]\, u0|sdram_controller|m_bank[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector99~0\, u0|sdram_controller|Selector99~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_bank[1]\, u0|sdram_controller|m_bank[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_cmd[1]\, u0|sdram_controller|m_cmd[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_cmd[2]\, u0|sdram_controller|m_cmd[2], Top_Lab2_v1, 1
instance = comp, \u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER, Top_Lab2_v1, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector19~0\, u0|sdram_controller|Selector19~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector0~0\, u0|sdram_controller|Selector0~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|i_cmd[3]\, u0|sdram_controller|i_cmd[3], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector19~2\, u0|sdram_controller|Selector19~2, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_cmd[3]\, u0|sdram_controller|m_cmd[3], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_cmd[0]\, u0|sdram_controller|m_cmd[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|comb~0\, u0|sdram_controller|comb~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[17]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[17]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[17]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[17], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[17]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[17], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[17]~14\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[17]~14, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_dqm[1]\, u0|sdram_controller|active_dqm[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector117~0\, u0|sdram_controller|Selector117~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_dqm[1]\, u0|sdram_controller|m_dqm[1], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|comb~1\, u0|sdram_controller|comb~1, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[16]~feeder\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[16]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[16]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_1[16], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[16]\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|entry_0[16], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[16]~15\, u0|sdram_controller|the_Lab2_TecMIDI_system_sdram_controller_input_efifo_module|rd_data[16]~15, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|active_dqm[0]\, u0|sdram_controller|active_dqm[0], Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|Selector118~0\, u0|sdram_controller|Selector118~0, Top_Lab2_v1, 1
instance = comp, \u0|sdram_controller|m_dqm[0]\, u0|sdram_controller|m_dqm[0], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux0~0\, u0|codec_0|u_SoundMIDI|C2|Mux0~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux5~0\, u0|codec_0|u_SoundMIDI|C2|Mux5~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux1~0\, u0|codec_0|u_SoundMIDI|C2|Mux1~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux2~0\, u0|codec_0|u_SoundMIDI|C2|Mux2~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux3~0\, u0|codec_0|u_SoundMIDI|C2|Mux3~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux3~1\, u0|codec_0|u_SoundMIDI|C2|Mux3~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux3~2\, u0|codec_0|u_SoundMIDI|C2|Mux3~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux4~0\, u0|codec_0|u_SoundMIDI|C2|Mux4~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux5~1\, u0|codec_0|u_SoundMIDI|C2|Mux5~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux5~2\, u0|codec_0|u_SoundMIDI|C2|Mux5~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux5~3\, u0|codec_0|u_SoundMIDI|C2|Mux5~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux6~0\, u0|codec_0|u_SoundMIDI|C2|Mux6~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux6~1\, u0|codec_0|u_SoundMIDI|C2|Mux6~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux6~2\, u0|codec_0|u_SoundMIDI|C2|Mux6~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux7~1\, u0|codec_0|u_SoundMIDI|C2|Mux7~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux7~2\, u0|codec_0|u_SoundMIDI|C2|Mux7~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux7~3\, u0|codec_0|u_SoundMIDI|C2|Mux7~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux8~0\, u0|codec_0|u_SoundMIDI|C2|Mux8~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux9~0\, u0|codec_0|u_SoundMIDI|C2|Mux9~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux9~1\, u0|codec_0|u_SoundMIDI|C2|Mux9~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux10~1\, u0|codec_0|u_SoundMIDI|C2|Mux10~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux10~0\, u0|codec_0|u_SoundMIDI|C2|Mux10~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux10~2\, u0|codec_0|u_SoundMIDI|C2|Mux10~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux11~0\, u0|codec_0|u_SoundMIDI|C2|Mux11~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux7~0\, u0|codec_0|u_SoundMIDI|C2|Mux7~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~61\, u0|codec_0|u_SoundMIDI|C2|Add0~61, Top_Lab2_v1, 1
instance = comp, \AUD_DACLRCK~input\, AUD_DACLRCK~input, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|value_cont[0]~3\, u0|codec_0|u_SoundMIDI|C1|value_cont[0]~3, Top_Lab2_v1, 1
instance = comp, \AUD_BCLK~input\, AUD_BCLK~input, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|Selector1~0\, u0|codec_0|u_SoundMIDI|C1|UC|Selector1~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|ep.e3\, u0|codec_0|u_SoundMIDI|C1|UC|ep.e3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|es.e4~0\, u0|codec_0|u_SoundMIDI|C1|UC|es.e4~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|ep.e4\, u0|codec_0|u_SoundMIDI|C1|UC|ep.e4, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|es.e5~0\, u0|codec_0|u_SoundMIDI|C1|UC|es.e5~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|ep.e5\, u0|codec_0|u_SoundMIDI|C1|UC|ep.e5, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|Selector3~0\, u0|codec_0|u_SoundMIDI|C1|UC|Selector3~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|ep.e7\, u0|codec_0|u_SoundMIDI|C1|UC|ep.e7, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|Selector0~0\, u0|codec_0|u_SoundMIDI|C1|UC|Selector0~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|ep.e2\, u0|codec_0|u_SoundMIDI|C1|UC|ep.e2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|process_1~0\, u0|codec_0|u_SoundMIDI|C1|process_1~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|value_cont[0]\, u0|codec_0|u_SoundMIDI|C1|value_cont[0], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|value_cont[1]~0\, u0|codec_0|u_SoundMIDI|C1|value_cont[1]~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|value_cont[1]\, u0|codec_0|u_SoundMIDI|C1|value_cont[1], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|Add0~1\, u0|codec_0|u_SoundMIDI|C1|Add0~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|value_cont[2]\, u0|codec_0|u_SoundMIDI|C1|value_cont[2], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|Add0~0\, u0|codec_0|u_SoundMIDI|C1|Add0~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|value_cont[3]\, u0|codec_0|u_SoundMIDI|C1|value_cont[3], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|Equal0~0\, u0|codec_0|u_SoundMIDI|C1|Equal0~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|Selector2~0\, u0|codec_0|u_SoundMIDI|C1|UC|Selector2~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|ep.e6\, u0|codec_0|u_SoundMIDI|C1|UC|ep.e6, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|ep.e0~0\, u0|codec_0|u_SoundMIDI|C1|UC|ep.e0~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|ep.e0\, u0|codec_0|u_SoundMIDI|C1|UC|ep.e0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|es.e1~0\, u0|codec_0|u_SoundMIDI|C1|UC|es.e1~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|UC|ep.e1\, u0|codec_0|u_SoundMIDI|C1|UC|ep.e1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|ld\, u0|codec_0|u_SoundMIDI|C2|ld, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[0]\, u0|codec_0|u_SoundMIDI|C2|Q[0], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~57\, u0|codec_0|u_SoundMIDI|C2|Add0~57, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[1]\, u0|codec_0|u_SoundMIDI|C2|Q[1], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~53\, u0|codec_0|u_SoundMIDI|C2|Add0~53, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[2]\, u0|codec_0|u_SoundMIDI|C2|Q[2], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~49\, u0|codec_0|u_SoundMIDI|C2|Add0~49, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[3]\, u0|codec_0|u_SoundMIDI|C2|Q[3], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~45\, u0|codec_0|u_SoundMIDI|C2|Add0~45, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[4]\, u0|codec_0|u_SoundMIDI|C2|Q[4], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~41\, u0|codec_0|u_SoundMIDI|C2|Add0~41, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[5]\, u0|codec_0|u_SoundMIDI|C2|Q[5], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~37\, u0|codec_0|u_SoundMIDI|C2|Add0~37, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[6]\, u0|codec_0|u_SoundMIDI|C2|Q[6], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~33\, u0|codec_0|u_SoundMIDI|C2|Add0~33, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[7]\, u0|codec_0|u_SoundMIDI|C2|Q[7], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~1\, u0|codec_0|u_SoundMIDI|C2|Add0~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[8]\, u0|codec_0|u_SoundMIDI|C2|Q[8], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~5\, u0|codec_0|u_SoundMIDI|C2|Add0~5, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[9]\, u0|codec_0|u_SoundMIDI|C2|Q[9], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~25\, u0|codec_0|u_SoundMIDI|C2|Add0~25, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[10]\, u0|codec_0|u_SoundMIDI|C2|Q[10], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~13\, u0|codec_0|u_SoundMIDI|C2|Add0~13, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[11]\, u0|codec_0|u_SoundMIDI|C2|Q[11], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~21\, u0|codec_0|u_SoundMIDI|C2|Add0~21, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[12]\, u0|codec_0|u_SoundMIDI|C2|Q[12], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[9]~DUPLICATE\, u0|codec_0|u_SoundMIDI|C2|Q[9]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[11]~DUPLICATE\, u0|codec_0|u_SoundMIDI|C2|Q[11]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~17\, u0|codec_0|u_SoundMIDI|C2|Add0~17, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[13]\, u0|codec_0|u_SoundMIDI|C2|Q[13], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~9\, u0|codec_0|u_SoundMIDI|C2|Add0~9, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[14]\, u0|codec_0|u_SoundMIDI|C2|Q[14], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux27~0\, u0|codec_0|u_SoundMIDI|C2|Mux27~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux27~1\, u0|codec_0|u_SoundMIDI|C2|Mux27~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux27~2\, u0|codec_0|u_SoundMIDI|C2|Mux27~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[15]\, u0|codec_0|u_SoundMIDI|C2|Q[15], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Add0~29\, u0|codec_0|u_SoundMIDI|C2|Add0~29, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Q[15]~DUPLICATE\, u0|codec_0|u_SoundMIDI|C2|Q[15]~DUPLICATE, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux26~1\, u0|codec_0|u_SoundMIDI|C2|Mux26~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux26~2\, u0|codec_0|u_SoundMIDI|C2|Mux26~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux26~3\, u0|codec_0|u_SoundMIDI|C2|Mux26~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux26~0\, u0|codec_0|u_SoundMIDI|C2|Mux26~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux26~4\, u0|codec_0|u_SoundMIDI|C2|Mux26~4, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux25~1\, u0|codec_0|u_SoundMIDI|C2|Mux25~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux25~2\, u0|codec_0|u_SoundMIDI|C2|Mux25~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux25~3\, u0|codec_0|u_SoundMIDI|C2|Mux25~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux25~0\, u0|codec_0|u_SoundMIDI|C2|Mux25~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux25~4\, u0|codec_0|u_SoundMIDI|C2|Mux25~4, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux24~2\, u0|codec_0|u_SoundMIDI|C2|Mux24~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux24~1\, u0|codec_0|u_SoundMIDI|C2|Mux24~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux24~0\, u0|codec_0|u_SoundMIDI|C2|Mux24~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux24~3\, u0|codec_0|u_SoundMIDI|C2|Mux24~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux24~4\, u0|codec_0|u_SoundMIDI|C2|Mux24~4, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux23~1\, u0|codec_0|u_SoundMIDI|C2|Mux23~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux23~2\, u0|codec_0|u_SoundMIDI|C2|Mux23~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux23~0\, u0|codec_0|u_SoundMIDI|C2|Mux23~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux23~3\, u0|codec_0|u_SoundMIDI|C2|Mux23~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux22~2\, u0|codec_0|u_SoundMIDI|C2|Mux22~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux22~0\, u0|codec_0|u_SoundMIDI|C2|Mux22~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux22~1\, u0|codec_0|u_SoundMIDI|C2|Mux22~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux22~3\, u0|codec_0|u_SoundMIDI|C2|Mux22~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux21~1\, u0|codec_0|u_SoundMIDI|C2|Mux21~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux21~0\, u0|codec_0|u_SoundMIDI|C2|Mux21~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux21~2\, u0|codec_0|u_SoundMIDI|C2|Mux21~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux21~3\, u0|codec_0|u_SoundMIDI|C2|Mux21~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux20~0\, u0|codec_0|u_SoundMIDI|C2|Mux20~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux20~1\, u0|codec_0|u_SoundMIDI|C2|Mux20~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux20~2\, u0|codec_0|u_SoundMIDI|C2|Mux20~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux20~3\, u0|codec_0|u_SoundMIDI|C2|Mux20~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux19~1\, u0|codec_0|u_SoundMIDI|C2|Mux19~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux19~0\, u0|codec_0|u_SoundMIDI|C2|Mux19~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux19~2\, u0|codec_0|u_SoundMIDI|C2|Mux19~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux19~3\, u0|codec_0|u_SoundMIDI|C2|Mux19~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux18~2\, u0|codec_0|u_SoundMIDI|C2|Mux18~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux18~1\, u0|codec_0|u_SoundMIDI|C2|Mux18~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux18~0\, u0|codec_0|u_SoundMIDI|C2|Mux18~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux18~3\, u0|codec_0|u_SoundMIDI|C2|Mux18~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux17~0\, u0|codec_0|u_SoundMIDI|C2|Mux17~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux17~1\, u0|codec_0|u_SoundMIDI|C2|Mux17~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux17~2\, u0|codec_0|u_SoundMIDI|C2|Mux17~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux17~3\, u0|codec_0|u_SoundMIDI|C2|Mux17~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux16~2\, u0|codec_0|u_SoundMIDI|C2|Mux16~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux16~1\, u0|codec_0|u_SoundMIDI|C2|Mux16~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux16~0\, u0|codec_0|u_SoundMIDI|C2|Mux16~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux16~3\, u0|codec_0|u_SoundMIDI|C2|Mux16~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux15~5\, u0|codec_0|u_SoundMIDI|C2|Mux15~5, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux15~2\, u0|codec_0|u_SoundMIDI|C2|Mux15~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux15~1\, u0|codec_0|u_SoundMIDI|C2|Mux15~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux15~0\, u0|codec_0|u_SoundMIDI|C2|Mux15~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux15~3\, u0|codec_0|u_SoundMIDI|C2|Mux15~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux15~6\, u0|codec_0|u_SoundMIDI|C2|Mux15~6, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux15~4\, u0|codec_0|u_SoundMIDI|C2|Mux15~4, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux14~3\, u0|codec_0|u_SoundMIDI|C2|Mux14~3, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux14~4\, u0|codec_0|u_SoundMIDI|C2|Mux14~4, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux14~1\, u0|codec_0|u_SoundMIDI|C2|Mux14~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux14~2\, u0|codec_0|u_SoundMIDI|C2|Mux14~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux13~0\, u0|codec_0|u_SoundMIDI|C2|Mux13~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux14~0\, u0|codec_0|u_SoundMIDI|C2|Mux14~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux13~1\, u0|codec_0|u_SoundMIDI|C2|Mux13~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux13~2\, u0|codec_0|u_SoundMIDI|C2|Mux13~2, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux12~0\, u0|codec_0|u_SoundMIDI|C2|Mux12~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mux12~1\, u0|codec_0|u_SoundMIDI|C2|Mux12~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C2|Mult0~8\, u0|codec_0|u_SoundMIDI|C2|Mult0~8, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[15]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[15]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[14]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[14]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[13]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[13]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[12]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[12]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[11]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[11]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[10]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[10]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[9]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[9]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[8]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[8]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[7]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[7]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[6]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[6]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[5]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[5]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[4]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[4]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[3]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[3]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[2]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[2]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[1]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[1]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[0]~feeder\, u0|codec_0|u_SoundMIDI|C1|sample_aux[0]~feeder, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[2]~0\, u0|codec_0|u_SoundMIDI|C1|sample_aux[2]~0, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[2]~1\, u0|codec_0|u_SoundMIDI|C1|sample_aux[2]~1, Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[0]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[0], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[1]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[1], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[2]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[2], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[3]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[3], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[4]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[4], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[5]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[5], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[6]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[6], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[7]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[7], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[8]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[8], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[9]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[9], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[10]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[10], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[11]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[11], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[12]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[12], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[13]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[13], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[14]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[14], Top_Lab2_v1, 1
instance = comp, \u0|codec_0|u_SoundMIDI|C1|sample_aux[15]\, u0|codec_0|u_SoundMIDI|C1|sample_aux[15], Top_Lab2_v1, 1
instance = comp, \u1|cclkdiv[0]~1\, u1|cclkdiv[0]~1, Top_Lab2_v1, 1
instance = comp, \u1|cclkdiv[0]\, u1|cclkdiv[0], Top_Lab2_v1, 1
instance = comp, \u1|cclkdiv[1]~0\, u1|cclkdiv[1]~0, Top_Lab2_v1, 1
instance = comp, \u1|cclkdiv[1]\, u1|cclkdiv[1], Top_Lab2_v1, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, Top_Lab2_v1, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, Top_Lab2_v1, 1
instance = comp, \AUD_ADCDAT~input\, AUD_ADCDAT~input, Top_Lab2_v1, 1
instance = comp, \AUD_ADCLRCK~input\, AUD_ADCLRCK~input, Top_Lab2_v1, 1
