// GENERATED BY ECCO V3.1.2
// - debug
// - debug
#include "schema_ap210_arm.hh"
EX_SCHEMA_ENV SCHEMA::env;
static EX_SCHEMA_ENV* env=&SCHEMA::env;
SCHEMA* SCHEMA::schema;
tvtbl_entry Managed_design_objectS18_Type[] = {
(void*)994,"MANAGED_DESIGN_OBJECT",&SCHEMA::env,0,(void*)994,0,0,0,0
}

;
vtbl_entry Managed_design_objectS18_Impl[] = {
(void*)0,(void*)0,"MANAGED_DESIGN_OBJECT",0,(void*)5821,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cAdjacent_stratum_surface_embedded_component_surface_definitionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(1709);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=(::TypeOf(l->attr(0,"precedent_item",1)).ne(::TypeOf(l->attr(0,"subsequent_item",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1719)
Error::error(Error::where,l,"ADJACENT_STRATUM_SURFACE_EMBEDDED_COMPONENT_SURFACE_DEFINITION"".""WR1", temp);
}
temp=(!(SLIT("AP210_ARM.DATUM_FEATURE_USAGE_IN_DATUM_RELATIONSHIP").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1720)
Error::error(Error::where,l,"ADJACENT_STRATUM_SURFACE_EMBEDDED_COMPONENT_SURFACE_DEFINITION"".""WR2", temp);
}
temp=(l->attr(0,"precedent_item",1).ne(l->attr(0,"subsequent_item",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1721)
Error::error(Error::where,l,"ADJACENT_STRATUM_SURFACE_EMBEDDED_COMPONENT_SURFACE_DEFINITION"".""WR3", temp);
}
temp=((_tmp[0]=(!(SLIT("AP210_ARM.COMPONENT_FEATURE").In(::TypeOf(l->attr(0,"precedent_item",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf((Generic(Type::agg_init, ExStd, "",(SLIT("AP210_ARM.BARE_DIE_SURFACE")).ptr(), 1,
(SLIT("AP210_ARM.PACKAGE_BODY_SURFACE")).ptr(), 1,
(const Generic*)0)*::TypeOf(l->attr(0,"precedent_item",1).attr(0,"definition",1)))).eq(const_one)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1722)
Error::error(Error::where,l,"ADJACENT_STRATUM_SURFACE_EMBEDDED_COMPONENT_SURFACE_DEFINITION"".""WR4", temp);
}
temp=((_tmp[0]=(!(SLIT("AP210_ARM.COMPONENT_FEATURE").In(::TypeOf(l->attr(0,"subsequent_item",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf((Generic(Type::agg_init, ExStd, "",(SLIT("AP210_ARM.BARE_DIE_SURFACE")).ptr(), 1,
(SLIT("AP210_ARM.PACKAGE_BODY_SURFACE")).ptr(), 1,
(const Generic*)0)*::TypeOf(l->attr(0,"subsequent_item",1).attr(0,"definition",1)))).eq(const_one)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1724)
Error::error(Error::where,l,"ADJACENT_STRATUM_SURFACE_EMBEDDED_COMPONENT_SURFACE_DEFINITION"".""WR5", temp);
}
}
return result;
}

vtbl_entry Adjacent_stratum_surface_embedded_component_surface_definitionS18_Impl[] = {
(void*)3,(void*)1,"ADJACENT_STRATUM_SURFACE_EMBEDDED_COMPONENT_SURFACE_DEFINITION",0,(void*)1709,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Adjacent_stratum_surface_definitionS18_Impl[] = {
(void*)3,(void*)2,"ADJACENT_STRATUM_SURFACE_DEFINITION",0,(void*)1728,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cAggregate_connectivity_requirementS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(1743);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=(!(SLIT("AP210_ARM.FUNCTIONAL_UNIT_NETWORK_DEFINITION").In(::TypeOf(l->attr(0,"design_definition_path",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"connectivity_requirement",1).attr(0,"associated_functional_unit_definition",1).eq(l->attr(0,"design_definition_path",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1751)
Error::error(Error::where,l,"AGGREGATE_CONNECTIVITY_REQUIREMENT"".""WR1", temp);
}
temp=((_tmp[0]=(!(SLIT("AP210_ARM.DESIGN_COMPOSITION_PATH").In(::TypeOf(l->attr(0,"design_definition_path",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"connectivity_requirement",1).attr(0,"associated_functional_unit_definition",1).eq(l->attr(0,"design_definition_path",1).attr(0,"design_functional_unit",1).attr(0,"definition",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1752)
Error::error(Error::where,l,"AGGREGATE_CONNECTIVITY_REQUIREMENT"".""WR2", temp);
}
}
return result;
}

vtbl_entry Aggregate_connectivity_requirementS18_Impl[] = {
(void*)2,(void*)3,"AGGREGATE_CONNECTIVITY_REQUIREMENT",0,(void*)1743,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Alias_identificationS18_Impl[] = {
(void*)4,(void*)4,"ALIAS_IDENTIFICATION",0,(void*)1755,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Alternate_select_productS18_Impl[] = {
(void*)3,(void*)5,"ALTERNATE_SELECT_PRODUCT",0,(void*)1790,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Analytical_modelS18_Impl[] = {
(void*)5,(void*)6,"ANALYTICAL_MODEL",0,(void*)1810,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cAnalytical_model_make_from_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(1830);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"reusable_model",1).n_id(l->attr(0,"resultant_model",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1838)
Error::error(Error::where,l,"ANALYTICAL_MODEL_MAKE_FROM_RELATIONSHIP"".""WR1", temp);
}
}
return result;
}

vtbl_entry Analytical_model_make_from_relationshipS18_Impl[] = {
(void*)2,(void*)7,"ANALYTICAL_MODEL_MAKE_FROM_RELATIONSHIP",0,(void*)1830,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Analytical_model_portS18_Impl[] = {
(void*)2,(void*)8,"ANALYTICAL_MODEL_PORT",0,(void*)1849,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cAnalytical_model_port_assignmentS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(1861);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=(!((_tmp[0]=(SLIT("AP210_ARM.ANALYTICAL_MODEL_SCALAR_PORT").In(::TypeOf(l->attr(0,"assigned_analytical_model_port",1)))).get_long())==EX_UNKNOWN ? ex_const[1]: (ex_const[_tmp[0]].Xor((SLIT("AP210_ARM.SCALAR_TERMINAL_DEFINITION").In(::TypeOf(l->attr(0,"assigned_functional_unit_terminal",1)))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1866)
Error::error(Error::where,l,"ANALYTICAL_MODEL_PORT_ASSIGNMENT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Analytical_model_port_assignmentS18_Impl[] = {
(void*)2,(void*)9,"ANALYTICAL_MODEL_PORT_ASSIGNMENT",0,(void*)1861,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cAnalytical_model_port_make_from_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(1869);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"reusable_feature",1).n_id(l->attr(0,"resultant_feature",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1878)
Error::error(Error::where,l,"ANALYTICAL_MODEL_PORT_MAKE_FROM_RELATIONSHIP"".""WR1", temp);
}
temp=(l->attr(0,"reusable_feature",1).attr(0,"accessed_analytical_model",1).n_id(l->attr(0,"resultant_feature",1).attr(0,"accessed_analytical_model",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1879)
Error::error(Error::where,l,"ANALYTICAL_MODEL_PORT_MAKE_FROM_RELATIONSHIP"".""WR2", temp);
}
}
return result;
}

vtbl_entry Analytical_model_port_make_from_relationshipS18_Impl[] = {
(void*)3,(void*)10,"ANALYTICAL_MODEL_PORT_MAKE_FROM_RELATIONSHIP",0,(void*)1869,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Analytical_representationS18_Impl[] = {
(void*)3,(void*)11,"ANALYTICAL_REPRESENTATION",0,(void*)1894,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cAssembly_bond_definitionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(1960);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"bonded_feature_1",1).ne(l->attr(0,"bonded_feature_2",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1974)
Error::error(Error::where,l,"ASSEMBLY_BOND_DEFINITION"".""WR1", temp);
}
}
return result;
}

vtbl_entry Assembly_bond_definitionS18_Impl[] = {
(void*)7,(void*)12,"ASSEMBLY_BOND_DEFINITION",0,(void*)1960,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cAssembly_componentS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(1977);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[5];
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"usage_definition",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ((_tmp[1]=((_tmp[2]=((_tmp[3]=((_tmp[4]=(SLIT("AP210_ARM.FOOTPRINT_OCCURRENCE").In(::TypeOf((*l)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[4]] && (SLIT("AP210_ARM.FOOTPRINT_DEFINITION").In(::TypeOf(l->attr(0,"usage_definition",1)))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[3]] || ((_tmp[4]=(!(SLIT("AP210_ARM.FOOTPRINT_OCCURRENCE").In(::TypeOf((*l))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[4]] && (!(SLIT("AP210_ARM.FOOTPRINT_DEFINITION").In(::TypeOf(l->attr(0,"usage_definition",1))))))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[2]] || ((_tmp[3]=(SLIT("AP210_ARM.PADSTACK_OCCURRENCE").In(::TypeOf((*l)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[3]] && (SLIT("AP210_ARM.PADSTACK_DEFINITION").In(::TypeOf(l->attr(0,"usage_definition",1)))))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[1]] || ((_tmp[2]=(!(SLIT("AP210_ARM.PADSTACK_OCCURRENCE").In(::TypeOf((*l))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[2]] && (!(SLIT("AP210_ARM.PADSTACK_DEFINITION").In(::TypeOf(l->attr(0,"usage_definition",1))))))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1992)
Error::error(Error::where,l,"ASSEMBLY_COMPONENT"".""WR1", temp);
}
temp=((_tmp[0]=(!(::SizeOf(l->attr(0,"assembly",1)).eq(const_zero))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (SLIT("AP210_ARM.LAMINATE_COMPONENT").In(::TypeOf((*l)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1993)
Error::error(Error::where,l,"ASSEMBLY_COMPONENT"".""WR3", temp);
}
temp=((_tmp[0]=(!(::SizeOf(l->attr(0,"assembly",1)).eq(const_zero))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ((::SizeOf((*l).attr("LAMINATE_COMPONENT","padstack_occurrence_assembly",1))+::SizeOf((*l).attr("LAMINATE_COMPONENT","footprint_occurrence_assembly",1))).eq(const_one)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1994)
Error::error(Error::where,l,"ASSEMBLY_COMPONENT"".""WR4", temp);
}
temp=((_tmp[0]=(::SizeOf(l->attr(0,"assembly",1)).gt(const_zero)).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ((_tmp[1]=(SLIT("AP210_ARM.LAMINATE_COMPONENT").In(::TypeOf((*l)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && ((::SizeOf((*l).attr("LAMINATE_COMPONENT","padstack_occurrence_assembly",1))+::SizeOf((*l).attr("LAMINATE_COMPONENT","footprint_occurrence_assembly",1))).eq(const_one)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(1995)
Error::error(Error::where,l,"ASSEMBLY_COMPONENT"".""WR5", temp);
}
}
return result;
}

vtbl_entry Assembly_componentS18_Impl[] = {
(void*)1,(void*)13,"ASSEMBLY_COMPONENT",0,(void*)1977,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_component_placement_linkS18_Impl[] = {
(void*)2,(void*)14,"ASSEMBLY_COMPONENT_PLACEMENT_LINK",0,(void*)2014,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_composition_relationshipS18_Impl[] = {
(void*)4,(void*)15,"ASSEMBLY_COMPOSITION_RELATIONSHIP",0,(void*)2022,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##Assembly_item_numberS18
static Generic& OP(ex_assembly)(Generic* l, va_list*) {
ex_restore _res(2054);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(2054)
return Generic::op_result(Generic(Entity_Type::get(Physical_unit_design_viewS18_Impl), ExStd|ExForce, "assembly", l->attr(0,"assembly_usage",1).rindex(const_one).attr(0,"assembly",1)));
}

static Generic& OP(ex_part)(Generic* l, va_list*) {
ex_restore _res(2055);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(2055)
return Generic::op_result(Generic(Entity_Type::get(Ee_productS18_Impl), ExStd|ExForce, "part", l->attr(0,"assembly_usage",1).rindex(const_one).attr(0,"component",1).attr("ASSEMBLY_COMPONENT","usage_definition",1).attr("EE_PRODUCT_DEFINITION","version",1).attr(0,"versioned_item",1)));
}

short cAssembly_item_numberS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2049);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q0S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2057)
Error::error(Error::where,l,"ASSEMBLY_ITEM_NUMBER"".""WR1", temp);
}
temp=(::SizeOf(Q1S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2058)
Error::error(Error::where,l,"ASSEMBLY_ITEM_NUMBER"".""WR2", temp);
}
}
return result;
}

static ex_optbl op_Assembly_item_numberS18_Impl[] = {
OP(ex_assembly),
OP(ex_part),
0
}

;
vtbl_entry Assembly_item_numberS18_Impl[] = {
(void*)2,(void*)16,"ASSEMBLY_ITEM_NUMBER",0,(void*)2049,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Assembly_item_numberS18_Impl}

;
#undef OP
short cAssembly_jointS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2061);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[2];
temp=(l->attr(0,"assembly_features_1",1).n_id(l->attr(0,"assembly_features_2",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2074)
Error::error(Error::where,l,"ASSEMBLY_JOINT"".""WR1", temp);
}
temp=((_tmp[0]=(SLIT("AP210_ARM.ASSEMBLED_WITH_FASTENERS").In(::TypeOf((*l)))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ((_tmp[1]=(SLIT("AP210_ARM.COMPONENT_FEATURE").In(::TypeOf(l->attr(0,"assembly_features_1",1)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && (::SizeOf(Q2S16(&local)).eq(const_zero)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2075)
Error::error(Error::where,l,"ASSEMBLY_JOINT"".""WR2", temp);
}
temp=((_tmp[0]=(SLIT("AP210_ARM.ASSEMBLED_WITH_FASTENERS").In(::TypeOf((*l)))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ((_tmp[1]=(SLIT("AP210_ARM.COMPONENT_FEATURE").In(::TypeOf(l->attr(0,"assembly_features_2",1)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && (::SizeOf(Q3S16(&local)).eq(const_zero)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2076)
Error::error(Error::where,l,"ASSEMBLY_JOINT"".""WR3", temp);
}
}
return result;
}

vtbl_entry Assembly_jointS18_Impl[] = {
(void*)5,(void*)17,"ASSEMBLY_JOINT",0,(void*)2061,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_material_composition_relationshipS18_Impl[] = {
(void*)5,(void*)18,"ASSEMBLY_MATERIAL_COMPOSITION_RELATIONSHIP",0,(void*)2079,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Bond_assembly_positionS18_Impl[] = {
(void*)4,(void*)19,"BOND_ASSEMBLY_POSITION",0,(void*)2303,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Boundary_size_characteristicS18_Impl[] = {
(void*)2,(void*)20,"BOUNDARY_SIZE_CHARACTERISTIC",0,(void*)2339,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cBus_element_linkS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2365);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"precedent_element",1).ne(l->attr(0,"subsequent_element",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2373)
Error::error(Error::where,l,"BUS_ELEMENT_LINK"".""WR1", temp);
}
}
return result;
}

vtbl_entry Bus_element_linkS18_Impl[] = {
(void*)2,(void*)21,"BUS_ELEMENT_LINK",0,(void*)2365,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cBus_structural_definitionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2376);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=_POP(Consistent_bus_structural_definitionS18(l->attr(0,"composition",1), (_PUSH(2385),(&SCHEMA::env)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2385)
Error::error(Error::where,l,"BUS_STRUCTURAL_DEFINITION"".""WR1", temp);
}
}
return result;
}

vtbl_entry Bus_structural_definitionS18_Impl[] = {
(void*)2,(void*)22,"BUS_STRUCTURAL_DEFINITION",0,(void*)2376,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Cartesian_coordinate_systemS18_Impl[] = {
(void*)7,(void*)23,"CARTESIAN_COORDINATE_SYSTEM",0,(void*)2413,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry CertificationS18_Impl[] = {
(void*)4,(void*)24,"CERTIFICATION",0,(void*)2469,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cCharacteristicS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2508);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=(!(SLIT("AP210_ARM.SCATTERING_PARAMETER_DATA_ELEMENT").In(::TypeOf(l->attr(0,"property_value",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"type_name",1).eq(SLIT("polar complex number literal"))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2516)
Error::error(Error::where,l,"CHARACTERISTIC"".""WR1", temp);
}
}
return result;
}

vtbl_entry CharacteristicS18_Impl[] = {
(void*)3,(void*)25,"CHARACTERISTIC",0,(void*)2508,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##Component_2d_locationS18
static Generic& OP(ex_substrate_location)(Generic* l, va_list*) {
ex_restore _res(2585);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(2585)
return Generic::op_result(Generic(Type::boolean, ExStd|ExForce, "substrate_location", _POP(Substrate_in_assemblyS18((*l), (_PUSH(2585),(&SCHEMA::env))))));
}

static Generic& OP(ex_the_context)(Generic* l, va_list*) {
ex_restore _res(2586);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(2586)
return Generic::op_result(Generic(Entity_Type::get(Cartesian_coordinate_systemS18_Impl), ExStd|ExForce, "the_context", l->attr(0,"referencing_position",1).attr(0,"assembly_model",1).attr("SHAPE_DEFINITION","geometric_context",1)));
}

short cComponent_2d_locationS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2576);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=(!l->attr("SHAPE_DEFINITION","substrate_location",1)).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"transformation",1).attr(0,"mirror",1).eq(ex_false)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2590)
Error::error(Error::where,l,"COMPONENT_2D_LOCATION"".""WR1", temp);
}
}
return result;
}

static ex_optbl op_Component_2d_locationS18_Impl[] = {
OP(ex_substrate_location),
OP(ex_the_context),
0
}

;
vtbl_entry Component_2d_locationS18_Impl[] = {
(void*)2,(void*)26,"COMPONENT_2D_LOCATION",0,(void*)2576,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Component_2d_locationS18_Impl}

;
#undef OP
vtbl_entry Component_3d_locationS18_Impl[] = {
(void*)2,(void*)27,"COMPONENT_3D_LOCATION",0,(void*)2613,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cComponent_assembly_2d_positionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2619);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"component_model",1).attr("SHAPE_DEFINITION","shape_origin",1).eq(l->attr("SHAPE_DEFINITION","component_model_origin",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2627)
Error::error(Error::where,l,"COMPONENT_ASSEMBLY_2D_POSITION"".""WR1", temp);
}
}
return result;
}

vtbl_entry Component_assembly_2d_positionS18_Impl[] = {
(void*)5,(void*)28,"COMPONENT_ASSEMBLY_2D_POSITION",0,(void*)2619,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cComponent_assembly_3d_positionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2630);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"component_model",1).attr("SHAPE_DEFINITION","shape_origin",1).eq(l->attr("SHAPE_DEFINITION","component_model_origin",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2638)
Error::error(Error::where,l,"COMPONENT_ASSEMBLY_3D_POSITION"".""WR1", temp);
}
}
return result;
}

vtbl_entry Component_assembly_3d_positionS18_Impl[] = {
(void*)5,(void*)29,"COMPONENT_ASSEMBLY_3D_POSITION",0,(void*)2630,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_assembly_non_planar_positionS18_Impl[] = {
(void*)4,(void*)30,"COMPONENT_ASSEMBLY_NON_PLANAR_POSITION",0,(void*)2641,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_external_referenceS18_Impl[] = {
(void*)5,(void*)31,"COMPONENT_EXTERNAL_REFERENCE",0,(void*)2660,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_featureS18_Impl[] = {
(void*)2,(void*)32,"COMPONENT_FEATURE",0,(void*)2669,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_feature_external_referenceS18_Impl[] = {
(void*)2,(void*)33,"COMPONENT_FEATURE_EXTERNAL_REFERENCE",0,(void*)2682,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_feature_make_from_relationshipS18_Impl[] = {
(void*)2,(void*)34,"COMPONENT_FEATURE_MAKE_FROM_RELATIONSHIP",0,(void*)2691,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_feature_relationshipS18_Impl[] = {
(void*)2,(void*)35,"COMPONENT_FEATURE_RELATIONSHIP",0,(void*)2697,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_feature_to_layout_feature_relationshipS18_Impl[] = {
(void*)3,(void*)36,"COMPONENT_FEATURE_TO_LAYOUT_FEATURE_RELATIONSHIP",0,(void*)2703,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_feature_to_physical_usage_view_assignmentS18_Impl[] = {
(void*)2,(void*)37,"COMPONENT_FEATURE_TO_PHYSICAL_USAGE_VIEW_ASSIGNMENT",0,(void*)2712,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_group_assignmentS18_Impl[] = {
(void*)2,(void*)38,"COMPONENT_GROUP_ASSIGNMENT",0,(void*)2723,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cComponent_make_from_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2736);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"resultant_component",1).ne(l->attr(0,"reusable_component",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2742)
Error::error(Error::where,l,"COMPONENT_MAKE_FROM_RELATIONSHIP"".""WR1", temp);
}
}
return result;
}

vtbl_entry Component_make_from_relationshipS18_Impl[] = {
(void*)2,(void*)39,"COMPONENT_MAKE_FROM_RELATIONSHIP",0,(void*)2736,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_mating_constraint_conditionS18_Impl[] = {
(void*)4,(void*)40,"COMPONENT_MATING_CONSTRAINT_CONDITION",0,(void*)2745,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_mounting_clearance_relationshipS18_Impl[] = {
(void*)3,(void*)41,"COMPONENT_MOUNTING_CLEARANCE_RELATIONSHIP",0,(void*)2756,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_non_planar_locationS18_Impl[] = {
(void*)2,(void*)42,"COMPONENT_NON_PLANAR_LOCATION",0,(void*)2768,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_overlap_relationshipS18_Impl[] = {
(void*)4,(void*)43,"COMPONENT_OVERLAP_RELATIONSHIP",0,(void*)2774,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cComponent_placement_restriction_assignmentS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2803);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"area",1)))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"volume",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2814)
Error::error(Error::where,l,"COMPONENT_PLACEMENT_RESTRICTION_ASSIGNMENT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Component_placement_restriction_assignmentS18_Impl[] = {
(void*)8,(void*)44,"COMPONENT_PLACEMENT_RESTRICTION_ASSIGNMENT",0,(void*)2803,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cComponent_to_physical_usage_view_assignmentS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2955);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"design_view_component",1).ne(l->attr(0,"usage_view_component",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2960)
Error::error(Error::where,l,"COMPONENT_TO_PHYSICAL_USAGE_VIEW_ASSIGNMENT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Component_to_physical_usage_view_assignmentS18_Impl[] = {
(void*)2,(void*)45,"COMPONENT_TO_PHYSICAL_USAGE_VIEW_ASSIGNMENT",0,(void*)2955,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Composite_curve_segmentS18_Impl[] = {
(void*)1,(void*)46,"COMPOSITE_CURVE_SEGMENT",0,(void*)2975,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Composite_signal_property_relationshipS18_Impl[] = {
(void*)3,(void*)47,"COMPOSITE_SIGNAL_PROPERTY_RELATIONSHIP",0,(void*)3018,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cConductive_interconnect_element_terminal_linkS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3074);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"precedent_point",1).ne(l->attr(0,"subsequent_point",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3080)
Error::error(Error::where,l,"CONDUCTIVE_INTERCONNECT_ELEMENT_TERMINAL_LINK"".""WR1", temp);
}
temp=(l->attr(0,"precedent_point",1).attr(0,"associated_component",1).eq(l->attr(0,"associated_element",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3081)
Error::error(Error::where,l,"CONDUCTIVE_INTERCONNECT_ELEMENT_TERMINAL_LINK"".""WR2", temp);
}
temp=(l->attr(0,"subsequent_point",1).attr(0,"associated_component",1).eq(l->attr(0,"associated_element",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3082)
Error::error(Error::where,l,"CONDUCTIVE_INTERCONNECT_ELEMENT_TERMINAL_LINK"".""WR3", temp);
}
}
return result;
}

vtbl_entry Conductive_interconnect_element_terminal_linkS18_Impl[] = {
(void*)3,(void*)48,"CONDUCTIVE_INTERCONNECT_ELEMENT_TERMINAL_LINK",0,(void*)3074,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Configuration_controlled_messageS18_Impl[] = {
(void*)3,(void*)49,"CONFIGURATION_CONTROLLED_MESSAGE",0,(void*)3119,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Conical_tolerance_zone_boundary_and_surface_relationshipS18_Impl[] = {
(void*)2,(void*)50,"CONICAL_TOLERANCE_ZONE_BOUNDARY_AND_SURFACE_RELATIONSHIP",0,(void*)3132,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Conical_tolerance_zone_boundary_diametrical_size_characteristicS18_Impl[] = {
(void*)2,(void*)51,"CONICAL_TOLERANCE_ZONE_BOUNDARY_DIAMETRICAL_SIZE_CHARACTERISTIC",0,(void*)3146,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cConnection_zoneS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3172);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(((((((((((((::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.ASSEMBLY_MODULE_TERMINAL.TERMINAL_CONNECTION_ZONE")))+::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.BARE_DIE_TERMINAL.EXTERNAL_CONNECTION_AREA"))))+::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.COMPONENT_TERMINATION_PASSAGE_TEMPLATE_TERMINAL.TERMINAL_CONNECTION_ZONE"))))+::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.CONDUCTIVE_INTERCONNECT_ELEMENT_TERMINAL.CONNECTION"))))+::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.INTERCONNECT_COMPONENT_INTERFACE_TERMINAL.CONNECTION"))))+::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.INTERCONNECT_COMPONENT_JOIN_TERMINAL.CONNECTION"))))+::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.INTERCONNECT_MODULE_TERMINAL.TERMINAL_CONNECTION_ZONE"))))+::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.LAND_TEMPLATE_TERMINAL.TERMINAL_CONNECTION_ZONE"))))+::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.PACKAGE_TERMINAL.EXTERNAL_CONNECTION_ZONE"))))+::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.PACKAGE_TERMINAL.INTERNAL_CONNECTION_ZONE"))))+::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.PRINTED_PART_TEMPLATE_TERMINAL.TERMINAL_CONNECTION_ZONE"))))+::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.VIA_TEMPLATE_TERMINAL.TERMINAL_CONNECTION_ZONE"))))+::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.PART_MOUNTING_FEATURE.MOUNTING_AREA")))).ge(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3179)
Error::error(Error::where,l,"CONNECTION_ZONE"".""WR1", temp);
}
temp=((::SizeOf(l->attr(0,"zone_shape_1",1))+::SizeOf(l->attr(0,"zone_shape_2",1))).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3193)
Error::error(Error::where,l,"CONNECTION_ZONE"".""WR2", temp);
}
}
return result;
}

vtbl_entry Connection_zoneS18_Impl[] = {
(void*)1,(void*)52,"CONNECTION_ZONE",0,(void*)3172,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cConnection_zone_interface_plane_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3212);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=(l->attr(0,"derived_zone_shape_class",1).In(Generic(Type::agg_init, ExStd, "",(SLIT("area")).ptr(), 1,
(SLIT("edge")).ptr(), 1,
(const Generic*)0))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3225)
Error::error(Error::where,l,"CONNECTION_ZONE_INTERFACE_PLANE_RELATIONSHIP"".""WR1", temp);
}
temp=(!((_tmp[0]=(::SizeOf(l->attr(0,"associated_package_terminal",1)).eq(const_one)).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[0]] && (::SizeOf(l->attr(0,"associated_bare_die_terminal",1)).eq(const_one))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3227)
Error::error(Error::where,l,"CONNECTION_ZONE_INTERFACE_PLANE_RELATIONSHIP"".""WR2", temp);
}
}
return result;
}

vtbl_entry Connection_zone_interface_plane_relationshipS18_Impl[] = {
(void*)4,(void*)53,"CONNECTION_ZONE_INTERFACE_PLANE_RELATIONSHIP",0,(void*)3212,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cConnection_zone_map_identificationS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3230);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"reference_connection_zone_shape",1).ne(l->attr(0,"mapped_connection_zone_shape",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3238)
Error::error(Error::where,l,"CONNECTION_ZONE_MAP_IDENTIFICATION"".""WR1", temp);
}
temp=(l->attr(0,"reference_connection_zone_shape",1).attr(0,"associated_connection_zone_shape_definition",1).ne(l->attr(0,"mapped_connection_zone_shape",1).attr(0,"associated_connection_zone_shape_definition",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3239)
Error::error(Error::where,l,"CONNECTION_ZONE_MAP_IDENTIFICATION"".""WR2", temp);
}
}
return result;
}

vtbl_entry Connection_zone_map_identificationS18_Impl[] = {
(void*)2,(void*)54,"CONNECTION_ZONE_MAP_IDENTIFICATION",0,(void*)3230,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Connection_zone_model_port_assignmentS18_Impl[] = {
(void*)2,(void*)55,"CONNECTION_ZONE_MODEL_PORT_ASSIGNMENT",0,(void*)3242,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Connectivity_allocationS18_Impl[] = {
(void*)2,(void*)56,"CONNECTIVITY_ALLOCATION",0,(void*)3248,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Connectivity_allocation_to_physical_networkS18_Impl[] = {
(void*)2,(void*)57,"CONNECTIVITY_ALLOCATION_TO_PHYSICAL_NETWORK",0,(void*)3256,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry ContractS18_Impl[] = {
(void*)4,(void*)58,"CONTRACT",0,(void*)3280,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Coordinated_characteristicS18_Impl[] = {
(void*)4,(void*)59,"COORDINATED_CHARACTERISTIC",0,(void*)3290,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Csg_primitiveS18_Impl[] = {
(void*)0,(void*)60,"CSG_PRIMITIVE",0,(void*)3318,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Curve_styleS18_Impl[] = {
(void*)7,(void*)61,"CURVE_STYLE",0,(void*)3341,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Curve_style_fontS18_Impl[] = {
(void*)0,(void*)62,"CURVE_STYLE_FONT",0,(void*)3354,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Curve_style_font_and_scalingS18_Impl[] = {
(void*)3,(void*)63,"CURVE_STYLE_FONT_AND_SCALING",0,(void*)3358,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cData_elementS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3393);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[2];
temp=((_tmp[0]=((_tmp[1]=(!(SLIT("AP210_ARM.SCATTERING_PARAMETER_DATA_ELEMENT").In(::TypeOf((*l))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"unit_of_measure",1)))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ((_tmp[1]=(SLIT("AP210_ARM.SCATTERING_PARAMETER_DATA_ELEMENT").In(::TypeOf((*l)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && (!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"unit_of_measure",1))))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3430)
Error::error(Error::where,l,"DATA_ELEMENT"".""WR1", temp);
}
temp=((_tmp[0]=(!(SLIT("AP210_ARM.SCATTERING_PARAMETER_DATA_ELEMENT").In(::TypeOf((*l))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"unit_of_measure_prefix",1))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3431)
Error::error(Error::where,l,"DATA_ELEMENT"".""WR2", temp);
}
}
return result;
}

vtbl_entry Data_elementS18_Impl[] = {
(void*)3,(void*)64,"DATA_ELEMENT",0,(void*)3393,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry DateS18_Impl[] = {
(void*)3,(void*)65,"DATE",0,(void*)3434,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_axis_and_tolerance_zone_orienting_relationshipS18_Impl[] = {
(void*)2,(void*)66,"DATUM_AXIS_AND_TOLERANCE_ZONE_ORIENTING_RELATIONSHIP",0,(void*)3466,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_axis_related_orientationS18_Impl[] = {
(void*)2,(void*)67,"DATUM_AXIS_RELATED_ORIENTATION",0,(void*)3474,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_based_direction_vectorS18_Impl[] = {
(void*)3,(void*)68,"DATUM_BASED_DIRECTION_VECTOR",0,(void*)3480,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_based_length_measureS18_Impl[] = {
(void*)3,(void*)69,"DATUM_BASED_LENGTH_MEASURE",0,(void*)3487,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_based_vector_orientationS18_Impl[] = {
(void*)1,(void*)70,"DATUM_BASED_VECTOR_ORIENTATION",0,(void*)3494,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_difference_analytical_model_port_assignmentS18_Impl[] = {
(void*)2,(void*)71,"DATUM_DIFFERENCE_ANALYTICAL_MODEL_PORT_ASSIGNMENT",0,(void*)3507,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_difference_functional_unit_usage_view_terminal_assignmentS18_Impl[] = {
(void*)2,(void*)72,"DATUM_DIFFERENCE_FUNCTIONAL_UNIT_USAGE_VIEW_TERMINAL_ASSIGNMENT",0,(void*)3523,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_feature_material_condition_propertyS18_Impl[] = {
(void*)2,(void*)73,"DATUM_FEATURE_MATERIAL_CONDITION_PROPERTY",0,(void*)3537,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_feature_usage_in_datum_system_relationshipS18_Impl[] = {
(void*)2,(void*)74,"DATUM_FEATURE_USAGE_IN_DATUM_SYSTEM_RELATIONSHIP",0,(void*)3561,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_precedence_assignmentS18_Impl[] = {
(void*)2,(void*)75,"DATUM_PRECEDENCE_ASSIGNMENT",0,(void*)3590,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_system_defining_conditionsS18_Impl[] = {
(void*)2,(void*)76,"DATUM_SYSTEM_DEFINING_CONDITIONS",0,(void*)3635,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_target_usage_in_datum_target_set_relationshipS18_Impl[] = {
(void*)3,(void*)77,"DATUM_TARGET_USAGE_IN_DATUM_TARGET_SET_RELATIONSHIP",0,(void*)3664,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Datum_usage_in_datum_system_relationshipS18_Impl[] = {
(void*)2,(void*)78,"DATUM_USAGE_IN_DATUM_SYSTEM_RELATIONSHIP",0,(void*)3676,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_composition_pathS18_Impl[] = {
(void*)2,(void*)79,"DESIGN_COMPOSITION_PATH",0,(void*)3814,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_functional_unit_allocation_to_assembly_componentS18_Impl[] = {
(void*)7,(void*)80,"DESIGN_FUNCTIONAL_UNIT_ALLOCATION_TO_ASSEMBLY_COMPONENT",0,(void*)3820,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_functional_unit_allocation_to_assembly_jointS18_Impl[] = {
(void*)2,(void*)81,"DESIGN_FUNCTIONAL_UNIT_ALLOCATION_TO_ASSEMBLY_JOINT",0,(void*)3835,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_functional_unit_allocation_to_fabrication_jointS18_Impl[] = {
(void*)2,(void*)82,"DESIGN_FUNCTIONAL_UNIT_ALLOCATION_TO_FABRICATION_JOINT",0,(void*)3843,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_functional_unit_allocation_to_reference_functional_unitS18_Impl[] = {
(void*)2,(void*)83,"DESIGN_FUNCTIONAL_UNIT_ALLOCATION_TO_REFERENCE_FUNCTIONAL_UNIT",0,(void*)3851,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_intent_modificationS18_Impl[] = {
(void*)2,(void*)84,"DESIGN_INTENT_MODIFICATION",0,(void*)3857,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_intent_modification_3d_positionS18_Impl[] = {
(void*)3,(void*)85,"DESIGN_INTENT_MODIFICATION_3D_POSITION",0,(void*)3866,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_intent_modification_planar_positionS18_Impl[] = {
(void*)3,(void*)86,"DESIGN_INTENT_MODIFICATION_PLANAR_POSITION",0,(void*)3884,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_intent_modification_sequenceS18_Impl[] = {
(void*)2,(void*)87,"DESIGN_INTENT_MODIFICATION_SEQUENCE",0,(void*)3896,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Design_intent_modification_styled_area_representationS18_Impl[] = {
(void*)3,(void*)88,"DESIGN_INTENT_MODIFICATION_STYLED_AREA_REPRESENTATION",0,(void*)3905,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cDesign_view_connection_zone_position_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3955);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"associated_connection_zone_shape_definition",1).attr(0,"shape_origin",1).eq(l->attr(0,"associated_usage_origin",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3964)
Error::error(Error::where,l,"DESIGN_VIEW_CONNECTION_ZONE_POSITION_RELATIONSHIP"".""WR1", temp);
}
}
return result;
}

vtbl_entry Design_view_connection_zone_position_relationshipS18_Impl[] = {
(void*)6,(void*)89,"DESIGN_VIEW_CONNECTION_ZONE_POSITION_RELATIONSHIP",0,(void*)3955,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cDesign_view_terminal_component_shape_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3967);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"associated_terminal_shape_definition",1).attr(0,"shape_origin",1).eq(l->attr(0,"associated_usage_origin",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3975)
Error::error(Error::where,l,"DESIGN_VIEW_TERMINAL_COMPONENT_SHAPE_RELATIONSHIP"".""WR1", temp);
}
}
return result;
}

vtbl_entry Design_view_terminal_component_shape_relationshipS18_Impl[] = {
(void*)5,(void*)90,"DESIGN_VIEW_TERMINAL_COMPONENT_SHAPE_RELATIONSHIP",0,(void*)3967,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Device_2d_positionS18_Impl[] = {
(void*)4,(void*)91,"DEVICE_2D_POSITION",0,(void*)3978,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Device_3d_positionS18_Impl[] = {
(void*)4,(void*)92,"DEVICE_3D_POSITION",0,(void*)3986,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Device_terminal_mapS18_Impl[] = {
(void*)2,(void*)93,"DEVICE_TERMINAL_MAP",0,(void*)3994,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Device_terminal_map_relationshipS18_Impl[] = {
(void*)2,(void*)94,"DEVICE_TERMINAL_MAP_RELATIONSHIP",0,(void*)4003,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Dimension_qualifierS18_Impl[] = {
(void*)1,(void*)95,"DIMENSION_QUALIFIER",0,(void*)4058,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Dimension_setS18_Impl[] = {
(void*)1,(void*)96,"DIMENSION_SET",0,(void*)4077,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Dimensional_characteristicS18_Impl[] = {
(void*)1,(void*)97,"DIMENSIONAL_CHARACTERISTIC",0,(void*)4082,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Dimensional_characteristic_representationS18_Impl[] = {
(void*)3,(void*)98,"DIMENSIONAL_CHARACTERISTIC_REPRESENTATION",0,(void*)4090,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Direct_stratum_component_join_implementationS18_Impl[] = {
(void*)2,(void*)99,"DIRECT_STRATUM_COMPONENT_JOIN_IMPLEMENTATION",0,(void*)4122,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry DirectionS18_Impl[] = {
(void*)0,(void*)100,"DIRECTION",0,(void*)4138,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Direction_elementS18_Impl[] = {
(void*)4,(void*)101,"DIRECTION_ELEMENT",0,(void*)4142,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_approvalS18_Impl[] = {
(void*)4,(void*)102,"EE_APPROVAL",0,(void*)4207,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_colourS18_Impl[] = {
(void*)1,(void*)103,"EE_COLOUR",0,(void*)4215,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_documentS18_Impl[] = {
(void*)11,(void*)104,"EE_DOCUMENT",0,(void*)4222,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_document_identifierS18_Impl[] = {
(void*)2,(void*)105,"EE_DOCUMENT_IDENTIFIER",0,(void*)4241,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_materialS18_Impl[] = {
(void*)5,(void*)106,"EE_MATERIAL",0,(void*)4250,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cEe_productS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(4264);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::Length(l->attr(0,"product_nomenclature",1)).ge(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4278)
Error::error(Error::where,l,"EE_PRODUCT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Ee_productS18_Impl[] = {
(void*)5,(void*)107,"EE_PRODUCT",0,(void*)4264,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_product_categoryS18_Impl[] = {
(void*)4,(void*)108,"EE_PRODUCT_CATEGORY",0,(void*)4281,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_product_category_relationshipS18_Impl[] = {
(void*)2,(void*)109,"EE_PRODUCT_CATEGORY_RELATIONSHIP",0,(void*)4295,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_product_configurationS18_Impl[] = {
(void*)6,(void*)110,"EE_PRODUCT_CONFIGURATION",0,(void*)4301,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_product_definitionS18_Impl[] = {
(void*)11,(void*)111,"EE_PRODUCT_DEFINITION",0,(void*)4314,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_product_modelS18_Impl[] = {
(void*)1,(void*)112,"EE_PRODUCT_MODEL",0,(void*)4355,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_product_specific_parameter_value_assignmentS18_Impl[] = {
(void*)3,(void*)113,"EE_PRODUCT_SPECIFIC_PARAMETER_VALUE_ASSIGNMENT",0,(void*)4367,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_product_versionS18_Impl[] = {
(void*)6,(void*)114,"EE_PRODUCT_VERSION",0,(void*)4374,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_product_version_supersedenceS18_Impl[] = {
(void*)2,(void*)115,"EE_PRODUCT_VERSION_SUPERSEDENCE",0,(void*)4390,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_requirement_occurrenceS18_Impl[] = {
(void*)9,(void*)116,"EE_REQUIREMENT_OCCURRENCE",0,(void*)4399,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Ee_textS18_Impl[] = {
(void*)1,(void*)117,"EE_TEXT",0,(void*)4436,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Engineering_make_fromS18_Impl[] = {
(void*)2,(void*)118,"ENGINEERING_MAKE_FROM",0,(void*)4503,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Equivalent_functional_terminals_assignmentS18_Impl[] = {
(void*)2,(void*)119,"EQUIVALENT_FUNCTIONAL_TERMINALS_ASSIGNMENT",0,(void*)4509,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Equivalent_functional_unit_definition_assignmentS18_Impl[] = {
(void*)2,(void*)120,"EQUIVALENT_FUNCTIONAL_UNIT_DEFINITION_ASSIGNMENT",0,(void*)4515,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Evaluated_characteristicS18_Impl[] = {
(void*)4,(void*)121,"EVALUATED_CHARACTERISTIC",0,(void*)4521,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry External_definitionS18_Impl[] = {
(void*)3,(void*)122,"EXTERNAL_DEFINITION",0,(void*)4547,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Externally_defined_curve_fontS18_Impl[] = {
(void*)0,(void*)123,"EXTERNALLY_DEFINED_CURVE_FONT",0,(void*)4554,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Externally_defined_hatch_styleS18_Impl[] = {
(void*)0,(void*)124,"EXTERNALLY_DEFINED_HATCH_STYLE",0,(void*)4569,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Externally_defined_tileS18_Impl[] = {
(void*)0,(void*)125,"EXTERNALLY_DEFINED_TILE",0,(void*)4573,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Externally_defined_tile_styleS18_Impl[] = {
(void*)0,(void*)126,"EXTERNALLY_DEFINED_TILE_STYLE",0,(void*)4577,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Fabrication_jointS18_Impl[] = {
(void*)4,(void*)127,"FABRICATION_JOINT",0,(void*)4581,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Fill_areaS18_Impl[] = {
(void*)1,(void*)128,"FILL_AREA",0,(void*)4616,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Fill_area_occurrenceS18_Impl[] = {
(void*)4,(void*)129,"FILL_AREA_OCCURRENCE",0,(void*)4621,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Fill_area_styleS18_Impl[] = {
(void*)2,(void*)130,"FILL_AREA_STYLE",0,(void*)4629,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Fill_area_style_hatchingS18_Impl[] = {
(void*)5,(void*)131,"FILL_AREA_STYLE_HATCHING",0,(void*)4637,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Fill_area_style_tileS18_Impl[] = {
(void*)4,(void*)132,"FILL_AREA_STYLE_TILE",0,(void*)4646,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Fill_area_style_tile_curve_with_styleS18_Impl[] = {
(void*)0,(void*)133,"FILL_AREA_STYLE_TILE_CURVE_WITH_STYLE",0,(void*)4654,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Fill_area_style_tile_solid_regionS18_Impl[] = {
(void*)0,(void*)134,"FILL_AREA_STYLE_TILE_SOLID_REGION",0,(void*)4658,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Fill_area_style_tile_symbol_with_styleS18_Impl[] = {
(void*)0,(void*)135,"FILL_AREA_STYLE_TILE_SYMBOL_WITH_STYLE",0,(void*)4662,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Font_definitionS18_Impl[] = {
(void*)0,(void*)136,"FONT_DEFINITION",0,(void*)4685,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cFootprint_occurrence_sub_assembly_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(4737);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"terminal_location",1).attr(0,"footprint",1).id(l->attr(0,"relating_component",1).attr(0,"usage_definition",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4748)
Error::error(Error::where,l,"FOOTPRINT_OCCURRENCE_SUB_ASSEMBLY_RELATIONSHIP"".""WR1", temp);
}
temp=(l->attr(0,"sub_assembly_reference_designation",1).attr(0,"padstack",1).id(l->attr(0,"terminal_location",1).attr(0,"padstack",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4749)
Error::error(Error::where,l,"FOOTPRINT_OCCURRENCE_SUB_ASSEMBLY_RELATIONSHIP"".""WR2", temp);
}
temp=(l->attr(0,"related_component",1).attr("ASSEMBLY_COMPONENT","usage_definition",1).id(l->attr("ASSEMBLY_COMPONENT","sub_assembly_reference_designation",1).attr(0,"template",1).attr(0,"associated_template_occurrence",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4750)
Error::error(Error::where,l,"FOOTPRINT_OCCURRENCE_SUB_ASSEMBLY_RELATIONSHIP"".""WR3", temp);
}
}
return result;
}

vtbl_entry Footprint_occurrence_sub_assembly_relationshipS18_Impl[] = {
(void*)4,(void*)137,"FOOTPRINT_OCCURRENCE_SUB_ASSEMBLY_RELATIONSHIP",0,(void*)4737,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Frozen_assignmentS18_Impl[] = {
(void*)2,(void*)138,"FROZEN_ASSIGNMENT",0,(void*)4761,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Frozen_design_objectS18_Impl[] = {
(void*)0,(void*)139,"FROZEN_DESIGN_OBJECT",0,(void*)4767,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cFunctional_specificationS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(4777);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"characterizing_functional_unit",1).attr(0,"composed_network",1).eq(l->attr(0,"associated_definition",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4785)
Error::error(Error::where,l,"FUNCTIONAL_SPECIFICATION"".""WR1", temp);
}
}
return result;
}

vtbl_entry Functional_specificationS18_Impl[] = {
(void*)5,(void*)140,"FUNCTIONAL_SPECIFICATION",0,(void*)4777,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Functional_terminal_groupS18_Impl[] = {
(void*)3,(void*)141,"FUNCTIONAL_TERMINAL_GROUP",0,(void*)4794,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Functional_terminal_group_assignmentS18_Impl[] = {
(void*)2,(void*)142,"FUNCTIONAL_TERMINAL_GROUP_ASSIGNMENT",0,(void*)4803,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cFunctional_unitS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(4809);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"functional_property",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"functional_model",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4822)
Error::error(Error::where,l,"FUNCTIONAL_UNIT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Functional_unitS18_Impl[] = {
(void*)5,(void*)143,"FUNCTIONAL_UNIT",0,(void*)4809,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##Functional_unit_network_node_definitionS18
static Generic& OP(ex_valid_conservative_node)(Generic* l, va_list*) {
ex_restore _res(4845);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(4845)
return Generic::op_result(Generic(Type::boolean, ExStd|ExForce, "valid_conservative_node", ((((::SizeOf(Q18S16(&local))+::SizeOf(Q19S16(&local)))+::SizeOf(Q20S16(&local)))+::SizeOf(l->attr(0,"external_node_access",1))).gt(const_one))));
}

static ex_optbl op_Functional_unit_network_node_definitionS18_Impl[] = {
OP(ex_valid_conservative_node),
0
}

;
vtbl_entry Functional_unit_network_node_definitionS18_Impl[] = {
(void*)2,(void*)144,"FUNCTIONAL_UNIT_NETWORK_NODE_DEFINITION",0,(void*)4840,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Functional_unit_network_node_definitionS18_Impl}

;
#undef OP
vtbl_entry Functional_unit_network_terminal_definition_bus_assignmentS18_Impl[] = {
(void*)2,(void*)145,"FUNCTIONAL_UNIT_NETWORK_TERMINAL_DEFINITION_BUS_ASSIGNMENT",0,(void*)4856,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Functional_unit_network_terminal_definition_node_assignmentS18_Impl[] = {
(void*)2,(void*)146,"FUNCTIONAL_UNIT_NETWORK_TERMINAL_DEFINITION_NODE_ASSIGNMENT",0,(void*)4862,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Functional_unit_terminalS18_Impl[] = {
(void*)2,(void*)147,"FUNCTIONAL_UNIT_TERMINAL",0,(void*)4873,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Functional_unit_terminal_bus_assignmentS18_Impl[] = {
(void*)2,(void*)148,"FUNCTIONAL_UNIT_TERMINAL_BUS_ASSIGNMENT",0,(void*)4882,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Functional_unit_terminal_node_assignmentS18_Impl[] = {
(void*)2,(void*)149,"FUNCTIONAL_UNIT_TERMINAL_NODE_ASSIGNMENT",0,(void*)4888,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cFunctional_unit_usage_view_terminal_definitionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(4900);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[3];
temp=((_tmp[0]=((_tmp[1]=((_tmp[2]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"node_assignment",1)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[2]] && (!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"bus_assignment",1))))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[1]] || ((_tmp[2]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"node_assignment",1))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[2]] && ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"bus_assignment",1)))))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ((_tmp[1]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"node_assignment",1))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && (!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"bus_assignment",1))))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4912)
Error::error(Error::where,l,"FUNCTIONAL_UNIT_USAGE_VIEW_TERMINAL_DEFINITION"".""WR1", temp);
}
}
return result;
}

vtbl_entry Functional_unit_usage_view_terminal_definitionS18_Impl[] = {
(void*)2,(void*)150,"FUNCTIONAL_UNIT_USAGE_VIEW_TERMINAL_DEFINITION",0,(void*)4900,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cFunctional_unit_usage_view_terminal_definition_make_from_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(4915);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"reusable_feature",1).n_id(l->attr(0,"resultant_feature",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4924)
Error::error(Error::where,l,"FUNCTIONAL_UNIT_USAGE_VIEW_TERMINAL_DEFINITION_MAKE_FROM_RELATIONSHIP"".""WR1", temp);
}
temp=(l->attr(0,"reusable_feature",1).attr(0,"associated_functional_unit_definition",1).n_id(l->attr(0,"resultant_feature",1).attr(0,"associated_functional_unit_definition",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4925)
Error::error(Error::where,l,"FUNCTIONAL_UNIT_USAGE_VIEW_TERMINAL_DEFINITION_MAKE_FROM_RELATIONSHIP"".""WR2", temp);
}
}
return result;
}

vtbl_entry Functional_unit_usage_view_terminal_definition_make_from_relationshipS18_Impl[] = {
(void*)3,(void*)151,"FUNCTIONAL_UNIT_USAGE_VIEW_TERMINAL_DEFINITION_MAKE_FROM_RELATIONSHIP",0,(void*)4915,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Functional_usage_view_to_part_terminal_assignmentS18_Impl[] = {
(void*)2,(void*)152,"FUNCTIONAL_USAGE_VIEW_TO_PART_TERMINAL_ASSIGNMENT",0,(void*)4928,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Functional_usage_view_to_printed_part_template_terminal_assignmentS18_Impl[] = {
(void*)2,(void*)153,"FUNCTIONAL_USAGE_VIEW_TO_PRINTED_PART_TEMPLATE_TERMINAL_ASSIGNMENT",0,(void*)4937,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cGeometric_representation_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(4960);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"shape_1",1).ne(l->attr(0,"shape_2",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(4971)
Error::error(Error::where,l,"GEOMETRIC_REPRESENTATION_RELATIONSHIP"".""WR1", temp);
}
}
return result;
}

vtbl_entry Geometric_representation_relationshipS18_Impl[] = {
(void*)2,(void*)154,"GEOMETRIC_REPRESENTATION_RELATIONSHIP",0,(void*)4960,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Geometric_toleranceS18_Impl[] = {
(void*)2,(void*)155,"GEOMETRIC_TOLERANCE",0,(void*)4974,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Geometric_tolerance_qualifierS18_Impl[] = {
(void*)1,(void*)156,"GEOMETRIC_TOLERANCE_QUALIFIER",0,(void*)4987,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Inter_stratum_extentS18_Impl[] = {
(void*)2,(void*)157,"INTER_STRATUM_EXTENT",0,(void*)5066,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Inter_stratum_join_implementationS18_Impl[] = {
(void*)1,(void*)158,"INTER_STRATUM_JOIN_IMPLEMENTATION",0,(void*)5119,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_product_assembly_view_fabrication_jointS18_Impl[] = {
(void*)1,(void*)159,"INTERCONNECT_MODULE_PRODUCT_ASSEMBLY_VIEW_FABRICATION_JOINT",0,(void*)5287,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_stratum_assembly_relationshipS18_Impl[] = {
(void*)3,(void*)160,"INTERCONNECT_MODULE_STRATUM_ASSEMBLY_RELATIONSHIP",0,(void*)5296,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interface_component_allocationS18_Impl[] = {
(void*)2,(void*)161,"INTERFACE_COMPONENT_ALLOCATION",0,(void*)5390,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interface_mounted_joinS18_Impl[] = {
(void*)2,(void*)162,"INTERFACE_MOUNTED_JOIN",0,(void*)5396,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Internal_stratum_accessS18_Impl[] = {
(void*)2,(void*)163,"INTERNAL_STRATUM_ACCESS",0,(void*)5426,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Join_relationshipS18_Impl[] = {
(void*)1,(void*)164,"JOIN_RELATIONSHIP",0,(void*)5450,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Junction_vertex_allocationS18_Impl[] = {
(void*)2,(void*)165,"JUNCTION_VERTEX_ALLOCATION",0,(void*)5471,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry LayerS18_Impl[] = {
(void*)3,(void*)166,"LAYER",0,(void*)5625,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##Layer_connection_pointS18
static Generic& OP(ex_aggregate_join)(Generic* l, va_list*) {
ex_restore _res(5643);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(5643)
return Generic::op_result(Generic(new Set_Type(Entity_Type::get(Join_relationshipS18_Impl),1, -2), ExStd|ExForce, "aggregate_join", _POP(Make_aggregate_joinS18(l->attr(0,"inter_join_path",1), l->attr(0,"intra_join_path",1), l->attr(0,"embedded_component_path",1), (_PUSH(5643),(&SCHEMA::env))))));
}

static Generic& OP(ex_reference_network)(Generic* l, va_list*) {
ex_restore _res(5646);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(5646)
return Generic::op_result(Generic(Entity_Type::get(Physical_networkS18_Impl), ExStd|ExForce, "reference_network", l->attr(0,"aggregate_join",1).rindex(const_one).attr(0,"network_topology",1)));
}

short cLayer_connection_pointS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5634);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"location_2d",1)))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"location_3d",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5655)
Error::error(Error::where,l,"LAYER_CONNECTION_POINT"".""WR1", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"location_2d",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"location_2d",1).attr("SHAPE_ITEM","geometric_context",1).rindex(const_one).attr(0,"dimensionality",1).eq(ENUMLIT(Two_or_three_dimensionalS18_Type, "1""TWO_DIMENSIONAL"))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5656)
Error::error(Error::where,l,"LAYER_CONNECTION_POINT"".""WR2", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr("SHAPE_ITEM","location_3d",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"location_3d",1).attr("SHAPE_ITEM","geometric_context",1).rindex(const_one).attr(0,"dimensionality",1).eq(ENUMLIT(Two_or_three_dimensionalS18_Type, "0""THREE_DIMENSIONAL"))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5657)
Error::error(Error::where,l,"LAYER_CONNECTION_POINT"".""WR3", temp);
}
temp=(::SizeOf(Q31S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5658)
Error::error(Error::where,l,"LAYER_CONNECTION_POINT"".""WR4", temp);
}
}
return result;
}

static ex_optbl op_Layer_connection_pointS18_Impl[] = {
OP(ex_aggregate_join),
OP(ex_reference_network),
0
}

;
vtbl_entry Layer_connection_pointS18_Impl[] = {
(void*)4,(void*)167,"LAYER_CONNECTION_POINT",0,(void*)5634,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Layer_connection_pointS18_Impl}

;
#undef OP
short cLayout_macro_definition_terminal_to_usage_terminal_assignmentS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5698);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.LAYOUT_MACRO_FLOOR_PLAN_TEMPLATE.ACCESS_MAPS"))).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5703)
Error::error(Error::where,l,"LAYOUT_MACRO_DEFINITION_TERMINAL_TO_USAGE_TERMINAL_ASSIGNMENT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Layout_macro_definition_terminal_to_usage_terminal_assignmentS18_Impl[] = {
(void*)2,(void*)168,"LAYOUT_MACRO_DEFINITION_TERMINAL_TO_USAGE_TERMINAL_ASSIGNMENT",0,(void*)5698,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Layout_spacing_requirement_non_conforming_design_objectS18_Impl[] = {
(void*)3,(void*)169,"LAYOUT_SPACING_REQUIREMENT_NON_CONFORMING_DESIGN_OBJECT",0,(void*)5716,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cLine_width_classS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5765);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q32S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5770)
Error::error(Error::where,l,"LINE_WIDTH_CLASS"".""WR1", temp);
}
}
return result;
}

vtbl_entry Line_width_classS18_Impl[] = {
(void*)2,(void*)170,"LINE_WIDTH_CLASS",0,(void*)5765,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Linear_array_placement_group_component_linkS18_Impl[] = {
(void*)2,(void*)171,"LINEAR_ARRAY_PLACEMENT_GROUP_COMPONENT_LINK",0,(void*)5781,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Located_interconnect_module_thickness_requirementS18_Impl[] = {
(void*)3,(void*)172,"LOCATED_INTERCONNECT_MODULE_THICKNESS_REQUIREMENT",0,(void*)5793,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cMarkingS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6128);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q33S16(&local)).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6138)
Error::error(Error::where,l,"MARKING"".""WR1", temp);
}
temp=(::SizeOf(Q34S16(&local)).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6139)
Error::error(Error::where,l,"MARKING"".""WR2", temp);
}
temp=(::SizeOf((::TypeOf(l->attr(0,"marked_device_shape",1))*Generic(Type::agg_init, ExStd, "",(SLIT("AP210_ARM.PHYSICAL_UNIT_3D_SHAPE")).ptr(), 1,
(SLIT("AP210_ARM.PHYSICAL_UNIT_PLANAR_SHAPE")).ptr(), 1,
(const Generic*)0))).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6140)
Error::error(Error::where,l,"MARKING"".""WR3", temp);
}
}
return result;
}

vtbl_entry MarkingS18_Impl[] = {
(void*)7,(void*)173,"MARKING",0,(void*)6128,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Material_composition_relationshipS18_Impl[] = {
(void*)6,(void*)174,"MATERIAL_COMPOSITION_RELATIONSHIP",0,(void*)6160,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Mating_connector_componentS18_Impl[] = {
(void*)2,(void*)175,"MATING_CONNECTOR_COMPONENT",0,(void*)6209,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Mating_connector_placement_relationshipS18_Impl[] = {
(void*)3,(void*)176,"MATING_CONNECTOR_PLACEMENT_RELATIONSHIP",0,(void*)6217,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Mating_connector_terminationS18_Impl[] = {
(void*)4,(void*)177,"MATING_CONNECTOR_TERMINATION",0,(void*)6224,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Measure_qualificationS18_Impl[] = {
(void*)4,(void*)178,"MEASURE_QUALIFICATION",0,(void*)6244,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cModel_parameterS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6288);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf((Generic(Type::agg_init, ExStd, "",(SLIT("AP210_ARM.ANALYTICAL_MODEL_PARAMETER")).ptr(), 1,
(SLIT("AP210_ARM.CATEGORY_MODEL_PARAMETER")).ptr(), 1,
(SLIT("AP210_ARM.RULE_FUNCTION_DOMAIN_PARAMETER")).ptr(), 1,
(SLIT("AP210_ARM.RULE_FUNCTION_RANGE_PARAMETER")).ptr(), 1,
(const Generic*)0)*::TypeOf((*l)))).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6303)
Error::error(Error::where,l,"MODEL_PARAMETER"".""WR1", temp);
}
}
return result;
}

vtbl_entry Model_parameterS18_Impl[] = {
(void*)6,(void*)179,"MODEL_PARAMETER",0,(void*)6288,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cModel_parameter_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6309);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"model_parameter_1",1).ne(l->attr(0,"model_parameter_2",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6315)
Error::error(Error::where,l,"MODEL_PARAMETER_RELATIONSHIP"".""WR1", temp);
}
}
return result;
}

vtbl_entry Model_parameter_relationshipS18_Impl[] = {
(void*)3,(void*)180,"MODEL_PARAMETER_RELATIONSHIP",0,(void*)6309,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Next_higher_assembly_interface_requirementS18_Impl[] = {
(void*)2,(void*)181,"NEXT_HIGHER_ASSEMBLY_INTERFACE_REQUIREMENT",0,(void*)6351,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cOperational_requirement_occurrence_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6478);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"relating_requirement_occurrence",1).n_id(l->attr(0,"related_requirement_occurrence",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6484)
Error::error(Error::where,l,"OPERATIONAL_REQUIREMENT_OCCURRENCE_RELATIONSHIP"".""WR1", temp);
}
}
return result;
}

vtbl_entry Operational_requirement_occurrence_relationshipS18_Impl[] = {
(void*)3,(void*)182,"OPERATIONAL_REQUIREMENT_OCCURRENCE_RELATIONSHIP",0,(void*)6478,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry OrganizationS18_Impl[] = {
(void*)2,(void*)183,"ORGANIZATION",0,(void*)6492,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Owned_design_objectS18_Impl[] = {
(void*)0,(void*)184,"OWNED_DESIGN_OBJECT",0,(void*)6507,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Owner_assignmentS18_Impl[] = {
(void*)2,(void*)185,"OWNER_ASSIGNMENT",0,(void*)6513,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Package_external_referenceS18_Impl[] = {
(void*)4,(void*)186,"PACKAGE_EXTERNAL_REFERENCE",0,(void*)6623,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Package_terminal_external_referenceS18_Impl[] = {
(void*)2,(void*)187,"PACKAGE_TERMINAL_EXTERNAL_REFERENCE",0,(void*)6660,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Package_terminal_occurrenceS18_Impl[] = {
(void*)2,(void*)188,"PACKAGE_TERMINAL_OCCURRENCE",0,(void*)6669,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Packaged_connector_terminal_relationshipS18_Impl[] = {
(void*)3,(void*)189,"PACKAGED_CONNECTOR_TERMINAL_RELATIONSHIP",0,(void*)6717,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPadstack_location_in_footprint_definitionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6789);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"reference_package_terminal",1).attr("PART_FEATURE","associated_definition",1).id(l->attr("PART_FEATURE","footprint",1).attr(0,"reference_package",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6797)
Error::error(Error::where,l,"PADSTACK_LOCATION_IN_FOOTPRINT_DEFINITION"".""WR1", temp);
}
}
return result;
}

vtbl_entry Padstack_location_in_footprint_definitionS18_Impl[] = {
(void*)3,(void*)190,"PADSTACK_LOCATION_IN_FOOTPRINT_DEFINITION",0,(void*)6789,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Padstack_location_in_footprint_definition_transformS18_Impl[] = {
(void*)4,(void*)191,"PADSTACK_LOCATION_IN_FOOTPRINT_DEFINITION_TRANSFORM",0,(void*)6800,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Padstack_occurrence_sub_assembly_relationshipS18_Impl[] = {
(void*)3,(void*)192,"PADSTACK_OCCURRENCE_SUB_ASSEMBLY_RELATIONSHIP",0,(void*)6819,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Parameter_assignmentS18_Impl[] = {
(void*)2,(void*)193,"PARAMETER_ASSIGNMENT",0,(void*)6838,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Parameter_assignment_overrideS18_Impl[] = {
(void*)2,(void*)194,"PARAMETER_ASSIGNMENT_OVERRIDE",0,(void*)6844,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPart_connected_terminals_definitionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6856);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q47S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6865)
Error::error(Error::where,l,"PART_CONNECTED_TERMINALS_DEFINITION"".""WR1", temp);
}
}
return result;
}

vtbl_entry Part_connected_terminals_definitionS18_Impl[] = {
(void*)3,(void*)195,"PART_CONNECTED_TERMINALS_DEFINITION",0,(void*)6856,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_deviceS18_Impl[] = {
(void*)4,(void*)196,"PART_DEVICE",0,(void*)6868,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_device_terminalS18_Impl[] = {
(void*)2,(void*)197,"PART_DEVICE_TERMINAL",0,(void*)6882,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_device_terminal_model_port_assignmentS18_Impl[] = {
(void*)2,(void*)198,"PART_DEVICE_TERMINAL_MODEL_PORT_ASSIGNMENT",0,(void*)6891,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPart_feature_make_from_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6931);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"reusable_feature",1).n_id(l->attr(0,"resultant_feature",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6940)
Error::error(Error::where,l,"PART_FEATURE_MAKE_FROM_RELATIONSHIP"".""WR1", temp);
}
temp=(l->attr(0,"reusable_feature",1).attr(0,"associated_definition",1).n_id(l->attr(0,"resultant_feature",1).attr(0,"associated_definition",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6941)
Error::error(Error::where,l,"PART_FEATURE_MAKE_FROM_RELATIONSHIP"".""WR2", temp);
}
}
return result;
}

vtbl_entry Part_feature_make_from_relationshipS18_Impl[] = {
(void*)3,(void*)199,"PART_FEATURE_MAKE_FROM_RELATIONSHIP",0,(void*)6931,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_feature_model_port_assignmentS18_Impl[] = {
(void*)2,(void*)200,"PART_FEATURE_MODEL_PORT_ASSIGNMENT",0,(void*)6944,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_feature_placement_linkS18_Impl[] = {
(void*)2,(void*)201,"PART_FEATURE_PLACEMENT_LINK",0,(void*)6950,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_linear_array_feature_linkS18_Impl[] = {
(void*)2,(void*)202,"PART_LINEAR_ARRAY_FEATURE_LINK",0,(void*)7004,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_template_location_in_padstack_definitionS18_Impl[] = {
(void*)3,(void*)203,"PART_TEMPLATE_LOCATION_IN_PADSTACK_DEFINITION",0,(void*)7077,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_template_location_in_padstack_definition_transformS18_Impl[] = {
(void*)4,(void*)204,"PART_TEMPLATE_LOCATION_IN_PADSTACK_DEFINITION_TRANSFORM",0,(void*)7087,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPart_template_or_physical_unit_2d_shape_representation_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7104);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"principal_part_shape",1).n_id(l->attr(0,"related_part_shape",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7112)
Error::error(Error::where,l,"PART_TEMPLATE_OR_PHYSICAL_UNIT_2D_SHAPE_REPRESENTATION_RELATIONSHIP"".""WR1", temp);
}
}
return result;
}

vtbl_entry Part_template_or_physical_unit_2d_shape_representation_relationshipS18_Impl[] = {
(void*)2,(void*)205,"PART_TEMPLATE_OR_PHYSICAL_UNIT_2D_SHAPE_REPRESENTATION_RELATIONSHIP",0,(void*)7104,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPart_template_or_physical_unit_3d_shape_representation_relationshipS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7115);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"principal_part_shape",1).n_id(l->attr(0,"related_part_shape",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7123)
Error::error(Error::where,l,"PART_TEMPLATE_OR_PHYSICAL_UNIT_3D_SHAPE_REPRESENTATION_RELATIONSHIP"".""WR1", temp);
}
}
return result;
}

vtbl_entry Part_template_or_physical_unit_3d_shape_representation_relationshipS18_Impl[] = {
(void*)2,(void*)206,"PART_TEMPLATE_OR_PHYSICAL_UNIT_3D_SHAPE_REPRESENTATION_RELATIONSHIP",0,(void*)7115,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_terminal_external_referenceS18_Impl[] = {
(void*)3,(void*)207,"PART_TERMINAL_EXTERNAL_REFERENCE",0,(void*)7157,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Participant_date_and_time_assignmentS18_Impl[] = {
(void*)2,(void*)208,"PARTICIPANT_DATE_AND_TIME_ASSIGNMENT",0,(void*)7203,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Passage_technologyS18_Impl[] = {
(void*)11,(void*)209,"PASSAGE_TECHNOLOGY",0,(void*)7214,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry PersonS18_Impl[] = {
(void*)2,(void*)210,"PERSON",0,(void*)7269,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Person_and_organizationS18_Impl[] = {
(void*)4,(void*)211,"PERSON_AND_ORGANIZATION",0,(void*)7275,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Physical_connectivity_abstraction_mapS18_Impl[] = {
(void*)2,(void*)212,"PHYSICAL_CONNECTIVITY_ABSTRACTION_MAP",0,(void*)7318,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Physical_connectivity_definitionS18_Impl[] = {
(void*)3,(void*)213,"PHYSICAL_CONNECTIVITY_DEFINITION",0,(void*)7327,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Physical_connectivity_definition_relationshipS18_Impl[] = {
(void*)3,(void*)214,"PHYSICAL_CONNECTIVITY_DEFINITION_RELATIONSHIP",0,(void*)7338,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Physical_connectivity_elementS18_Impl[] = {
(void*)4,(void*)215,"PHYSICAL_CONNECTIVITY_ELEMENT",0,(void*)7345,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Physical_connectivity_make_from_relationshipS18_Impl[] = {
(void*)2,(void*)216,"PHYSICAL_CONNECTIVITY_MAKE_FROM_RELATIONSHIP",0,(void*)7361,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPhysical_interconnection_definitionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7384);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(SLIT("AP210_ARM.PACKAGED_CONNECTOR_COMPONENT").In(::TypeOf(l->attr(0,"connector_1",1).attr("ASSEMBLY_COMPOSITION_RELATIONSHIP","component",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7394)
Error::error(Error::where,l,"PHYSICAL_INTERCONNECTION_DEFINITION"".""WR1", temp);
}
temp=(SLIT("AP210_ARM.PACKAGED_CONNECTOR_COMPONENT").In(::TypeOf(l->attr(0,"connector_2",1).attr("ASSEMBLY_COMPOSITION_RELATIONSHIP","component",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7395)
Error::error(Error::where,l,"PHYSICAL_INTERCONNECTION_DEFINITION"".""WR2", temp);
}
temp=(SLIT("AP210_ARM.PHYSICAL_UNIT_USAGE_VIEW").In(::TypeOf(l->attr(0,"connector_1",1).attr("ASSEMBLY_COMPOSITION_RELATIONSHIP","assembly",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7396)
Error::error(Error::where,l,"PHYSICAL_INTERCONNECTION_DEFINITION"".""WR3", temp);
}
temp=(SLIT("AP210_ARM.PHYSICAL_UNIT_USAGE_VIEW").In(::TypeOf(l->attr(0,"connector_2",1).attr("ASSEMBLY_COMPOSITION_RELATIONSHIP","assembly",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7397)
Error::error(Error::where,l,"PHYSICAL_INTERCONNECTION_DEFINITION"".""WR4", temp);
}
temp=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"connector_1",1).attr(0,"reference_designation",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7398)
Error::error(Error::where,l,"PHYSICAL_INTERCONNECTION_DEFINITION"".""WR5", temp);
}
temp=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"connector_2",1).attr(0,"reference_designation",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7399)
Error::error(Error::where,l,"PHYSICAL_INTERCONNECTION_DEFINITION"".""WR6", temp);
}
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"connector_1",1).attr(0,"quantity",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7400)
Error::error(Error::where,l,"PHYSICAL_INTERCONNECTION_DEFINITION"".""WR7", temp);
}
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"connector_2",1).attr(0,"quantity",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7401)
Error::error(Error::where,l,"PHYSICAL_INTERCONNECTION_DEFINITION"".""WR8", temp);
}
}
return result;
}

vtbl_entry Physical_interconnection_definitionS18_Impl[] = {
(void*)4,(void*)217,"PHYSICAL_INTERCONNECTION_DEFINITION",0,(void*)7384,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPhysical_networkS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7411);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"prior_associated_definition",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (!(l->attr(0,"current_associated_definition",1).In(l->attr(0,"prior_associated_definition",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7424)
Error::error(Error::where,l,"PHYSICAL_NETWORK"".""WR1", temp);
}
temp=(::SizeOf(Q50S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7425)
Error::error(Error::where,l,"PHYSICAL_NETWORK"".""WR2", temp);
}
temp=(::SizeOf(Q51S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7428)
Error::error(Error::where,l,"PHYSICAL_NETWORK"".""WR3", temp);
}
}
return result;
}

vtbl_entry Physical_networkS18_Impl[] = {
(void*)6,(void*)218,"PHYSICAL_NETWORK",0,(void*)7411,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##Physical_node_requirement_to_implementing_component_allocationS18
static Generic& OP(ex_implementation_connection_definition_1)(Generic* l, va_list*) {
ex_restore _res(7451);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(7451)
return Generic::op_result(Generic(new Set_Type(Entity_Type::get(Part_connected_terminals_definitionS18_Impl),0, 1), ExStd|ExForce, "implementation_connection_definition_1", _POP(Get_pctdS18(l->attr(0,"implementation_component",1), l->attr(0,"implementation_joint_set",1), (_PUSH(7451),(&SCHEMA::env))))));
}

static Generic& OP(ex_implementation_connection_definition_2)(Generic* l, va_list*) {
ex_restore _res(7453);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(7453)
return Generic::op_result(Generic(new Set_Type(Entity_Type::get(Packaged_connector_terminal_relationshipS18_Impl),0, 1), ExStd|ExForce, "implementation_connection_definition_2", _POP(Get_pctrS18(l->attr(0,"implementation_component",1), l->attr(0,"implementation_interface_joint_set",1), (_PUSH(7453),(&SCHEMA::env))))));
}

short cPhysical_node_requirement_to_implementing_component_allocationS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7444);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[3];
temp=((_tmp[0]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"implementation_interface_joint_set",1)))).get_long())==EX_UNKNOWN ? ex_const[1]: (ex_const[_tmp[0]].Xor(::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"implementation_joint_set",1))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7456)
Error::error(Error::where,l,"PHYSICAL_NODE_REQUIREMENT_TO_IMPLEMENTING_COMPONENT_ALLOCATION"".""WR1", temp);
}
temp=((_tmp[0]=((_tmp[1]=((::SizeOf(l->attr(0,"implementation_connection_definition_1",1))+::SizeOf(l->attr(0,"implementation_connection_definition_2",1))).eq(const_one)).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[1]] || ((_tmp[2]=(SLIT("AP210_ARM.INTERFACE_COMPONENT").In(::TypeOf(l->attr(0,"implementation_component",1)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[2]] && (SLIT("AP210_ARM.COMPONENT_INTERFACE_TERMINAL").In(::TypeOf(_POP(Get_citS18(l->attr(0,"implementation_component",1), l->attr(0,"implementation_joint_set",1), (_PUSH(7457),(&SCHEMA::env))))))))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (SLIT("AP210_ARM.ROUTED_INTERCONNECT_COMPONENT").In(::TypeOf(l->attr(0,"implementation_component",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7457)
Error::error(Error::where,l,"PHYSICAL_NODE_REQUIREMENT_TO_IMPLEMENTING_COMPONENT_ALLOCATION"".""WR2", temp);
}
temp=(::SizeOf(Q52S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7459)
Error::error(Error::where,l,"PHYSICAL_NODE_REQUIREMENT_TO_IMPLEMENTING_COMPONENT_ALLOCATION"".""WR3", temp);
}
}
return result;
}

static ex_optbl op_Physical_node_requirement_to_implementing_component_allocationS18_Impl[] = {
OP(ex_implementation_connection_definition_1),
OP(ex_implementation_connection_definition_2),
0
}

;
vtbl_entry Physical_node_requirement_to_implementing_component_allocationS18_Impl[] = {
(void*)4,(void*)219,"PHYSICAL_NODE_REQUIREMENT_TO_IMPLEMENTING_COMPONENT_ALLOCATION",0,(void*)7444,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Physical_node_requirement_to_implementing_component_allocationS18_Impl}

;
#undef OP
vtbl_entry Physical_unit_relationshipS18_Impl[] = {
(void*)2,(void*)220,"PHYSICAL_UNIT_RELATIONSHIP",0,(void*)7563,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPitch_classS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7582);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q54S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7587)
Error::error(Error::where,l,"PITCH_CLASS"".""WR1", temp);
}
}
return result;
}

vtbl_entry Pitch_classS18_Impl[] = {
(void*)2,(void*)221,"PITCH_CLASS",0,(void*)7582,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Placement_groupS18_Impl[] = {
(void*)2,(void*)222,"PLACEMENT_GROUP",0,(void*)7590,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Placement_group_area_assignmentS18_Impl[] = {
(void*)2,(void*)223,"PLACEMENT_GROUP_AREA_ASSIGNMENT",0,(void*)7596,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Placement_group_volume_assignmentS18_Impl[] = {
(void*)2,(void*)224,"PLACEMENT_GROUP_VOLUME_ASSIGNMENT",0,(void*)7602,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Planned_characteristicS18_Impl[] = {
(void*)2,(void*)225,"PLANNED_CHARACTERISTIC",0,(void*)7640,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Planned_effectivityS18_Impl[] = {
(void*)4,(void*)226,"PLANNED_EFFECTIVITY",0,(void*)7652,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Port_variableS18_Impl[] = {
(void*)3,(void*)227,"PORT_VARIABLE",0,(void*)7744,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Positional_boundary_and_profile_boundary_member_relationshipS18_Impl[] = {
(void*)2,(void*)228,"POSITIONAL_BOUNDARY_AND_PROFILE_BOUNDARY_MEMBER_RELATIONSHIP",0,(void*)7784,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Positional_boundary_definitionS18_Impl[] = {
(void*)1,(void*)229,"POSITIONAL_BOUNDARY_DEFINITION",0,(void*)7792,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Positional_boundary_member_definitionS18_Impl[] = {
(void*)3,(void*)230,"POSITIONAL_BOUNDARY_MEMBER_DEFINITION",0,(void*)7806,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Positional_boundary_offsetS18_Impl[] = {
(void*)2,(void*)231,"POSITIONAL_BOUNDARY_OFFSET",0,(void*)7815,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Precision_qualifierS18_Impl[] = {
(void*)1,(void*)232,"PRECISION_QUALIFIER",0,(void*)7903,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPrinted_component_linkS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7975);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"precedent_printed_component",1).attr("ASSEMBLY_COMPONENT","usage_definition",1).eq(l->attr("ASSEMBLY_COMPONENT","definition",1).attr(0,"precedent_printed_part_template",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7983)
Error::error(Error::where,l,"PRINTED_COMPONENT_LINK"".""WR1", temp);
}
temp=(l->attr(0,"subsequent_printed_component",1).attr("ASSEMBLY_COMPONENT","usage_definition",1).eq(l->attr("ASSEMBLY_COMPONENT","definition",1).attr(0,"subsequent_printed_part_template",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7984)
Error::error(Error::where,l,"PRINTED_COMPONENT_LINK"".""WR2", temp);
}
temp=(l->attr(0,"precedent_printed_component",1).ne(l->attr(0,"subsequent_printed_component",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7985)
Error::error(Error::where,l,"PRINTED_COMPONENT_LINK"".""WR3", temp);
}
}
return result;
}

vtbl_entry Printed_component_linkS18_Impl[] = {
(void*)3,(void*)233,"PRINTED_COMPONENT_LINK",0,(void*)7975,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Printed_connector_template_terminal_relationshipS18_Impl[] = {
(void*)3,(void*)234,"PRINTED_CONNECTOR_TEMPLATE_TERMINAL_RELATIONSHIP",0,(void*)8010,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Printed_part_template_connected_terminals_definitionS18_Impl[] = {
(void*)2,(void*)235,"PRINTED_PART_TEMPLATE_CONNECTED_TERMINALS_DEFINITION",0,(void*)8087,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPrinted_part_template_materialS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8121);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q63S16(&local)).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8129)
Error::error(Error::where,l,"PRINTED_PART_TEMPLATE_MATERIAL"".""WR1", temp);
}
temp=(::SizeOf(Q64S16(&local)).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8131)
Error::error(Error::where,l,"PRINTED_PART_TEMPLATE_MATERIAL"".""WR2", temp);
}
temp=(::SizeOf(Q65S16(&local)).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8133)
Error::error(Error::where,l,"PRINTED_PART_TEMPLATE_MATERIAL"".""WR3", temp);
}
temp=(::SizeOf(Q66S16(&local)).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8135)
Error::error(Error::where,l,"PRINTED_PART_TEMPLATE_MATERIAL"".""WR4", temp);
}
}
return result;
}

vtbl_entry Printed_part_template_materialS18_Impl[] = {
(void*)3,(void*)236,"PRINTED_PART_TEMPLATE_MATERIAL",0,(void*)8121,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPrinted_part_template_material_linkS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8139);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"precedent_material",1).n_id(l->attr(0,"subsequent_material",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8147)
Error::error(Error::where,l,"PRINTED_PART_TEMPLATE_MATERIAL_LINK"".""WR1", temp);
}
temp=(l->attr(0,"precedent_material",1).attr("SHAPE_ELEMENT","name",1).In(Generic(Type::agg_init, ExStd, "",(SLIT("bottom")).ptr(), 1,
(SLIT("right")).ptr(), 1,
(const Generic*)0))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8148)
Error::error(Error::where,l,"PRINTED_PART_TEMPLATE_MATERIAL_LINK"".""WR2", temp);
}
temp=(l->attr("SHAPE_ELEMENT","subsequent_material",1).attr("SHAPE_ELEMENT","name",1).In(Generic(Type::agg_init, ExStd, "",(SLIT("top")).ptr(), 1,
(SLIT("left")).ptr(), 1,
(const Generic*)0))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8150)
Error::error(Error::where,l,"PRINTED_PART_TEMPLATE_MATERIAL_LINK"".""WR3", temp);
}
}
return result;
}

vtbl_entry Printed_part_template_material_linkS18_Impl[] = {
(void*)2,(void*)237,"PRINTED_PART_TEMPLATE_MATERIAL_LINK",0,(void*)8139,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Printed_part_template_terminalS18_Impl[] = {
(void*)4,(void*)238,"PRINTED_PART_TEMPLATE_TERMINAL",0,(void*)8154,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Printed_part_template_terminal_relationshipS18_Impl[] = {
(void*)2,(void*)239,"PRINTED_PART_TEMPLATE_TERMINAL_RELATIONSHIP",0,(void*)8172,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Product_associationS18_Impl[] = {
(void*)3,(void*)240,"PRODUCT_ASSOCIATION",0,(void*)8192,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Projected_zone_and_base_relationshipS18_Impl[] = {
(void*)2,(void*)241,"PROJECTED_ZONE_AND_BASE_RELATIONSHIP",0,(void*)8268,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Projected_zone_height_characteristicS18_Impl[] = {
(void*)2,(void*)242,"PROJECTED_ZONE_HEIGHT_CHARACTERISTIC",0,(void*)8276,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Promissory_usage_in_product_model_relationshipS18_Impl[] = {
(void*)3,(void*)243,"PROMISSORY_USAGE_IN_PRODUCT_MODEL_RELATIONSHIP",0,(void*)8284,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Promissory_usage_relationshipS18_Impl[] = {
(void*)3,(void*)244,"PROMISSORY_USAGE_RELATIONSHIP",0,(void*)8291,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Reference_composition_pathS18_Impl[] = {
(void*)2,(void*)245,"REFERENCE_COMPOSITION_PATH",0,(void*)8368,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Reference_functional_unit_assignment_to_partS18_Impl[] = {
(void*)5,(void*)246,"REFERENCE_FUNCTIONAL_UNIT_ASSIGNMENT_TO_PART",0,(void*)8374,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Registered_fontS18_Impl[] = {
(void*)2,(void*)247,"REGISTERED_FONT",0,(void*)8406,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Requirement_allocationS18_Impl[] = {
(void*)3,(void*)248,"REQUIREMENT_ALLOCATION",0,(void*)8415,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cRequirement_compositionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8425);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr("SHAPE_ELEMENT","element",1).n_id(l->attr(0,"composition",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8434)
Error::error(Error::where,l,"REQUIREMENT_COMPOSITION"".""WR1", temp);
}
}
return result;
}

vtbl_entry Requirement_compositionS18_Impl[] = {
(void*)3,(void*)249,"REQUIREMENT_COMPOSITION",0,(void*)8425,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Restraint_conditionS18_Impl[] = {
(void*)2,(void*)250,"RESTRAINT_CONDITION",0,(void*)8447,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Rule_actionS18_Impl[] = {
(void*)2,(void*)251,"RULE_ACTION",0,(void*)8495,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Rule_complex_clauseS18_Impl[] = {
(void*)2,(void*)252,"RULE_COMPLEX_CLAUSE",0,(void*)8533,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Rule_conclusion_definitionS18_Impl[] = {
(void*)3,(void*)253,"RULE_CONCLUSION_DEFINITION",0,(void*)8541,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Rule_functionS18_Impl[] = {
(void*)4,(void*)254,"RULE_FUNCTION",0,(void*)8568,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Rule_general_clauseS18_Impl[] = {
(void*)2,(void*)255,"RULE_GENERAL_CLAUSE",0,(void*)8599,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Rule_justificationS18_Impl[] = {
(void*)2,(void*)256,"RULE_JUSTIFICATION",0,(void*)8605,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Rule_premise_definitionS18_Impl[] = {
(void*)3,(void*)257,"RULE_PREMISE_DEFINITION",0,(void*)8616,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cRule_priorityS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8626);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"priority",1).ge(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8631)
Error::error(Error::where,l,"RULE_PRIORITY"".""WR1", temp);
}
}
return result;
}

vtbl_entry Rule_priorityS18_Impl[] = {
(void*)2,(void*)258,"RULE_PRIORITY",0,(void*)8626,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Rule_simple_clauseS18_Impl[] = {
(void*)2,(void*)259,"RULE_SIMPLE_CLAUSE",0,(void*)8657,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Runout_tolerance_zone_orienting_relationshipS18_Impl[] = {
(void*)2,(void*)260,"RUNOUT_TOLERANCE_ZONE_ORIENTING_RELATIONSHIP",0,(void*)8685,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Runout_zone_orientationS18_Impl[] = {
(void*)2,(void*)261,"RUNOUT_ZONE_ORIENTATION",0,(void*)8693,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cScalar_terminal_definition_linkS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8705);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"precedent_terminal_definition",1).n_id(l->attr(0,"subsequent_terminal_definition",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8713)
Error::error(Error::where,l,"SCALAR_TERMINAL_DEFINITION_LINK"".""WR1", temp);
}
}
return result;
}

vtbl_entry Scalar_terminal_definition_linkS18_Impl[] = {
(void*)2,(void*)262,"SCALAR_TERMINAL_DEFINITION_LINK",0,(void*)8705,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Security_classificationS18_Impl[] = {
(void*)5,(void*)263,"SECURITY_CLASSIFICATION",0,(void*)8753,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Separate_geometric_tolerance_requirementS18_Impl[] = {
(void*)1,(void*)264,"SEPARATE_GEOMETRIC_TOLERANCE_REQUIREMENT",0,(void*)8762,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cShape_definitionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8785);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"shape_origin",1).In(l->attr(0,"element",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8796)
Error::error(Error::where,l,"SHAPE_DEFINITION"".""WR1", temp);
}
}
return result;
}

vtbl_entry Shape_definitionS18_Impl[] = {
(void*)3,(void*)265,"SHAPE_DEFINITION",0,(void*)8785,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Shape_dimension_representationS18_Impl[] = {
(void*)0,(void*)266,"SHAPE_DIMENSION_REPRESENTATION",0,(void*)8825,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cShape_elementS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8833);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=(!(SLIT("AP210_ARM.COMPOSITE_SHAPE_ELEMENT").In(::TypeOf((*l))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf(::TypeOf((*l))).gt(const_two)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8844)
Error::error(Error::where,l,"SHAPE_ELEMENT"".""WR1", temp);
}
temp=(!((_tmp[0]=(SLIT("AP210_ARM.COMPOSITE_SHAPE_ELEMENT").In(::TypeOf((*l)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[0]] && (SLIT("AP210_ARM.COMPONENT_TERMINATION_PASSAGE_TEMPLATE_TERMINAL").In(::TypeOf((*l))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8845)
Error::error(Error::where,l,"SHAPE_ELEMENT"".""WR2", temp);
}
temp=(!((_tmp[0]=(SLIT("AP210_ARM.COMPOSITE_SHAPE_ELEMENT").In(::TypeOf((*l)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[0]] && (SLIT("AP210_ARM.LAND_TEMPLATE_TERMINAL").In(::TypeOf((*l))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8846)
Error::error(Error::where,l,"SHAPE_ELEMENT"".""WR3", temp);
}
temp=(!((_tmp[0]=(SLIT("AP210_ARM.COMPOSITE_SHAPE_ELEMENT").In(::TypeOf((*l)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[0]] && (SLIT("AP210_ARM.VIA_TEMPLATE_TERMINAL").In(::TypeOf((*l))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8847)
Error::error(Error::where,l,"SHAPE_ELEMENT"".""WR4", temp);
}
}
return result;
}

vtbl_entry Shape_elementS18_Impl[] = {
(void*)2,(void*)267,"SHAPE_ELEMENT",0,(void*)8833,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
