<map id="InitialPacker" name="InitialPacker">
<area shape="rect" id="node1" title="InitialPacker will identify macros from the design netlist based on pattern matching." alt="" coords="224,313,319,339"/>
<area shape="rect" id="node2" href="$class_design_info.html" title="Information related to FPGA designs, including design cells and their interconnections." alt="" coords="36,5,120,31"/>
<area shape="rect" id="node4" href="$class_placement_info.html" title="Information related to FPGA placement (wirelength optimization, cell spreading, legalization,..." alt="" coords="338,211,445,236"/>
<area shape="rect" id="node5" href="$class_placement_info_1_1_compatible_placement_table.html" title="describes the type mapping from design to device, where a cell can be placed (which BEL in which site..." alt="" coords="135,93,312,133"/>
<area shape="rect" id="node6" href="$class_placement_timing_info.html" title="PlacementTimingInfo is the container which record the timing information related to placement." alt="" coords="480,101,625,126"/>
<area shape="rect" id="node3" href="$class_device_info.html" title="Information class related to FPGA device, including the details of BEL/Site/Tile/ClockRegion." alt="" coords="400,5,484,31"/>
<area shape="rect" id="node7" href="$class_placement_timing_info_1_1_timing_graph.html" title=" " alt="" coords="589,196,764,251"/>
</map>
