{"vcs1":{"timestamp_begin":1747982352.124159722, "rt":6.92, "ut":7.06, "st":0.26}}
{"vcselab":{"timestamp_begin":1747982359.099811448, "rt":0.19, "ut":0.13, "st":0.03}}
{"link":{"timestamp_begin":1747982359.330440960, "rt":0.67, "ut":0.54, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747982351.754833793}
{"VCS_COMP_START_TIME": 1747982351.754833793}
{"VCS_COMP_END_TIME": 1747982360.084858732}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 454988}}
{"vcselab": {"peak_mem": 161908}}
