
3300Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011b6c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0004e610  08011d58  08011d58  00021d58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08060368  08060368  000809fc  2**0
                  CONTENTS
  4 .ARM          00000008  08060368  08060368  00070368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08060370  08060370  000809fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08060370  08060370  00070370  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08060378  08060378  00070378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009fc  20000000  0806037c  00080000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  200009fc  08060d78  000809fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c4c  08060d78  00080c4c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000809fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000133d7  00000000  00000000  00080a25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d95  00000000  00000000  00093dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001440  00000000  00000000  00097b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001170  00000000  00000000  00098fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b946  00000000  00000000  0009a148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016428  00000000  00000000  000b5a8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008508c  00000000  00000000  000cbeb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00150f42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b38  00000000  00000000  00150f94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200009fc 	.word	0x200009fc
 8000204:	00000000 	.word	0x00000000
 8000208:	08011d3c 	.word	0x08011d3c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000a00 	.word	0x20000a00
 8000224:	08011d3c 	.word	0x08011d3c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f000 b9ae 	b.w	8000fb4 <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f83e 	bl	8000ce0 <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__aeabi_d2lz>:
 8000c70:	b538      	push	{r3, r4, r5, lr}
 8000c72:	4605      	mov	r5, r0
 8000c74:	460c      	mov	r4, r1
 8000c76:	2200      	movs	r2, #0
 8000c78:	2300      	movs	r3, #0
 8000c7a:	4628      	mov	r0, r5
 8000c7c:	4621      	mov	r1, r4
 8000c7e:	f7ff ff09 	bl	8000a94 <__aeabi_dcmplt>
 8000c82:	b928      	cbnz	r0, 8000c90 <__aeabi_d2lz+0x20>
 8000c84:	4628      	mov	r0, r5
 8000c86:	4621      	mov	r1, r4
 8000c88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c8c:	f000 b80a 	b.w	8000ca4 <__aeabi_d2ulz>
 8000c90:	4628      	mov	r0, r5
 8000c92:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000c96:	f000 f805 	bl	8000ca4 <__aeabi_d2ulz>
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	bd38      	pop	{r3, r4, r5, pc}
 8000ca2:	bf00      	nop

08000ca4 <__aeabi_d2ulz>:
 8000ca4:	b5d0      	push	{r4, r6, r7, lr}
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	4b0b      	ldr	r3, [pc, #44]	; (8000cd8 <__aeabi_d2ulz+0x34>)
 8000caa:	4606      	mov	r6, r0
 8000cac:	460f      	mov	r7, r1
 8000cae:	f7ff fc7f 	bl	80005b0 <__aeabi_dmul>
 8000cb2:	f7ff ff55 	bl	8000b60 <__aeabi_d2uiz>
 8000cb6:	4604      	mov	r4, r0
 8000cb8:	f7ff fc00 	bl	80004bc <__aeabi_ui2d>
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4b07      	ldr	r3, [pc, #28]	; (8000cdc <__aeabi_d2ulz+0x38>)
 8000cc0:	f7ff fc76 	bl	80005b0 <__aeabi_dmul>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	460b      	mov	r3, r1
 8000cc8:	4630      	mov	r0, r6
 8000cca:	4639      	mov	r1, r7
 8000ccc:	f7ff fab8 	bl	8000240 <__aeabi_dsub>
 8000cd0:	f7ff ff46 	bl	8000b60 <__aeabi_d2uiz>
 8000cd4:	4621      	mov	r1, r4
 8000cd6:	bdd0      	pop	{r4, r6, r7, pc}
 8000cd8:	3df00000 	.word	0x3df00000
 8000cdc:	41f00000 	.word	0x41f00000

08000ce0 <__udivmoddi4>:
 8000ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ce4:	9e08      	ldr	r6, [sp, #32]
 8000ce6:	460d      	mov	r5, r1
 8000ce8:	4604      	mov	r4, r0
 8000cea:	4688      	mov	r8, r1
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d14d      	bne.n	8000d8c <__udivmoddi4+0xac>
 8000cf0:	428a      	cmp	r2, r1
 8000cf2:	4694      	mov	ip, r2
 8000cf4:	d968      	bls.n	8000dc8 <__udivmoddi4+0xe8>
 8000cf6:	fab2 f282 	clz	r2, r2
 8000cfa:	b152      	cbz	r2, 8000d12 <__udivmoddi4+0x32>
 8000cfc:	fa01 f302 	lsl.w	r3, r1, r2
 8000d00:	f1c2 0120 	rsb	r1, r2, #32
 8000d04:	fa20 f101 	lsr.w	r1, r0, r1
 8000d08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d0c:	ea41 0803 	orr.w	r8, r1, r3
 8000d10:	4094      	lsls	r4, r2
 8000d12:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000d16:	fbb8 f7f1 	udiv	r7, r8, r1
 8000d1a:	fa1f fe8c 	uxth.w	lr, ip
 8000d1e:	fb01 8817 	mls	r8, r1, r7, r8
 8000d22:	fb07 f00e 	mul.w	r0, r7, lr
 8000d26:	0c23      	lsrs	r3, r4, #16
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	d90a      	bls.n	8000d46 <__udivmoddi4+0x66>
 8000d30:	eb1c 0303 	adds.w	r3, ip, r3
 8000d34:	f107 35ff 	add.w	r5, r7, #4294967295
 8000d38:	f080 811e 	bcs.w	8000f78 <__udivmoddi4+0x298>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f240 811b 	bls.w	8000f78 <__udivmoddi4+0x298>
 8000d42:	3f02      	subs	r7, #2
 8000d44:	4463      	add	r3, ip
 8000d46:	1a1b      	subs	r3, r3, r0
 8000d48:	fbb3 f0f1 	udiv	r0, r3, r1
 8000d4c:	fb01 3310 	mls	r3, r1, r0, r3
 8000d50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d54:	b2a4      	uxth	r4, r4
 8000d56:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d5a:	45a6      	cmp	lr, r4
 8000d5c:	d90a      	bls.n	8000d74 <__udivmoddi4+0x94>
 8000d5e:	eb1c 0404 	adds.w	r4, ip, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8109 	bcs.w	8000f7c <__udivmoddi4+0x29c>
 8000d6a:	45a6      	cmp	lr, r4
 8000d6c:	f240 8106 	bls.w	8000f7c <__udivmoddi4+0x29c>
 8000d70:	4464      	add	r4, ip
 8000d72:	3802      	subs	r0, #2
 8000d74:	2100      	movs	r1, #0
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa8>
 8000d80:	2300      	movs	r3, #0
 8000d82:	40d4      	lsrs	r4, r2
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8c:	428b      	cmp	r3, r1
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0xc2>
 8000d90:	2e00      	cmp	r6, #0
 8000d92:	f000 80ee 	beq.w	8000f72 <__udivmoddi4+0x292>
 8000d96:	2100      	movs	r1, #0
 8000d98:	e9c6 0500 	strd	r0, r5, [r6]
 8000d9c:	4608      	mov	r0, r1
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	fab3 f183 	clz	r1, r3
 8000da6:	2900      	cmp	r1, #0
 8000da8:	d14a      	bne.n	8000e40 <__udivmoddi4+0x160>
 8000daa:	42ab      	cmp	r3, r5
 8000dac:	d302      	bcc.n	8000db4 <__udivmoddi4+0xd4>
 8000dae:	4282      	cmp	r2, r0
 8000db0:	f200 80fc 	bhi.w	8000fac <__udivmoddi4+0x2cc>
 8000db4:	1a84      	subs	r4, r0, r2
 8000db6:	eb65 0303 	sbc.w	r3, r5, r3
 8000dba:	2001      	movs	r0, #1
 8000dbc:	4698      	mov	r8, r3
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	d0e2      	beq.n	8000d88 <__udivmoddi4+0xa8>
 8000dc2:	e9c6 4800 	strd	r4, r8, [r6]
 8000dc6:	e7df      	b.n	8000d88 <__udivmoddi4+0xa8>
 8000dc8:	b902      	cbnz	r2, 8000dcc <__udivmoddi4+0xec>
 8000dca:	deff      	udf	#255	; 0xff
 8000dcc:	fab2 f282 	clz	r2, r2
 8000dd0:	2a00      	cmp	r2, #0
 8000dd2:	f040 8091 	bne.w	8000ef8 <__udivmoddi4+0x218>
 8000dd6:	eba1 000c 	sub.w	r0, r1, ip
 8000dda:	2101      	movs	r1, #1
 8000ddc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000de0:	fa1f fe8c 	uxth.w	lr, ip
 8000de4:	fbb0 f3f7 	udiv	r3, r0, r7
 8000de8:	fb07 0013 	mls	r0, r7, r3, r0
 8000dec:	0c25      	lsrs	r5, r4, #16
 8000dee:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000df2:	fb0e f003 	mul.w	r0, lr, r3
 8000df6:	42a8      	cmp	r0, r5
 8000df8:	d908      	bls.n	8000e0c <__udivmoddi4+0x12c>
 8000dfa:	eb1c 0505 	adds.w	r5, ip, r5
 8000dfe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x12a>
 8000e04:	42a8      	cmp	r0, r5
 8000e06:	f200 80ce 	bhi.w	8000fa6 <__udivmoddi4+0x2c6>
 8000e0a:	4643      	mov	r3, r8
 8000e0c:	1a2d      	subs	r5, r5, r0
 8000e0e:	fbb5 f0f7 	udiv	r0, r5, r7
 8000e12:	fb07 5510 	mls	r5, r7, r0, r5
 8000e16:	fb0e fe00 	mul.w	lr, lr, r0
 8000e1a:	b2a4      	uxth	r4, r4
 8000e1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e20:	45a6      	cmp	lr, r4
 8000e22:	d908      	bls.n	8000e36 <__udivmoddi4+0x156>
 8000e24:	eb1c 0404 	adds.w	r4, ip, r4
 8000e28:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e2c:	d202      	bcs.n	8000e34 <__udivmoddi4+0x154>
 8000e2e:	45a6      	cmp	lr, r4
 8000e30:	f200 80b6 	bhi.w	8000fa0 <__udivmoddi4+0x2c0>
 8000e34:	4628      	mov	r0, r5
 8000e36:	eba4 040e 	sub.w	r4, r4, lr
 8000e3a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e3e:	e79e      	b.n	8000d7e <__udivmoddi4+0x9e>
 8000e40:	f1c1 0720 	rsb	r7, r1, #32
 8000e44:	408b      	lsls	r3, r1
 8000e46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e4e:	fa25 fa07 	lsr.w	sl, r5, r7
 8000e52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e56:	fbba f8f9 	udiv	r8, sl, r9
 8000e5a:	fa20 f307 	lsr.w	r3, r0, r7
 8000e5e:	fb09 aa18 	mls	sl, r9, r8, sl
 8000e62:	408d      	lsls	r5, r1
 8000e64:	fa1f fe8c 	uxth.w	lr, ip
 8000e68:	431d      	orrs	r5, r3
 8000e6a:	fa00 f301 	lsl.w	r3, r0, r1
 8000e6e:	fb08 f00e 	mul.w	r0, r8, lr
 8000e72:	0c2c      	lsrs	r4, r5, #16
 8000e74:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000e78:	42a0      	cmp	r0, r4
 8000e7a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b8>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e88:	f080 8088 	bcs.w	8000f9c <__udivmoddi4+0x2bc>
 8000e8c:	42a0      	cmp	r0, r4
 8000e8e:	f240 8085 	bls.w	8000f9c <__udivmoddi4+0x2bc>
 8000e92:	f1a8 0802 	sub.w	r8, r8, #2
 8000e96:	4464      	add	r4, ip
 8000e98:	1a24      	subs	r4, r4, r0
 8000e9a:	fbb4 f0f9 	udiv	r0, r4, r9
 8000e9e:	fb09 4410 	mls	r4, r9, r0, r4
 8000ea2:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ea6:	b2ad      	uxth	r5, r5
 8000ea8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000eac:	45a6      	cmp	lr, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1e2>
 8000eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000eb8:	d26c      	bcs.n	8000f94 <__udivmoddi4+0x2b4>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	d96a      	bls.n	8000f94 <__udivmoddi4+0x2b4>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4464      	add	r4, ip
 8000ec2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ec6:	fba0 9502 	umull	r9, r5, r0, r2
 8000eca:	eba4 040e 	sub.w	r4, r4, lr
 8000ece:	42ac      	cmp	r4, r5
 8000ed0:	46c8      	mov	r8, r9
 8000ed2:	46ae      	mov	lr, r5
 8000ed4:	d356      	bcc.n	8000f84 <__udivmoddi4+0x2a4>
 8000ed6:	d053      	beq.n	8000f80 <__udivmoddi4+0x2a0>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2d0>
 8000edc:	ebb3 0208 	subs.w	r2, r3, r8
 8000ee0:	eb64 040e 	sbc.w	r4, r4, lr
 8000ee4:	fa22 f301 	lsr.w	r3, r2, r1
 8000ee8:	fa04 f707 	lsl.w	r7, r4, r7
 8000eec:	431f      	orrs	r7, r3
 8000eee:	40cc      	lsrs	r4, r1
 8000ef0:	e9c6 7400 	strd	r7, r4, [r6]
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa8>
 8000ef8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000efc:	f1c2 0120 	rsb	r1, r2, #32
 8000f00:	fa25 f301 	lsr.w	r3, r5, r1
 8000f04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f08:	fa20 f101 	lsr.w	r1, r0, r1
 8000f0c:	4095      	lsls	r5, r2
 8000f0e:	430d      	orrs	r5, r1
 8000f10:	fbb3 f1f7 	udiv	r1, r3, r7
 8000f14:	fb07 3311 	mls	r3, r7, r1, r3
 8000f18:	fa1f fe8c 	uxth.w	lr, ip
 8000f1c:	0c28      	lsrs	r0, r5, #16
 8000f1e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f22:	fb01 f30e 	mul.w	r3, r1, lr
 8000f26:	4283      	cmp	r3, r0
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d908      	bls.n	8000f40 <__udivmoddi4+0x260>
 8000f2e:	eb1c 0000 	adds.w	r0, ip, r0
 8000f32:	f101 38ff 	add.w	r8, r1, #4294967295
 8000f36:	d22f      	bcs.n	8000f98 <__udivmoddi4+0x2b8>
 8000f38:	4283      	cmp	r3, r0
 8000f3a:	d92d      	bls.n	8000f98 <__udivmoddi4+0x2b8>
 8000f3c:	3902      	subs	r1, #2
 8000f3e:	4460      	add	r0, ip
 8000f40:	1ac0      	subs	r0, r0, r3
 8000f42:	fbb0 f3f7 	udiv	r3, r0, r7
 8000f46:	fb07 0013 	mls	r0, r7, r3, r0
 8000f4a:	b2ad      	uxth	r5, r5
 8000f4c:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000f50:	fb03 f00e 	mul.w	r0, r3, lr
 8000f54:	42a8      	cmp	r0, r5
 8000f56:	d908      	bls.n	8000f6a <__udivmoddi4+0x28a>
 8000f58:	eb1c 0505 	adds.w	r5, ip, r5
 8000f5c:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f60:	d216      	bcs.n	8000f90 <__udivmoddi4+0x2b0>
 8000f62:	42a8      	cmp	r0, r5
 8000f64:	d914      	bls.n	8000f90 <__udivmoddi4+0x2b0>
 8000f66:	3b02      	subs	r3, #2
 8000f68:	4465      	add	r5, ip
 8000f6a:	1a28      	subs	r0, r5, r0
 8000f6c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f70:	e738      	b.n	8000de4 <__udivmoddi4+0x104>
 8000f72:	4631      	mov	r1, r6
 8000f74:	4630      	mov	r0, r6
 8000f76:	e707      	b.n	8000d88 <__udivmoddi4+0xa8>
 8000f78:	462f      	mov	r7, r5
 8000f7a:	e6e4      	b.n	8000d46 <__udivmoddi4+0x66>
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	e6f9      	b.n	8000d74 <__udivmoddi4+0x94>
 8000f80:	454b      	cmp	r3, r9
 8000f82:	d2a9      	bcs.n	8000ed8 <__udivmoddi4+0x1f8>
 8000f84:	ebb9 0802 	subs.w	r8, r9, r2
 8000f88:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f8c:	3801      	subs	r0, #1
 8000f8e:	e7a3      	b.n	8000ed8 <__udivmoddi4+0x1f8>
 8000f90:	4643      	mov	r3, r8
 8000f92:	e7ea      	b.n	8000f6a <__udivmoddi4+0x28a>
 8000f94:	4628      	mov	r0, r5
 8000f96:	e794      	b.n	8000ec2 <__udivmoddi4+0x1e2>
 8000f98:	4641      	mov	r1, r8
 8000f9a:	e7d1      	b.n	8000f40 <__udivmoddi4+0x260>
 8000f9c:	46d0      	mov	r8, sl
 8000f9e:	e77b      	b.n	8000e98 <__udivmoddi4+0x1b8>
 8000fa0:	4464      	add	r4, ip
 8000fa2:	3802      	subs	r0, #2
 8000fa4:	e747      	b.n	8000e36 <__udivmoddi4+0x156>
 8000fa6:	3b02      	subs	r3, #2
 8000fa8:	4465      	add	r5, ip
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x12c>
 8000fac:	4608      	mov	r0, r1
 8000fae:	e706      	b.n	8000dbe <__udivmoddi4+0xde>
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa8>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <Check_touchkey>:
#include "lcdtp.h"
#include "rtc.h"
#include "pet.h"
#include "alarm.h"
uint8_t Check_touchkey(const int *constraints,
		strType_XPT2046_Coordinate *pDisplayCoordinate) {
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	6039      	str	r1, [r7, #0]
	uint8_t match = (constraints[0] <= pDisplayCoordinate->x
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	683a      	ldr	r2, [r7, #0]
 8000fc8:	8812      	ldrh	r2, [r2, #0]
			&& constraints[1] >= pDisplayCoordinate->x
			&& constraints[2] <= pDisplayCoordinate->y
			&& constraints[3] >= pDisplayCoordinate->y);
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	dc16      	bgt.n	8000ffc <Check_touchkey+0x44>
			&& constraints[1] >= pDisplayCoordinate->x
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	3304      	adds	r3, #4
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	683a      	ldr	r2, [r7, #0]
 8000fd6:	8812      	ldrh	r2, [r2, #0]
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	db0f      	blt.n	8000ffc <Check_touchkey+0x44>
			&& constraints[2] <= pDisplayCoordinate->y
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	3308      	adds	r3, #8
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	683a      	ldr	r2, [r7, #0]
 8000fe4:	8852      	ldrh	r2, [r2, #2]
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	dc08      	bgt.n	8000ffc <Check_touchkey+0x44>
			&& constraints[3] >= pDisplayCoordinate->y);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	330c      	adds	r3, #12
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	683a      	ldr	r2, [r7, #0]
 8000ff2:	8852      	ldrh	r2, [r2, #2]
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	db01      	blt.n	8000ffc <Check_touchkey+0x44>
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	e000      	b.n	8000ffe <Check_touchkey+0x46>
 8000ffc:	2300      	movs	r3, #0
	uint8_t match = (constraints[0] <= pDisplayCoordinate->x
 8000ffe:	73fb      	strb	r3, [r7, #15]
	return match;
 8001000:	7bfb      	ldrb	r3, [r7, #15]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3714      	adds	r7, #20
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr

0800100c <Render>:

void Render(uint8_t *mode_new, uint8_t *render_status,
		const unsigned char *petStats) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
	//Not Render if done
	if (*render_status == 1)
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d033      	beq.n	8001088 <Render+0x7c>
		return;

	//Mode 0 = Home, Mode 1 = Drink Water, Mode 2 = Toggle Dark Mode, Mode 3 = Stats,
	switch (*mode_new) {
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b06      	cmp	r3, #6
 8001026:	d82b      	bhi.n	8001080 <Render+0x74>
 8001028:	a201      	add	r2, pc, #4	; (adr r2, 8001030 <Render+0x24>)
 800102a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102e:	bf00      	nop
 8001030:	0800104d 	.word	0x0800104d
 8001034:	08001053 	.word	0x08001053
 8001038:	0800105f 	.word	0x0800105f
 800103c:	0800106b 	.word	0x0800106b
 8001040:	08001071 	.word	0x08001071
 8001044:	08001077 	.word	0x08001077
 8001048:	0800107d 	.word	0x0800107d
	case (0):
		UI_Home();
 800104c:	f000 f89c 	bl	8001188 <UI_Home>
		break;
 8001050:	e016      	b.n	8001080 <Render+0x74>
	case (1):
		UI_Drink_Water();
 8001052:	f000 f81d 	bl	8001090 <UI_Drink_Water>
		*mode_new = 0;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	2200      	movs	r2, #0
 800105a:	701a      	strb	r2, [r3, #0]
		break;
 800105c:	e010      	b.n	8001080 <Render+0x74>
	case (2):
		LCD_Darkmode_Toggle();
 800105e:	f001 faf3 	bl	8002648 <LCD_Darkmode_Toggle>
		*mode_new = 0;
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
		break;
 8001068:	e00a      	b.n	8001080 <Render+0x74>
	case (3):
		UI_Stats();
 800106a:	f000 f9d3 	bl	8001414 <UI_Stats>
		break;
 800106e:	e007      	b.n	8001080 <Render+0x74>
	case (4):
		UI_Config();
 8001070:	f000 fb74 	bl	800175c <UI_Config>
		break;
 8001074:	e004      	b.n	8001080 <Render+0x74>
	case (5):
		UI_Time_set();
 8001076:	f000 fb8b 	bl	8001790 <UI_Time_set>
		break;
 800107a:	e001      	b.n	8001080 <Render+0x74>
	case (6):
		UI_Set();
 800107c:	f000 facc 	bl	8001618 <UI_Set>
	}
	*render_status = 1;
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	2201      	movs	r2, #1
 8001084:	701a      	strb	r2, [r3, #0]
 8001086:	e000      	b.n	800108a <Render+0x7e>
		return;
 8001088:	bf00      	nop
}
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <UI_Drink_Water>:

void UI_Drink_Water() {
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 8001094:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001098:	22f0      	movs	r2, #240	; 0xf0
 800109a:	2100      	movs	r1, #0
 800109c:	2000      	movs	r0, #0
 800109e:	f000 ffa9 	bl	8001ff4 <LCD_Clear>
	extern uint8_t darkmode_toggle;
	LCD_DrawString(10, 220, "Drinked a glass of water");
 80010a2:	4a2e      	ldr	r2, [pc, #184]	; (800115c <UI_Drink_Water+0xcc>)
 80010a4:	21dc      	movs	r1, #220	; 0xdc
 80010a6:	200a      	movs	r0, #10
 80010a8:	f001 f89c 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(10, 250, "Return to home in 2s");
 80010ac:	4a2c      	ldr	r2, [pc, #176]	; (8001160 <UI_Drink_Water+0xd0>)
 80010ae:	21fa      	movs	r1, #250	; 0xfa
 80010b0:	200a      	movs	r0, #10
 80010b2:	f001 f897 	bl	80021e4 <LCD_DrawString>
	if(!darkmode_toggle) UI_Home_Display_Pet(60,70,water1);
 80010b6:	4b2b      	ldr	r3, [pc, #172]	; (8001164 <UI_Drink_Water+0xd4>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d105      	bne.n	80010ca <UI_Drink_Water+0x3a>
 80010be:	4a2a      	ldr	r2, [pc, #168]	; (8001168 <UI_Drink_Water+0xd8>)
 80010c0:	2146      	movs	r1, #70	; 0x46
 80010c2:	203c      	movs	r0, #60	; 0x3c
 80010c4:	f000 f936 	bl	8001334 <UI_Home_Display_Pet>
 80010c8:	e004      	b.n	80010d4 <UI_Drink_Water+0x44>
	else UI_Home_Display_Pet(60,70,water1_night);
 80010ca:	4a28      	ldr	r2, [pc, #160]	; (800116c <UI_Drink_Water+0xdc>)
 80010cc:	2146      	movs	r1, #70	; 0x46
 80010ce:	203c      	movs	r0, #60	; 0x3c
 80010d0:	f000 f930 	bl	8001334 <UI_Home_Display_Pet>
	HAL_Delay(1000);
 80010d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010d8:	f005 fab6 	bl	8006648 <HAL_Delay>

	LCD_Clear(10, 250, 240, 320);
 80010dc:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80010e0:	22f0      	movs	r2, #240	; 0xf0
 80010e2:	21fa      	movs	r1, #250	; 0xfa
 80010e4:	200a      	movs	r0, #10
 80010e6:	f000 ff85 	bl	8001ff4 <LCD_Clear>
	LCD_DrawString(10, 250, "Return to home in 1s");
 80010ea:	4a21      	ldr	r2, [pc, #132]	; (8001170 <UI_Drink_Water+0xe0>)
 80010ec:	21fa      	movs	r1, #250	; 0xfa
 80010ee:	200a      	movs	r0, #10
 80010f0:	f001 f878 	bl	80021e4 <LCD_DrawString>
	if(!darkmode_toggle) UI_Home_Display_Pet(60,70,water2);
 80010f4:	4b1b      	ldr	r3, [pc, #108]	; (8001164 <UI_Drink_Water+0xd4>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d105      	bne.n	8001108 <UI_Drink_Water+0x78>
 80010fc:	4a1d      	ldr	r2, [pc, #116]	; (8001174 <UI_Drink_Water+0xe4>)
 80010fe:	2146      	movs	r1, #70	; 0x46
 8001100:	203c      	movs	r0, #60	; 0x3c
 8001102:	f000 f917 	bl	8001334 <UI_Home_Display_Pet>
 8001106:	e004      	b.n	8001112 <UI_Drink_Water+0x82>
	else UI_Home_Display_Pet(60,70,water2_night);
 8001108:	4a1b      	ldr	r2, [pc, #108]	; (8001178 <UI_Drink_Water+0xe8>)
 800110a:	2146      	movs	r1, #70	; 0x46
 800110c:	203c      	movs	r0, #60	; 0x3c
 800110e:	f000 f911 	bl	8001334 <UI_Home_Display_Pet>
	HAL_Delay(1000);
 8001112:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001116:	f005 fa97 	bl	8006648 <HAL_Delay>

	LCD_Clear(10, 250, 240, 320);
 800111a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800111e:	22f0      	movs	r2, #240	; 0xf0
 8001120:	21fa      	movs	r1, #250	; 0xfa
 8001122:	200a      	movs	r0, #10
 8001124:	f000 ff66 	bl	8001ff4 <LCD_Clear>
	LCD_DrawString(10, 250, "Return to home in 0s");
 8001128:	4a14      	ldr	r2, [pc, #80]	; (800117c <UI_Drink_Water+0xec>)
 800112a:	21fa      	movs	r1, #250	; 0xfa
 800112c:	200a      	movs	r0, #10
 800112e:	f001 f859 	bl	80021e4 <LCD_DrawString>
	if(!darkmode_toggle) UI_Home_Display_Pet(60,70,water3);
 8001132:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <UI_Drink_Water+0xd4>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d105      	bne.n	8001146 <UI_Drink_Water+0xb6>
 800113a:	4a11      	ldr	r2, [pc, #68]	; (8001180 <UI_Drink_Water+0xf0>)
 800113c:	2146      	movs	r1, #70	; 0x46
 800113e:	203c      	movs	r0, #60	; 0x3c
 8001140:	f000 f8f8 	bl	8001334 <UI_Home_Display_Pet>
 8001144:	e004      	b.n	8001150 <UI_Drink_Water+0xc0>
	else UI_Home_Display_Pet(60,70,water3_night);
 8001146:	4a0f      	ldr	r2, [pc, #60]	; (8001184 <UI_Drink_Water+0xf4>)
 8001148:	2146      	movs	r1, #70	; 0x46
 800114a:	203c      	movs	r0, #60	; 0x3c
 800114c:	f000 f8f2 	bl	8001334 <UI_Home_Display_Pet>
	HAL_Delay(1000);
 8001150:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001154:	f005 fa78 	bl	8006648 <HAL_Delay>

}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	08011d58 	.word	0x08011d58
 8001160:	08011d74 	.word	0x08011d74
 8001164:	20000a18 	.word	0x20000a18
 8001168:	080359e8 	.word	0x080359e8
 800116c:	0803ca70 	.word	0x0803ca70
 8001170:	08011d8c 	.word	0x08011d8c
 8001174:	08043af8 	.word	0x08043af8
 8001178:	0804ab80 	.word	0x0804ab80
 800117c:	08011da4 	.word	0x08011da4
 8001180:	08051c08 	.word	0x08051c08
 8001184:	08058c90 	.word	0x08058c90

08001188 <UI_Home>:

void UI_Home() {
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0

	extern const unsigned char *petStats;
	UI_Home_Display_Button();
 800118c:	f000 f80e 	bl	80011ac <UI_Home_Display_Button>
	UI_Home_Display_Pet(60, 70, petStats);
 8001190:	4b05      	ldr	r3, [pc, #20]	; (80011a8 <UI_Home+0x20>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	461a      	mov	r2, r3
 8001196:	2146      	movs	r1, #70	; 0x46
 8001198:	203c      	movs	r0, #60	; 0x3c
 800119a:	f000 f8cb 	bl	8001334 <UI_Home_Display_Pet>
	UI_Home_Display_DHT11();
 800119e:	f000 f8db 	bl	8001358 <UI_Home_Display_DHT11>
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000000 	.word	0x20000000

080011ac <UI_Home_Display_Button>:

void UI_Home_Display_Button() {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 80011b0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80011b4:	22f0      	movs	r2, #240	; 0xf0
 80011b6:	2100      	movs	r1, #0
 80011b8:	2000      	movs	r0, #0
 80011ba:	f000 ff1b 	bl	8001ff4 <LCD_Clear>
	LCD_DrawString(2, 10, "Config");
 80011be:	4a19      	ldr	r2, [pc, #100]	; (8001224 <UI_Home_Display_Button+0x78>)
 80011c0:	210a      	movs	r1, #10
 80011c2:	2002      	movs	r0, #2
 80011c4:	f001 f80e 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(200, 10, "Stats");
 80011c8:	4a17      	ldr	r2, [pc, #92]	; (8001228 <UI_Home_Display_Button+0x7c>)
 80011ca:	210a      	movs	r1, #10
 80011cc:	20c8      	movs	r0, #200	; 0xc8
 80011ce:	f001 f809 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(40, 220, "Set");
 80011d2:	4a16      	ldr	r2, [pc, #88]	; (800122c <UI_Home_Display_Button+0x80>)
 80011d4:	21dc      	movs	r1, #220	; 0xdc
 80011d6:	2028      	movs	r0, #40	; 0x28
 80011d8:	f001 f804 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(40, 240, "Exercise");
 80011dc:	4a14      	ldr	r2, [pc, #80]	; (8001230 <UI_Home_Display_Button+0x84>)
 80011de:	21f0      	movs	r1, #240	; 0xf0
 80011e0:	2028      	movs	r0, #40	; 0x28
 80011e2:	f000 ffff 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(40, 260, "Timer");
 80011e6:	4a13      	ldr	r2, [pc, #76]	; (8001234 <UI_Home_Display_Button+0x88>)
 80011e8:	f44f 7182 	mov.w	r1, #260	; 0x104
 80011ec:	2028      	movs	r0, #40	; 0x28
 80011ee:	f000 fff9 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(140, 220, "Drink");
 80011f2:	4a11      	ldr	r2, [pc, #68]	; (8001238 <UI_Home_Display_Button+0x8c>)
 80011f4:	21dc      	movs	r1, #220	; 0xdc
 80011f6:	208c      	movs	r0, #140	; 0x8c
 80011f8:	f000 fff4 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(140, 240, "water");
 80011fc:	4a0f      	ldr	r2, [pc, #60]	; (800123c <UI_Home_Display_Button+0x90>)
 80011fe:	21f0      	movs	r1, #240	; 0xf0
 8001200:	208c      	movs	r0, #140	; 0x8c
 8001202:	f000 ffef 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(200, 260, "Dark");
 8001206:	4a0e      	ldr	r2, [pc, #56]	; (8001240 <UI_Home_Display_Button+0x94>)
 8001208:	f44f 7182 	mov.w	r1, #260	; 0x104
 800120c:	20c8      	movs	r0, #200	; 0xc8
 800120e:	f000 ffe9 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(200, 280, "mode");
 8001212:	4a0c      	ldr	r2, [pc, #48]	; (8001244 <UI_Home_Display_Button+0x98>)
 8001214:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001218:	20c8      	movs	r0, #200	; 0xc8
 800121a:	f000 ffe3 	bl	80021e4 <LCD_DrawString>
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	08011dbc 	.word	0x08011dbc
 8001228:	08011dc4 	.word	0x08011dc4
 800122c:	08011dcc 	.word	0x08011dcc
 8001230:	08011dd0 	.word	0x08011dd0
 8001234:	08011ddc 	.word	0x08011ddc
 8001238:	08011de4 	.word	0x08011de4
 800123c:	08011dec 	.word	0x08011dec
 8001240:	08011df4 	.word	0x08011df4
 8001244:	08011dfc 	.word	0x08011dfc

08001248 <UI_Home_Display_Date>:

void UI_Home_Display_Date(uint16_t year, uint8_t month, uint8_t day) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	80fb      	strh	r3, [r7, #6]
 8001252:	460b      	mov	r3, r1
 8001254:	717b      	strb	r3, [r7, #5]
 8001256:	4613      	mov	r3, r2
 8001258:	713b      	strb	r3, [r7, #4]
	char str[10];

	//Draw Year
	sprintf(str, "%04i", year);
 800125a:	88fa      	ldrh	r2, [r7, #6]
 800125c:	f107 030c 	add.w	r3, r7, #12
 8001260:	4915      	ldr	r1, [pc, #84]	; (80012b8 <UI_Home_Display_Date+0x70>)
 8001262:	4618      	mov	r0, r3
 8001264:	f003 fd04 	bl	8004c70 <sprintf_>
	LCD_DrawString(86, 10, str);
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	461a      	mov	r2, r3
 800126e:	210a      	movs	r1, #10
 8001270:	2056      	movs	r0, #86	; 0x56
 8001272:	f000 ffb7 	bl	80021e4 <LCD_DrawString>

	//Draw Month
	sprintf(str, "%02i", month);
 8001276:	797a      	ldrb	r2, [r7, #5]
 8001278:	f107 030c 	add.w	r3, r7, #12
 800127c:	490f      	ldr	r1, [pc, #60]	; (80012bc <UI_Home_Display_Date+0x74>)
 800127e:	4618      	mov	r0, r3
 8001280:	f003 fcf6 	bl	8004c70 <sprintf_>
	LCD_DrawString(125, 10, str);
 8001284:	f107 030c 	add.w	r3, r7, #12
 8001288:	461a      	mov	r2, r3
 800128a:	210a      	movs	r1, #10
 800128c:	207d      	movs	r0, #125	; 0x7d
 800128e:	f000 ffa9 	bl	80021e4 <LCD_DrawString>

	//Draw Day
	sprintf(str, "%02i", day);
 8001292:	793a      	ldrb	r2, [r7, #4]
 8001294:	f107 030c 	add.w	r3, r7, #12
 8001298:	4908      	ldr	r1, [pc, #32]	; (80012bc <UI_Home_Display_Date+0x74>)
 800129a:	4618      	mov	r0, r3
 800129c:	f003 fce8 	bl	8004c70 <sprintf_>
	LCD_DrawString(145, 10, str);
 80012a0:	f107 030c 	add.w	r3, r7, #12
 80012a4:	461a      	mov	r2, r3
 80012a6:	210a      	movs	r1, #10
 80012a8:	2091      	movs	r0, #145	; 0x91
 80012aa:	f000 ff9b 	bl	80021e4 <LCD_DrawString>
}
 80012ae:	bf00      	nop
 80012b0:	3718      	adds	r7, #24
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	08011e04 	.word	0x08011e04
 80012bc:	08011e0c 	.word	0x08011e0c

080012c0 <UI_Home_Display_Time>:

void UI_Home_Display_Time(uint8_t hour, uint8_t minute, uint8_t second) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	71fb      	strb	r3, [r7, #7]
 80012ca:	460b      	mov	r3, r1
 80012cc:	71bb      	strb	r3, [r7, #6]
 80012ce:	4613      	mov	r3, r2
 80012d0:	717b      	strb	r3, [r7, #5]
	char str[10];

	//Draw Hour
	sprintf(str, "%02i", hour);
 80012d2:	79fa      	ldrb	r2, [r7, #7]
 80012d4:	f107 030c 	add.w	r3, r7, #12
 80012d8:	4915      	ldr	r1, [pc, #84]	; (8001330 <UI_Home_Display_Time+0x70>)
 80012da:	4618      	mov	r0, r3
 80012dc:	f003 fcc8 	bl	8004c70 <sprintf_>
	LCD_DrawString(95, 30, str);
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	461a      	mov	r2, r3
 80012e6:	211e      	movs	r1, #30
 80012e8:	205f      	movs	r0, #95	; 0x5f
 80012ea:	f000 ff7b 	bl	80021e4 <LCD_DrawString>

	//Draw Minute
	sprintf(str, "%02i", minute);
 80012ee:	79ba      	ldrb	r2, [r7, #6]
 80012f0:	f107 030c 	add.w	r3, r7, #12
 80012f4:	490e      	ldr	r1, [pc, #56]	; (8001330 <UI_Home_Display_Time+0x70>)
 80012f6:	4618      	mov	r0, r3
 80012f8:	f003 fcba 	bl	8004c70 <sprintf_>
	LCD_DrawString(115, 30, str);
 80012fc:	f107 030c 	add.w	r3, r7, #12
 8001300:	461a      	mov	r2, r3
 8001302:	211e      	movs	r1, #30
 8001304:	2073      	movs	r0, #115	; 0x73
 8001306:	f000 ff6d 	bl	80021e4 <LCD_DrawString>

	//Draw Day
	sprintf(str, "%02i", second);
 800130a:	797a      	ldrb	r2, [r7, #5]
 800130c:	f107 030c 	add.w	r3, r7, #12
 8001310:	4907      	ldr	r1, [pc, #28]	; (8001330 <UI_Home_Display_Time+0x70>)
 8001312:	4618      	mov	r0, r3
 8001314:	f003 fcac 	bl	8004c70 <sprintf_>
	LCD_DrawString(135, 30, str);
 8001318:	f107 030c 	add.w	r3, r7, #12
 800131c:	461a      	mov	r2, r3
 800131e:	211e      	movs	r1, #30
 8001320:	2087      	movs	r0, #135	; 0x87
 8001322:	f000 ff5f 	bl	80021e4 <LCD_DrawString>
}
 8001326:	bf00      	nop
 8001328:	3718      	adds	r7, #24
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	08011e0c 	.word	0x08011e0c

08001334 <UI_Home_Display_Pet>:

void UI_Home_Display_Pet(uint16_t StartX, uint16_t StartY, unsigned char *pic) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	603a      	str	r2, [r7, #0]
 800133e:	80fb      	strh	r3, [r7, #6]
 8001340:	460b      	mov	r3, r1
 8001342:	80bb      	strh	r3, [r7, #4]

	LCD_DrawPicture(StartX, StartY, pic);
 8001344:	88b9      	ldrh	r1, [r7, #4]
 8001346:	88fb      	ldrh	r3, [r7, #6]
 8001348:	683a      	ldr	r2, [r7, #0]
 800134a:	4618      	mov	r0, r3
 800134c:	f001 f99c 	bl	8002688 <LCD_DrawPicture>
}
 8001350:	bf00      	nop
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <UI_Home_Display_DHT11>:

void UI_Home_Display_DHT11() {
 8001358:	b580      	push	{r7, lr}
 800135a:	b086      	sub	sp, #24
 800135c:	af00      	add	r7, sp, #0
	extern DHT11_datastruct DHT11_data;
	char Stemp[10];
	char Shum[10];
	sprintf(Stemp, "%02i", DHT11_data.temp_int);
 800135e:	4b26      	ldr	r3, [pc, #152]	; (80013f8 <UI_Home_Display_DHT11+0xa0>)
 8001360:	789b      	ldrb	r3, [r3, #2]
 8001362:	461a      	mov	r2, r3
 8001364:	f107 030c 	add.w	r3, r7, #12
 8001368:	4924      	ldr	r1, [pc, #144]	; (80013fc <UI_Home_Display_DHT11+0xa4>)
 800136a:	4618      	mov	r0, r3
 800136c:	f003 fc80 	bl	8004c70 <sprintf_>
	LCD_DrawString(10, 50, "T");
 8001370:	4a23      	ldr	r2, [pc, #140]	; (8001400 <UI_Home_Display_DHT11+0xa8>)
 8001372:	2132      	movs	r1, #50	; 0x32
 8001374:	200a      	movs	r0, #10
 8001376:	f000 ff35 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(0, 70, Stemp);
 800137a:	f107 030c 	add.w	r3, r7, #12
 800137e:	461a      	mov	r2, r3
 8001380:	2146      	movs	r1, #70	; 0x46
 8001382:	2000      	movs	r0, #0
 8001384:	f000 ff2e 	bl	80021e4 <LCD_DrawString>
	if (LCD_GetPointPixel(240, 320) == 0x000000) {
 8001388:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800138c:	20f0      	movs	r0, #240	; 0xf0
 800138e:	f000 feb5 	bl	80020fc <LCD_GetPointPixel>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d107      	bne.n	80013a8 <UI_Home_Display_DHT11+0x50>
		LCD_DrawCircle(17, 72, 2, WHITE);
 8001398:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800139c:	2202      	movs	r2, #2
 800139e:	2148      	movs	r1, #72	; 0x48
 80013a0:	2011      	movs	r0, #17
 80013a2:	f000 ff6d 	bl	8002280 <LCD_DrawCircle>
 80013a6:	e005      	b.n	80013b4 <UI_Home_Display_DHT11+0x5c>
	} else {
		LCD_DrawCircle(17, 72, 2, BLACK);
 80013a8:	2300      	movs	r3, #0
 80013aa:	2202      	movs	r2, #2
 80013ac:	2148      	movs	r1, #72	; 0x48
 80013ae:	2011      	movs	r0, #17
 80013b0:	f000 ff66 	bl	8002280 <LCD_DrawCircle>
	}
	LCD_DrawString(20, 70, "C");
 80013b4:	4a13      	ldr	r2, [pc, #76]	; (8001404 <UI_Home_Display_DHT11+0xac>)
 80013b6:	2146      	movs	r1, #70	; 0x46
 80013b8:	2014      	movs	r0, #20
 80013ba:	f000 ff13 	bl	80021e4 <LCD_DrawString>
	sprintf(Shum, "%03i", DHT11_data.humid_int);
 80013be:	4b0e      	ldr	r3, [pc, #56]	; (80013f8 <UI_Home_Display_DHT11+0xa0>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	461a      	mov	r2, r3
 80013c4:	463b      	mov	r3, r7
 80013c6:	4910      	ldr	r1, [pc, #64]	; (8001408 <UI_Home_Display_DHT11+0xb0>)
 80013c8:	4618      	mov	r0, r3
 80013ca:	f003 fc51 	bl	8004c70 <sprintf_>
	LCD_DrawString(220, 50, "H");
 80013ce:	4a0f      	ldr	r2, [pc, #60]	; (800140c <UI_Home_Display_DHT11+0xb4>)
 80013d0:	2132      	movs	r1, #50	; 0x32
 80013d2:	20dc      	movs	r0, #220	; 0xdc
 80013d4:	f000 ff06 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(205, 70, Shum);
 80013d8:	463b      	mov	r3, r7
 80013da:	461a      	mov	r2, r3
 80013dc:	2146      	movs	r1, #70	; 0x46
 80013de:	20cd      	movs	r0, #205	; 0xcd
 80013e0:	f000 ff00 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(230, 70, "%");
 80013e4:	4a0a      	ldr	r2, [pc, #40]	; (8001410 <UI_Home_Display_DHT11+0xb8>)
 80013e6:	2146      	movs	r1, #70	; 0x46
 80013e8:	20e6      	movs	r0, #230	; 0xe6
 80013ea:	f000 fefb 	bl	80021e4 <LCD_DrawString>

}
 80013ee:	bf00      	nop
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000bb4 	.word	0x20000bb4
 80013fc:	08011e0c 	.word	0x08011e0c
 8001400:	08011e14 	.word	0x08011e14
 8001404:	08011e18 	.word	0x08011e18
 8001408:	08011e1c 	.word	0x08011e1c
 800140c:	08011e24 	.word	0x08011e24
 8001410:	08011e28 	.word	0x08011e28

08001414 <UI_Stats>:

void UI_Stats() {
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 8001418:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800141c:	22f0      	movs	r2, #240	; 0xf0
 800141e:	2100      	movs	r1, #0
 8001420:	2000      	movs	r0, #0
 8001422:	f000 fde7 	bl	8001ff4 <LCD_Clear>
	LCD_DrawString(40, 50, "Time since last drink");
 8001426:	4a0c      	ldr	r2, [pc, #48]	; (8001458 <UI_Stats+0x44>)
 8001428:	2132      	movs	r1, #50	; 0x32
 800142a:	2028      	movs	r0, #40	; 0x28
 800142c:	f000 feda 	bl	80021e4 <LCD_DrawString>

	UI_Stats_Update();
 8001430:	f000 f81a 	bl	8001468 <UI_Stats_Update>
	LCD_DrawString(80, 125, "Next drink");
 8001434:	4a09      	ldr	r2, [pc, #36]	; (800145c <UI_Stats+0x48>)
 8001436:	217d      	movs	r1, #125	; 0x7d
 8001438:	2050      	movs	r0, #80	; 0x50
 800143a:	f000 fed3 	bl	80021e4 <LCD_DrawString>
	//TODO: Time Of Next Water Drinking Event
	LCD_DrawString(70, 190, "Exercise Timer");
 800143e:	4a08      	ldr	r2, [pc, #32]	; (8001460 <UI_Stats+0x4c>)
 8001440:	21be      	movs	r1, #190	; 0xbe
 8001442:	2046      	movs	r0, #70	; 0x46
 8001444:	f000 fece 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(70, 280, "Back to home");
 8001448:	4a06      	ldr	r2, [pc, #24]	; (8001464 <UI_Stats+0x50>)
 800144a:	f44f 718c 	mov.w	r1, #280	; 0x118
 800144e:	2046      	movs	r0, #70	; 0x46
 8001450:	f000 fec8 	bl	80021e4 <LCD_DrawString>
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	08011e2c 	.word	0x08011e2c
 800145c:	08011e44 	.word	0x08011e44
 8001460:	08011e50 	.word	0x08011e50
 8001464:	08011e60 	.word	0x08011e60

08001468 <UI_Stats_Update>:
void UI_Stats_Update() {
 8001468:	b5b0      	push	{r4, r5, r7, lr}
 800146a:	b08a      	sub	sp, #40	; 0x28
 800146c:	af02      	add	r7, sp, #8
	extern uint32_t lastupdate_raw, lastdrink_raw;
	uint32_t realtime_raw = RTC_raw();
 800146e:	f003 fe83 	bl	8005178 <RTC_raw>
 8001472:	61f8      	str	r0, [r7, #28]

	if (realtime_raw == lastupdate_raw)
 8001474:	4b5e      	ldr	r3, [pc, #376]	; (80015f0 <UI_Stats_Update+0x188>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	69fa      	ldr	r2, [r7, #28]
 800147a:	429a      	cmp	r2, r3
 800147c:	f000 80b3 	beq.w	80015e6 <UI_Stats_Update+0x17e>
		return;
	uint32_t time_diff = realtime_raw - lastdrink_raw;
 8001480:	4b5c      	ldr	r3, [pc, #368]	; (80015f4 <UI_Stats_Update+0x18c>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	69fa      	ldr	r2, [r7, #28]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	61bb      	str	r3, [r7, #24]

	//Update New Last Drink
	lastupdate_raw = realtime_raw;
 800148a:	4a59      	ldr	r2, [pc, #356]	; (80015f0 <UI_Stats_Update+0x188>)
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	6013      	str	r3, [r2, #0]

	char timestr[15];
	sprintf(timestr, "%02d : %02d : %02d", time_diff / 3600,
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	4a59      	ldr	r2, [pc, #356]	; (80015f8 <UI_Stats_Update+0x190>)
 8001494:	fba2 2303 	umull	r2, r3, r2, r3
 8001498:	0adc      	lsrs	r4, r3, #11
			(time_diff % 3600) / 60, time_diff % 60);
 800149a:	69ba      	ldr	r2, [r7, #24]
 800149c:	4b56      	ldr	r3, [pc, #344]	; (80015f8 <UI_Stats_Update+0x190>)
 800149e:	fba3 1302 	umull	r1, r3, r3, r2
 80014a2:	0adb      	lsrs	r3, r3, #11
 80014a4:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80014a8:	fb01 f303 	mul.w	r3, r1, r3
 80014ac:	1ad3      	subs	r3, r2, r3
	sprintf(timestr, "%02d : %02d : %02d", time_diff / 3600,
 80014ae:	4a53      	ldr	r2, [pc, #332]	; (80015fc <UI_Stats_Update+0x194>)
 80014b0:	fba2 2303 	umull	r2, r3, r2, r3
 80014b4:	095d      	lsrs	r5, r3, #5
 80014b6:	69b9      	ldr	r1, [r7, #24]
 80014b8:	4b50      	ldr	r3, [pc, #320]	; (80015fc <UI_Stats_Update+0x194>)
 80014ba:	fba3 2301 	umull	r2, r3, r3, r1
 80014be:	095a      	lsrs	r2, r3, #5
 80014c0:	4613      	mov	r3, r2
 80014c2:	011b      	lsls	r3, r3, #4
 80014c4:	1a9b      	subs	r3, r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	1aca      	subs	r2, r1, r3
 80014ca:	1d38      	adds	r0, r7, #4
 80014cc:	9200      	str	r2, [sp, #0]
 80014ce:	462b      	mov	r3, r5
 80014d0:	4622      	mov	r2, r4
 80014d2:	494b      	ldr	r1, [pc, #300]	; (8001600 <UI_Stats_Update+0x198>)
 80014d4:	f003 fbcc 	bl	8004c70 <sprintf_>
	LCD_DrawString(75, 85, timestr);
 80014d8:	1d3b      	adds	r3, r7, #4
 80014da:	461a      	mov	r2, r3
 80014dc:	2155      	movs	r1, #85	; 0x55
 80014de:	204b      	movs	r0, #75	; 0x4b
 80014e0:	f000 fe80 	bl	80021e4 <LCD_DrawString>
	extern DHT11_datastruct DHT11_data;
	extern int tilnext; // time till next drink
	extern uint32_t exertimer;
	extern uint8_t EXER_TIMER_SET_FLAG;

	tilnext = next - realtime_raw;
 80014e4:	4b47      	ldr	r3, [pc, #284]	; (8001604 <UI_Stats_Update+0x19c>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	461a      	mov	r2, r3
 80014ee:	4b46      	ldr	r3, [pc, #280]	; (8001608 <UI_Stats_Update+0x1a0>)
 80014f0:	601a      	str	r2, [r3, #0]
	if (tilnext < 0) {
 80014f2:	4b45      	ldr	r3, [pc, #276]	; (8001608 <UI_Stats_Update+0x1a0>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	da02      	bge.n	8001500 <UI_Stats_Update+0x98>
		tilnext = 0;
 80014fa:	4b43      	ldr	r3, [pc, #268]	; (8001608 <UI_Stats_Update+0x1a0>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
	}

	sprintf(timestr, "%02d : %02d : %02d", tilnext / 3600,
 8001500:	4b41      	ldr	r3, [pc, #260]	; (8001608 <UI_Stats_Update+0x1a0>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a3c      	ldr	r2, [pc, #240]	; (80015f8 <UI_Stats_Update+0x190>)
 8001506:	fb82 1203 	smull	r1, r2, r2, r3
 800150a:	441a      	add	r2, r3
 800150c:	12d2      	asrs	r2, r2, #11
 800150e:	17db      	asrs	r3, r3, #31
 8001510:	1ad4      	subs	r4, r2, r3
			(tilnext % 3600) / 60, tilnext % 60);
 8001512:	4b3d      	ldr	r3, [pc, #244]	; (8001608 <UI_Stats_Update+0x1a0>)
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	4b38      	ldr	r3, [pc, #224]	; (80015f8 <UI_Stats_Update+0x190>)
 8001518:	fb83 1302 	smull	r1, r3, r3, r2
 800151c:	4413      	add	r3, r2
 800151e:	12d9      	asrs	r1, r3, #11
 8001520:	17d3      	asrs	r3, r2, #31
 8001522:	1acb      	subs	r3, r1, r3
 8001524:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001528:	fb01 f303 	mul.w	r3, r1, r3
 800152c:	1ad3      	subs	r3, r2, r3
	sprintf(timestr, "%02d : %02d : %02d", tilnext / 3600,
 800152e:	4a33      	ldr	r2, [pc, #204]	; (80015fc <UI_Stats_Update+0x194>)
 8001530:	fb82 1203 	smull	r1, r2, r2, r3
 8001534:	441a      	add	r2, r3
 8001536:	1152      	asrs	r2, r2, #5
 8001538:	17db      	asrs	r3, r3, #31
 800153a:	1ad5      	subs	r5, r2, r3
 800153c:	4b32      	ldr	r3, [pc, #200]	; (8001608 <UI_Stats_Update+0x1a0>)
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	4b2e      	ldr	r3, [pc, #184]	; (80015fc <UI_Stats_Update+0x194>)
 8001542:	fb83 1302 	smull	r1, r3, r3, r2
 8001546:	4413      	add	r3, r2
 8001548:	1159      	asrs	r1, r3, #5
 800154a:	17d3      	asrs	r3, r2, #31
 800154c:	1ac9      	subs	r1, r1, r3
 800154e:	460b      	mov	r3, r1
 8001550:	011b      	lsls	r3, r3, #4
 8001552:	1a5b      	subs	r3, r3, r1
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	1ad1      	subs	r1, r2, r3
 8001558:	1d38      	adds	r0, r7, #4
 800155a:	9100      	str	r1, [sp, #0]
 800155c:	462b      	mov	r3, r5
 800155e:	4622      	mov	r2, r4
 8001560:	4927      	ldr	r1, [pc, #156]	; (8001600 <UI_Stats_Update+0x198>)
 8001562:	f003 fb85 	bl	8004c70 <sprintf_>
	LCD_DrawString(75, 155, timestr);
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	461a      	mov	r2, r3
 800156a:	219b      	movs	r1, #155	; 0x9b
 800156c:	204b      	movs	r0, #75	; 0x4b
 800156e:	f000 fe39 	bl	80021e4 <LCD_DrawString>

	//tilexer: when will the clock ring next time
	uint32_t tilexer = exertimer - realtime_raw;
 8001572:	4b26      	ldr	r3, [pc, #152]	; (800160c <UI_Stats_Update+0x1a4>)
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	617b      	str	r3, [r7, #20]
	if (tilexer < 0) {
			tilexer = 0;
		}
	if(EXER_TIMER_SET_FLAG){
 800157c:	4b24      	ldr	r3, [pc, #144]	; (8001610 <UI_Stats_Update+0x1a8>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d02a      	beq.n	80015da <UI_Stats_Update+0x172>
		sprintf(timestr, "%02d : %02d : %02d", tilexer / 3600,
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	4a1c      	ldr	r2, [pc, #112]	; (80015f8 <UI_Stats_Update+0x190>)
 8001588:	fba2 2303 	umull	r2, r3, r2, r3
 800158c:	0adc      	lsrs	r4, r3, #11
					(tilexer % 3600) / 60, tilexer % 60);
 800158e:	697a      	ldr	r2, [r7, #20]
 8001590:	4b19      	ldr	r3, [pc, #100]	; (80015f8 <UI_Stats_Update+0x190>)
 8001592:	fba3 1302 	umull	r1, r3, r3, r2
 8001596:	0adb      	lsrs	r3, r3, #11
 8001598:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800159c:	fb01 f303 	mul.w	r3, r1, r3
 80015a0:	1ad3      	subs	r3, r2, r3
		sprintf(timestr, "%02d : %02d : %02d", tilexer / 3600,
 80015a2:	4a16      	ldr	r2, [pc, #88]	; (80015fc <UI_Stats_Update+0x194>)
 80015a4:	fba2 2303 	umull	r2, r3, r2, r3
 80015a8:	095d      	lsrs	r5, r3, #5
 80015aa:	6979      	ldr	r1, [r7, #20]
 80015ac:	4b13      	ldr	r3, [pc, #76]	; (80015fc <UI_Stats_Update+0x194>)
 80015ae:	fba3 2301 	umull	r2, r3, r3, r1
 80015b2:	095a      	lsrs	r2, r3, #5
 80015b4:	4613      	mov	r3, r2
 80015b6:	011b      	lsls	r3, r3, #4
 80015b8:	1a9b      	subs	r3, r3, r2
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	1aca      	subs	r2, r1, r3
 80015be:	1d38      	adds	r0, r7, #4
 80015c0:	9200      	str	r2, [sp, #0]
 80015c2:	462b      	mov	r3, r5
 80015c4:	4622      	mov	r2, r4
 80015c6:	490e      	ldr	r1, [pc, #56]	; (8001600 <UI_Stats_Update+0x198>)
 80015c8:	f003 fb52 	bl	8004c70 <sprintf_>
		LCD_DrawString(75, 205, timestr);
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	461a      	mov	r2, r3
 80015d0:	21cd      	movs	r1, #205	; 0xcd
 80015d2:	204b      	movs	r0, #75	; 0x4b
 80015d4:	f000 fe06 	bl	80021e4 <LCD_DrawString>
 80015d8:	e006      	b.n	80015e8 <UI_Stats_Update+0x180>
	}else{//Timer not set
		LCD_DrawString(75, 205,  "-- : -- : --");
 80015da:	4a0e      	ldr	r2, [pc, #56]	; (8001614 <UI_Stats_Update+0x1ac>)
 80015dc:	21cd      	movs	r1, #205	; 0xcd
 80015de:	204b      	movs	r0, #75	; 0x4b
 80015e0:	f000 fe00 	bl	80021e4 <LCD_DrawString>
 80015e4:	e000      	b.n	80015e8 <UI_Stats_Update+0x180>
		return;
 80015e6:	bf00      	nop
	}

}
 80015e8:	3720      	adds	r7, #32
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bdb0      	pop	{r4, r5, r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000bc8 	.word	0x20000bc8
 80015f4:	20000bcc 	.word	0x20000bcc
 80015f8:	91a2b3c5 	.word	0x91a2b3c5
 80015fc:	88888889 	.word	0x88888889
 8001600:	08011e70 	.word	0x08011e70
 8001604:	20000bd0 	.word	0x20000bd0
 8001608:	20000bd4 	.word	0x20000bd4
 800160c:	20000bdc 	.word	0x20000bdc
 8001610:	20000be2 	.word	0x20000be2
 8001614:	08011e84 	.word	0x08011e84

08001618 <UI_Set>:

void UI_Set() {
 8001618:	b590      	push	{r4, r7, lr}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 800161e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001622:	22f0      	movs	r2, #240	; 0xf0
 8001624:	2100      	movs	r1, #0
 8001626:	2000      	movs	r0, #0
 8001628:	f000 fce4 	bl	8001ff4 <LCD_Clear>
	extern exertime;
	LCD_DrawString(80, 50, "Hour");
 800162c:	4a25      	ldr	r2, [pc, #148]	; (80016c4 <UI_Set+0xac>)
 800162e:	2132      	movs	r1, #50	; 0x32
 8001630:	2050      	movs	r0, #80	; 0x50
 8001632:	f000 fdd7 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(140, 50, "Minute");
 8001636:	4a24      	ldr	r2, [pc, #144]	; (80016c8 <UI_Set+0xb0>)
 8001638:	2132      	movs	r1, #50	; 0x32
 800163a:	208c      	movs	r0, #140	; 0x8c
 800163c:	f000 fdd2 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(80, 90, " +       + ");
 8001640:	4a22      	ldr	r2, [pc, #136]	; (80016cc <UI_Set+0xb4>)
 8001642:	215a      	movs	r1, #90	; 0x5a
 8001644:	2050      	movs	r0, #80	; 0x50
 8001646:	f000 fdcd 	bl	80021e4 <LCD_DrawString>
	char time[16];
	sprintf(time, "%02d : %02d", exertime / 3600, (exertime % 3600) / 60);
 800164a:	4b21      	ldr	r3, [pc, #132]	; (80016d0 <UI_Set+0xb8>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a21      	ldr	r2, [pc, #132]	; (80016d4 <UI_Set+0xbc>)
 8001650:	fb82 1203 	smull	r1, r2, r2, r3
 8001654:	441a      	add	r2, r3
 8001656:	12d2      	asrs	r2, r2, #11
 8001658:	17db      	asrs	r3, r3, #31
 800165a:	1ad4      	subs	r4, r2, r3
 800165c:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <UI_Set+0xb8>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	4b1c      	ldr	r3, [pc, #112]	; (80016d4 <UI_Set+0xbc>)
 8001662:	fb83 1302 	smull	r1, r3, r3, r2
 8001666:	4413      	add	r3, r2
 8001668:	12d9      	asrs	r1, r3, #11
 800166a:	17d3      	asrs	r3, r2, #31
 800166c:	1acb      	subs	r3, r1, r3
 800166e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001672:	fb01 f303 	mul.w	r3, r1, r3
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	4a17      	ldr	r2, [pc, #92]	; (80016d8 <UI_Set+0xc0>)
 800167a:	fb82 1203 	smull	r1, r2, r2, r3
 800167e:	441a      	add	r2, r3
 8001680:	1152      	asrs	r2, r2, #5
 8001682:	17db      	asrs	r3, r3, #31
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	4638      	mov	r0, r7
 8001688:	4622      	mov	r2, r4
 800168a:	4914      	ldr	r1, [pc, #80]	; (80016dc <UI_Set+0xc4>)
 800168c:	f003 faf0 	bl	8004c70 <sprintf_>
	LCD_DrawString(90, 130, time);
 8001690:	463b      	mov	r3, r7
 8001692:	461a      	mov	r2, r3
 8001694:	2182      	movs	r1, #130	; 0x82
 8001696:	205a      	movs	r0, #90	; 0x5a
 8001698:	f000 fda4 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(80, 170, " -       -");
 800169c:	4a10      	ldr	r2, [pc, #64]	; (80016e0 <UI_Set+0xc8>)
 800169e:	21aa      	movs	r1, #170	; 0xaa
 80016a0:	2050      	movs	r0, #80	; 0x50
 80016a2:	f000 fd9f 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(100, 240, "Set");
 80016a6:	4a0f      	ldr	r2, [pc, #60]	; (80016e4 <UI_Set+0xcc>)
 80016a8:	21f0      	movs	r1, #240	; 0xf0
 80016aa:	2064      	movs	r0, #100	; 0x64
 80016ac:	f000 fd9a 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(70, 280, "Back to home");
 80016b0:	4a0d      	ldr	r2, [pc, #52]	; (80016e8 <UI_Set+0xd0>)
 80016b2:	f44f 718c 	mov.w	r1, #280	; 0x118
 80016b6:	2046      	movs	r0, #70	; 0x46
 80016b8:	f000 fd94 	bl	80021e4 <LCD_DrawString>
}
 80016bc:	bf00      	nop
 80016be:	3714      	adds	r7, #20
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd90      	pop	{r4, r7, pc}
 80016c4:	08011e94 	.word	0x08011e94
 80016c8:	08011e9c 	.word	0x08011e9c
 80016cc:	08011ea4 	.word	0x08011ea4
 80016d0:	20000bd8 	.word	0x20000bd8
 80016d4:	91a2b3c5 	.word	0x91a2b3c5
 80016d8:	88888889 	.word	0x88888889
 80016dc:	08011eb0 	.word	0x08011eb0
 80016e0:	08011ebc 	.word	0x08011ebc
 80016e4:	08011dcc 	.word	0x08011dcc
 80016e8:	08011e60 	.word	0x08011e60

080016ec <UI_Set_Update>:
void UI_Set_Update() {
 80016ec:	b590      	push	{r4, r7, lr}
 80016ee:	b085      	sub	sp, #20
 80016f0:	af00      	add	r7, sp, #0
	extern exertime;
	char time[16];
	sprintf(time, "%02d : %02d", exertime / 3600, (exertime % 3600) / 60);
 80016f2:	4b16      	ldr	r3, [pc, #88]	; (800174c <UI_Set_Update+0x60>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a16      	ldr	r2, [pc, #88]	; (8001750 <UI_Set_Update+0x64>)
 80016f8:	fb82 1203 	smull	r1, r2, r2, r3
 80016fc:	441a      	add	r2, r3
 80016fe:	12d2      	asrs	r2, r2, #11
 8001700:	17db      	asrs	r3, r3, #31
 8001702:	1ad4      	subs	r4, r2, r3
 8001704:	4b11      	ldr	r3, [pc, #68]	; (800174c <UI_Set_Update+0x60>)
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	4b11      	ldr	r3, [pc, #68]	; (8001750 <UI_Set_Update+0x64>)
 800170a:	fb83 1302 	smull	r1, r3, r3, r2
 800170e:	4413      	add	r3, r2
 8001710:	12d9      	asrs	r1, r3, #11
 8001712:	17d3      	asrs	r3, r2, #31
 8001714:	1acb      	subs	r3, r1, r3
 8001716:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800171a:	fb01 f303 	mul.w	r3, r1, r3
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	4a0c      	ldr	r2, [pc, #48]	; (8001754 <UI_Set_Update+0x68>)
 8001722:	fb82 1203 	smull	r1, r2, r2, r3
 8001726:	441a      	add	r2, r3
 8001728:	1152      	asrs	r2, r2, #5
 800172a:	17db      	asrs	r3, r3, #31
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	4638      	mov	r0, r7
 8001730:	4622      	mov	r2, r4
 8001732:	4909      	ldr	r1, [pc, #36]	; (8001758 <UI_Set_Update+0x6c>)
 8001734:	f003 fa9c 	bl	8004c70 <sprintf_>
	LCD_DrawString(90, 130, time);
 8001738:	463b      	mov	r3, r7
 800173a:	461a      	mov	r2, r3
 800173c:	2182      	movs	r1, #130	; 0x82
 800173e:	205a      	movs	r0, #90	; 0x5a
 8001740:	f000 fd50 	bl	80021e4 <LCD_DrawString>
}
 8001744:	bf00      	nop
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	bd90      	pop	{r4, r7, pc}
 800174c:	20000bd8 	.word	0x20000bd8
 8001750:	91a2b3c5 	.word	0x91a2b3c5
 8001754:	88888889 	.word	0x88888889
 8001758:	08011eb0 	.word	0x08011eb0

0800175c <UI_Config>:

void UI_Config(){
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 8001760:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001764:	22f0      	movs	r2, #240	; 0xf0
 8001766:	2100      	movs	r1, #0
 8001768:	2000      	movs	r0, #0
 800176a:	f000 fc43 	bl	8001ff4 <LCD_Clear>
	LCD_DrawString(40, 50, "- Set Time");
 800176e:	4a06      	ldr	r2, [pc, #24]	; (8001788 <UI_Config+0x2c>)
 8001770:	2132      	movs	r1, #50	; 0x32
 8001772:	2028      	movs	r0, #40	; 0x28
 8001774:	f000 fd36 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(10, 280, "Back");
 8001778:	4a04      	ldr	r2, [pc, #16]	; (800178c <UI_Config+0x30>)
 800177a:	f44f 718c 	mov.w	r1, #280	; 0x118
 800177e:	200a      	movs	r0, #10
 8001780:	f000 fd30 	bl	80021e4 <LCD_DrawString>
}
 8001784:	bf00      	nop
 8001786:	bd80      	pop	{r7, pc}
 8001788:	08011ec8 	.word	0x08011ec8
 800178c:	08011ed4 	.word	0x08011ed4

08001790 <UI_Time_set>:

void UI_Time_set(){
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 8001794:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001798:	22f0      	movs	r2, #240	; 0xf0
 800179a:	2100      	movs	r1, #0
 800179c:	2000      	movs	r0, #0
 800179e:	f000 fc29 	bl	8001ff4 <LCD_Clear>
	LCD_DrawString(90, 50, "Set Time");
 80017a2:	4a08      	ldr	r2, [pc, #32]	; (80017c4 <UI_Time_set+0x34>)
 80017a4:	2132      	movs	r1, #50	; 0x32
 80017a6:	205a      	movs	r0, #90	; 0x5a
 80017a8:	f000 fd1c 	bl	80021e4 <LCD_DrawString>
	LCD_DrawString(10, 280, "Back");
 80017ac:	4a06      	ldr	r2, [pc, #24]	; (80017c8 <UI_Time_set+0x38>)
 80017ae:	f44f 718c 	mov.w	r1, #280	; 0x118
 80017b2:	200a      	movs	r0, #10
 80017b4:	f000 fd16 	bl	80021e4 <LCD_DrawString>
	//Handle In Main
	printf("Pleas Input Date Time: yyyymmddhhmmss");
 80017b8:	4804      	ldr	r0, [pc, #16]	; (80017cc <UI_Time_set+0x3c>)
 80017ba:	f003 fa3d 	bl	8004c38 <printf_>
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	08011edc 	.word	0x08011edc
 80017c8:	08011ed4 	.word	0x08011ed4
 80017cc:	08011ee8 	.word	0x08011ee8

080017d0 <alarm_update_next>:


/*
 * Call when Initialize or Times up
 */
void alarm_update_next(){
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
	extern uint32_t next;
	extern DHT11_datastruct DHT11_data;

	uint32_t realtime_raw = RTC_raw();
 80017d6:	f003 fccf 	bl	8005178 <RTC_raw>
 80017da:	6078      	str	r0, [r7, #4]
	uint8_t humid = DHT11_data.humid_int;
 80017dc:	4b17      	ldr	r3, [pc, #92]	; (800183c <alarm_update_next+0x6c>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	70fb      	strb	r3, [r7, #3]
	uint8_t temp = DHT11_data.temp_int;
 80017e2:	4b16      	ldr	r3, [pc, #88]	; (800183c <alarm_update_next+0x6c>)
 80017e4:	789b      	ldrb	r3, [r3, #2]
 80017e6:	70bb      	strb	r3, [r7, #2]

	next = 2400 * (1 + (humid / 100)); //humidity
 80017e8:	78fb      	ldrb	r3, [r7, #3]
 80017ea:	4a15      	ldr	r2, [pc, #84]	; (8001840 <alarm_update_next+0x70>)
 80017ec:	fba2 2303 	umull	r2, r3, r2, r3
 80017f0:	095b      	lsrs	r3, r3, #5
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	3301      	adds	r3, #1
 80017f6:	f44f 6216 	mov.w	r2, #2400	; 0x960
 80017fa:	fb02 f303 	mul.w	r3, r2, r3
 80017fe:	461a      	mov	r2, r3
 8001800:	4b10      	ldr	r3, [pc, #64]	; (8001844 <alarm_update_next+0x74>)
 8001802:	601a      	str	r2, [r3, #0]
	if (temp > 26) {
 8001804:	78bb      	ldrb	r3, [r7, #2]
 8001806:	2b1a      	cmp	r3, #26
 8001808:	d90e      	bls.n	8001828 <alarm_update_next+0x58>
		next = next / (1 + (temp - 26) / 10); //temperature
 800180a:	4b0e      	ldr	r3, [pc, #56]	; (8001844 <alarm_update_next+0x74>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	78bb      	ldrb	r3, [r7, #2]
 8001810:	3b1a      	subs	r3, #26
 8001812:	490d      	ldr	r1, [pc, #52]	; (8001848 <alarm_update_next+0x78>)
 8001814:	fb81 0103 	smull	r0, r1, r1, r3
 8001818:	1089      	asrs	r1, r1, #2
 800181a:	17db      	asrs	r3, r3, #31
 800181c:	1acb      	subs	r3, r1, r3
 800181e:	3301      	adds	r3, #1
 8001820:	fbb2 f3f3 	udiv	r3, r2, r3
 8001824:	4a07      	ldr	r2, [pc, #28]	; (8001844 <alarm_update_next+0x74>)
 8001826:	6013      	str	r3, [r2, #0]
	}
	next += realtime_raw;
 8001828:	4b06      	ldr	r3, [pc, #24]	; (8001844 <alarm_update_next+0x74>)
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4413      	add	r3, r2
 8001830:	4a04      	ldr	r2, [pc, #16]	; (8001844 <alarm_update_next+0x74>)
 8001832:	6013      	str	r3, [r2, #0]
}
 8001834:	bf00      	nop
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20000bb4 	.word	0x20000bb4
 8001840:	51eb851f 	.word	0x51eb851f
 8001844:	20000bd0 	.word	0x20000bd0
 8001848:	66666667 	.word	0x66666667

0800184c <alarm_update_last>:


void alarm_update_last(){
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
	extern uint32_t lastdrink_raw;
	lastdrink_raw = RTC_raw();
 8001850:	f003 fc92 	bl	8005178 <RTC_raw>
 8001854:	4603      	mov	r3, r0
 8001856:	4a02      	ldr	r2, [pc, #8]	; (8001860 <alarm_update_last+0x14>)
 8001858:	6013      	str	r3, [r2, #0]
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000bcc 	.word	0x20000bcc

08001864 <alarm_times_up>:

void alarm_times_up(){
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
	extern uint8_t ALARM_TIMES_UP_RENDER_FLAG;
	extern const unsigned char * petStats;
	extern uint8_t darkmode_toggle;
	  ALARM_TIMES_UP_RENDER_FLAG = 1; // Prevent Keep Updating UI
 8001868:	4b08      	ldr	r3, [pc, #32]	; (800188c <alarm_times_up+0x28>)
 800186a:	2201      	movs	r2, #1
 800186c:	701a      	strb	r2, [r3, #0]
	  if(!darkmode_toggle) petStats = water1;
 800186e:	4b08      	ldr	r3, [pc, #32]	; (8001890 <alarm_times_up+0x2c>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d103      	bne.n	800187e <alarm_times_up+0x1a>
 8001876:	4b07      	ldr	r3, [pc, #28]	; (8001894 <alarm_times_up+0x30>)
 8001878:	4a07      	ldr	r2, [pc, #28]	; (8001898 <alarm_times_up+0x34>)
 800187a:	601a      	str	r2, [r3, #0]
	  else petStats = water1_night;
}
 800187c:	e002      	b.n	8001884 <alarm_times_up+0x20>
	  else petStats = water1_night;
 800187e:	4b05      	ldr	r3, [pc, #20]	; (8001894 <alarm_times_up+0x30>)
 8001880:	4a06      	ldr	r2, [pc, #24]	; (800189c <alarm_times_up+0x38>)
 8001882:	601a      	str	r2, [r3, #0]
}
 8001884:	bf00      	nop
 8001886:	46bd      	mov	sp, r7
 8001888:	bc80      	pop	{r7}
 800188a:	4770      	bx	lr
 800188c:	20000be1 	.word	0x20000be1
 8001890:	20000a18 	.word	0x20000a18
 8001894:	20000000 	.word	0x20000000
 8001898:	080359e8 	.word	0x080359e8
 800189c:	0803ca70 	.word	0x0803ca70

080018a0 <alarm_release>:

void alarm_release(){ //When User Click Drink Water
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
	alarm_update_next();
 80018a4:	f7ff ff94 	bl	80017d0 <alarm_update_next>
	alarm_update_last();
 80018a8:	f7ff ffd0 	bl	800184c <alarm_update_last>
	extern uint8_t ALARM_TIMES_UP_RENDER_FLAG;
	ALARM_TIMES_UP_RENDER_FLAG = 0;
 80018ac:	4b03      	ldr	r3, [pc, #12]	; (80018bc <alarm_release+0x1c>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	701a      	strb	r2, [r3, #0]
	Beep_stop();
 80018b2:	f000 f81f 	bl	80018f4 <Beep_stop>
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000be1 	.word	0x20000be1

080018c0 <debug_alarm_set>:

void debug_alarm_set(){ //Alarm rings after 3 second (Pressing K2)
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
	extern uint32_t next;

	uint32_t realtime_raw = RTC_raw();
 80018c6:	f003 fc57 	bl	8005178 <RTC_raw>
 80018ca:	6078      	str	r0, [r7, #4]

	next = realtime_raw + 3;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3303      	adds	r3, #3
 80018d0:	4a02      	ldr	r2, [pc, #8]	; (80018dc <debug_alarm_set+0x1c>)
 80018d2:	6013      	str	r3, [r2, #0]
}
 80018d4:	bf00      	nop
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20000bd0 	.word	0x20000bd0

080018e0 <Beep_start>:

void Buzzer_INIT(){
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,0);
}

void Beep_start(){
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
	extern TIM_HandleTypeDef htim1;

	//Start Beeping
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80018e4:	2100      	movs	r1, #0
 80018e6:	4802      	ldr	r0, [pc, #8]	; (80018f0 <Beep_start+0x10>)
 80018e8:	f006 fa04 	bl	8007cf4 <HAL_TIM_PWM_Start>
}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000a30 	.word	0x20000a30

080018f4 <Beep_stop>:

void Beep_stop(){
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
	extern TIM_HandleTypeDef htim1;
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80018f8:	2100      	movs	r1, #0
 80018fa:	4802      	ldr	r0, [pc, #8]	; (8001904 <Beep_stop+0x10>)
 80018fc:	f006 fa2e 	bl	8007d5c <HAL_TIM_PWM_Stop>
}
 8001900:	bf00      	nop
 8001902:	bd80      	pop	{r7, pc}
 8001904:	20000a30 	.word	0x20000a30

08001908 <Beep_set>:

void Beep_set(uint16_t prescaler, uint16_t period, uint16_t pulse){
 8001908:	b580      	push	{r7, lr}
 800190a:	b08a      	sub	sp, #40	; 0x28
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	80fb      	strh	r3, [r7, #6]
 8001912:	460b      	mov	r3, r1
 8001914:	80bb      	strh	r3, [r7, #4]
 8001916:	4613      	mov	r3, r2
 8001918:	807b      	strh	r3, [r7, #2]
	extern TIM_HandleTypeDef htim1;
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800191a:	2100      	movs	r1, #0
 800191c:	4812      	ldr	r0, [pc, #72]	; (8001968 <Beep_set+0x60>)
 800191e:	f006 fa1d 	bl	8007d5c <HAL_TIM_PWM_Stop>

	TIM_OC_InitTypeDef sConfigOC = {0};
 8001922:	f107 030c 	add.w	r3, r7, #12
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	605a      	str	r2, [r3, #4]
 800192c:	609a      	str	r2, [r3, #8]
 800192e:	60da      	str	r2, [r3, #12]
 8001930:	611a      	str	r2, [r3, #16]
 8001932:	615a      	str	r2, [r3, #20]
 8001934:	619a      	str	r2, [r3, #24]
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001936:	2360      	movs	r3, #96	; 0x60
 8001938:	60fb      	str	r3, [r7, #12]

	//Change Sound (PWM)
	htim1.Init.Prescaler = 63999;// E.g. If Prescaler = 63999,  72M Hz / (63999 + 1) = 1M Hz
 800193a:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <Beep_set+0x60>)
 800193c:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001940:	605a      	str	r2, [r3, #4]
	htim1.Init.Period = 1124;// (One Period + 1) Per Second
 8001942:	4b09      	ldr	r3, [pc, #36]	; (8001968 <Beep_set+0x60>)
 8001944:	f240 4264 	movw	r2, #1124	; 0x464
 8001948:	60da      	str	r2, [r3, #12]
	sConfigOC.Pulse = 562;// PWM = Pulse/Period
 800194a:	f240 2332 	movw	r3, #562	; 0x232
 800194e:	613b      	str	r3, [r7, #16]
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 8001950:	f107 030c 	add.w	r3, r7, #12
 8001954:	2200      	movs	r2, #0
 8001956:	4619      	mov	r1, r3
 8001958:	4803      	ldr	r0, [pc, #12]	; (8001968 <Beep_set+0x60>)
 800195a:	f006 fb5f 	bl	800801c <HAL_TIM_PWM_ConfigChannel>
}
 800195e:	bf00      	nop
 8001960:	3728      	adds	r7, #40	; 0x28
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	20000a30 	.word	0x20000a30

0800196c <DHT11_IO_OUT>:
#include "dht11.h"
#include "printf.h"
#include "timer.h"

void DHT11_IO_OUT(void) //Set Pin As Output
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001972:	463b      	mov	r3, r7
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800197e:	2340      	movs	r3, #64	; 0x40
 8001980:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001982:	2301      	movs	r3, #1
 8001984:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001986:	2300      	movs	r3, #0
 8001988:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800198a:	2303      	movs	r3, #3
 800198c:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800198e:	463b      	mov	r3, r7
 8001990:	4619      	mov	r1, r3
 8001992:	4803      	ldr	r0, [pc, #12]	; (80019a0 <DHT11_IO_OUT+0x34>)
 8001994:	f004 ff86 	bl	80068a4 <HAL_GPIO_Init>
}
 8001998:	bf00      	nop
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40011800 	.word	0x40011800

080019a4 <DHT11_IO_IN>:

void DHT11_IO_IN(void) //Set Pin As Input
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct ={0};
 80019aa:	463b      	mov	r3, r7
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = GPIO_PIN_6;
 80019b6:	2340      	movs	r3, #64	; 0x40
 80019b8:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ba:	2300      	movs	r3, #0
 80019bc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019be:	2301      	movs	r3, #1
 80019c0:	60bb      	str	r3, [r7, #8]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019c2:	463b      	mov	r3, r7
 80019c4:	4619      	mov	r1, r3
 80019c6:	4803      	ldr	r0, [pc, #12]	; (80019d4 <DHT11_IO_IN+0x30>)
 80019c8:	f004 ff6c 	bl	80068a4 <HAL_GPIO_Init>
}
 80019cc:	bf00      	nop
 80019ce:	3710      	adds	r7, #16
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40011800 	.word	0x40011800

080019d8 <DHT11_RST>:

void DHT11_RST(){
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
	DHT11_IO_OUT();
 80019dc:	f7ff ffc6 	bl	800196c <DHT11_IO_OUT>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_RESET);
 80019e0:	2200      	movs	r2, #0
 80019e2:	2140      	movs	r1, #64	; 0x40
 80019e4:	4807      	ldr	r0, [pc, #28]	; (8001a04 <DHT11_RST+0x2c>)
 80019e6:	f005 f90c 	bl	8006c02 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80019ea:	2014      	movs	r0, #20
 80019ec:	f004 fe2c 	bl	8006648 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_SET);
 80019f0:	2201      	movs	r2, #1
 80019f2:	2140      	movs	r1, #64	; 0x40
 80019f4:	4803      	ldr	r0, [pc, #12]	; (8001a04 <DHT11_RST+0x2c>)
 80019f6:	f005 f904 	bl	8006c02 <HAL_GPIO_WritePin>
	delay_us(30);
 80019fa:	201e      	movs	r0, #30
 80019fc:	f003 ff28 	bl	8005850 <delay_us>
}
 8001a00:	bf00      	nop
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40011800 	.word	0x40011800

08001a08 <Dht11_Check>:

uint8_t Dht11_Check(){
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
	uint8_t retry=0;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	71fb      	strb	r3, [r7, #7]
	DHT11_IO_IN();
 8001a12:	f7ff ffc7 	bl	80019a4 <DHT11_IO_IN>
	while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)&&retry<100){
 8001a16:	e005      	b.n	8001a24 <Dht11_Check+0x1c>
		++retry;
 8001a18:	79fb      	ldrb	r3, [r7, #7]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8001a1e:	2001      	movs	r0, #1
 8001a20:	f003 ff16 	bl	8005850 <delay_us>
	while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)&&retry<100){
 8001a24:	2140      	movs	r1, #64	; 0x40
 8001a26:	4815      	ldr	r0, [pc, #84]	; (8001a7c <Dht11_Check+0x74>)
 8001a28:	f005 f8d4 	bl	8006bd4 <HAL_GPIO_ReadPin>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d002      	beq.n	8001a38 <Dht11_Check+0x30>
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	2b63      	cmp	r3, #99	; 0x63
 8001a36:	d9ef      	bls.n	8001a18 <Dht11_Check+0x10>
	}
	if(retry>=100)return 1; else retry=0;
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	2b63      	cmp	r3, #99	; 0x63
 8001a3c:	d901      	bls.n	8001a42 <Dht11_Check+0x3a>
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e018      	b.n	8001a74 <Dht11_Check+0x6c>
 8001a42:	2300      	movs	r3, #0
 8001a44:	71fb      	strb	r3, [r7, #7]
	while(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)&&retry<100){
 8001a46:	e005      	b.n	8001a54 <Dht11_Check+0x4c>
		++retry;
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8001a4e:	2001      	movs	r0, #1
 8001a50:	f003 fefe 	bl	8005850 <delay_us>
	while(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)&&retry<100){
 8001a54:	2140      	movs	r1, #64	; 0x40
 8001a56:	4809      	ldr	r0, [pc, #36]	; (8001a7c <Dht11_Check+0x74>)
 8001a58:	f005 f8bc 	bl	8006bd4 <HAL_GPIO_ReadPin>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d102      	bne.n	8001a68 <Dht11_Check+0x60>
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	2b63      	cmp	r3, #99	; 0x63
 8001a66:	d9ef      	bls.n	8001a48 <Dht11_Check+0x40>
	}
	if(retry>=100)return 1;
 8001a68:	79fb      	ldrb	r3, [r7, #7]
 8001a6a:	2b63      	cmp	r3, #99	; 0x63
 8001a6c:	d901      	bls.n	8001a72 <Dht11_Check+0x6a>
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e000      	b.n	8001a74 <Dht11_Check+0x6c>
	return 0;
 8001a72:	2300      	movs	r3, #0
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	40011800 	.word	0x40011800

08001a80 <DHT11_Init>:

uint8_t DHT11_Init(){
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
	DHT11_RST();
 8001a84:	f7ff ffa8 	bl	80019d8 <DHT11_RST>
	return Dht11_Check();
 8001a88:	f7ff ffbe 	bl	8001a08 <Dht11_Check>
 8001a8c:	4603      	mov	r3, r0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	bd80      	pop	{r7, pc}
	...

08001a94 <DHT11_ReadBit>:

uint8_t DHT11_ReadBit(){
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
	uint8_t retry=0;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	71fb      	strb	r3, [r7, #7]
	//Wait For Last Set signal end
	while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6) &&retry<100){
 8001a9e:	e005      	b.n	8001aac <DHT11_ReadBit+0x18>
		++retry;
 8001aa0:	79fb      	ldrb	r3, [r7, #7]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8001aa6:	2001      	movs	r0, #1
 8001aa8:	f003 fed2 	bl	8005850 <delay_us>
	while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6) &&retry<100){
 8001aac:	2140      	movs	r1, #64	; 0x40
 8001aae:	4816      	ldr	r0, [pc, #88]	; (8001b08 <DHT11_ReadBit+0x74>)
 8001ab0:	f005 f890 	bl	8006bd4 <HAL_GPIO_ReadPin>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d002      	beq.n	8001ac0 <DHT11_ReadBit+0x2c>
 8001aba:	79fb      	ldrb	r3, [r7, #7]
 8001abc:	2b63      	cmp	r3, #99	; 0x63
 8001abe:	d9ef      	bls.n	8001aa0 <DHT11_ReadBit+0xc>
	}
	retry = 0;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	71fb      	strb	r3, [r7, #7]
	//Wait For New Set Signal Begin
	while(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6) &&retry<100){
 8001ac4:	e005      	b.n	8001ad2 <DHT11_ReadBit+0x3e>
		++retry;
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8001acc:	2001      	movs	r0, #1
 8001ace:	f003 febf 	bl	8005850 <delay_us>
	while(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6) &&retry<100){
 8001ad2:	2140      	movs	r1, #64	; 0x40
 8001ad4:	480c      	ldr	r0, [pc, #48]	; (8001b08 <DHT11_ReadBit+0x74>)
 8001ad6:	f005 f87d 	bl	8006bd4 <HAL_GPIO_ReadPin>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d102      	bne.n	8001ae6 <DHT11_ReadBit+0x52>
 8001ae0:	79fb      	ldrb	r3, [r7, #7]
 8001ae2:	2b63      	cmp	r3, #99	; 0x63
 8001ae4:	d9ef      	bls.n	8001ac6 <DHT11_ReadBit+0x32>
	}
	//0: 26-28us   1:70us
	delay_us(40);
 8001ae6:	2028      	movs	r0, #40	; 0x28
 8001ae8:	f003 feb2 	bl	8005850 <delay_us>
	if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)) return 1; else return 0;
 8001aec:	2140      	movs	r1, #64	; 0x40
 8001aee:	4806      	ldr	r0, [pc, #24]	; (8001b08 <DHT11_ReadBit+0x74>)
 8001af0:	f005 f870 	bl	8006bd4 <HAL_GPIO_ReadPin>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <DHT11_ReadBit+0x6a>
 8001afa:	2301      	movs	r3, #1
 8001afc:	e000      	b.n	8001b00 <DHT11_ReadBit+0x6c>
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40011800 	.word	0x40011800

08001b0c <DHT11_ReadByte>:

uint8_t DHT11_ReadByte(){
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
	uint8_t i,dat;
	dat=0;
 8001b12:	2300      	movs	r3, #0
 8001b14:	71bb      	strb	r3, [r7, #6]
	for (i=0;i<8;i++){
 8001b16:	2300      	movs	r3, #0
 8001b18:	71fb      	strb	r3, [r7, #7]
 8001b1a:	e00c      	b.n	8001b36 <DHT11_ReadByte+0x2a>
		dat<<=1;
 8001b1c:	79bb      	ldrb	r3, [r7, #6]
 8001b1e:	005b      	lsls	r3, r3, #1
 8001b20:	71bb      	strb	r3, [r7, #6]
		dat|=DHT11_ReadBit();
 8001b22:	f7ff ffb7 	bl	8001a94 <DHT11_ReadBit>
 8001b26:	4603      	mov	r3, r0
 8001b28:	461a      	mov	r2, r3
 8001b2a:	79bb      	ldrb	r3, [r7, #6]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	71bb      	strb	r3, [r7, #6]
	for (i=0;i<8;i++){
 8001b30:	79fb      	ldrb	r3, [r7, #7]
 8001b32:	3301      	adds	r3, #1
 8001b34:	71fb      	strb	r3, [r7, #7]
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	2b07      	cmp	r3, #7
 8001b3a:	d9ef      	bls.n	8001b1c <DHT11_ReadByte+0x10>
	}
	return dat;
 8001b3c:	79bb      	ldrb	r3, [r7, #6]
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <DHT11_ReadData>:


uint8_t DHT11_ReadData(DHT11_datastruct *ds){
 8001b46:	b590      	push	{r4, r7, lr}
 8001b48:	b085      	sub	sp, #20
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
	uint8_t buf[5];
	uint8_t i;
	//Reset and Check
	if(DHT11_Init()==0){
 8001b4e:	f7ff ff97 	bl	8001a80 <DHT11_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d133      	bne.n	8001bc0 <DHT11_ReadData+0x7a>
		for(i=0;i<5;++i){
 8001b58:	2300      	movs	r3, #0
 8001b5a:	73fb      	strb	r3, [r7, #15]
 8001b5c:	e00c      	b.n	8001b78 <DHT11_ReadData+0x32>
			buf[i]=DHT11_ReadByte();
 8001b5e:	7bfc      	ldrb	r4, [r7, #15]
 8001b60:	f7ff ffd4 	bl	8001b0c <DHT11_ReadByte>
 8001b64:	4603      	mov	r3, r0
 8001b66:	461a      	mov	r2, r3
 8001b68:	f104 0310 	add.w	r3, r4, #16
 8001b6c:	443b      	add	r3, r7
 8001b6e:	f803 2c08 	strb.w	r2, [r3, #-8]
		for(i=0;i<5;++i){
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
 8001b74:	3301      	adds	r3, #1
 8001b76:	73fb      	strb	r3, [r7, #15]
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	d9ef      	bls.n	8001b5e <DHT11_ReadData+0x18>
		}
	//i=0,1  = humidity  00.11
	//i=2,3  = temperature 22.33
	//i=4    = Check Sum 0+1+2+3==4
		ds->humid_int = buf[0];
 8001b7e:	7a3a      	ldrb	r2, [r7, #8]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	701a      	strb	r2, [r3, #0]
		ds->humid_dec = buf[1];
 8001b84:	7a7a      	ldrb	r2, [r7, #9]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	705a      	strb	r2, [r3, #1]
		ds->temp_int = buf[2];
 8001b8a:	7aba      	ldrb	r2, [r7, #10]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	709a      	strb	r2, [r3, #2]
		ds->temp_dec = buf[3];
 8001b90:	7afa      	ldrb	r2, [r7, #11]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	70da      	strb	r2, [r3, #3]
		ds->check_sum = buf[4];
 8001b96:	7b3a      	ldrb	r2, [r7, #12]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	711a      	strb	r2, [r3, #4]
		if(ds->humid_int + ds->humid_dec + ds->temp_int + ds->temp_dec != ds->check_sum){
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	785b      	ldrb	r3, [r3, #1]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	7892      	ldrb	r2, [r2, #2]
 8001bac:	4413      	add	r3, r2
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	78d2      	ldrb	r2, [r2, #3]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	7912      	ldrb	r2, [r2, #4]
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d003      	beq.n	8001bc4 <DHT11_ReadData+0x7e>
			//Wrong Data
			return 0;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	e002      	b.n	8001bc6 <DHT11_ReadData+0x80>
		}
	}else return 1;//Success
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e000      	b.n	8001bc6 <DHT11_ReadData+0x80>
	return 0;//Not Responding
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3714      	adds	r7, #20
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd90      	pop	{r4, r7, pc}

08001bce <Delay>:
void		LCD_REG_Config          ( void );
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );


void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	e002      	b.n	8001bde <Delay+0x10>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	607b      	str	r3, [r7, #4]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d1f9      	bne.n	8001bd8 <Delay+0xa>
 8001be4:	bf00      	nop
 8001be6:	bf00      	nop
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr

08001bf0 <LCD_INIT>:
uint8_t darkmode_toggle = 0;


void LCD_INIT ( void )
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
	LCD_BackLed_Control(ENABLE);      
 8001bf4:	2001      	movs	r0, #1
 8001bf6:	f000 f825 	bl	8001c44 <LCD_BackLed_Control>
	LCD_Rst();
 8001bfa:	f000 f80b 	bl	8001c14 <LCD_Rst>
	LCD_REG_Config();
 8001bfe:	f000 f867 	bl	8001cd0 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320);
 8001c02:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001c06:	22f0      	movs	r2, #240	; 0xf0
 8001c08:	2100      	movs	r1, #0
 8001c0a:	2000      	movs	r0, #0
 8001c0c:	f000 f9f2 	bl	8001ff4 <LCD_Clear>
}
 8001c10:	bf00      	nop
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <LCD_Rst>:


void LCD_Rst ( void )
{			
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2102      	movs	r1, #2
 8001c1c:	4807      	ldr	r0, [pc, #28]	; (8001c3c <LCD_Rst+0x28>)
 8001c1e:	f004 fff0 	bl	8006c02 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8001c22:	4807      	ldr	r0, [pc, #28]	; (8001c40 <LCD_Rst+0x2c>)
 8001c24:	f7ff ffd3 	bl	8001bce <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8001c28:	2201      	movs	r2, #1
 8001c2a:	2102      	movs	r1, #2
 8001c2c:	4803      	ldr	r0, [pc, #12]	; (8001c3c <LCD_Rst+0x28>)
 8001c2e:	f004 ffe8 	bl	8006c02 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8001c32:	4803      	ldr	r0, [pc, #12]	; (8001c40 <LCD_Rst+0x2c>)
 8001c34:	f7ff ffcb 	bl	8001bce <Delay>
}
 8001c38:	bf00      	nop
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40011800 	.word	0x40011800
 8001c40:	0002bffc 	.word	0x0002bffc

08001c44 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 8001c4e:	79fb      	ldrb	r3, [r7, #7]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d006      	beq.n	8001c62 <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 8001c54:	2200      	movs	r2, #0
 8001c56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c5a:	4807      	ldr	r0, [pc, #28]	; (8001c78 <LCD_BackLed_Control+0x34>)
 8001c5c:	f004 ffd1 	bl	8006c02 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 8001c60:	e005      	b.n	8001c6e <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 8001c62:	2201      	movs	r2, #1
 8001c64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c68:	4803      	ldr	r0, [pc, #12]	; (8001c78 <LCD_BackLed_Control+0x34>)
 8001c6a:	f004 ffca 	bl	8006c02 <HAL_GPIO_WritePin>
}
 8001c6e:	bf00      	nop
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	40011400 	.word	0x40011400

08001c7c <LCD_Write_Cmd>:


void LCD_Write_Cmd ( uint16_t usCmd )
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	4603      	mov	r3, r0
 8001c84:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001c86:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001c8a:	88fb      	ldrh	r3, [r7, #6]
 8001c8c:	8013      	strh	r3, [r2, #0]
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr

08001c98 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001ca2:	4a04      	ldr	r2, [pc, #16]	; (8001cb4 <LCD_Write_Data+0x1c>)
 8001ca4:	88fb      	ldrh	r3, [r7, #6]
 8001ca6:	8013      	strh	r3, [r2, #0]
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bc80      	pop	{r7}
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	60020000 	.word	0x60020000

08001cb8 <LCD_Read_Data>:


uint16_t LCD_Read_Data ( void )
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
 8001cbc:	4b03      	ldr	r3, [pc, #12]	; (8001ccc <LCD_Read_Data+0x14>)
 8001cbe:	881b      	ldrh	r3, [r3, #0]
 8001cc0:	b29b      	uxth	r3, r3
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bc80      	pop	{r7}
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	60020000 	.word	0x60020000

08001cd0 <LCD_REG_Config>:


void LCD_REG_Config ( void )
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8001cd4:	20cf      	movs	r0, #207	; 0xcf
 8001cd6:	f7ff ffd1 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 8001cda:	2000      	movs	r0, #0
 8001cdc:	f7ff ffdc 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 8001ce0:	2081      	movs	r0, #129	; 0x81
 8001ce2:	f7ff ffd9 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8001ce6:	2030      	movs	r0, #48	; 0x30
 8001ce8:	f7ff ffd6 	bl	8001c98 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8001cec:	20ed      	movs	r0, #237	; 0xed
 8001cee:	f7ff ffc5 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 8001cf2:	2064      	movs	r0, #100	; 0x64
 8001cf4:	f7ff ffd0 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8001cf8:	2003      	movs	r0, #3
 8001cfa:	f7ff ffcd 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 8001cfe:	2012      	movs	r0, #18
 8001d00:	f7ff ffca 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8001d04:	2081      	movs	r0, #129	; 0x81
 8001d06:	f7ff ffc7 	bl	8001c98 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8001d0a:	20e8      	movs	r0, #232	; 0xe8
 8001d0c:	f7ff ffb6 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 8001d10:	2085      	movs	r0, #133	; 0x85
 8001d12:	f7ff ffc1 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8001d16:	2010      	movs	r0, #16
 8001d18:	f7ff ffbe 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8001d1c:	2078      	movs	r0, #120	; 0x78
 8001d1e:	f7ff ffbb 	bl	8001c98 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 8001d22:	20cb      	movs	r0, #203	; 0xcb
 8001d24:	f7ff ffaa 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8001d28:	2039      	movs	r0, #57	; 0x39
 8001d2a:	f7ff ffb5 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 8001d2e:	202c      	movs	r0, #44	; 0x2c
 8001d30:	f7ff ffb2 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001d34:	2000      	movs	r0, #0
 8001d36:	f7ff ffaf 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 8001d3a:	2034      	movs	r0, #52	; 0x34
 8001d3c:	f7ff ffac 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 8001d40:	2002      	movs	r0, #2
 8001d42:	f7ff ffa9 	bl	8001c98 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8001d46:	20f7      	movs	r0, #247	; 0xf7
 8001d48:	f7ff ff98 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 8001d4c:	2020      	movs	r0, #32
 8001d4e:	f7ff ffa3 	bl	8001c98 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 8001d52:	20ea      	movs	r0, #234	; 0xea
 8001d54:	f7ff ff92 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001d58:	2000      	movs	r0, #0
 8001d5a:	f7ff ff9d 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001d5e:	2000      	movs	r0, #0
 8001d60:	f7ff ff9a 	bl	8001c98 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 8001d64:	20b1      	movs	r0, #177	; 0xb1
 8001d66:	f7ff ff89 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001d6a:	2000      	movs	r0, #0
 8001d6c:	f7ff ff94 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8001d70:	201b      	movs	r0, #27
 8001d72:	f7ff ff91 	bl	8001c98 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 8001d76:	20b6      	movs	r0, #182	; 0xb6
 8001d78:	f7ff ff80 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 8001d7c:	200a      	movs	r0, #10
 8001d7e:	f7ff ff8b 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 8001d82:	20a2      	movs	r0, #162	; 0xa2
 8001d84:	f7ff ff88 	bl	8001c98 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8001d88:	20c0      	movs	r0, #192	; 0xc0
 8001d8a:	f7ff ff77 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 8001d8e:	2035      	movs	r0, #53	; 0x35
 8001d90:	f7ff ff82 	bl	8001c98 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8001d94:	20c1      	movs	r0, #193	; 0xc1
 8001d96:	f7ff ff71 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 8001d9a:	2011      	movs	r0, #17
 8001d9c:	f7ff ff7c 	bl	8001c98 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 8001da0:	20c5      	movs	r0, #197	; 0xc5
 8001da2:	f7ff ff6b 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 8001da6:	2045      	movs	r0, #69	; 0x45
 8001da8:	f7ff ff76 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 8001dac:	2045      	movs	r0, #69	; 0x45
 8001dae:	f7ff ff73 	bl	8001c98 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 8001db2:	20c7      	movs	r0, #199	; 0xc7
 8001db4:	f7ff ff62 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8001db8:	20a2      	movs	r0, #162	; 0xa2
 8001dba:	f7ff ff6d 	bl	8001c98 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 8001dbe:	20f2      	movs	r0, #242	; 0xf2
 8001dc0:	f7ff ff5c 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001dc4:	2000      	movs	r0, #0
 8001dc6:	f7ff ff67 	bl	8001c98 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8001dca:	2026      	movs	r0, #38	; 0x26
 8001dcc:	f7ff ff56 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 8001dd0:	2001      	movs	r0, #1
 8001dd2:	f7ff ff61 	bl	8001c98 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8001dd6:	20e0      	movs	r0, #224	; 0xe0
 8001dd8:	f7ff ff50 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 8001ddc:	200f      	movs	r0, #15
 8001dde:	f7ff ff5b 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 8001de2:	2026      	movs	r0, #38	; 0x26
 8001de4:	f7ff ff58 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8001de8:	2024      	movs	r0, #36	; 0x24
 8001dea:	f7ff ff55 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 8001dee:	200b      	movs	r0, #11
 8001df0:	f7ff ff52 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8001df4:	200e      	movs	r0, #14
 8001df6:	f7ff ff4f 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8001dfa:	2009      	movs	r0, #9
 8001dfc:	f7ff ff4c 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 8001e00:	2054      	movs	r0, #84	; 0x54
 8001e02:	f7ff ff49 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 8001e06:	20a8      	movs	r0, #168	; 0xa8
 8001e08:	f7ff ff46 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 8001e0c:	2046      	movs	r0, #70	; 0x46
 8001e0e:	f7ff ff43 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 8001e12:	200c      	movs	r0, #12
 8001e14:	f7ff ff40 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8001e18:	2017      	movs	r0, #23
 8001e1a:	f7ff ff3d 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8001e1e:	2009      	movs	r0, #9
 8001e20:	f7ff ff3a 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8001e24:	200f      	movs	r0, #15
 8001e26:	f7ff ff37 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8001e2a:	2007      	movs	r0, #7
 8001e2c:	f7ff ff34 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001e30:	2000      	movs	r0, #0
 8001e32:	f7ff ff31 	bl	8001c98 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8001e36:	20e1      	movs	r0, #225	; 0xe1
 8001e38:	f7ff ff20 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	f7ff ff2b 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 8001e42:	2019      	movs	r0, #25
 8001e44:	f7ff ff28 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8001e48:	201b      	movs	r0, #27
 8001e4a:	f7ff ff25 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 8001e4e:	2004      	movs	r0, #4
 8001e50:	f7ff ff22 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8001e54:	2010      	movs	r0, #16
 8001e56:	f7ff ff1f 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8001e5a:	2007      	movs	r0, #7
 8001e5c:	f7ff ff1c 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 8001e60:	202a      	movs	r0, #42	; 0x2a
 8001e62:	f7ff ff19 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 8001e66:	2047      	movs	r0, #71	; 0x47
 8001e68:	f7ff ff16 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 8001e6c:	2039      	movs	r0, #57	; 0x39
 8001e6e:	f7ff ff13 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8001e72:	2003      	movs	r0, #3
 8001e74:	f7ff ff10 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8001e78:	2006      	movs	r0, #6
 8001e7a:	f7ff ff0d 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8001e7e:	2006      	movs	r0, #6
 8001e80:	f7ff ff0a 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 8001e84:	2030      	movs	r0, #48	; 0x30
 8001e86:	f7ff ff07 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 8001e8a:	2038      	movs	r0, #56	; 0x38
 8001e8c:	f7ff ff04 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8001e90:	200f      	movs	r0, #15
 8001e92:	f7ff ff01 	bl	8001c98 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 8001e96:	2036      	movs	r0, #54	; 0x36
 8001e98:	f7ff fef0 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 8001e9c:	20c8      	movs	r0, #200	; 0xc8
 8001e9e:	f7ff fefb 	bl	8001c98 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 8001ea2:	202a      	movs	r0, #42	; 0x2a
 8001ea4:	f7ff feea 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001ea8:	2000      	movs	r0, #0
 8001eaa:	f7ff fef5 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001eae:	2000      	movs	r0, #0
 8001eb0:	f7ff fef2 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001eb4:	2000      	movs	r0, #0
 8001eb6:	f7ff feef 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 8001eba:	20ef      	movs	r0, #239	; 0xef
 8001ebc:	f7ff feec 	bl	8001c98 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8001ec0:	202b      	movs	r0, #43	; 0x2b
 8001ec2:	f7ff fedb 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001ec6:	2000      	movs	r0, #0
 8001ec8:	f7ff fee6 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001ecc:	2000      	movs	r0, #0
 8001ece:	f7ff fee3 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 8001ed2:	2001      	movs	r0, #1
 8001ed4:	f7ff fee0 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8001ed8:	203f      	movs	r0, #63	; 0x3f
 8001eda:	f7ff fedd 	bl	8001c98 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 8001ede:	203a      	movs	r0, #58	; 0x3a
 8001ee0:	f7ff fecc 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8001ee4:	2055      	movs	r0, #85	; 0x55
 8001ee6:	f7ff fed7 	bl	8001c98 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 8001eea:	2011      	movs	r0, #17
 8001eec:	f7ff fec6 	bl	8001c7c <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 8001ef0:	4803      	ldr	r0, [pc, #12]	; (8001f00 <LCD_REG_Config+0x230>)
 8001ef2:	f7ff fe6c 	bl	8001bce <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8001ef6:	2029      	movs	r0, #41	; 0x29
 8001ef8:	f7ff fec0 	bl	8001c7c <LCD_Write_Cmd>
	
}
 8001efc:	bf00      	nop
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	0002bffc 	.word	0x0002bffc

08001f04 <LCD_OpenWindow>:


void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8001f04:	b590      	push	{r4, r7, lr}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4604      	mov	r4, r0
 8001f0c:	4608      	mov	r0, r1
 8001f0e:	4611      	mov	r1, r2
 8001f10:	461a      	mov	r2, r3
 8001f12:	4623      	mov	r3, r4
 8001f14:	80fb      	strh	r3, [r7, #6]
 8001f16:	4603      	mov	r3, r0
 8001f18:	80bb      	strh	r3, [r7, #4]
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	807b      	strh	r3, [r7, #2]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 8001f22:	202a      	movs	r0, #42	; 0x2a
 8001f24:	f7ff feaa 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8001f28:	88fb      	ldrh	r3, [r7, #6]
 8001f2a:	0a1b      	lsrs	r3, r3, #8
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff feb2 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8001f34:	88fb      	ldrh	r3, [r7, #6]
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff feac 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8001f40:	88fa      	ldrh	r2, [r7, #6]
 8001f42:	887b      	ldrh	r3, [r7, #2]
 8001f44:	4413      	add	r3, r2
 8001f46:	3b01      	subs	r3, #1
 8001f48:	121b      	asrs	r3, r3, #8
 8001f4a:	b29b      	uxth	r3, r3
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff fea3 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 8001f52:	88fa      	ldrh	r2, [r7, #6]
 8001f54:	887b      	ldrh	r3, [r7, #2]
 8001f56:	4413      	add	r3, r2
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff fe98 	bl	8001c98 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 8001f68:	202b      	movs	r0, #43	; 0x2b
 8001f6a:	f7ff fe87 	bl	8001c7c <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 8001f6e:	88bb      	ldrh	r3, [r7, #4]
 8001f70:	0a1b      	lsrs	r3, r3, #8
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff fe8f 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 8001f7a:	88bb      	ldrh	r3, [r7, #4]
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff fe89 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8001f86:	88ba      	ldrh	r2, [r7, #4]
 8001f88:	883b      	ldrh	r3, [r7, #0]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	121b      	asrs	r3, r3, #8
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7ff fe80 	bl	8001c98 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8001f98:	88ba      	ldrh	r2, [r7, #4]
 8001f9a:	883b      	ldrh	r3, [r7, #0]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	3b01      	subs	r3, #1
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7ff fe75 	bl	8001c98 <LCD_Write_Data>
	
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd90      	pop	{r4, r7, pc}

08001fb6 <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b084      	sub	sp, #16
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8001fc6:	202c      	movs	r0, #44	; 0x2c
 8001fc8:	f7ff fe58 	bl	8001c7c <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	e006      	b.n	8001fe0 <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 8001fd2:	887b      	ldrh	r3, [r7, #2]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff fe5f 	bl	8001c98 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d3f4      	bcc.n	8001fd2 <LCD_FillColor+0x1c>
		
}
 8001fe8:	bf00      	nop
 8001fea:	bf00      	nop
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <LCD_Clear>:


void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight)
{
 8001ff4:	b590      	push	{r4, r7, lr}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4604      	mov	r4, r0
 8001ffc:	4608      	mov	r0, r1
 8001ffe:	4611      	mov	r1, r2
 8002000:	461a      	mov	r2, r3
 8002002:	4623      	mov	r3, r4
 8002004:	80fb      	strh	r3, [r7, #6]
 8002006:	4603      	mov	r3, r0
 8002008:	80bb      	strh	r3, [r7, #4]
 800200a:	460b      	mov	r3, r1
 800200c:	807b      	strh	r3, [r7, #2]
 800200e:	4613      	mov	r3, r2
 8002010:	803b      	strh	r3, [r7, #0]
	//Check Dark Mode Is Toggle
	uint16_t bg_color = darkmode_toggle?BLACK:WHITE;
 8002012:	4b0e      	ldr	r3, [pc, #56]	; (800204c <LCD_Clear+0x58>)
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <LCD_Clear+0x2a>
 800201a:	2300      	movs	r3, #0
 800201c:	e001      	b.n	8002022 <LCD_Clear+0x2e>
 800201e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002022:	81fb      	strh	r3, [r7, #14]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8002024:	883b      	ldrh	r3, [r7, #0]
 8002026:	887a      	ldrh	r2, [r7, #2]
 8002028:	88b9      	ldrh	r1, [r7, #4]
 800202a:	88f8      	ldrh	r0, [r7, #6]
 800202c:	f7ff ff6a 	bl	8001f04 <LCD_OpenWindow>

	LCD_FillColor ( usWidth * usHeight, bg_color );
 8002030:	887b      	ldrh	r3, [r7, #2]
 8002032:	883a      	ldrh	r2, [r7, #0]
 8002034:	fb02 f303 	mul.w	r3, r2, r3
 8002038:	461a      	mov	r2, r3
 800203a:	89fb      	ldrh	r3, [r7, #14]
 800203c:	4619      	mov	r1, r3
 800203e:	4610      	mov	r0, r2
 8002040:	f7ff ffb9 	bl	8001fb6 <LCD_FillColor>
	
}
 8002044:	bf00      	nop
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	bd90      	pop	{r4, r7, pc}
 800204c:	20000a18 	.word	0x20000a18

08002050 <LCD_Clear_Color>:

void LCD_Clear_Color ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor){
 8002050:	b590      	push	{r4, r7, lr}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	4604      	mov	r4, r0
 8002058:	4608      	mov	r0, r1
 800205a:	4611      	mov	r1, r2
 800205c:	461a      	mov	r2, r3
 800205e:	4623      	mov	r3, r4
 8002060:	80fb      	strh	r3, [r7, #6]
 8002062:	4603      	mov	r3, r0
 8002064:	80bb      	strh	r3, [r7, #4]
 8002066:	460b      	mov	r3, r1
 8002068:	807b      	strh	r3, [r7, #2]
 800206a:	4613      	mov	r3, r2
 800206c:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 800206e:	883b      	ldrh	r3, [r7, #0]
 8002070:	887a      	ldrh	r2, [r7, #2]
 8002072:	88b9      	ldrh	r1, [r7, #4]
 8002074:	88f8      	ldrh	r0, [r7, #6]
 8002076:	f7ff ff45 	bl	8001f04 <LCD_OpenWindow>
	LCD_FillColor ( usWidth * usHeight, usColor );
 800207a:	887b      	ldrh	r3, [r7, #2]
 800207c:	883a      	ldrh	r2, [r7, #0]
 800207e:	fb02 f303 	mul.w	r3, r2, r3
 8002082:	461a      	mov	r2, r3
 8002084:	8b3b      	ldrh	r3, [r7, #24]
 8002086:	4619      	mov	r1, r3
 8002088:	4610      	mov	r0, r2
 800208a:	f7ff ff94 	bl	8001fb6 <LCD_FillColor>
}
 800208e:	bf00      	nop
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	bd90      	pop	{r4, r7, pc}

08002096 <LCD_Read_PixelData>:

uint16_t LCD_Read_PixelData ( void )	
{	
 8002096:	b580      	push	{r7, lr}
 8002098:	b082      	sub	sp, #8
 800209a:	af00      	add	r7, sp, #0
	uint16_t usR=0, usG=0, usB=0 ;
 800209c:	2300      	movs	r3, #0
 800209e:	80fb      	strh	r3, [r7, #6]
 80020a0:	2300      	movs	r3, #0
 80020a2:	80bb      	strh	r3, [r7, #4]
 80020a4:	2300      	movs	r3, #0
 80020a6:	807b      	strh	r3, [r7, #2]

	
	LCD_Write_Cmd ( 0x2E ); 
 80020a8:	202e      	movs	r0, #46	; 0x2e
 80020aa:	f7ff fde7 	bl	8001c7c <LCD_Write_Cmd>
	
	usR = LCD_Read_Data (); 	/*FIRST READ OUT DUMMY DATA*/
 80020ae:	f7ff fe03 	bl	8001cb8 <LCD_Read_Data>
 80020b2:	4603      	mov	r3, r0
 80020b4:	80fb      	strh	r3, [r7, #6]
	
	usR = LCD_Read_Data ();  	/*READ OUT RED DATA  */
 80020b6:	f7ff fdff 	bl	8001cb8 <LCD_Read_Data>
 80020ba:	4603      	mov	r3, r0
 80020bc:	80fb      	strh	r3, [r7, #6]
	usB = LCD_Read_Data ();  	/*READ OUT BLUE DATA*/
 80020be:	f7ff fdfb 	bl	8001cb8 <LCD_Read_Data>
 80020c2:	4603      	mov	r3, r0
 80020c4:	807b      	strh	r3, [r7, #2]
	usG = LCD_Read_Data ();  	/*READ OUT GREEN DATA*/	
 80020c6:	f7ff fdf7 	bl	8001cb8 <LCD_Read_Data>
 80020ca:	4603      	mov	r3, r0
 80020cc:	80bb      	strh	r3, [r7, #4]
	
  return ( ( ( usR >> 11 ) << 11 ) | ( ( usG >> 10 ) << 5 ) | ( usB >> 11 ) );
 80020ce:	88fb      	ldrh	r3, [r7, #6]
 80020d0:	0adb      	lsrs	r3, r3, #11
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	02db      	lsls	r3, r3, #11
 80020d6:	b21a      	sxth	r2, r3
 80020d8:	88bb      	ldrh	r3, [r7, #4]
 80020da:	0a9b      	lsrs	r3, r3, #10
 80020dc:	b29b      	uxth	r3, r3
 80020de:	015b      	lsls	r3, r3, #5
 80020e0:	b21b      	sxth	r3, r3
 80020e2:	4313      	orrs	r3, r2
 80020e4:	b21a      	sxth	r2, r3
 80020e6:	887b      	ldrh	r3, [r7, #2]
 80020e8:	0adb      	lsrs	r3, r3, #11
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	b21b      	sxth	r3, r3
 80020ee:	4313      	orrs	r3, r2
 80020f0:	b21b      	sxth	r3, r3
 80020f2:	b29b      	uxth	r3, r3
	
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <LCD_GetPointPixel>:


uint16_t LCD_GetPointPixel ( uint16_t usCOLUMN, uint16_t usPAGE )
{ 
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	460a      	mov	r2, r1
 8002106:	80fb      	strh	r3, [r7, #6]
 8002108:	4613      	mov	r3, r2
 800210a:	80bb      	strh	r3, [r7, #4]
	uint16_t usPixelData;

	LCD_OpenWindow ( usCOLUMN, usPAGE, 1, 1 );
 800210c:	88b9      	ldrh	r1, [r7, #4]
 800210e:	88f8      	ldrh	r0, [r7, #6]
 8002110:	2301      	movs	r3, #1
 8002112:	2201      	movs	r2, #1
 8002114:	f7ff fef6 	bl	8001f04 <LCD_OpenWindow>
	
	usPixelData = LCD_Read_PixelData ();
 8002118:	f7ff ffbd 	bl	8002096 <LCD_Read_PixelData>
 800211c:	4603      	mov	r3, r0
 800211e:	81fb      	strh	r3, [r7, #14]
	
	return usPixelData;
 8002120:	89fb      	ldrh	r3, [r7, #14]
	
}
 8002122:	4618      	mov	r0, r3
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
	...

0800212c <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	4603      	mov	r3, r0
 8002134:	80fb      	strh	r3, [r7, #6]
 8002136:	460b      	mov	r3, r1
 8002138:	80bb      	strh	r3, [r7, #4]
 800213a:	4613      	mov	r3, r2
 800213c:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	//Invert Color If Darkmode is Toggle
	uint16_t ft_color = darkmode_toggle?WHITE:BLACK;
 800213e:	4b27      	ldr	r3, [pc, #156]	; (80021dc <LCD_DrawChar+0xb0>)
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d002      	beq.n	800214c <LCD_DrawChar+0x20>
 8002146:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800214a:	e000      	b.n	800214e <LCD_DrawChar+0x22>
 800214c:	2300      	movs	r3, #0
 800214e:	827b      	strh	r3, [r7, #18]
	uint16_t bg_color = darkmode_toggle?BLACK:WHITE;
 8002150:	4b22      	ldr	r3, [pc, #136]	; (80021dc <LCD_DrawChar+0xb0>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <LCD_DrawChar+0x30>
 8002158:	2300      	movs	r3, #0
 800215a:	e001      	b.n	8002160 <LCD_DrawChar+0x34>
 800215c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002160:	823b      	strh	r3, [r7, #16]

	ucRelativePositon = cChar - ' ';
 8002162:	78fb      	ldrb	r3, [r7, #3]
 8002164:	3b20      	subs	r3, #32
 8002166:	73fb      	strb	r3, [r7, #15]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8002168:	88b9      	ldrh	r1, [r7, #4]
 800216a:	88f8      	ldrh	r0, [r7, #6]
 800216c:	2310      	movs	r3, #16
 800216e:	2208      	movs	r2, #8
 8002170:	f7ff fec8 	bl	8001f04 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 8002174:	202c      	movs	r0, #44	; 0x2c
 8002176:	f7ff fd81 	bl	8001c7c <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 800217a:	2300      	movs	r3, #0
 800217c:	75bb      	strb	r3, [r7, #22]
 800217e:	e024      	b.n	80021ca <LCD_DrawChar+0x9e>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8002180:	7bfa      	ldrb	r2, [r7, #15]
 8002182:	7dbb      	ldrb	r3, [r7, #22]
 8002184:	4916      	ldr	r1, [pc, #88]	; (80021e0 <LCD_DrawChar+0xb4>)
 8002186:	0112      	lsls	r2, r2, #4
 8002188:	440a      	add	r2, r1
 800218a:	4413      	add	r3, r2
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	75fb      	strb	r3, [r7, #23]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8002190:	2300      	movs	r3, #0
 8002192:	757b      	strb	r3, [r7, #21]
 8002194:	e013      	b.n	80021be <LCD_DrawChar+0x92>
		{
			if ( ucTemp & 0x01 )
 8002196:	7dfb      	ldrb	r3, [r7, #23]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b00      	cmp	r3, #0
 800219e:	d004      	beq.n	80021aa <LCD_DrawChar+0x7e>
				LCD_Write_Data ( ft_color );
 80021a0:	8a7b      	ldrh	r3, [r7, #18]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff fd78 	bl	8001c98 <LCD_Write_Data>
 80021a8:	e003      	b.n	80021b2 <LCD_DrawChar+0x86>
			
			else
				LCD_Write_Data (  bg_color );
 80021aa:	8a3b      	ldrh	r3, [r7, #16]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff fd73 	bl	8001c98 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 80021b2:	7dfb      	ldrb	r3, [r7, #23]
 80021b4:	085b      	lsrs	r3, r3, #1
 80021b6:	75fb      	strb	r3, [r7, #23]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80021b8:	7d7b      	ldrb	r3, [r7, #21]
 80021ba:	3301      	adds	r3, #1
 80021bc:	757b      	strb	r3, [r7, #21]
 80021be:	7d7b      	ldrb	r3, [r7, #21]
 80021c0:	2b07      	cmp	r3, #7
 80021c2:	d9e8      	bls.n	8002196 <LCD_DrawChar+0x6a>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80021c4:	7dbb      	ldrb	r3, [r7, #22]
 80021c6:	3301      	adds	r3, #1
 80021c8:	75bb      	strb	r3, [r7, #22]
 80021ca:	7dbb      	ldrb	r3, [r7, #22]
 80021cc:	2b0f      	cmp	r3, #15
 80021ce:	d9d7      	bls.n	8002180 <LCD_DrawChar+0x54>
			
		}
		
	}
	
}
 80021d0:	bf00      	nop
 80021d2:	bf00      	nop
 80021d4:	3718      	adds	r7, #24
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000a18 	.word	0x20000a18
 80021e0:	08011fdc 	.word	0x08011fdc

080021e4 <LCD_DrawString>:



void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	4603      	mov	r3, r0
 80021ec:	603a      	str	r2, [r7, #0]
 80021ee:	80fb      	strh	r3, [r7, #6]
 80021f0:	460b      	mov	r3, r1
 80021f2:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 80021f4:	e01c      	b.n	8002230 <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 80021f6:	88fb      	ldrh	r3, [r7, #6]
 80021f8:	2be8      	cmp	r3, #232	; 0xe8
 80021fa:	d904      	bls.n	8002206 <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80021fc:	2300      	movs	r3, #0
 80021fe:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 8002200:	88bb      	ldrh	r3, [r7, #4]
 8002202:	3310      	adds	r3, #16
 8002204:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8002206:	88bb      	ldrh	r3, [r7, #4]
 8002208:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 800220c:	d903      	bls.n	8002216 <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 800220e:	2300      	movs	r3, #0
 8002210:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 8002212:	2300      	movs	r3, #0
 8002214:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr);
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	781a      	ldrb	r2, [r3, #0]
 800221a:	88b9      	ldrh	r1, [r7, #4]
 800221c:	88fb      	ldrh	r3, [r7, #6]
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff ff84 	bl	800212c <LCD_DrawChar>
		
		pStr ++;
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	3301      	adds	r3, #1
 8002228:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 800222a:	88fb      	ldrh	r3, [r7, #6]
 800222c:	3308      	adds	r3, #8
 800222e:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d1de      	bne.n	80021f6 <LCD_DrawString+0x12>
		
	}
	
}
 8002238:	bf00      	nop
 800223a:	bf00      	nop
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <LCD_DrawDot>:




void LCD_DrawDot(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usColor)	
{	
 8002242:	b580      	push	{r7, lr}
 8002244:	b082      	sub	sp, #8
 8002246:	af00      	add	r7, sp, #0
 8002248:	4603      	mov	r3, r0
 800224a:	80fb      	strh	r3, [r7, #6]
 800224c:	460b      	mov	r3, r1
 800224e:	80bb      	strh	r3, [r7, #4]
 8002250:	4613      	mov	r3, r2
 8002252:	807b      	strh	r3, [r7, #2]
	if (( usCOLUMN < LCD_DispWindow_COLUMN ) && ( usPAGE < LCD_DispWindow_PAGE ))
 8002254:	88fb      	ldrh	r3, [r7, #6]
 8002256:	2bef      	cmp	r3, #239	; 0xef
 8002258:	d809      	bhi.n	800226e <LCD_DrawDot+0x2c>
 800225a:	88bb      	ldrh	r3, [r7, #4]
 800225c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002260:	d205      	bcs.n	800226e <LCD_DrawDot+0x2c>
	LCD_OpenWindow ( usCOLUMN, usPAGE, 1, 1 );
 8002262:	88b9      	ldrh	r1, [r7, #4]
 8002264:	88f8      	ldrh	r0, [r7, #6]
 8002266:	2301      	movs	r3, #1
 8002268:	2201      	movs	r2, #1
 800226a:	f7ff fe4b 	bl	8001f04 <LCD_OpenWindow>
	LCD_FillColor (1, usColor);
 800226e:	887b      	ldrh	r3, [r7, #2]
 8002270:	4619      	mov	r1, r3
 8002272:	2001      	movs	r0, #1
 8002274:	f7ff fe9f 	bl	8001fb6 <LCD_FillColor>

}
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <LCD_DrawCircle>:

void LCD_DrawCircle ( uint16_t usC, uint16_t usP, uint16_t R, uint16_t usColor)
{	
 8002280:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002284:	b086      	sub	sp, #24
 8002286:	af00      	add	r7, sp, #0
 8002288:	4604      	mov	r4, r0
 800228a:	4608      	mov	r0, r1
 800228c:	4611      	mov	r1, r2
 800228e:	461a      	mov	r2, r3
 8002290:	4623      	mov	r3, r4
 8002292:	80fb      	strh	r3, [r7, #6]
 8002294:	4603      	mov	r3, r0
 8002296:	80bb      	strh	r3, [r7, #4]
 8002298:	460b      	mov	r3, r1
 800229a:	807b      	strh	r3, [r7, #2]
 800229c:	4613      	mov	r3, r2
 800229e:	803b      	strh	r3, [r7, #0]
	for (double i = 0; i < 2*3.14159265358979323846; i = i + 0.01){
 80022a0:	f04f 0200 	mov.w	r2, #0
 80022a4:	f04f 0300 	mov.w	r3, #0
 80022a8:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80022ac:	e05a      	b.n	8002364 <LCD_DrawCircle+0xe4>
			int x = usC + R*cos(i);
 80022ae:	88fb      	ldrh	r3, [r7, #6]
 80022b0:	4618      	mov	r0, r3
 80022b2:	f7fe f913 	bl	80004dc <__aeabi_i2d>
 80022b6:	4604      	mov	r4, r0
 80022b8:	460d      	mov	r5, r1
 80022ba:	887b      	ldrh	r3, [r7, #2]
 80022bc:	4618      	mov	r0, r3
 80022be:	f7fe f90d 	bl	80004dc <__aeabi_i2d>
 80022c2:	4680      	mov	r8, r0
 80022c4:	4689      	mov	r9, r1
 80022c6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022ca:	f00e fcf7 	bl	8010cbc <cos>
 80022ce:	4602      	mov	r2, r0
 80022d0:	460b      	mov	r3, r1
 80022d2:	4640      	mov	r0, r8
 80022d4:	4649      	mov	r1, r9
 80022d6:	f7fe f96b 	bl	80005b0 <__aeabi_dmul>
 80022da:	4602      	mov	r2, r0
 80022dc:	460b      	mov	r3, r1
 80022de:	4620      	mov	r0, r4
 80022e0:	4629      	mov	r1, r5
 80022e2:	f7fd ffaf 	bl	8000244 <__adddf3>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	4610      	mov	r0, r2
 80022ec:	4619      	mov	r1, r3
 80022ee:	f7fe fc0f 	bl	8000b10 <__aeabi_d2iz>
 80022f2:	4603      	mov	r3, r0
 80022f4:	60fb      	str	r3, [r7, #12]
			int y = usP + R*sin(i);
 80022f6:	88bb      	ldrh	r3, [r7, #4]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7fe f8ef 	bl	80004dc <__aeabi_i2d>
 80022fe:	4604      	mov	r4, r0
 8002300:	460d      	mov	r5, r1
 8002302:	887b      	ldrh	r3, [r7, #2]
 8002304:	4618      	mov	r0, r3
 8002306:	f7fe f8e9 	bl	80004dc <__aeabi_i2d>
 800230a:	4680      	mov	r8, r0
 800230c:	4689      	mov	r9, r1
 800230e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002312:	f00e fd19 	bl	8010d48 <sin>
 8002316:	4602      	mov	r2, r0
 8002318:	460b      	mov	r3, r1
 800231a:	4640      	mov	r0, r8
 800231c:	4649      	mov	r1, r9
 800231e:	f7fe f947 	bl	80005b0 <__aeabi_dmul>
 8002322:	4602      	mov	r2, r0
 8002324:	460b      	mov	r3, r1
 8002326:	4620      	mov	r0, r4
 8002328:	4629      	mov	r1, r5
 800232a:	f7fd ff8b 	bl	8000244 <__adddf3>
 800232e:	4602      	mov	r2, r0
 8002330:	460b      	mov	r3, r1
 8002332:	4610      	mov	r0, r2
 8002334:	4619      	mov	r1, r3
 8002336:	f7fe fbeb 	bl	8000b10 <__aeabi_d2iz>
 800233a:	4603      	mov	r3, r0
 800233c:	60bb      	str	r3, [r7, #8]
			LCD_DrawDot(x,y,usColor);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	b29b      	uxth	r3, r3
 8002342:	68ba      	ldr	r2, [r7, #8]
 8002344:	b291      	uxth	r1, r2
 8002346:	883a      	ldrh	r2, [r7, #0]
 8002348:	4618      	mov	r0, r3
 800234a:	f7ff ff7a 	bl	8002242 <LCD_DrawDot>
	for (double i = 0; i < 2*3.14159265358979323846; i = i + 0.01){
 800234e:	a30e      	add	r3, pc, #56	; (adr r3, 8002388 <LCD_DrawCircle+0x108>)
 8002350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002354:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002358:	f7fd ff74 	bl	8000244 <__adddf3>
 800235c:	4602      	mov	r2, r0
 800235e:	460b      	mov	r3, r1
 8002360:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8002364:	a30a      	add	r3, pc, #40	; (adr r3, 8002390 <LCD_DrawCircle+0x110>)
 8002366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800236a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800236e:	f7fe fb91 	bl	8000a94 <__aeabi_dcmplt>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d19a      	bne.n	80022ae <LCD_DrawCircle+0x2e>
		}
}
 8002378:	bf00      	nop
 800237a:	bf00      	nop
 800237c:	3718      	adds	r7, #24
 800237e:	46bd      	mov	sp, r7
 8002380:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002384:	f3af 8000 	nop.w
 8002388:	47ae147b 	.word	0x47ae147b
 800238c:	3f847ae1 	.word	0x3f847ae1
 8002390:	54442d18 	.word	0x54442d18
 8002394:	401921fb 	.word	0x401921fb

08002398 <LCD_DrawChar_Color>:

void LCD_DrawChar_Color ( uint16_t usC, uint16_t usP, const char cChar, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 8002398:	b590      	push	{r4, r7, lr}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	4604      	mov	r4, r0
 80023a0:	4608      	mov	r0, r1
 80023a2:	4611      	mov	r1, r2
 80023a4:	461a      	mov	r2, r3
 80023a6:	4623      	mov	r3, r4
 80023a8:	80fb      	strh	r3, [r7, #6]
 80023aa:	4603      	mov	r3, r0
 80023ac:	80bb      	strh	r3, [r7, #4]
 80023ae:	460b      	mov	r3, r1
 80023b0:	70fb      	strb	r3, [r7, #3]
 80023b2:	4613      	mov	r3, r2
 80023b4:	803b      	strh	r3, [r7, #0]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 80023b6:	78fb      	ldrb	r3, [r7, #3]
 80023b8:	3b20      	subs	r3, #32
 80023ba:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 80023bc:	88b9      	ldrh	r1, [r7, #4]
 80023be:	88f8      	ldrh	r0, [r7, #6]
 80023c0:	2310      	movs	r3, #16
 80023c2:	2208      	movs	r2, #8
 80023c4:	f7ff fd9e 	bl	8001f04 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80023c8:	202c      	movs	r0, #44	; 0x2c
 80023ca:	f7ff fc57 	bl	8001c7c <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80023ce:	2300      	movs	r3, #0
 80023d0:	73bb      	strb	r3, [r7, #14]
 80023d2:	e024      	b.n	800241e <LCD_DrawChar_Color+0x86>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80023d4:	7b3a      	ldrb	r2, [r7, #12]
 80023d6:	7bbb      	ldrb	r3, [r7, #14]
 80023d8:	4915      	ldr	r1, [pc, #84]	; (8002430 <LCD_DrawChar_Color+0x98>)
 80023da:	0112      	lsls	r2, r2, #4
 80023dc:	440a      	add	r2, r1
 80023de:	4413      	add	r3, r2
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80023e4:	2300      	movs	r3, #0
 80023e6:	737b      	strb	r3, [r7, #13]
 80023e8:	e013      	b.n	8002412 <LCD_DrawChar_Color+0x7a>
		{
			if ( ucTemp & 0x01 )
 80023ea:	7bfb      	ldrb	r3, [r7, #15]
 80023ec:	f003 0301 	and.w	r3, r3, #1
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d004      	beq.n	80023fe <LCD_DrawChar_Color+0x66>
				LCD_Write_Data ( usColor_Foreground );
 80023f4:	8c3b      	ldrh	r3, [r7, #32]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff fc4e 	bl	8001c98 <LCD_Write_Data>
 80023fc:	e003      	b.n	8002406 <LCD_DrawChar_Color+0x6e>
			
			else
				LCD_Write_Data ( usColor_Background );								
 80023fe:	883b      	ldrh	r3, [r7, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff fc49 	bl	8001c98 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 8002406:	7bfb      	ldrb	r3, [r7, #15]
 8002408:	085b      	lsrs	r3, r3, #1
 800240a:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 800240c:	7b7b      	ldrb	r3, [r7, #13]
 800240e:	3301      	adds	r3, #1
 8002410:	737b      	strb	r3, [r7, #13]
 8002412:	7b7b      	ldrb	r3, [r7, #13]
 8002414:	2b07      	cmp	r3, #7
 8002416:	d9e8      	bls.n	80023ea <LCD_DrawChar_Color+0x52>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8002418:	7bbb      	ldrb	r3, [r7, #14]
 800241a:	3301      	adds	r3, #1
 800241c:	73bb      	strb	r3, [r7, #14]
 800241e:	7bbb      	ldrb	r3, [r7, #14]
 8002420:	2b0f      	cmp	r3, #15
 8002422:	d9d7      	bls.n	80023d4 <LCD_DrawChar_Color+0x3c>
			
		}
		
	}
	
}
 8002424:	bf00      	nop
 8002426:	bf00      	nop
 8002428:	3714      	adds	r7, #20
 800242a:	46bd      	mov	sp, r7
 800242c:	bd90      	pop	{r4, r7, pc}
 800242e:	bf00      	nop
 8002430:	08011fdc 	.word	0x08011fdc

08002434 <LCD_DrawCross>:

void LCD_DrawCross ( uint16_t usX, uint16_t usY )
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af02      	add	r7, sp, #8
 800243a:	4603      	mov	r3, r0
 800243c:	460a      	mov	r2, r1
 800243e:	80fb      	strh	r3, [r7, #6]
 8002440:	4613      	mov	r3, r2
 8002442:	80bb      	strh	r3, [r7, #4]
  LCD_Clear_Color ( usX - 10, usY, 20, 1, RED);
 8002444:	88fb      	ldrh	r3, [r7, #6]
 8002446:	3b0a      	subs	r3, #10
 8002448:	b298      	uxth	r0, r3
 800244a:	88b9      	ldrh	r1, [r7, #4]
 800244c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	2301      	movs	r3, #1
 8002454:	2214      	movs	r2, #20
 8002456:	f7ff fdfb 	bl	8002050 <LCD_Clear_Color>
  LCD_Clear_Color ( usX, usY - 10, 1, 20, RED);
 800245a:	88bb      	ldrh	r3, [r7, #4]
 800245c:	3b0a      	subs	r3, #10
 800245e:	b299      	uxth	r1, r3
 8002460:	88f8      	ldrh	r0, [r7, #6]
 8002462:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	2314      	movs	r3, #20
 800246a:	2201      	movs	r2, #1
 800246c:	f7ff fdf0 	bl	8002050 <LCD_Clear_Color>
	
}
 8002470:	bf00      	nop
 8002472:	3708      	adds	r7, #8
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <LCD_DrawString_Color>:


void LCD_DrawString_Color ( uint16_t usC, uint16_t usP, const char * pStr, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 8002478:	b590      	push	{r4, r7, lr}
 800247a:	b087      	sub	sp, #28
 800247c:	af02      	add	r7, sp, #8
 800247e:	60ba      	str	r2, [r7, #8]
 8002480:	461a      	mov	r2, r3
 8002482:	4603      	mov	r3, r0
 8002484:	81fb      	strh	r3, [r7, #14]
 8002486:	460b      	mov	r3, r1
 8002488:	81bb      	strh	r3, [r7, #12]
 800248a:	4613      	mov	r3, r2
 800248c:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 800248e:	e01f      	b.n	80024d0 <LCD_DrawString_Color+0x58>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8002490:	89fb      	ldrh	r3, [r7, #14]
 8002492:	2be8      	cmp	r3, #232	; 0xe8
 8002494:	d904      	bls.n	80024a0 <LCD_DrawString_Color+0x28>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8002496:	2300      	movs	r3, #0
 8002498:	81fb      	strh	r3, [r7, #14]
			usP += HEIGHT_EN_CHAR;
 800249a:	89bb      	ldrh	r3, [r7, #12]
 800249c:	3310      	adds	r3, #16
 800249e:	81bb      	strh	r3, [r7, #12]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 80024a0:	89bb      	ldrh	r3, [r7, #12]
 80024a2:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80024a6:	d903      	bls.n	80024b0 <LCD_DrawString_Color+0x38>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80024a8:	2300      	movs	r3, #0
 80024aa:	81fb      	strh	r3, [r7, #14]
			usP = LCD_DispWindow_Start_PAGE;
 80024ac:	2300      	movs	r3, #0
 80024ae:	81bb      	strh	r3, [r7, #12]
		}
		
		LCD_DrawChar_Color  ( usC, usP, * pStr, usColor_Background, usColor_Foreground );
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	781a      	ldrb	r2, [r3, #0]
 80024b4:	88fc      	ldrh	r4, [r7, #6]
 80024b6:	89b9      	ldrh	r1, [r7, #12]
 80024b8:	89f8      	ldrh	r0, [r7, #14]
 80024ba:	8c3b      	ldrh	r3, [r7, #32]
 80024bc:	9300      	str	r3, [sp, #0]
 80024be:	4623      	mov	r3, r4
 80024c0:	f7ff ff6a 	bl	8002398 <LCD_DrawChar_Color>
		
		pStr ++;
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	3301      	adds	r3, #1
 80024c8:	60bb      	str	r3, [r7, #8]
		
		usC += WIDTH_EN_CHAR;
 80024ca:	89fb      	ldrh	r3, [r7, #14]
 80024cc:	3308      	adds	r3, #8
 80024ce:	81fb      	strh	r3, [r7, #14]
	while ( * pStr != '\0' )
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d1db      	bne.n	8002490 <LCD_DrawString_Color+0x18>
		
	}
	
}
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	3714      	adds	r7, #20
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd90      	pop	{r4, r7, pc}
	...

080024e4 <LCD_GramScan>:


void LCD_GramScan ( uint8_t ucOption )
{	
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4603      	mov	r3, r0
 80024ec:	71fb      	strb	r3, [r7, #7]
	switch ( ucOption )
 80024ee:	79fb      	ldrb	r3, [r7, #7]
 80024f0:	3b01      	subs	r3, #1
 80024f2:	2b03      	cmp	r3, #3
 80024f4:	f200 80a0 	bhi.w	8002638 <LCD_GramScan+0x154>
 80024f8:	a201      	add	r2, pc, #4	; (adr r2, 8002500 <LCD_GramScan+0x1c>)
 80024fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024fe:	bf00      	nop
 8002500:	08002511 	.word	0x08002511
 8002504:	0800255b 	.word	0x0800255b
 8002508:	080025a5 	.word	0x080025a5
 800250c:	080025ef 	.word	0x080025ef

//		____ x(240)      
//	 |  
//	 |	y(320)        
		  
			LCD_Write_Cmd ( 0x36 ); 
 8002510:	2036      	movs	r0, #54	; 0x36
 8002512:	f7ff fbb3 	bl	8001c7c <LCD_Write_Cmd>
			LCD_Write_Data ( 0xC8 );   
 8002516:	20c8      	movs	r0, #200	; 0xc8
 8002518:	f7ff fbbe 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 800251c:	202a      	movs	r0, #42	; 0x2a
 800251e:	f7ff fbad 	bl	8001c7c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );	/* x start */	
 8002522:	2000      	movs	r0, #0
 8002524:	f7ff fbb8 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002528:	2000      	movs	r0, #0
 800252a:	f7ff fbb5 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );  /* x end */	
 800252e:	2000      	movs	r0, #0
 8002530:	f7ff fbb2 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );
 8002534:	20ef      	movs	r0, #239	; 0xef
 8002536:	f7ff fbaf 	bl	8001c98 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 800253a:	202b      	movs	r0, #43	; 0x2b
 800253c:	f7ff fb9e 	bl	8001c7c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );	/* y start */  
 8002540:	2000      	movs	r0, #0
 8002542:	f7ff fba9 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002546:	2000      	movs	r0, #0
 8002548:	f7ff fba6 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );	/* y end */   
 800254c:	2001      	movs	r0, #1
 800254e:	f7ff fba3 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );
 8002552:	203f      	movs	r0, #63	; 0x3f
 8002554:	f7ff fba0 	bl	8001c98 <LCD_Write_Data>
					
		  break;
 8002558:	e06e      	b.n	8002638 <LCD_GramScan+0x154>

//		|x(320)            
//		|
//		|___ y(240)
		  
			LCD_Write_Cmd ( 0x36 ); 
 800255a:	2036      	movs	r0, #54	; 0x36
 800255c:	f7ff fb8e 	bl	8001c7c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x68 );	
 8002560:	2068      	movs	r0, #104	; 0x68
 8002562:	f7ff fb99 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8002566:	202a      	movs	r0, #42	; 0x2a
 8002568:	f7ff fb88 	bl	8001c7c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 800256c:	2000      	movs	r0, #0
 800256e:	f7ff fb93 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002572:	2000      	movs	r0, #0
 8002574:	f7ff fb90 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8002578:	2001      	movs	r0, #1
 800257a:	f7ff fb8d 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );	
 800257e:	203f      	movs	r0, #63	; 0x3f
 8002580:	f7ff fb8a 	bl	8001c98 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8002584:	202b      	movs	r0, #43	; 0x2b
 8002586:	f7ff fb79 	bl	8001c7c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 800258a:	2000      	movs	r0, #0
 800258c:	f7ff fb84 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002590:	2000      	movs	r0, #0
 8002592:	f7ff fb81 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002596:	2000      	movs	r0, #0
 8002598:	f7ff fb7e 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );		
 800259c:	20ef      	movs	r0, #239	; 0xef
 800259e:	f7ff fb7b 	bl	8001c98 <LCD_Write_Data>
		
		  break;
 80025a2:	e049      	b.n	8002638 <LCD_GramScan+0x154>

//		           |x(320)   
//		           |           
//		y(240) ____|
		
			LCD_Write_Cmd ( 0x36 ); 
 80025a4:	2036      	movs	r0, #54	; 0x36
 80025a6:	f7ff fb69 	bl	8001c7c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x28 );	
 80025aa:	2028      	movs	r0, #40	; 0x28
 80025ac:	f7ff fb74 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 80025b0:	202a      	movs	r0, #42	; 0x2a
 80025b2:	f7ff fb63 	bl	8001c7c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 80025b6:	2000      	movs	r0, #0
 80025b8:	f7ff fb6e 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80025bc:	2000      	movs	r0, #0
 80025be:	f7ff fb6b 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 80025c2:	2001      	movs	r0, #1
 80025c4:	f7ff fb68 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );	
 80025c8:	203f      	movs	r0, #63	; 0x3f
 80025ca:	f7ff fb65 	bl	8001c98 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 80025ce:	202b      	movs	r0, #43	; 0x2b
 80025d0:	f7ff fb54 	bl	8001c7c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 80025d4:	2000      	movs	r0, #0
 80025d6:	f7ff fb5f 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80025da:	2000      	movs	r0, #0
 80025dc:	f7ff fb5c 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80025e0:	2000      	movs	r0, #0
 80025e2:	f7ff fb59 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );			
 80025e6:	20ef      	movs	r0, #239	; 0xef
 80025e8:	f7ff fb56 	bl	8001c98 <LCD_Write_Data>
		  
		  break;
 80025ec:	e024      	b.n	8002638 <LCD_GramScan+0x154>

//		|y(320)              
//		|
//		|___ x(240)			
		  
			LCD_Write_Cmd ( 0x36 ); 
 80025ee:	2036      	movs	r0, #54	; 0x36
 80025f0:	f7ff fb44 	bl	8001c7c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x48 );	
 80025f4:	2048      	movs	r0, #72	; 0x48
 80025f6:	f7ff fb4f 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 80025fa:	202a      	movs	r0, #42	; 0x2a
 80025fc:	f7ff fb3e 	bl	8001c7c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8002600:	2000      	movs	r0, #0
 8002602:	f7ff fb49 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002606:	2000      	movs	r0, #0
 8002608:	f7ff fb46 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 800260c:	2000      	movs	r0, #0
 800260e:	f7ff fb43 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );	
 8002612:	20ef      	movs	r0, #239	; 0xef
 8002614:	f7ff fb40 	bl	8001c98 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8002618:	202b      	movs	r0, #43	; 0x2b
 800261a:	f7ff fb2f 	bl	8001c7c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 800261e:	2000      	movs	r0, #0
 8002620:	f7ff fb3a 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002624:	2000      	movs	r0, #0
 8002626:	f7ff fb37 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 800262a:	2001      	movs	r0, #1
 800262c:	f7ff fb34 	bl	8001c98 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );		
 8002630:	203f      	movs	r0, #63	; 0x3f
 8002632:	f7ff fb31 	bl	8001c98 <LCD_Write_Data>
		
	    break;
 8002636:	bf00      	nop
		
	}
	
	
	/* write gram start */
	LCD_Write_Cmd ( 0x2C );
 8002638:	202c      	movs	r0, #44	; 0x2c
 800263a:	f7ff fb1f 	bl	8001c7c <LCD_Write_Cmd>
	
	
}
 800263e:	bf00      	nop
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop

08002648 <LCD_Darkmode_Toggle>:

void LCD_Darkmode_Toggle(){
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
	extern unsigned char *petStats;
	if (!darkmode_toggle) {
 800264c:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <LCD_Darkmode_Toggle+0x30>)
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d106      	bne.n	8002662 <LCD_Darkmode_Toggle+0x1a>
		darkmode_toggle = 1;
 8002654:	4b08      	ldr	r3, [pc, #32]	; (8002678 <LCD_Darkmode_Toggle+0x30>)
 8002656:	2201      	movs	r2, #1
 8002658:	701a      	strb	r2, [r3, #0]
		petStats = sleep1;
 800265a:	4b08      	ldr	r3, [pc, #32]	; (800267c <LCD_Darkmode_Toggle+0x34>)
 800265c:	4a08      	ldr	r2, [pc, #32]	; (8002680 <LCD_Darkmode_Toggle+0x38>)
 800265e:	601a      	str	r2, [r3, #0]
	}
	else {
		darkmode_toggle = 0;
		petStats = normal;
	}
}
 8002660:	e005      	b.n	800266e <LCD_Darkmode_Toggle+0x26>
		darkmode_toggle = 0;
 8002662:	4b05      	ldr	r3, [pc, #20]	; (8002678 <LCD_Darkmode_Toggle+0x30>)
 8002664:	2200      	movs	r2, #0
 8002666:	701a      	strb	r2, [r3, #0]
		petStats = normal;
 8002668:	4b04      	ldr	r3, [pc, #16]	; (800267c <LCD_Darkmode_Toggle+0x34>)
 800266a:	4a06      	ldr	r2, [pc, #24]	; (8002684 <LCD_Darkmode_Toggle+0x3c>)
 800266c:	601a      	str	r2, [r3, #0]
}
 800266e:	bf00      	nop
 8002670:	46bd      	mov	sp, r7
 8002672:	bc80      	pop	{r7}
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	20000a18 	.word	0x20000a18
 800267c:	20000000 	.word	0x20000000
 8002680:	0802e960 	.word	0x0802e960
 8002684:	080278d8 	.word	0x080278d8

08002688 <LCD_DrawPicture>:

void LCD_DrawPicture(uint16_t StartX, uint16_t StartY,unsigned char *pic) {
 8002688:	b580      	push	{r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
 800268e:	4603      	mov	r3, r0
 8002690:	603a      	str	r2, [r7, #0]
 8002692:	80fb      	strh	r3, [r7, #6]
 8002694:	460b      	mov	r3, r1
 8002696:	80bb      	strh	r3, [r7, #4]
		uint32_t i = 8, len;
 8002698:	2308      	movs	r3, #8
 800269a:	617b      	str	r3, [r7, #20]
		uint16_t temp, x, y;

		x = ((uint16_t) (pic[2] << 8) + pic[3]) - 1;	  	//get width
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	3302      	adds	r3, #2
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	021b      	lsls	r3, r3, #8
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	3303      	adds	r3, #3
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	4413      	add	r3, r2
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	3b01      	subs	r3, #1
 80026b6:	827b      	strh	r3, [r7, #18]
		y = ((uint16_t) (pic[4] << 8) + pic[5]) - 1;	  	//get height
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	3304      	adds	r3, #4
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	b29b      	uxth	r3, r3
 80026c0:	021b      	lsls	r3, r3, #8
 80026c2:	b29a      	uxth	r2, r3
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	3305      	adds	r3, #5
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	4413      	add	r3, r2
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	3b01      	subs	r3, #1
 80026d2:	823b      	strh	r3, [r7, #16]

		LCD_OpenWindow ( StartX, StartY, 120,120);
 80026d4:	88b9      	ldrh	r1, [r7, #4]
 80026d6:	88f8      	ldrh	r0, [r7, #6]
 80026d8:	2378      	movs	r3, #120	; 0x78
 80026da:	2278      	movs	r2, #120	; 0x78
 80026dc:	f7ff fc12 	bl	8001f04 <LCD_OpenWindow>
		//LCD_FillColor ( StartX*StartY ,0x01010);
		LCD_Write_Cmd(CMD_SetPixel);					//fillcolor
 80026e0:	202c      	movs	r0, #44	; 0x2c
 80026e2:	f7ff facb 	bl	8001c7c <LCD_Write_Cmd>
		len = 2 * ((uint16_t) (pic[2] << 8) + pic[3])
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	3302      	adds	r3, #2
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	021b      	lsls	r3, r3, #8
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	461a      	mov	r2, r3
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	3303      	adds	r3, #3
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	4413      	add	r3, r2
				* ((uint16_t) (pic[4] << 8) + pic[5]);   	//calculate size
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	3204      	adds	r2, #4
 8002700:	7812      	ldrb	r2, [r2, #0]
 8002702:	b292      	uxth	r2, r2
 8002704:	0212      	lsls	r2, r2, #8
 8002706:	b292      	uxth	r2, r2
 8002708:	4611      	mov	r1, r2
 800270a:	683a      	ldr	r2, [r7, #0]
 800270c:	3205      	adds	r2, #5
 800270e:	7812      	ldrb	r2, [r2, #0]
 8002710:	440a      	add	r2, r1
 8002712:	fb02 f303 	mul.w	r3, r2, r3
 8002716:	005b      	lsls	r3, r3, #1
		len = 2 * ((uint16_t) (pic[2] << 8) + pic[3])
 8002718:	60fb      	str	r3, [r7, #12]

		while (i < (len + 8)) {							 	//start from the 9th
 800271a:	e015      	b.n	8002748 <LCD_DrawPicture+0xc0>
			temp = (uint16_t) (pic[i] << 8) | pic[i + 1];	//2bits once
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	4413      	add	r3, r2
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	b29b      	uxth	r3, r3
 8002726:	021b      	lsls	r3, r3, #8
 8002728:	b29a      	uxth	r2, r3
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	3301      	adds	r3, #1
 800272e:	6839      	ldr	r1, [r7, #0]
 8002730:	440b      	add	r3, r1
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	b29b      	uxth	r3, r3
 8002736:	4313      	orrs	r3, r2
 8002738:	817b      	strh	r3, [r7, #10]
			LCD_Write_Data(temp);
 800273a:	897b      	ldrh	r3, [r7, #10]
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff faab 	bl	8001c98 <LCD_Write_Data>
			i = i + 2;
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	3302      	adds	r3, #2
 8002746:	617b      	str	r3, [r7, #20]
		while (i < (len + 8)) {							 	//start from the 9th
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	3308      	adds	r3, #8
 800274c:	697a      	ldr	r2, [r7, #20]
 800274e:	429a      	cmp	r2, r3
 8002750:	d3e4      	bcc.n	800271c <LCD_DrawPicture+0x94>
		}
}
 8002752:	bf00      	nop
 8002754:	bf00      	nop
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800275c:	b5b0      	push	{r4, r5, r7, lr}
 800275e:	b08c      	sub	sp, #48	; 0x30
 8002760:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002762:	f003 ff0f 	bl	8006584 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002766:	f000 fab1 	bl	8002ccc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800276a:	f000 fcc7 	bl	80030fc <MX_GPIO_Init>
  MX_FSMC_Init();
 800276e:	f000 fd93 	bl	8003298 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 8002772:	f000 fc99 	bl	80030a8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8002776:	f000 fbaf 	bl	8002ed8 <MX_TIM2_Init>
  MX_TIM3_Init();
 800277a:	f000 fbf9 	bl	8002f70 <MX_TIM3_Init>
  MX_TIM5_Init();
 800277e:	f000 fc45 	bl	800300c <MX_TIM5_Init>
  MX_TIM1_Init();
 8002782:	f000 fb03 	bl	8002d8c <MX_TIM1_Init>
  	 * Module Initializations:
  	 * rtc.c
  	 * XPT2046.c
  	 * LCD
  	 */
	RTC_Init(&hrtc);
 8002786:	48a0      	ldr	r0, [pc, #640]	; (8002a08 <main+0x2ac>)
 8002788:	f002 fa8e 	bl	8004ca8 <RTC_Init>
	macXPT2046_CS_DISABLE();
 800278c:	2200      	movs	r2, #0
 800278e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002792:	489e      	ldr	r0, [pc, #632]	; (8002a0c <main+0x2b0>)
 8002794:	f004 fa35 	bl	8006c02 <HAL_GPIO_WritePin>
	LCD_INIT();
 8002798:	f7ff fa2a 	bl	8001bf0 <LCD_INIT>

	RTC_Get();
 800279c:	f002 fb64 	bl	8004e68 <RTC_Get>
	get_TimeStamp(&real_time);
 80027a0:	489b      	ldr	r0, [pc, #620]	; (8002a10 <main+0x2b4>)
 80027a2:	f002 fcff 	bl	80051a4 <get_TimeStamp>
	//Flow control of UI
	uint8_t mode = 0; //Current Mode: Mode 0 = Home, Mode 1 = Drink Water, Mode 3 = Pet
 80027a6:	2300      	movs	r3, #0
 80027a8:	77fb      	strb	r3, [r7, #31]
	uint8_t mode_new = 0; //To Determine Whether A Mode is Updated
 80027aa:	2300      	movs	r3, #0
 80027ac:	73fb      	strb	r3, [r7, #15]
	uint8_t render_done=0;//Set To 1 Whenever Screen Need to Update
 80027ae:	2300      	movs	r3, #0
 80027b0:	73bb      	strb	r3, [r7, #14]
	uint8_t pet_update=0; //Set To 1 Whenever Pet Image Need to Update
 80027b2:	2300      	movs	r3, #0
 80027b4:	77bb      	strb	r3, [r7, #30]


	//Calibration of TouchPad
	while( ! XPT2046_Touch_Calibrate () );
 80027b6:	bf00      	nop
 80027b8:	f003 fc10 	bl	8005fdc <XPT2046_Touch_Calibrate>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d0fa      	beq.n	80027b8 <main+0x5c>
	alarm_update_next();
 80027c2:	f7ff f805 	bl	80017d0 <alarm_update_next>
	alarm_update_last();
 80027c6:	f7ff f841 	bl	800184c <alarm_update_last>
	exertimer = RTC_raw();
 80027ca:	f002 fcd5 	bl	8005178 <RTC_raw>
 80027ce:	4603      	mov	r3, r0
 80027d0:	4a90      	ldr	r2, [pc, #576]	; (8002a14 <main+0x2b8>)
 80027d2:	6013      	str	r3, [r2, #0]
	DHT11_ReadData(&DHT11_data);
 80027d4:	4890      	ldr	r0, [pc, #576]	; (8002a18 <main+0x2bc>)
 80027d6:	f7ff f9b6 	bl	8001b46 <DHT11_ReadData>
	/*
	 * Scheduling Event
	 * Tim3: Water Alarm
	 * Tim5: Update Temperature/ Weather Data
	 */
	TIMER_INIT();
 80027da:	f003 f827 	bl	800582c <TIMER_INIT>
	timer_min(1);
 80027de:	2001      	movs	r0, #1
 80027e0:	f003 f86e 	bl	80058c0 <timer_min>
  /* USER CODE BEGIN WHILE */

	
  while (1)
  {
	  XPT2046_Get_TouchedPoint(&Coordinate,
 80027e4:	498d      	ldr	r1, [pc, #564]	; (8002a1c <main+0x2c0>)
 80027e6:	488e      	ldr	r0, [pc, #568]	; (8002a20 <main+0x2c4>)
 80027e8:	f003 fe10 	bl	800640c <XPT2046_Get_TouchedPoint>
	  			&strXPT2046_TouchPara);

	  //!!Only For UI that is changing every moment, Just For Testing, Need Refactoring Later
	  if(mode==0) {
 80027ec:	7ffb      	ldrb	r3, [r7, #31]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d114      	bne.n	800281c <main+0xc0>
		  RTC_Get();
 80027f2:	f002 fb39 	bl	8004e68 <RTC_Get>
		  UI_Home_Display_Date(real_time.ryear, real_time.rmon, real_time.rday);
 80027f6:	4b86      	ldr	r3, [pc, #536]	; (8002a10 <main+0x2b4>)
 80027f8:	881b      	ldrh	r3, [r3, #0]
 80027fa:	4a85      	ldr	r2, [pc, #532]	; (8002a10 <main+0x2b4>)
 80027fc:	7891      	ldrb	r1, [r2, #2]
 80027fe:	4a84      	ldr	r2, [pc, #528]	; (8002a10 <main+0x2b4>)
 8002800:	78d2      	ldrb	r2, [r2, #3]
 8002802:	4618      	mov	r0, r3
 8002804:	f7fe fd20 	bl	8001248 <UI_Home_Display_Date>
		  UI_Home_Display_Time(real_time.rhour, real_time.rmin, real_time.rsec);
 8002808:	4b81      	ldr	r3, [pc, #516]	; (8002a10 <main+0x2b4>)
 800280a:	791b      	ldrb	r3, [r3, #4]
 800280c:	4a80      	ldr	r2, [pc, #512]	; (8002a10 <main+0x2b4>)
 800280e:	7951      	ldrb	r1, [r2, #5]
 8002810:	4a7f      	ldr	r2, [pc, #508]	; (8002a10 <main+0x2b4>)
 8002812:	7992      	ldrb	r2, [r2, #6]
 8002814:	4618      	mov	r0, r3
 8002816:	f7fe fd53 	bl	80012c0 <UI_Home_Display_Time>
 800281a:	e00c      	b.n	8002836 <main+0xda>
	  }
	  else if (mode == 3){
 800281c:	7ffb      	ldrb	r3, [r7, #31]
 800281e:	2b03      	cmp	r3, #3
 8002820:	d104      	bne.n	800282c <main+0xd0>
		  RTC_Get();
 8002822:	f002 fb21 	bl	8004e68 <RTC_Get>
		  UI_Stats_Update();
 8002826:	f7fe fe1f 	bl	8001468 <UI_Stats_Update>
 800282a:	e004      	b.n	8002836 <main+0xda>
	  }
	  else if (mode == 6){
 800282c:	7ffb      	ldrb	r3, [r7, #31]
 800282e:	2b06      	cmp	r3, #6
 8002830:	d101      	bne.n	8002836 <main+0xda>
	  		  UI_Set_Update();
 8002832:	f7fe ff5b 	bl	80016ec <UI_Set_Update>
	  	  }
	  get_TimeStamp(&real_time);
 8002836:	4876      	ldr	r0, [pc, #472]	; (8002a10 <main+0x2b4>)
 8002838:	f002 fcb4 	bl	80051a4 <get_TimeStamp>
	  if (petStats != sleep1 && mode==0 && next > RTC_raw()){
 800283c:	4b79      	ldr	r3, [pc, #484]	; (8002a24 <main+0x2c8>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a79      	ldr	r2, [pc, #484]	; (8002a28 <main+0x2cc>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d022      	beq.n	800288c <main+0x130>
 8002846:	7ffb      	ldrb	r3, [r7, #31]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d11f      	bne.n	800288c <main+0x130>
 800284c:	f002 fc94 	bl	8005178 <RTC_raw>
 8002850:	4602      	mov	r2, r0
 8002852:	4b76      	ldr	r3, [pc, #472]	; (8002a2c <main+0x2d0>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	429a      	cmp	r2, r3
 8002858:	d218      	bcs.n	800288c <main+0x130>
		  if (DHT11_data.temp_int > 27){
 800285a:	4b6f      	ldr	r3, [pc, #444]	; (8002a18 <main+0x2bc>)
 800285c:	789b      	ldrb	r3, [r3, #2]
 800285e:	2b1b      	cmp	r3, #27
 8002860:	d905      	bls.n	800286e <main+0x112>
			  petStats = hot1;
 8002862:	4b70      	ldr	r3, [pc, #448]	; (8002a24 <main+0x2c8>)
 8002864:	4a72      	ldr	r2, [pc, #456]	; (8002a30 <main+0x2d4>)
 8002866:	601a      	str	r2, [r3, #0]
			  pet_update = 1;
 8002868:	2301      	movs	r3, #1
 800286a:	77bb      	strb	r3, [r7, #30]
 800286c:	e00e      	b.n	800288c <main+0x130>
		  }
		  else if (DHT11_data.temp_int < 24){
 800286e:	4b6a      	ldr	r3, [pc, #424]	; (8002a18 <main+0x2bc>)
 8002870:	789b      	ldrb	r3, [r3, #2]
 8002872:	2b17      	cmp	r3, #23
 8002874:	d805      	bhi.n	8002882 <main+0x126>
			  petStats = cold1;
 8002876:	4b6b      	ldr	r3, [pc, #428]	; (8002a24 <main+0x2c8>)
 8002878:	4a6e      	ldr	r2, [pc, #440]	; (8002a34 <main+0x2d8>)
 800287a:	601a      	str	r2, [r3, #0]
			  pet_update = 1;
 800287c:	2301      	movs	r3, #1
 800287e:	77bb      	strb	r3, [r7, #30]
 8002880:	e004      	b.n	800288c <main+0x130>
		  }
		  else {
			  petStats = normal;
 8002882:	4b68      	ldr	r3, [pc, #416]	; (8002a24 <main+0x2c8>)
 8002884:	4a6c      	ldr	r2, [pc, #432]	; (8002a38 <main+0x2dc>)
 8002886:	601a      	str	r2, [r3, #0]
			  pet_update = 1;
 8002888:	2301      	movs	r3, #1
 800288a:	77bb      	strb	r3, [r7, #30]
		  }
	  }

	  do {
		  //Home Buttons
		  if(mode==0){
 800288c:	7ffb      	ldrb	r3, [r7, #31]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d147      	bne.n	8002922 <main+0x1c6>
			  if(Check_touchkey(&home_drink_water,&Coordinate)) {alarm_release(); mode_new = 1; break;}
 8002892:	4963      	ldr	r1, [pc, #396]	; (8002a20 <main+0x2c4>)
 8002894:	4869      	ldr	r0, [pc, #420]	; (8002a3c <main+0x2e0>)
 8002896:	f7fe fb8f 	bl	8000fb8 <Check_touchkey>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d004      	beq.n	80028aa <main+0x14e>
 80028a0:	f7fe fffe 	bl	80018a0 <alarm_release>
 80028a4:	2301      	movs	r3, #1
 80028a6:	73fb      	strb	r3, [r7, #15]
 80028a8:	e125      	b.n	8002af6 <main+0x39a>
			  if(Check_touchkey(&home_dark_mode,&Coordinate)) {mode_new = 2; break;}
 80028aa:	495d      	ldr	r1, [pc, #372]	; (8002a20 <main+0x2c4>)
 80028ac:	4864      	ldr	r0, [pc, #400]	; (8002a40 <main+0x2e4>)
 80028ae:	f7fe fb83 	bl	8000fb8 <Check_touchkey>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d002      	beq.n	80028be <main+0x162>
 80028b8:	2302      	movs	r3, #2
 80028ba:	73fb      	strb	r3, [r7, #15]
 80028bc:	e11b      	b.n	8002af6 <main+0x39a>
			  if(Check_touchkey(&home_pet,&Coordinate)) {pet_update = 1;	if (petStats != sleep1) {petStats = happy1;}; break;}
 80028be:	4958      	ldr	r1, [pc, #352]	; (8002a20 <main+0x2c4>)
 80028c0:	4860      	ldr	r0, [pc, #384]	; (8002a44 <main+0x2e8>)
 80028c2:	f7fe fb79 	bl	8000fb8 <Check_touchkey>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d00b      	beq.n	80028e4 <main+0x188>
 80028cc:	2301      	movs	r3, #1
 80028ce:	77bb      	strb	r3, [r7, #30]
 80028d0:	4b54      	ldr	r3, [pc, #336]	; (8002a24 <main+0x2c8>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a54      	ldr	r2, [pc, #336]	; (8002a28 <main+0x2cc>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	f000 810c 	beq.w	8002af4 <main+0x398>
 80028dc:	4b51      	ldr	r3, [pc, #324]	; (8002a24 <main+0x2c8>)
 80028de:	4a5a      	ldr	r2, [pc, #360]	; (8002a48 <main+0x2ec>)
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	e107      	b.n	8002af4 <main+0x398>
			  if(Check_touchkey(&home_stats,&Coordinate)) {mode_new = 3; break;}
 80028e4:	494e      	ldr	r1, [pc, #312]	; (8002a20 <main+0x2c4>)
 80028e6:	4859      	ldr	r0, [pc, #356]	; (8002a4c <main+0x2f0>)
 80028e8:	f7fe fb66 	bl	8000fb8 <Check_touchkey>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d002      	beq.n	80028f8 <main+0x19c>
 80028f2:	2303      	movs	r3, #3
 80028f4:	73fb      	strb	r3, [r7, #15]
 80028f6:	e0fe      	b.n	8002af6 <main+0x39a>
			  if(Check_touchkey(&home_config,&Coordinate)) {mode_new = 4; break;}
 80028f8:	4949      	ldr	r1, [pc, #292]	; (8002a20 <main+0x2c4>)
 80028fa:	4855      	ldr	r0, [pc, #340]	; (8002a50 <main+0x2f4>)
 80028fc:	f7fe fb5c 	bl	8000fb8 <Check_touchkey>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d002      	beq.n	800290c <main+0x1b0>
 8002906:	2304      	movs	r3, #4
 8002908:	73fb      	strb	r3, [r7, #15]
 800290a:	e0f4      	b.n	8002af6 <main+0x39a>
			  if (Check_touchkey(&home_set, &Coordinate)) {
 800290c:	4944      	ldr	r1, [pc, #272]	; (8002a20 <main+0x2c4>)
 800290e:	4851      	ldr	r0, [pc, #324]	; (8002a54 <main+0x2f8>)
 8002910:	f7fe fb52 	bl	8000fb8 <Check_touchkey>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	f000 80ed 	beq.w	8002af6 <main+0x39a>
			  					mode_new = 6;
 800291c:	2306      	movs	r3, #6
 800291e:	73fb      	strb	r3, [r7, #15]
			  					break;
 8002920:	e0e9      	b.n	8002af6 <main+0x39a>
			  				}
		  }
		  //Other Buttons In Other Screen
		  else if (mode==3){//Statistics
 8002922:	7ffb      	ldrb	r3, [r7, #31]
 8002924:	2b03      	cmp	r3, #3
 8002926:	d10a      	bne.n	800293e <main+0x1e2>
			  if(Check_touchkey(&stats_home,&Coordinate)) {mode_new = 0; break;}
 8002928:	493d      	ldr	r1, [pc, #244]	; (8002a20 <main+0x2c4>)
 800292a:	484b      	ldr	r0, [pc, #300]	; (8002a58 <main+0x2fc>)
 800292c:	f7fe fb44 	bl	8000fb8 <Check_touchkey>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	f000 80df 	beq.w	8002af6 <main+0x39a>
 8002938:	2300      	movs	r3, #0
 800293a:	73fb      	strb	r3, [r7, #15]
 800293c:	e0db      	b.n	8002af6 <main+0x39a>
		  }else if (mode==4){//Configuration
 800293e:	7ffb      	ldrb	r3, [r7, #31]
 8002940:	2b04      	cmp	r3, #4
 8002942:	d117      	bne.n	8002974 <main+0x218>
			  if(Check_touchkey(&config_home,&Coordinate)) {mode_new = 0; break;}
 8002944:	4936      	ldr	r1, [pc, #216]	; (8002a20 <main+0x2c4>)
 8002946:	4845      	ldr	r0, [pc, #276]	; (8002a5c <main+0x300>)
 8002948:	f7fe fb36 	bl	8000fb8 <Check_touchkey>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d002      	beq.n	8002958 <main+0x1fc>
 8002952:	2300      	movs	r3, #0
 8002954:	73fb      	strb	r3, [r7, #15]
 8002956:	e0ce      	b.n	8002af6 <main+0x39a>
			  if(Check_touchkey(&config_set_time,&Coordinate)) {mode_new = 5; USART_READ_FLAG = 1; break;}
 8002958:	4931      	ldr	r1, [pc, #196]	; (8002a20 <main+0x2c4>)
 800295a:	4841      	ldr	r0, [pc, #260]	; (8002a60 <main+0x304>)
 800295c:	f7fe fb2c 	bl	8000fb8 <Check_touchkey>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	f000 80c7 	beq.w	8002af6 <main+0x39a>
 8002968:	2305      	movs	r3, #5
 800296a:	73fb      	strb	r3, [r7, #15]
 800296c:	4b3d      	ldr	r3, [pc, #244]	; (8002a64 <main+0x308>)
 800296e:	2201      	movs	r2, #1
 8002970:	701a      	strb	r2, [r3, #0]
 8002972:	e0c0      	b.n	8002af6 <main+0x39a>
		  }else if (mode==5){
 8002974:	7ffb      	ldrb	r3, [r7, #31]
 8002976:	2b05      	cmp	r3, #5
 8002978:	d10d      	bne.n	8002996 <main+0x23a>
			  if(Check_touchkey(&time_set_back,&Coordinate)) {mode_new = 4; USART_READ_FLAG = 0; break;}
 800297a:	4929      	ldr	r1, [pc, #164]	; (8002a20 <main+0x2c4>)
 800297c:	483a      	ldr	r0, [pc, #232]	; (8002a68 <main+0x30c>)
 800297e:	f7fe fb1b 	bl	8000fb8 <Check_touchkey>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	f000 80b6 	beq.w	8002af6 <main+0x39a>
 800298a:	2304      	movs	r3, #4
 800298c:	73fb      	strb	r3, [r7, #15]
 800298e:	4b35      	ldr	r3, [pc, #212]	; (8002a64 <main+0x308>)
 8002990:	2200      	movs	r2, #0
 8002992:	701a      	strb	r2, [r3, #0]
 8002994:	e0af      	b.n	8002af6 <main+0x39a>
		  }
		  else if (mode==6){
 8002996:	7ffb      	ldrb	r3, [r7, #31]
 8002998:	2b06      	cmp	r3, #6
 800299a:	f040 80ac 	bne.w	8002af6 <main+0x39a>
			  if (Check_touchkey(&stats_home, &Coordinate)) {
 800299e:	4920      	ldr	r1, [pc, #128]	; (8002a20 <main+0x2c4>)
 80029a0:	482d      	ldr	r0, [pc, #180]	; (8002a58 <main+0x2fc>)
 80029a2:	f7fe fb09 	bl	8000fb8 <Check_touchkey>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d002      	beq.n	80029b2 <main+0x256>
			  					mode_new = 0;
 80029ac:	2300      	movs	r3, #0
 80029ae:	73fb      	strb	r3, [r7, #15]
			  					break;
 80029b0:	e0a1      	b.n	8002af6 <main+0x39a>
			  				}
			  				if (Check_touchkey(&plus_hour, &Coordinate)) {
 80029b2:	491b      	ldr	r1, [pc, #108]	; (8002a20 <main+0x2c4>)
 80029b4:	482d      	ldr	r0, [pc, #180]	; (8002a6c <main+0x310>)
 80029b6:	f7fe faff 	bl	8000fb8 <Check_touchkey>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d009      	beq.n	80029d4 <main+0x278>
			  					exertime += 3600;
 80029c0:	4b2b      	ldr	r3, [pc, #172]	; (8002a70 <main+0x314>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f503 6361 	add.w	r3, r3, #3600	; 0xe10
 80029c8:	4a29      	ldr	r2, [pc, #164]	; (8002a70 <main+0x314>)
 80029ca:	6013      	str	r3, [r2, #0]
			  					HAL_Delay(100);
 80029cc:	2064      	movs	r0, #100	; 0x64
 80029ce:	f003 fe3b 	bl	8006648 <HAL_Delay>
			  					break;
 80029d2:	e090      	b.n	8002af6 <main+0x39a>
			  				} else if (Check_touchkey(&minus_hour, &Coordinate)) {
 80029d4:	4912      	ldr	r1, [pc, #72]	; (8002a20 <main+0x2c4>)
 80029d6:	4827      	ldr	r0, [pc, #156]	; (8002a74 <main+0x318>)
 80029d8:	f7fe faee 	bl	8000fb8 <Check_touchkey>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d04a      	beq.n	8002a78 <main+0x31c>
			  					if (exertime > 3600) {
 80029e2:	4b23      	ldr	r3, [pc, #140]	; (8002a70 <main+0x314>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 80029ea:	d906      	bls.n	80029fa <main+0x29e>
			  						exertime -= 3600;
 80029ec:	4b20      	ldr	r3, [pc, #128]	; (8002a70 <main+0x314>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 80029f4:	4a1e      	ldr	r2, [pc, #120]	; (8002a70 <main+0x314>)
 80029f6:	6013      	str	r3, [r2, #0]
 80029f8:	e002      	b.n	8002a00 <main+0x2a4>
			  					} else {
			  						exertime = 0;
 80029fa:	4b1d      	ldr	r3, [pc, #116]	; (8002a70 <main+0x314>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
			  					}
			  					HAL_Delay(100);
 8002a00:	2064      	movs	r0, #100	; 0x64
 8002a02:	f003 fe21 	bl	8006648 <HAL_Delay>
			  					break;
 8002a06:	e076      	b.n	8002af6 <main+0x39a>
 8002a08:	20000a1c 	.word	0x20000a1c
 8002a0c:	40011400 	.word	0x40011400
 8002a10:	20000bc0 	.word	0x20000bc0
 8002a14:	20000bdc 	.word	0x20000bdc
 8002a18:	20000bb4 	.word	0x20000bb4
 8002a1c:	20000010 	.word	0x20000010
 8002a20:	20000bbc 	.word	0x20000bbc
 8002a24:	20000000 	.word	0x20000000
 8002a28:	0802e960 	.word	0x0802e960
 8002a2c:	20000bd0 	.word	0x20000bd0
 8002a30:	08020850 	.word	0x08020850
 8002a34:	08012740 	.word	0x08012740
 8002a38:	080278d8 	.word	0x080278d8
 8002a3c:	080125cc 	.word	0x080125cc
 8002a40:	080125dc 	.word	0x080125dc
 8002a44:	080125ec 	.word	0x080125ec
 8002a48:	080197c8 	.word	0x080197c8
 8002a4c:	080125fc 	.word	0x080125fc
 8002a50:	0801260c 	.word	0x0801260c
 8002a54:	0801265c 	.word	0x0801265c
 8002a58:	0801261c 	.word	0x0801261c
 8002a5c:	0801263c 	.word	0x0801263c
 8002a60:	0801262c 	.word	0x0801262c
 8002a64:	20000be0 	.word	0x20000be0
 8002a68:	0801264c 	.word	0x0801264c
 8002a6c:	0801266c 	.word	0x0801266c
 8002a70:	20000bd8 	.word	0x20000bd8
 8002a74:	0801268c 	.word	0x0801268c
			  				} else if (Check_touchkey(&plus_min, &Coordinate)) {
 8002a78:	4981      	ldr	r1, [pc, #516]	; (8002c80 <main+0x524>)
 8002a7a:	4882      	ldr	r0, [pc, #520]	; (8002c84 <main+0x528>)
 8002a7c:	f7fe fa9c 	bl	8000fb8 <Check_touchkey>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d008      	beq.n	8002a98 <main+0x33c>
			  					exertime += 60;
 8002a86:	4b80      	ldr	r3, [pc, #512]	; (8002c88 <main+0x52c>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	333c      	adds	r3, #60	; 0x3c
 8002a8c:	4a7e      	ldr	r2, [pc, #504]	; (8002c88 <main+0x52c>)
 8002a8e:	6013      	str	r3, [r2, #0]
			  					HAL_Delay(100);
 8002a90:	2064      	movs	r0, #100	; 0x64
 8002a92:	f003 fdd9 	bl	8006648 <HAL_Delay>
			  					break;
 8002a96:	e02e      	b.n	8002af6 <main+0x39a>
			  				} else if (Check_touchkey(&minus_min, &Coordinate)) {
 8002a98:	4979      	ldr	r1, [pc, #484]	; (8002c80 <main+0x524>)
 8002a9a:	487c      	ldr	r0, [pc, #496]	; (8002c8c <main+0x530>)
 8002a9c:	f7fe fa8c 	bl	8000fb8 <Check_touchkey>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d010      	beq.n	8002ac8 <main+0x36c>
			  					if (exertime > 60) {
 8002aa6:	4b78      	ldr	r3, [pc, #480]	; (8002c88 <main+0x52c>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2b3c      	cmp	r3, #60	; 0x3c
 8002aac:	d905      	bls.n	8002aba <main+0x35e>
			  						exertime -= 60;
 8002aae:	4b76      	ldr	r3, [pc, #472]	; (8002c88 <main+0x52c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	3b3c      	subs	r3, #60	; 0x3c
 8002ab4:	4a74      	ldr	r2, [pc, #464]	; (8002c88 <main+0x52c>)
 8002ab6:	6013      	str	r3, [r2, #0]
 8002ab8:	e002      	b.n	8002ac0 <main+0x364>
			  					} else {
			  						exertime = 0;
 8002aba:	4b73      	ldr	r3, [pc, #460]	; (8002c88 <main+0x52c>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
			  					}
			  					HAL_Delay(100);
 8002ac0:	2064      	movs	r0, #100	; 0x64
 8002ac2:	f003 fdc1 	bl	8006648 <HAL_Delay>
			  					break;
 8002ac6:	e016      	b.n	8002af6 <main+0x39a>
			  				} else if (Check_touchkey(&set_set, &Coordinate)) {
 8002ac8:	496d      	ldr	r1, [pc, #436]	; (8002c80 <main+0x524>)
 8002aca:	4871      	ldr	r0, [pc, #452]	; (8002c90 <main+0x534>)
 8002acc:	f7fe fa74 	bl	8000fb8 <Check_touchkey>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d00f      	beq.n	8002af6 <main+0x39a>
			  					exertimer = RTC_raw() + exertime;
 8002ad6:	f002 fb4f 	bl	8005178 <RTC_raw>
 8002ada:	4602      	mov	r2, r0
 8002adc:	4b6a      	ldr	r3, [pc, #424]	; (8002c88 <main+0x52c>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	4a6c      	ldr	r2, [pc, #432]	; (8002c94 <main+0x538>)
 8002ae4:	6013      	str	r3, [r2, #0]
			  					EXER_TIMER_SET_FLAG = 1;
 8002ae6:	4b6c      	ldr	r3, [pc, #432]	; (8002c98 <main+0x53c>)
 8002ae8:	2201      	movs	r2, #1
 8002aea:	701a      	strb	r2, [r3, #0]
			  					HAL_Delay(100);
 8002aec:	2064      	movs	r0, #100	; 0x64
 8002aee:	f003 fdab 	bl	8006648 <HAL_Delay>
			  					break;
 8002af2:	e000      	b.n	8002af6 <main+0x39a>
			  if(Check_touchkey(&home_pet,&Coordinate)) {pet_update = 1;	if (petStats != sleep1) {petStats = happy1;}; break;}
 8002af4:	bf00      	nop
		  		  }

	  } while (0);

	  //Reset Coordinates
	  XPT2046_Reset_TouchPoint(&Coordinate);
 8002af6:	4862      	ldr	r0, [pc, #392]	; (8002c80 <main+0x524>)
 8002af8:	f003 fd0f 	bl	800651a <XPT2046_Reset_TouchPoint>

	  if(next<= RTC_raw()){ //Overriding Touchscreen Behaviour
 8002afc:	f002 fb3c 	bl	8005178 <RTC_raw>
 8002b00:	4602      	mov	r2, r0
 8002b02:	4b66      	ldr	r3, [pc, #408]	; (8002c9c <main+0x540>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d316      	bcc.n	8002b38 <main+0x3dc>
		  if(mode != 1) {
 8002b0a:	7ffb      	ldrb	r3, [r7, #31]
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d013      	beq.n	8002b38 <main+0x3dc>
			  if(!ALARM_TIMES_UP_RENDER_FLAG){
 8002b10:	4b63      	ldr	r3, [pc, #396]	; (8002ca0 <main+0x544>)
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d10d      	bne.n	8002b34 <main+0x3d8>
				  Beep_set(63999, 1124, 562);//2 Hz
 8002b18:	f240 2232 	movw	r2, #562	; 0x232
 8002b1c:	f240 4164 	movw	r1, #1124	; 0x464
 8002b20:	f64f 10ff 	movw	r0, #63999	; 0xf9ff
 8002b24:	f7fe fef0 	bl	8001908 <Beep_set>
				  Beep_start();
 8002b28:	f7fe feda 	bl	80018e0 <Beep_start>
				  pet_update = 1;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	77bb      	strb	r3, [r7, #30]
				  mode_new = 0;
 8002b30:	2300      	movs	r3, #0
 8002b32:	73fb      	strb	r3, [r7, #15]
			  }
			  alarm_times_up();
 8002b34:	f7fe fe96 	bl	8001864 <alarm_times_up>
		  }
	  }

	  if(mode != mode_new){
 8002b38:	7bfb      	ldrb	r3, [r7, #15]
 8002b3a:	7ffa      	ldrb	r2, [r7, #31]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d003      	beq.n	8002b48 <main+0x3ec>
		  mode = mode_new;
 8002b40:	7bfb      	ldrb	r3, [r7, #15]
 8002b42:	77fb      	strb	r3, [r7, #31]
		  render_done = 0;
 8002b44:	2300      	movs	r3, #0
 8002b46:	73bb      	strb	r3, [r7, #14]
	  }

	  //Render Pet Image If Updated
	  if(pet_update){
 8002b48:	7fbb      	ldrb	r3, [r7, #30]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d008      	beq.n	8002b60 <main+0x404>
		  UI_Home_Display_Pet(60,70,petStats);
 8002b4e:	4b55      	ldr	r3, [pc, #340]	; (8002ca4 <main+0x548>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	461a      	mov	r2, r3
 8002b54:	2146      	movs	r1, #70	; 0x46
 8002b56:	203c      	movs	r0, #60	; 0x3c
 8002b58:	f7fe fbec 	bl	8001334 <UI_Home_Display_Pet>
		  pet_update = 0;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	77bb      	strb	r3, [r7, #30]
	  }

	  //Flag Enables Every 30 Seconds
	  if(DHT11_SCHEDULE_FLAG){
 8002b60:	4b51      	ldr	r3, [pc, #324]	; (8002ca8 <main+0x54c>)
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d00a      	beq.n	8002b7e <main+0x422>
		  DHT11_ReadData(&DHT11_data);
 8002b68:	4850      	ldr	r0, [pc, #320]	; (8002cac <main+0x550>)
 8002b6a:	f7fe ffec 	bl	8001b46 <DHT11_ReadData>
		  DHT11_SCHEDULE_FLAG = 0;
 8002b6e:	4b4e      	ldr	r3, [pc, #312]	; (8002ca8 <main+0x54c>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	701a      	strb	r2, [r3, #0]
		  if(mode==0) UI_Home_Display_DHT11();
 8002b74:	7ffb      	ldrb	r3, [r7, #31]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <main+0x422>
 8002b7a:	f7fe fbed 	bl	8001358 <UI_Home_Display_DHT11>
	  }



	  //Read Buffer when flag on
	  if(USART_READ_FLAG && mode==5){
 8002b7e:	4b4c      	ldr	r3, [pc, #304]	; (8002cb0 <main+0x554>)
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d071      	beq.n	8002c6a <main+0x50e>
 8002b86:	7ffb      	ldrb	r3, [r7, #31]
 8002b88:	2b05      	cmp	r3, #5
 8002b8a:	d16e      	bne.n	8002c6a <main+0x50e>

		  uint8_t valid_input = HAL_UART_Receive(&huart1,USART_DATE_BUFFER,15,100)==HAL_OK;
 8002b8c:	2364      	movs	r3, #100	; 0x64
 8002b8e:	220f      	movs	r2, #15
 8002b90:	4948      	ldr	r1, [pc, #288]	; (8002cb4 <main+0x558>)
 8002b92:	4849      	ldr	r0, [pc, #292]	; (8002cb8 <main+0x55c>)
 8002b94:	f006 f8bd 	bl	8008d12 <HAL_UART_Receive>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	bf0c      	ite	eq
 8002b9e:	2301      	moveq	r3, #1
 8002ba0:	2300      	movne	r3, #0
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	777b      	strb	r3, [r7, #29]
		  if(valid_input){//Check If data is Numeric
 8002ba6:	7f7b      	ldrb	r3, [r7, #29]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d014      	beq.n	8002bd6 <main+0x47a>
			  for(int i=0; i<14; ++i){
 8002bac:	2300      	movs	r3, #0
 8002bae:	61bb      	str	r3, [r7, #24]
 8002bb0:	e00e      	b.n	8002bd0 <main+0x474>
				  uint8_t int_value = USART_DATE_BUFFER[i]  - '0';
 8002bb2:	4a40      	ldr	r2, [pc, #256]	; (8002cb4 <main+0x558>)
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	3b30      	subs	r3, #48	; 0x30
 8002bbc:	75fb      	strb	r3, [r7, #23]
				  if(!(int_value >= 0 && int_value <= 9)){valid_input = 0; break;}
 8002bbe:	7dfb      	ldrb	r3, [r7, #23]
 8002bc0:	2b09      	cmp	r3, #9
 8002bc2:	d902      	bls.n	8002bca <main+0x46e>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	777b      	strb	r3, [r7, #29]
 8002bc8:	e005      	b.n	8002bd6 <main+0x47a>
			  for(int i=0; i<14; ++i){
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	3301      	adds	r3, #1
 8002bce:	61bb      	str	r3, [r7, #24]
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	2b0d      	cmp	r3, #13
 8002bd4:	dded      	ble.n	8002bb2 <main+0x456>
			  }
		  }
		  if(!valid_input){//Invalid Input
 8002bd6:	7f7b      	ldrb	r3, [r7, #29]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d10a      	bne.n	8002bf2 <main+0x496>
			  LCD_DrawString(20, 100, "Waiting For USART Response");
 8002bdc:	4a37      	ldr	r2, [pc, #220]	; (8002cbc <main+0x560>)
 8002bde:	2164      	movs	r1, #100	; 0x64
 8002be0:	2014      	movs	r0, #20
 8002be2:	f7ff faff 	bl	80021e4 <LCD_DrawString>
			  LCD_DrawString(20, 130, "(yyyymmddhhmmss)");
 8002be6:	4a36      	ldr	r2, [pc, #216]	; (8002cc0 <main+0x564>)
 8002be8:	2182      	movs	r1, #130	; 0x82
 8002bea:	2014      	movs	r0, #20
 8002bec:	f7ff fafa 	bl	80021e4 <LCD_DrawString>
 8002bf0:	e03b      	b.n	8002c6a <main+0x50e>
		  }
		  else{//Update Date Time
			  char* t = USART_DATE_BUFFER;
 8002bf2:	4b30      	ldr	r3, [pc, #192]	; (8002cb4 <main+0x558>)
 8002bf4:	613b      	str	r3, [r7, #16]
			  uint16_t dt[6];//yearmonth, day, hour, min, sec
			  sscanf(t, "%04d%02d%02d%02d%02d%02d", &dt[0], &dt[1],&dt[2],&dt[3],&dt[4],&dt[5]);
 8002bf6:	463b      	mov	r3, r7
 8002bf8:	1c99      	adds	r1, r3, #2
 8002bfa:	463a      	mov	r2, r7
 8002bfc:	463b      	mov	r3, r7
 8002bfe:	330a      	adds	r3, #10
 8002c00:	9303      	str	r3, [sp, #12]
 8002c02:	463b      	mov	r3, r7
 8002c04:	3308      	adds	r3, #8
 8002c06:	9302      	str	r3, [sp, #8]
 8002c08:	463b      	mov	r3, r7
 8002c0a:	3306      	adds	r3, #6
 8002c0c:	9301      	str	r3, [sp, #4]
 8002c0e:	463b      	mov	r3, r7
 8002c10:	3304      	adds	r3, #4
 8002c12:	9300      	str	r3, [sp, #0]
 8002c14:	460b      	mov	r3, r1
 8002c16:	492b      	ldr	r1, [pc, #172]	; (8002cc4 <main+0x568>)
 8002c18:	6938      	ldr	r0, [r7, #16]
 8002c1a:	f006 fba1 	bl	8009360 <sscanf>


			  //Update RTC Success
			  if(RTC_Set(dt[0],dt[1],dt[2],dt[3],dt[4],dt[5])==0){
 8002c1e:	8838      	ldrh	r0, [r7, #0]
 8002c20:	887b      	ldrh	r3, [r7, #2]
 8002c22:	b259      	sxtb	r1, r3
 8002c24:	88bb      	ldrh	r3, [r7, #4]
 8002c26:	b2dc      	uxtb	r4, r3
 8002c28:	88fb      	ldrh	r3, [r7, #6]
 8002c2a:	b2dd      	uxtb	r5, r3
 8002c2c:	893b      	ldrh	r3, [r7, #8]
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	897a      	ldrh	r2, [r7, #10]
 8002c32:	b2d2      	uxtb	r2, r2
 8002c34:	9201      	str	r2, [sp, #4]
 8002c36:	9300      	str	r3, [sp, #0]
 8002c38:	462b      	mov	r3, r5
 8002c3a:	4622      	mov	r2, r4
 8002c3c:	f002 f86a 	bl	8004d14 <RTC_Set>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d111      	bne.n	8002c6a <main+0x50e>

				  //Update Flag And UI
				  USART_READ_FLAG = 0;
 8002c46:	4b1a      	ldr	r3, [pc, #104]	; (8002cb0 <main+0x554>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	701a      	strb	r2, [r3, #0]
				  LCD_Clear(0, 100, 250,150);
 8002c4c:	2396      	movs	r3, #150	; 0x96
 8002c4e:	22fa      	movs	r2, #250	; 0xfa
 8002c50:	2164      	movs	r1, #100	; 0x64
 8002c52:	2000      	movs	r0, #0
 8002c54:	f7ff f9ce 	bl	8001ff4 <LCD_Clear>
				  LCD_DrawString(30, 100, "Done...");
 8002c58:	4a1b      	ldr	r2, [pc, #108]	; (8002cc8 <main+0x56c>)
 8002c5a:	2164      	movs	r1, #100	; 0x64
 8002c5c:	201e      	movs	r0, #30
 8002c5e:	f7ff fac1 	bl	80021e4 <LCD_DrawString>
				  alarm_update_last();
 8002c62:	f7fe fdf3 	bl	800184c <alarm_update_last>
				  alarm_update_next();
 8002c66:	f7fe fdb3 	bl	80017d0 <alarm_update_next>
		  }

	  }

	  //Render LCD If Enter New Mode
	  Render(&mode_new, &render_done,petStats);
 8002c6a:	4b0e      	ldr	r3, [pc, #56]	; (8002ca4 <main+0x548>)
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	f107 010e 	add.w	r1, r7, #14
 8002c72:	f107 030f 	add.w	r3, r7, #15
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fe f9c8 	bl	800100c <Render>
	  XPT2046_Get_TouchedPoint(&Coordinate,
 8002c7c:	e5b2      	b.n	80027e4 <main+0x88>
 8002c7e:	bf00      	nop
 8002c80:	20000bbc 	.word	0x20000bbc
 8002c84:	0801267c 	.word	0x0801267c
 8002c88:	20000bd8 	.word	0x20000bd8
 8002c8c:	0801269c 	.word	0x0801269c
 8002c90:	080126ac 	.word	0x080126ac
 8002c94:	20000bdc 	.word	0x20000bdc
 8002c98:	20000be2 	.word	0x20000be2
 8002c9c:	20000bd0 	.word	0x20000bd0
 8002ca0:	20000be1 	.word	0x20000be1
 8002ca4:	20000000 	.word	0x20000000
 8002ca8:	20000004 	.word	0x20000004
 8002cac:	20000bb4 	.word	0x20000bb4
 8002cb0:	20000be0 	.word	0x20000be0
 8002cb4:	20000be4 	.word	0x20000be4
 8002cb8:	20000b30 	.word	0x20000b30
 8002cbc:	08011f10 	.word	0x08011f10
 8002cc0:	08011f2c 	.word	0x08011f2c
 8002cc4:	08011f40 	.word	0x08011f40
 8002cc8:	08011f5c 	.word	0x08011f5c

08002ccc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b096      	sub	sp, #88	; 0x58
 8002cd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cd2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002cd6:	2228      	movs	r2, #40	; 0x28
 8002cd8:	2100      	movs	r1, #0
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f006 fb38 	bl	8009350 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ce0:	f107 031c 	add.w	r3, r7, #28
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	605a      	str	r2, [r3, #4]
 8002cea:	609a      	str	r2, [r3, #8]
 8002cec:	60da      	str	r2, [r3, #12]
 8002cee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002cf0:	1d3b      	adds	r3, r7, #4
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	601a      	str	r2, [r3, #0]
 8002cf6:	605a      	str	r2, [r3, #4]
 8002cf8:	609a      	str	r2, [r3, #8]
 8002cfa:	60da      	str	r2, [r3, #12]
 8002cfc:	611a      	str	r2, [r3, #16]
 8002cfe:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8002d00:	2305      	movs	r3, #5
 8002d02:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d08:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d12:	2301      	movs	r3, #1
 8002d14:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d16:	2302      	movs	r3, #2
 8002d18:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d1e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002d20:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002d24:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d26:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f003 ffb0 	bl	8006c90 <HAL_RCC_OscConfig>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8002d36:	f000 fb13 	bl	8003360 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d3a:	230f      	movs	r3, #15
 8002d3c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d3e:	2302      	movs	r3, #2
 8002d40:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d42:	2300      	movs	r3, #0
 8002d44:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002d46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d4a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d50:	f107 031c 	add.w	r3, r7, #28
 8002d54:	2102      	movs	r1, #2
 8002d56:	4618      	mov	r0, r3
 8002d58:	f004 f9fe 	bl	8007158 <HAL_RCC_ClockConfig>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002d62:	f000 fafd 	bl	8003360 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002d66:	2301      	movs	r3, #1
 8002d68:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002d6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d6e:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d70:	1d3b      	adds	r3, r7, #4
 8002d72:	4618      	mov	r0, r3
 8002d74:	f004 fbac 	bl	80074d0 <HAL_RCCEx_PeriphCLKConfig>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8002d7e:	f000 faef 	bl	8003360 <Error_Handler>
  }
}
 8002d82:	bf00      	nop
 8002d84:	3758      	adds	r7, #88	; 0x58
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
	...

08002d8c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b094      	sub	sp, #80	; 0x50
 8002d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d92:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002d96:	2200      	movs	r2, #0
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	605a      	str	r2, [r3, #4]
 8002d9c:	609a      	str	r2, [r3, #8]
 8002d9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002da0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002da4:	2200      	movs	r2, #0
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002daa:	f107 031c 	add.w	r3, r7, #28
 8002dae:	2200      	movs	r2, #0
 8002db0:	601a      	str	r2, [r3, #0]
 8002db2:	605a      	str	r2, [r3, #4]
 8002db4:	609a      	str	r2, [r3, #8]
 8002db6:	60da      	str	r2, [r3, #12]
 8002db8:	611a      	str	r2, [r3, #16]
 8002dba:	615a      	str	r2, [r3, #20]
 8002dbc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002dbe:	463b      	mov	r3, r7
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
 8002dc4:	605a      	str	r2, [r3, #4]
 8002dc6:	609a      	str	r2, [r3, #8]
 8002dc8:	60da      	str	r2, [r3, #12]
 8002dca:	611a      	str	r2, [r3, #16]
 8002dcc:	615a      	str	r2, [r3, #20]
 8002dce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002dd0:	4b3f      	ldr	r3, [pc, #252]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002dd2:	4a40      	ldr	r2, [pc, #256]	; (8002ed4 <MX_TIM1_Init+0x148>)
 8002dd4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63999;
 8002dd6:	4b3e      	ldr	r3, [pc, #248]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002dd8:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8002ddc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dde:	4b3c      	ldr	r3, [pc, #240]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1124;
 8002de4:	4b3a      	ldr	r3, [pc, #232]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002de6:	f240 4264 	movw	r2, #1124	; 0x464
 8002dea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dec:	4b38      	ldr	r3, [pc, #224]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002df2:	4b37      	ldr	r3, [pc, #220]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002df8:	4b35      	ldr	r3, [pc, #212]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002dfe:	4834      	ldr	r0, [pc, #208]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002e00:	f004 fe90 	bl	8007b24 <HAL_TIM_Base_Init>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002e0a:	f000 faa9 	bl	8003360 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e12:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002e14:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002e18:	4619      	mov	r1, r3
 8002e1a:	482d      	ldr	r0, [pc, #180]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002e1c:	f005 f9c4 	bl	80081a8 <HAL_TIM_ConfigClockSource>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d001      	beq.n	8002e2a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8002e26:	f000 fa9b 	bl	8003360 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002e2a:	4829      	ldr	r0, [pc, #164]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002e2c:	f004 ff2d 	bl	8007c8a <HAL_TIM_PWM_Init>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8002e36:	f000 fa93 	bl	8003360 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002e42:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002e46:	4619      	mov	r1, r3
 8002e48:	4821      	ldr	r0, [pc, #132]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002e4a:	f005 fe26 	bl	8008a9a <HAL_TIMEx_MasterConfigSynchronization>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8002e54:	f000 fa84 	bl	8003360 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e58:	2360      	movs	r3, #96	; 0x60
 8002e5a:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 500;
 8002e5c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002e60:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e62:	2300      	movs	r3, #0
 8002e64:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002e66:	2300      	movs	r3, #0
 8002e68:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002e72:	2300      	movs	r3, #0
 8002e74:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e76:	f107 031c 	add.w	r3, r7, #28
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	4814      	ldr	r0, [pc, #80]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002e80:	f005 f8cc 	bl	800801c <HAL_TIM_PWM_ConfigChannel>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 8002e8a:	f000 fa69 	bl	8003360 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002e92:	2300      	movs	r3, #0
 8002e94:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002e96:	2300      	movs	r3, #0
 8002e98:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002ea2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ea6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002eac:	463b      	mov	r3, r7
 8002eae:	4619      	mov	r1, r3
 8002eb0:	4807      	ldr	r0, [pc, #28]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002eb2:	f005 fd9a 	bl	80089ea <HAL_TIMEx_ConfigBreakDeadTime>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d001      	beq.n	8002ec0 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8002ebc:	f000 fa50 	bl	8003360 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002ec0:	4803      	ldr	r0, [pc, #12]	; (8002ed0 <MX_TIM1_Init+0x144>)
 8002ec2:	f002 fa61 	bl	8005388 <HAL_TIM_MspPostInit>

}
 8002ec6:	bf00      	nop
 8002ec8:	3750      	adds	r7, #80	; 0x50
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	20000a30 	.word	0x20000a30
 8002ed4:	40012c00 	.word	0x40012c00

08002ed8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ede:	f107 0308 	add.w	r3, r7, #8
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	601a      	str	r2, [r3, #0]
 8002ee6:	605a      	str	r2, [r3, #4]
 8002ee8:	609a      	str	r2, [r3, #8]
 8002eea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002eec:	463b      	mov	r3, r7
 8002eee:	2200      	movs	r2, #0
 8002ef0:	601a      	str	r2, [r3, #0]
 8002ef2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ef4:	4b1d      	ldr	r3, [pc, #116]	; (8002f6c <MX_TIM2_Init+0x94>)
 8002ef6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002efa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8002efc:	4b1b      	ldr	r3, [pc, #108]	; (8002f6c <MX_TIM2_Init+0x94>)
 8002efe:	2247      	movs	r2, #71	; 0x47
 8002f00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f02:	4b1a      	ldr	r3, [pc, #104]	; (8002f6c <MX_TIM2_Init+0x94>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002f08:	4b18      	ldr	r3, [pc, #96]	; (8002f6c <MX_TIM2_Init+0x94>)
 8002f0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f10:	4b16      	ldr	r3, [pc, #88]	; (8002f6c <MX_TIM2_Init+0x94>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f16:	4b15      	ldr	r3, [pc, #84]	; (8002f6c <MX_TIM2_Init+0x94>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f1c:	4813      	ldr	r0, [pc, #76]	; (8002f6c <MX_TIM2_Init+0x94>)
 8002f1e:	f004 fe01 	bl	8007b24 <HAL_TIM_Base_Init>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002f28:	f000 fa1a 	bl	8003360 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f32:	f107 0308 	add.w	r3, r7, #8
 8002f36:	4619      	mov	r1, r3
 8002f38:	480c      	ldr	r0, [pc, #48]	; (8002f6c <MX_TIM2_Init+0x94>)
 8002f3a:	f005 f935 	bl	80081a8 <HAL_TIM_ConfigClockSource>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002f44:	f000 fa0c 	bl	8003360 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f50:	463b      	mov	r3, r7
 8002f52:	4619      	mov	r1, r3
 8002f54:	4805      	ldr	r0, [pc, #20]	; (8002f6c <MX_TIM2_Init+0x94>)
 8002f56:	f005 fda0 	bl	8008a9a <HAL_TIMEx_MasterConfigSynchronization>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002f60:	f000 f9fe 	bl	8003360 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002f64:	bf00      	nop
 8002f66:	3718      	adds	r7, #24
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	20000a70 	.word	0x20000a70

08002f70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b086      	sub	sp, #24
 8002f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f76:	f107 0308 	add.w	r3, r7, #8
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	605a      	str	r2, [r3, #4]
 8002f80:	609a      	str	r2, [r3, #8]
 8002f82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f84:	463b      	mov	r3, r7
 8002f86:	2200      	movs	r2, #0
 8002f88:	601a      	str	r2, [r3, #0]
 8002f8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002f8c:	4b1d      	ldr	r3, [pc, #116]	; (8003004 <MX_TIM3_Init+0x94>)
 8002f8e:	4a1e      	ldr	r2, [pc, #120]	; (8003008 <MX_TIM3_Init+0x98>)
 8002f90:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63999;
 8002f92:	4b1c      	ldr	r3, [pc, #112]	; (8003004 <MX_TIM3_Init+0x94>)
 8002f94:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8002f98:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f9a:	4b1a      	ldr	r3, [pc, #104]	; (8003004 <MX_TIM3_Init+0x94>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 33749;
 8002fa0:	4b18      	ldr	r3, [pc, #96]	; (8003004 <MX_TIM3_Init+0x94>)
 8002fa2:	f248 32d5 	movw	r2, #33749	; 0x83d5
 8002fa6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fa8:	4b16      	ldr	r3, [pc, #88]	; (8003004 <MX_TIM3_Init+0x94>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002fae:	4b15      	ldr	r3, [pc, #84]	; (8003004 <MX_TIM3_Init+0x94>)
 8002fb0:	2280      	movs	r2, #128	; 0x80
 8002fb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002fb4:	4813      	ldr	r0, [pc, #76]	; (8003004 <MX_TIM3_Init+0x94>)
 8002fb6:	f004 fdb5 	bl	8007b24 <HAL_TIM_Base_Init>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d001      	beq.n	8002fc4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002fc0:	f000 f9ce 	bl	8003360 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fc8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002fca:	f107 0308 	add.w	r3, r7, #8
 8002fce:	4619      	mov	r1, r3
 8002fd0:	480c      	ldr	r0, [pc, #48]	; (8003004 <MX_TIM3_Init+0x94>)
 8002fd2:	f005 f8e9 	bl	80081a8 <HAL_TIM_ConfigClockSource>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002fdc:	f000 f9c0 	bl	8003360 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002fe4:	2380      	movs	r3, #128	; 0x80
 8002fe6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002fe8:	463b      	mov	r3, r7
 8002fea:	4619      	mov	r1, r3
 8002fec:	4805      	ldr	r0, [pc, #20]	; (8003004 <MX_TIM3_Init+0x94>)
 8002fee:	f005 fd54 	bl	8008a9a <HAL_TIMEx_MasterConfigSynchronization>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002ff8:	f000 f9b2 	bl	8003360 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002ffc:	bf00      	nop
 8002ffe:	3718      	adds	r7, #24
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	20000ab0 	.word	0x20000ab0
 8003008:	40000400 	.word	0x40000400

0800300c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b086      	sub	sp, #24
 8003010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003012:	f107 0308 	add.w	r3, r7, #8
 8003016:	2200      	movs	r2, #0
 8003018:	601a      	str	r2, [r3, #0]
 800301a:	605a      	str	r2, [r3, #4]
 800301c:	609a      	str	r2, [r3, #8]
 800301e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003020:	463b      	mov	r3, r7
 8003022:	2200      	movs	r2, #0
 8003024:	601a      	str	r2, [r3, #0]
 8003026:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003028:	4b1d      	ldr	r3, [pc, #116]	; (80030a0 <MX_TIM5_Init+0x94>)
 800302a:	4a1e      	ldr	r2, [pc, #120]	; (80030a4 <MX_TIM5_Init+0x98>)
 800302c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 63999;
 800302e:	4b1c      	ldr	r3, [pc, #112]	; (80030a0 <MX_TIM5_Init+0x94>)
 8003030:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8003034:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003036:	4b1a      	ldr	r3, [pc, #104]	; (80030a0 <MX_TIM5_Init+0x94>)
 8003038:	2200      	movs	r2, #0
 800303a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 33749;
 800303c:	4b18      	ldr	r3, [pc, #96]	; (80030a0 <MX_TIM5_Init+0x94>)
 800303e:	f248 32d5 	movw	r2, #33749	; 0x83d5
 8003042:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003044:	4b16      	ldr	r3, [pc, #88]	; (80030a0 <MX_TIM5_Init+0x94>)
 8003046:	2200      	movs	r2, #0
 8003048:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800304a:	4b15      	ldr	r3, [pc, #84]	; (80030a0 <MX_TIM5_Init+0x94>)
 800304c:	2280      	movs	r2, #128	; 0x80
 800304e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003050:	4813      	ldr	r0, [pc, #76]	; (80030a0 <MX_TIM5_Init+0x94>)
 8003052:	f004 fd67 	bl	8007b24 <HAL_TIM_Base_Init>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 800305c:	f000 f980 	bl	8003360 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003060:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003064:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003066:	f107 0308 	add.w	r3, r7, #8
 800306a:	4619      	mov	r1, r3
 800306c:	480c      	ldr	r0, [pc, #48]	; (80030a0 <MX_TIM5_Init+0x94>)
 800306e:	f005 f89b 	bl	80081a8 <HAL_TIM_ConfigClockSource>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003078:	f000 f972 	bl	8003360 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800307c:	2300      	movs	r3, #0
 800307e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003080:	2300      	movs	r3, #0
 8003082:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003084:	463b      	mov	r3, r7
 8003086:	4619      	mov	r1, r3
 8003088:	4805      	ldr	r0, [pc, #20]	; (80030a0 <MX_TIM5_Init+0x94>)
 800308a:	f005 fd06 	bl	8008a9a <HAL_TIMEx_MasterConfigSynchronization>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003094:	f000 f964 	bl	8003360 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003098:	bf00      	nop
 800309a:	3718      	adds	r7, #24
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	20000af0 	.word	0x20000af0
 80030a4:	40000c00 	.word	0x40000c00

080030a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80030ac:	4b11      	ldr	r3, [pc, #68]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030ae:	4a12      	ldr	r2, [pc, #72]	; (80030f8 <MX_USART1_UART_Init+0x50>)
 80030b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80030b2:	4b10      	ldr	r3, [pc, #64]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80030ba:	4b0e      	ldr	r3, [pc, #56]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030bc:	2200      	movs	r2, #0
 80030be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80030c0:	4b0c      	ldr	r3, [pc, #48]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80030c6:	4b0b      	ldr	r3, [pc, #44]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80030cc:	4b09      	ldr	r3, [pc, #36]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030ce:	220c      	movs	r2, #12
 80030d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030d2:	4b08      	ldr	r3, [pc, #32]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80030d8:	4b06      	ldr	r3, [pc, #24]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030da:	2200      	movs	r2, #0
 80030dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80030de:	4805      	ldr	r0, [pc, #20]	; (80030f4 <MX_USART1_UART_Init+0x4c>)
 80030e0:	f005 fd31 	bl	8008b46 <HAL_UART_Init>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80030ea:	f000 f939 	bl	8003360 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	20000b30 	.word	0x20000b30
 80030f8:	40013800 	.word	0x40013800

080030fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b08a      	sub	sp, #40	; 0x28
 8003100:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003102:	f107 0318 	add.w	r3, r7, #24
 8003106:	2200      	movs	r2, #0
 8003108:	601a      	str	r2, [r3, #0]
 800310a:	605a      	str	r2, [r3, #4]
 800310c:	609a      	str	r2, [r3, #8]
 800310e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003110:	4b5a      	ldr	r3, [pc, #360]	; (800327c <MX_GPIO_Init+0x180>)
 8003112:	699b      	ldr	r3, [r3, #24]
 8003114:	4a59      	ldr	r2, [pc, #356]	; (800327c <MX_GPIO_Init+0x180>)
 8003116:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800311a:	6193      	str	r3, [r2, #24]
 800311c:	4b57      	ldr	r3, [pc, #348]	; (800327c <MX_GPIO_Init+0x180>)
 800311e:	699b      	ldr	r3, [r3, #24]
 8003120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003124:	617b      	str	r3, [r7, #20]
 8003126:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003128:	4b54      	ldr	r3, [pc, #336]	; (800327c <MX_GPIO_Init+0x180>)
 800312a:	699b      	ldr	r3, [r3, #24]
 800312c:	4a53      	ldr	r2, [pc, #332]	; (800327c <MX_GPIO_Init+0x180>)
 800312e:	f043 0310 	orr.w	r3, r3, #16
 8003132:	6193      	str	r3, [r2, #24]
 8003134:	4b51      	ldr	r3, [pc, #324]	; (800327c <MX_GPIO_Init+0x180>)
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	f003 0310 	and.w	r3, r3, #16
 800313c:	613b      	str	r3, [r7, #16]
 800313e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003140:	4b4e      	ldr	r3, [pc, #312]	; (800327c <MX_GPIO_Init+0x180>)
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	4a4d      	ldr	r2, [pc, #308]	; (800327c <MX_GPIO_Init+0x180>)
 8003146:	f043 0308 	orr.w	r3, r3, #8
 800314a:	6193      	str	r3, [r2, #24]
 800314c:	4b4b      	ldr	r3, [pc, #300]	; (800327c <MX_GPIO_Init+0x180>)
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	f003 0308 	and.w	r3, r3, #8
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003158:	4b48      	ldr	r3, [pc, #288]	; (800327c <MX_GPIO_Init+0x180>)
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	4a47      	ldr	r2, [pc, #284]	; (800327c <MX_GPIO_Init+0x180>)
 800315e:	f043 0320 	orr.w	r3, r3, #32
 8003162:	6193      	str	r3, [r2, #24]
 8003164:	4b45      	ldr	r3, [pc, #276]	; (800327c <MX_GPIO_Init+0x180>)
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	f003 0320 	and.w	r3, r3, #32
 800316c:	60bb      	str	r3, [r7, #8]
 800316e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003170:	4b42      	ldr	r3, [pc, #264]	; (800327c <MX_GPIO_Init+0x180>)
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	4a41      	ldr	r2, [pc, #260]	; (800327c <MX_GPIO_Init+0x180>)
 8003176:	f043 0304 	orr.w	r3, r3, #4
 800317a:	6193      	str	r3, [r2, #24]
 800317c:	4b3f      	ldr	r3, [pc, #252]	; (800327c <MX_GPIO_Init+0x180>)
 800317e:	699b      	ldr	r3, [r3, #24]
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	607b      	str	r3, [r7, #4]
 8003186:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8003188:	2200      	movs	r2, #0
 800318a:	2107      	movs	r1, #7
 800318c:	483c      	ldr	r0, [pc, #240]	; (8003280 <MX_GPIO_Init+0x184>)
 800318e:	f003 fd38 	bl	8006c02 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_SET);
 8003192:	2201      	movs	r2, #1
 8003194:	2140      	movs	r1, #64	; 0x40
 8003196:	483a      	ldr	r0, [pc, #232]	; (8003280 <MX_GPIO_Init+0x184>)
 8003198:	f003 fd33 	bl	8006c02 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_SET);
 800319c:	2201      	movs	r2, #1
 800319e:	2123      	movs	r1, #35	; 0x23
 80031a0:	4838      	ldr	r0, [pc, #224]	; (8003284 <MX_GPIO_Init+0x188>)
 80031a2:	f003 fd2e 	bl	8006c02 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80031a6:	2200      	movs	r2, #0
 80031a8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80031ac:	4836      	ldr	r0, [pc, #216]	; (8003288 <MX_GPIO_Init+0x18c>)
 80031ae:	f003 fd28 	bl	8006c02 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 DHT11_Pin PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|DHT11_Pin|GPIO_PIN_0|GPIO_PIN_1;
 80031b2:	2347      	movs	r3, #71	; 0x47
 80031b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b6:	2301      	movs	r3, #1
 80031b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ba:	2300      	movs	r3, #0
 80031bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031be:	2303      	movs	r3, #3
 80031c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031c2:	f107 0318 	add.w	r3, r7, #24
 80031c6:	4619      	mov	r1, r3
 80031c8:	482d      	ldr	r0, [pc, #180]	; (8003280 <MX_GPIO_Init+0x184>)
 80031ca:	f003 fb6b 	bl	80068a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80031ce:	2308      	movs	r3, #8
 80031d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031d2:	2300      	movs	r3, #0
 80031d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031d6:	2301      	movs	r3, #1
 80031d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031da:	f107 0318 	add.w	r3, r7, #24
 80031de:	4619      	mov	r1, r3
 80031e0:	4827      	ldr	r0, [pc, #156]	; (8003280 <MX_GPIO_Init+0x184>)
 80031e2:	f003 fb5f 	bl	80068a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80031e6:	2310      	movs	r3, #16
 80031e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80031ea:	4b28      	ldr	r3, [pc, #160]	; (800328c <MX_GPIO_Init+0x190>)
 80031ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031ee:	2301      	movs	r3, #1
 80031f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031f2:	f107 0318 	add.w	r3, r7, #24
 80031f6:	4619      	mov	r1, r3
 80031f8:	4821      	ldr	r0, [pc, #132]	; (8003280 <MX_GPIO_Init+0x184>)
 80031fa:	f003 fb53 	bl	80068a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : K2_Pin */
  GPIO_InitStruct.Pin = K2_Pin;
 80031fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003202:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003204:	4b22      	ldr	r3, [pc, #136]	; (8003290 <MX_GPIO_Init+0x194>)
 8003206:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003208:	2302      	movs	r3, #2
 800320a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(K2_GPIO_Port, &GPIO_InitStruct);
 800320c:	f107 0318 	add.w	r3, r7, #24
 8003210:	4619      	mov	r1, r3
 8003212:	4820      	ldr	r0, [pc, #128]	; (8003294 <MX_GPIO_Init+0x198>)
 8003214:	f003 fb46 	bl	80068a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 8003218:	2323      	movs	r3, #35	; 0x23
 800321a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800321c:	2301      	movs	r3, #1
 800321e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003220:	2300      	movs	r3, #0
 8003222:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003224:	2303      	movs	r3, #3
 8003226:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003228:	f107 0318 	add.w	r3, r7, #24
 800322c:	4619      	mov	r1, r3
 800322e:	4815      	ldr	r0, [pc, #84]	; (8003284 <MX_GPIO_Init+0x188>)
 8003230:	f003 fb38 	bl	80068a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003234:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003238:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800323a:	2301      	movs	r3, #1
 800323c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800323e:	2300      	movs	r3, #0
 8003240:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003242:	2303      	movs	r3, #3
 8003244:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003246:	f107 0318 	add.w	r3, r7, #24
 800324a:	4619      	mov	r1, r3
 800324c:	480e      	ldr	r0, [pc, #56]	; (8003288 <MX_GPIO_Init+0x18c>)
 800324e:	f003 fb29 	bl	80068a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8003252:	2200      	movs	r2, #0
 8003254:	2100      	movs	r1, #0
 8003256:	200a      	movs	r0, #10
 8003258:	f003 faed 	bl	8006836 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800325c:	200a      	movs	r0, #10
 800325e:	f003 fb06 	bl	800686e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003262:	2200      	movs	r2, #0
 8003264:	2100      	movs	r1, #0
 8003266:	2028      	movs	r0, #40	; 0x28
 8003268:	f003 fae5 	bl	8006836 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800326c:	2028      	movs	r0, #40	; 0x28
 800326e:	f003 fafe 	bl	800686e <HAL_NVIC_EnableIRQ>

}
 8003272:	bf00      	nop
 8003274:	3728      	adds	r7, #40	; 0x28
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	40021000 	.word	0x40021000
 8003280:	40011800 	.word	0x40011800
 8003284:	40010c00 	.word	0x40010c00
 8003288:	40011400 	.word	0x40011400
 800328c:	10210000 	.word	0x10210000
 8003290:	10110000 	.word	0x10110000
 8003294:	40011000 	.word	0x40011000

08003298 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b088      	sub	sp, #32
 800329c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800329e:	1d3b      	adds	r3, r7, #4
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]
 80032a4:	605a      	str	r2, [r3, #4]
 80032a6:	609a      	str	r2, [r3, #8]
 80032a8:	60da      	str	r2, [r3, #12]
 80032aa:	611a      	str	r2, [r3, #16]
 80032ac:	615a      	str	r2, [r3, #20]
 80032ae:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80032b0:	4b28      	ldr	r3, [pc, #160]	; (8003354 <MX_FSMC_Init+0xbc>)
 80032b2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80032b6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80032b8:	4b26      	ldr	r3, [pc, #152]	; (8003354 <MX_FSMC_Init+0xbc>)
 80032ba:	4a27      	ldr	r2, [pc, #156]	; (8003358 <MX_FSMC_Init+0xc0>)
 80032bc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80032be:	4b25      	ldr	r3, [pc, #148]	; (8003354 <MX_FSMC_Init+0xbc>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80032c4:	4b23      	ldr	r3, [pc, #140]	; (8003354 <MX_FSMC_Init+0xbc>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80032ca:	4b22      	ldr	r3, [pc, #136]	; (8003354 <MX_FSMC_Init+0xbc>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80032d0:	4b20      	ldr	r3, [pc, #128]	; (8003354 <MX_FSMC_Init+0xbc>)
 80032d2:	2210      	movs	r2, #16
 80032d4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80032d6:	4b1f      	ldr	r3, [pc, #124]	; (8003354 <MX_FSMC_Init+0xbc>)
 80032d8:	2200      	movs	r2, #0
 80032da:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80032dc:	4b1d      	ldr	r3, [pc, #116]	; (8003354 <MX_FSMC_Init+0xbc>)
 80032de:	2200      	movs	r2, #0
 80032e0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80032e2:	4b1c      	ldr	r3, [pc, #112]	; (8003354 <MX_FSMC_Init+0xbc>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80032e8:	4b1a      	ldr	r3, [pc, #104]	; (8003354 <MX_FSMC_Init+0xbc>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80032ee:	4b19      	ldr	r3, [pc, #100]	; (8003354 <MX_FSMC_Init+0xbc>)
 80032f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032f4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80032f6:	4b17      	ldr	r3, [pc, #92]	; (8003354 <MX_FSMC_Init+0xbc>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80032fc:	4b15      	ldr	r3, [pc, #84]	; (8003354 <MX_FSMC_Init+0xbc>)
 80032fe:	2200      	movs	r2, #0
 8003300:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8003302:	4b14      	ldr	r3, [pc, #80]	; (8003354 <MX_FSMC_Init+0xbc>)
 8003304:	2200      	movs	r2, #0
 8003306:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8003308:	4b12      	ldr	r3, [pc, #72]	; (8003354 <MX_FSMC_Init+0xbc>)
 800330a:	2200      	movs	r2, #0
 800330c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 800330e:	230f      	movs	r3, #15
 8003310:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8003312:	230f      	movs	r3, #15
 8003314:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8003316:	23ff      	movs	r3, #255	; 0xff
 8003318:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 800331a:	230f      	movs	r3, #15
 800331c:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800331e:	2310      	movs	r3, #16
 8003320:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8003322:	2311      	movs	r3, #17
 8003324:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8003326:	2300      	movs	r3, #0
 8003328:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800332a:	1d3b      	adds	r3, r7, #4
 800332c:	2200      	movs	r2, #0
 800332e:	4619      	mov	r1, r3
 8003330:	4808      	ldr	r0, [pc, #32]	; (8003354 <MX_FSMC_Init+0xbc>)
 8003332:	f004 fbb3 	bl	8007a9c <HAL_SRAM_Init>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d001      	beq.n	8003340 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 800333c:	f000 f810 	bl	8003360 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8003340:	4b06      	ldr	r3, [pc, #24]	; (800335c <MX_FSMC_Init+0xc4>)
 8003342:	69db      	ldr	r3, [r3, #28]
 8003344:	4a05      	ldr	r2, [pc, #20]	; (800335c <MX_FSMC_Init+0xc4>)
 8003346:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800334a:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800334c:	bf00      	nop
 800334e:	3720      	adds	r7, #32
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	20000b70 	.word	0x20000b70
 8003358:	a0000104 	.word	0xa0000104
 800335c:	40010000 	.word	0x40010000

08003360 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003364:	bf00      	nop
 8003366:	46bd      	mov	sp, r7
 8003368:	bc80      	pop	{r7}
 800336a:	4770      	bx	lr

0800336c <_putchar>:
#if defined(PRINTF_SUPPORT_FLOAT)
#include <float.h>
#endif

void _putchar(char character)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	4603      	mov	r3, r0
 8003374:	71fb      	strb	r3, [r7, #7]
	///注意这里的输出函数需要自己修改，我这里是设置了串口输出
    HAL_UART_Transmit(&huart1 ,(uint8_t*)&character, 1, HAL_MAX_DELAY);
 8003376:	1df9      	adds	r1, r7, #7
 8003378:	f04f 33ff 	mov.w	r3, #4294967295
 800337c:	2201      	movs	r2, #1
 800337e:	4803      	ldr	r0, [pc, #12]	; (800338c <_putchar+0x20>)
 8003380:	f005 fc2e 	bl	8008be0 <HAL_UART_Transmit>
    // send char to console etc.
}
 8003384:	bf00      	nop
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	20000b30 	.word	0x20000b30

08003390 <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003390:	b480      	push	{r7}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
 8003396:	60b9      	str	r1, [r7, #8]
 8003398:	607a      	str	r2, [r7, #4]
 800339a:	603b      	str	r3, [r7, #0]
 800339c:	4603      	mov	r3, r0
 800339e:	73fb      	strb	r3, [r7, #15]
  if (idx < maxlen) {
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d204      	bcs.n	80033b2 <_out_buffer+0x22>
    ((char*)buffer)[idx] = character;
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4413      	add	r3, r2
 80033ae:	7bfa      	ldrb	r2, [r7, #15]
 80033b0:	701a      	strb	r2, [r3, #0]
  }
}
 80033b2:	bf00      	nop
 80033b4:	3714      	adds	r7, #20
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bc80      	pop	{r7}
 80033ba:	4770      	bx	lr

080033bc <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 80033bc:	b480      	push	{r7}
 80033be:	b085      	sub	sp, #20
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60b9      	str	r1, [r7, #8]
 80033c4:	607a      	str	r2, [r7, #4]
 80033c6:	603b      	str	r3, [r7, #0]
 80033c8:	4603      	mov	r3, r0
 80033ca:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 80033cc:	bf00      	nop
 80033ce:	3714      	adds	r7, #20
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bc80      	pop	{r7}
 80033d4:	4770      	bx	lr

080033d6 <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b084      	sub	sp, #16
 80033da:	af00      	add	r7, sp, #0
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
 80033e0:	603b      	str	r3, [r7, #0]
 80033e2:	4603      	mov	r3, r0
 80033e4:	73fb      	strb	r3, [r7, #15]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 80033e6:	7bfb      	ldrb	r3, [r7, #15]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d003      	beq.n	80033f4 <_out_char+0x1e>
    _putchar(character);
 80033ec:	7bfb      	ldrb	r3, [r7, #15]
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7ff ffbc 	bl	800336c <_putchar>
  }
}
 80033f4:	bf00      	nop
 80033f6:	3710      	adds	r7, #16
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b085      	sub	sp, #20
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	60fb      	str	r3, [r7, #12]
 800340a:	e002      	b.n	8003412 <_strnlen_s+0x16>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	3301      	adds	r3, #1
 8003410:	60fb      	str	r3, [r7, #12]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d004      	beq.n	8003424 <_strnlen_s+0x28>
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	1e5a      	subs	r2, r3, #1
 800341e:	603a      	str	r2, [r7, #0]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1f3      	bne.n	800340c <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 8003424:	68fa      	ldr	r2, [r7, #12]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	1ad3      	subs	r3, r2, r3
}
 800342a:	4618      	mov	r0, r3
 800342c:	3714      	adds	r7, #20
 800342e:	46bd      	mov	sp, r7
 8003430:	bc80      	pop	{r7}
 8003432:	4770      	bx	lr

08003434 <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	4603      	mov	r3, r0
 800343c:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 800343e:	79fb      	ldrb	r3, [r7, #7]
 8003440:	2b2f      	cmp	r3, #47	; 0x2f
 8003442:	d904      	bls.n	800344e <_is_digit+0x1a>
 8003444:	79fb      	ldrb	r3, [r7, #7]
 8003446:	2b39      	cmp	r3, #57	; 0x39
 8003448:	d801      	bhi.n	800344e <_is_digit+0x1a>
 800344a:	2301      	movs	r3, #1
 800344c:	e000      	b.n	8003450 <_is_digit+0x1c>
 800344e:	2300      	movs	r3, #0
 8003450:	f003 0301 	and.w	r3, r3, #1
 8003454:	b2db      	uxtb	r3, r3
}
 8003456:	4618      	mov	r0, r3
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	bc80      	pop	{r7}
 800345e:	4770      	bx	lr

08003460 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8003468:	2300      	movs	r3, #0
 800346a:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 800346c:	e00e      	b.n	800348c <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	4613      	mov	r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	4413      	add	r3, r2
 8003476:	005b      	lsls	r3, r3, #1
 8003478:	4618      	mov	r0, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	1c59      	adds	r1, r3, #1
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	6011      	str	r1, [r2, #0]
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	4403      	add	r3, r0
 8003488:	3b30      	subs	r3, #48	; 0x30
 800348a:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff ffce 	bl	8003434 <_is_digit>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1e7      	bne.n	800346e <_atoi+0xe>
  }
  return i;
 800349e:	68fb      	ldr	r3, [r7, #12]
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3710      	adds	r7, #16
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}

080034a8 <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 80034a8:	b590      	push	{r4, r7, lr}
 80034aa:	b087      	sub	sp, #28
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
 80034b4:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 80034ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034bc:	f003 0302 	and.w	r3, r3, #2
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d125      	bne.n	8003510 <_out_rev+0x68>
 80034c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d120      	bne.n	8003510 <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 80034ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034d0:	617b      	str	r3, [r7, #20]
 80034d2:	e00a      	b.n	80034ea <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	1c53      	adds	r3, r2, #1
 80034d8:	607b      	str	r3, [r7, #4]
 80034da:	68fc      	ldr	r4, [r7, #12]
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	68b9      	ldr	r1, [r7, #8]
 80034e0:	2020      	movs	r0, #32
 80034e2:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	3301      	adds	r3, #1
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	697a      	ldr	r2, [r7, #20]
 80034ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d3f0      	bcc.n	80034d4 <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 80034f2:	e00d      	b.n	8003510 <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 80034f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034f6:	3b01      	subs	r3, #1
 80034f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034fe:	4413      	add	r3, r2
 8003500:	7818      	ldrb	r0, [r3, #0]
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	1c53      	adds	r3, r2, #1
 8003506:	607b      	str	r3, [r7, #4]
 8003508:	68fc      	ldr	r4, [r7, #12]
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	68b9      	ldr	r1, [r7, #8]
 800350e:	47a0      	blx	r4
  while (len) {
 8003510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003512:	2b00      	cmp	r3, #0
 8003514:	d1ee      	bne.n	80034f4 <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8003516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003518:	f003 0302 	and.w	r3, r3, #2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00e      	beq.n	800353e <_out_rev+0x96>
    while (idx - start_idx < width) {
 8003520:	e007      	b.n	8003532 <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	1c53      	adds	r3, r2, #1
 8003526:	607b      	str	r3, [r7, #4]
 8003528:	68fc      	ldr	r4, [r7, #12]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	68b9      	ldr	r1, [r7, #8]
 800352e:	2020      	movs	r0, #32
 8003530:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800353a:	429a      	cmp	r2, r3
 800353c:	d8f1      	bhi.n	8003522 <_out_rev+0x7a>
    }
  }

  return idx;
 800353e:	687b      	ldr	r3, [r7, #4]
}
 8003540:	4618      	mov	r0, r3
 8003542:	371c      	adds	r7, #28
 8003544:	46bd      	mov	sp, r7
 8003546:	bd90      	pop	{r4, r7, pc}

08003548 <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b088      	sub	sp, #32
 800354c:	af04      	add	r7, sp, #16
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
 8003554:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8003556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b00      	cmp	r3, #0
 800355e:	d136      	bne.n	80035ce <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003562:	2b00      	cmp	r3, #0
 8003564:	d018      	beq.n	8003598 <_ntoa_format+0x50>
 8003566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003568:	f003 0301 	and.w	r3, r3, #1
 800356c:	2b00      	cmp	r3, #0
 800356e:	d013      	beq.n	8003598 <_ntoa_format+0x50>
 8003570:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d104      	bne.n	8003582 <_ntoa_format+0x3a>
 8003578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800357a:	f003 030c 	and.w	r3, r3, #12
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00a      	beq.n	8003598 <_ntoa_format+0x50>
      width--;
 8003582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003584:	3b01      	subs	r3, #1
 8003586:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003588:	e006      	b.n	8003598 <_ntoa_format+0x50>
      buf[len++] = '0';
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	1c5a      	adds	r2, r3, #1
 800358e:	61fa      	str	r2, [r7, #28]
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	4413      	add	r3, r2
 8003594:	2230      	movs	r2, #48	; 0x30
 8003596:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003598:	69fa      	ldr	r2, [r7, #28]
 800359a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800359c:	429a      	cmp	r2, r3
 800359e:	d20a      	bcs.n	80035b6 <_ntoa_format+0x6e>
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	2b1f      	cmp	r3, #31
 80035a4:	d9f1      	bls.n	800358a <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80035a6:	e006      	b.n	80035b6 <_ntoa_format+0x6e>
      buf[len++] = '0';
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	1c5a      	adds	r2, r3, #1
 80035ac:	61fa      	str	r2, [r7, #28]
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	4413      	add	r3, r2
 80035b2:	2230      	movs	r2, #48	; 0x30
 80035b4:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80035b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d006      	beq.n	80035ce <_ntoa_format+0x86>
 80035c0:	69fa      	ldr	r2, [r7, #28]
 80035c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d202      	bcs.n	80035ce <_ntoa_format+0x86>
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	2b1f      	cmp	r3, #31
 80035cc:	d9ec      	bls.n	80035a8 <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 80035ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d0:	f003 0310 	and.w	r3, r3, #16
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d058      	beq.n	800368a <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 80035d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d116      	bne.n	8003610 <_ntoa_format+0xc8>
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d013      	beq.n	8003610 <_ntoa_format+0xc8>
 80035e8:	69fa      	ldr	r2, [r7, #28]
 80035ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d003      	beq.n	80035f8 <_ntoa_format+0xb0>
 80035f0:	69fa      	ldr	r2, [r7, #28]
 80035f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d10b      	bne.n	8003610 <_ntoa_format+0xc8>
      len--;
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	3b01      	subs	r3, #1
 80035fc:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d005      	beq.n	8003610 <_ntoa_format+0xc8>
 8003604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003606:	2b10      	cmp	r3, #16
 8003608:	d102      	bne.n	8003610 <_ntoa_format+0xc8>
        len--;
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	3b01      	subs	r3, #1
 800360e:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003612:	2b10      	cmp	r3, #16
 8003614:	d10f      	bne.n	8003636 <_ntoa_format+0xee>
 8003616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003618:	f003 0320 	and.w	r3, r3, #32
 800361c:	2b00      	cmp	r3, #0
 800361e:	d10a      	bne.n	8003636 <_ntoa_format+0xee>
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	2b1f      	cmp	r3, #31
 8003624:	d807      	bhi.n	8003636 <_ntoa_format+0xee>
      buf[len++] = 'x';
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	1c5a      	adds	r2, r3, #1
 800362a:	61fa      	str	r2, [r7, #28]
 800362c:	69ba      	ldr	r2, [r7, #24]
 800362e:	4413      	add	r3, r2
 8003630:	2278      	movs	r2, #120	; 0x78
 8003632:	701a      	strb	r2, [r3, #0]
 8003634:	e01f      	b.n	8003676 <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003638:	2b10      	cmp	r3, #16
 800363a:	d10f      	bne.n	800365c <_ntoa_format+0x114>
 800363c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800363e:	f003 0320 	and.w	r3, r3, #32
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00a      	beq.n	800365c <_ntoa_format+0x114>
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	2b1f      	cmp	r3, #31
 800364a:	d807      	bhi.n	800365c <_ntoa_format+0x114>
      buf[len++] = 'X';
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	1c5a      	adds	r2, r3, #1
 8003650:	61fa      	str	r2, [r7, #28]
 8003652:	69ba      	ldr	r2, [r7, #24]
 8003654:	4413      	add	r3, r2
 8003656:	2258      	movs	r2, #88	; 0x58
 8003658:	701a      	strb	r2, [r3, #0]
 800365a:	e00c      	b.n	8003676 <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800365c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365e:	2b02      	cmp	r3, #2
 8003660:	d109      	bne.n	8003676 <_ntoa_format+0x12e>
 8003662:	69fb      	ldr	r3, [r7, #28]
 8003664:	2b1f      	cmp	r3, #31
 8003666:	d806      	bhi.n	8003676 <_ntoa_format+0x12e>
      buf[len++] = 'b';
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	1c5a      	adds	r2, r3, #1
 800366c:	61fa      	str	r2, [r7, #28]
 800366e:	69ba      	ldr	r2, [r7, #24]
 8003670:	4413      	add	r3, r2
 8003672:	2262      	movs	r2, #98	; 0x62
 8003674:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	2b1f      	cmp	r3, #31
 800367a:	d806      	bhi.n	800368a <_ntoa_format+0x142>
      buf[len++] = '0';
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	1c5a      	adds	r2, r3, #1
 8003680:	61fa      	str	r2, [r7, #28]
 8003682:	69ba      	ldr	r2, [r7, #24]
 8003684:	4413      	add	r3, r2
 8003686:	2230      	movs	r2, #48	; 0x30
 8003688:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	2b1f      	cmp	r3, #31
 800368e:	d824      	bhi.n	80036da <_ntoa_format+0x192>
    if (negative) {
 8003690:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d007      	beq.n	80036a8 <_ntoa_format+0x160>
      buf[len++] = '-';
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	1c5a      	adds	r2, r3, #1
 800369c:	61fa      	str	r2, [r7, #28]
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	4413      	add	r3, r2
 80036a2:	222d      	movs	r2, #45	; 0x2d
 80036a4:	701a      	strb	r2, [r3, #0]
 80036a6:	e018      	b.n	80036da <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 80036a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036aa:	f003 0304 	and.w	r3, r3, #4
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d007      	beq.n	80036c2 <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	1c5a      	adds	r2, r3, #1
 80036b6:	61fa      	str	r2, [r7, #28]
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	4413      	add	r3, r2
 80036bc:	222b      	movs	r2, #43	; 0x2b
 80036be:	701a      	strb	r2, [r3, #0]
 80036c0:	e00b      	b.n	80036da <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 80036c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c4:	f003 0308 	and.w	r3, r3, #8
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d006      	beq.n	80036da <_ntoa_format+0x192>
      buf[len++] = ' ';
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	1c5a      	adds	r2, r3, #1
 80036d0:	61fa      	str	r2, [r7, #28]
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	4413      	add	r3, r2
 80036d6:	2220      	movs	r2, #32
 80036d8:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 80036da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036dc:	9303      	str	r3, [sp, #12]
 80036de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e0:	9302      	str	r3, [sp, #8]
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	9301      	str	r3, [sp, #4]
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	9300      	str	r3, [sp, #0]
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	68b9      	ldr	r1, [r7, #8]
 80036f0:	68f8      	ldr	r0, [r7, #12]
 80036f2:	f7ff fed9 	bl	80034a8 <_out_rev>
 80036f6:	4603      	mov	r3, r0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b096      	sub	sp, #88	; 0x58
 8003704:	af08      	add	r7, sp, #32
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
 800370c:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 800370e:	2300      	movs	r3, #0
 8003710:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8003712:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003714:	2b00      	cmp	r3, #0
 8003716:	d103      	bne.n	8003720 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8003718:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800371a:	f023 0310 	bic.w	r3, r3, #16
 800371e:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8003720:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003722:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003726:	2b00      	cmp	r3, #0
 8003728:	d002      	beq.n	8003730 <_ntoa_long+0x30>
 800372a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800372c:	2b00      	cmp	r3, #0
 800372e:	d032      	beq.n	8003796 <_ntoa_long+0x96>
    do {
      const char digit = (char)(value % base);
 8003730:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003732:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003734:	fbb3 f2f2 	udiv	r2, r3, r2
 8003738:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800373a:	fb01 f202 	mul.w	r2, r1, r2
 800373e:	1a9b      	subs	r3, r3, r2
 8003740:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003744:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003748:	2b09      	cmp	r3, #9
 800374a:	d804      	bhi.n	8003756 <_ntoa_long+0x56>
 800374c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003750:	3330      	adds	r3, #48	; 0x30
 8003752:	b2da      	uxtb	r2, r3
 8003754:	e00d      	b.n	8003772 <_ntoa_long+0x72>
 8003756:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003758:	f003 0320 	and.w	r3, r3, #32
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <_ntoa_long+0x64>
 8003760:	2241      	movs	r2, #65	; 0x41
 8003762:	e000      	b.n	8003766 <_ntoa_long+0x66>
 8003764:	2261      	movs	r2, #97	; 0x61
 8003766:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800376a:	4413      	add	r3, r2
 800376c:	b2db      	uxtb	r3, r3
 800376e:	3b0a      	subs	r3, #10
 8003770:	b2da      	uxtb	r2, r3
 8003772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003774:	1c59      	adds	r1, r3, #1
 8003776:	6379      	str	r1, [r7, #52]	; 0x34
 8003778:	3338      	adds	r3, #56	; 0x38
 800377a:	443b      	add	r3, r7
 800377c:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003780:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003782:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003784:	fbb2 f3f3 	udiv	r3, r2, r3
 8003788:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 800378a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800378c:	2b00      	cmp	r3, #0
 800378e:	d002      	beq.n	8003796 <_ntoa_long+0x96>
 8003790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003792:	2b1f      	cmp	r3, #31
 8003794:	d9cc      	bls.n	8003730 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003796:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003798:	9306      	str	r3, [sp, #24]
 800379a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800379c:	9305      	str	r3, [sp, #20]
 800379e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037a0:	9304      	str	r3, [sp, #16]
 80037a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037a4:	9303      	str	r3, [sp, #12]
 80037a6:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80037aa:	9302      	str	r3, [sp, #8]
 80037ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037ae:	9301      	str	r3, [sp, #4]
 80037b0:	f107 0310 	add.w	r3, r7, #16
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	68b9      	ldr	r1, [r7, #8]
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f7ff fec3 	bl	8003548 <_ntoa_format>
 80037c2:	4603      	mov	r3, r0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3738      	adds	r7, #56	; 0x38
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b096      	sub	sp, #88	; 0x58
 80037d0:	af08      	add	r7, sp, #32
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
 80037d8:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 80037da:	2300      	movs	r3, #0
 80037dc:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 80037de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80037e2:	4313      	orrs	r3, r2
 80037e4:	d103      	bne.n	80037ee <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 80037e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80037e8:	f023 0310 	bic.w	r3, r3, #16
 80037ec:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 80037ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80037f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d003      	beq.n	8003800 <_ntoa_long_long+0x34>
 80037f8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80037fc:	4313      	orrs	r3, r2
 80037fe:	d037      	beq.n	8003870 <_ntoa_long_long+0xa4>
    do {
      const char digit = (char)(value % base);
 8003800:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003804:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003808:	f7fd fa1a 	bl	8000c40 <__aeabi_uldivmod>
 800380c:	4613      	mov	r3, r2
 800380e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003812:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003816:	2b09      	cmp	r3, #9
 8003818:	d804      	bhi.n	8003824 <_ntoa_long_long+0x58>
 800381a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800381e:	3330      	adds	r3, #48	; 0x30
 8003820:	b2da      	uxtb	r2, r3
 8003822:	e00d      	b.n	8003840 <_ntoa_long_long+0x74>
 8003824:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003826:	f003 0320 	and.w	r3, r3, #32
 800382a:	2b00      	cmp	r3, #0
 800382c:	d001      	beq.n	8003832 <_ntoa_long_long+0x66>
 800382e:	2241      	movs	r2, #65	; 0x41
 8003830:	e000      	b.n	8003834 <_ntoa_long_long+0x68>
 8003832:	2261      	movs	r2, #97	; 0x61
 8003834:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003838:	4413      	add	r3, r2
 800383a:	b2db      	uxtb	r3, r3
 800383c:	3b0a      	subs	r3, #10
 800383e:	b2da      	uxtb	r2, r3
 8003840:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003842:	1c59      	adds	r1, r3, #1
 8003844:	6379      	str	r1, [r7, #52]	; 0x34
 8003846:	3338      	adds	r3, #56	; 0x38
 8003848:	443b      	add	r3, r7
 800384a:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 800384e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003852:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003856:	f7fd f9f3 	bl	8000c40 <__aeabi_uldivmod>
 800385a:	4602      	mov	r2, r0
 800385c:	460b      	mov	r3, r1
 800385e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003862:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003866:	4313      	orrs	r3, r2
 8003868:	d002      	beq.n	8003870 <_ntoa_long_long+0xa4>
 800386a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800386c:	2b1f      	cmp	r3, #31
 800386e:	d9c7      	bls.n	8003800 <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003870:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003872:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003874:	9206      	str	r2, [sp, #24]
 8003876:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003878:	9205      	str	r2, [sp, #20]
 800387a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800387c:	9204      	str	r2, [sp, #16]
 800387e:	9303      	str	r3, [sp, #12]
 8003880:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8003884:	9302      	str	r3, [sp, #8]
 8003886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003888:	9301      	str	r3, [sp, #4]
 800388a:	f107 0310 	add.w	r3, r7, #16
 800388e:	9300      	str	r3, [sp, #0]
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	68b9      	ldr	r1, [r7, #8]
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	f7ff fe56 	bl	8003548 <_ntoa_format>
 800389c:	4603      	mov	r3, r0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3738      	adds	r7, #56	; 0x38
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
	...

080038a8 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 80038a8:	b590      	push	{r4, r7, lr}
 80038aa:	b09d      	sub	sp, #116	; 0x74
 80038ac:	af06      	add	r7, sp, #24
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]
 80038b4:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 80038b6:	2300      	movs	r3, #0
 80038b8:	657b      	str	r3, [r7, #84]	; 0x54
  double diff = 0.0;
 80038ba:	f04f 0200 	mov.w	r2, #0
 80038be:	f04f 0300 	mov.w	r3, #0
 80038c2:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 80038c6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80038ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80038ce:	f7fd f8d7 	bl	8000a80 <__aeabi_dcmpeq>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d10f      	bne.n	80038f8 <_ftoa+0x50>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 80038d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038da:	9303      	str	r3, [sp, #12]
 80038dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038de:	9302      	str	r3, [sp, #8]
 80038e0:	2303      	movs	r3, #3
 80038e2:	9301      	str	r3, [sp, #4]
 80038e4:	4b82      	ldr	r3, [pc, #520]	; (8003af0 <_ftoa+0x248>)
 80038e6:	9300      	str	r3, [sp, #0]
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	68b9      	ldr	r1, [r7, #8]
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f7ff fdda 	bl	80034a8 <_out_rev>
 80038f4:	4603      	mov	r3, r0
 80038f6:	e224      	b.n	8003d42 <_ftoa+0x49a>
  if (value < -DBL_MAX)
 80038f8:	f04f 32ff 	mov.w	r2, #4294967295
 80038fc:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8003900:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003904:	f7fd f8c6 	bl	8000a94 <__aeabi_dcmplt>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00f      	beq.n	800392e <_ftoa+0x86>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 800390e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003910:	9303      	str	r3, [sp, #12]
 8003912:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003914:	9302      	str	r3, [sp, #8]
 8003916:	2304      	movs	r3, #4
 8003918:	9301      	str	r3, [sp, #4]
 800391a:	4b76      	ldr	r3, [pc, #472]	; (8003af4 <_ftoa+0x24c>)
 800391c:	9300      	str	r3, [sp, #0]
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	68b9      	ldr	r1, [r7, #8]
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f7ff fdbf 	bl	80034a8 <_out_rev>
 800392a:	4603      	mov	r3, r0
 800392c:	e209      	b.n	8003d42 <_ftoa+0x49a>
  if (value > DBL_MAX)
 800392e:	f04f 32ff 	mov.w	r2, #4294967295
 8003932:	4b71      	ldr	r3, [pc, #452]	; (8003af8 <_ftoa+0x250>)
 8003934:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003938:	f7fd f8ca 	bl	8000ad0 <__aeabi_dcmpgt>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d01d      	beq.n	800397e <_ftoa+0xd6>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8003942:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003944:	f003 0304 	and.w	r3, r3, #4
 8003948:	2b00      	cmp	r3, #0
 800394a:	d001      	beq.n	8003950 <_ftoa+0xa8>
 800394c:	4b6b      	ldr	r3, [pc, #428]	; (8003afc <_ftoa+0x254>)
 800394e:	e000      	b.n	8003952 <_ftoa+0xaa>
 8003950:	4b6b      	ldr	r3, [pc, #428]	; (8003b00 <_ftoa+0x258>)
 8003952:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003954:	f002 0204 	and.w	r2, r2, #4
 8003958:	2a00      	cmp	r2, #0
 800395a:	d001      	beq.n	8003960 <_ftoa+0xb8>
 800395c:	2204      	movs	r2, #4
 800395e:	e000      	b.n	8003962 <_ftoa+0xba>
 8003960:	2203      	movs	r2, #3
 8003962:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003964:	9103      	str	r1, [sp, #12]
 8003966:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8003968:	9102      	str	r1, [sp, #8]
 800396a:	9201      	str	r2, [sp, #4]
 800396c:	9300      	str	r3, [sp, #0]
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	68b9      	ldr	r1, [r7, #8]
 8003974:	68f8      	ldr	r0, [r7, #12]
 8003976:	f7ff fd97 	bl	80034a8 <_out_rev>
 800397a:	4603      	mov	r3, r0
 800397c:	e1e1      	b.n	8003d42 <_ftoa+0x49a>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 800397e:	a358      	add	r3, pc, #352	; (adr r3, 8003ae0 <_ftoa+0x238>)
 8003980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003984:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003988:	f7fd f8a2 	bl	8000ad0 <__aeabi_dcmpgt>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d109      	bne.n	80039a6 <_ftoa+0xfe>
 8003992:	a355      	add	r3, pc, #340	; (adr r3, 8003ae8 <_ftoa+0x240>)
 8003994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003998:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800399c:	f7fd f87a 	bl	8000a94 <__aeabi_dcmplt>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d011      	beq.n	80039ca <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 80039a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039a8:	9304      	str	r3, [sp, #16]
 80039aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039ac:	9303      	str	r3, [sp, #12]
 80039ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80039b0:	9302      	str	r3, [sp, #8]
 80039b2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80039b6:	e9cd 2300 	strd	r2, r3, [sp]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	68b9      	ldr	r1, [r7, #8]
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f000 f9c9 	bl	8003d58 <_etoa>
 80039c6:	4603      	mov	r3, r0
 80039c8:	e1bb      	b.n	8003d42 <_ftoa+0x49a>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 80039ca:	2300      	movs	r3, #0
 80039cc:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  if (value < 0) {
 80039d0:	f04f 0200 	mov.w	r2, #0
 80039d4:	f04f 0300 	mov.w	r3, #0
 80039d8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80039dc:	f7fd f85a 	bl	8000a94 <__aeabi_dcmplt>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00e      	beq.n	8003a04 <_ftoa+0x15c>
    negative = true;
 80039e6:	2301      	movs	r3, #1
 80039e8:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    value = 0 - value;
 80039ec:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80039f0:	f04f 0000 	mov.w	r0, #0
 80039f4:	f04f 0100 	mov.w	r1, #0
 80039f8:	f7fc fc22 	bl	8000240 <__aeabi_dsub>
 80039fc:	4602      	mov	r2, r0
 80039fe:	460b      	mov	r3, r1
 8003a00:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8003a04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10d      	bne.n	8003a2a <_ftoa+0x182>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003a0e:	2306      	movs	r3, #6
 8003a10:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003a12:	e00a      	b.n	8003a2a <_ftoa+0x182>
    buf[len++] = '0';
 8003a14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a16:	1c5a      	adds	r2, r3, #1
 8003a18:	657a      	str	r2, [r7, #84]	; 0x54
 8003a1a:	3358      	adds	r3, #88	; 0x58
 8003a1c:	443b      	add	r3, r7
 8003a1e:	2230      	movs	r2, #48	; 0x30
 8003a20:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 8003a24:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a26:	3b01      	subs	r3, #1
 8003a28:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003a2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a2c:	2b1f      	cmp	r3, #31
 8003a2e:	d802      	bhi.n	8003a36 <_ftoa+0x18e>
 8003a30:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a32:	2b09      	cmp	r3, #9
 8003a34:	d8ee      	bhi.n	8003a14 <_ftoa+0x16c>
  }

  int whole = (int)value;
 8003a36:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003a3a:	f7fd f869 	bl	8000b10 <__aeabi_d2iz>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	64fb      	str	r3, [r7, #76]	; 0x4c
  double tmp = (value - whole) * pow10[prec];
 8003a42:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003a44:	f7fc fd4a 	bl	80004dc <__aeabi_i2d>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003a50:	f7fc fbf6 	bl	8000240 <__aeabi_dsub>
 8003a54:	4602      	mov	r2, r0
 8003a56:	460b      	mov	r3, r1
 8003a58:	4610      	mov	r0, r2
 8003a5a:	4619      	mov	r1, r3
 8003a5c:	4a29      	ldr	r2, [pc, #164]	; (8003b04 <_ftoa+0x25c>)
 8003a5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a60:	00db      	lsls	r3, r3, #3
 8003a62:	4413      	add	r3, r2
 8003a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a68:	f7fc fda2 	bl	80005b0 <__aeabi_dmul>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	460b      	mov	r3, r1
 8003a70:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  unsigned long frac = (unsigned long)tmp;
 8003a74:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003a78:	f7fd f872 	bl	8000b60 <__aeabi_d2uiz>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	64bb      	str	r3, [r7, #72]	; 0x48
  diff = tmp - frac;
 8003a80:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003a82:	f7fc fd1b 	bl	80004bc <__aeabi_ui2d>
 8003a86:	4602      	mov	r2, r0
 8003a88:	460b      	mov	r3, r1
 8003a8a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003a8e:	f7fc fbd7 	bl	8000240 <__aeabi_dsub>
 8003a92:	4602      	mov	r2, r0
 8003a94:	460b      	mov	r3, r1
 8003a96:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

  if (diff > 0.5) {
 8003a9a:	f04f 0200 	mov.w	r2, #0
 8003a9e:	4b1a      	ldr	r3, [pc, #104]	; (8003b08 <_ftoa+0x260>)
 8003aa0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003aa4:	f7fd f814 	bl	8000ad0 <__aeabi_dcmpgt>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d02e      	beq.n	8003b0c <_ftoa+0x264>
    ++frac;
 8003aae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	64bb      	str	r3, [r7, #72]	; 0x48
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8003ab4:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003ab6:	f7fc fd01 	bl	80004bc <__aeabi_ui2d>
 8003aba:	4a12      	ldr	r2, [pc, #72]	; (8003b04 <_ftoa+0x25c>)
 8003abc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	4413      	add	r3, r2
 8003ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac6:	f7fc fff9 	bl	8000abc <__aeabi_dcmpge>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d032      	beq.n	8003b36 <_ftoa+0x28e>
      frac = 0;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	64bb      	str	r3, [r7, #72]	; 0x48
      ++whole;
 8003ad4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ada:	e02c      	b.n	8003b36 <_ftoa+0x28e>
 8003adc:	f3af 8000 	nop.w
 8003ae0:	00000000 	.word	0x00000000
 8003ae4:	41cdcd65 	.word	0x41cdcd65
 8003ae8:	00000000 	.word	0x00000000
 8003aec:	c1cdcd65 	.word	0xc1cdcd65
 8003af0:	08011f64 	.word	0x08011f64
 8003af4:	08011f68 	.word	0x08011f68
 8003af8:	7fefffff 	.word	0x7fefffff
 8003afc:	08011f70 	.word	0x08011f70
 8003b00:	08011f78 	.word	0x08011f78
 8003b04:	080126c0 	.word	0x080126c0
 8003b08:	3fe00000 	.word	0x3fe00000
    }
  }
  else if (diff < 0.5) {
 8003b0c:	f04f 0200 	mov.w	r2, #0
 8003b10:	4b8e      	ldr	r3, [pc, #568]	; (8003d4c <_ftoa+0x4a4>)
 8003b12:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003b16:	f7fc ffbd 	bl	8000a94 <__aeabi_dcmplt>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d10a      	bne.n	8003b36 <_ftoa+0x28e>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 8003b20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d004      	beq.n	8003b30 <_ftoa+0x288>
 8003b26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b28:	f003 0301 	and.w	r3, r3, #1
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d002      	beq.n	8003b36 <_ftoa+0x28e>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8003b30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b32:	3301      	adds	r3, #1
 8003b34:	64bb      	str	r3, [r7, #72]	; 0x48
  }

  if (prec == 0U) {
 8003b36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d133      	bne.n	8003ba4 <_ftoa+0x2fc>
    diff = value - (double)whole;
 8003b3c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003b3e:	f7fc fccd 	bl	80004dc <__aeabi_i2d>
 8003b42:	4602      	mov	r2, r0
 8003b44:	460b      	mov	r3, r1
 8003b46:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003b4a:	f7fc fb79 	bl	8000240 <__aeabi_dsub>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	460b      	mov	r3, r1
 8003b52:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8003b56:	2301      	movs	r3, #1
 8003b58:	461c      	mov	r4, r3
 8003b5a:	f04f 0200 	mov.w	r2, #0
 8003b5e:	4b7b      	ldr	r3, [pc, #492]	; (8003d4c <_ftoa+0x4a4>)
 8003b60:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003b64:	f7fc ff96 	bl	8000a94 <__aeabi_dcmplt>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d101      	bne.n	8003b72 <_ftoa+0x2ca>
 8003b6e:	2300      	movs	r3, #0
 8003b70:	461c      	mov	r4, r3
 8003b72:	b2e3      	uxtb	r3, r4
 8003b74:	f083 0301 	eor.w	r3, r3, #1
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d109      	bne.n	8003b92 <_ftoa+0x2ea>
 8003b7e:	f04f 0200 	mov.w	r2, #0
 8003b82:	4b72      	ldr	r3, [pc, #456]	; (8003d4c <_ftoa+0x4a4>)
 8003b84:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003b88:	f7fc ffa2 	bl	8000ad0 <__aeabi_dcmpgt>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d04c      	beq.n	8003c2c <_ftoa+0x384>
 8003b92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d069      	beq.n	8003c70 <_ftoa+0x3c8>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 8003b9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ba2:	e065      	b.n	8003c70 <_ftoa+0x3c8>
    }
  }
  else {
    unsigned int count = prec;
 8003ba4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003ba6:	647b      	str	r3, [r7, #68]	; 0x44
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003ba8:	e01f      	b.n	8003bea <_ftoa+0x342>
      --count;
 8003baa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003bac:	3b01      	subs	r3, #1
 8003bae:	647b      	str	r3, [r7, #68]	; 0x44
      buf[len++] = (char)(48U + (frac % 10U));
 8003bb0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003bb2:	4b67      	ldr	r3, [pc, #412]	; (8003d50 <_ftoa+0x4a8>)
 8003bb4:	fba3 2301 	umull	r2, r3, r3, r1
 8003bb8:	08da      	lsrs	r2, r3, #3
 8003bba:	4613      	mov	r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	4413      	add	r3, r2
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	1aca      	subs	r2, r1, r3
 8003bc4:	b2d2      	uxtb	r2, r2
 8003bc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bc8:	1c59      	adds	r1, r3, #1
 8003bca:	6579      	str	r1, [r7, #84]	; 0x54
 8003bcc:	3230      	adds	r2, #48	; 0x30
 8003bce:	b2d2      	uxtb	r2, r2
 8003bd0:	3358      	adds	r3, #88	; 0x58
 8003bd2:	443b      	add	r3, r7
 8003bd4:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 8003bd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bda:	4a5d      	ldr	r2, [pc, #372]	; (8003d50 <_ftoa+0x4a8>)
 8003bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8003be0:	08db      	lsrs	r3, r3, #3
 8003be2:	64bb      	str	r3, [r7, #72]	; 0x48
 8003be4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <_ftoa+0x34a>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003bea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bec:	2b1f      	cmp	r3, #31
 8003bee:	d9dc      	bls.n	8003baa <_ftoa+0x302>
 8003bf0:	e009      	b.n	8003c06 <_ftoa+0x35e>
        break;
 8003bf2:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003bf4:	e007      	b.n	8003c06 <_ftoa+0x35e>
      buf[len++] = '0';
 8003bf6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bf8:	1c5a      	adds	r2, r3, #1
 8003bfa:	657a      	str	r2, [r7, #84]	; 0x54
 8003bfc:	3358      	adds	r3, #88	; 0x58
 8003bfe:	443b      	add	r3, r7
 8003c00:	2230      	movs	r2, #48	; 0x30
 8003c02:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003c06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c08:	2b1f      	cmp	r3, #31
 8003c0a:	d804      	bhi.n	8003c16 <_ftoa+0x36e>
 8003c0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c0e:	1e5a      	subs	r2, r3, #1
 8003c10:	647a      	str	r2, [r7, #68]	; 0x44
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1ef      	bne.n	8003bf6 <_ftoa+0x34e>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003c16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c18:	2b1f      	cmp	r3, #31
 8003c1a:	d829      	bhi.n	8003c70 <_ftoa+0x3c8>
      // add decimal
      buf[len++] = '.';
 8003c1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c1e:	1c5a      	adds	r2, r3, #1
 8003c20:	657a      	str	r2, [r7, #84]	; 0x54
 8003c22:	3358      	adds	r3, #88	; 0x58
 8003c24:	443b      	add	r3, r7
 8003c26:	222e      	movs	r2, #46	; 0x2e
 8003c28:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003c2c:	e020      	b.n	8003c70 <_ftoa+0x3c8>
    buf[len++] = (char)(48 + (whole % 10));
 8003c2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003c30:	4b48      	ldr	r3, [pc, #288]	; (8003d54 <_ftoa+0x4ac>)
 8003c32:	fb83 1302 	smull	r1, r3, r3, r2
 8003c36:	1099      	asrs	r1, r3, #2
 8003c38:	17d3      	asrs	r3, r2, #31
 8003c3a:	1ac9      	subs	r1, r1, r3
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	440b      	add	r3, r1
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	1ad1      	subs	r1, r2, r3
 8003c46:	b2ca      	uxtb	r2, r1
 8003c48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c4a:	1c59      	adds	r1, r3, #1
 8003c4c:	6579      	str	r1, [r7, #84]	; 0x54
 8003c4e:	3230      	adds	r2, #48	; 0x30
 8003c50:	b2d2      	uxtb	r2, r2
 8003c52:	3358      	adds	r3, #88	; 0x58
 8003c54:	443b      	add	r3, r7
 8003c56:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 8003c5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c5c:	4a3d      	ldr	r2, [pc, #244]	; (8003d54 <_ftoa+0x4ac>)
 8003c5e:	fb82 1203 	smull	r1, r2, r2, r3
 8003c62:	1092      	asrs	r2, r2, #2
 8003c64:	17db      	asrs	r3, r3, #31
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d003      	beq.n	8003c78 <_ftoa+0x3d0>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003c70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c72:	2b1f      	cmp	r3, #31
 8003c74:	d9db      	bls.n	8003c2e <_ftoa+0x386>
 8003c76:	e000      	b.n	8003c7a <_ftoa+0x3d2>
      break;
 8003c78:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8003c7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d123      	bne.n	8003ccc <_ftoa+0x424>
 8003c84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d01e      	beq.n	8003ccc <_ftoa+0x424>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003c8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d014      	beq.n	8003cbe <_ftoa+0x416>
 8003c94:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d104      	bne.n	8003ca6 <_ftoa+0x3fe>
 8003c9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c9e:	f003 030c 	and.w	r3, r3, #12
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d00b      	beq.n	8003cbe <_ftoa+0x416>
      width--;
 8003ca6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003cac:	e007      	b.n	8003cbe <_ftoa+0x416>
      buf[len++] = '0';
 8003cae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cb0:	1c5a      	adds	r2, r3, #1
 8003cb2:	657a      	str	r2, [r7, #84]	; 0x54
 8003cb4:	3358      	adds	r3, #88	; 0x58
 8003cb6:	443b      	add	r3, r7
 8003cb8:	2230      	movs	r2, #48	; 0x30
 8003cba:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003cbe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003cc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d202      	bcs.n	8003ccc <_ftoa+0x424>
 8003cc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cc8:	2b1f      	cmp	r3, #31
 8003cca:	d9f0      	bls.n	8003cae <_ftoa+0x406>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003ccc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cce:	2b1f      	cmp	r3, #31
 8003cd0:	d827      	bhi.n	8003d22 <_ftoa+0x47a>
    if (negative) {
 8003cd2:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d008      	beq.n	8003cec <_ftoa+0x444>
      buf[len++] = '-';
 8003cda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cdc:	1c5a      	adds	r2, r3, #1
 8003cde:	657a      	str	r2, [r7, #84]	; 0x54
 8003ce0:	3358      	adds	r3, #88	; 0x58
 8003ce2:	443b      	add	r3, r7
 8003ce4:	222d      	movs	r2, #45	; 0x2d
 8003ce6:	f803 2c48 	strb.w	r2, [r3, #-72]
 8003cea:	e01a      	b.n	8003d22 <_ftoa+0x47a>
    }
    else if (flags & FLAGS_PLUS) {
 8003cec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003cee:	f003 0304 	and.w	r3, r3, #4
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d008      	beq.n	8003d08 <_ftoa+0x460>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003cf6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cf8:	1c5a      	adds	r2, r3, #1
 8003cfa:	657a      	str	r2, [r7, #84]	; 0x54
 8003cfc:	3358      	adds	r3, #88	; 0x58
 8003cfe:	443b      	add	r3, r7
 8003d00:	222b      	movs	r2, #43	; 0x2b
 8003d02:	f803 2c48 	strb.w	r2, [r3, #-72]
 8003d06:	e00c      	b.n	8003d22 <_ftoa+0x47a>
    }
    else if (flags & FLAGS_SPACE) {
 8003d08:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d0a:	f003 0308 	and.w	r3, r3, #8
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d007      	beq.n	8003d22 <_ftoa+0x47a>
      buf[len++] = ' ';
 8003d12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d14:	1c5a      	adds	r2, r3, #1
 8003d16:	657a      	str	r2, [r7, #84]	; 0x54
 8003d18:	3358      	adds	r3, #88	; 0x58
 8003d1a:	443b      	add	r3, r7
 8003d1c:	2220      	movs	r2, #32
 8003d1e:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8003d22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d24:	9303      	str	r3, [sp, #12]
 8003d26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d28:	9302      	str	r3, [sp, #8]
 8003d2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d2c:	9301      	str	r3, [sp, #4]
 8003d2e:	f107 0310 	add.w	r3, r7, #16
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	68b9      	ldr	r1, [r7, #8]
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f7ff fbb4 	bl	80034a8 <_out_rev>
 8003d40:	4603      	mov	r3, r0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	375c      	adds	r7, #92	; 0x5c
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd90      	pop	{r4, r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	3fe00000 	.word	0x3fe00000
 8003d50:	cccccccd 	.word	0xcccccccd
 8003d54:	66666667 	.word	0x66666667

08003d58 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d5c:	b09d      	sub	sp, #116	; 0x74
 8003d5e:	af06      	add	r7, sp, #24
 8003d60:	61f8      	str	r0, [r7, #28]
 8003d62:	61b9      	str	r1, [r7, #24]
 8003d64:	617a      	str	r2, [r7, #20]
 8003d66:	613b      	str	r3, [r7, #16]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 8003d68:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003d6c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003d70:	f7fc fe86 	bl	8000a80 <__aeabi_dcmpeq>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d014      	beq.n	8003da4 <_etoa+0x4c>
 8003d7a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d7e:	4bc4      	ldr	r3, [pc, #784]	; (8004090 <_etoa+0x338>)
 8003d80:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003d84:	f7fc fea4 	bl	8000ad0 <__aeabi_dcmpgt>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10a      	bne.n	8003da4 <_etoa+0x4c>
 8003d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d92:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8003d96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003d9a:	f7fc fe7b 	bl	8000a94 <__aeabi_dcmplt>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d014      	beq.n	8003dce <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8003da4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003da8:	9304      	str	r3, [sp, #16]
 8003daa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003dae:	9303      	str	r3, [sp, #12]
 8003db0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003db4:	9302      	str	r3, [sp, #8]
 8003db6:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003dba:	e9cd 2300 	strd	r2, r3, [sp]
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	69b9      	ldr	r1, [r7, #24]
 8003dc4:	69f8      	ldr	r0, [r7, #28]
 8003dc6:	f7ff fd6f 	bl	80038a8 <_ftoa>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	e247      	b.n	800425e <_etoa+0x506>
  }

  // determine the sign
  const bool negative = value < 0;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	461e      	mov	r6, r3
 8003dd2:	f04f 0200 	mov.w	r2, #0
 8003dd6:	f04f 0300 	mov.w	r3, #0
 8003dda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003dde:	f7fc fe59 	bl	8000a94 <__aeabi_dcmplt>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d101      	bne.n	8003dec <_etoa+0x94>
 8003de8:	2300      	movs	r3, #0
 8003dea:	461e      	mov	r6, r3
 8003dec:	f887 604b 	strb.w	r6, [r7, #75]	; 0x4b
  if (negative) {
 8003df0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00b      	beq.n	8003e10 <_etoa+0xb8>
    value = -value;
 8003df8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003dfc:	603b      	str	r3, [r7, #0]
 8003dfe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e02:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003e06:	607b      	str	r3, [r7, #4]
 8003e08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e0c:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 8003e10:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003e14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d102      	bne.n	8003e22 <_etoa+0xca>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003e1c:	2306      	movs	r3, #6
 8003e1e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 8003e22:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003e26:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 8003e2a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003e2e:	f04f 0200 	mov.w	r2, #0
 8003e32:	f04f 0300 	mov.w	r3, #0
 8003e36:	0d0a      	lsrs	r2, r1, #20
 8003e38:	2300      	movs	r3, #0
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e40:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8003e44:	647b      	str	r3, [r7, #68]	; 0x44
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8003e46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003e4a:	4690      	mov	r8, r2
 8003e4c:	f3c3 0913 	ubfx	r9, r3, #0, #20
 8003e50:	4644      	mov	r4, r8
 8003e52:	f049 557f 	orr.w	r5, r9, #1069547520	; 0x3fc00000
 8003e56:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8003e5a:	e9c7 4508 	strd	r4, r5, [r7, #32]
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8003e5e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003e60:	f7fc fb3c 	bl	80004dc <__aeabi_i2d>
 8003e64:	a37e      	add	r3, pc, #504	; (adr r3, 8004060 <_etoa+0x308>)
 8003e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e6a:	f7fc fba1 	bl	80005b0 <__aeabi_dmul>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	460b      	mov	r3, r1
 8003e72:	4610      	mov	r0, r2
 8003e74:	4619      	mov	r1, r3
 8003e76:	a37c      	add	r3, pc, #496	; (adr r3, 8004068 <_etoa+0x310>)
 8003e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e7c:	f7fc f9e2 	bl	8000244 <__adddf3>
 8003e80:	4602      	mov	r2, r0
 8003e82:	460b      	mov	r3, r1
 8003e84:	4614      	mov	r4, r2
 8003e86:	461d      	mov	r5, r3
 8003e88:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003e8c:	f04f 0200 	mov.w	r2, #0
 8003e90:	4b80      	ldr	r3, [pc, #512]	; (8004094 <_etoa+0x33c>)
 8003e92:	f7fc f9d5 	bl	8000240 <__aeabi_dsub>
 8003e96:	4602      	mov	r2, r0
 8003e98:	460b      	mov	r3, r1
 8003e9a:	4610      	mov	r0, r2
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	a374      	add	r3, pc, #464	; (adr r3, 8004070 <_etoa+0x318>)
 8003ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea4:	f7fc fb84 	bl	80005b0 <__aeabi_dmul>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	460b      	mov	r3, r1
 8003eac:	4620      	mov	r0, r4
 8003eae:	4629      	mov	r1, r5
 8003eb0:	f7fc f9c8 	bl	8000244 <__adddf3>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	4610      	mov	r0, r2
 8003eba:	4619      	mov	r1, r3
 8003ebc:	f7fc fe28 	bl	8000b10 <__aeabi_d2iz>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	657b      	str	r3, [r7, #84]	; 0x54
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8003ec4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003ec6:	f7fc fb09 	bl	80004dc <__aeabi_i2d>
 8003eca:	a36b      	add	r3, pc, #428	; (adr r3, 8004078 <_etoa+0x320>)
 8003ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed0:	f7fc fb6e 	bl	80005b0 <__aeabi_dmul>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	4610      	mov	r0, r2
 8003eda:	4619      	mov	r1, r3
 8003edc:	f04f 0200 	mov.w	r2, #0
 8003ee0:	4b6d      	ldr	r3, [pc, #436]	; (8004098 <_etoa+0x340>)
 8003ee2:	f7fc f9af 	bl	8000244 <__adddf3>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	460b      	mov	r3, r1
 8003eea:	4610      	mov	r0, r2
 8003eec:	4619      	mov	r1, r3
 8003eee:	f7fc fe0f 	bl	8000b10 <__aeabi_d2iz>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	647b      	str	r3, [r7, #68]	; 0x44
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8003ef6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003ef8:	f7fc faf0 	bl	80004dc <__aeabi_i2d>
 8003efc:	a360      	add	r3, pc, #384	; (adr r3, 8004080 <_etoa+0x328>)
 8003efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f02:	f7fc fb55 	bl	80005b0 <__aeabi_dmul>
 8003f06:	4602      	mov	r2, r0
 8003f08:	460b      	mov	r3, r1
 8003f0a:	4614      	mov	r4, r2
 8003f0c:	461d      	mov	r5, r3
 8003f0e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003f10:	f7fc fae4 	bl	80004dc <__aeabi_i2d>
 8003f14:	a35c      	add	r3, pc, #368	; (adr r3, 8004088 <_etoa+0x330>)
 8003f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f1a:	f7fc fb49 	bl	80005b0 <__aeabi_dmul>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	460b      	mov	r3, r1
 8003f22:	4620      	mov	r0, r4
 8003f24:	4629      	mov	r1, r5
 8003f26:	f7fc f98b 	bl	8000240 <__aeabi_dsub>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  const double z2 = z * z;
 8003f32:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003f36:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003f3a:	f7fc fb39 	bl	80005b0 <__aeabi_dmul>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	460b      	mov	r3, r1
 8003f42:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 8003f46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f48:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8003f4c:	17da      	asrs	r2, r3, #31
 8003f4e:	469a      	mov	sl, r3
 8003f50:	4693      	mov	fp, r2
 8003f52:	f04f 0200 	mov.w	r2, #0
 8003f56:	f04f 0300 	mov.w	r3, #0
 8003f5a:	ea4f 530a 	mov.w	r3, sl, lsl #20
 8003f5e:	2200      	movs	r2, #0
 8003f60:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8003f64:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003f68:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	460b      	mov	r3, r1
 8003f70:	f7fc f968 	bl	8000244 <__adddf3>
 8003f74:	4602      	mov	r2, r0
 8003f76:	460b      	mov	r3, r1
 8003f78:	4690      	mov	r8, r2
 8003f7a:	4699      	mov	r9, r3
 8003f7c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003f80:	f04f 0000 	mov.w	r0, #0
 8003f84:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003f88:	f7fc f95a 	bl	8000240 <__aeabi_dsub>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	460b      	mov	r3, r1
 8003f90:	4692      	mov	sl, r2
 8003f92:	469b      	mov	fp, r3
 8003f94:	f04f 0200 	mov.w	r2, #0
 8003f98:	4b40      	ldr	r3, [pc, #256]	; (800409c <_etoa+0x344>)
 8003f9a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003f9e:	f7fc fc31 	bl	8000804 <__aeabi_ddiv>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	4610      	mov	r0, r2
 8003fa8:	4619      	mov	r1, r3
 8003faa:	f04f 0200 	mov.w	r2, #0
 8003fae:	4b3c      	ldr	r3, [pc, #240]	; (80040a0 <_etoa+0x348>)
 8003fb0:	f7fc f948 	bl	8000244 <__adddf3>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	460b      	mov	r3, r1
 8003fb8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003fbc:	f7fc fc22 	bl	8000804 <__aeabi_ddiv>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	4610      	mov	r0, r2
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	f04f 0200 	mov.w	r2, #0
 8003fcc:	4b35      	ldr	r3, [pc, #212]	; (80040a4 <_etoa+0x34c>)
 8003fce:	f7fc f939 	bl	8000244 <__adddf3>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003fda:	f7fc fc13 	bl	8000804 <__aeabi_ddiv>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	4650      	mov	r0, sl
 8003fe4:	4659      	mov	r1, fp
 8003fe6:	f7fc f92d 	bl	8000244 <__adddf3>
 8003fea:	4602      	mov	r2, r0
 8003fec:	460b      	mov	r3, r1
 8003fee:	4640      	mov	r0, r8
 8003ff0:	4649      	mov	r1, r9
 8003ff2:	f7fc fc07 	bl	8000804 <__aeabi_ddiv>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	4610      	mov	r0, r2
 8003ffc:	4619      	mov	r1, r3
 8003ffe:	f04f 0200 	mov.w	r2, #0
 8004002:	4b29      	ldr	r3, [pc, #164]	; (80040a8 <_etoa+0x350>)
 8004004:	f7fc f91e 	bl	8000244 <__adddf3>
 8004008:	4602      	mov	r2, r0
 800400a:	460b      	mov	r3, r1
 800400c:	4620      	mov	r0, r4
 800400e:	4629      	mov	r1, r5
 8004010:	f7fc face 	bl	80005b0 <__aeabi_dmul>
 8004014:	4602      	mov	r2, r0
 8004016:	460b      	mov	r3, r1
 8004018:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // correct for rounding errors
  if (value < conv.F) {
 800401c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004020:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004024:	f7fc fd36 	bl	8000a94 <__aeabi_dcmplt>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00d      	beq.n	800404a <_etoa+0x2f2>
    expval--;
 800402e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004030:	3b01      	subs	r3, #1
 8004032:	657b      	str	r3, [r7, #84]	; 0x54
    conv.F /= 10;
 8004034:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004038:	f04f 0200 	mov.w	r2, #0
 800403c:	4b18      	ldr	r3, [pc, #96]	; (80040a0 <_etoa+0x348>)
 800403e:	f7fc fbe1 	bl	8000804 <__aeabi_ddiv>
 8004042:	4602      	mov	r2, r0
 8004044:	460b      	mov	r3, r1
 8004046:	e9c7 2308 	strd	r2, r3, [r7, #32]
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 800404a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800404c:	2b63      	cmp	r3, #99	; 0x63
 800404e:	dc2d      	bgt.n	80040ac <_etoa+0x354>
 8004050:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004052:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8004056:	db29      	blt.n	80040ac <_etoa+0x354>
 8004058:	2304      	movs	r3, #4
 800405a:	e028      	b.n	80040ae <_etoa+0x356>
 800405c:	f3af 8000 	nop.w
 8004060:	509f79fb 	.word	0x509f79fb
 8004064:	3fd34413 	.word	0x3fd34413
 8004068:	8b60c8b3 	.word	0x8b60c8b3
 800406c:	3fc68a28 	.word	0x3fc68a28
 8004070:	636f4361 	.word	0x636f4361
 8004074:	3fd287a7 	.word	0x3fd287a7
 8004078:	0979a371 	.word	0x0979a371
 800407c:	400a934f 	.word	0x400a934f
 8004080:	bbb55516 	.word	0xbbb55516
 8004084:	40026bb1 	.word	0x40026bb1
 8004088:	fefa39ef 	.word	0xfefa39ef
 800408c:	3fe62e42 	.word	0x3fe62e42
 8004090:	7fefffff 	.word	0x7fefffff
 8004094:	3ff80000 	.word	0x3ff80000
 8004098:	3fe00000 	.word	0x3fe00000
 800409c:	402c0000 	.word	0x402c0000
 80040a0:	40240000 	.word	0x40240000
 80040a4:	40180000 	.word	0x40180000
 80040a8:	3ff00000 	.word	0x3ff00000
 80040ac:	2305      	movs	r3, #5
 80040ae:	653b      	str	r3, [r7, #80]	; 0x50

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 80040b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80040b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d03d      	beq.n	8004138 <_etoa+0x3e0>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 80040bc:	a36a      	add	r3, pc, #424	; (adr r3, 8004268 <_etoa+0x510>)
 80040be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80040c6:	f7fc fcf9 	bl	8000abc <__aeabi_dcmpge>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d024      	beq.n	800411a <_etoa+0x3c2>
 80040d0:	a367      	add	r3, pc, #412	; (adr r3, 8004270 <_etoa+0x518>)
 80040d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80040da:	f7fc fcdb 	bl	8000a94 <__aeabi_dcmplt>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d01a      	beq.n	800411a <_etoa+0x3c2>
      if ((int)prec > expval) {
 80040e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80040e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80040ea:	429a      	cmp	r2, r3
 80040ec:	da07      	bge.n	80040fe <_etoa+0x3a6>
        prec = (unsigned)((int)prec - expval - 1);
 80040ee:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80040f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	3b01      	subs	r3, #1
 80040f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80040fc:	e002      	b.n	8004104 <_etoa+0x3ac>
      }
      else {
        prec = 0;
 80040fe:	2300      	movs	r3, #0
 8004100:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 8004104:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004108:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800410c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      // no characters in exponent
      minwidth = 0U;
 8004110:	2300      	movs	r3, #0
 8004112:	653b      	str	r3, [r7, #80]	; 0x50
      expval   = 0;
 8004114:	2300      	movs	r3, #0
 8004116:	657b      	str	r3, [r7, #84]	; 0x54
 8004118:	e00e      	b.n	8004138 <_etoa+0x3e0>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 800411a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800411e:	2b00      	cmp	r3, #0
 8004120:	d00a      	beq.n	8004138 <_etoa+0x3e0>
 8004122:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004126:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800412a:	2b00      	cmp	r3, #0
 800412c:	d004      	beq.n	8004138 <_etoa+0x3e0>
        --prec;
 800412e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004132:	3b01      	subs	r3, #1
 8004134:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8004138:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800413c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (width > minwidth) {
 800413e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004142:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004144:	429a      	cmp	r2, r3
 8004146:	d904      	bls.n	8004152 <_etoa+0x3fa>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8004148:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800414a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004150:	e001      	b.n	8004156 <_etoa+0x3fe>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 8004152:	2300      	movs	r3, #0
 8004154:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 8004156:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d004      	beq.n	800416c <_etoa+0x414>
 8004162:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004164:	2b00      	cmp	r3, #0
 8004166:	d001      	beq.n	800416c <_etoa+0x414>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 8004168:	2300      	movs	r3, #0
 800416a:	64fb      	str	r3, [r7, #76]	; 0x4c
  }

  // rescale the float value
  if (expval) {
 800416c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800416e:	2b00      	cmp	r3, #0
 8004170:	d009      	beq.n	8004186 <_etoa+0x42e>
    value /= conv.F;
 8004172:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004176:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800417a:	f7fc fb43 	bl	8000804 <__aeabi_ddiv>
 800417e:	4602      	mov	r2, r0
 8004180:	460b      	mov	r3, r1
 8004182:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  }

  // output the floating part
  const size_t start_idx = idx;
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	62fb      	str	r3, [r7, #44]	; 0x2c
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 800418a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800418e:	2b00      	cmp	r3, #0
 8004190:	d008      	beq.n	80041a4 <_etoa+0x44c>
 8004192:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004196:	60bb      	str	r3, [r7, #8]
 8004198:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800419c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80041a0:	60fb      	str	r3, [r7, #12]
 80041a2:	e003      	b.n	80041ac <_etoa+0x454>
 80041a4:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80041a8:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80041ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80041b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041b4:	9304      	str	r3, [sp, #16]
 80041b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041b8:	9303      	str	r3, [sp, #12]
 80041ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80041be:	9302      	str	r3, [sp, #8]
 80041c0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80041c4:	e9cd 3400 	strd	r3, r4, [sp]
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	697a      	ldr	r2, [r7, #20]
 80041cc:	69b9      	ldr	r1, [r7, #24]
 80041ce:	69f8      	ldr	r0, [r7, #28]
 80041d0:	f7ff fb6a 	bl	80038a8 <_ftoa>
 80041d4:	6178      	str	r0, [r7, #20]

  // output the exponent part
  if (minwidth) {
 80041d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d03f      	beq.n	800425c <_etoa+0x504>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 80041dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80041e0:	f003 0320 	and.w	r3, r3, #32
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d001      	beq.n	80041ec <_etoa+0x494>
 80041e8:	2045      	movs	r0, #69	; 0x45
 80041ea:	e000      	b.n	80041ee <_etoa+0x496>
 80041ec:	2065      	movs	r0, #101	; 0x65
 80041ee:	697a      	ldr	r2, [r7, #20]
 80041f0:	1c53      	adds	r3, r2, #1
 80041f2:	617b      	str	r3, [r7, #20]
 80041f4:	69fc      	ldr	r4, [r7, #28]
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	69b9      	ldr	r1, [r7, #24]
 80041fa:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 80041fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041fe:	2b00      	cmp	r3, #0
 8004200:	bfb8      	it	lt
 8004202:	425b      	neglt	r3, r3
 8004204:	4618      	mov	r0, r3
 8004206:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004208:	0fdb      	lsrs	r3, r3, #31
 800420a:	b2db      	uxtb	r3, r3
 800420c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800420e:	3a01      	subs	r2, #1
 8004210:	2105      	movs	r1, #5
 8004212:	9105      	str	r1, [sp, #20]
 8004214:	9204      	str	r2, [sp, #16]
 8004216:	2200      	movs	r2, #0
 8004218:	9203      	str	r2, [sp, #12]
 800421a:	220a      	movs	r2, #10
 800421c:	9202      	str	r2, [sp, #8]
 800421e:	9301      	str	r3, [sp, #4]
 8004220:	9000      	str	r0, [sp, #0]
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	69b9      	ldr	r1, [r7, #24]
 8004228:	69f8      	ldr	r0, [r7, #28]
 800422a:	f7ff fa69 	bl	8003700 <_ntoa_long>
 800422e:	6178      	str	r0, [r7, #20]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 8004230:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004234:	f003 0302 	and.w	r3, r3, #2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d00f      	beq.n	800425c <_etoa+0x504>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 800423c:	e007      	b.n	800424e <_etoa+0x4f6>
 800423e:	697a      	ldr	r2, [r7, #20]
 8004240:	1c53      	adds	r3, r2, #1
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	69fc      	ldr	r4, [r7, #28]
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	69b9      	ldr	r1, [r7, #24]
 800424a:	2020      	movs	r0, #32
 800424c:	47a0      	blx	r4
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004258:	429a      	cmp	r2, r3
 800425a:	d8f0      	bhi.n	800423e <_etoa+0x4e6>
    }
  }
  return idx;
 800425c:	697b      	ldr	r3, [r7, #20]
}
 800425e:	4618      	mov	r0, r3
 8004260:	375c      	adds	r7, #92	; 0x5c
 8004262:	46bd      	mov	sp, r7
 8004264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004268:	eb1c432d 	.word	0xeb1c432d
 800426c:	3f1a36e2 	.word	0x3f1a36e2
 8004270:	00000000 	.word	0x00000000
 8004274:	412e8480 	.word	0x412e8480

08004278 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8004278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800427c:	b0a3      	sub	sp, #140	; 0x8c
 800427e:	af0a      	add	r7, sp, #40	; 0x28
 8004280:	6178      	str	r0, [r7, #20]
 8004282:	6139      	str	r1, [r7, #16]
 8004284:	60fa      	str	r2, [r7, #12]
 8004286:	60bb      	str	r3, [r7, #8]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 8004288:	2300      	movs	r3, #0
 800428a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!buffer) {
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	2b00      	cmp	r3, #0
 8004290:	f040 84ba 	bne.w	8004c08 <_vsnprintf+0x990>
    // use null output function
    out = _out_null;
 8004294:	4ba3      	ldr	r3, [pc, #652]	; (8004524 <_vsnprintf+0x2ac>)
 8004296:	617b      	str	r3, [r7, #20]
  }

  while (*format)
 8004298:	f000 bcb6 	b.w	8004c08 <_vsnprintf+0x990>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	2b25      	cmp	r3, #37	; 0x25
 80042a2:	d00d      	beq.n	80042c0 <_vsnprintf+0x48>
      // no
      out(*format, buffer, idx++, maxlen);
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	7818      	ldrb	r0, [r3, #0]
 80042a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80042aa:	1c53      	adds	r3, r2, #1
 80042ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042ae:	697c      	ldr	r4, [r7, #20]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6939      	ldr	r1, [r7, #16]
 80042b4:	47a0      	blx	r4
      format++;
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	3301      	adds	r3, #1
 80042ba:	60bb      	str	r3, [r7, #8]
      continue;
 80042bc:	f000 bca4 	b.w	8004c08 <_vsnprintf+0x990>
    }
    else {
      // yes, evaluate it
      format++;
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	3301      	adds	r3, #1
 80042c4:	60bb      	str	r3, [r7, #8]
    }

    // evaluate flags
    flags = 0U;
 80042c6:	2300      	movs	r3, #0
 80042c8:	65fb      	str	r3, [r7, #92]	; 0x5c
    do {
      switch (*format) {
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	3b20      	subs	r3, #32
 80042d0:	2b10      	cmp	r3, #16
 80042d2:	d857      	bhi.n	8004384 <_vsnprintf+0x10c>
 80042d4:	a201      	add	r2, pc, #4	; (adr r2, 80042dc <_vsnprintf+0x64>)
 80042d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042da:	bf00      	nop
 80042dc:	0800435d 	.word	0x0800435d
 80042e0:	08004385 	.word	0x08004385
 80042e4:	08004385 	.word	0x08004385
 80042e8:	08004371 	.word	0x08004371
 80042ec:	08004385 	.word	0x08004385
 80042f0:	08004385 	.word	0x08004385
 80042f4:	08004385 	.word	0x08004385
 80042f8:	08004385 	.word	0x08004385
 80042fc:	08004385 	.word	0x08004385
 8004300:	08004385 	.word	0x08004385
 8004304:	08004385 	.word	0x08004385
 8004308:	08004349 	.word	0x08004349
 800430c:	08004385 	.word	0x08004385
 8004310:	08004335 	.word	0x08004335
 8004314:	08004385 	.word	0x08004385
 8004318:	08004385 	.word	0x08004385
 800431c:	08004321 	.word	0x08004321
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8004320:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004322:	f043 0301 	orr.w	r3, r3, #1
 8004326:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	3301      	adds	r3, #1
 800432c:	60bb      	str	r3, [r7, #8]
 800432e:	2301      	movs	r3, #1
 8004330:	653b      	str	r3, [r7, #80]	; 0x50
 8004332:	e02a      	b.n	800438a <_vsnprintf+0x112>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8004334:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004336:	f043 0302 	orr.w	r3, r3, #2
 800433a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	3301      	adds	r3, #1
 8004340:	60bb      	str	r3, [r7, #8]
 8004342:	2301      	movs	r3, #1
 8004344:	653b      	str	r3, [r7, #80]	; 0x50
 8004346:	e020      	b.n	800438a <_vsnprintf+0x112>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8004348:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800434a:	f043 0304 	orr.w	r3, r3, #4
 800434e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	3301      	adds	r3, #1
 8004354:	60bb      	str	r3, [r7, #8]
 8004356:	2301      	movs	r3, #1
 8004358:	653b      	str	r3, [r7, #80]	; 0x50
 800435a:	e016      	b.n	800438a <_vsnprintf+0x112>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 800435c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800435e:	f043 0308 	orr.w	r3, r3, #8
 8004362:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	3301      	adds	r3, #1
 8004368:	60bb      	str	r3, [r7, #8]
 800436a:	2301      	movs	r3, #1
 800436c:	653b      	str	r3, [r7, #80]	; 0x50
 800436e:	e00c      	b.n	800438a <_vsnprintf+0x112>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8004370:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004372:	f043 0310 	orr.w	r3, r3, #16
 8004376:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	3301      	adds	r3, #1
 800437c:	60bb      	str	r3, [r7, #8]
 800437e:	2301      	movs	r3, #1
 8004380:	653b      	str	r3, [r7, #80]	; 0x50
 8004382:	e002      	b.n	800438a <_vsnprintf+0x112>
        default :                                   n = 0U; break;
 8004384:	2300      	movs	r3, #0
 8004386:	653b      	str	r3, [r7, #80]	; 0x50
 8004388:	bf00      	nop
      }
    } while (n);
 800438a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800438c:	2b00      	cmp	r3, #0
 800438e:	d19c      	bne.n	80042ca <_vsnprintf+0x52>

    // evaluate width field
    width = 0U;
 8004390:	2300      	movs	r3, #0
 8004392:	65bb      	str	r3, [r7, #88]	; 0x58
    if (_is_digit(*format)) {
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	781b      	ldrb	r3, [r3, #0]
 8004398:	4618      	mov	r0, r3
 800439a:	f7ff f84b 	bl	8003434 <_is_digit>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d006      	beq.n	80043b2 <_vsnprintf+0x13a>
      width = _atoi(&format);
 80043a4:	f107 0308 	add.w	r3, r7, #8
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7ff f859 	bl	8003460 <_atoi>
 80043ae:	65b8      	str	r0, [r7, #88]	; 0x58
 80043b0:	e01a      	b.n	80043e8 <_vsnprintf+0x170>
    }
    else if (*format == '*') {
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	2b2a      	cmp	r3, #42	; 0x2a
 80043b8:	d116      	bne.n	80043e8 <_vsnprintf+0x170>
      const int w = va_arg(va, int);
 80043ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80043be:	1d1a      	adds	r2, r3, #4
 80043c0:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	63bb      	str	r3, [r7, #56]	; 0x38
      if (w < 0) {
 80043c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	da07      	bge.n	80043de <_vsnprintf+0x166>
        flags |= FLAGS_LEFT;    // reverse padding
 80043ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043d0:	f043 0302 	orr.w	r3, r3, #2
 80043d4:	65fb      	str	r3, [r7, #92]	; 0x5c
        width = (unsigned int)-w;
 80043d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043d8:	425b      	negs	r3, r3
 80043da:	65bb      	str	r3, [r7, #88]	; 0x58
 80043dc:	e001      	b.n	80043e2 <_vsnprintf+0x16a>
      }
      else {
        width = (unsigned int)w;
 80043de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043e0:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      format++;
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	3301      	adds	r3, #1
 80043e6:	60bb      	str	r3, [r7, #8]
    }

    // evaluate precision field
    precision = 0U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	657b      	str	r3, [r7, #84]	; 0x54
    if (*format == '.') {
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	2b2e      	cmp	r3, #46	; 0x2e
 80043f2:	d127      	bne.n	8004444 <_vsnprintf+0x1cc>
      flags |= FLAGS_PRECISION;
 80043f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043fa:	65fb      	str	r3, [r7, #92]	; 0x5c
      format++;
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	3301      	adds	r3, #1
 8004400:	60bb      	str	r3, [r7, #8]
      if (_is_digit(*format)) {
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	4618      	mov	r0, r3
 8004408:	f7ff f814 	bl	8003434 <_is_digit>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d006      	beq.n	8004420 <_vsnprintf+0x1a8>
        precision = _atoi(&format);
 8004412:	f107 0308 	add.w	r3, r7, #8
 8004416:	4618      	mov	r0, r3
 8004418:	f7ff f822 	bl	8003460 <_atoi>
 800441c:	6578      	str	r0, [r7, #84]	; 0x54
 800441e:	e011      	b.n	8004444 <_vsnprintf+0x1cc>
      }
      else if (*format == '*') {
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	2b2a      	cmp	r3, #42	; 0x2a
 8004426:	d10d      	bne.n	8004444 <_vsnprintf+0x1cc>
        const int prec = (int)va_arg(va, int);
 8004428:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800442c:	1d1a      	adds	r2, r3, #4
 800442e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	637b      	str	r3, [r7, #52]	; 0x34
        precision = prec > 0 ? (unsigned int)prec : 0U;
 8004436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004438:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800443c:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	3301      	adds	r3, #1
 8004442:	60bb      	str	r3, [r7, #8]
      }
    }

    // evaluate length field
    switch (*format) {
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	3b68      	subs	r3, #104	; 0x68
 800444a:	2b12      	cmp	r3, #18
 800444c:	d866      	bhi.n	800451c <_vsnprintf+0x2a4>
 800444e:	a201      	add	r2, pc, #4	; (adr r2, 8004454 <_vsnprintf+0x1dc>)
 8004450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004454:	080044c7 	.word	0x080044c7
 8004458:	0800451d 	.word	0x0800451d
 800445c:	080044fd 	.word	0x080044fd
 8004460:	0800451d 	.word	0x0800451d
 8004464:	080044a1 	.word	0x080044a1
 8004468:	0800451d 	.word	0x0800451d
 800446c:	0800451d 	.word	0x0800451d
 8004470:	0800451d 	.word	0x0800451d
 8004474:	0800451d 	.word	0x0800451d
 8004478:	0800451d 	.word	0x0800451d
 800447c:	0800451d 	.word	0x0800451d
 8004480:	0800451d 	.word	0x0800451d
 8004484:	080044ed 	.word	0x080044ed
 8004488:	0800451d 	.word	0x0800451d
 800448c:	0800451d 	.word	0x0800451d
 8004490:	0800451d 	.word	0x0800451d
 8004494:	0800451d 	.word	0x0800451d
 8004498:	0800451d 	.word	0x0800451d
 800449c:	0800450d 	.word	0x0800450d
      case 'l' :
        flags |= FLAGS_LONG;
 80044a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044a6:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	3301      	adds	r3, #1
 80044ac:	60bb      	str	r3, [r7, #8]
        if (*format == 'l') {
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	2b6c      	cmp	r3, #108	; 0x6c
 80044b4:	d134      	bne.n	8004520 <_vsnprintf+0x2a8>
          flags |= FLAGS_LONG_LONG;
 80044b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044bc:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	3301      	adds	r3, #1
 80044c2:	60bb      	str	r3, [r7, #8]
        }
        break;
 80044c4:	e02c      	b.n	8004520 <_vsnprintf+0x2a8>
      case 'h' :
        flags |= FLAGS_SHORT;
 80044c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044cc:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	3301      	adds	r3, #1
 80044d2:	60bb      	str	r3, [r7, #8]
        if (*format == 'h') {
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	2b68      	cmp	r3, #104	; 0x68
 80044da:	d125      	bne.n	8004528 <_vsnprintf+0x2b0>
          flags |= FLAGS_CHAR;
 80044dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044e2:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	3301      	adds	r3, #1
 80044e8:	60bb      	str	r3, [r7, #8]
        }
        break;
 80044ea:	e01d      	b.n	8004528 <_vsnprintf+0x2b0>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80044ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044f2:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	3301      	adds	r3, #1
 80044f8:	60bb      	str	r3, [r7, #8]
        break;
 80044fa:	e016      	b.n	800452a <_vsnprintf+0x2b2>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80044fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004502:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	3301      	adds	r3, #1
 8004508:	60bb      	str	r3, [r7, #8]
        break;
 800450a:	e00e      	b.n	800452a <_vsnprintf+0x2b2>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800450c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800450e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004512:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	3301      	adds	r3, #1
 8004518:	60bb      	str	r3, [r7, #8]
        break;
 800451a:	e006      	b.n	800452a <_vsnprintf+0x2b2>
      default :
        break;
 800451c:	bf00      	nop
 800451e:	e004      	b.n	800452a <_vsnprintf+0x2b2>
        break;
 8004520:	bf00      	nop
 8004522:	e002      	b.n	800452a <_vsnprintf+0x2b2>
 8004524:	080033bd 	.word	0x080033bd
        break;
 8004528:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	3b25      	subs	r3, #37	; 0x25
 8004530:	2b53      	cmp	r3, #83	; 0x53
 8004532:	f200 835c 	bhi.w	8004bee <_vsnprintf+0x976>
 8004536:	a201      	add	r2, pc, #4	; (adr r2, 800453c <_vsnprintf+0x2c4>)
 8004538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800453c:	08004bd7 	.word	0x08004bd7
 8004540:	08004bef 	.word	0x08004bef
 8004544:	08004bef 	.word	0x08004bef
 8004548:	08004bef 	.word	0x08004bef
 800454c:	08004bef 	.word	0x08004bef
 8004550:	08004bef 	.word	0x08004bef
 8004554:	08004bef 	.word	0x08004bef
 8004558:	08004bef 	.word	0x08004bef
 800455c:	08004bef 	.word	0x08004bef
 8004560:	08004bef 	.word	0x08004bef
 8004564:	08004bef 	.word	0x08004bef
 8004568:	08004bef 	.word	0x08004bef
 800456c:	08004bef 	.word	0x08004bef
 8004570:	08004bef 	.word	0x08004bef
 8004574:	08004bef 	.word	0x08004bef
 8004578:	08004bef 	.word	0x08004bef
 800457c:	08004bef 	.word	0x08004bef
 8004580:	08004bef 	.word	0x08004bef
 8004584:	08004bef 	.word	0x08004bef
 8004588:	08004bef 	.word	0x08004bef
 800458c:	08004bef 	.word	0x08004bef
 8004590:	08004bef 	.word	0x08004bef
 8004594:	08004bef 	.word	0x08004bef
 8004598:	08004bef 	.word	0x08004bef
 800459c:	08004bef 	.word	0x08004bef
 80045a0:	08004bef 	.word	0x08004bef
 80045a4:	08004bef 	.word	0x08004bef
 80045a8:	08004bef 	.word	0x08004bef
 80045ac:	08004bef 	.word	0x08004bef
 80045b0:	08004bef 	.word	0x08004bef
 80045b4:	08004bef 	.word	0x08004bef
 80045b8:	08004bef 	.word	0x08004bef
 80045bc:	0800498f 	.word	0x0800498f
 80045c0:	08004943 	.word	0x08004943
 80045c4:	0800498f 	.word	0x0800498f
 80045c8:	08004bef 	.word	0x08004bef
 80045cc:	08004bef 	.word	0x08004bef
 80045d0:	08004bef 	.word	0x08004bef
 80045d4:	08004bef 	.word	0x08004bef
 80045d8:	08004bef 	.word	0x08004bef
 80045dc:	08004bef 	.word	0x08004bef
 80045e0:	08004bef 	.word	0x08004bef
 80045e4:	08004bef 	.word	0x08004bef
 80045e8:	08004bef 	.word	0x08004bef
 80045ec:	08004bef 	.word	0x08004bef
 80045f0:	08004bef 	.word	0x08004bef
 80045f4:	08004bef 	.word	0x08004bef
 80045f8:	08004bef 	.word	0x08004bef
 80045fc:	08004bef 	.word	0x08004bef
 8004600:	08004bef 	.word	0x08004bef
 8004604:	08004bef 	.word	0x08004bef
 8004608:	0800468d 	.word	0x0800468d
 800460c:	08004bef 	.word	0x08004bef
 8004610:	08004bef 	.word	0x08004bef
 8004614:	08004bef 	.word	0x08004bef
 8004618:	08004bef 	.word	0x08004bef
 800461c:	08004bef 	.word	0x08004bef
 8004620:	08004bef 	.word	0x08004bef
 8004624:	08004bef 	.word	0x08004bef
 8004628:	08004bef 	.word	0x08004bef
 800462c:	08004bef 	.word	0x08004bef
 8004630:	0800468d 	.word	0x0800468d
 8004634:	080049fb 	.word	0x080049fb
 8004638:	0800468d 	.word	0x0800468d
 800463c:	0800498f 	.word	0x0800498f
 8004640:	08004943 	.word	0x08004943
 8004644:	0800498f 	.word	0x0800498f
 8004648:	08004bef 	.word	0x08004bef
 800464c:	0800468d 	.word	0x0800468d
 8004650:	08004bef 	.word	0x08004bef
 8004654:	08004bef 	.word	0x08004bef
 8004658:	08004bef 	.word	0x08004bef
 800465c:	08004bef 	.word	0x08004bef
 8004660:	08004bef 	.word	0x08004bef
 8004664:	0800468d 	.word	0x0800468d
 8004668:	08004b3b 	.word	0x08004b3b
 800466c:	08004bef 	.word	0x08004bef
 8004670:	08004bef 	.word	0x08004bef
 8004674:	08004a73 	.word	0x08004a73
 8004678:	08004bef 	.word	0x08004bef
 800467c:	0800468d 	.word	0x0800468d
 8004680:	08004bef 	.word	0x08004bef
 8004684:	08004bef 	.word	0x08004bef
 8004688:	0800468d 	.word	0x0800468d
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	2b78      	cmp	r3, #120	; 0x78
 8004692:	d003      	beq.n	800469c <_vsnprintf+0x424>
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	2b58      	cmp	r3, #88	; 0x58
 800469a:	d102      	bne.n	80046a2 <_vsnprintf+0x42a>
          base = 16U;
 800469c:	2310      	movs	r3, #16
 800469e:	64bb      	str	r3, [r7, #72]	; 0x48
 80046a0:	e013      	b.n	80046ca <_vsnprintf+0x452>
        }
        else if (*format == 'o') {
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	2b6f      	cmp	r3, #111	; 0x6f
 80046a8:	d102      	bne.n	80046b0 <_vsnprintf+0x438>
          base =  8U;
 80046aa:	2308      	movs	r3, #8
 80046ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80046ae:	e00c      	b.n	80046ca <_vsnprintf+0x452>
        }
        else if (*format == 'b') {
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	781b      	ldrb	r3, [r3, #0]
 80046b4:	2b62      	cmp	r3, #98	; 0x62
 80046b6:	d102      	bne.n	80046be <_vsnprintf+0x446>
          base =  2U;
 80046b8:	2302      	movs	r3, #2
 80046ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80046bc:	e005      	b.n	80046ca <_vsnprintf+0x452>
        }
        else {
          base = 10U;
 80046be:	230a      	movs	r3, #10
 80046c0:	64bb      	str	r3, [r7, #72]	; 0x48
          flags &= ~FLAGS_HASH;   // no hash for dec format
 80046c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046c4:	f023 0310 	bic.w	r3, r3, #16
 80046c8:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        // uppercase
        if (*format == 'X') {
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	2b58      	cmp	r3, #88	; 0x58
 80046d0:	d103      	bne.n	80046da <_vsnprintf+0x462>
          flags |= FLAGS_UPPERCASE;
 80046d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046d4:	f043 0320 	orr.w	r3, r3, #32
 80046d8:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	781b      	ldrb	r3, [r3, #0]
 80046de:	2b69      	cmp	r3, #105	; 0x69
 80046e0:	d007      	beq.n	80046f2 <_vsnprintf+0x47a>
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	781b      	ldrb	r3, [r3, #0]
 80046e6:	2b64      	cmp	r3, #100	; 0x64
 80046e8:	d003      	beq.n	80046f2 <_vsnprintf+0x47a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 80046ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046ec:	f023 030c 	bic.w	r3, r3, #12
 80046f0:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 80046f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d003      	beq.n	8004704 <_vsnprintf+0x48c>
          flags &= ~FLAGS_ZEROPAD;
 80046fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046fe:	f023 0301 	bic.w	r3, r3, #1
 8004702:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	2b69      	cmp	r3, #105	; 0x69
 800470a:	d004      	beq.n	8004716 <_vsnprintf+0x49e>
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	2b64      	cmp	r3, #100	; 0x64
 8004712:	f040 8098 	bne.w	8004846 <_vsnprintf+0x5ce>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 8004716:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004718:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800471c:	2b00      	cmp	r3, #0
 800471e:	d031      	beq.n	8004784 <_vsnprintf+0x50c>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8004720:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004724:	3307      	adds	r3, #7
 8004726:	f023 0307 	bic.w	r3, r3, #7
 800472a:	f103 0208 	add.w	r2, r3, #8
 800472e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004736:	e9c7 2306 	strd	r2, r3, [r7, #24]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800473a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800473e:	2b00      	cmp	r3, #0
 8004740:	da06      	bge.n	8004750 <_vsnprintf+0x4d8>
 8004742:	2100      	movs	r1, #0
 8004744:	f1d2 0800 	rsbs	r8, r2, #0
 8004748:	eb61 0903 	sbc.w	r9, r1, r3
 800474c:	4642      	mov	r2, r8
 800474e:	464b      	mov	r3, r9
 8004750:	69f9      	ldr	r1, [r7, #28]
 8004752:	0fc9      	lsrs	r1, r1, #31
 8004754:	b2c9      	uxtb	r1, r1
 8004756:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004758:	2400      	movs	r4, #0
 800475a:	4682      	mov	sl, r0
 800475c:	46a3      	mov	fp, r4
 800475e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004760:	9008      	str	r0, [sp, #32]
 8004762:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004764:	9007      	str	r0, [sp, #28]
 8004766:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004768:	9006      	str	r0, [sp, #24]
 800476a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800476e:	9102      	str	r1, [sp, #8]
 8004770:	e9cd 2300 	strd	r2, r3, [sp]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004778:	6939      	ldr	r1, [r7, #16]
 800477a:	6978      	ldr	r0, [r7, #20]
 800477c:	f7ff f826 	bl	80037cc <_ntoa_long_long>
 8004780:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004782:	e0da      	b.n	800493a <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004784:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800478a:	2b00      	cmp	r3, #0
 800478c:	d020      	beq.n	80047d0 <_vsnprintf+0x558>
            const long value = va_arg(va, long);
 800478e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004792:	1d1a      	adds	r2, r3, #4
 8004794:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800479c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479e:	2b00      	cmp	r3, #0
 80047a0:	bfb8      	it	lt
 80047a2:	425b      	neglt	r3, r3
 80047a4:	4619      	mov	r1, r3
 80047a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a8:	0fdb      	lsrs	r3, r3, #31
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80047ae:	9205      	str	r2, [sp, #20]
 80047b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80047b2:	9204      	str	r2, [sp, #16]
 80047b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80047b6:	9203      	str	r2, [sp, #12]
 80047b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80047ba:	9202      	str	r2, [sp, #8]
 80047bc:	9301      	str	r3, [sp, #4]
 80047be:	9100      	str	r1, [sp, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80047c4:	6939      	ldr	r1, [r7, #16]
 80047c6:	6978      	ldr	r0, [r7, #20]
 80047c8:	f7fe ff9a 	bl	8003700 <_ntoa_long>
 80047cc:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 80047ce:	e0b4      	b.n	800493a <_vsnprintf+0x6c2>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 80047d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80047d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d007      	beq.n	80047ea <_vsnprintf+0x572>
 80047da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80047de:	1d1a      	adds	r2, r3, #4
 80047e0:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	e012      	b.n	8004810 <_vsnprintf+0x598>
 80047ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80047ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d007      	beq.n	8004804 <_vsnprintf+0x58c>
 80047f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80047f8:	1d1a      	adds	r2, r3, #4
 80047fa:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	b21b      	sxth	r3, r3
 8004802:	e005      	b.n	8004810 <_vsnprintf+0x598>
 8004804:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004808:	1d1a      	adds	r2, r3, #4
 800480a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004814:	2b00      	cmp	r3, #0
 8004816:	bfb8      	it	lt
 8004818:	425b      	neglt	r3, r3
 800481a:	4619      	mov	r1, r3
 800481c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800481e:	0fdb      	lsrs	r3, r3, #31
 8004820:	b2db      	uxtb	r3, r3
 8004822:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004824:	9205      	str	r2, [sp, #20]
 8004826:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004828:	9204      	str	r2, [sp, #16]
 800482a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800482c:	9203      	str	r2, [sp, #12]
 800482e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004830:	9202      	str	r2, [sp, #8]
 8004832:	9301      	str	r3, [sp, #4]
 8004834:	9100      	str	r1, [sp, #0]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800483a:	6939      	ldr	r1, [r7, #16]
 800483c:	6978      	ldr	r0, [r7, #20]
 800483e:	f7fe ff5f 	bl	8003700 <_ntoa_long>
 8004842:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004844:	e079      	b.n	800493a <_vsnprintf+0x6c2>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8004846:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004848:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800484c:	2b00      	cmp	r3, #0
 800484e:	d022      	beq.n	8004896 <_vsnprintf+0x61e>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8004850:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004854:	3307      	adds	r3, #7
 8004856:	f023 0307 	bic.w	r3, r3, #7
 800485a:	f103 0208 	add.w	r2, r3, #8
 800485e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004866:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004868:	2000      	movs	r0, #0
 800486a:	460d      	mov	r5, r1
 800486c:	4606      	mov	r6, r0
 800486e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004870:	9108      	str	r1, [sp, #32]
 8004872:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004874:	9107      	str	r1, [sp, #28]
 8004876:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004878:	9106      	str	r1, [sp, #24]
 800487a:	e9cd 5604 	strd	r5, r6, [sp, #16]
 800487e:	2100      	movs	r1, #0
 8004880:	9102      	str	r1, [sp, #8]
 8004882:	e9cd 2300 	strd	r2, r3, [sp]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800488a:	6939      	ldr	r1, [r7, #16]
 800488c:	6978      	ldr	r0, [r7, #20]
 800488e:	f7fe ff9d 	bl	80037cc <_ntoa_long_long>
 8004892:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004894:	e051      	b.n	800493a <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004896:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800489c:	2b00      	cmp	r3, #0
 800489e:	d018      	beq.n	80048d2 <_vsnprintf+0x65a>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 80048a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80048a4:	1d1a      	adds	r2, r3, #4
 80048a6:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80048ae:	9205      	str	r2, [sp, #20]
 80048b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80048b2:	9204      	str	r2, [sp, #16]
 80048b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80048b6:	9203      	str	r2, [sp, #12]
 80048b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048ba:	9202      	str	r2, [sp, #8]
 80048bc:	2200      	movs	r2, #0
 80048be:	9201      	str	r2, [sp, #4]
 80048c0:	9300      	str	r3, [sp, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048c6:	6939      	ldr	r1, [r7, #16]
 80048c8:	6978      	ldr	r0, [r7, #20]
 80048ca:	f7fe ff19 	bl	8003700 <_ntoa_long>
 80048ce:	64f8      	str	r0, [r7, #76]	; 0x4c
 80048d0:	e033      	b.n	800493a <_vsnprintf+0x6c2>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 80048d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d007      	beq.n	80048ec <_vsnprintf+0x674>
 80048dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80048e0:	1d1a      	adds	r2, r3, #4
 80048e2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	e012      	b.n	8004912 <_vsnprintf+0x69a>
 80048ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d007      	beq.n	8004906 <_vsnprintf+0x68e>
 80048f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80048fa:	1d1a      	adds	r2, r3, #4
 80048fc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	b29b      	uxth	r3, r3
 8004904:	e005      	b.n	8004912 <_vsnprintf+0x69a>
 8004906:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800490a:	1d1a      	adds	r2, r3, #4
 800490c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	62fb      	str	r3, [r7, #44]	; 0x2c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8004914:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004916:	9305      	str	r3, [sp, #20]
 8004918:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800491a:	9304      	str	r3, [sp, #16]
 800491c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800491e:	9303      	str	r3, [sp, #12]
 8004920:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004922:	9302      	str	r3, [sp, #8]
 8004924:	2300      	movs	r3, #0
 8004926:	9301      	str	r3, [sp, #4]
 8004928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004930:	6939      	ldr	r1, [r7, #16]
 8004932:	6978      	ldr	r0, [r7, #20]
 8004934:	f7fe fee4 	bl	8003700 <_ntoa_long>
 8004938:	64f8      	str	r0, [r7, #76]	; 0x4c
          }
        }
        format++;
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	3301      	adds	r3, #1
 800493e:	60bb      	str	r3, [r7, #8]
        break;
 8004940:	e162      	b.n	8004c08 <_vsnprintf+0x990>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	2b46      	cmp	r3, #70	; 0x46
 8004948:	d103      	bne.n	8004952 <_vsnprintf+0x6da>
 800494a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800494c:	f043 0320 	orr.w	r3, r3, #32
 8004950:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004952:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004956:	3307      	adds	r3, #7
 8004958:	f023 0307 	bic.w	r3, r3, #7
 800495c:	f103 0208 	add.w	r2, r3, #8
 8004960:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004968:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800496a:	9104      	str	r1, [sp, #16]
 800496c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800496e:	9103      	str	r1, [sp, #12]
 8004970:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004972:	9102      	str	r1, [sp, #8]
 8004974:	e9cd 2300 	strd	r2, r3, [sp]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800497c:	6939      	ldr	r1, [r7, #16]
 800497e:	6978      	ldr	r0, [r7, #20]
 8004980:	f7fe ff92 	bl	80038a8 <_ftoa>
 8004984:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	3301      	adds	r3, #1
 800498a:	60bb      	str	r3, [r7, #8]
        break;
 800498c:	e13c      	b.n	8004c08 <_vsnprintf+0x990>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	2b67      	cmp	r3, #103	; 0x67
 8004994:	d003      	beq.n	800499e <_vsnprintf+0x726>
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	2b47      	cmp	r3, #71	; 0x47
 800499c:	d103      	bne.n	80049a6 <_vsnprintf+0x72e>
 800499e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80049a4:	65fb      	str	r3, [r7, #92]	; 0x5c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	2b45      	cmp	r3, #69	; 0x45
 80049ac:	d003      	beq.n	80049b6 <_vsnprintf+0x73e>
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	2b47      	cmp	r3, #71	; 0x47
 80049b4:	d103      	bne.n	80049be <_vsnprintf+0x746>
 80049b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049b8:	f043 0320 	orr.w	r3, r3, #32
 80049bc:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 80049be:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80049c2:	3307      	adds	r3, #7
 80049c4:	f023 0307 	bic.w	r3, r3, #7
 80049c8:	f103 0208 	add.w	r2, r3, #8
 80049cc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80049d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80049d6:	9104      	str	r1, [sp, #16]
 80049d8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80049da:	9103      	str	r1, [sp, #12]
 80049dc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80049de:	9102      	str	r1, [sp, #8]
 80049e0:	e9cd 2300 	strd	r2, r3, [sp]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80049e8:	6939      	ldr	r1, [r7, #16]
 80049ea:	6978      	ldr	r0, [r7, #20]
 80049ec:	f7ff f9b4 	bl	8003d58 <_etoa>
 80049f0:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	3301      	adds	r3, #1
 80049f6:	60bb      	str	r3, [r7, #8]
        break;
 80049f8:	e106      	b.n	8004c08 <_vsnprintf+0x990>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 80049fa:	2301      	movs	r3, #1
 80049fc:	647b      	str	r3, [r7, #68]	; 0x44
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 80049fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d10e      	bne.n	8004a26 <_vsnprintf+0x7ae>
          while (l++ < width) {
 8004a08:	e007      	b.n	8004a1a <_vsnprintf+0x7a2>
            out(' ', buffer, idx++, maxlen);
 8004a0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a0c:	1c53      	adds	r3, r2, #1
 8004a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a10:	697c      	ldr	r4, [r7, #20]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6939      	ldr	r1, [r7, #16]
 8004a16:	2020      	movs	r0, #32
 8004a18:	47a0      	blx	r4
          while (l++ < width) {
 8004a1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a1c:	1c5a      	adds	r2, r3, #1
 8004a1e:	647a      	str	r2, [r7, #68]	; 0x44
 8004a20:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d8f1      	bhi.n	8004a0a <_vsnprintf+0x792>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8004a26:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a2a:	1d1a      	adds	r2, r3, #4
 8004a2c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	b2d8      	uxtb	r0, r3
 8004a34:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a36:	1c53      	adds	r3, r2, #1
 8004a38:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a3a:	697c      	ldr	r4, [r7, #20]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6939      	ldr	r1, [r7, #16]
 8004a40:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 8004a42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00e      	beq.n	8004a6a <_vsnprintf+0x7f2>
          while (l++ < width) {
 8004a4c:	e007      	b.n	8004a5e <_vsnprintf+0x7e6>
            out(' ', buffer, idx++, maxlen);
 8004a4e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a50:	1c53      	adds	r3, r2, #1
 8004a52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a54:	697c      	ldr	r4, [r7, #20]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6939      	ldr	r1, [r7, #16]
 8004a5a:	2020      	movs	r0, #32
 8004a5c:	47a0      	blx	r4
          while (l++ < width) {
 8004a5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a60:	1c5a      	adds	r2, r3, #1
 8004a62:	647a      	str	r2, [r7, #68]	; 0x44
 8004a64:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d8f1      	bhi.n	8004a4e <_vsnprintf+0x7d6>
          }
        }
        format++;
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	60bb      	str	r3, [r7, #8]
        break;
 8004a70:	e0ca      	b.n	8004c08 <_vsnprintf+0x990>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 8004a72:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a76:	1d1a      	adds	r2, r3, #4
 8004a78:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	643b      	str	r3, [r7, #64]	; 0x40
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8004a80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d001      	beq.n	8004a8a <_vsnprintf+0x812>
 8004a86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a88:	e001      	b.n	8004a8e <_vsnprintf+0x816>
 8004a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a8e:	4619      	mov	r1, r3
 8004a90:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004a92:	f7fe fcb3 	bl	80033fc <_strnlen_s>
 8004a96:	63f8      	str	r0, [r7, #60]	; 0x3c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8004a98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d005      	beq.n	8004aae <_vsnprintf+0x836>
          l = (l < precision ? l : precision);
 8004aa2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004aa4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	bf28      	it	cs
 8004aaa:	4613      	movcs	r3, r2
 8004aac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        if (!(flags & FLAGS_LEFT)) {
 8004aae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ab0:	f003 0302 	and.w	r3, r3, #2
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d11a      	bne.n	8004aee <_vsnprintf+0x876>
          while (l++ < width) {
 8004ab8:	e007      	b.n	8004aca <_vsnprintf+0x852>
            out(' ', buffer, idx++, maxlen);
 8004aba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004abc:	1c53      	adds	r3, r2, #1
 8004abe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ac0:	697c      	ldr	r4, [r7, #20]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6939      	ldr	r1, [r7, #16]
 8004ac6:	2020      	movs	r0, #32
 8004ac8:	47a0      	blx	r4
          while (l++ < width) {
 8004aca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004acc:	1c5a      	adds	r2, r3, #1
 8004ace:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004ad0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d8f1      	bhi.n	8004aba <_vsnprintf+0x842>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004ad6:	e00a      	b.n	8004aee <_vsnprintf+0x876>
          out(*(p++), buffer, idx++, maxlen);
 8004ad8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ada:	1c5a      	adds	r2, r3, #1
 8004adc:	643a      	str	r2, [r7, #64]	; 0x40
 8004ade:	7818      	ldrb	r0, [r3, #0]
 8004ae0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ae2:	1c53      	adds	r3, r2, #1
 8004ae4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ae6:	697c      	ldr	r4, [r7, #20]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6939      	ldr	r1, [r7, #16]
 8004aec:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004aee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d009      	beq.n	8004b0a <_vsnprintf+0x892>
 8004af6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004af8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d0eb      	beq.n	8004ad8 <_vsnprintf+0x860>
 8004b00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b02:	1e5a      	subs	r2, r3, #1
 8004b04:	657a      	str	r2, [r7, #84]	; 0x54
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d1e6      	bne.n	8004ad8 <_vsnprintf+0x860>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8004b0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b0c:	f003 0302 	and.w	r3, r3, #2
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00e      	beq.n	8004b32 <_vsnprintf+0x8ba>
          while (l++ < width) {
 8004b14:	e007      	b.n	8004b26 <_vsnprintf+0x8ae>
            out(' ', buffer, idx++, maxlen);
 8004b16:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b18:	1c53      	adds	r3, r2, #1
 8004b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b1c:	697c      	ldr	r4, [r7, #20]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6939      	ldr	r1, [r7, #16]
 8004b22:	2020      	movs	r0, #32
 8004b24:	47a0      	blx	r4
          while (l++ < width) {
 8004b26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b28:	1c5a      	adds	r2, r3, #1
 8004b2a:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004b2c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d8f1      	bhi.n	8004b16 <_vsnprintf+0x89e>
          }
        }
        format++;
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	3301      	adds	r3, #1
 8004b36:	60bb      	str	r3, [r7, #8]
        break;
 8004b38:	e066      	b.n	8004c08 <_vsnprintf+0x990>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8004b3a:	2308      	movs	r3, #8
 8004b3c:	65bb      	str	r3, [r7, #88]	; 0x58
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8004b3e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b40:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 8004b44:	65fb      	str	r3, [r7, #92]	; 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8004b46:	2300      	movs	r3, #0
 8004b48:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (is_ll) {
 8004b4c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d023      	beq.n	8004b9c <_vsnprintf+0x924>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 8004b54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b58:	1d1a      	adds	r2, r3, #4
 8004b5a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	461a      	mov	r2, r3
 8004b62:	2300      	movs	r3, #0
 8004b64:	603a      	str	r2, [r7, #0]
 8004b66:	607b      	str	r3, [r7, #4]
 8004b68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b6a:	9308      	str	r3, [sp, #32]
 8004b6c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b6e:	9307      	str	r3, [sp, #28]
 8004b70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b72:	9306      	str	r3, [sp, #24]
 8004b74:	f04f 0210 	mov.w	r2, #16
 8004b78:	f04f 0300 	mov.w	r3, #0
 8004b7c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b80:	2300      	movs	r3, #0
 8004b82:	9302      	str	r3, [sp, #8]
 8004b84:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004b88:	e9cd 3400 	strd	r3, r4, [sp]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b90:	6939      	ldr	r1, [r7, #16]
 8004b92:	6978      	ldr	r0, [r7, #20]
 8004b94:	f7fe fe1a 	bl	80037cc <_ntoa_long_long>
 8004b98:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004b9a:	e018      	b.n	8004bce <_vsnprintf+0x956>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8004b9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ba0:	1d1a      	adds	r2, r3, #4
 8004ba2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	461a      	mov	r2, r3
 8004baa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bac:	9305      	str	r3, [sp, #20]
 8004bae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004bb0:	9304      	str	r3, [sp, #16]
 8004bb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bb4:	9303      	str	r3, [sp, #12]
 8004bb6:	2310      	movs	r3, #16
 8004bb8:	9302      	str	r3, [sp, #8]
 8004bba:	2300      	movs	r3, #0
 8004bbc:	9301      	str	r3, [sp, #4]
 8004bbe:	9200      	str	r2, [sp, #0]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004bc4:	6939      	ldr	r1, [r7, #16]
 8004bc6:	6978      	ldr	r0, [r7, #20]
 8004bc8:	f7fe fd9a 	bl	8003700 <_ntoa_long>
 8004bcc:	64f8      	str	r0, [r7, #76]	; 0x4c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	60bb      	str	r3, [r7, #8]
        break;
 8004bd4:	e018      	b.n	8004c08 <_vsnprintf+0x990>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 8004bd6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004bd8:	1c53      	adds	r3, r2, #1
 8004bda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bdc:	697c      	ldr	r4, [r7, #20]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6939      	ldr	r1, [r7, #16]
 8004be2:	2025      	movs	r0, #37	; 0x25
 8004be4:	47a0      	blx	r4
        format++;
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	3301      	adds	r3, #1
 8004bea:	60bb      	str	r3, [r7, #8]
        break;
 8004bec:	e00c      	b.n	8004c08 <_vsnprintf+0x990>

      default :
        out(*format, buffer, idx++, maxlen);
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	7818      	ldrb	r0, [r3, #0]
 8004bf2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004bf4:	1c53      	adds	r3, r2, #1
 8004bf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bf8:	697c      	ldr	r4, [r7, #20]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6939      	ldr	r1, [r7, #16]
 8004bfe:	47a0      	blx	r4
        format++;
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	3301      	adds	r3, #1
 8004c04:	60bb      	str	r3, [r7, #8]
        break;
 8004c06:	bf00      	nop
  while (*format)
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	f47f ab45 	bne.w	800429c <_vsnprintf+0x24>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8004c12:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	429a      	cmp	r2, r3
 8004c18:	d302      	bcc.n	8004c20 <_vsnprintf+0x9a8>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	1e5a      	subs	r2, r3, #1
 8004c1e:	e000      	b.n	8004c22 <_vsnprintf+0x9aa>
 8004c20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c22:	697c      	ldr	r4, [r7, #20]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6939      	ldr	r1, [r7, #16]
 8004c28:	2000      	movs	r0, #0
 8004c2a:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8004c2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3764      	adds	r7, #100	; 0x64
 8004c32:	46bd      	mov	sp, r7
 8004c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004c38 <printf_>:


///

int printf_(const char* format, ...)
{
 8004c38:	b40f      	push	{r0, r1, r2, r3}
 8004c3a:	b580      	push	{r7, lr}
 8004c3c:	b086      	sub	sp, #24
 8004c3e:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 8004c40:	f107 031c 	add.w	r3, r7, #28
 8004c44:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8004c46:	1d39      	adds	r1, r7, #4
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	9300      	str	r3, [sp, #0]
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	f04f 32ff 	mov.w	r2, #4294967295
 8004c52:	4806      	ldr	r0, [pc, #24]	; (8004c6c <printf_+0x34>)
 8004c54:	f7ff fb10 	bl	8004278 <_vsnprintf>
 8004c58:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3710      	adds	r7, #16
 8004c60:	46bd      	mov	sp, r7
 8004c62:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004c66:	b004      	add	sp, #16
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	080033d7 	.word	0x080033d7

08004c70 <sprintf_>:


int sprintf_(char* buffer, const char* format, ...)
{
 8004c70:	b40e      	push	{r1, r2, r3}
 8004c72:	b580      	push	{r7, lr}
 8004c74:	b087      	sub	sp, #28
 8004c76:	af02      	add	r7, sp, #8
 8004c78:	6078      	str	r0, [r7, #4]
  va_list va;
  va_start(va, format);
 8004c7a:	f107 0320 	add.w	r3, r7, #32
 8004c7e:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	9300      	str	r3, [sp, #0]
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	f04f 32ff 	mov.w	r2, #4294967295
 8004c8a:	6879      	ldr	r1, [r7, #4]
 8004c8c:	4805      	ldr	r0, [pc, #20]	; (8004ca4 <sprintf_+0x34>)
 8004c8e:	f7ff faf3 	bl	8004278 <_vsnprintf>
 8004c92:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8004c94:	68fb      	ldr	r3, [r7, #12]
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3714      	adds	r7, #20
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ca0:	b003      	add	sp, #12
 8004ca2:	4770      	bx	lr
 8004ca4:	08003391 	.word	0x08003391

08004ca8 <RTC_Init>:
uint8_t rmon,rday,rhour,rmin,rsec,rweek;
uint8_t const table_week[12]={0,3,3,6,1,4,6,2,5,0,3,5};
uint8_t const mon_table[12]={31,28,31,30,31,30,31,31,30,31,30,31};

void RTC_Init(RTC_HandleTypeDef* hrtc)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af02      	add	r7, sp, #8
 8004cae:	6078      	str	r0, [r7, #4]
	hrtc->Instance = RTC;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	4a17      	ldr	r2, [pc, #92]	; (8004d10 <RTC_Init+0x68>)
 8004cb4:	601a      	str	r2, [r3, #0]
	hrtc->Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8004cbc:	605a      	str	r2, [r3, #4]
	hrtc->Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	609a      	str	r2, [r3, #8]
	if (HAL_RTC_Init(hrtc) != HAL_OK)
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f002 fd9f 	bl	8007808 <HAL_RTC_Init>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d001      	beq.n	8004cd4 <RTC_Init+0x2c>
	{
		Error_Handler();
 8004cd0:	f7fe fb46 	bl	8003360 <Error_Handler>
	}
	//Check If first time connect to power source
	if(HAL_RTCEx_BKUPRead(hrtc,RTC_BKP_DR1)!=0x5050){//Deafult Value should be 0xffff
 8004cd4:	2101      	movs	r1, #1
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f002 fec4 	bl	8007a64 <HAL_RTCEx_BKUPRead>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	f245 0250 	movw	r2, #20560	; 0x5050
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d010      	beq.n	8004d08 <RTC_Init+0x60>
		HAL_RTCEx_BKUPWrite(hrtc,RTC_BKP_DR1,0x5050);
 8004ce6:	f245 0250 	movw	r2, #20560	; 0x5050
 8004cea:	2101      	movs	r1, #1
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f002 fe9f 	bl	8007a30 <HAL_RTCEx_BKUPWrite>
		RTC_Set(2022,1,1,0,0,0);
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	9301      	str	r3, [sp, #4]
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	9300      	str	r3, [sp, #0]
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	2101      	movs	r1, #1
 8004d00:	f240 70e6 	movw	r0, #2022	; 0x7e6
 8004d04:	f000 f806 	bl	8004d14 <RTC_Set>
	}
}
 8004d08:	bf00      	nop
 8004d0a:	3708      	adds	r7, #8
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}
 8004d10:	40002800 	.word	0x40002800

08004d14 <RTC_Set>:

uint8_t RTC_Set(uint16_t syear, int8_t smon, uint8_t sday,uint8_t rhour,uint8_t rmin,uint8_t rsec){
 8004d14:	b590      	push	{r4, r7, lr}
 8004d16:	b085      	sub	sp, #20
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	4604      	mov	r4, r0
 8004d1c:	4608      	mov	r0, r1
 8004d1e:	4611      	mov	r1, r2
 8004d20:	461a      	mov	r2, r3
 8004d22:	4623      	mov	r3, r4
 8004d24:	80fb      	strh	r3, [r7, #6]
 8004d26:	4603      	mov	r3, r0
 8004d28:	717b      	strb	r3, [r7, #5]
 8004d2a:	460b      	mov	r3, r1
 8004d2c:	713b      	strb	r3, [r7, #4]
 8004d2e:	4613      	mov	r3, r2
 8004d30:	70fb      	strb	r3, [r7, #3]
	/*
	 * Set Time According To Parameters (Be Done Later Using USART)
	 */
	uint16_t t;
	uint32_t seccount=0;
 8004d32:	2300      	movs	r3, #0
 8004d34:	60bb      	str	r3, [r7, #8]
	if(syear<2000||syear>2099)return 1;// Range: 1970-2099
 8004d36:	88fb      	ldrh	r3, [r7, #6]
 8004d38:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004d3c:	d304      	bcc.n	8004d48 <RTC_Set+0x34>
 8004d3e:	88fb      	ldrh	r3, [r7, #6]
 8004d40:	f640 0233 	movw	r2, #2099	; 0x833
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d901      	bls.n	8004d4c <RTC_Set+0x38>
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e081      	b.n	8004e50 <RTC_Set+0x13c>
	for(t=1970;t<syear;++t){
 8004d4c:	f240 73b2 	movw	r3, #1970	; 0x7b2
 8004d50:	81fb      	strh	r3, [r7, #14]
 8004d52:	e014      	b.n	8004d7e <RTC_Set+0x6a>
		if(Is_Leap_Year(t))seccount+=31622400;
 8004d54:	89fb      	ldrh	r3, [r7, #14]
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 f9dc 	bl	8005114 <Is_Leap_Year>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d006      	beq.n	8004d70 <RTC_Set+0x5c>
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	f103 73f1 	add.w	r3, r3, #31588352	; 0x1e20000
 8004d68:	f503 4305 	add.w	r3, r3, #34048	; 0x8500
 8004d6c:	60bb      	str	r3, [r7, #8]
 8004d6e:	e003      	b.n	8004d78 <RTC_Set+0x64>
		else seccount+=31536000;
 8004d70:	68ba      	ldr	r2, [r7, #8]
 8004d72:	4b39      	ldr	r3, [pc, #228]	; (8004e58 <RTC_Set+0x144>)
 8004d74:	4413      	add	r3, r2
 8004d76:	60bb      	str	r3, [r7, #8]
	for(t=1970;t<syear;++t){
 8004d78:	89fb      	ldrh	r3, [r7, #14]
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	81fb      	strh	r3, [r7, #14]
 8004d7e:	89fa      	ldrh	r2, [r7, #14]
 8004d80:	88fb      	ldrh	r3, [r7, #6]
 8004d82:	429a      	cmp	r2, r3
 8004d84:	d3e6      	bcc.n	8004d54 <RTC_Set+0x40>
	}
	smon-=1;
 8004d86:	797b      	ldrb	r3, [r7, #5]
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	717b      	strb	r3, [r7, #5]
	for(t=0;t<smon;t++){
 8004d8e:	2300      	movs	r3, #0
 8004d90:	81fb      	strh	r3, [r7, #14]
 8004d92:	e01c      	b.n	8004dce <RTC_Set+0xba>
		seccount+=(uint32_t)mon_table[t]*86400;
 8004d94:	89fb      	ldrh	r3, [r7, #14]
 8004d96:	4a31      	ldr	r2, [pc, #196]	; (8004e5c <RTC_Set+0x148>)
 8004d98:	5cd3      	ldrb	r3, [r2, r3]
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	4b30      	ldr	r3, [pc, #192]	; (8004e60 <RTC_Set+0x14c>)
 8004d9e:	fb02 f303 	mul.w	r3, r2, r3
 8004da2:	68ba      	ldr	r2, [r7, #8]
 8004da4:	4413      	add	r3, r2
 8004da6:	60bb      	str	r3, [r7, #8]
		if(Is_Leap_Year(syear)&&t==1)seccount+=86400;
 8004da8:	88fb      	ldrh	r3, [r7, #6]
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 f9b2 	bl	8005114 <Is_Leap_Year>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d008      	beq.n	8004dc8 <RTC_Set+0xb4>
 8004db6:	89fb      	ldrh	r3, [r7, #14]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d105      	bne.n	8004dc8 <RTC_Set+0xb4>
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8004dc2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004dc6:	60bb      	str	r3, [r7, #8]
	for(t=0;t<smon;t++){
 8004dc8:	89fb      	ldrh	r3, [r7, #14]
 8004dca:	3301      	adds	r3, #1
 8004dcc:	81fb      	strh	r3, [r7, #14]
 8004dce:	89fa      	ldrh	r2, [r7, #14]
 8004dd0:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	dbdd      	blt.n	8004d94 <RTC_Set+0x80>
	}
	seccount+=(uint32_t)(sday-1)*86400;
 8004dd8:	793b      	ldrb	r3, [r7, #4]
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	461a      	mov	r2, r3
 8004dde:	4b20      	ldr	r3, [pc, #128]	; (8004e60 <RTC_Set+0x14c>)
 8004de0:	fb02 f303 	mul.w	r3, r2, r3
 8004de4:	68ba      	ldr	r2, [r7, #8]
 8004de6:	4413      	add	r3, r2
 8004de8:	60bb      	str	r3, [r7, #8]
	seccount += (uint32_t)rhour*3600;
 8004dea:	78fb      	ldrb	r3, [r7, #3]
 8004dec:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8004df0:	fb02 f303 	mul.w	r3, r2, r3
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	4413      	add	r3, r2
 8004df8:	60bb      	str	r3, [r7, #8]
	seccount += (uint32_t)rmin*60;
 8004dfa:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004dfe:	4613      	mov	r3, r2
 8004e00:	011b      	lsls	r3, r3, #4
 8004e02:	1a9b      	subs	r3, r3, r2
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	461a      	mov	r2, r3
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	60bb      	str	r3, [r7, #8]
	seccount += rsec;
 8004e0e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004e12:	68ba      	ldr	r2, [r7, #8]
 8004e14:	4413      	add	r3, r2
 8004e16:	60bb      	str	r3, [r7, #8]

	RTC->CRL|=1<<4;
 8004e18:	4b12      	ldr	r3, [pc, #72]	; (8004e64 <RTC_Set+0x150>)
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	4a11      	ldr	r2, [pc, #68]	; (8004e64 <RTC_Set+0x150>)
 8004e1e:	f043 0310 	orr.w	r3, r3, #16
 8004e22:	6053      	str	r3, [r2, #4]
	RTC->CNTL=seccount&0xffff;
 8004e24:	4a0f      	ldr	r2, [pc, #60]	; (8004e64 <RTC_Set+0x150>)
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	61d3      	str	r3, [r2, #28]
	RTC->CNTH=seccount>>16;
 8004e2c:	4a0d      	ldr	r2, [pc, #52]	; (8004e64 <RTC_Set+0x150>)
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	0c1b      	lsrs	r3, r3, #16
 8004e32:	6193      	str	r3, [r2, #24]
	RTC->CRL&=~(1<<4);
 8004e34:	4b0b      	ldr	r3, [pc, #44]	; (8004e64 <RTC_Set+0x150>)
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	4a0a      	ldr	r2, [pc, #40]	; (8004e64 <RTC_Set+0x150>)
 8004e3a:	f023 0310 	bic.w	r3, r3, #16
 8004e3e:	6053      	str	r3, [r2, #4]
	while(!(RTC->CRL&(1<<5)));
 8004e40:	bf00      	nop
 8004e42:	4b08      	ldr	r3, [pc, #32]	; (8004e64 <RTC_Set+0x150>)
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f003 0320 	and.w	r3, r3, #32
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0f9      	beq.n	8004e42 <RTC_Set+0x12e>

	return 0;
 8004e4e:	2300      	movs	r3, #0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3714      	adds	r7, #20
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd90      	pop	{r4, r7, pc}
 8004e58:	01e13380 	.word	0x01e13380
 8004e5c:	0801271c 	.word	0x0801271c
 8004e60:	00015180 	.word	0x00015180
 8004e64:	40002800 	.word	0x40002800

08004e68 <RTC_Get>:

uint8_t RTC_Get(void){
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
	/*
	 * Refresh Time variables in rtc.c
	 */
	static uint16_t daycnt=0;
	uint32_t timecount=0;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	607b      	str	r3, [r7, #4]
	uint32_t temp=0;
 8004e72:	2300      	movs	r3, #0
 8004e74:	60fb      	str	r3, [r7, #12]
	uint32_t temp1=0;
 8004e76:	2300      	movs	r3, #0
 8004e78:	60bb      	str	r3, [r7, #8]

	timecount=RTC->CNTH;
 8004e7a:	4b65      	ldr	r3, [pc, #404]	; (8005010 <RTC_Get+0x1a8>)
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	607b      	str	r3, [r7, #4]
	timecount<<=16;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	041b      	lsls	r3, r3, #16
 8004e84:	607b      	str	r3, [r7, #4]
	timecount+=RTC->CNTL;
 8004e86:	4b62      	ldr	r3, [pc, #392]	; (8005010 <RTC_Get+0x1a8>)
 8004e88:	69db      	ldr	r3, [r3, #28]
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	4413      	add	r3, r2
 8004e8e:	607b      	str	r3, [r7, #4]

	temp=timecount/86400;//Day
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a60      	ldr	r2, [pc, #384]	; (8005014 <RTC_Get+0x1ac>)
 8004e94:	fba2 2303 	umull	r2, r3, r2, r3
 8004e98:	0c1b      	lsrs	r3, r3, #16
 8004e9a:	60fb      	str	r3, [r7, #12]
	if(daycnt!=temp){//New Day
 8004e9c:	4b5e      	ldr	r3, [pc, #376]	; (8005018 <RTC_Get+0x1b0>)
 8004e9e:	881b      	ldrh	r3, [r3, #0]
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d066      	beq.n	8004f76 <RTC_Get+0x10e>
		daycnt=temp;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	b29a      	uxth	r2, r3
 8004eac:	4b5a      	ldr	r3, [pc, #360]	; (8005018 <RTC_Get+0x1b0>)
 8004eae:	801a      	strh	r2, [r3, #0]
		temp1=1970;
 8004eb0:	f240 73b2 	movw	r3, #1970	; 0x7b2
 8004eb4:	60bb      	str	r3, [r7, #8]
		while(temp>=365){
 8004eb6:	e01b      	b.n	8004ef0 <RTC_Get+0x88>
			if(Is_Leap_Year(temp1)){
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f000 f929 	bl	8005114 <Is_Leap_Year>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d00c      	beq.n	8004ee2 <RTC_Get+0x7a>
				if(temp>=366)temp-=366;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f5b3 7fb7 	cmp.w	r3, #366	; 0x16e
 8004ece:	d304      	bcc.n	8004eda <RTC_Get+0x72>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f5a3 73b7 	sub.w	r3, r3, #366	; 0x16e
 8004ed6:	60fb      	str	r3, [r7, #12]
 8004ed8:	e007      	b.n	8004eea <RTC_Get+0x82>
				else{temp1++; break;}
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	3301      	adds	r3, #1
 8004ede:	60bb      	str	r3, [r7, #8]
 8004ee0:	e00a      	b.n	8004ef8 <RTC_Get+0x90>
			}
			else temp-=365;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f2a3 136d 	subw	r3, r3, #365	; 0x16d
 8004ee8:	60fb      	str	r3, [r7, #12]
			temp1++;
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	3301      	adds	r3, #1
 8004eee:	60bb      	str	r3, [r7, #8]
		while(temp>=365){
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f5b3 7fb6 	cmp.w	r3, #364	; 0x16c
 8004ef6:	d8df      	bhi.n	8004eb8 <RTC_Get+0x50>
		}
		ryear=temp1;//Year
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	b29a      	uxth	r2, r3
 8004efc:	4b47      	ldr	r3, [pc, #284]	; (800501c <RTC_Get+0x1b4>)
 8004efe:	801a      	strh	r2, [r3, #0]
		temp1=0;
 8004f00:	2300      	movs	r3, #0
 8004f02:	60bb      	str	r3, [r7, #8]
		while(temp>=28){
 8004f04:	e024      	b.n	8004f50 <RTC_Get+0xe8>
			if(Is_Leap_Year(ryear)&&temp1==1){
 8004f06:	4b45      	ldr	r3, [pc, #276]	; (800501c <RTC_Get+0x1b4>)
 8004f08:	881b      	ldrh	r3, [r3, #0]
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f000 f902 	bl	8005114 <Is_Leap_Year>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d009      	beq.n	8004f2a <RTC_Get+0xc2>
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d106      	bne.n	8004f2a <RTC_Get+0xc2>
				if(temp>=29)temp-=29;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2b1c      	cmp	r3, #28
 8004f20:	d91a      	bls.n	8004f58 <RTC_Get+0xf0>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	3b1d      	subs	r3, #29
 8004f26:	60fb      	str	r3, [r7, #12]
 8004f28:	e00f      	b.n	8004f4a <RTC_Get+0xe2>
				else break;
			}else{
			if(temp>=mon_table[temp1])temp-=mon_table[temp1];
 8004f2a:	4a3d      	ldr	r2, [pc, #244]	; (8005020 <RTC_Get+0x1b8>)
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	4413      	add	r3, r2
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	461a      	mov	r2, r3
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d310      	bcc.n	8004f5c <RTC_Get+0xf4>
 8004f3a:	4a39      	ldr	r2, [pc, #228]	; (8005020 <RTC_Get+0x1b8>)
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	4413      	add	r3, r2
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	461a      	mov	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	1a9b      	subs	r3, r3, r2
 8004f48:	60fb      	str	r3, [r7, #12]
			else break;
			}
			temp1++;
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	60bb      	str	r3, [r7, #8]
		while(temp>=28){
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2b1b      	cmp	r3, #27
 8004f54:	d8d7      	bhi.n	8004f06 <RTC_Get+0x9e>
 8004f56:	e002      	b.n	8004f5e <RTC_Get+0xf6>
				else break;
 8004f58:	bf00      	nop
 8004f5a:	e000      	b.n	8004f5e <RTC_Get+0xf6>
			else break;
 8004f5c:	bf00      	nop
		}
		rmon=temp1+1;
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	3301      	adds	r3, #1
 8004f64:	b2da      	uxtb	r2, r3
 8004f66:	4b2f      	ldr	r3, [pc, #188]	; (8005024 <RTC_Get+0x1bc>)
 8004f68:	701a      	strb	r2, [r3, #0]
		rday=temp+1;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	3301      	adds	r3, #1
 8004f70:	b2da      	uxtb	r2, r3
 8004f72:	4b2d      	ldr	r3, [pc, #180]	; (8005028 <RTC_Get+0x1c0>)
 8004f74:	701a      	strb	r2, [r3, #0]
	}
	temp=timecount%86400;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a26      	ldr	r2, [pc, #152]	; (8005014 <RTC_Get+0x1ac>)
 8004f7a:	fba2 1203 	umull	r1, r2, r2, r3
 8004f7e:	0c12      	lsrs	r2, r2, #16
 8004f80:	492a      	ldr	r1, [pc, #168]	; (800502c <RTC_Get+0x1c4>)
 8004f82:	fb01 f202 	mul.w	r2, r1, r2
 8004f86:	1a9b      	subs	r3, r3, r2
 8004f88:	60fb      	str	r3, [r7, #12]
	rhour=temp/3600;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	4a28      	ldr	r2, [pc, #160]	; (8005030 <RTC_Get+0x1c8>)
 8004f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f92:	0adb      	lsrs	r3, r3, #11
 8004f94:	b2da      	uxtb	r2, r3
 8004f96:	4b27      	ldr	r3, [pc, #156]	; (8005034 <RTC_Get+0x1cc>)
 8004f98:	701a      	strb	r2, [r3, #0]
	rmin=(temp%3600)/60;
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	4b24      	ldr	r3, [pc, #144]	; (8005030 <RTC_Get+0x1c8>)
 8004f9e:	fba3 1302 	umull	r1, r3, r3, r2
 8004fa2:	0adb      	lsrs	r3, r3, #11
 8004fa4:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004fa8:	fb01 f303 	mul.w	r3, r1, r3
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	4a22      	ldr	r2, [pc, #136]	; (8005038 <RTC_Get+0x1d0>)
 8004fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb4:	095b      	lsrs	r3, r3, #5
 8004fb6:	b2da      	uxtb	r2, r3
 8004fb8:	4b20      	ldr	r3, [pc, #128]	; (800503c <RTC_Get+0x1d4>)
 8004fba:	701a      	strb	r2, [r3, #0]
	rsec=(temp%3600)%60;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4a1c      	ldr	r2, [pc, #112]	; (8005030 <RTC_Get+0x1c8>)
 8004fc0:	fba2 1203 	umull	r1, r2, r2, r3
 8004fc4:	0ad2      	lsrs	r2, r2, #11
 8004fc6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004fca:	fb01 f202 	mul.w	r2, r1, r2
 8004fce:	1a9a      	subs	r2, r3, r2
 8004fd0:	4b19      	ldr	r3, [pc, #100]	; (8005038 <RTC_Get+0x1d0>)
 8004fd2:	fba3 1302 	umull	r1, r3, r3, r2
 8004fd6:	0959      	lsrs	r1, r3, #5
 8004fd8:	460b      	mov	r3, r1
 8004fda:	011b      	lsls	r3, r3, #4
 8004fdc:	1a5b      	subs	r3, r3, r1
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	1ad1      	subs	r1, r2, r3
 8004fe2:	b2ca      	uxtb	r2, r1
 8004fe4:	4b16      	ldr	r3, [pc, #88]	; (8005040 <RTC_Get+0x1d8>)
 8004fe6:	701a      	strb	r2, [r3, #0]
	rweek=RTC_Get_Week(ryear,rmon,rday);
 8004fe8:	4b0c      	ldr	r3, [pc, #48]	; (800501c <RTC_Get+0x1b4>)
 8004fea:	881b      	ldrh	r3, [r3, #0]
 8004fec:	4a0d      	ldr	r2, [pc, #52]	; (8005024 <RTC_Get+0x1bc>)
 8004fee:	7812      	ldrb	r2, [r2, #0]
 8004ff0:	b291      	uxth	r1, r2
 8004ff2:	4a0d      	ldr	r2, [pc, #52]	; (8005028 <RTC_Get+0x1c0>)
 8004ff4:	7812      	ldrb	r2, [r2, #0]
 8004ff6:	b292      	uxth	r2, r2
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f000 f825 	bl	8005048 <RTC_Get_Week>
 8004ffe:	4603      	mov	r3, r0
 8005000:	461a      	mov	r2, r3
 8005002:	4b10      	ldr	r3, [pc, #64]	; (8005044 <RTC_Get+0x1dc>)
 8005004:	701a      	strb	r2, [r3, #0]
	return 0;
 8005006:	2300      	movs	r3, #0
}
 8005008:	4618      	mov	r0, r3
 800500a:	3710      	adds	r7, #16
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}
 8005010:	40002800 	.word	0x40002800
 8005014:	c22e4507 	.word	0xc22e4507
 8005018:	20000bfc 	.word	0x20000bfc
 800501c:	20000bf4 	.word	0x20000bf4
 8005020:	0801271c 	.word	0x0801271c
 8005024:	20000bf6 	.word	0x20000bf6
 8005028:	20000bf7 	.word	0x20000bf7
 800502c:	00015180 	.word	0x00015180
 8005030:	91a2b3c5 	.word	0x91a2b3c5
 8005034:	20000bf8 	.word	0x20000bf8
 8005038:	88888889 	.word	0x88888889
 800503c:	20000bf9 	.word	0x20000bf9
 8005040:	20000bfa 	.word	0x20000bfa
 8005044:	20000bfb 	.word	0x20000bfb

08005048 <RTC_Get_Week>:

uint8_t RTC_Get_Week(uint16_t year, uint16_t month, uint16_t day){
 8005048:	b480      	push	{r7}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0
 800504e:	4603      	mov	r3, r0
 8005050:	80fb      	strh	r3, [r7, #6]
 8005052:	460b      	mov	r3, r1
 8005054:	80bb      	strh	r3, [r7, #4]
 8005056:	4613      	mov	r3, r2
 8005058:	807b      	strh	r3, [r7, #2]
	uint16_t temp2;
	uint8_t yearH,yearL;
	yearH=year/100;
 800505a:	88fb      	ldrh	r3, [r7, #6]
 800505c:	4a2a      	ldr	r2, [pc, #168]	; (8005108 <RTC_Get_Week+0xc0>)
 800505e:	fba2 2303 	umull	r2, r3, r2, r3
 8005062:	095b      	lsrs	r3, r3, #5
 8005064:	b29b      	uxth	r3, r3
 8005066:	733b      	strb	r3, [r7, #12]
	yearL=year%100;
 8005068:	88fb      	ldrh	r3, [r7, #6]
 800506a:	4a27      	ldr	r2, [pc, #156]	; (8005108 <RTC_Get_Week+0xc0>)
 800506c:	fba2 1203 	umull	r1, r2, r2, r3
 8005070:	0952      	lsrs	r2, r2, #5
 8005072:	2164      	movs	r1, #100	; 0x64
 8005074:	fb01 f202 	mul.w	r2, r1, r2
 8005078:	1a9b      	subs	r3, r3, r2
 800507a:	b29b      	uxth	r3, r3
 800507c:	737b      	strb	r3, [r7, #13]
	if (yearH>19)yearL+=100;
 800507e:	7b3b      	ldrb	r3, [r7, #12]
 8005080:	2b13      	cmp	r3, #19
 8005082:	d902      	bls.n	800508a <RTC_Get_Week+0x42>
 8005084:	7b7b      	ldrb	r3, [r7, #13]
 8005086:	3364      	adds	r3, #100	; 0x64
 8005088:	737b      	strb	r3, [r7, #13]
	temp2=yearL+yearL/4;
 800508a:	7b7b      	ldrb	r3, [r7, #13]
 800508c:	b29a      	uxth	r2, r3
 800508e:	7b7b      	ldrb	r3, [r7, #13]
 8005090:	089b      	lsrs	r3, r3, #2
 8005092:	b2db      	uxtb	r3, r3
 8005094:	b29b      	uxth	r3, r3
 8005096:	4413      	add	r3, r2
 8005098:	81fb      	strh	r3, [r7, #14]
	temp2=temp2%7;
 800509a:	89fa      	ldrh	r2, [r7, #14]
 800509c:	4b1b      	ldr	r3, [pc, #108]	; (800510c <RTC_Get_Week+0xc4>)
 800509e:	fba3 1302 	umull	r1, r3, r3, r2
 80050a2:	1ad1      	subs	r1, r2, r3
 80050a4:	0849      	lsrs	r1, r1, #1
 80050a6:	440b      	add	r3, r1
 80050a8:	0899      	lsrs	r1, r3, #2
 80050aa:	460b      	mov	r3, r1
 80050ac:	00db      	lsls	r3, r3, #3
 80050ae:	1a5b      	subs	r3, r3, r1
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	81fb      	strh	r3, [r7, #14]
	temp2=temp2+day+table_week[month-1];
 80050b4:	89fa      	ldrh	r2, [r7, #14]
 80050b6:	887b      	ldrh	r3, [r7, #2]
 80050b8:	4413      	add	r3, r2
 80050ba:	b29a      	uxth	r2, r3
 80050bc:	88bb      	ldrh	r3, [r7, #4]
 80050be:	3b01      	subs	r3, #1
 80050c0:	4913      	ldr	r1, [pc, #76]	; (8005110 <RTC_Get_Week+0xc8>)
 80050c2:	5ccb      	ldrb	r3, [r1, r3]
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	4413      	add	r3, r2
 80050c8:	81fb      	strh	r3, [r7, #14]
	if (yearL%4==0&&month<3)temp2--;
 80050ca:	7b7b      	ldrb	r3, [r7, #13]
 80050cc:	f003 0303 	and.w	r3, r3, #3
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d105      	bne.n	80050e2 <RTC_Get_Week+0x9a>
 80050d6:	88bb      	ldrh	r3, [r7, #4]
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d802      	bhi.n	80050e2 <RTC_Get_Week+0x9a>
 80050dc:	89fb      	ldrh	r3, [r7, #14]
 80050de:	3b01      	subs	r3, #1
 80050e0:	81fb      	strh	r3, [r7, #14]
	return(temp2%7);
 80050e2:	89fa      	ldrh	r2, [r7, #14]
 80050e4:	4b09      	ldr	r3, [pc, #36]	; (800510c <RTC_Get_Week+0xc4>)
 80050e6:	fba3 1302 	umull	r1, r3, r3, r2
 80050ea:	1ad1      	subs	r1, r2, r3
 80050ec:	0849      	lsrs	r1, r1, #1
 80050ee:	440b      	add	r3, r1
 80050f0:	0899      	lsrs	r1, r3, #2
 80050f2:	460b      	mov	r3, r1
 80050f4:	00db      	lsls	r3, r3, #3
 80050f6:	1a5b      	subs	r3, r3, r1
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	b2db      	uxtb	r3, r3
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3714      	adds	r7, #20
 8005102:	46bd      	mov	sp, r7
 8005104:	bc80      	pop	{r7}
 8005106:	4770      	bx	lr
 8005108:	51eb851f 	.word	0x51eb851f
 800510c:	24924925 	.word	0x24924925
 8005110:	08012710 	.word	0x08012710

08005114 <Is_Leap_Year>:

uint8_t Is_Leap_Year(uint16_t year){
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	4603      	mov	r3, r0
 800511c:	80fb      	strh	r3, [r7, #6]
	if(year%4==0){
 800511e:	88fb      	ldrh	r3, [r7, #6]
 8005120:	f003 0303 	and.w	r3, r3, #3
 8005124:	b29b      	uxth	r3, r3
 8005126:	2b00      	cmp	r3, #0
 8005128:	d11e      	bne.n	8005168 <Is_Leap_Year+0x54>
		if(year%100==0){
 800512a:	88fb      	ldrh	r3, [r7, #6]
 800512c:	4a11      	ldr	r2, [pc, #68]	; (8005174 <Is_Leap_Year+0x60>)
 800512e:	fba2 1203 	umull	r1, r2, r2, r3
 8005132:	0952      	lsrs	r2, r2, #5
 8005134:	2164      	movs	r1, #100	; 0x64
 8005136:	fb01 f202 	mul.w	r2, r1, r2
 800513a:	1a9b      	subs	r3, r3, r2
 800513c:	b29b      	uxth	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d110      	bne.n	8005164 <Is_Leap_Year+0x50>
			if(year%400==0)return 1;
 8005142:	88fb      	ldrh	r3, [r7, #6]
 8005144:	4a0b      	ldr	r2, [pc, #44]	; (8005174 <Is_Leap_Year+0x60>)
 8005146:	fba2 1203 	umull	r1, r2, r2, r3
 800514a:	09d2      	lsrs	r2, r2, #7
 800514c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8005150:	fb01 f202 	mul.w	r2, r1, r2
 8005154:	1a9b      	subs	r3, r3, r2
 8005156:	b29b      	uxth	r3, r3
 8005158:	2b00      	cmp	r3, #0
 800515a:	d101      	bne.n	8005160 <Is_Leap_Year+0x4c>
 800515c:	2301      	movs	r3, #1
 800515e:	e004      	b.n	800516a <Is_Leap_Year+0x56>
			else return 0;
 8005160:	2300      	movs	r3, #0
 8005162:	e002      	b.n	800516a <Is_Leap_Year+0x56>
		}else return 1;
 8005164:	2301      	movs	r3, #1
 8005166:	e000      	b.n	800516a <Is_Leap_Year+0x56>
	}else return 0;
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	370c      	adds	r7, #12
 800516e:	46bd      	mov	sp, r7
 8005170:	bc80      	pop	{r7}
 8005172:	4770      	bx	lr
 8005174:	51eb851f 	.word	0x51eb851f

08005178 <RTC_raw>:

uint32_t RTC_raw(){
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
	uint32_t time;
	time=RTC->CNTH;
 800517e:	4b08      	ldr	r3, [pc, #32]	; (80051a0 <RTC_raw+0x28>)
 8005180:	699b      	ldr	r3, [r3, #24]
 8005182:	607b      	str	r3, [r7, #4]
	time<<=16;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	041b      	lsls	r3, r3, #16
 8005188:	607b      	str	r3, [r7, #4]
	time+=RTC->CNTL;
 800518a:	4b05      	ldr	r3, [pc, #20]	; (80051a0 <RTC_raw+0x28>)
 800518c:	69db      	ldr	r3, [r3, #28]
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	4413      	add	r3, r2
 8005192:	607b      	str	r3, [r7, #4]

	return time;
 8005194:	687b      	ldr	r3, [r7, #4]
}
 8005196:	4618      	mov	r0, r3
 8005198:	370c      	adds	r7, #12
 800519a:	46bd      	mov	sp, r7
 800519c:	bc80      	pop	{r7}
 800519e:	4770      	bx	lr
 80051a0:	40002800 	.word	0x40002800

080051a4 <get_TimeStamp>:


void get_TimeStamp(TimeStamp* t){
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
	/*
	 * Store Updated Values By a TimeStamp Pointer
	 */
	t->ryear = ryear;
 80051ac:	4b10      	ldr	r3, [pc, #64]	; (80051f0 <get_TimeStamp+0x4c>)
 80051ae:	881a      	ldrh	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	801a      	strh	r2, [r3, #0]
	t->rmon = rmon;
 80051b4:	4b0f      	ldr	r3, [pc, #60]	; (80051f4 <get_TimeStamp+0x50>)
 80051b6:	781a      	ldrb	r2, [r3, #0]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	709a      	strb	r2, [r3, #2]
	t->rday = rday;
 80051bc:	4b0e      	ldr	r3, [pc, #56]	; (80051f8 <get_TimeStamp+0x54>)
 80051be:	781a      	ldrb	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	70da      	strb	r2, [r3, #3]
	t->rhour = rhour;
 80051c4:	4b0d      	ldr	r3, [pc, #52]	; (80051fc <get_TimeStamp+0x58>)
 80051c6:	781a      	ldrb	r2, [r3, #0]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	711a      	strb	r2, [r3, #4]
	t->rmin = rmin;
 80051cc:	4b0c      	ldr	r3, [pc, #48]	; (8005200 <get_TimeStamp+0x5c>)
 80051ce:	781a      	ldrb	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	715a      	strb	r2, [r3, #5]
	t->rsec = rsec;
 80051d4:	4b0b      	ldr	r3, [pc, #44]	; (8005204 <get_TimeStamp+0x60>)
 80051d6:	781a      	ldrb	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	719a      	strb	r2, [r3, #6]
	t->rweek = rweek;
 80051dc:	4b0a      	ldr	r3, [pc, #40]	; (8005208 <get_TimeStamp+0x64>)
 80051de:	781a      	ldrb	r2, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	71da      	strb	r2, [r3, #7]
}
 80051e4:	bf00      	nop
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bc80      	pop	{r7}
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	20000bf4 	.word	0x20000bf4
 80051f4:	20000bf6 	.word	0x20000bf6
 80051f8:	20000bf7 	.word	0x20000bf7
 80051fc:	20000bf8 	.word	0x20000bf8
 8005200:	20000bf9 	.word	0x20000bf9
 8005204:	20000bfa 	.word	0x20000bfa
 8005208:	20000bfb 	.word	0x20000bfb

0800520c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800520c:	b480      	push	{r7}
 800520e:	b085      	sub	sp, #20
 8005210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005212:	4b15      	ldr	r3, [pc, #84]	; (8005268 <HAL_MspInit+0x5c>)
 8005214:	699b      	ldr	r3, [r3, #24]
 8005216:	4a14      	ldr	r2, [pc, #80]	; (8005268 <HAL_MspInit+0x5c>)
 8005218:	f043 0301 	orr.w	r3, r3, #1
 800521c:	6193      	str	r3, [r2, #24]
 800521e:	4b12      	ldr	r3, [pc, #72]	; (8005268 <HAL_MspInit+0x5c>)
 8005220:	699b      	ldr	r3, [r3, #24]
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	60bb      	str	r3, [r7, #8]
 8005228:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800522a:	4b0f      	ldr	r3, [pc, #60]	; (8005268 <HAL_MspInit+0x5c>)
 800522c:	69db      	ldr	r3, [r3, #28]
 800522e:	4a0e      	ldr	r2, [pc, #56]	; (8005268 <HAL_MspInit+0x5c>)
 8005230:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005234:	61d3      	str	r3, [r2, #28]
 8005236:	4b0c      	ldr	r3, [pc, #48]	; (8005268 <HAL_MspInit+0x5c>)
 8005238:	69db      	ldr	r3, [r3, #28]
 800523a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800523e:	607b      	str	r3, [r7, #4]
 8005240:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005242:	4b0a      	ldr	r3, [pc, #40]	; (800526c <HAL_MspInit+0x60>)
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	60fb      	str	r3, [r7, #12]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800524e:	60fb      	str	r3, [r7, #12]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005256:	60fb      	str	r3, [r7, #12]
 8005258:	4a04      	ldr	r2, [pc, #16]	; (800526c <HAL_MspInit+0x60>)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800525e:	bf00      	nop
 8005260:	3714      	adds	r7, #20
 8005262:	46bd      	mov	sp, r7
 8005264:	bc80      	pop	{r7}
 8005266:	4770      	bx	lr
 8005268:	40021000 	.word	0x40021000
 800526c:	40010000 	.word	0x40010000

08005270 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a0b      	ldr	r2, [pc, #44]	; (80052ac <HAL_RTC_MspInit+0x3c>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d110      	bne.n	80052a4 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8005282:	f001 fcf9 	bl	8006c78 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8005286:	4b0a      	ldr	r3, [pc, #40]	; (80052b0 <HAL_RTC_MspInit+0x40>)
 8005288:	69db      	ldr	r3, [r3, #28]
 800528a:	4a09      	ldr	r2, [pc, #36]	; (80052b0 <HAL_RTC_MspInit+0x40>)
 800528c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005290:	61d3      	str	r3, [r2, #28]
 8005292:	4b07      	ldr	r3, [pc, #28]	; (80052b0 <HAL_RTC_MspInit+0x40>)
 8005294:	69db      	ldr	r3, [r3, #28]
 8005296:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800529a:	60fb      	str	r3, [r7, #12]
 800529c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800529e:	4b05      	ldr	r3, [pc, #20]	; (80052b4 <HAL_RTC_MspInit+0x44>)
 80052a0:	2201      	movs	r2, #1
 80052a2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80052a4:	bf00      	nop
 80052a6:	3710      	adds	r7, #16
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	40002800 	.word	0x40002800
 80052b0:	40021000 	.word	0x40021000
 80052b4:	4242043c 	.word	0x4242043c

080052b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b086      	sub	sp, #24
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a2c      	ldr	r2, [pc, #176]	; (8005378 <HAL_TIM_Base_MspInit+0xc0>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d10c      	bne.n	80052e4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80052ca:	4b2c      	ldr	r3, [pc, #176]	; (800537c <HAL_TIM_Base_MspInit+0xc4>)
 80052cc:	699b      	ldr	r3, [r3, #24]
 80052ce:	4a2b      	ldr	r2, [pc, #172]	; (800537c <HAL_TIM_Base_MspInit+0xc4>)
 80052d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80052d4:	6193      	str	r3, [r2, #24]
 80052d6:	4b29      	ldr	r3, [pc, #164]	; (800537c <HAL_TIM_Base_MspInit+0xc4>)
 80052d8:	699b      	ldr	r3, [r3, #24]
 80052da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052de:	617b      	str	r3, [r7, #20]
 80052e0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80052e2:	e044      	b.n	800536e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM2)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052ec:	d10c      	bne.n	8005308 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80052ee:	4b23      	ldr	r3, [pc, #140]	; (800537c <HAL_TIM_Base_MspInit+0xc4>)
 80052f0:	69db      	ldr	r3, [r3, #28]
 80052f2:	4a22      	ldr	r2, [pc, #136]	; (800537c <HAL_TIM_Base_MspInit+0xc4>)
 80052f4:	f043 0301 	orr.w	r3, r3, #1
 80052f8:	61d3      	str	r3, [r2, #28]
 80052fa:	4b20      	ldr	r3, [pc, #128]	; (800537c <HAL_TIM_Base_MspInit+0xc4>)
 80052fc:	69db      	ldr	r3, [r3, #28]
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	613b      	str	r3, [r7, #16]
 8005304:	693b      	ldr	r3, [r7, #16]
}
 8005306:	e032      	b.n	800536e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM3)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a1c      	ldr	r2, [pc, #112]	; (8005380 <HAL_TIM_Base_MspInit+0xc8>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d114      	bne.n	800533c <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005312:	4b1a      	ldr	r3, [pc, #104]	; (800537c <HAL_TIM_Base_MspInit+0xc4>)
 8005314:	69db      	ldr	r3, [r3, #28]
 8005316:	4a19      	ldr	r2, [pc, #100]	; (800537c <HAL_TIM_Base_MspInit+0xc4>)
 8005318:	f043 0302 	orr.w	r3, r3, #2
 800531c:	61d3      	str	r3, [r2, #28]
 800531e:	4b17      	ldr	r3, [pc, #92]	; (800537c <HAL_TIM_Base_MspInit+0xc4>)
 8005320:	69db      	ldr	r3, [r3, #28]
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	60fb      	str	r3, [r7, #12]
 8005328:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800532a:	2200      	movs	r2, #0
 800532c:	2100      	movs	r1, #0
 800532e:	201d      	movs	r0, #29
 8005330:	f001 fa81 	bl	8006836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005334:	201d      	movs	r0, #29
 8005336:	f001 fa9a 	bl	800686e <HAL_NVIC_EnableIRQ>
}
 800533a:	e018      	b.n	800536e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM5)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a10      	ldr	r2, [pc, #64]	; (8005384 <HAL_TIM_Base_MspInit+0xcc>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d113      	bne.n	800536e <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005346:	4b0d      	ldr	r3, [pc, #52]	; (800537c <HAL_TIM_Base_MspInit+0xc4>)
 8005348:	69db      	ldr	r3, [r3, #28]
 800534a:	4a0c      	ldr	r2, [pc, #48]	; (800537c <HAL_TIM_Base_MspInit+0xc4>)
 800534c:	f043 0308 	orr.w	r3, r3, #8
 8005350:	61d3      	str	r3, [r2, #28]
 8005352:	4b0a      	ldr	r3, [pc, #40]	; (800537c <HAL_TIM_Base_MspInit+0xc4>)
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	f003 0308 	and.w	r3, r3, #8
 800535a:	60bb      	str	r3, [r7, #8]
 800535c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800535e:	2200      	movs	r2, #0
 8005360:	2100      	movs	r1, #0
 8005362:	2032      	movs	r0, #50	; 0x32
 8005364:	f001 fa67 	bl	8006836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005368:	2032      	movs	r0, #50	; 0x32
 800536a:	f001 fa80 	bl	800686e <HAL_NVIC_EnableIRQ>
}
 800536e:	bf00      	nop
 8005370:	3718      	adds	r7, #24
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	40012c00 	.word	0x40012c00
 800537c:	40021000 	.word	0x40021000
 8005380:	40000400 	.word	0x40000400
 8005384:	40000c00 	.word	0x40000c00

08005388 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b088      	sub	sp, #32
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005390:	f107 0310 	add.w	r3, r7, #16
 8005394:	2200      	movs	r2, #0
 8005396:	601a      	str	r2, [r3, #0]
 8005398:	605a      	str	r2, [r3, #4]
 800539a:	609a      	str	r2, [r3, #8]
 800539c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a10      	ldr	r2, [pc, #64]	; (80053e4 <HAL_TIM_MspPostInit+0x5c>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d118      	bne.n	80053da <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053a8:	4b0f      	ldr	r3, [pc, #60]	; (80053e8 <HAL_TIM_MspPostInit+0x60>)
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	4a0e      	ldr	r2, [pc, #56]	; (80053e8 <HAL_TIM_MspPostInit+0x60>)
 80053ae:	f043 0304 	orr.w	r3, r3, #4
 80053b2:	6193      	str	r3, [r2, #24]
 80053b4:	4b0c      	ldr	r3, [pc, #48]	; (80053e8 <HAL_TIM_MspPostInit+0x60>)
 80053b6:	699b      	ldr	r3, [r3, #24]
 80053b8:	f003 0304 	and.w	r3, r3, #4
 80053bc:	60fb      	str	r3, [r7, #12]
 80053be:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80053c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80053c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053c6:	2302      	movs	r3, #2
 80053c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053ca:	2302      	movs	r3, #2
 80053cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053ce:	f107 0310 	add.w	r3, r7, #16
 80053d2:	4619      	mov	r1, r3
 80053d4:	4805      	ldr	r0, [pc, #20]	; (80053ec <HAL_TIM_MspPostInit+0x64>)
 80053d6:	f001 fa65 	bl	80068a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80053da:	bf00      	nop
 80053dc:	3720      	adds	r7, #32
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	40012c00 	.word	0x40012c00
 80053e8:	40021000 	.word	0x40021000
 80053ec:	40010800 	.word	0x40010800

080053f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b088      	sub	sp, #32
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053f8:	f107 0310 	add.w	r3, r7, #16
 80053fc:	2200      	movs	r2, #0
 80053fe:	601a      	str	r2, [r3, #0]
 8005400:	605a      	str	r2, [r3, #4]
 8005402:	609a      	str	r2, [r3, #8]
 8005404:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a1c      	ldr	r2, [pc, #112]	; (800547c <HAL_UART_MspInit+0x8c>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d131      	bne.n	8005474 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005410:	4b1b      	ldr	r3, [pc, #108]	; (8005480 <HAL_UART_MspInit+0x90>)
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	4a1a      	ldr	r2, [pc, #104]	; (8005480 <HAL_UART_MspInit+0x90>)
 8005416:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800541a:	6193      	str	r3, [r2, #24]
 800541c:	4b18      	ldr	r3, [pc, #96]	; (8005480 <HAL_UART_MspInit+0x90>)
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005424:	60fb      	str	r3, [r7, #12]
 8005426:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005428:	4b15      	ldr	r3, [pc, #84]	; (8005480 <HAL_UART_MspInit+0x90>)
 800542a:	699b      	ldr	r3, [r3, #24]
 800542c:	4a14      	ldr	r2, [pc, #80]	; (8005480 <HAL_UART_MspInit+0x90>)
 800542e:	f043 0304 	orr.w	r3, r3, #4
 8005432:	6193      	str	r3, [r2, #24]
 8005434:	4b12      	ldr	r3, [pc, #72]	; (8005480 <HAL_UART_MspInit+0x90>)
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	f003 0304 	and.w	r3, r3, #4
 800543c:	60bb      	str	r3, [r7, #8]
 800543e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005440:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005444:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005446:	2302      	movs	r3, #2
 8005448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800544a:	2303      	movs	r3, #3
 800544c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800544e:	f107 0310 	add.w	r3, r7, #16
 8005452:	4619      	mov	r1, r3
 8005454:	480b      	ldr	r0, [pc, #44]	; (8005484 <HAL_UART_MspInit+0x94>)
 8005456:	f001 fa25 	bl	80068a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800545a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800545e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005460:	2300      	movs	r3, #0
 8005462:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005464:	2300      	movs	r3, #0
 8005466:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005468:	f107 0310 	add.w	r3, r7, #16
 800546c:	4619      	mov	r1, r3
 800546e:	4805      	ldr	r0, [pc, #20]	; (8005484 <HAL_UART_MspInit+0x94>)
 8005470:	f001 fa18 	bl	80068a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005474:	bf00      	nop
 8005476:	3720      	adds	r7, #32
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}
 800547c:	40013800 	.word	0x40013800
 8005480:	40021000 	.word	0x40021000
 8005484:	40010800 	.word	0x40010800

08005488 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800548e:	f107 0308 	add.w	r3, r7, #8
 8005492:	2200      	movs	r2, #0
 8005494:	601a      	str	r2, [r3, #0]
 8005496:	605a      	str	r2, [r3, #4]
 8005498:	609a      	str	r2, [r3, #8]
 800549a:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 800549c:	4b18      	ldr	r3, [pc, #96]	; (8005500 <HAL_FSMC_MspInit+0x78>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d129      	bne.n	80054f8 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 80054a4:	4b16      	ldr	r3, [pc, #88]	; (8005500 <HAL_FSMC_MspInit+0x78>)
 80054a6:	2201      	movs	r2, #1
 80054a8:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80054aa:	4b16      	ldr	r3, [pc, #88]	; (8005504 <HAL_FSMC_MspInit+0x7c>)
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	4a15      	ldr	r2, [pc, #84]	; (8005504 <HAL_FSMC_MspInit+0x7c>)
 80054b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054b4:	6153      	str	r3, [r2, #20]
 80054b6:	4b13      	ldr	r3, [pc, #76]	; (8005504 <HAL_FSMC_MspInit+0x7c>)
 80054b8:	695b      	ldr	r3, [r3, #20]
 80054ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054be:	607b      	str	r3, [r7, #4]
 80054c0:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80054c2:	f64f 7380 	movw	r3, #65408	; 0xff80
 80054c6:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054c8:	2302      	movs	r3, #2
 80054ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80054cc:	2303      	movs	r3, #3
 80054ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80054d0:	f107 0308 	add.w	r3, r7, #8
 80054d4:	4619      	mov	r1, r3
 80054d6:	480c      	ldr	r0, [pc, #48]	; (8005508 <HAL_FSMC_MspInit+0x80>)
 80054d8:	f001 f9e4 	bl	80068a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80054dc:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 80054e0:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054e2:	2302      	movs	r3, #2
 80054e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80054e6:	2303      	movs	r3, #3
 80054e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80054ea:	f107 0308 	add.w	r3, r7, #8
 80054ee:	4619      	mov	r1, r3
 80054f0:	4806      	ldr	r0, [pc, #24]	; (800550c <HAL_FSMC_MspInit+0x84>)
 80054f2:	f001 f9d7 	bl	80068a4 <HAL_GPIO_Init>
 80054f6:	e000      	b.n	80054fa <HAL_FSMC_MspInit+0x72>
    return;
 80054f8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80054fa:	3718      	adds	r7, #24
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	20000c00 	.word	0x20000c00
 8005504:	40021000 	.word	0x40021000
 8005508:	40011800 	.word	0x40011800
 800550c:	40011400 	.word	0x40011400

08005510 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8005510:	b580      	push	{r7, lr}
 8005512:	b082      	sub	sp, #8
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8005518:	f7ff ffb6 	bl	8005488 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800551c:	bf00      	nop
 800551e:	3708      	adds	r7, #8
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005524:	b480      	push	{r7}
 8005526:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005528:	bf00      	nop
 800552a:	46bd      	mov	sp, r7
 800552c:	bc80      	pop	{r7}
 800552e:	4770      	bx	lr

08005530 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005530:	b480      	push	{r7}
 8005532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005534:	e7fe      	b.n	8005534 <HardFault_Handler+0x4>

08005536 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005536:	b480      	push	{r7}
 8005538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800553a:	e7fe      	b.n	800553a <MemManage_Handler+0x4>

0800553c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800553c:	b480      	push	{r7}
 800553e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005540:	e7fe      	b.n	8005540 <BusFault_Handler+0x4>

08005542 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005542:	b480      	push	{r7}
 8005544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005546:	e7fe      	b.n	8005546 <UsageFault_Handler+0x4>

08005548 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005548:	b480      	push	{r7}
 800554a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800554c:	bf00      	nop
 800554e:	46bd      	mov	sp, r7
 8005550:	bc80      	pop	{r7}
 8005552:	4770      	bx	lr

08005554 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005554:	b480      	push	{r7}
 8005556:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005558:	bf00      	nop
 800555a:	46bd      	mov	sp, r7
 800555c:	bc80      	pop	{r7}
 800555e:	4770      	bx	lr

08005560 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005560:	b480      	push	{r7}
 8005562:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005564:	bf00      	nop
 8005566:	46bd      	mov	sp, r7
 8005568:	bc80      	pop	{r7}
 800556a:	4770      	bx	lr

0800556c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005570:	f001 f84e 	bl	8006610 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005574:	bf00      	nop
 8005576:	bd80      	pop	{r7, pc}

08005578 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_4) != RESET)
 800557c:	4b09      	ldr	r3, [pc, #36]	; (80055a4 <EXTI4_IRQHandler+0x2c>)
 800557e:	695b      	ldr	r3, [r3, #20]
 8005580:	f003 0310 	and.w	r3, r3, #16
 8005584:	2b00      	cmp	r3, #0
 8005586:	d008      	beq.n	800559a <EXTI4_IRQHandler+0x22>
  {
		  ucXPT2046_TouchFlag = 1;
 8005588:	4b07      	ldr	r3, [pc, #28]	; (80055a8 <EXTI4_IRQHandler+0x30>)
 800558a:	2201      	movs	r2, #1
 800558c:	701a      	strb	r2, [r3, #0]
		
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 800558e:	4b05      	ldr	r3, [pc, #20]	; (80055a4 <EXTI4_IRQHandler+0x2c>)
 8005590:	2210      	movs	r2, #16
 8005592:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_PIN_4);
 8005594:	2010      	movs	r0, #16
 8005596:	f001 fb65 	bl	8006c64 <HAL_GPIO_EXTI_Callback>
  }
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800559a:	2010      	movs	r0, #16
 800559c:	f001 fb4a 	bl	8006c34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80055a0:	bf00      	nop
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	40010400 	.word	0x40010400
 80055a8:	20000c0a 	.word	0x20000c0a

080055ac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	extern uint8_t timer_left, start_counting;
	--timer_left;
 80055b0:	4b0d      	ldr	r3, [pc, #52]	; (80055e8 <TIM3_IRQHandler+0x3c>)
 80055b2:	781b      	ldrb	r3, [r3, #0]
 80055b4:	3b01      	subs	r3, #1
 80055b6:	b2da      	uxtb	r2, r3
 80055b8:	4b0b      	ldr	r3, [pc, #44]	; (80055e8 <TIM3_IRQHandler+0x3c>)
 80055ba:	701a      	strb	r2, [r3, #0]
	if(timer_left==0 && start_counting==1){
 80055bc:	4b0a      	ldr	r3, [pc, #40]	; (80055e8 <TIM3_IRQHandler+0x3c>)
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d10c      	bne.n	80055de <TIM3_IRQHandler+0x32>
 80055c4:	4b09      	ldr	r3, [pc, #36]	; (80055ec <TIM3_IRQHandler+0x40>)
 80055c6:	781b      	ldrb	r3, [r3, #0]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d108      	bne.n	80055de <TIM3_IRQHandler+0x32>
		//LCD_DrawString(5,5,"Hi");



		/* End of Line */
		HAL_TIM_Base_Stop(&htim3);
 80055cc:	4808      	ldr	r0, [pc, #32]	; (80055f0 <TIM3_IRQHandler+0x44>)
 80055ce:	f002 faee 	bl	8007bae <HAL_TIM_Base_Stop>
		HAL_TIM_Base_Stop_IT(&htim3);
 80055d2:	4807      	ldr	r0, [pc, #28]	; (80055f0 <TIM3_IRQHandler+0x44>)
 80055d4:	f002 fb2f 	bl	8007c36 <HAL_TIM_Base_Stop_IT>
		start_counting = 0;
 80055d8:	4b04      	ldr	r3, [pc, #16]	; (80055ec <TIM3_IRQHandler+0x40>)
 80055da:	2200      	movs	r2, #0
 80055dc:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80055de:	4804      	ldr	r0, [pc, #16]	; (80055f0 <TIM3_IRQHandler+0x44>)
 80055e0:	f002 fc14 	bl	8007e0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80055e4:	bf00      	nop
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	20000c08 	.word	0x20000c08
 80055ec:	20000c09 	.word	0x20000c09
 80055f0:	20000ab0 	.word	0x20000ab0

080055f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET)
 80055f8:	4b0a      	ldr	r3, [pc, #40]	; (8005624 <EXTI15_10_IRQHandler+0x30>)
 80055fa:	695b      	ldr	r3, [r3, #20]
 80055fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d009      	beq.n	8005618 <EXTI15_10_IRQHandler+0x24>
	{
		extern void debug_alarm_set();
		debug_alarm_set();
 8005604:	f7fc f95c 	bl	80018c0 <debug_alarm_set>
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 8005608:	4b06      	ldr	r3, [pc, #24]	; (8005624 <EXTI15_10_IRQHandler+0x30>)
 800560a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800560e:	615a      	str	r2, [r3, #20]
	HAL_GPIO_EXTI_Callback(GPIO_PIN_13);
 8005610:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005614:	f001 fb26 	bl	8006c64 <HAL_GPIO_EXTI_Callback>
	}
	/* USER
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8005618:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800561c:	f001 fb0a 	bl	8006c34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005620:	bf00      	nop
 8005622:	bd80      	pop	{r7, pc}
 8005624:	40010400 	.word	0x40010400

08005628 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	extern uint8_t DHT11_SCHEDULE_FLAG;
	DHT11_SCHEDULE_FLAG = 1;
 800562c:	4b03      	ldr	r3, [pc, #12]	; (800563c <TIM5_IRQHandler+0x14>)
 800562e:	2201      	movs	r2, #1
 8005630:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8005632:	4803      	ldr	r0, [pc, #12]	; (8005640 <TIM5_IRQHandler+0x18>)
 8005634:	f002 fbea 	bl	8007e0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8005638:	bf00      	nop
 800563a:	bd80      	pop	{r7, pc}
 800563c:	20000004 	.word	0x20000004
 8005640:	20000af0 	.word	0x20000af0

08005644 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005644:	b480      	push	{r7}
 8005646:	af00      	add	r7, sp, #0
	return 1;
 8005648:	2301      	movs	r3, #1
}
 800564a:	4618      	mov	r0, r3
 800564c:	46bd      	mov	sp, r7
 800564e:	bc80      	pop	{r7}
 8005650:	4770      	bx	lr

08005652 <_kill>:

int _kill(int pid, int sig)
{
 8005652:	b580      	push	{r7, lr}
 8005654:	b082      	sub	sp, #8
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
 800565a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800565c:	f003 fe4e 	bl	80092fc <__errno>
 8005660:	4603      	mov	r3, r0
 8005662:	2216      	movs	r2, #22
 8005664:	601a      	str	r2, [r3, #0]
	return -1;
 8005666:	f04f 33ff 	mov.w	r3, #4294967295
}
 800566a:	4618      	mov	r0, r3
 800566c:	3708      	adds	r7, #8
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <_exit>:

void _exit (int status)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	b082      	sub	sp, #8
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800567a:	f04f 31ff 	mov.w	r1, #4294967295
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f7ff ffe7 	bl	8005652 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005684:	e7fe      	b.n	8005684 <_exit+0x12>

08005686 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005686:	b580      	push	{r7, lr}
 8005688:	b086      	sub	sp, #24
 800568a:	af00      	add	r7, sp, #0
 800568c:	60f8      	str	r0, [r7, #12]
 800568e:	60b9      	str	r1, [r7, #8]
 8005690:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005692:	2300      	movs	r3, #0
 8005694:	617b      	str	r3, [r7, #20]
 8005696:	e00a      	b.n	80056ae <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005698:	f3af 8000 	nop.w
 800569c:	4601      	mov	r1, r0
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	1c5a      	adds	r2, r3, #1
 80056a2:	60ba      	str	r2, [r7, #8]
 80056a4:	b2ca      	uxtb	r2, r1
 80056a6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	3301      	adds	r3, #1
 80056ac:	617b      	str	r3, [r7, #20]
 80056ae:	697a      	ldr	r2, [r7, #20]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	429a      	cmp	r2, r3
 80056b4:	dbf0      	blt.n	8005698 <_read+0x12>
	}

return len;
 80056b6:	687b      	ldr	r3, [r7, #4]
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3718      	adds	r7, #24
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}

080056c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b086      	sub	sp, #24
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056cc:	2300      	movs	r3, #0
 80056ce:	617b      	str	r3, [r7, #20]
 80056d0:	e009      	b.n	80056e6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	1c5a      	adds	r2, r3, #1
 80056d6:	60ba      	str	r2, [r7, #8]
 80056d8:	781b      	ldrb	r3, [r3, #0]
 80056da:	4618      	mov	r0, r3
 80056dc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	3301      	adds	r3, #1
 80056e4:	617b      	str	r3, [r7, #20]
 80056e6:	697a      	ldr	r2, [r7, #20]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	429a      	cmp	r2, r3
 80056ec:	dbf1      	blt.n	80056d2 <_write+0x12>
	}
	return len;
 80056ee:	687b      	ldr	r3, [r7, #4]
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3718      	adds	r7, #24
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <_close>:

int _close(int file)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
	return -1;
 8005700:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005704:	4618      	mov	r0, r3
 8005706:	370c      	adds	r7, #12
 8005708:	46bd      	mov	sp, r7
 800570a:	bc80      	pop	{r7}
 800570c:	4770      	bx	lr

0800570e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800570e:	b480      	push	{r7}
 8005710:	b083      	sub	sp, #12
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
 8005716:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800571e:	605a      	str	r2, [r3, #4]
	return 0;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	370c      	adds	r7, #12
 8005726:	46bd      	mov	sp, r7
 8005728:	bc80      	pop	{r7}
 800572a:	4770      	bx	lr

0800572c <_isatty>:

int _isatty(int file)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
	return 1;
 8005734:	2301      	movs	r3, #1
}
 8005736:	4618      	mov	r0, r3
 8005738:	370c      	adds	r7, #12
 800573a:	46bd      	mov	sp, r7
 800573c:	bc80      	pop	{r7}
 800573e:	4770      	bx	lr

08005740 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005740:	b480      	push	{r7}
 8005742:	b085      	sub	sp, #20
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
	return 0;
 800574c:	2300      	movs	r3, #0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3714      	adds	r7, #20
 8005752:	46bd      	mov	sp, r7
 8005754:	bc80      	pop	{r7}
 8005756:	4770      	bx	lr

08005758 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b086      	sub	sp, #24
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005760:	4a14      	ldr	r2, [pc, #80]	; (80057b4 <_sbrk+0x5c>)
 8005762:	4b15      	ldr	r3, [pc, #84]	; (80057b8 <_sbrk+0x60>)
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800576c:	4b13      	ldr	r3, [pc, #76]	; (80057bc <_sbrk+0x64>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d102      	bne.n	800577a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005774:	4b11      	ldr	r3, [pc, #68]	; (80057bc <_sbrk+0x64>)
 8005776:	4a12      	ldr	r2, [pc, #72]	; (80057c0 <_sbrk+0x68>)
 8005778:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800577a:	4b10      	ldr	r3, [pc, #64]	; (80057bc <_sbrk+0x64>)
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4413      	add	r3, r2
 8005782:	693a      	ldr	r2, [r7, #16]
 8005784:	429a      	cmp	r2, r3
 8005786:	d207      	bcs.n	8005798 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005788:	f003 fdb8 	bl	80092fc <__errno>
 800578c:	4603      	mov	r3, r0
 800578e:	220c      	movs	r2, #12
 8005790:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005792:	f04f 33ff 	mov.w	r3, #4294967295
 8005796:	e009      	b.n	80057ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005798:	4b08      	ldr	r3, [pc, #32]	; (80057bc <_sbrk+0x64>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800579e:	4b07      	ldr	r3, [pc, #28]	; (80057bc <_sbrk+0x64>)
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4413      	add	r3, r2
 80057a6:	4a05      	ldr	r2, [pc, #20]	; (80057bc <_sbrk+0x64>)
 80057a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80057aa:	68fb      	ldr	r3, [r7, #12]
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3718      	adds	r7, #24
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	20010000 	.word	0x20010000
 80057b8:	00000400 	.word	0x00000400
 80057bc:	20000c04 	.word	0x20000c04
 80057c0:	20000c50 	.word	0x20000c50

080057c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80057c4:	b480      	push	{r7}
 80057c6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80057c8:	4b15      	ldr	r3, [pc, #84]	; (8005820 <SystemInit+0x5c>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a14      	ldr	r2, [pc, #80]	; (8005820 <SystemInit+0x5c>)
 80057ce:	f043 0301 	orr.w	r3, r3, #1
 80057d2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80057d4:	4b12      	ldr	r3, [pc, #72]	; (8005820 <SystemInit+0x5c>)
 80057d6:	685a      	ldr	r2, [r3, #4]
 80057d8:	4911      	ldr	r1, [pc, #68]	; (8005820 <SystemInit+0x5c>)
 80057da:	4b12      	ldr	r3, [pc, #72]	; (8005824 <SystemInit+0x60>)
 80057dc:	4013      	ands	r3, r2
 80057de:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80057e0:	4b0f      	ldr	r3, [pc, #60]	; (8005820 <SystemInit+0x5c>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a0e      	ldr	r2, [pc, #56]	; (8005820 <SystemInit+0x5c>)
 80057e6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80057ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057ee:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80057f0:	4b0b      	ldr	r3, [pc, #44]	; (8005820 <SystemInit+0x5c>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a0a      	ldr	r2, [pc, #40]	; (8005820 <SystemInit+0x5c>)
 80057f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80057fa:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80057fc:	4b08      	ldr	r3, [pc, #32]	; (8005820 <SystemInit+0x5c>)
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	4a07      	ldr	r2, [pc, #28]	; (8005820 <SystemInit+0x5c>)
 8005802:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8005806:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8005808:	4b05      	ldr	r3, [pc, #20]	; (8005820 <SystemInit+0x5c>)
 800580a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800580e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005810:	4b05      	ldr	r3, [pc, #20]	; (8005828 <SystemInit+0x64>)
 8005812:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005816:	609a      	str	r2, [r3, #8]
#endif 
}
 8005818:	bf00      	nop
 800581a:	46bd      	mov	sp, r7
 800581c:	bc80      	pop	{r7}
 800581e:	4770      	bx	lr
 8005820:	40021000 	.word	0x40021000
 8005824:	f8ff0000 	.word	0xf8ff0000
 8005828:	e000ed00 	.word	0xe000ed00

0800582c <TIMER_INIT>:
#include "timer.h"

uint8_t timer_left = 0;//30 sec for each count
uint8_t start_counting = 0;

void TIMER_INIT(){
 800582c:	b580      	push	{r7, lr}
 800582e:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_FLAG(&htim5, TIM_FLAG_UPDATE);
 8005830:	4b06      	ldr	r3, [pc, #24]	; (800584c <TIMER_INIT+0x20>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f06f 0201 	mvn.w	r2, #1
 8005838:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start(&htim5);
 800583a:	4804      	ldr	r0, [pc, #16]	; (800584c <TIMER_INIT+0x20>)
 800583c:	f002 f99d 	bl	8007b7a <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim5);
 8005840:	4802      	ldr	r0, [pc, #8]	; (800584c <TIMER_INIT+0x20>)
 8005842:	f002 f9de 	bl	8007c02 <HAL_TIM_Base_Start_IT>
}
 8005846:	bf00      	nop
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	20000af0 	.word	0x20000af0

08005850 <delay_us>:

void delay_us(uint16_t nus)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	4603      	mov	r3, r0
 8005858:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 800585a:	4b18      	ldr	r3, [pc, #96]	; (80058bc <delay_us+0x6c>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	2200      	movs	r2, #0
 8005860:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_ENABLE(&htim2);
 8005862:	4b16      	ldr	r3, [pc, #88]	; (80058bc <delay_us+0x6c>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	4b14      	ldr	r3, [pc, #80]	; (80058bc <delay_us+0x6c>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f042 0201 	orr.w	r2, r2, #1
 8005870:	601a      	str	r2, [r3, #0]
	while (__HAL_TIM_GET_COUNTER(&htim2) < nus)
 8005872:	bf00      	nop
 8005874:	4b11      	ldr	r3, [pc, #68]	; (80058bc <delay_us+0x6c>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800587a:	88fb      	ldrh	r3, [r7, #6]
 800587c:	429a      	cmp	r2, r3
 800587e:	d3f9      	bcc.n	8005874 <delay_us+0x24>
	{
	}
	__HAL_TIM_DISABLE(&htim2);
 8005880:	4b0e      	ldr	r3, [pc, #56]	; (80058bc <delay_us+0x6c>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6a1a      	ldr	r2, [r3, #32]
 8005886:	f241 1311 	movw	r3, #4369	; 0x1111
 800588a:	4013      	ands	r3, r2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d10f      	bne.n	80058b0 <delay_us+0x60>
 8005890:	4b0a      	ldr	r3, [pc, #40]	; (80058bc <delay_us+0x6c>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	6a1a      	ldr	r2, [r3, #32]
 8005896:	f240 4344 	movw	r3, #1092	; 0x444
 800589a:	4013      	ands	r3, r2
 800589c:	2b00      	cmp	r3, #0
 800589e:	d107      	bne.n	80058b0 <delay_us+0x60>
 80058a0:	4b06      	ldr	r3, [pc, #24]	; (80058bc <delay_us+0x6c>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	4b05      	ldr	r3, [pc, #20]	; (80058bc <delay_us+0x6c>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f022 0201 	bic.w	r2, r2, #1
 80058ae:	601a      	str	r2, [r3, #0]
}
 80058b0:	bf00      	nop
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bc80      	pop	{r7}
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	20000a70 	.word	0x20000a70

080058c0 <timer_min>:

void timer_min(uint8_t min)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	4603      	mov	r3, r0
 80058c8:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 80058ca:	4b0b      	ldr	r3, [pc, #44]	; (80058f8 <timer_min+0x38>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f06f 0201 	mvn.w	r2, #1
 80058d2:	611a      	str	r2, [r3, #16]
	timer_left = min*2;
 80058d4:	79fb      	ldrb	r3, [r7, #7]
 80058d6:	005b      	lsls	r3, r3, #1
 80058d8:	b2da      	uxtb	r2, r3
 80058da:	4b08      	ldr	r3, [pc, #32]	; (80058fc <timer_min+0x3c>)
 80058dc:	701a      	strb	r2, [r3, #0]
	start_counting = 1;
 80058de:	4b08      	ldr	r3, [pc, #32]	; (8005900 <timer_min+0x40>)
 80058e0:	2201      	movs	r2, #1
 80058e2:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start(&htim3);
 80058e4:	4804      	ldr	r0, [pc, #16]	; (80058f8 <timer_min+0x38>)
 80058e6:	f002 f948 	bl	8007b7a <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim3);
 80058ea:	4803      	ldr	r0, [pc, #12]	; (80058f8 <timer_min+0x38>)
 80058ec:	f002 f989 	bl	8007c02 <HAL_TIM_Base_Start_IT>
}
 80058f0:	bf00      	nop
 80058f2:	3708      	adds	r7, #8
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}
 80058f8:	20000ab0 	.word	0x20000ab0
 80058fc:	20000c08 	.word	0x20000c08
 8005900:	20000c09 	.word	0x20000c09

08005904 <XPT2046_DelayUS>:
		-4.979353, -0.001750, 0.065168, -13.318824 };
// { 0.001030, 0.064188, -10.804098, -0.085584, 0.001420, 324.127036 };

volatile uint8_t ucXPT2046_TouchFlag = 0;

static void XPT2046_DelayUS( __IO uint32_t ulCount) {
 8005904:	b480      	push	{r7}
 8005906:	b085      	sub	sp, #20
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
	uint32_t i;

	for (i = 0; i < ulCount; i++) {
 800590c:	2300      	movs	r3, #0
 800590e:	60fb      	str	r3, [r7, #12]
 8005910:	e00a      	b.n	8005928 <XPT2046_DelayUS+0x24>
		uint8_t uc = 12;
 8005912:	230c      	movs	r3, #12
 8005914:	72fb      	strb	r3, [r7, #11]

		while (uc--)
 8005916:	bf00      	nop
 8005918:	7afb      	ldrb	r3, [r7, #11]
 800591a:	1e5a      	subs	r2, r3, #1
 800591c:	72fa      	strb	r2, [r7, #11]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1fa      	bne.n	8005918 <XPT2046_DelayUS+0x14>
	for (i = 0; i < ulCount; i++) {
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	3301      	adds	r3, #1
 8005926:	60fb      	str	r3, [r7, #12]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	68fa      	ldr	r2, [r7, #12]
 800592c:	429a      	cmp	r2, r3
 800592e:	d3f0      	bcc.n	8005912 <XPT2046_DelayUS+0xe>
			;

	}

}
 8005930:	bf00      	nop
 8005932:	bf00      	nop
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	bc80      	pop	{r7}
 800593a:	4770      	bx	lr

0800593c <XPT2046_WriteCMD>:

static void XPT2046_WriteCMD(uint8_t ucCmd) {
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	4603      	mov	r3, r0
 8005944:	71fb      	strb	r3, [r7, #7]
	uint8_t i;

	macXPT2046_MOSI_0();
 8005946:	2200      	movs	r2, #0
 8005948:	2104      	movs	r1, #4
 800594a:	481d      	ldr	r0, [pc, #116]	; (80059c0 <XPT2046_WriteCMD+0x84>)
 800594c:	f001 f959 	bl	8006c02 <HAL_GPIO_WritePin>

	macXPT2046_CLK_LOW();
 8005950:	2200      	movs	r2, #0
 8005952:	2101      	movs	r1, #1
 8005954:	481a      	ldr	r0, [pc, #104]	; (80059c0 <XPT2046_WriteCMD+0x84>)
 8005956:	f001 f954 	bl	8006c02 <HAL_GPIO_WritePin>

	for (i = 0; i < 8; i++) {
 800595a:	2300      	movs	r3, #0
 800595c:	73fb      	strb	r3, [r7, #15]
 800595e:	e027      	b.n	80059b0 <XPT2046_WriteCMD+0x74>
		((ucCmd >> (7 - i)) & 0x01) ? macXPT2046_MOSI_1() : macXPT2046_MOSI_0();
 8005960:	79fa      	ldrb	r2, [r7, #7]
 8005962:	7bfb      	ldrb	r3, [r7, #15]
 8005964:	f1c3 0307 	rsb	r3, r3, #7
 8005968:	fa42 f303 	asr.w	r3, r2, r3
 800596c:	f003 0301 	and.w	r3, r3, #1
 8005970:	2b00      	cmp	r3, #0
 8005972:	d005      	beq.n	8005980 <XPT2046_WriteCMD+0x44>
 8005974:	2201      	movs	r2, #1
 8005976:	2104      	movs	r1, #4
 8005978:	4811      	ldr	r0, [pc, #68]	; (80059c0 <XPT2046_WriteCMD+0x84>)
 800597a:	f001 f942 	bl	8006c02 <HAL_GPIO_WritePin>
 800597e:	e004      	b.n	800598a <XPT2046_WriteCMD+0x4e>
 8005980:	2200      	movs	r2, #0
 8005982:	2104      	movs	r1, #4
 8005984:	480e      	ldr	r0, [pc, #56]	; (80059c0 <XPT2046_WriteCMD+0x84>)
 8005986:	f001 f93c 	bl	8006c02 <HAL_GPIO_WritePin>

		XPT2046_DelayUS(5);
 800598a:	2005      	movs	r0, #5
 800598c:	f7ff ffba 	bl	8005904 <XPT2046_DelayUS>

		macXPT2046_CLK_HIGH();
 8005990:	2201      	movs	r2, #1
 8005992:	2101      	movs	r1, #1
 8005994:	480a      	ldr	r0, [pc, #40]	; (80059c0 <XPT2046_WriteCMD+0x84>)
 8005996:	f001 f934 	bl	8006c02 <HAL_GPIO_WritePin>

		XPT2046_DelayUS(5);
 800599a:	2005      	movs	r0, #5
 800599c:	f7ff ffb2 	bl	8005904 <XPT2046_DelayUS>

		macXPT2046_CLK_LOW();
 80059a0:	2200      	movs	r2, #0
 80059a2:	2101      	movs	r1, #1
 80059a4:	4806      	ldr	r0, [pc, #24]	; (80059c0 <XPT2046_WriteCMD+0x84>)
 80059a6:	f001 f92c 	bl	8006c02 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++) {
 80059aa:	7bfb      	ldrb	r3, [r7, #15]
 80059ac:	3301      	adds	r3, #1
 80059ae:	73fb      	strb	r3, [r7, #15]
 80059b0:	7bfb      	ldrb	r3, [r7, #15]
 80059b2:	2b07      	cmp	r3, #7
 80059b4:	d9d4      	bls.n	8005960 <XPT2046_WriteCMD+0x24>
	}

}
 80059b6:	bf00      	nop
 80059b8:	bf00      	nop
 80059ba:	3710      	adds	r7, #16
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}
 80059c0:	40011800 	.word	0x40011800

080059c4 <XPT2046_ReadCMD>:

static uint16_t XPT2046_ReadCMD(void) {
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b082      	sub	sp, #8
 80059c8:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t usBuf = 0, usTemp;
 80059ca:	2300      	movs	r3, #0
 80059cc:	80bb      	strh	r3, [r7, #4]

	macXPT2046_MOSI_0();
 80059ce:	2200      	movs	r2, #0
 80059d0:	2104      	movs	r1, #4
 80059d2:	4819      	ldr	r0, [pc, #100]	; (8005a38 <XPT2046_ReadCMD+0x74>)
 80059d4:	f001 f915 	bl	8006c02 <HAL_GPIO_WritePin>

	macXPT2046_CLK_HIGH();
 80059d8:	2201      	movs	r2, #1
 80059da:	2101      	movs	r1, #1
 80059dc:	4816      	ldr	r0, [pc, #88]	; (8005a38 <XPT2046_ReadCMD+0x74>)
 80059de:	f001 f910 	bl	8006c02 <HAL_GPIO_WritePin>

	for (i = 0; i < 12; i++) {
 80059e2:	2300      	movs	r3, #0
 80059e4:	71fb      	strb	r3, [r7, #7]
 80059e6:	e01e      	b.n	8005a26 <XPT2046_ReadCMD+0x62>
		macXPT2046_CLK_LOW();
 80059e8:	2200      	movs	r2, #0
 80059ea:	2101      	movs	r1, #1
 80059ec:	4812      	ldr	r0, [pc, #72]	; (8005a38 <XPT2046_ReadCMD+0x74>)
 80059ee:	f001 f908 	bl	8006c02 <HAL_GPIO_WritePin>

		usTemp = macXPT2046_MISO();
 80059f2:	2108      	movs	r1, #8
 80059f4:	4810      	ldr	r0, [pc, #64]	; (8005a38 <XPT2046_ReadCMD+0x74>)
 80059f6:	f001 f8ed 	bl	8006bd4 <HAL_GPIO_ReadPin>
 80059fa:	4603      	mov	r3, r0
 80059fc:	807b      	strh	r3, [r7, #2]

		usBuf |= usTemp << (11 - i);
 80059fe:	887a      	ldrh	r2, [r7, #2]
 8005a00:	79fb      	ldrb	r3, [r7, #7]
 8005a02:	f1c3 030b 	rsb	r3, r3, #11
 8005a06:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0a:	b21a      	sxth	r2, r3
 8005a0c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	b21b      	sxth	r3, r3
 8005a14:	80bb      	strh	r3, [r7, #4]

		macXPT2046_CLK_HIGH();
 8005a16:	2201      	movs	r2, #1
 8005a18:	2101      	movs	r1, #1
 8005a1a:	4807      	ldr	r0, [pc, #28]	; (8005a38 <XPT2046_ReadCMD+0x74>)
 8005a1c:	f001 f8f1 	bl	8006c02 <HAL_GPIO_WritePin>
	for (i = 0; i < 12; i++) {
 8005a20:	79fb      	ldrb	r3, [r7, #7]
 8005a22:	3301      	adds	r3, #1
 8005a24:	71fb      	strb	r3, [r7, #7]
 8005a26:	79fb      	ldrb	r3, [r7, #7]
 8005a28:	2b0b      	cmp	r3, #11
 8005a2a:	d9dd      	bls.n	80059e8 <XPT2046_ReadCMD+0x24>

	}

	return usBuf;
 8005a2c:	88bb      	ldrh	r3, [r7, #4]

}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3708      	adds	r7, #8
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	40011800 	.word	0x40011800

08005a3c <XPT2046_ReadAdc>:

static uint16_t XPT2046_ReadAdc(uint8_t ucChannel) {
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b082      	sub	sp, #8
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	4603      	mov	r3, r0
 8005a44:	71fb      	strb	r3, [r7, #7]
	XPT2046_WriteCMD(ucChannel);
 8005a46:	79fb      	ldrb	r3, [r7, #7]
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f7ff ff77 	bl	800593c <XPT2046_WriteCMD>

	return XPT2046_ReadCMD();
 8005a4e:	f7ff ffb9 	bl	80059c4 <XPT2046_ReadCMD>
 8005a52:	4603      	mov	r3, r0

}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3708      	adds	r7, #8
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <XPT2046_ReadAdc_XY>:

static void XPT2046_ReadAdc_XY(int16_t *sX_Ad, int16_t *sY_Ad) {
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
	int16_t sX_Ad_Temp, sY_Ad_Temp;

	sX_Ad_Temp = XPT2046_ReadAdc( macXPT2046_CHANNEL_X);
 8005a66:	2090      	movs	r0, #144	; 0x90
 8005a68:	f7ff ffe8 	bl	8005a3c <XPT2046_ReadAdc>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	81fb      	strh	r3, [r7, #14]

	XPT2046_DelayUS(1);
 8005a70:	2001      	movs	r0, #1
 8005a72:	f7ff ff47 	bl	8005904 <XPT2046_DelayUS>

	sY_Ad_Temp = XPT2046_ReadAdc( macXPT2046_CHANNEL_Y);
 8005a76:	20d0      	movs	r0, #208	; 0xd0
 8005a78:	f7ff ffe0 	bl	8005a3c <XPT2046_ReadAdc>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	81bb      	strh	r3, [r7, #12]

	*sX_Ad = sX_Ad_Temp;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	89fa      	ldrh	r2, [r7, #14]
 8005a84:	801a      	strh	r2, [r3, #0]
	*sY_Ad = sY_Ad_Temp;
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	89ba      	ldrh	r2, [r7, #12]
 8005a8a:	801a      	strh	r2, [r3, #0]

}
 8005a8c:	bf00      	nop
 8005a8e:	3710      	adds	r7, #16
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}

08005a94 <XPT2046_ReadAdc_Smooth_XY>:
}


#else     
static uint8_t XPT2046_ReadAdc_Smooth_XY(
		strType_XPT2046_Coordinate *pScreenCoordinate) {
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b092      	sub	sp, #72	; 0x48
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = 0, i;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	int16_t sAD_X, sAD_Y;
	int16_t sBufferArray[2][10] = { { 0 }, { 0 } };
 8005aa2:	f107 0308 	add.w	r3, r7, #8
 8005aa6:	2228      	movs	r2, #40	; 0x28
 8005aa8:	2100      	movs	r1, #0
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f003 fc50 	bl	8009350 <memset>

	int32_t lX_Min, lX_Max, lY_Min, lY_Max;

	do {
		XPT2046_ReadAdc_XY(&sAD_X, &sAD_Y);
 8005ab0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005ab4:	f107 0332 	add.w	r3, r7, #50	; 0x32
 8005ab8:	4611      	mov	r1, r2
 8005aba:	4618      	mov	r0, r3
 8005abc:	f7ff ffce 	bl	8005a5c <XPT2046_ReadAdc_XY>

		sBufferArray[0][ucCount] = sAD_X;
 8005ac0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005ac4:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8005ac8:	005b      	lsls	r3, r3, #1
 8005aca:	3348      	adds	r3, #72	; 0x48
 8005acc:	443b      	add	r3, r7
 8005ace:	f823 2c40 	strh.w	r2, [r3, #-64]
		sBufferArray[1][ucCount] = sAD_Y;
 8005ad2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005ad6:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 8005ada:	330a      	adds	r3, #10
 8005adc:	005b      	lsls	r3, r3, #1
 8005ade:	3348      	adds	r3, #72	; 0x48
 8005ae0:	443b      	add	r3, r7
 8005ae2:	f823 2c40 	strh.w	r2, [r3, #-64]

		ucCount++;
 8005ae6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005aea:	3301      	adds	r3, #1
 8005aec:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	} while (( macXPT2046_EXTI_Read() == macXPT2046_EXTI_ActiveLevel)
 8005af0:	2110      	movs	r1, #16
 8005af2:	4871      	ldr	r0, [pc, #452]	; (8005cb8 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 8005af4:	f001 f86e 	bl	8006bd4 <HAL_GPIO_ReadPin>
 8005af8:	4603      	mov	r3, r0
			&& (ucCount < 10));
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d103      	bne.n	8005b06 <XPT2046_ReadAdc_Smooth_XY+0x72>
 8005afe:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005b02:	2b09      	cmp	r3, #9
 8005b04:	d9d4      	bls.n	8005ab0 <XPT2046_ReadAdc_Smooth_XY+0x1c>

	if ( macXPT2046_EXTI_Read() != macXPT2046_EXTI_ActiveLevel)
 8005b06:	2110      	movs	r1, #16
 8005b08:	486b      	ldr	r0, [pc, #428]	; (8005cb8 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 8005b0a:	f001 f863 	bl	8006bd4 <HAL_GPIO_ReadPin>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d002      	beq.n	8005b1a <XPT2046_ReadAdc_Smooth_XY+0x86>
		ucXPT2046_TouchFlag = 0;
 8005b14:	4b69      	ldr	r3, [pc, #420]	; (8005cbc <XPT2046_ReadAdc_Smooth_XY+0x228>)
 8005b16:	2200      	movs	r2, #0
 8005b18:	701a      	strb	r2, [r3, #0]

	if (ucCount == 10) {
 8005b1a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005b1e:	2b0a      	cmp	r3, #10
 8005b20:	f040 80c4 	bne.w	8005cac <XPT2046_ReadAdc_Smooth_XY+0x218>
		lX_Max = lX_Min = sBufferArray[0][0];
 8005b24:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8005b28:	643b      	str	r3, [r7, #64]	; 0x40
 8005b2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b2c:	63fb      	str	r3, [r7, #60]	; 0x3c
		lY_Max = lY_Min = sBufferArray[1][0];
 8005b2e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8005b32:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b36:	637b      	str	r3, [r7, #52]	; 0x34

		for (i = 1; i < 10; i++) {
 8005b38:	2301      	movs	r3, #1
 8005b3a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8005b3e:	e02b      	b.n	8005b98 <XPT2046_ReadAdc_Smooth_XY+0x104>
			if (sBufferArray[0][i] < lX_Min)
 8005b40:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005b44:	005b      	lsls	r3, r3, #1
 8005b46:	3348      	adds	r3, #72	; 0x48
 8005b48:	443b      	add	r3, r7
 8005b4a:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8005b4e:	461a      	mov	r2, r3
 8005b50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b52:	4293      	cmp	r3, r2
 8005b54:	dd08      	ble.n	8005b68 <XPT2046_ReadAdc_Smooth_XY+0xd4>
				lX_Min = sBufferArray[0][i];
 8005b56:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005b5a:	005b      	lsls	r3, r3, #1
 8005b5c:	3348      	adds	r3, #72	; 0x48
 8005b5e:	443b      	add	r3, r7
 8005b60:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8005b64:	643b      	str	r3, [r7, #64]	; 0x40
 8005b66:	e012      	b.n	8005b8e <XPT2046_ReadAdc_Smooth_XY+0xfa>

			else if (sBufferArray[0][i] > lX_Max)
 8005b68:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005b6c:	005b      	lsls	r3, r3, #1
 8005b6e:	3348      	adds	r3, #72	; 0x48
 8005b70:	443b      	add	r3, r7
 8005b72:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8005b76:	461a      	mov	r2, r3
 8005b78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	da07      	bge.n	8005b8e <XPT2046_ReadAdc_Smooth_XY+0xfa>
				lX_Max = sBufferArray[0][i];
 8005b7e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005b82:	005b      	lsls	r3, r3, #1
 8005b84:	3348      	adds	r3, #72	; 0x48
 8005b86:	443b      	add	r3, r7
 8005b88:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8005b8c:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (i = 1; i < 10; i++) {
 8005b8e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005b92:	3301      	adds	r3, #1
 8005b94:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8005b98:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005b9c:	2b09      	cmp	r3, #9
 8005b9e:	d9cf      	bls.n	8005b40 <XPT2046_ReadAdc_Smooth_XY+0xac>

		}

		for (i = 1; i < 10; i++) {
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8005ba6:	e02f      	b.n	8005c08 <XPT2046_ReadAdc_Smooth_XY+0x174>
			if (sBufferArray[1][i] < lY_Min)
 8005ba8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005bac:	330a      	adds	r3, #10
 8005bae:	005b      	lsls	r3, r3, #1
 8005bb0:	3348      	adds	r3, #72	; 0x48
 8005bb2:	443b      	add	r3, r7
 8005bb4:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8005bb8:	461a      	mov	r2, r3
 8005bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	dd09      	ble.n	8005bd4 <XPT2046_ReadAdc_Smooth_XY+0x140>
				lY_Min = sBufferArray[1][i];
 8005bc0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005bc4:	330a      	adds	r3, #10
 8005bc6:	005b      	lsls	r3, r3, #1
 8005bc8:	3348      	adds	r3, #72	; 0x48
 8005bca:	443b      	add	r3, r7
 8005bcc:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8005bd0:	63bb      	str	r3, [r7, #56]	; 0x38
 8005bd2:	e014      	b.n	8005bfe <XPT2046_ReadAdc_Smooth_XY+0x16a>

			else if (sBufferArray[1][i] > lY_Max)
 8005bd4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005bd8:	330a      	adds	r3, #10
 8005bda:	005b      	lsls	r3, r3, #1
 8005bdc:	3348      	adds	r3, #72	; 0x48
 8005bde:	443b      	add	r3, r7
 8005be0:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8005be4:	461a      	mov	r2, r3
 8005be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005be8:	4293      	cmp	r3, r2
 8005bea:	da08      	bge.n	8005bfe <XPT2046_ReadAdc_Smooth_XY+0x16a>
				lY_Max = sBufferArray[1][i];
 8005bec:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005bf0:	330a      	adds	r3, #10
 8005bf2:	005b      	lsls	r3, r3, #1
 8005bf4:	3348      	adds	r3, #72	; 0x48
 8005bf6:	443b      	add	r3, r7
 8005bf8:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8005bfc:	637b      	str	r3, [r7, #52]	; 0x34
		for (i = 1; i < 10; i++) {
 8005bfe:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005c02:	3301      	adds	r3, #1
 8005c04:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8005c08:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005c0c:	2b09      	cmp	r3, #9
 8005c0e:	d9cb      	bls.n	8005ba8 <XPT2046_ReadAdc_Smooth_XY+0x114>

		}

		pScreenCoordinate->x = (sBufferArray[0][0] + sBufferArray[0][1]
 8005c10:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8005c14:	461a      	mov	r2, r3
 8005c16:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005c1a:	4413      	add	r3, r2
				+ sBufferArray[0][2] + sBufferArray[0][3] + sBufferArray[0][4]
 8005c1c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005c20:	4413      	add	r3, r2
 8005c22:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8005c26:	4413      	add	r3, r2
 8005c28:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8005c2c:	4413      	add	r3, r2
				+ sBufferArray[0][5] + sBufferArray[0][6] + sBufferArray[0][7]
 8005c2e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8005c32:	4413      	add	r3, r2
 8005c34:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005c38:	4413      	add	r3, r2
 8005c3a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8005c3e:	4413      	add	r3, r2
				+ sBufferArray[0][8] + sBufferArray[0][9] - lX_Min - lX_Max)
 8005c40:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8005c44:	4413      	add	r3, r2
 8005c46:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8005c4a:	441a      	add	r2, r3
 8005c4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c4e:	1ad2      	subs	r2, r2, r3
 8005c50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c52:	1ad3      	subs	r3, r2, r3
				>> 3;
 8005c54:	10db      	asrs	r3, r3, #3
		pScreenCoordinate->x = (sBufferArray[0][0] + sBufferArray[0][1]
 8005c56:	b29a      	uxth	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	801a      	strh	r2, [r3, #0]

		pScreenCoordinate->y = (sBufferArray[1][0] + sBufferArray[1][1]
 8005c5c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8005c60:	461a      	mov	r2, r3
 8005c62:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8005c66:	4413      	add	r3, r2
				+ sBufferArray[1][2] + sBufferArray[1][3] + sBufferArray[1][4]
 8005c68:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8005c72:	4413      	add	r3, r2
 8005c74:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8005c78:	4413      	add	r3, r2
				+ sBufferArray[1][5] + sBufferArray[1][6] + sBufferArray[1][7]
 8005c7a:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8005c7e:	4413      	add	r3, r2
 8005c80:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 8005c84:	4413      	add	r3, r2
 8005c86:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 8005c8a:	4413      	add	r3, r2
				+ sBufferArray[1][8] + sBufferArray[1][9] - lY_Min - lY_Max)
 8005c8c:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 8005c90:	4413      	add	r3, r2
 8005c92:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8005c96:	441a      	add	r2, r3
 8005c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c9a:	1ad2      	subs	r2, r2, r3
 8005c9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c9e:	1ad3      	subs	r3, r2, r3
				>> 3;
 8005ca0:	10db      	asrs	r3, r3, #3
		pScreenCoordinate->y = (sBufferArray[1][0] + sBufferArray[1][1]
 8005ca2:	b29a      	uxth	r2, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	805a      	strh	r2, [r3, #2]

		return 1;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e000      	b.n	8005cae <XPT2046_ReadAdc_Smooth_XY+0x21a>

	}

	return 0;
 8005cac:	2300      	movs	r3, #0

}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3748      	adds	r7, #72	; 0x48
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	bf00      	nop
 8005cb8:	40011800 	.word	0x40011800
 8005cbc:	20000c0a 	.word	0x20000c0a

08005cc0 <XPT2046_Calculate_CalibrationFactor>:
#endif

static uint8_t XPT2046_Calculate_CalibrationFactor(
		strType_XPT2046_Coordinate *pDisplayCoordinate,
		strType_XPT2046_Coordinate *pScreenSample,
		strType_XPT2046_Calibration *pCalibrationFactor) {
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b086      	sub	sp, #24
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	607a      	str	r2, [r7, #4]
	uint8_t ucRet = 1;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	75fb      	strb	r3, [r7, #23]

	pCalibrationFactor->Divider = ((pScreenSample[0].x - pScreenSample[2].x)
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	881b      	ldrh	r3, [r3, #0]
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	3308      	adds	r3, #8
 8005cda:	881b      	ldrh	r3, [r3, #0]
 8005cdc:	1ad3      	subs	r3, r2, r3
			* (pScreenSample[1].y - pScreenSample[2].y))
 8005cde:	68ba      	ldr	r2, [r7, #8]
 8005ce0:	3204      	adds	r2, #4
 8005ce2:	8852      	ldrh	r2, [r2, #2]
 8005ce4:	4611      	mov	r1, r2
 8005ce6:	68ba      	ldr	r2, [r7, #8]
 8005ce8:	3208      	adds	r2, #8
 8005cea:	8852      	ldrh	r2, [r2, #2]
 8005cec:	1a8a      	subs	r2, r1, r2
 8005cee:	fb03 f202 	mul.w	r2, r3, r2
			- ((pScreenSample[1].x - pScreenSample[2].x)
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	3304      	adds	r3, #4
 8005cf6:	881b      	ldrh	r3, [r3, #0]
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	3308      	adds	r3, #8
 8005cfe:	881b      	ldrh	r3, [r3, #0]
 8005d00:	1acb      	subs	r3, r1, r3
					* (pScreenSample[0].y - pScreenSample[2].y));
 8005d02:	68b9      	ldr	r1, [r7, #8]
 8005d04:	8849      	ldrh	r1, [r1, #2]
 8005d06:	4608      	mov	r0, r1
 8005d08:	68b9      	ldr	r1, [r7, #8]
 8005d0a:	3108      	adds	r1, #8
 8005d0c:	8849      	ldrh	r1, [r1, #2]
 8005d0e:	1a41      	subs	r1, r0, r1
 8005d10:	fb01 f303 	mul.w	r3, r1, r3
			- ((pScreenSample[1].x - pScreenSample[2].x)
 8005d14:	1ad3      	subs	r3, r2, r3
	pCalibrationFactor->Divider = ((pScreenSample[0].x - pScreenSample[2].x)
 8005d16:	4618      	mov	r0, r3
 8005d18:	f7fa fbe0 	bl	80004dc <__aeabi_i2d>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	460b      	mov	r3, r1
 8005d20:	6879      	ldr	r1, [r7, #4]
 8005d22:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	if (pCalibrationFactor->Divider == 0)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8005d2c:	f04f 0200 	mov.w	r2, #0
 8005d30:	f04f 0300 	mov.w	r3, #0
 8005d34:	f7fa fea4 	bl	8000a80 <__aeabi_dcmpeq>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d002      	beq.n	8005d44 <XPT2046_Calculate_CalibrationFactor+0x84>
		ucRet = 0;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	75fb      	strb	r3, [r7, #23]
 8005d42:	e145      	b.n	8005fd0 <XPT2046_Calculate_CalibrationFactor+0x310>

	else {

		pCalibrationFactor->An = ((pDisplayCoordinate[0].x
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	881b      	ldrh	r3, [r3, #0]
 8005d48:	461a      	mov	r2, r3
				- pDisplayCoordinate[2].x)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	3308      	adds	r3, #8
 8005d4e:	881b      	ldrh	r3, [r3, #0]
 8005d50:	1ad3      	subs	r3, r2, r3
				* (pScreenSample[1].y - pScreenSample[2].y))
 8005d52:	68ba      	ldr	r2, [r7, #8]
 8005d54:	3204      	adds	r2, #4
 8005d56:	8852      	ldrh	r2, [r2, #2]
 8005d58:	4611      	mov	r1, r2
 8005d5a:	68ba      	ldr	r2, [r7, #8]
 8005d5c:	3208      	adds	r2, #8
 8005d5e:	8852      	ldrh	r2, [r2, #2]
 8005d60:	1a8a      	subs	r2, r1, r2
 8005d62:	fb03 f202 	mul.w	r2, r3, r2
				- ((pDisplayCoordinate[1].x - pDisplayCoordinate[2].x)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	3304      	adds	r3, #4
 8005d6a:	881b      	ldrh	r3, [r3, #0]
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	3308      	adds	r3, #8
 8005d72:	881b      	ldrh	r3, [r3, #0]
 8005d74:	1acb      	subs	r3, r1, r3
						* (pScreenSample[0].y - pScreenSample[2].y));
 8005d76:	68b9      	ldr	r1, [r7, #8]
 8005d78:	8849      	ldrh	r1, [r1, #2]
 8005d7a:	4608      	mov	r0, r1
 8005d7c:	68b9      	ldr	r1, [r7, #8]
 8005d7e:	3108      	adds	r1, #8
 8005d80:	8849      	ldrh	r1, [r1, #2]
 8005d82:	1a41      	subs	r1, r0, r1
 8005d84:	fb01 f303 	mul.w	r3, r1, r3
				- ((pDisplayCoordinate[1].x - pDisplayCoordinate[2].x)
 8005d88:	1ad3      	subs	r3, r2, r3
		pCalibrationFactor->An = ((pDisplayCoordinate[0].x
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7fa fba6 	bl	80004dc <__aeabi_i2d>
 8005d90:	4602      	mov	r2, r0
 8005d92:	460b      	mov	r3, r1
 8005d94:	6879      	ldr	r1, [r7, #4]
 8005d96:	e9c1 2300 	strd	r2, r3, [r1]

		pCalibrationFactor->Bn = ((pScreenSample[0].x - pScreenSample[2].x)
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	881b      	ldrh	r3, [r3, #0]
 8005d9e:	461a      	mov	r2, r3
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	3308      	adds	r3, #8
 8005da4:	881b      	ldrh	r3, [r3, #0]
 8005da6:	1ad3      	subs	r3, r2, r3
				* (pDisplayCoordinate[1].x - pDisplayCoordinate[2].x))
 8005da8:	68fa      	ldr	r2, [r7, #12]
 8005daa:	3204      	adds	r2, #4
 8005dac:	8812      	ldrh	r2, [r2, #0]
 8005dae:	4611      	mov	r1, r2
 8005db0:	68fa      	ldr	r2, [r7, #12]
 8005db2:	3208      	adds	r2, #8
 8005db4:	8812      	ldrh	r2, [r2, #0]
 8005db6:	1a8a      	subs	r2, r1, r2
 8005db8:	fb03 f202 	mul.w	r2, r3, r2
				- ((pDisplayCoordinate[0].x - pDisplayCoordinate[2].x)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	881b      	ldrh	r3, [r3, #0]
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	3308      	adds	r3, #8
 8005dc6:	881b      	ldrh	r3, [r3, #0]
 8005dc8:	1acb      	subs	r3, r1, r3
						* (pScreenSample[1].x - pScreenSample[2].x));
 8005dca:	68b9      	ldr	r1, [r7, #8]
 8005dcc:	3104      	adds	r1, #4
 8005dce:	8809      	ldrh	r1, [r1, #0]
 8005dd0:	4608      	mov	r0, r1
 8005dd2:	68b9      	ldr	r1, [r7, #8]
 8005dd4:	3108      	adds	r1, #8
 8005dd6:	8809      	ldrh	r1, [r1, #0]
 8005dd8:	1a41      	subs	r1, r0, r1
 8005dda:	fb01 f303 	mul.w	r3, r1, r3
				- ((pDisplayCoordinate[0].x - pDisplayCoordinate[2].x)
 8005dde:	1ad3      	subs	r3, r2, r3
		pCalibrationFactor->Bn = ((pScreenSample[0].x - pScreenSample[2].x)
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7fa fb7b 	bl	80004dc <__aeabi_i2d>
 8005de6:	4602      	mov	r2, r0
 8005de8:	460b      	mov	r3, r1
 8005dea:	6879      	ldr	r1, [r7, #4]
 8005dec:	e9c1 2302 	strd	r2, r3, [r1, #8]

		pCalibrationFactor->Cn = (pScreenSample[2].x * pDisplayCoordinate[1].x
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	3308      	adds	r3, #8
 8005df4:	881b      	ldrh	r3, [r3, #0]
 8005df6:	461a      	mov	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	3304      	adds	r3, #4
 8005dfc:	881b      	ldrh	r3, [r3, #0]
 8005dfe:	fb03 f202 	mul.w	r2, r3, r2
				- pScreenSample[1].x * pDisplayCoordinate[2].x)
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	3304      	adds	r3, #4
 8005e06:	881b      	ldrh	r3, [r3, #0]
 8005e08:	4619      	mov	r1, r3
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	3308      	adds	r3, #8
 8005e0e:	881b      	ldrh	r3, [r3, #0]
 8005e10:	fb01 f303 	mul.w	r3, r1, r3
 8005e14:	1ad3      	subs	r3, r2, r3
				* pScreenSample[0].y
 8005e16:	68ba      	ldr	r2, [r7, #8]
 8005e18:	8852      	ldrh	r2, [r2, #2]
 8005e1a:	fb03 f202 	mul.w	r2, r3, r2
				+ (pScreenSample[0].x * pDisplayCoordinate[2].x
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	881b      	ldrh	r3, [r3, #0]
 8005e22:	4619      	mov	r1, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	3308      	adds	r3, #8
 8005e28:	881b      	ldrh	r3, [r3, #0]
 8005e2a:	fb03 f101 	mul.w	r1, r3, r1
						- pScreenSample[2].x * pDisplayCoordinate[0].x)
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	3308      	adds	r3, #8
 8005e32:	881b      	ldrh	r3, [r3, #0]
 8005e34:	4618      	mov	r0, r3
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	881b      	ldrh	r3, [r3, #0]
 8005e3a:	fb00 f303 	mul.w	r3, r0, r3
 8005e3e:	1acb      	subs	r3, r1, r3
						* pScreenSample[1].y
 8005e40:	68b9      	ldr	r1, [r7, #8]
 8005e42:	3104      	adds	r1, #4
 8005e44:	8849      	ldrh	r1, [r1, #2]
 8005e46:	fb01 f303 	mul.w	r3, r1, r3
				+ (pScreenSample[0].x * pDisplayCoordinate[2].x
 8005e4a:	441a      	add	r2, r3
				+ (pScreenSample[1].x * pDisplayCoordinate[0].x
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	3304      	adds	r3, #4
 8005e50:	881b      	ldrh	r3, [r3, #0]
 8005e52:	4619      	mov	r1, r3
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	881b      	ldrh	r3, [r3, #0]
 8005e58:	fb03 f101 	mul.w	r1, r3, r1
						- pScreenSample[0].x * pDisplayCoordinate[1].x)
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	881b      	ldrh	r3, [r3, #0]
 8005e60:	4618      	mov	r0, r3
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	3304      	adds	r3, #4
 8005e66:	881b      	ldrh	r3, [r3, #0]
 8005e68:	fb00 f303 	mul.w	r3, r0, r3
 8005e6c:	1acb      	subs	r3, r1, r3
						* pScreenSample[2].y;
 8005e6e:	68b9      	ldr	r1, [r7, #8]
 8005e70:	3108      	adds	r1, #8
 8005e72:	8849      	ldrh	r1, [r1, #2]
 8005e74:	fb01 f303 	mul.w	r3, r1, r3
				+ (pScreenSample[1].x * pDisplayCoordinate[0].x
 8005e78:	4413      	add	r3, r2
		pCalibrationFactor->Cn = (pScreenSample[2].x * pDisplayCoordinate[1].x
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f7fa fb2e 	bl	80004dc <__aeabi_i2d>
 8005e80:	4602      	mov	r2, r0
 8005e82:	460b      	mov	r3, r1
 8005e84:	6879      	ldr	r1, [r7, #4]
 8005e86:	e9c1 2304 	strd	r2, r3, [r1, #16]

		pCalibrationFactor->Dn = ((pDisplayCoordinate[0].y
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	885b      	ldrh	r3, [r3, #2]
 8005e8e:	461a      	mov	r2, r3
				- pDisplayCoordinate[2].y)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	3308      	adds	r3, #8
 8005e94:	885b      	ldrh	r3, [r3, #2]
 8005e96:	1ad3      	subs	r3, r2, r3
				* (pScreenSample[1].y - pScreenSample[2].y))
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	3204      	adds	r2, #4
 8005e9c:	8852      	ldrh	r2, [r2, #2]
 8005e9e:	4611      	mov	r1, r2
 8005ea0:	68ba      	ldr	r2, [r7, #8]
 8005ea2:	3208      	adds	r2, #8
 8005ea4:	8852      	ldrh	r2, [r2, #2]
 8005ea6:	1a8a      	subs	r2, r1, r2
 8005ea8:	fb03 f202 	mul.w	r2, r3, r2
				- ((pDisplayCoordinate[1].y - pDisplayCoordinate[2].y)
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	3304      	adds	r3, #4
 8005eb0:	885b      	ldrh	r3, [r3, #2]
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	3308      	adds	r3, #8
 8005eb8:	885b      	ldrh	r3, [r3, #2]
 8005eba:	1acb      	subs	r3, r1, r3
						* (pScreenSample[0].y - pScreenSample[2].y));
 8005ebc:	68b9      	ldr	r1, [r7, #8]
 8005ebe:	8849      	ldrh	r1, [r1, #2]
 8005ec0:	4608      	mov	r0, r1
 8005ec2:	68b9      	ldr	r1, [r7, #8]
 8005ec4:	3108      	adds	r1, #8
 8005ec6:	8849      	ldrh	r1, [r1, #2]
 8005ec8:	1a41      	subs	r1, r0, r1
 8005eca:	fb01 f303 	mul.w	r3, r1, r3
				- ((pDisplayCoordinate[1].y - pDisplayCoordinate[2].y)
 8005ece:	1ad3      	subs	r3, r2, r3
		pCalibrationFactor->Dn = ((pDisplayCoordinate[0].y
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7fa fb03 	bl	80004dc <__aeabi_i2d>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	460b      	mov	r3, r1
 8005eda:	6879      	ldr	r1, [r7, #4]
 8005edc:	e9c1 2306 	strd	r2, r3, [r1, #24]

		pCalibrationFactor->En = ((pScreenSample[0].x - pScreenSample[2].x)
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	881b      	ldrh	r3, [r3, #0]
 8005ee4:	461a      	mov	r2, r3
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	3308      	adds	r3, #8
 8005eea:	881b      	ldrh	r3, [r3, #0]
 8005eec:	1ad3      	subs	r3, r2, r3
				* (pDisplayCoordinate[1].y - pDisplayCoordinate[2].y))
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	3204      	adds	r2, #4
 8005ef2:	8852      	ldrh	r2, [r2, #2]
 8005ef4:	4611      	mov	r1, r2
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	3208      	adds	r2, #8
 8005efa:	8852      	ldrh	r2, [r2, #2]
 8005efc:	1a8a      	subs	r2, r1, r2
 8005efe:	fb03 f202 	mul.w	r2, r3, r2
				- ((pDisplayCoordinate[0].y - pDisplayCoordinate[2].y)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	885b      	ldrh	r3, [r3, #2]
 8005f06:	4619      	mov	r1, r3
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	3308      	adds	r3, #8
 8005f0c:	885b      	ldrh	r3, [r3, #2]
 8005f0e:	1acb      	subs	r3, r1, r3
						* (pScreenSample[1].x - pScreenSample[2].x));
 8005f10:	68b9      	ldr	r1, [r7, #8]
 8005f12:	3104      	adds	r1, #4
 8005f14:	8809      	ldrh	r1, [r1, #0]
 8005f16:	4608      	mov	r0, r1
 8005f18:	68b9      	ldr	r1, [r7, #8]
 8005f1a:	3108      	adds	r1, #8
 8005f1c:	8809      	ldrh	r1, [r1, #0]
 8005f1e:	1a41      	subs	r1, r0, r1
 8005f20:	fb01 f303 	mul.w	r3, r1, r3
				- ((pDisplayCoordinate[0].y - pDisplayCoordinate[2].y)
 8005f24:	1ad3      	subs	r3, r2, r3
		pCalibrationFactor->En = ((pScreenSample[0].x - pScreenSample[2].x)
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7fa fad8 	bl	80004dc <__aeabi_i2d>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	460b      	mov	r3, r1
 8005f30:	6879      	ldr	r1, [r7, #4]
 8005f32:	e9c1 2308 	strd	r2, r3, [r1, #32]

		pCalibrationFactor->Fn = (pScreenSample[2].x * pDisplayCoordinate[1].y
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	3308      	adds	r3, #8
 8005f3a:	881b      	ldrh	r3, [r3, #0]
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	3304      	adds	r3, #4
 8005f42:	885b      	ldrh	r3, [r3, #2]
 8005f44:	fb03 f202 	mul.w	r2, r3, r2
				- pScreenSample[1].x * pDisplayCoordinate[2].y)
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	881b      	ldrh	r3, [r3, #0]
 8005f4e:	4619      	mov	r1, r3
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	3308      	adds	r3, #8
 8005f54:	885b      	ldrh	r3, [r3, #2]
 8005f56:	fb01 f303 	mul.w	r3, r1, r3
 8005f5a:	1ad3      	subs	r3, r2, r3
				* pScreenSample[0].y
 8005f5c:	68ba      	ldr	r2, [r7, #8]
 8005f5e:	8852      	ldrh	r2, [r2, #2]
 8005f60:	fb03 f202 	mul.w	r2, r3, r2
				+ (pScreenSample[0].x * pDisplayCoordinate[2].y
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	881b      	ldrh	r3, [r3, #0]
 8005f68:	4619      	mov	r1, r3
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	3308      	adds	r3, #8
 8005f6e:	885b      	ldrh	r3, [r3, #2]
 8005f70:	fb03 f101 	mul.w	r1, r3, r1
						- pScreenSample[2].x * pDisplayCoordinate[0].y)
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	3308      	adds	r3, #8
 8005f78:	881b      	ldrh	r3, [r3, #0]
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	885b      	ldrh	r3, [r3, #2]
 8005f80:	fb00 f303 	mul.w	r3, r0, r3
 8005f84:	1acb      	subs	r3, r1, r3
						* pScreenSample[1].y
 8005f86:	68b9      	ldr	r1, [r7, #8]
 8005f88:	3104      	adds	r1, #4
 8005f8a:	8849      	ldrh	r1, [r1, #2]
 8005f8c:	fb01 f303 	mul.w	r3, r1, r3
				+ (pScreenSample[0].x * pDisplayCoordinate[2].y
 8005f90:	441a      	add	r2, r3
				+ (pScreenSample[1].x * pDisplayCoordinate[0].y
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	3304      	adds	r3, #4
 8005f96:	881b      	ldrh	r3, [r3, #0]
 8005f98:	4619      	mov	r1, r3
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	885b      	ldrh	r3, [r3, #2]
 8005f9e:	fb03 f101 	mul.w	r1, r3, r1
						- pScreenSample[0].x * pDisplayCoordinate[1].y)
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	881b      	ldrh	r3, [r3, #0]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	3304      	adds	r3, #4
 8005fac:	885b      	ldrh	r3, [r3, #2]
 8005fae:	fb00 f303 	mul.w	r3, r0, r3
 8005fb2:	1acb      	subs	r3, r1, r3
						* pScreenSample[2].y;
 8005fb4:	68b9      	ldr	r1, [r7, #8]
 8005fb6:	3108      	adds	r1, #8
 8005fb8:	8849      	ldrh	r1, [r1, #2]
 8005fba:	fb01 f303 	mul.w	r3, r1, r3
				+ (pScreenSample[1].x * pDisplayCoordinate[0].y
 8005fbe:	4413      	add	r3, r2
		pCalibrationFactor->Fn = (pScreenSample[2].x * pDisplayCoordinate[1].y
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f7fa fa8b 	bl	80004dc <__aeabi_i2d>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	460b      	mov	r3, r1
 8005fca:	6879      	ldr	r1, [r7, #4]
 8005fcc:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

	}

	return ucRet;
 8005fd0:	7dfb      	ldrb	r3, [r7, #23]

}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3718      	adds	r7, #24
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
	...

08005fdc <XPT2046_Touch_Calibrate>:

uint8_t XPT2046_Touch_Calibrate(void) {
 8005fdc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005fe0:	b0a0      	sub	sp, #128	; 0x80
 8005fe2:	af02      	add	r7, sp, #8
	uint8_t i;

	char cStr[10];

	uint16_t usScreenWidth, usScreenHeigth;
	uint16_t usTest_x = 0, usTest_y = 0, usGap_x = 0, usGap_y = 0;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8005fea:	2300      	movs	r3, #0
 8005fec:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

	char *pStr = 0;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	66bb      	str	r3, [r7, #104]	; 0x68
	strType_XPT2046_Coordinate strCrossCoordinate[4], strScreenSample[4];

	strType_XPT2046_Calibration CalibrationFactor;

#if ( macXPT2046_Coordinate_GramScan == 1 ) || ( macXPT2046_Coordinate_GramScan == 4 )
	usScreenWidth = LCD_Default_Max_Width;
 8006000:	23f0      	movs	r3, #240	; 0xf0
 8006002:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	usScreenHeigth = LCD_Default_Max_Heigth;
 8006006:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800600a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	    usScreenWidth = LCD_Default_Max_Heigth;
	    usScreenHeigth = LCD_Default_Max_Width;
	
	  #endif

	strCrossCoordinate[0].x = usScreenWidth >> 2;
 800600e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8006012:	089b      	lsrs	r3, r3, #2
 8006014:	b29b      	uxth	r3, r3
 8006016:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	strCrossCoordinate[0].y = usScreenHeigth >> 2;
 800601a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800601e:	089b      	lsrs	r3, r3, #2
 8006020:	b29b      	uxth	r3, r3
 8006022:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

	strCrossCoordinate[1].x = strCrossCoordinate[0].x;
 8006026:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800602a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	strCrossCoordinate[1].y = (usScreenHeigth * 3) >> 2;
 800602e:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 8006032:	4613      	mov	r3, r2
 8006034:	005b      	lsls	r3, r3, #1
 8006036:	4413      	add	r3, r2
 8006038:	109b      	asrs	r3, r3, #2
 800603a:	b29b      	uxth	r3, r3
 800603c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

	strCrossCoordinate[2].x = (usScreenWidth * 3) >> 2;
 8006040:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8006044:	4613      	mov	r3, r2
 8006046:	005b      	lsls	r3, r3, #1
 8006048:	4413      	add	r3, r2
 800604a:	109b      	asrs	r3, r3, #2
 800604c:	b29b      	uxth	r3, r3
 800604e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	strCrossCoordinate[2].y = strCrossCoordinate[1].y;
 8006052:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006056:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

	strCrossCoordinate[3].x = strCrossCoordinate[2].x;
 800605a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800605e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	strCrossCoordinate[3].y = strCrossCoordinate[0].y;
 8006062:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006066:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

	LCD_GramScan(1);
 800606a:	2001      	movs	r0, #1
 800606c:	f7fc fa3a 	bl	80024e4 <LCD_GramScan>

	for (i = 0; i < 4; i++) {
 8006070:	2300      	movs	r3, #0
 8006072:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8006076:	e047      	b.n	8006108 <XPT2046_Touch_Calibrate+0x12c>
		LCD_Clear(0, 0, usScreenWidth, usScreenHeigth);
 8006078:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800607c:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8006080:	2100      	movs	r1, #0
 8006082:	2000      	movs	r0, #0
 8006084:	f7fb ffb6 	bl	8001ff4 <LCD_Clear>

		pStr = "Touch Calibrate ......";
 8006088:	4bb6      	ldr	r3, [pc, #728]	; (8006364 <XPT2046_Touch_Calibrate+0x388>)
 800608a:	66bb      	str	r3, [r7, #104]	; 0x68
		LCD_DrawString_Color(
				(usScreenWidth - (strlen(pStr) - 7) * WIDTH_EN_CHAR) >> 1,
 800608c:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8006090:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006092:	f7fa f8c9 	bl	8000228 <strlen>
 8006096:	4603      	mov	r3, r0
 8006098:	3b07      	subs	r3, #7
 800609a:	00db      	lsls	r3, r3, #3
 800609c:	1ae3      	subs	r3, r4, r3
 800609e:	085b      	lsrs	r3, r3, #1
		LCD_DrawString_Color(
 80060a0:	b298      	uxth	r0, r3
 80060a2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80060a6:	085b      	lsrs	r3, r3, #1
 80060a8:	b299      	uxth	r1, r3
 80060aa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80060ae:	9300      	str	r3, [sp, #0]
 80060b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80060b4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80060b6:	f7fc f9df 	bl	8002478 <LCD_DrawString_Color>
		/*
		sprintf(cStr, "%d", i + 1);
		LCD_DrawString_Color(usScreenWidth >> 1,
				(usScreenHeigth >> 1) - HEIGHT_EN_CHAR, cStr, BACKGROUND, RED);
		*/
		XPT2046_DelayUS(100000);
 80060ba:	48ab      	ldr	r0, [pc, #684]	; (8006368 <XPT2046_Touch_Calibrate+0x38c>)
 80060bc:	f7ff fc22 	bl	8005904 <XPT2046_DelayUS>

		LCD_DrawCross(strCrossCoordinate[i].x, strCrossCoordinate[i].y);
 80060c0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80060c4:	009b      	lsls	r3, r3, #2
 80060c6:	3378      	adds	r3, #120	; 0x78
 80060c8:	443b      	add	r3, r7
 80060ca:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 80060ce:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	3378      	adds	r3, #120	; 0x78
 80060d6:	443b      	add	r3, r7
 80060d8:	f833 3c2e 	ldrh.w	r3, [r3, #-46]
 80060dc:	4619      	mov	r1, r3
 80060de:	4610      	mov	r0, r2
 80060e0:	f7fc f9a8 	bl	8002434 <LCD_DrawCross>

		while (!XPT2046_ReadAdc_Smooth_XY(&strScreenSample[i]))
 80060e4:	bf00      	nop
 80060e6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80060ea:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	4413      	add	r3, r2
 80060f2:	4618      	mov	r0, r3
 80060f4:	f7ff fcce 	bl	8005a94 <XPT2046_ReadAdc_Smooth_XY>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d0f3      	beq.n	80060e6 <XPT2046_Touch_Calibrate+0x10a>
	for (i = 0; i < 4; i++) {
 80060fe:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006102:	3301      	adds	r3, #1
 8006104:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8006108:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800610c:	2b03      	cmp	r3, #3
 800610e:	d9b3      	bls.n	8006078 <XPT2046_Touch_Calibrate+0x9c>
			;

	}

	XPT2046_Calculate_CalibrationFactor(strCrossCoordinate, strScreenSample,
 8006110:	463a      	mov	r2, r7
 8006112:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8006116:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800611a:	4618      	mov	r0, r3
 800611c:	f7ff fdd0 	bl	8005cc0 <XPT2046_Calculate_CalibrationFactor>
			&CalibrationFactor);

	if (CalibrationFactor.Divider == 0)
 8006120:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006124:	f04f 0200 	mov.w	r2, #0
 8006128:	f04f 0300 	mov.w	r3, #0
 800612c:	f7fa fca8 	bl	8000a80 <__aeabi_dcmpeq>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	f040 8113 	bne.w	800635e <XPT2046_Touch_Calibrate+0x382>
		goto Failure;

	usTest_x = ((CalibrationFactor.An * strScreenSample[3].x)
 8006138:	e9d7 4500 	ldrd	r4, r5, [r7]
 800613c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006140:	4618      	mov	r0, r3
 8006142:	f7fa f9cb 	bl	80004dc <__aeabi_i2d>
 8006146:	4602      	mov	r2, r0
 8006148:	460b      	mov	r3, r1
 800614a:	4620      	mov	r0, r4
 800614c:	4629      	mov	r1, r5
 800614e:	f7fa fa2f 	bl	80005b0 <__aeabi_dmul>
 8006152:	4602      	mov	r2, r0
 8006154:	460b      	mov	r3, r1
 8006156:	4690      	mov	r8, r2
 8006158:	4699      	mov	r9, r3
			+ (CalibrationFactor.Bn * strScreenSample[3].y)
 800615a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800615e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006162:	4618      	mov	r0, r3
 8006164:	f7fa f9ba 	bl	80004dc <__aeabi_i2d>
 8006168:	4602      	mov	r2, r0
 800616a:	460b      	mov	r3, r1
 800616c:	4620      	mov	r0, r4
 800616e:	4629      	mov	r1, r5
 8006170:	f7fa fa1e 	bl	80005b0 <__aeabi_dmul>
 8006174:	4602      	mov	r2, r0
 8006176:	460b      	mov	r3, r1
 8006178:	4640      	mov	r0, r8
 800617a:	4649      	mov	r1, r9
 800617c:	f7fa f862 	bl	8000244 <__adddf3>
 8006180:	4602      	mov	r2, r0
 8006182:	460b      	mov	r3, r1
 8006184:	4610      	mov	r0, r2
 8006186:	4619      	mov	r1, r3
			+ CalibrationFactor.Cn) / CalibrationFactor.Divider;
 8006188:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800618c:	f7fa f85a 	bl	8000244 <__adddf3>
 8006190:	4602      	mov	r2, r0
 8006192:	460b      	mov	r3, r1
 8006194:	4610      	mov	r0, r2
 8006196:	4619      	mov	r1, r3
 8006198:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800619c:	f7fa fb32 	bl	8000804 <__aeabi_ddiv>
 80061a0:	4602      	mov	r2, r0
 80061a2:	460b      	mov	r3, r1
	usTest_x = ((CalibrationFactor.An * strScreenSample[3].x)
 80061a4:	4610      	mov	r0, r2
 80061a6:	4619      	mov	r1, r3
 80061a8:	f7fa fcda 	bl	8000b60 <__aeabi_d2uiz>
 80061ac:	4603      	mov	r3, r0
 80061ae:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
	usTest_y = ((CalibrationFactor.Dn * strScreenSample[3].x)
 80061b2:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80061b6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80061ba:	4618      	mov	r0, r3
 80061bc:	f7fa f98e 	bl	80004dc <__aeabi_i2d>
 80061c0:	4602      	mov	r2, r0
 80061c2:	460b      	mov	r3, r1
 80061c4:	4620      	mov	r0, r4
 80061c6:	4629      	mov	r1, r5
 80061c8:	f7fa f9f2 	bl	80005b0 <__aeabi_dmul>
 80061cc:	4602      	mov	r2, r0
 80061ce:	460b      	mov	r3, r1
 80061d0:	4690      	mov	r8, r2
 80061d2:	4699      	mov	r9, r3
			+ (CalibrationFactor.En * strScreenSample[3].y)
 80061d4:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80061d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80061dc:	4618      	mov	r0, r3
 80061de:	f7fa f97d 	bl	80004dc <__aeabi_i2d>
 80061e2:	4602      	mov	r2, r0
 80061e4:	460b      	mov	r3, r1
 80061e6:	4620      	mov	r0, r4
 80061e8:	4629      	mov	r1, r5
 80061ea:	f7fa f9e1 	bl	80005b0 <__aeabi_dmul>
 80061ee:	4602      	mov	r2, r0
 80061f0:	460b      	mov	r3, r1
 80061f2:	4640      	mov	r0, r8
 80061f4:	4649      	mov	r1, r9
 80061f6:	f7fa f825 	bl	8000244 <__adddf3>
 80061fa:	4602      	mov	r2, r0
 80061fc:	460b      	mov	r3, r1
 80061fe:	4610      	mov	r0, r2
 8006200:	4619      	mov	r1, r3
			+ CalibrationFactor.Fn) / CalibrationFactor.Divider;
 8006202:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006206:	f7fa f81d 	bl	8000244 <__adddf3>
 800620a:	4602      	mov	r2, r0
 800620c:	460b      	mov	r3, r1
 800620e:	4610      	mov	r0, r2
 8006210:	4619      	mov	r1, r3
 8006212:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006216:	f7fa faf5 	bl	8000804 <__aeabi_ddiv>
 800621a:	4602      	mov	r2, r0
 800621c:	460b      	mov	r3, r1
	usTest_y = ((CalibrationFactor.Dn * strScreenSample[3].x)
 800621e:	4610      	mov	r0, r2
 8006220:	4619      	mov	r1, r3
 8006222:	f7fa fc9d 	bl	8000b60 <__aeabi_d2uiz>
 8006226:	4603      	mov	r3, r0
 8006228:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72

	usGap_x =
			(usTest_x > strCrossCoordinate[3].x) ?
 800622c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
	usGap_x =
 8006230:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8006234:	429a      	cmp	r2, r3
 8006236:	d906      	bls.n	8006246 <XPT2046_Touch_Calibrate+0x26a>
					(usTest_x - strCrossCoordinate[3].x) :
 8006238:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
	usGap_x =
 800623c:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	b29b      	uxth	r3, r3
 8006244:	e005      	b.n	8006252 <XPT2046_Touch_Calibrate+0x276>
					(strCrossCoordinate[3].x - usTest_x);
 8006246:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
	usGap_x =
 800624a:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 800624e:	1ad3      	subs	r3, r2, r3
 8006250:	b29b      	uxth	r3, r3
 8006252:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	usGap_y =
			(usTest_y > strCrossCoordinate[3].y) ?
 8006256:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
	usGap_y =
 800625a:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 800625e:	429a      	cmp	r2, r3
 8006260:	d906      	bls.n	8006270 <XPT2046_Touch_Calibrate+0x294>
					(usTest_y - strCrossCoordinate[3].y) :
 8006262:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
	usGap_y =
 8006266:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 800626a:	1ad3      	subs	r3, r2, r3
 800626c:	b29b      	uxth	r3, r3
 800626e:	e005      	b.n	800627c <XPT2046_Touch_Calibrate+0x2a0>
					(strCrossCoordinate[3].y - usTest_y);
 8006270:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
	usGap_y =
 8006274:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	b29b      	uxth	r3, r3
 800627c:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

	if ((usGap_x > 10) || (usGap_y > 10))
 8006280:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8006284:	2b0a      	cmp	r3, #10
 8006286:	d877      	bhi.n	8006378 <XPT2046_Touch_Calibrate+0x39c>
 8006288:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800628c:	2b0a      	cmp	r3, #10
 800628e:	d873      	bhi.n	8006378 <XPT2046_Touch_Calibrate+0x39c>
		goto Failure;

	strXPT2046_TouchPara.dX_X = (CalibrationFactor.An * 1.0)
 8006290:	e9d7 0100 	ldrd	r0, r1, [r7]
			/ CalibrationFactor.Divider;
 8006294:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006298:	f7fa fab4 	bl	8000804 <__aeabi_ddiv>
 800629c:	4602      	mov	r2, r0
 800629e:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dX_X = (CalibrationFactor.An * 1.0)
 80062a0:	4932      	ldr	r1, [pc, #200]	; (800636c <XPT2046_Touch_Calibrate+0x390>)
 80062a2:	e9c1 2300 	strd	r2, r3, [r1]
	strXPT2046_TouchPara.dX_Y = (CalibrationFactor.Bn * 1.0)
 80062a6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
			/ CalibrationFactor.Divider;
 80062aa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80062ae:	f7fa faa9 	bl	8000804 <__aeabi_ddiv>
 80062b2:	4602      	mov	r2, r0
 80062b4:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dX_Y = (CalibrationFactor.Bn * 1.0)
 80062b6:	492d      	ldr	r1, [pc, #180]	; (800636c <XPT2046_Touch_Calibrate+0x390>)
 80062b8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	strXPT2046_TouchPara.dX = (CalibrationFactor.Cn * 1.0)
 80062bc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
			/ CalibrationFactor.Divider;
 80062c0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80062c4:	f7fa fa9e 	bl	8000804 <__aeabi_ddiv>
 80062c8:	4602      	mov	r2, r0
 80062ca:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dX = (CalibrationFactor.Cn * 1.0)
 80062cc:	4927      	ldr	r1, [pc, #156]	; (800636c <XPT2046_Touch_Calibrate+0x390>)
 80062ce:	e9c1 2304 	strd	r2, r3, [r1, #16]

	strXPT2046_TouchPara.dY_X = (CalibrationFactor.Dn * 1.0)
 80062d2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
			/ CalibrationFactor.Divider;
 80062d6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80062da:	f7fa fa93 	bl	8000804 <__aeabi_ddiv>
 80062de:	4602      	mov	r2, r0
 80062e0:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dY_X = (CalibrationFactor.Dn * 1.0)
 80062e2:	4922      	ldr	r1, [pc, #136]	; (800636c <XPT2046_Touch_Calibrate+0x390>)
 80062e4:	e9c1 2306 	strd	r2, r3, [r1, #24]
	strXPT2046_TouchPara.dY_Y = (CalibrationFactor.En * 1.0)
 80062e8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
			/ CalibrationFactor.Divider;
 80062ec:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80062f0:	f7fa fa88 	bl	8000804 <__aeabi_ddiv>
 80062f4:	4602      	mov	r2, r0
 80062f6:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dY_Y = (CalibrationFactor.En * 1.0)
 80062f8:	491c      	ldr	r1, [pc, #112]	; (800636c <XPT2046_Touch_Calibrate+0x390>)
 80062fa:	e9c1 2308 	strd	r2, r3, [r1, #32]
	strXPT2046_TouchPara.dY = (CalibrationFactor.Fn * 1.0)
 80062fe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
			/ CalibrationFactor.Divider;
 8006302:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006306:	f7fa fa7d 	bl	8000804 <__aeabi_ddiv>
 800630a:	4602      	mov	r2, r0
 800630c:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dY = (CalibrationFactor.Fn * 1.0)
 800630e:	4917      	ldr	r1, [pc, #92]	; (800636c <XPT2046_Touch_Calibrate+0x390>)
 8006310:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

#endif

	LCD_Clear(0, 0, usScreenWidth, usScreenHeigth);
 8006314:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006318:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 800631c:	2100      	movs	r1, #0
 800631e:	2000      	movs	r0, #0
 8006320:	f7fb fe68 	bl	8001ff4 <LCD_Clear>

	pStr = "Welcome !";
 8006324:	4b12      	ldr	r3, [pc, #72]	; (8006370 <XPT2046_Touch_Calibrate+0x394>)
 8006326:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color((usScreenWidth - strlen(pStr) * WIDTH_EN_CHAR) >> 1,
 8006328:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 800632c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800632e:	f7f9 ff7b 	bl	8000228 <strlen>
 8006332:	4603      	mov	r3, r0
 8006334:	00db      	lsls	r3, r3, #3
 8006336:	1ae3      	subs	r3, r4, r3
 8006338:	085b      	lsrs	r3, r3, #1
 800633a:	b298      	uxth	r0, r3
 800633c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006340:	085b      	lsrs	r3, r3, #1
 8006342:	b299      	uxth	r1, r3
 8006344:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8006348:	9300      	str	r3, [sp, #0]
 800634a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800634e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006350:	f7fc f892 	bl	8002478 <LCD_DrawString_Color>
			usScreenHeigth >> 1, pStr, BACKGROUND, RED);

	XPT2046_DelayUS(200000);
 8006354:	4807      	ldr	r0, [pc, #28]	; (8006374 <XPT2046_Touch_Calibrate+0x398>)
 8006356:	f7ff fad5 	bl	8005904 <XPT2046_DelayUS>

	return 1;
 800635a:	2301      	movs	r3, #1
 800635c:	e04b      	b.n	80063f6 <XPT2046_Touch_Calibrate+0x41a>
		goto Failure;
 800635e:	bf00      	nop
 8006360:	e00b      	b.n	800637a <XPT2046_Touch_Calibrate+0x39e>
 8006362:	bf00      	nop
 8006364:	08011f7c 	.word	0x08011f7c
 8006368:	000186a0 	.word	0x000186a0
 800636c:	20000010 	.word	0x20000010
 8006370:	08011f94 	.word	0x08011f94
 8006374:	00030d40 	.word	0x00030d40
		goto Failure;
 8006378:	bf00      	nop

	Failure:

	LCD_Clear(0, 0, usScreenWidth, usScreenHeigth);
 800637a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800637e:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8006382:	2100      	movs	r1, #0
 8006384:	2000      	movs	r0, #0
 8006386:	f7fb fe35 	bl	8001ff4 <LCD_Clear>

	pStr = "Calibrate fail";
 800638a:	4b1d      	ldr	r3, [pc, #116]	; (8006400 <XPT2046_Touch_Calibrate+0x424>)
 800638c:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color((usScreenWidth - strlen(pStr) * WIDTH_EN_CHAR) >> 1,
 800638e:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8006392:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006394:	f7f9 ff48 	bl	8000228 <strlen>
 8006398:	4603      	mov	r3, r0
 800639a:	00db      	lsls	r3, r3, #3
 800639c:	1ae3      	subs	r3, r4, r3
 800639e:	085b      	lsrs	r3, r3, #1
 80063a0:	b298      	uxth	r0, r3
 80063a2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80063a6:	085b      	lsrs	r3, r3, #1
 80063a8:	b299      	uxth	r1, r3
 80063aa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80063ae:	9300      	str	r3, [sp, #0]
 80063b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80063b4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80063b6:	f7fc f85f 	bl	8002478 <LCD_DrawString_Color>
			usScreenHeigth >> 1, pStr, BACKGROUND, RED);

	pStr = "try again";
 80063ba:	4b12      	ldr	r3, [pc, #72]	; (8006404 <XPT2046_Touch_Calibrate+0x428>)
 80063bc:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color((usScreenWidth - strlen(pStr) * WIDTH_EN_CHAR) >> 1,
 80063be:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 80063c2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80063c4:	f7f9 ff30 	bl	8000228 <strlen>
 80063c8:	4603      	mov	r3, r0
 80063ca:	00db      	lsls	r3, r3, #3
 80063cc:	1ae3      	subs	r3, r4, r3
 80063ce:	085b      	lsrs	r3, r3, #1
 80063d0:	b298      	uxth	r0, r3
 80063d2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80063d6:	085b      	lsrs	r3, r3, #1
 80063d8:	b29b      	uxth	r3, r3
 80063da:	3310      	adds	r3, #16
 80063dc:	b299      	uxth	r1, r3
 80063de:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80063e2:	9300      	str	r3, [sp, #0]
 80063e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80063e8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80063ea:	f7fc f845 	bl	8002478 <LCD_DrawString_Color>
			(usScreenHeigth >> 1) + HEIGHT_EN_CHAR, pStr, BACKGROUND, RED);

	XPT2046_DelayUS(1000000);
 80063ee:	4806      	ldr	r0, [pc, #24]	; (8006408 <XPT2046_Touch_Calibrate+0x42c>)
 80063f0:	f7ff fa88 	bl	8005904 <XPT2046_DelayUS>

	return 0;
 80063f4:	2300      	movs	r3, #0

}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3778      	adds	r7, #120	; 0x78
 80063fa:	46bd      	mov	sp, r7
 80063fc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006400:	08011fa0 	.word	0x08011fa0
 8006404:	08011fb0 	.word	0x08011fb0
 8006408:	000f4240 	.word	0x000f4240

0800640c <XPT2046_Get_TouchedPoint>:

uint8_t XPT2046_Get_TouchedPoint(strType_XPT2046_Coordinate *pDisplayCoordinate,
		strType_XPT2046_TouchPara *pTouchPara) {
 800640c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006410:	b084      	sub	sp, #16
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
 8006416:	6039      	str	r1, [r7, #0]
	uint8_t ucRet = 1;
 8006418:	2301      	movs	r3, #1
 800641a:	73fb      	strb	r3, [r7, #15]

	strType_XPT2046_Coordinate strScreenCoordinate;

	if (XPT2046_ReadAdc_Smooth_XY(&strScreenCoordinate)) {
 800641c:	f107 0308 	add.w	r3, r7, #8
 8006420:	4618      	mov	r0, r3
 8006422:	f7ff fb37 	bl	8005a94 <XPT2046_ReadAdc_Smooth_XY>
 8006426:	4603      	mov	r3, r0
 8006428:	2b00      	cmp	r3, #0
 800642a:	d06e      	beq.n	800650a <XPT2046_Get_TouchedPoint+0xfe>
		pDisplayCoordinate->x = ((pTouchPara->dX_X * strScreenCoordinate.x)
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006432:	893b      	ldrh	r3, [r7, #8]
 8006434:	4618      	mov	r0, r3
 8006436:	f7fa f851 	bl	80004dc <__aeabi_i2d>
 800643a:	4602      	mov	r2, r0
 800643c:	460b      	mov	r3, r1
 800643e:	4620      	mov	r0, r4
 8006440:	4629      	mov	r1, r5
 8006442:	f7fa f8b5 	bl	80005b0 <__aeabi_dmul>
 8006446:	4602      	mov	r2, r0
 8006448:	460b      	mov	r3, r1
 800644a:	4690      	mov	r8, r2
 800644c:	4699      	mov	r9, r3
				+ (pTouchPara->dX_Y * strScreenCoordinate.y) + pTouchPara->dX);
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8006454:	897b      	ldrh	r3, [r7, #10]
 8006456:	4618      	mov	r0, r3
 8006458:	f7fa f840 	bl	80004dc <__aeabi_i2d>
 800645c:	4602      	mov	r2, r0
 800645e:	460b      	mov	r3, r1
 8006460:	4620      	mov	r0, r4
 8006462:	4629      	mov	r1, r5
 8006464:	f7fa f8a4 	bl	80005b0 <__aeabi_dmul>
 8006468:	4602      	mov	r2, r0
 800646a:	460b      	mov	r3, r1
 800646c:	4640      	mov	r0, r8
 800646e:	4649      	mov	r1, r9
 8006470:	f7f9 fee8 	bl	8000244 <__adddf3>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	4610      	mov	r0, r2
 800647a:	4619      	mov	r1, r3
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8006482:	f7f9 fedf 	bl	8000244 <__adddf3>
 8006486:	4602      	mov	r2, r0
 8006488:	460b      	mov	r3, r1
		pDisplayCoordinate->x = ((pTouchPara->dX_X * strScreenCoordinate.x)
 800648a:	4610      	mov	r0, r2
 800648c:	4619      	mov	r1, r3
 800648e:	f7fa fb67 	bl	8000b60 <__aeabi_d2uiz>
 8006492:	4603      	mov	r3, r0
 8006494:	b29a      	uxth	r2, r3
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	801a      	strh	r2, [r3, #0]
		pDisplayCoordinate->y = ((pTouchPara->dY_X * strScreenCoordinate.x)
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80064a0:	893b      	ldrh	r3, [r7, #8]
 80064a2:	4618      	mov	r0, r3
 80064a4:	f7fa f81a 	bl	80004dc <__aeabi_i2d>
 80064a8:	4602      	mov	r2, r0
 80064aa:	460b      	mov	r3, r1
 80064ac:	4620      	mov	r0, r4
 80064ae:	4629      	mov	r1, r5
 80064b0:	f7fa f87e 	bl	80005b0 <__aeabi_dmul>
 80064b4:	4602      	mov	r2, r0
 80064b6:	460b      	mov	r3, r1
 80064b8:	4690      	mov	r8, r2
 80064ba:	4699      	mov	r9, r3
				+ (pTouchPara->dY_Y * strScreenCoordinate.y) + pTouchPara->dY);
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80064c2:	897b      	ldrh	r3, [r7, #10]
 80064c4:	4618      	mov	r0, r3
 80064c6:	f7fa f809 	bl	80004dc <__aeabi_i2d>
 80064ca:	4602      	mov	r2, r0
 80064cc:	460b      	mov	r3, r1
 80064ce:	4620      	mov	r0, r4
 80064d0:	4629      	mov	r1, r5
 80064d2:	f7fa f86d 	bl	80005b0 <__aeabi_dmul>
 80064d6:	4602      	mov	r2, r0
 80064d8:	460b      	mov	r3, r1
 80064da:	4640      	mov	r0, r8
 80064dc:	4649      	mov	r1, r9
 80064de:	f7f9 feb1 	bl	8000244 <__adddf3>
 80064e2:	4602      	mov	r2, r0
 80064e4:	460b      	mov	r3, r1
 80064e6:	4610      	mov	r0, r2
 80064e8:	4619      	mov	r1, r3
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80064f0:	f7f9 fea8 	bl	8000244 <__adddf3>
 80064f4:	4602      	mov	r2, r0
 80064f6:	460b      	mov	r3, r1
		pDisplayCoordinate->y = ((pTouchPara->dY_X * strScreenCoordinate.x)
 80064f8:	4610      	mov	r0, r2
 80064fa:	4619      	mov	r1, r3
 80064fc:	f7fa fb30 	bl	8000b60 <__aeabi_d2uiz>
 8006500:	4603      	mov	r3, r0
 8006502:	b29a      	uxth	r2, r3
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	805a      	strh	r2, [r3, #2]
 8006508:	e001      	b.n	800650e <XPT2046_Get_TouchedPoint+0x102>

	}

	else
		ucRet = 0;
 800650a:	2300      	movs	r3, #0
 800650c:	73fb      	strb	r3, [r7, #15]

	return ucRet;
 800650e:	7bfb      	ldrb	r3, [r7, #15]

}
 8006510:	4618      	mov	r0, r3
 8006512:	3710      	adds	r7, #16
 8006514:	46bd      	mov	sp, r7
 8006516:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800651a <XPT2046_Reset_TouchPoint>:

void XPT2046_Reset_TouchPoint(strType_XPT2046_Coordinate *pDisplayCoordinate){
 800651a:	b480      	push	{r7}
 800651c:	b083      	sub	sp, #12
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
	//Reset X and Y
	pDisplayCoordinate->x = 0;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	801a      	strh	r2, [r3, #0]
	pDisplayCoordinate->y = 0;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	805a      	strh	r2, [r3, #2]
}
 800652e:	bf00      	nop
 8006530:	370c      	adds	r7, #12
 8006532:	46bd      	mov	sp, r7
 8006534:	bc80      	pop	{r7}
 8006536:	4770      	bx	lr

08006538 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006538:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800653a:	e003      	b.n	8006544 <LoopCopyDataInit>

0800653c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800653c:	4b0b      	ldr	r3, [pc, #44]	; (800656c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800653e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006540:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006542:	3104      	adds	r1, #4

08006544 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006544:	480a      	ldr	r0, [pc, #40]	; (8006570 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8006546:	4b0b      	ldr	r3, [pc, #44]	; (8006574 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8006548:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800654a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800654c:	d3f6      	bcc.n	800653c <CopyDataInit>
  ldr r2, =_sbss
 800654e:	4a0a      	ldr	r2, [pc, #40]	; (8006578 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8006550:	e002      	b.n	8006558 <LoopFillZerobss>

08006552 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006552:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006554:	f842 3b04 	str.w	r3, [r2], #4

08006558 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8006558:	4b08      	ldr	r3, [pc, #32]	; (800657c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800655a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800655c:	d3f9      	bcc.n	8006552 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800655e:	f7ff f931 	bl	80057c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006562:	f002 fed1 	bl	8009308 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006566:	f7fc f8f9 	bl	800275c <main>
  bx lr
 800656a:	4770      	bx	lr
  ldr r3, =_sidata
 800656c:	0806037c 	.word	0x0806037c
  ldr r0, =_sdata
 8006570:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006574:	200009fc 	.word	0x200009fc
  ldr r2, =_sbss
 8006578:	200009fc 	.word	0x200009fc
  ldr r3, = _ebss
 800657c:	20000c4c 	.word	0x20000c4c

08006580 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006580:	e7fe      	b.n	8006580 <ADC1_2_IRQHandler>
	...

08006584 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006588:	4b08      	ldr	r3, [pc, #32]	; (80065ac <HAL_Init+0x28>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a07      	ldr	r2, [pc, #28]	; (80065ac <HAL_Init+0x28>)
 800658e:	f043 0310 	orr.w	r3, r3, #16
 8006592:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006594:	2003      	movs	r0, #3
 8006596:	f000 f943 	bl	8006820 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800659a:	2000      	movs	r0, #0
 800659c:	f000 f808 	bl	80065b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80065a0:	f7fe fe34 	bl	800520c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80065a4:	2300      	movs	r3, #0
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	40022000 	.word	0x40022000

080065b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80065b8:	4b12      	ldr	r3, [pc, #72]	; (8006604 <HAL_InitTick+0x54>)
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	4b12      	ldr	r3, [pc, #72]	; (8006608 <HAL_InitTick+0x58>)
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	4619      	mov	r1, r3
 80065c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80065c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80065ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ce:	4618      	mov	r0, r3
 80065d0:	f000 f95b 	bl	800688a <HAL_SYSTICK_Config>
 80065d4:	4603      	mov	r3, r0
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d001      	beq.n	80065de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	e00e      	b.n	80065fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2b0f      	cmp	r3, #15
 80065e2:	d80a      	bhi.n	80065fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80065e4:	2200      	movs	r2, #0
 80065e6:	6879      	ldr	r1, [r7, #4]
 80065e8:	f04f 30ff 	mov.w	r0, #4294967295
 80065ec:	f000 f923 	bl	8006836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80065f0:	4a06      	ldr	r2, [pc, #24]	; (800660c <HAL_InitTick+0x5c>)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80065f6:	2300      	movs	r3, #0
 80065f8:	e000      	b.n	80065fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3708      	adds	r7, #8
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}
 8006604:	20000008 	.word	0x20000008
 8006608:	20000044 	.word	0x20000044
 800660c:	20000040 	.word	0x20000040

08006610 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006610:	b480      	push	{r7}
 8006612:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006614:	4b05      	ldr	r3, [pc, #20]	; (800662c <HAL_IncTick+0x1c>)
 8006616:	781b      	ldrb	r3, [r3, #0]
 8006618:	461a      	mov	r2, r3
 800661a:	4b05      	ldr	r3, [pc, #20]	; (8006630 <HAL_IncTick+0x20>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4413      	add	r3, r2
 8006620:	4a03      	ldr	r2, [pc, #12]	; (8006630 <HAL_IncTick+0x20>)
 8006622:	6013      	str	r3, [r2, #0]
}
 8006624:	bf00      	nop
 8006626:	46bd      	mov	sp, r7
 8006628:	bc80      	pop	{r7}
 800662a:	4770      	bx	lr
 800662c:	20000044 	.word	0x20000044
 8006630:	20000c0c 	.word	0x20000c0c

08006634 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006634:	b480      	push	{r7}
 8006636:	af00      	add	r7, sp, #0
  return uwTick;
 8006638:	4b02      	ldr	r3, [pc, #8]	; (8006644 <HAL_GetTick+0x10>)
 800663a:	681b      	ldr	r3, [r3, #0]
}
 800663c:	4618      	mov	r0, r3
 800663e:	46bd      	mov	sp, r7
 8006640:	bc80      	pop	{r7}
 8006642:	4770      	bx	lr
 8006644:	20000c0c 	.word	0x20000c0c

08006648 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006650:	f7ff fff0 	bl	8006634 <HAL_GetTick>
 8006654:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006660:	d005      	beq.n	800666e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006662:	4b0a      	ldr	r3, [pc, #40]	; (800668c <HAL_Delay+0x44>)
 8006664:	781b      	ldrb	r3, [r3, #0]
 8006666:	461a      	mov	r2, r3
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	4413      	add	r3, r2
 800666c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800666e:	bf00      	nop
 8006670:	f7ff ffe0 	bl	8006634 <HAL_GetTick>
 8006674:	4602      	mov	r2, r0
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	1ad3      	subs	r3, r2, r3
 800667a:	68fa      	ldr	r2, [r7, #12]
 800667c:	429a      	cmp	r2, r3
 800667e:	d8f7      	bhi.n	8006670 <HAL_Delay+0x28>
  {
  }
}
 8006680:	bf00      	nop
 8006682:	bf00      	nop
 8006684:	3710      	adds	r7, #16
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	20000044 	.word	0x20000044

08006690 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006690:	b480      	push	{r7}
 8006692:	b085      	sub	sp, #20
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f003 0307 	and.w	r3, r3, #7
 800669e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80066a0:	4b0c      	ldr	r3, [pc, #48]	; (80066d4 <NVIC_SetPriorityGrouping+0x44>)
 80066a2:	68db      	ldr	r3, [r3, #12]
 80066a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80066a6:	68ba      	ldr	r2, [r7, #8]
 80066a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80066ac:	4013      	ands	r3, r2
 80066ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80066b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80066bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80066c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80066c2:	4a04      	ldr	r2, [pc, #16]	; (80066d4 <NVIC_SetPriorityGrouping+0x44>)
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	60d3      	str	r3, [r2, #12]
}
 80066c8:	bf00      	nop
 80066ca:	3714      	adds	r7, #20
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bc80      	pop	{r7}
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop
 80066d4:	e000ed00 	.word	0xe000ed00

080066d8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80066d8:	b480      	push	{r7}
 80066da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80066dc:	4b04      	ldr	r3, [pc, #16]	; (80066f0 <NVIC_GetPriorityGrouping+0x18>)
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	0a1b      	lsrs	r3, r3, #8
 80066e2:	f003 0307 	and.w	r3, r3, #7
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bc80      	pop	{r7}
 80066ec:	4770      	bx	lr
 80066ee:	bf00      	nop
 80066f0:	e000ed00 	.word	0xe000ed00

080066f4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	4603      	mov	r3, r0
 80066fc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80066fe:	79fb      	ldrb	r3, [r7, #7]
 8006700:	f003 021f 	and.w	r2, r3, #31
 8006704:	4906      	ldr	r1, [pc, #24]	; (8006720 <NVIC_EnableIRQ+0x2c>)
 8006706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800670a:	095b      	lsrs	r3, r3, #5
 800670c:	2001      	movs	r0, #1
 800670e:	fa00 f202 	lsl.w	r2, r0, r2
 8006712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006716:	bf00      	nop
 8006718:	370c      	adds	r7, #12
 800671a:	46bd      	mov	sp, r7
 800671c:	bc80      	pop	{r7}
 800671e:	4770      	bx	lr
 8006720:	e000e100 	.word	0xe000e100

08006724 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	4603      	mov	r3, r0
 800672c:	6039      	str	r1, [r7, #0]
 800672e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8006730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006734:	2b00      	cmp	r3, #0
 8006736:	da0b      	bge.n	8006750 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	b2da      	uxtb	r2, r3
 800673c:	490c      	ldr	r1, [pc, #48]	; (8006770 <NVIC_SetPriority+0x4c>)
 800673e:	79fb      	ldrb	r3, [r7, #7]
 8006740:	f003 030f 	and.w	r3, r3, #15
 8006744:	3b04      	subs	r3, #4
 8006746:	0112      	lsls	r2, r2, #4
 8006748:	b2d2      	uxtb	r2, r2
 800674a:	440b      	add	r3, r1
 800674c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800674e:	e009      	b.n	8006764 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	b2da      	uxtb	r2, r3
 8006754:	4907      	ldr	r1, [pc, #28]	; (8006774 <NVIC_SetPriority+0x50>)
 8006756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800675a:	0112      	lsls	r2, r2, #4
 800675c:	b2d2      	uxtb	r2, r2
 800675e:	440b      	add	r3, r1
 8006760:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006764:	bf00      	nop
 8006766:	370c      	adds	r7, #12
 8006768:	46bd      	mov	sp, r7
 800676a:	bc80      	pop	{r7}
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	e000ed00 	.word	0xe000ed00
 8006774:	e000e100 	.word	0xe000e100

08006778 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006778:	b480      	push	{r7}
 800677a:	b089      	sub	sp, #36	; 0x24
 800677c:	af00      	add	r7, sp, #0
 800677e:	60f8      	str	r0, [r7, #12]
 8006780:	60b9      	str	r1, [r7, #8]
 8006782:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f003 0307 	and.w	r3, r3, #7
 800678a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	f1c3 0307 	rsb	r3, r3, #7
 8006792:	2b04      	cmp	r3, #4
 8006794:	bf28      	it	cs
 8006796:	2304      	movcs	r3, #4
 8006798:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800679a:	69fb      	ldr	r3, [r7, #28]
 800679c:	3304      	adds	r3, #4
 800679e:	2b06      	cmp	r3, #6
 80067a0:	d902      	bls.n	80067a8 <NVIC_EncodePriority+0x30>
 80067a2:	69fb      	ldr	r3, [r7, #28]
 80067a4:	3b03      	subs	r3, #3
 80067a6:	e000      	b.n	80067aa <NVIC_EncodePriority+0x32>
 80067a8:	2300      	movs	r3, #0
 80067aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80067ac:	f04f 32ff 	mov.w	r2, #4294967295
 80067b0:	69bb      	ldr	r3, [r7, #24]
 80067b2:	fa02 f303 	lsl.w	r3, r2, r3
 80067b6:	43da      	mvns	r2, r3
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	401a      	ands	r2, r3
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80067c0:	f04f 31ff 	mov.w	r1, #4294967295
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	fa01 f303 	lsl.w	r3, r1, r3
 80067ca:	43d9      	mvns	r1, r3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80067d0:	4313      	orrs	r3, r2
         );
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3724      	adds	r7, #36	; 0x24
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bc80      	pop	{r7}
 80067da:	4770      	bx	lr

080067dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b082      	sub	sp, #8
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	3b01      	subs	r3, #1
 80067e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80067ec:	d301      	bcc.n	80067f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80067ee:	2301      	movs	r3, #1
 80067f0:	e00f      	b.n	8006812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80067f2:	4a0a      	ldr	r2, [pc, #40]	; (800681c <SysTick_Config+0x40>)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	3b01      	subs	r3, #1
 80067f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80067fa:	210f      	movs	r1, #15
 80067fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006800:	f7ff ff90 	bl	8006724 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006804:	4b05      	ldr	r3, [pc, #20]	; (800681c <SysTick_Config+0x40>)
 8006806:	2200      	movs	r2, #0
 8006808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800680a:	4b04      	ldr	r3, [pc, #16]	; (800681c <SysTick_Config+0x40>)
 800680c:	2207      	movs	r2, #7
 800680e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3708      	adds	r7, #8
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	e000e010 	.word	0xe000e010

08006820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b082      	sub	sp, #8
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f7ff ff31 	bl	8006690 <NVIC_SetPriorityGrouping>
}
 800682e:	bf00      	nop
 8006830:	3708      	adds	r7, #8
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}

08006836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006836:	b580      	push	{r7, lr}
 8006838:	b086      	sub	sp, #24
 800683a:	af00      	add	r7, sp, #0
 800683c:	4603      	mov	r3, r0
 800683e:	60b9      	str	r1, [r7, #8]
 8006840:	607a      	str	r2, [r7, #4]
 8006842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006844:	2300      	movs	r3, #0
 8006846:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006848:	f7ff ff46 	bl	80066d8 <NVIC_GetPriorityGrouping>
 800684c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	68b9      	ldr	r1, [r7, #8]
 8006852:	6978      	ldr	r0, [r7, #20]
 8006854:	f7ff ff90 	bl	8006778 <NVIC_EncodePriority>
 8006858:	4602      	mov	r2, r0
 800685a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800685e:	4611      	mov	r1, r2
 8006860:	4618      	mov	r0, r3
 8006862:	f7ff ff5f 	bl	8006724 <NVIC_SetPriority>
}
 8006866:	bf00      	nop
 8006868:	3718      	adds	r7, #24
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}

0800686e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800686e:	b580      	push	{r7, lr}
 8006870:	b082      	sub	sp, #8
 8006872:	af00      	add	r7, sp, #0
 8006874:	4603      	mov	r3, r0
 8006876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800687c:	4618      	mov	r0, r3
 800687e:	f7ff ff39 	bl	80066f4 <NVIC_EnableIRQ>
}
 8006882:	bf00      	nop
 8006884:	3708      	adds	r7, #8
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}

0800688a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800688a:	b580      	push	{r7, lr}
 800688c:	b082      	sub	sp, #8
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f7ff ffa2 	bl	80067dc <SysTick_Config>
 8006898:	4603      	mov	r3, r0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3708      	adds	r7, #8
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
	...

080068a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b08b      	sub	sp, #44	; 0x2c
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80068ae:	2300      	movs	r3, #0
 80068b0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80068b2:	2300      	movs	r3, #0
 80068b4:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 80068b6:	2300      	movs	r3, #0
 80068b8:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 80068ba:	2300      	movs	r3, #0
 80068bc:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 80068be:	2300      	movs	r3, #0
 80068c0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80068c2:	2300      	movs	r3, #0
 80068c4:	627b      	str	r3, [r7, #36]	; 0x24
 80068c6:	e179      	b.n	8006bbc <HAL_GPIO_Init+0x318>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 80068c8:	2201      	movs	r2, #1
 80068ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068cc:	fa02 f303 	lsl.w	r3, r2, r3
 80068d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	69fa      	ldr	r2, [r7, #28]
 80068d8:	4013      	ands	r3, r2
 80068da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80068dc:	69ba      	ldr	r2, [r7, #24]
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	429a      	cmp	r2, r3
 80068e2:	f040 8168 	bne.w	8006bb6 <HAL_GPIO_Init+0x312>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	4a96      	ldr	r2, [pc, #600]	; (8006b44 <HAL_GPIO_Init+0x2a0>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d05e      	beq.n	80069ae <HAL_GPIO_Init+0x10a>
 80068f0:	4a94      	ldr	r2, [pc, #592]	; (8006b44 <HAL_GPIO_Init+0x2a0>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d875      	bhi.n	80069e2 <HAL_GPIO_Init+0x13e>
 80068f6:	4a94      	ldr	r2, [pc, #592]	; (8006b48 <HAL_GPIO_Init+0x2a4>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d058      	beq.n	80069ae <HAL_GPIO_Init+0x10a>
 80068fc:	4a92      	ldr	r2, [pc, #584]	; (8006b48 <HAL_GPIO_Init+0x2a4>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d86f      	bhi.n	80069e2 <HAL_GPIO_Init+0x13e>
 8006902:	4a92      	ldr	r2, [pc, #584]	; (8006b4c <HAL_GPIO_Init+0x2a8>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d052      	beq.n	80069ae <HAL_GPIO_Init+0x10a>
 8006908:	4a90      	ldr	r2, [pc, #576]	; (8006b4c <HAL_GPIO_Init+0x2a8>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d869      	bhi.n	80069e2 <HAL_GPIO_Init+0x13e>
 800690e:	4a90      	ldr	r2, [pc, #576]	; (8006b50 <HAL_GPIO_Init+0x2ac>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d04c      	beq.n	80069ae <HAL_GPIO_Init+0x10a>
 8006914:	4a8e      	ldr	r2, [pc, #568]	; (8006b50 <HAL_GPIO_Init+0x2ac>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d863      	bhi.n	80069e2 <HAL_GPIO_Init+0x13e>
 800691a:	4a8e      	ldr	r2, [pc, #568]	; (8006b54 <HAL_GPIO_Init+0x2b0>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d046      	beq.n	80069ae <HAL_GPIO_Init+0x10a>
 8006920:	4a8c      	ldr	r2, [pc, #560]	; (8006b54 <HAL_GPIO_Init+0x2b0>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d85d      	bhi.n	80069e2 <HAL_GPIO_Init+0x13e>
 8006926:	2b12      	cmp	r3, #18
 8006928:	d82a      	bhi.n	8006980 <HAL_GPIO_Init+0xdc>
 800692a:	2b12      	cmp	r3, #18
 800692c:	d859      	bhi.n	80069e2 <HAL_GPIO_Init+0x13e>
 800692e:	a201      	add	r2, pc, #4	; (adr r2, 8006934 <HAL_GPIO_Init+0x90>)
 8006930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006934:	080069af 	.word	0x080069af
 8006938:	08006989 	.word	0x08006989
 800693c:	0800699b 	.word	0x0800699b
 8006940:	080069dd 	.word	0x080069dd
 8006944:	080069e3 	.word	0x080069e3
 8006948:	080069e3 	.word	0x080069e3
 800694c:	080069e3 	.word	0x080069e3
 8006950:	080069e3 	.word	0x080069e3
 8006954:	080069e3 	.word	0x080069e3
 8006958:	080069e3 	.word	0x080069e3
 800695c:	080069e3 	.word	0x080069e3
 8006960:	080069e3 	.word	0x080069e3
 8006964:	080069e3 	.word	0x080069e3
 8006968:	080069e3 	.word	0x080069e3
 800696c:	080069e3 	.word	0x080069e3
 8006970:	080069e3 	.word	0x080069e3
 8006974:	080069e3 	.word	0x080069e3
 8006978:	08006991 	.word	0x08006991
 800697c:	080069a5 	.word	0x080069a5
 8006980:	4a75      	ldr	r2, [pc, #468]	; (8006b58 <HAL_GPIO_Init+0x2b4>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d013      	beq.n	80069ae <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006986:	e02c      	b.n	80069e2 <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	68db      	ldr	r3, [r3, #12]
 800698c:	623b      	str	r3, [r7, #32]
          break;
 800698e:	e029      	b.n	80069e4 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	3304      	adds	r3, #4
 8006996:	623b      	str	r3, [r7, #32]
          break;
 8006998:	e024      	b.n	80069e4 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	68db      	ldr	r3, [r3, #12]
 800699e:	3308      	adds	r3, #8
 80069a0:	623b      	str	r3, [r7, #32]
          break;
 80069a2:	e01f      	b.n	80069e4 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	330c      	adds	r3, #12
 80069aa:	623b      	str	r3, [r7, #32]
          break;
 80069ac:	e01a      	b.n	80069e4 <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d102      	bne.n	80069bc <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80069b6:	2304      	movs	r3, #4
 80069b8:	623b      	str	r3, [r7, #32]
          break;
 80069ba:	e013      	b.n	80069e4 <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	689b      	ldr	r3, [r3, #8]
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d105      	bne.n	80069d0 <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80069c4:	2308      	movs	r3, #8
 80069c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	69fa      	ldr	r2, [r7, #28]
 80069cc:	611a      	str	r2, [r3, #16]
          break;
 80069ce:	e009      	b.n	80069e4 <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80069d0:	2308      	movs	r3, #8
 80069d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	69fa      	ldr	r2, [r7, #28]
 80069d8:	615a      	str	r2, [r3, #20]
          break;
 80069da:	e003      	b.n	80069e4 <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80069dc:	2300      	movs	r3, #0
 80069de:	623b      	str	r3, [r7, #32]
          break;
 80069e0:	e000      	b.n	80069e4 <HAL_GPIO_Init+0x140>
          break;
 80069e2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80069e4:	69bb      	ldr	r3, [r7, #24]
 80069e6:	2bff      	cmp	r3, #255	; 0xff
 80069e8:	d801      	bhi.n	80069ee <HAL_GPIO_Init+0x14a>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	e001      	b.n	80069f2 <HAL_GPIO_Init+0x14e>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	3304      	adds	r3, #4
 80069f2:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	2bff      	cmp	r3, #255	; 0xff
 80069f8:	d802      	bhi.n	8006a00 <HAL_GPIO_Init+0x15c>
 80069fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fc:	009b      	lsls	r3, r3, #2
 80069fe:	e002      	b.n	8006a06 <HAL_GPIO_Init+0x162>
 8006a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a02:	3b08      	subs	r3, #8
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	210f      	movs	r1, #15
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	fa01 f303 	lsl.w	r3, r1, r3
 8006a14:	43db      	mvns	r3, r3
 8006a16:	401a      	ands	r2, r3
 8006a18:	6a39      	ldr	r1, [r7, #32]
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a20:	431a      	orrs	r2, r3
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	f000 80c1 	beq.w	8006bb6 <HAL_GPIO_Init+0x312>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006a34:	4b49      	ldr	r3, [pc, #292]	; (8006b5c <HAL_GPIO_Init+0x2b8>)
 8006a36:	699b      	ldr	r3, [r3, #24]
 8006a38:	4a48      	ldr	r2, [pc, #288]	; (8006b5c <HAL_GPIO_Init+0x2b8>)
 8006a3a:	f043 0301 	orr.w	r3, r3, #1
 8006a3e:	6193      	str	r3, [r2, #24]
 8006a40:	4b46      	ldr	r3, [pc, #280]	; (8006b5c <HAL_GPIO_Init+0x2b8>)
 8006a42:	699b      	ldr	r3, [r3, #24]
 8006a44:	f003 0301 	and.w	r3, r3, #1
 8006a48:	60bb      	str	r3, [r7, #8]
 8006a4a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8006a4c:	4a44      	ldr	r2, [pc, #272]	; (8006b60 <HAL_GPIO_Init+0x2bc>)
 8006a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a50:	089b      	lsrs	r3, r3, #2
 8006a52:	3302      	adds	r3, #2
 8006a54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a58:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8006a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a5c:	f003 0303 	and.w	r3, r3, #3
 8006a60:	009b      	lsls	r3, r3, #2
 8006a62:	220f      	movs	r2, #15
 8006a64:	fa02 f303 	lsl.w	r3, r2, r3
 8006a68:	43db      	mvns	r3, r3
 8006a6a:	697a      	ldr	r2, [r7, #20]
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	4a3c      	ldr	r2, [pc, #240]	; (8006b64 <HAL_GPIO_Init+0x2c0>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d01f      	beq.n	8006ab8 <HAL_GPIO_Init+0x214>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a3b      	ldr	r2, [pc, #236]	; (8006b68 <HAL_GPIO_Init+0x2c4>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d019      	beq.n	8006ab4 <HAL_GPIO_Init+0x210>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	4a3a      	ldr	r2, [pc, #232]	; (8006b6c <HAL_GPIO_Init+0x2c8>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d013      	beq.n	8006ab0 <HAL_GPIO_Init+0x20c>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	4a39      	ldr	r2, [pc, #228]	; (8006b70 <HAL_GPIO_Init+0x2cc>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d00d      	beq.n	8006aac <HAL_GPIO_Init+0x208>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	4a38      	ldr	r2, [pc, #224]	; (8006b74 <HAL_GPIO_Init+0x2d0>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d007      	beq.n	8006aa8 <HAL_GPIO_Init+0x204>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	4a37      	ldr	r2, [pc, #220]	; (8006b78 <HAL_GPIO_Init+0x2d4>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d101      	bne.n	8006aa4 <HAL_GPIO_Init+0x200>
 8006aa0:	2305      	movs	r3, #5
 8006aa2:	e00a      	b.n	8006aba <HAL_GPIO_Init+0x216>
 8006aa4:	2306      	movs	r3, #6
 8006aa6:	e008      	b.n	8006aba <HAL_GPIO_Init+0x216>
 8006aa8:	2304      	movs	r3, #4
 8006aaa:	e006      	b.n	8006aba <HAL_GPIO_Init+0x216>
 8006aac:	2303      	movs	r3, #3
 8006aae:	e004      	b.n	8006aba <HAL_GPIO_Init+0x216>
 8006ab0:	2302      	movs	r3, #2
 8006ab2:	e002      	b.n	8006aba <HAL_GPIO_Init+0x216>
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e000      	b.n	8006aba <HAL_GPIO_Init+0x216>
 8006ab8:	2300      	movs	r3, #0
 8006aba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006abc:	f002 0203 	and.w	r2, r2, #3
 8006ac0:	0092      	lsls	r2, r2, #2
 8006ac2:	4093      	lsls	r3, r2
 8006ac4:	697a      	ldr	r2, [r7, #20]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8006aca:	4925      	ldr	r1, [pc, #148]	; (8006b60 <HAL_GPIO_Init+0x2bc>)
 8006acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ace:	089b      	lsrs	r3, r3, #2
 8006ad0:	3302      	adds	r3, #2
 8006ad2:	697a      	ldr	r2, [r7, #20]
 8006ad4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d006      	beq.n	8006af2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006ae4:	4b25      	ldr	r3, [pc, #148]	; (8006b7c <HAL_GPIO_Init+0x2d8>)
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	4924      	ldr	r1, [pc, #144]	; (8006b7c <HAL_GPIO_Init+0x2d8>)
 8006aea:	69bb      	ldr	r3, [r7, #24]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	600b      	str	r3, [r1, #0]
 8006af0:	e006      	b.n	8006b00 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006af2:	4b22      	ldr	r3, [pc, #136]	; (8006b7c <HAL_GPIO_Init+0x2d8>)
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	69bb      	ldr	r3, [r7, #24]
 8006af8:	43db      	mvns	r3, r3
 8006afa:	4920      	ldr	r1, [pc, #128]	; (8006b7c <HAL_GPIO_Init+0x2d8>)
 8006afc:	4013      	ands	r3, r2
 8006afe:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d006      	beq.n	8006b1a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006b0c:	4b1b      	ldr	r3, [pc, #108]	; (8006b7c <HAL_GPIO_Init+0x2d8>)
 8006b0e:	685a      	ldr	r2, [r3, #4]
 8006b10:	491a      	ldr	r1, [pc, #104]	; (8006b7c <HAL_GPIO_Init+0x2d8>)
 8006b12:	69bb      	ldr	r3, [r7, #24]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	604b      	str	r3, [r1, #4]
 8006b18:	e006      	b.n	8006b28 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006b1a:	4b18      	ldr	r3, [pc, #96]	; (8006b7c <HAL_GPIO_Init+0x2d8>)
 8006b1c:	685a      	ldr	r2, [r3, #4]
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	43db      	mvns	r3, r3
 8006b22:	4916      	ldr	r1, [pc, #88]	; (8006b7c <HAL_GPIO_Init+0x2d8>)
 8006b24:	4013      	ands	r3, r2
 8006b26:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d025      	beq.n	8006b80 <HAL_GPIO_Init+0x2dc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006b34:	4b11      	ldr	r3, [pc, #68]	; (8006b7c <HAL_GPIO_Init+0x2d8>)
 8006b36:	689a      	ldr	r2, [r3, #8]
 8006b38:	4910      	ldr	r1, [pc, #64]	; (8006b7c <HAL_GPIO_Init+0x2d8>)
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	608b      	str	r3, [r1, #8]
 8006b40:	e025      	b.n	8006b8e <HAL_GPIO_Init+0x2ea>
 8006b42:	bf00      	nop
 8006b44:	10320000 	.word	0x10320000
 8006b48:	10310000 	.word	0x10310000
 8006b4c:	10220000 	.word	0x10220000
 8006b50:	10210000 	.word	0x10210000
 8006b54:	10120000 	.word	0x10120000
 8006b58:	10110000 	.word	0x10110000
 8006b5c:	40021000 	.word	0x40021000
 8006b60:	40010000 	.word	0x40010000
 8006b64:	40010800 	.word	0x40010800
 8006b68:	40010c00 	.word	0x40010c00
 8006b6c:	40011000 	.word	0x40011000
 8006b70:	40011400 	.word	0x40011400
 8006b74:	40011800 	.word	0x40011800
 8006b78:	40011c00 	.word	0x40011c00
 8006b7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006b80:	4b13      	ldr	r3, [pc, #76]	; (8006bd0 <HAL_GPIO_Init+0x32c>)
 8006b82:	689a      	ldr	r2, [r3, #8]
 8006b84:	69bb      	ldr	r3, [r7, #24]
 8006b86:	43db      	mvns	r3, r3
 8006b88:	4911      	ldr	r1, [pc, #68]	; (8006bd0 <HAL_GPIO_Init+0x32c>)
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d006      	beq.n	8006ba8 <HAL_GPIO_Init+0x304>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006b9a:	4b0d      	ldr	r3, [pc, #52]	; (8006bd0 <HAL_GPIO_Init+0x32c>)
 8006b9c:	68da      	ldr	r2, [r3, #12]
 8006b9e:	490c      	ldr	r1, [pc, #48]	; (8006bd0 <HAL_GPIO_Init+0x32c>)
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	60cb      	str	r3, [r1, #12]
 8006ba6:	e006      	b.n	8006bb6 <HAL_GPIO_Init+0x312>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006ba8:	4b09      	ldr	r3, [pc, #36]	; (8006bd0 <HAL_GPIO_Init+0x32c>)
 8006baa:	68da      	ldr	r2, [r3, #12]
 8006bac:	69bb      	ldr	r3, [r7, #24]
 8006bae:	43db      	mvns	r3, r3
 8006bb0:	4907      	ldr	r1, [pc, #28]	; (8006bd0 <HAL_GPIO_Init+0x32c>)
 8006bb2:	4013      	ands	r3, r2
 8006bb4:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8006bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb8:	3301      	adds	r3, #1
 8006bba:	627b      	str	r3, [r7, #36]	; 0x24
 8006bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bbe:	2b0f      	cmp	r3, #15
 8006bc0:	f67f ae82 	bls.w	80068c8 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8006bc4:	bf00      	nop
 8006bc6:	bf00      	nop
 8006bc8:	372c      	adds	r7, #44	; 0x2c
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bc80      	pop	{r7}
 8006bce:	4770      	bx	lr
 8006bd0:	40010400 	.word	0x40010400

08006bd4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b085      	sub	sp, #20
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	460b      	mov	r3, r1
 8006bde:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	689a      	ldr	r2, [r3, #8]
 8006be4:	887b      	ldrh	r3, [r7, #2]
 8006be6:	4013      	ands	r3, r2
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d002      	beq.n	8006bf2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006bec:	2301      	movs	r3, #1
 8006bee:	73fb      	strb	r3, [r7, #15]
 8006bf0:	e001      	b.n	8006bf6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3714      	adds	r7, #20
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bc80      	pop	{r7}
 8006c00:	4770      	bx	lr

08006c02 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006c02:	b480      	push	{r7}
 8006c04:	b083      	sub	sp, #12
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	6078      	str	r0, [r7, #4]
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	807b      	strh	r3, [r7, #2]
 8006c0e:	4613      	mov	r3, r2
 8006c10:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006c12:	787b      	ldrb	r3, [r7, #1]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d003      	beq.n	8006c20 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006c18:	887a      	ldrh	r2, [r7, #2]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006c1e:	e003      	b.n	8006c28 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006c20:	887b      	ldrh	r3, [r7, #2]
 8006c22:	041a      	lsls	r2, r3, #16
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	611a      	str	r2, [r3, #16]
}
 8006c28:	bf00      	nop
 8006c2a:	370c      	adds	r7, #12
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bc80      	pop	{r7}
 8006c30:	4770      	bx	lr
	...

08006c34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b082      	sub	sp, #8
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006c3e:	4b08      	ldr	r3, [pc, #32]	; (8006c60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006c40:	695a      	ldr	r2, [r3, #20]
 8006c42:	88fb      	ldrh	r3, [r7, #6]
 8006c44:	4013      	ands	r3, r2
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d006      	beq.n	8006c58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006c4a:	4a05      	ldr	r2, [pc, #20]	; (8006c60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006c4c:	88fb      	ldrh	r3, [r7, #6]
 8006c4e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006c50:	88fb      	ldrh	r3, [r7, #6]
 8006c52:	4618      	mov	r0, r3
 8006c54:	f000 f806 	bl	8006c64 <HAL_GPIO_EXTI_Callback>
  }
}
 8006c58:	bf00      	nop
 8006c5a:	3708      	adds	r7, #8
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	40010400 	.word	0x40010400

08006c64 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b083      	sub	sp, #12
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006c6e:	bf00      	nop
 8006c70:	370c      	adds	r7, #12
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bc80      	pop	{r7}
 8006c76:	4770      	bx	lr

08006c78 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8006c7c:	4b03      	ldr	r3, [pc, #12]	; (8006c8c <HAL_PWR_EnableBkUpAccess+0x14>)
 8006c7e:	2201      	movs	r2, #1
 8006c80:	601a      	str	r2, [r3, #0]
}
 8006c82:	bf00      	nop
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bc80      	pop	{r7}
 8006c88:	4770      	bx	lr
 8006c8a:	bf00      	nop
 8006c8c:	420e0020 	.word	0x420e0020

08006c90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b086      	sub	sp, #24
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f003 0301 	and.w	r3, r3, #1
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f000 8087 	beq.w	8006db8 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006caa:	4b92      	ldr	r3, [pc, #584]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	f003 030c 	and.w	r3, r3, #12
 8006cb2:	2b04      	cmp	r3, #4
 8006cb4:	d00c      	beq.n	8006cd0 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006cb6:	4b8f      	ldr	r3, [pc, #572]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	f003 030c 	and.w	r3, r3, #12
 8006cbe:	2b08      	cmp	r3, #8
 8006cc0:	d112      	bne.n	8006ce8 <HAL_RCC_OscConfig+0x58>
 8006cc2:	4b8c      	ldr	r3, [pc, #560]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006cca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cce:	d10b      	bne.n	8006ce8 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cd0:	4b88      	ldr	r3, [pc, #544]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d06c      	beq.n	8006db6 <HAL_RCC_OscConfig+0x126>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d168      	bne.n	8006db6 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e22d      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cf0:	d106      	bne.n	8006d00 <HAL_RCC_OscConfig+0x70>
 8006cf2:	4b80      	ldr	r3, [pc, #512]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a7f      	ldr	r2, [pc, #508]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006cf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cfc:	6013      	str	r3, [r2, #0]
 8006cfe:	e02e      	b.n	8006d5e <HAL_RCC_OscConfig+0xce>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d10c      	bne.n	8006d22 <HAL_RCC_OscConfig+0x92>
 8006d08:	4b7a      	ldr	r3, [pc, #488]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a79      	ldr	r2, [pc, #484]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006d0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d12:	6013      	str	r3, [r2, #0]
 8006d14:	4b77      	ldr	r3, [pc, #476]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a76      	ldr	r2, [pc, #472]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006d1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d1e:	6013      	str	r3, [r2, #0]
 8006d20:	e01d      	b.n	8006d5e <HAL_RCC_OscConfig+0xce>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d2a:	d10c      	bne.n	8006d46 <HAL_RCC_OscConfig+0xb6>
 8006d2c:	4b71      	ldr	r3, [pc, #452]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a70      	ldr	r2, [pc, #448]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006d32:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d36:	6013      	str	r3, [r2, #0]
 8006d38:	4b6e      	ldr	r3, [pc, #440]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a6d      	ldr	r2, [pc, #436]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006d3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d42:	6013      	str	r3, [r2, #0]
 8006d44:	e00b      	b.n	8006d5e <HAL_RCC_OscConfig+0xce>
 8006d46:	4b6b      	ldr	r3, [pc, #428]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a6a      	ldr	r2, [pc, #424]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006d4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d50:	6013      	str	r3, [r2, #0]
 8006d52:	4b68      	ldr	r3, [pc, #416]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a67      	ldr	r2, [pc, #412]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006d58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d5c:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d013      	beq.n	8006d8e <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d66:	f7ff fc65 	bl	8006634 <HAL_GetTick>
 8006d6a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d6c:	e008      	b.n	8006d80 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d6e:	f7ff fc61 	bl	8006634 <HAL_GetTick>
 8006d72:	4602      	mov	r2, r0
 8006d74:	693b      	ldr	r3, [r7, #16]
 8006d76:	1ad3      	subs	r3, r2, r3
 8006d78:	2b64      	cmp	r3, #100	; 0x64
 8006d7a:	d901      	bls.n	8006d80 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8006d7c:	2303      	movs	r3, #3
 8006d7e:	e1e1      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d80:	4b5c      	ldr	r3, [pc, #368]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d0f0      	beq.n	8006d6e <HAL_RCC_OscConfig+0xde>
 8006d8c:	e014      	b.n	8006db8 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d8e:	f7ff fc51 	bl	8006634 <HAL_GetTick>
 8006d92:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d94:	e008      	b.n	8006da8 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d96:	f7ff fc4d 	bl	8006634 <HAL_GetTick>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	1ad3      	subs	r3, r2, r3
 8006da0:	2b64      	cmp	r3, #100	; 0x64
 8006da2:	d901      	bls.n	8006da8 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8006da4:	2303      	movs	r3, #3
 8006da6:	e1cd      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006da8:	4b52      	ldr	r3, [pc, #328]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d1f0      	bne.n	8006d96 <HAL_RCC_OscConfig+0x106>
 8006db4:	e000      	b.n	8006db8 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006db6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f003 0302 	and.w	r3, r3, #2
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d063      	beq.n	8006e8c <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006dc4:	4b4b      	ldr	r3, [pc, #300]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	f003 030c 	and.w	r3, r3, #12
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d00b      	beq.n	8006de8 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006dd0:	4b48      	ldr	r3, [pc, #288]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	f003 030c 	and.w	r3, r3, #12
 8006dd8:	2b08      	cmp	r3, #8
 8006dda:	d11c      	bne.n	8006e16 <HAL_RCC_OscConfig+0x186>
 8006ddc:	4b45      	ldr	r3, [pc, #276]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d116      	bne.n	8006e16 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006de8:	4b42      	ldr	r3, [pc, #264]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0302 	and.w	r3, r3, #2
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d005      	beq.n	8006e00 <HAL_RCC_OscConfig+0x170>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	691b      	ldr	r3, [r3, #16]
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d001      	beq.n	8006e00 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e1a1      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e00:	4b3c      	ldr	r3, [pc, #240]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	695b      	ldr	r3, [r3, #20]
 8006e0c:	00db      	lsls	r3, r3, #3
 8006e0e:	4939      	ldr	r1, [pc, #228]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006e10:	4313      	orrs	r3, r2
 8006e12:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e14:	e03a      	b.n	8006e8c <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	691b      	ldr	r3, [r3, #16]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d020      	beq.n	8006e60 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e1e:	4b36      	ldr	r3, [pc, #216]	; (8006ef8 <HAL_RCC_OscConfig+0x268>)
 8006e20:	2201      	movs	r2, #1
 8006e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e24:	f7ff fc06 	bl	8006634 <HAL_GetTick>
 8006e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e2a:	e008      	b.n	8006e3e <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e2c:	f7ff fc02 	bl	8006634 <HAL_GetTick>
 8006e30:	4602      	mov	r2, r0
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	1ad3      	subs	r3, r2, r3
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	d901      	bls.n	8006e3e <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8006e3a:	2303      	movs	r3, #3
 8006e3c:	e182      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e3e:	4b2d      	ldr	r3, [pc, #180]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f003 0302 	and.w	r3, r3, #2
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d0f0      	beq.n	8006e2c <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e4a:	4b2a      	ldr	r3, [pc, #168]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	695b      	ldr	r3, [r3, #20]
 8006e56:	00db      	lsls	r3, r3, #3
 8006e58:	4926      	ldr	r1, [pc, #152]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	600b      	str	r3, [r1, #0]
 8006e5e:	e015      	b.n	8006e8c <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e60:	4b25      	ldr	r3, [pc, #148]	; (8006ef8 <HAL_RCC_OscConfig+0x268>)
 8006e62:	2200      	movs	r2, #0
 8006e64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e66:	f7ff fbe5 	bl	8006634 <HAL_GetTick>
 8006e6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e6c:	e008      	b.n	8006e80 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e6e:	f7ff fbe1 	bl	8006634 <HAL_GetTick>
 8006e72:	4602      	mov	r2, r0
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	1ad3      	subs	r3, r2, r3
 8006e78:	2b02      	cmp	r3, #2
 8006e7a:	d901      	bls.n	8006e80 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	e161      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e80:	4b1c      	ldr	r3, [pc, #112]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f003 0302 	and.w	r3, r3, #2
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d1f0      	bne.n	8006e6e <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 0308 	and.w	r3, r3, #8
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d039      	beq.n	8006f0c <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	699b      	ldr	r3, [r3, #24]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d019      	beq.n	8006ed4 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ea0:	4b16      	ldr	r3, [pc, #88]	; (8006efc <HAL_RCC_OscConfig+0x26c>)
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ea6:	f7ff fbc5 	bl	8006634 <HAL_GetTick>
 8006eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006eac:	e008      	b.n	8006ec0 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006eae:	f7ff fbc1 	bl	8006634 <HAL_GetTick>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	1ad3      	subs	r3, r2, r3
 8006eb8:	2b02      	cmp	r3, #2
 8006eba:	d901      	bls.n	8006ec0 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	e141      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ec0:	4b0c      	ldr	r3, [pc, #48]	; (8006ef4 <HAL_RCC_OscConfig+0x264>)
 8006ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec4:	f003 0302 	and.w	r3, r3, #2
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d0f0      	beq.n	8006eae <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8006ecc:	2001      	movs	r0, #1
 8006ece:	f000 fadf 	bl	8007490 <RCC_Delay>
 8006ed2:	e01b      	b.n	8006f0c <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ed4:	4b09      	ldr	r3, [pc, #36]	; (8006efc <HAL_RCC_OscConfig+0x26c>)
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006eda:	f7ff fbab 	bl	8006634 <HAL_GetTick>
 8006ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ee0:	e00e      	b.n	8006f00 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006ee2:	f7ff fba7 	bl	8006634 <HAL_GetTick>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	1ad3      	subs	r3, r2, r3
 8006eec:	2b02      	cmp	r3, #2
 8006eee:	d907      	bls.n	8006f00 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8006ef0:	2303      	movs	r3, #3
 8006ef2:	e127      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
 8006ef4:	40021000 	.word	0x40021000
 8006ef8:	42420000 	.word	0x42420000
 8006efc:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f00:	4b92      	ldr	r3, [pc, #584]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f04:	f003 0302 	and.w	r3, r3, #2
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d1ea      	bne.n	8006ee2 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f003 0304 	and.w	r3, r3, #4
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f000 80a6 	beq.w	8007066 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f1e:	4b8b      	ldr	r3, [pc, #556]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006f20:	69db      	ldr	r3, [r3, #28]
 8006f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d10d      	bne.n	8006f46 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f2a:	4b88      	ldr	r3, [pc, #544]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006f2c:	69db      	ldr	r3, [r3, #28]
 8006f2e:	4a87      	ldr	r2, [pc, #540]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006f30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f34:	61d3      	str	r3, [r2, #28]
 8006f36:	4b85      	ldr	r3, [pc, #532]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006f38:	69db      	ldr	r3, [r3, #28]
 8006f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f3e:	60fb      	str	r3, [r7, #12]
 8006f40:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006f42:	2301      	movs	r3, #1
 8006f44:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f46:	4b82      	ldr	r3, [pc, #520]	; (8007150 <HAL_RCC_OscConfig+0x4c0>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d118      	bne.n	8006f84 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006f52:	4b7f      	ldr	r3, [pc, #508]	; (8007150 <HAL_RCC_OscConfig+0x4c0>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a7e      	ldr	r2, [pc, #504]	; (8007150 <HAL_RCC_OscConfig+0x4c0>)
 8006f58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f5e:	f7ff fb69 	bl	8006634 <HAL_GetTick>
 8006f62:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f64:	e008      	b.n	8006f78 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f66:	f7ff fb65 	bl	8006634 <HAL_GetTick>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	1ad3      	subs	r3, r2, r3
 8006f70:	2b64      	cmp	r3, #100	; 0x64
 8006f72:	d901      	bls.n	8006f78 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8006f74:	2303      	movs	r3, #3
 8006f76:	e0e5      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f78:	4b75      	ldr	r3, [pc, #468]	; (8007150 <HAL_RCC_OscConfig+0x4c0>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d0f0      	beq.n	8006f66 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	68db      	ldr	r3, [r3, #12]
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d106      	bne.n	8006f9a <HAL_RCC_OscConfig+0x30a>
 8006f8c:	4b6f      	ldr	r3, [pc, #444]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006f8e:	6a1b      	ldr	r3, [r3, #32]
 8006f90:	4a6e      	ldr	r2, [pc, #440]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006f92:	f043 0301 	orr.w	r3, r3, #1
 8006f96:	6213      	str	r3, [r2, #32]
 8006f98:	e02d      	b.n	8006ff6 <HAL_RCC_OscConfig+0x366>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d10c      	bne.n	8006fbc <HAL_RCC_OscConfig+0x32c>
 8006fa2:	4b6a      	ldr	r3, [pc, #424]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006fa4:	6a1b      	ldr	r3, [r3, #32]
 8006fa6:	4a69      	ldr	r2, [pc, #420]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006fa8:	f023 0301 	bic.w	r3, r3, #1
 8006fac:	6213      	str	r3, [r2, #32]
 8006fae:	4b67      	ldr	r3, [pc, #412]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006fb0:	6a1b      	ldr	r3, [r3, #32]
 8006fb2:	4a66      	ldr	r2, [pc, #408]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006fb4:	f023 0304 	bic.w	r3, r3, #4
 8006fb8:	6213      	str	r3, [r2, #32]
 8006fba:	e01c      	b.n	8006ff6 <HAL_RCC_OscConfig+0x366>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	2b05      	cmp	r3, #5
 8006fc2:	d10c      	bne.n	8006fde <HAL_RCC_OscConfig+0x34e>
 8006fc4:	4b61      	ldr	r3, [pc, #388]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006fc6:	6a1b      	ldr	r3, [r3, #32]
 8006fc8:	4a60      	ldr	r2, [pc, #384]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006fca:	f043 0304 	orr.w	r3, r3, #4
 8006fce:	6213      	str	r3, [r2, #32]
 8006fd0:	4b5e      	ldr	r3, [pc, #376]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006fd2:	6a1b      	ldr	r3, [r3, #32]
 8006fd4:	4a5d      	ldr	r2, [pc, #372]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006fd6:	f043 0301 	orr.w	r3, r3, #1
 8006fda:	6213      	str	r3, [r2, #32]
 8006fdc:	e00b      	b.n	8006ff6 <HAL_RCC_OscConfig+0x366>
 8006fde:	4b5b      	ldr	r3, [pc, #364]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006fe0:	6a1b      	ldr	r3, [r3, #32]
 8006fe2:	4a5a      	ldr	r2, [pc, #360]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006fe4:	f023 0301 	bic.w	r3, r3, #1
 8006fe8:	6213      	str	r3, [r2, #32]
 8006fea:	4b58      	ldr	r3, [pc, #352]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006fec:	6a1b      	ldr	r3, [r3, #32]
 8006fee:	4a57      	ldr	r2, [pc, #348]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8006ff0:	f023 0304 	bic.w	r3, r3, #4
 8006ff4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	68db      	ldr	r3, [r3, #12]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d015      	beq.n	800702a <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ffe:	f7ff fb19 	bl	8006634 <HAL_GetTick>
 8007002:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007004:	e00a      	b.n	800701c <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007006:	f7ff fb15 	bl	8006634 <HAL_GetTick>
 800700a:	4602      	mov	r2, r0
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	1ad3      	subs	r3, r2, r3
 8007010:	f241 3288 	movw	r2, #5000	; 0x1388
 8007014:	4293      	cmp	r3, r2
 8007016:	d901      	bls.n	800701c <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8007018:	2303      	movs	r3, #3
 800701a:	e093      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800701c:	4b4b      	ldr	r3, [pc, #300]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 800701e:	6a1b      	ldr	r3, [r3, #32]
 8007020:	f003 0302 	and.w	r3, r3, #2
 8007024:	2b00      	cmp	r3, #0
 8007026:	d0ee      	beq.n	8007006 <HAL_RCC_OscConfig+0x376>
 8007028:	e014      	b.n	8007054 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800702a:	f7ff fb03 	bl	8006634 <HAL_GetTick>
 800702e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007030:	e00a      	b.n	8007048 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007032:	f7ff faff 	bl	8006634 <HAL_GetTick>
 8007036:	4602      	mov	r2, r0
 8007038:	693b      	ldr	r3, [r7, #16]
 800703a:	1ad3      	subs	r3, r2, r3
 800703c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007040:	4293      	cmp	r3, r2
 8007042:	d901      	bls.n	8007048 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8007044:	2303      	movs	r3, #3
 8007046:	e07d      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007048:	4b40      	ldr	r3, [pc, #256]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 800704a:	6a1b      	ldr	r3, [r3, #32]
 800704c:	f003 0302 	and.w	r3, r3, #2
 8007050:	2b00      	cmp	r3, #0
 8007052:	d1ee      	bne.n	8007032 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007054:	7dfb      	ldrb	r3, [r7, #23]
 8007056:	2b01      	cmp	r3, #1
 8007058:	d105      	bne.n	8007066 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800705a:	4b3c      	ldr	r3, [pc, #240]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 800705c:	69db      	ldr	r3, [r3, #28]
 800705e:	4a3b      	ldr	r2, [pc, #236]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8007060:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007064:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	69db      	ldr	r3, [r3, #28]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d069      	beq.n	8007142 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800706e:	4b37      	ldr	r3, [pc, #220]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	f003 030c 	and.w	r3, r3, #12
 8007076:	2b08      	cmp	r3, #8
 8007078:	d061      	beq.n	800713e <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	69db      	ldr	r3, [r3, #28]
 800707e:	2b02      	cmp	r3, #2
 8007080:	d146      	bne.n	8007110 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007082:	4b34      	ldr	r3, [pc, #208]	; (8007154 <HAL_RCC_OscConfig+0x4c4>)
 8007084:	2200      	movs	r2, #0
 8007086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007088:	f7ff fad4 	bl	8006634 <HAL_GetTick>
 800708c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800708e:	e008      	b.n	80070a2 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007090:	f7ff fad0 	bl	8006634 <HAL_GetTick>
 8007094:	4602      	mov	r2, r0
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	1ad3      	subs	r3, r2, r3
 800709a:	2b02      	cmp	r3, #2
 800709c:	d901      	bls.n	80070a2 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 800709e:	2303      	movs	r3, #3
 80070a0:	e050      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80070a2:	4b2a      	ldr	r3, [pc, #168]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d1f0      	bne.n	8007090 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6a1b      	ldr	r3, [r3, #32]
 80070b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070b6:	d108      	bne.n	80070ca <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80070b8:	4b24      	ldr	r3, [pc, #144]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	4921      	ldr	r1, [pc, #132]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 80070c6:	4313      	orrs	r3, r2
 80070c8:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80070ca:	4b20      	ldr	r3, [pc, #128]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a19      	ldr	r1, [r3, #32]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070da:	430b      	orrs	r3, r1
 80070dc:	491b      	ldr	r1, [pc, #108]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 80070de:	4313      	orrs	r3, r2
 80070e0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80070e2:	4b1c      	ldr	r3, [pc, #112]	; (8007154 <HAL_RCC_OscConfig+0x4c4>)
 80070e4:	2201      	movs	r2, #1
 80070e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070e8:	f7ff faa4 	bl	8006634 <HAL_GetTick>
 80070ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80070ee:	e008      	b.n	8007102 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80070f0:	f7ff faa0 	bl	8006634 <HAL_GetTick>
 80070f4:	4602      	mov	r2, r0
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	1ad3      	subs	r3, r2, r3
 80070fa:	2b02      	cmp	r3, #2
 80070fc:	d901      	bls.n	8007102 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 80070fe:	2303      	movs	r3, #3
 8007100:	e020      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007102:	4b12      	ldr	r3, [pc, #72]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800710a:	2b00      	cmp	r3, #0
 800710c:	d0f0      	beq.n	80070f0 <HAL_RCC_OscConfig+0x460>
 800710e:	e018      	b.n	8007142 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007110:	4b10      	ldr	r3, [pc, #64]	; (8007154 <HAL_RCC_OscConfig+0x4c4>)
 8007112:	2200      	movs	r2, #0
 8007114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007116:	f7ff fa8d 	bl	8006634 <HAL_GetTick>
 800711a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800711c:	e008      	b.n	8007130 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800711e:	f7ff fa89 	bl	8006634 <HAL_GetTick>
 8007122:	4602      	mov	r2, r0
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	1ad3      	subs	r3, r2, r3
 8007128:	2b02      	cmp	r3, #2
 800712a:	d901      	bls.n	8007130 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 800712c:	2303      	movs	r3, #3
 800712e:	e009      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007130:	4b06      	ldr	r3, [pc, #24]	; (800714c <HAL_RCC_OscConfig+0x4bc>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007138:	2b00      	cmp	r3, #0
 800713a:	d1f0      	bne.n	800711e <HAL_RCC_OscConfig+0x48e>
 800713c:	e001      	b.n	8007142 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	e000      	b.n	8007144 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8007142:	2300      	movs	r3, #0
}
 8007144:	4618      	mov	r0, r3
 8007146:	3718      	adds	r7, #24
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}
 800714c:	40021000 	.word	0x40021000
 8007150:	40007000 	.word	0x40007000
 8007154:	42420060 	.word	0x42420060

08007158 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007162:	2300      	movs	r3, #0
 8007164:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8007166:	4b7e      	ldr	r3, [pc, #504]	; (8007360 <HAL_RCC_ClockConfig+0x208>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 0307 	and.w	r3, r3, #7
 800716e:	683a      	ldr	r2, [r7, #0]
 8007170:	429a      	cmp	r2, r3
 8007172:	d910      	bls.n	8007196 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007174:	4b7a      	ldr	r3, [pc, #488]	; (8007360 <HAL_RCC_ClockConfig+0x208>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f023 0207 	bic.w	r2, r3, #7
 800717c:	4978      	ldr	r1, [pc, #480]	; (8007360 <HAL_RCC_ClockConfig+0x208>)
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	4313      	orrs	r3, r2
 8007182:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007184:	4b76      	ldr	r3, [pc, #472]	; (8007360 <HAL_RCC_ClockConfig+0x208>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 0307 	and.w	r3, r3, #7
 800718c:	683a      	ldr	r2, [r7, #0]
 800718e:	429a      	cmp	r2, r3
 8007190:	d001      	beq.n	8007196 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	e0e0      	b.n	8007358 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f003 0302 	and.w	r3, r3, #2
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d020      	beq.n	80071e4 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f003 0304 	and.w	r3, r3, #4
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d005      	beq.n	80071ba <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80071ae:	4b6d      	ldr	r3, [pc, #436]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	4a6c      	ldr	r2, [pc, #432]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 80071b4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80071b8:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f003 0308 	and.w	r3, r3, #8
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d005      	beq.n	80071d2 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80071c6:	4b67      	ldr	r3, [pc, #412]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	4a66      	ldr	r2, [pc, #408]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 80071cc:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80071d0:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071d2:	4b64      	ldr	r3, [pc, #400]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	4961      	ldr	r1, [pc, #388]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 80071e0:	4313      	orrs	r3, r2
 80071e2:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 0301 	and.w	r3, r3, #1
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d06a      	beq.n	80072c6 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d107      	bne.n	8007208 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071f8:	4b5a      	ldr	r3, [pc, #360]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007200:	2b00      	cmp	r3, #0
 8007202:	d115      	bne.n	8007230 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	e0a7      	b.n	8007358 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	2b02      	cmp	r3, #2
 800720e:	d107      	bne.n	8007220 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007210:	4b54      	ldr	r3, [pc, #336]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007218:	2b00      	cmp	r3, #0
 800721a:	d109      	bne.n	8007230 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 800721c:	2301      	movs	r3, #1
 800721e:	e09b      	b.n	8007358 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007220:	4b50      	ldr	r3, [pc, #320]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 0302 	and.w	r3, r3, #2
 8007228:	2b00      	cmp	r3, #0
 800722a:	d101      	bne.n	8007230 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	e093      	b.n	8007358 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007230:	4b4c      	ldr	r3, [pc, #304]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	f023 0203 	bic.w	r2, r3, #3
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	4949      	ldr	r1, [pc, #292]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 800723e:	4313      	orrs	r3, r2
 8007240:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007242:	f7ff f9f7 	bl	8006634 <HAL_GetTick>
 8007246:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	2b01      	cmp	r3, #1
 800724e:	d112      	bne.n	8007276 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007250:	e00a      	b.n	8007268 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007252:	f7ff f9ef 	bl	8006634 <HAL_GetTick>
 8007256:	4602      	mov	r2, r0
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	1ad3      	subs	r3, r2, r3
 800725c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007260:	4293      	cmp	r3, r2
 8007262:	d901      	bls.n	8007268 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8007264:	2303      	movs	r3, #3
 8007266:	e077      	b.n	8007358 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007268:	4b3e      	ldr	r3, [pc, #248]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	f003 030c 	and.w	r3, r3, #12
 8007270:	2b04      	cmp	r3, #4
 8007272:	d1ee      	bne.n	8007252 <HAL_RCC_ClockConfig+0xfa>
 8007274:	e027      	b.n	80072c6 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	2b02      	cmp	r3, #2
 800727c:	d11d      	bne.n	80072ba <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800727e:	e00a      	b.n	8007296 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007280:	f7ff f9d8 	bl	8006634 <HAL_GetTick>
 8007284:	4602      	mov	r2, r0
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	1ad3      	subs	r3, r2, r3
 800728a:	f241 3288 	movw	r2, #5000	; 0x1388
 800728e:	4293      	cmp	r3, r2
 8007290:	d901      	bls.n	8007296 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8007292:	2303      	movs	r3, #3
 8007294:	e060      	b.n	8007358 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007296:	4b33      	ldr	r3, [pc, #204]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	f003 030c 	and.w	r3, r3, #12
 800729e:	2b08      	cmp	r3, #8
 80072a0:	d1ee      	bne.n	8007280 <HAL_RCC_ClockConfig+0x128>
 80072a2:	e010      	b.n	80072c6 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072a4:	f7ff f9c6 	bl	8006634 <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d901      	bls.n	80072ba <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 80072b6:	2303      	movs	r3, #3
 80072b8:	e04e      	b.n	8007358 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80072ba:	4b2a      	ldr	r3, [pc, #168]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	f003 030c 	and.w	r3, r3, #12
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d1ee      	bne.n	80072a4 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80072c6:	4b26      	ldr	r3, [pc, #152]	; (8007360 <HAL_RCC_ClockConfig+0x208>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f003 0307 	and.w	r3, r3, #7
 80072ce:	683a      	ldr	r2, [r7, #0]
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d210      	bcs.n	80072f6 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072d4:	4b22      	ldr	r3, [pc, #136]	; (8007360 <HAL_RCC_ClockConfig+0x208>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f023 0207 	bic.w	r2, r3, #7
 80072dc:	4920      	ldr	r1, [pc, #128]	; (8007360 <HAL_RCC_ClockConfig+0x208>)
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	4313      	orrs	r3, r2
 80072e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80072e4:	4b1e      	ldr	r3, [pc, #120]	; (8007360 <HAL_RCC_ClockConfig+0x208>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0307 	and.w	r3, r3, #7
 80072ec:	683a      	ldr	r2, [r7, #0]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d001      	beq.n	80072f6 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	e030      	b.n	8007358 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0304 	and.w	r3, r3, #4
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d008      	beq.n	8007314 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007302:	4b18      	ldr	r3, [pc, #96]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	68db      	ldr	r3, [r3, #12]
 800730e:	4915      	ldr	r1, [pc, #84]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 8007310:	4313      	orrs	r3, r2
 8007312:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f003 0308 	and.w	r3, r3, #8
 800731c:	2b00      	cmp	r3, #0
 800731e:	d009      	beq.n	8007334 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007320:	4b10      	ldr	r3, [pc, #64]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	691b      	ldr	r3, [r3, #16]
 800732c:	00db      	lsls	r3, r3, #3
 800732e:	490d      	ldr	r1, [pc, #52]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 8007330:	4313      	orrs	r3, r2
 8007332:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007334:	f000 f81c 	bl	8007370 <HAL_RCC_GetSysClockFreq>
 8007338:	4602      	mov	r2, r0
 800733a:	4b0a      	ldr	r3, [pc, #40]	; (8007364 <HAL_RCC_ClockConfig+0x20c>)
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	091b      	lsrs	r3, r3, #4
 8007340:	f003 030f 	and.w	r3, r3, #15
 8007344:	4908      	ldr	r1, [pc, #32]	; (8007368 <HAL_RCC_ClockConfig+0x210>)
 8007346:	5ccb      	ldrb	r3, [r1, r3]
 8007348:	fa22 f303 	lsr.w	r3, r2, r3
 800734c:	4a07      	ldr	r2, [pc, #28]	; (800736c <HAL_RCC_ClockConfig+0x214>)
 800734e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8007350:	2000      	movs	r0, #0
 8007352:	f7ff f92d 	bl	80065b0 <HAL_InitTick>
  
  return HAL_OK;
 8007356:	2300      	movs	r3, #0
}
 8007358:	4618      	mov	r0, r3
 800735a:	3710      	adds	r7, #16
 800735c:	46bd      	mov	sp, r7
 800735e:	bd80      	pop	{r7, pc}
 8007360:	40022000 	.word	0x40022000
 8007364:	40021000 	.word	0x40021000
 8007368:	08012728 	.word	0x08012728
 800736c:	20000008 	.word	0x20000008

08007370 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007370:	b490      	push	{r4, r7}
 8007372:	b08a      	sub	sp, #40	; 0x28
 8007374:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007376:	4b29      	ldr	r3, [pc, #164]	; (800741c <HAL_RCC_GetSysClockFreq+0xac>)
 8007378:	1d3c      	adds	r4, r7, #4
 800737a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800737c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007380:	f240 2301 	movw	r3, #513	; 0x201
 8007384:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007386:	2300      	movs	r3, #0
 8007388:	61fb      	str	r3, [r7, #28]
 800738a:	2300      	movs	r3, #0
 800738c:	61bb      	str	r3, [r7, #24]
 800738e:	2300      	movs	r3, #0
 8007390:	627b      	str	r3, [r7, #36]	; 0x24
 8007392:	2300      	movs	r3, #0
 8007394:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007396:	2300      	movs	r3, #0
 8007398:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800739a:	4b21      	ldr	r3, [pc, #132]	; (8007420 <HAL_RCC_GetSysClockFreq+0xb0>)
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80073a0:	69fb      	ldr	r3, [r7, #28]
 80073a2:	f003 030c 	and.w	r3, r3, #12
 80073a6:	2b04      	cmp	r3, #4
 80073a8:	d002      	beq.n	80073b0 <HAL_RCC_GetSysClockFreq+0x40>
 80073aa:	2b08      	cmp	r3, #8
 80073ac:	d003      	beq.n	80073b6 <HAL_RCC_GetSysClockFreq+0x46>
 80073ae:	e02b      	b.n	8007408 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80073b0:	4b1c      	ldr	r3, [pc, #112]	; (8007424 <HAL_RCC_GetSysClockFreq+0xb4>)
 80073b2:	623b      	str	r3, [r7, #32]
      break;
 80073b4:	e02b      	b.n	800740e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	0c9b      	lsrs	r3, r3, #18
 80073ba:	f003 030f 	and.w	r3, r3, #15
 80073be:	3328      	adds	r3, #40	; 0x28
 80073c0:	443b      	add	r3, r7
 80073c2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80073c6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80073c8:	69fb      	ldr	r3, [r7, #28]
 80073ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d012      	beq.n	80073f8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80073d2:	4b13      	ldr	r3, [pc, #76]	; (8007420 <HAL_RCC_GetSysClockFreq+0xb0>)
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	0c5b      	lsrs	r3, r3, #17
 80073d8:	f003 0301 	and.w	r3, r3, #1
 80073dc:	3328      	adds	r3, #40	; 0x28
 80073de:	443b      	add	r3, r7
 80073e0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80073e4:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	4a0e      	ldr	r2, [pc, #56]	; (8007424 <HAL_RCC_GetSysClockFreq+0xb4>)
 80073ea:	fb03 f202 	mul.w	r2, r3, r2
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80073f4:	627b      	str	r3, [r7, #36]	; 0x24
 80073f6:	e004      	b.n	8007402 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	4a0b      	ldr	r2, [pc, #44]	; (8007428 <HAL_RCC_GetSysClockFreq+0xb8>)
 80073fc:	fb02 f303 	mul.w	r3, r2, r3
 8007400:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8007402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007404:	623b      	str	r3, [r7, #32]
      break;
 8007406:	e002      	b.n	800740e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007408:	4b06      	ldr	r3, [pc, #24]	; (8007424 <HAL_RCC_GetSysClockFreq+0xb4>)
 800740a:	623b      	str	r3, [r7, #32]
      break;
 800740c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800740e:	6a3b      	ldr	r3, [r7, #32]
}
 8007410:	4618      	mov	r0, r3
 8007412:	3728      	adds	r7, #40	; 0x28
 8007414:	46bd      	mov	sp, r7
 8007416:	bc90      	pop	{r4, r7}
 8007418:	4770      	bx	lr
 800741a:	bf00      	nop
 800741c:	08011fbc 	.word	0x08011fbc
 8007420:	40021000 	.word	0x40021000
 8007424:	007a1200 	.word	0x007a1200
 8007428:	003d0900 	.word	0x003d0900

0800742c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800742c:	b480      	push	{r7}
 800742e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007430:	4b02      	ldr	r3, [pc, #8]	; (800743c <HAL_RCC_GetHCLKFreq+0x10>)
 8007432:	681b      	ldr	r3, [r3, #0]
}
 8007434:	4618      	mov	r0, r3
 8007436:	46bd      	mov	sp, r7
 8007438:	bc80      	pop	{r7}
 800743a:	4770      	bx	lr
 800743c:	20000008 	.word	0x20000008

08007440 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007444:	f7ff fff2 	bl	800742c <HAL_RCC_GetHCLKFreq>
 8007448:	4602      	mov	r2, r0
 800744a:	4b05      	ldr	r3, [pc, #20]	; (8007460 <HAL_RCC_GetPCLK1Freq+0x20>)
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	0a1b      	lsrs	r3, r3, #8
 8007450:	f003 0307 	and.w	r3, r3, #7
 8007454:	4903      	ldr	r1, [pc, #12]	; (8007464 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007456:	5ccb      	ldrb	r3, [r1, r3]
 8007458:	fa22 f303 	lsr.w	r3, r2, r3
}    
 800745c:	4618      	mov	r0, r3
 800745e:	bd80      	pop	{r7, pc}
 8007460:	40021000 	.word	0x40021000
 8007464:	08012738 	.word	0x08012738

08007468 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800746c:	f7ff ffde 	bl	800742c <HAL_RCC_GetHCLKFreq>
 8007470:	4602      	mov	r2, r0
 8007472:	4b05      	ldr	r3, [pc, #20]	; (8007488 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	0adb      	lsrs	r3, r3, #11
 8007478:	f003 0307 	and.w	r3, r3, #7
 800747c:	4903      	ldr	r1, [pc, #12]	; (800748c <HAL_RCC_GetPCLK2Freq+0x24>)
 800747e:	5ccb      	ldrb	r3, [r1, r3]
 8007480:	fa22 f303 	lsr.w	r3, r2, r3
} 
 8007484:	4618      	mov	r0, r3
 8007486:	bd80      	pop	{r7, pc}
 8007488:	40021000 	.word	0x40021000
 800748c:	08012738 	.word	0x08012738

08007490 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007490:	b480      	push	{r7}
 8007492:	b085      	sub	sp, #20
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007498:	4b0b      	ldr	r3, [pc, #44]	; (80074c8 <RCC_Delay+0x38>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a0b      	ldr	r2, [pc, #44]	; (80074cc <RCC_Delay+0x3c>)
 800749e:	fba2 2303 	umull	r2, r3, r2, r3
 80074a2:	0a5b      	lsrs	r3, r3, #9
 80074a4:	687a      	ldr	r2, [r7, #4]
 80074a6:	fb02 f303 	mul.w	r3, r2, r3
 80074aa:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80074ac:	bf00      	nop
}
 80074ae:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	1e5a      	subs	r2, r3, #1
 80074b4:	60fa      	str	r2, [r7, #12]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d1f8      	bne.n	80074ac <RCC_Delay+0x1c>
}
 80074ba:	bf00      	nop
 80074bc:	bf00      	nop
 80074be:	3714      	adds	r7, #20
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bc80      	pop	{r7}
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop
 80074c8:	20000008 	.word	0x20000008
 80074cc:	10624dd3 	.word	0x10624dd3

080074d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b086      	sub	sp, #24
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80074d8:	2300      	movs	r3, #0
 80074da:	613b      	str	r3, [r7, #16]
 80074dc:	2300      	movs	r3, #0
 80074de:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f003 0301 	and.w	r3, r3, #1
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d07d      	beq.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80074ec:	2300      	movs	r3, #0
 80074ee:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074f0:	4b4f      	ldr	r3, [pc, #316]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80074f2:	69db      	ldr	r3, [r3, #28]
 80074f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d10d      	bne.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80074fc:	4b4c      	ldr	r3, [pc, #304]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80074fe:	69db      	ldr	r3, [r3, #28]
 8007500:	4a4b      	ldr	r2, [pc, #300]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007502:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007506:	61d3      	str	r3, [r2, #28]
 8007508:	4b49      	ldr	r3, [pc, #292]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800750a:	69db      	ldr	r3, [r3, #28]
 800750c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007510:	60bb      	str	r3, [r7, #8]
 8007512:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007514:	2301      	movs	r3, #1
 8007516:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007518:	4b46      	ldr	r3, [pc, #280]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007520:	2b00      	cmp	r3, #0
 8007522:	d118      	bne.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007524:	4b43      	ldr	r3, [pc, #268]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a42      	ldr	r2, [pc, #264]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800752a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800752e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007530:	f7ff f880 	bl	8006634 <HAL_GetTick>
 8007534:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007536:	e008      	b.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007538:	f7ff f87c 	bl	8006634 <HAL_GetTick>
 800753c:	4602      	mov	r2, r0
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	1ad3      	subs	r3, r2, r3
 8007542:	2b64      	cmp	r3, #100	; 0x64
 8007544:	d901      	bls.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e06d      	b.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800754a:	4b3a      	ldr	r3, [pc, #232]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007552:	2b00      	cmp	r3, #0
 8007554:	d0f0      	beq.n	8007538 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007556:	4b36      	ldr	r3, [pc, #216]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007558:	6a1b      	ldr	r3, [r3, #32]
 800755a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800755e:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d02e      	beq.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800756e:	68fa      	ldr	r2, [r7, #12]
 8007570:	429a      	cmp	r2, r3
 8007572:	d027      	beq.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007574:	4b2e      	ldr	r3, [pc, #184]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007576:	6a1b      	ldr	r3, [r3, #32]
 8007578:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800757c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800757e:	4b2e      	ldr	r3, [pc, #184]	; (8007638 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007580:	2201      	movs	r2, #1
 8007582:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007584:	4b2c      	ldr	r3, [pc, #176]	; (8007638 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007586:	2200      	movs	r2, #0
 8007588:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800758a:	4a29      	ldr	r2, [pc, #164]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f003 0301 	and.w	r3, r3, #1
 8007596:	2b00      	cmp	r3, #0
 8007598:	d014      	beq.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800759a:	f7ff f84b 	bl	8006634 <HAL_GetTick>
 800759e:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075a0:	e00a      	b.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075a2:	f7ff f847 	bl	8006634 <HAL_GetTick>
 80075a6:	4602      	mov	r2, r0
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	1ad3      	subs	r3, r2, r3
 80075ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d901      	bls.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80075b4:	2303      	movs	r3, #3
 80075b6:	e036      	b.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075b8:	4b1d      	ldr	r3, [pc, #116]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075ba:	6a1b      	ldr	r3, [r3, #32]
 80075bc:	f003 0302 	and.w	r3, r3, #2
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d0ee      	beq.n	80075a2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80075c4:	4b1a      	ldr	r3, [pc, #104]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075c6:	6a1b      	ldr	r3, [r3, #32]
 80075c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	4917      	ldr	r1, [pc, #92]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075d2:	4313      	orrs	r3, r2
 80075d4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80075d6:	7dfb      	ldrb	r3, [r7, #23]
 80075d8:	2b01      	cmp	r3, #1
 80075da:	d105      	bne.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075dc:	4b14      	ldr	r3, [pc, #80]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075de:	69db      	ldr	r3, [r3, #28]
 80075e0:	4a13      	ldr	r2, [pc, #76]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075e6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f003 0302 	and.w	r3, r3, #2
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d008      	beq.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80075f4:	4b0e      	ldr	r3, [pc, #56]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	490b      	ldr	r1, [pc, #44]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007602:	4313      	orrs	r3, r2
 8007604:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f003 0310 	and.w	r3, r3, #16
 800760e:	2b00      	cmp	r3, #0
 8007610:	d008      	beq.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007612:	4b07      	ldr	r3, [pc, #28]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	4904      	ldr	r1, [pc, #16]	; (8007630 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007620:	4313      	orrs	r3, r2
 8007622:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	3718      	adds	r7, #24
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop
 8007630:	40021000 	.word	0x40021000
 8007634:	40007000 	.word	0x40007000
 8007638:	42420440 	.word	0x42420440

0800763c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800763c:	b590      	push	{r4, r7, lr}
 800763e:	b08d      	sub	sp, #52	; 0x34
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007644:	4b6b      	ldr	r3, [pc, #428]	; (80077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8007646:	f107 040c 	add.w	r4, r7, #12
 800764a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800764c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007650:	f240 2301 	movw	r3, #513	; 0x201
 8007654:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8007656:	2300      	movs	r3, #0
 8007658:	627b      	str	r3, [r7, #36]	; 0x24
 800765a:	2300      	movs	r3, #0
 800765c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800765e:	2300      	movs	r3, #0
 8007660:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8007662:	2300      	movs	r3, #0
 8007664:	61fb      	str	r3, [r7, #28]
 8007666:	2300      	movs	r3, #0
 8007668:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	3b01      	subs	r3, #1
 800766e:	2b0f      	cmp	r3, #15
 8007670:	f200 80b7 	bhi.w	80077e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8007674:	a201      	add	r2, pc, #4	; (adr r2, 800767c <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8007676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800767a:	bf00      	nop
 800767c:	0800775b 	.word	0x0800775b
 8007680:	080077c7 	.word	0x080077c7
 8007684:	080077e3 	.word	0x080077e3
 8007688:	0800774b 	.word	0x0800774b
 800768c:	080077e3 	.word	0x080077e3
 8007690:	080077e3 	.word	0x080077e3
 8007694:	080077e3 	.word	0x080077e3
 8007698:	08007753 	.word	0x08007753
 800769c:	080077e3 	.word	0x080077e3
 80076a0:	080077e3 	.word	0x080077e3
 80076a4:	080077e3 	.word	0x080077e3
 80076a8:	080077e3 	.word	0x080077e3
 80076ac:	080077e3 	.word	0x080077e3
 80076b0:	080077e3 	.word	0x080077e3
 80076b4:	080077e3 	.word	0x080077e3
 80076b8:	080076bd 	.word	0x080076bd
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80076bc:	4b4e      	ldr	r3, [pc, #312]	; (80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	61fb      	str	r3, [r7, #28]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 80076c2:	4b4d      	ldr	r3, [pc, #308]	; (80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	f000 808b 	beq.w	80077e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80076d0:	69fb      	ldr	r3, [r7, #28]
 80076d2:	0c9b      	lsrs	r3, r3, #18
 80076d4:	f003 030f 	and.w	r3, r3, #15
 80076d8:	3330      	adds	r3, #48	; 0x30
 80076da:	443b      	add	r3, r7
 80076dc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80076e0:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80076e2:	69fb      	ldr	r3, [r7, #28]
 80076e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d017      	beq.n	800771c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80076ec:	4b42      	ldr	r3, [pc, #264]	; (80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	0c5b      	lsrs	r3, r3, #17
 80076f2:	f003 0301 	and.w	r3, r3, #1
 80076f6:	3330      	adds	r3, #48	; 0x30
 80076f8:	443b      	add	r3, r7
 80076fa:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80076fe:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
              pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007700:	69fb      	ldr	r3, [r7, #28]
 8007702:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007706:	2b00      	cmp	r3, #0
 8007708:	d00d      	beq.n	8007726 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800770a:	4a3c      	ldr	r2, [pc, #240]	; (80077fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800770c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770e:	fbb2 f2f3 	udiv	r2, r2, r3
 8007712:	6a3b      	ldr	r3, [r7, #32]
 8007714:	fb02 f303 	mul.w	r3, r2, r3
 8007718:	62fb      	str	r3, [r7, #44]	; 0x2c
 800771a:	e004      	b.n	8007726 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800771c:	6a3b      	ldr	r3, [r7, #32]
 800771e:	4a38      	ldr	r2, [pc, #224]	; (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8007720:	fb02 f303 	mul.w	r3, r2, r3
 8007724:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8007726:	4b34      	ldr	r3, [pc, #208]	; (80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800772e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007732:	d102      	bne.n	800773a <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8007734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007736:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8007738:	e055      	b.n	80077e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
          frequency = (pllclk * 2) / 3;
 800773a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800773c:	005b      	lsls	r3, r3, #1
 800773e:	4a31      	ldr	r2, [pc, #196]	; (8007804 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8007740:	fba2 2303 	umull	r2, r3, r2, r3
 8007744:	085b      	lsrs	r3, r3, #1
 8007746:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8007748:	e04d      	b.n	80077e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_I2S2:  
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 800774a:	f7ff fe11 	bl	8007370 <HAL_RCC_GetSysClockFreq>
 800774e:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8007750:	e04a      	b.n	80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
  case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8007752:	f7ff fe0d 	bl	8007370 <HAL_RCC_GetSysClockFreq>
 8007756:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8007758:	e046      	b.n	80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800775a:	4b27      	ldr	r3, [pc, #156]	; (80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 800775c:	6a1b      	ldr	r3, [r3, #32]
 800775e:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007766:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800776a:	d108      	bne.n	800777e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	f003 0302 	and.w	r3, r3, #2
 8007772:	2b00      	cmp	r3, #0
 8007774:	d003      	beq.n	800777e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      {
        frequency = LSE_VALUE;
 8007776:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800777a:	62bb      	str	r3, [r7, #40]	; 0x28
 800777c:	e022      	b.n	80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800777e:	69fb      	ldr	r3, [r7, #28]
 8007780:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007784:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007788:	d109      	bne.n	800779e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 800778a:	4b1b      	ldr	r3, [pc, #108]	; (80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 800778c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778e:	f003 0302 	and.w	r3, r3, #2
 8007792:	2b00      	cmp	r3, #0
 8007794:	d003      	beq.n	800779e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      {
        frequency = LSI_VALUE;
 8007796:	f649 4340 	movw	r3, #40000	; 0x9c40
 800779a:	62bb      	str	r3, [r7, #40]	; 0x28
 800779c:	e012      	b.n	80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800779e:	69fb      	ldr	r3, [r7, #28]
 80077a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077a8:	d109      	bne.n	80077be <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 80077aa:	4b13      	ldr	r3, [pc, #76]	; (80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d003      	beq.n	80077be <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      {
        frequency = HSE_VALUE / 128U;
 80077b6:	f24f 4324 	movw	r3, #62500	; 0xf424
 80077ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80077bc:	e002      	b.n	80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0U;
 80077be:	2300      	movs	r3, #0
 80077c0:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 80077c2:	e011      	b.n	80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80077c4:	e010      	b.n	80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80077c6:	f7ff fe4f 	bl	8007468 <HAL_RCC_GetPCLK2Freq>
 80077ca:	4602      	mov	r2, r0
 80077cc:	4b0a      	ldr	r3, [pc, #40]	; (80077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	0b9b      	lsrs	r3, r3, #14
 80077d2:	f003 0303 	and.w	r3, r3, #3
 80077d6:	3301      	adds	r3, #1
 80077d8:	005b      	lsls	r3, r3, #1
 80077da:	fbb2 f3f3 	udiv	r3, r2, r3
 80077de:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80077e0:	e002      	b.n	80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
  default: 
    {
      break;
 80077e2:	bf00      	nop
 80077e4:	e000      	b.n	80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      break;
 80077e6:	bf00      	nop
    }
  }
  return(frequency);
 80077e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3734      	adds	r7, #52	; 0x34
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd90      	pop	{r4, r7, pc}
 80077f2:	bf00      	nop
 80077f4:	08011fcc 	.word	0x08011fcc
 80077f8:	40021000 	.word	0x40021000
 80077fc:	007a1200 	.word	0x007a1200
 8007800:	003d0900 	.word	0x003d0900
 8007804:	aaaaaaab 	.word	0xaaaaaaab

08007808 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8007810:	2300      	movs	r3, #0
 8007812:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d101      	bne.n	800781e <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 800781a:	2301      	movs	r3, #1
 800781c:	e084      	b.n	8007928 <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	7c5b      	ldrb	r3, [r3, #17]
 8007822:	b2db      	uxtb	r3, r3
 8007824:	2b00      	cmp	r3, #0
 8007826:	d105      	bne.n	8007834 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2200      	movs	r2, #0
 800782c:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f7fd fd1e 	bl	8005270 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2202      	movs	r2, #2
 8007838:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f000 f87a 	bl	8007934 <HAL_RTC_WaitForSynchro>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d004      	beq.n	8007850 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2204      	movs	r2, #4
 800784a:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	e06b      	b.n	8007928 <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f000 f89c 	bl	800798e <RTC_EnterInitMode>
 8007856:	4603      	mov	r3, r0
 8007858:	2b00      	cmp	r3, #0
 800785a:	d004      	beq.n	8007866 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2204      	movs	r2, #4
 8007860:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	e060      	b.n	8007928 <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	685a      	ldr	r2, [r3, #4]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f022 0207 	bic.w	r2, r2, #7
 8007874:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d005      	beq.n	800788a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800787e:	4b2c      	ldr	r3, [pc, #176]	; (8007930 <HAL_RTC_Init+0x128>)
 8007880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007882:	4a2b      	ldr	r2, [pc, #172]	; (8007930 <HAL_RTC_Init+0x128>)
 8007884:	f023 0301 	bic.w	r3, r3, #1
 8007888:	6313      	str	r3, [r2, #48]	; 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800788a:	4b29      	ldr	r3, [pc, #164]	; (8007930 <HAL_RTC_Init+0x128>)
 800788c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800788e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	4926      	ldr	r1, [pc, #152]	; (8007930 <HAL_RTC_Init+0x128>)
 8007898:	4313      	orrs	r3, r2
 800789a:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a4:	d003      	beq.n	80078ae <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	60fb      	str	r3, [r7, #12]
 80078ac:	e00e      	b.n	80078cc <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80078ae:	2001      	movs	r0, #1
 80078b0:	f7ff fec4 	bl	800763c <HAL_RCCEx_GetPeriphCLKFreq>
 80078b4:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d104      	bne.n	80078c6 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2204      	movs	r2, #4
 80078c0:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	e030      	b.n	8007928 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	3b01      	subs	r3, #1
 80078ca:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	f023 010f 	bic.w	r1, r3, #15
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	0c1a      	lsrs	r2, r3, #16
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	430a      	orrs	r2, r1
 80078e0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	68db      	ldr	r3, [r3, #12]
 80078e8:	0c1b      	lsrs	r3, r3, #16
 80078ea:	041b      	lsls	r3, r3, #16
 80078ec:	68fa      	ldr	r2, [r7, #12]
 80078ee:	b291      	uxth	r1, r2
 80078f0:	687a      	ldr	r2, [r7, #4]
 80078f2:	6812      	ldr	r2, [r2, #0]
 80078f4:	430b      	orrs	r3, r1
 80078f6:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 f870 	bl	80079de <RTC_ExitInitMode>
 80078fe:	4603      	mov	r3, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d004      	beq.n	800790e <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2204      	movs	r2, #4
 8007908:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	e00c      	b.n	8007928 <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2200      	movs	r2, #0
 8007912:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2201      	movs	r2, #1
 800791e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2201      	movs	r2, #1
 8007924:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 8007926:	2300      	movs	r3, #0
  }
}
 8007928:	4618      	mov	r0, r3
 800792a:	3710      	adds	r7, #16
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}
 8007930:	40006c00 	.word	0x40006c00

08007934 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800793c:	2300      	movs	r3, #0
 800793e:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d101      	bne.n	800794a <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 8007946:	2301      	movs	r3, #1
 8007948:	e01d      	b.n	8007986 <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	685a      	ldr	r2, [r3, #4]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f022 0208 	bic.w	r2, r2, #8
 8007958:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 800795a:	f7fe fe6b 	bl	8006634 <HAL_GetTick>
 800795e:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8007960:	e009      	b.n	8007976 <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 8007962:	f7fe fe67 	bl	8006634 <HAL_GetTick>
 8007966:	4602      	mov	r2, r0
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	1ad3      	subs	r3, r2, r3
 800796c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007970:	d901      	bls.n	8007976 <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 8007972:	2303      	movs	r3, #3
 8007974:	e007      	b.n	8007986 <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	f003 0308 	and.w	r3, r3, #8
 8007980:	2b00      	cmp	r3, #0
 8007982:	d0ee      	beq.n	8007962 <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 8007984:	2300      	movs	r3, #0
}
 8007986:	4618      	mov	r0, r3
 8007988:	3710      	adds	r7, #16
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}

0800798e <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800798e:	b580      	push	{r7, lr}
 8007990:	b084      	sub	sp, #16
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007996:	2300      	movs	r3, #0
 8007998:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 800799a:	f7fe fe4b 	bl	8006634 <HAL_GetTick>
 800799e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80079a0:	e009      	b.n	80079b6 <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80079a2:	f7fe fe47 	bl	8006634 <HAL_GetTick>
 80079a6:	4602      	mov	r2, r0
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	1ad3      	subs	r3, r2, r3
 80079ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80079b0:	d901      	bls.n	80079b6 <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e00f      	b.n	80079d6 <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	f003 0320 	and.w	r3, r3, #32
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d0ee      	beq.n	80079a2 <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	685a      	ldr	r2, [r3, #4]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f042 0210 	orr.w	r2, r2, #16
 80079d2:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 80079d4:	2300      	movs	r3, #0
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	3710      	adds	r7, #16
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}

080079de <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 80079de:	b580      	push	{r7, lr}
 80079e0:	b084      	sub	sp, #16
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80079e6:	2300      	movs	r3, #0
 80079e8:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	685a      	ldr	r2, [r3, #4]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f022 0210 	bic.w	r2, r2, #16
 80079f8:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 80079fa:	f7fe fe1b 	bl	8006634 <HAL_GetTick>
 80079fe:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007a00:	e009      	b.n	8007a16 <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007a02:	f7fe fe17 	bl	8006634 <HAL_GetTick>
 8007a06:	4602      	mov	r2, r0
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	1ad3      	subs	r3, r2, r3
 8007a0c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a10:	d901      	bls.n	8007a16 <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 8007a12:	2303      	movs	r3, #3
 8007a14:	e007      	b.n	8007a26 <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	f003 0320 	and.w	r3, r3, #32
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d0ee      	beq.n	8007a02 <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
	...

08007a30 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b087      	sub	sp, #28
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	60f8      	str	r0, [r7, #12]
 8007a38:	60b9      	str	r1, [r7, #8]
 8007a3a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)BKP_BASE; 
 8007a40:	4b07      	ldr	r3, [pc, #28]	; (8007a60 <HAL_RTCEx_BKUPWrite+0x30>)
 8007a42:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	697a      	ldr	r2, [r7, #20]
 8007a4a:	4413      	add	r3, r2
 8007a4c:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	b292      	uxth	r2, r2
 8007a54:	601a      	str	r2, [r3, #0]
}
 8007a56:	bf00      	nop
 8007a58:	371c      	adds	r7, #28
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bc80      	pop	{r7}
 8007a5e:	4770      	bx	lr
 8007a60:	40006c00 	.word	0x40006c00

08007a64 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to 
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8007a72:	2300      	movs	r3, #0
 8007a74:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE; 
 8007a76:	4b08      	ldr	r3, [pc, #32]	; (8007a98 <HAL_RTCEx_BKUPRead+0x34>)
 8007a78:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	009b      	lsls	r3, r3, #2
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	4413      	add	r3, r2
 8007a82:	60fb      	str	r3, [r7, #12]
  
  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8007a8c:	68bb      	ldr	r3, [r7, #8]
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bc80      	pop	{r7}
 8007a96:	4770      	bx	lr
 8007a98:	40006c00 	.word	0x40006c00

08007a9c <HAL_SRAM_Init>:
  * @param  Timing: Pointer to SRAM control timing structure 
  * @param  ExtTiming: Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	60f8      	str	r0, [r7, #12]
 8007aa4:	60b9      	str	r1, [r7, #8]
 8007aa6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d101      	bne.n	8007ab2 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e034      	b.n	8007b1c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d106      	bne.n	8007acc <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007ac6:	68f8      	ldr	r0, [r7, #12]
 8007ac8:	f7fd fd22 	bl	8005510 <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	3308      	adds	r3, #8
 8007ad4:	4619      	mov	r1, r3
 8007ad6:	4610      	mov	r0, r2
 8007ad8:	f001 fb24 	bl	8009124 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6818      	ldr	r0, [r3, #0]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	68b9      	ldr	r1, [r7, #8]
 8007ae8:	f001 fb9c 	bl	8009224 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6858      	ldr	r0, [r3, #4]
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	689a      	ldr	r2, [r3, #8]
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af8:	6879      	ldr	r1, [r7, #4]
 8007afa:	f001 fbc7 	bl	800928c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	68fa      	ldr	r2, [r7, #12]
 8007b04:	6892      	ldr	r2, [r2, #8]
 8007b06:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	68fa      	ldr	r2, [r7, #12]
 8007b10:	6892      	ldr	r2, [r2, #8]
 8007b12:	f041 0101 	orr.w	r1, r1, #1
 8007b16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3710      	adds	r7, #16
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d101      	bne.n	8007b36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	e01d      	b.n	8007b72 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b3c:	b2db      	uxtb	r3, r3
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d106      	bne.n	8007b50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2200      	movs	r2, #0
 8007b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f7fd fbb4 	bl	80052b8 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2202      	movs	r2, #2
 8007b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681a      	ldr	r2, [r3, #0]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	3304      	adds	r3, #4
 8007b60:	4619      	mov	r1, r3
 8007b62:	4610      	mov	r0, r2
 8007b64:	f000 fc38 	bl	80083d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b70:	2300      	movs	r3, #0
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3708      	adds	r7, #8
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}

08007b7a <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007b7a:	b480      	push	{r7}
 8007b7c:	b083      	sub	sp, #12
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2202      	movs	r2, #2
 8007b86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f042 0201 	orr.w	r2, r2, #1
 8007b98:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007ba2:	2300      	movs	r3, #0
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	370c      	adds	r7, #12
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bc80      	pop	{r7}
 8007bac:	4770      	bx	lr

08007bae <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007bae:	b480      	push	{r7}
 8007bb0:	b083      	sub	sp, #12
 8007bb2:	af00      	add	r7, sp, #0
 8007bb4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2202      	movs	r2, #2
 8007bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	6a1a      	ldr	r2, [r3, #32]
 8007bc4:	f241 1311 	movw	r3, #4369	; 0x1111
 8007bc8:	4013      	ands	r3, r2
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d10f      	bne.n	8007bee <HAL_TIM_Base_Stop+0x40>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	6a1a      	ldr	r2, [r3, #32]
 8007bd4:	f240 4344 	movw	r3, #1092	; 0x444
 8007bd8:	4013      	ands	r3, r2
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d107      	bne.n	8007bee <HAL_TIM_Base_Stop+0x40>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	681a      	ldr	r2, [r3, #0]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f022 0201 	bic.w	r2, r2, #1
 8007bec:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007bf6:	2300      	movs	r3, #0
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	370c      	adds	r7, #12
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bc80      	pop	{r7}
 8007c00:	4770      	bx	lr

08007c02 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007c02:	b480      	push	{r7}
 8007c04:	b083      	sub	sp, #12
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68da      	ldr	r2, [r3, #12]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f042 0201 	orr.w	r2, r2, #1
 8007c18:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681a      	ldr	r2, [r3, #0]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f042 0201 	orr.w	r2, r2, #1
 8007c28:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007c2a:	2300      	movs	r3, #0
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	370c      	adds	r7, #12
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bc80      	pop	{r7}
 8007c34:	4770      	bx	lr

08007c36 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007c36:	b480      	push	{r7}
 8007c38:	b083      	sub	sp, #12
 8007c3a:	af00      	add	r7, sp, #0
 8007c3c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	68da      	ldr	r2, [r3, #12]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f022 0201 	bic.w	r2, r2, #1
 8007c4c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	6a1a      	ldr	r2, [r3, #32]
 8007c54:	f241 1311 	movw	r3, #4369	; 0x1111
 8007c58:	4013      	ands	r3, r2
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d10f      	bne.n	8007c7e <HAL_TIM_Base_Stop_IT+0x48>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	6a1a      	ldr	r2, [r3, #32]
 8007c64:	f240 4344 	movw	r3, #1092	; 0x444
 8007c68:	4013      	ands	r3, r2
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d107      	bne.n	8007c7e <HAL_TIM_Base_Stop_IT+0x48>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f022 0201 	bic.w	r2, r2, #1
 8007c7c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007c7e:	2300      	movs	r3, #0
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bc80      	pop	{r7}
 8007c88:	4770      	bx	lr

08007c8a <HAL_TIM_PWM_Init>:
  *       Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b082      	sub	sp, #8
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d101      	bne.n	8007c9c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	e01d      	b.n	8007cd8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d106      	bne.n	8007cb6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f000 f815 	bl	8007ce0 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2202      	movs	r2, #2
 8007cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681a      	ldr	r2, [r3, #0]
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	3304      	adds	r3, #4
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	4610      	mov	r0, r2
 8007cca:	f000 fb85 	bl	80083d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007cd6:	2300      	movs	r3, #0
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3708      	adds	r7, #8
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}

08007ce0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007ce8:	bf00      	nop
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bc80      	pop	{r7}
 8007cf0:	4770      	bx	lr
	...

08007cf4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b082      	sub	sp, #8
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	2201      	movs	r2, #1
 8007d04:	6839      	ldr	r1, [r7, #0]
 8007d06:	4618      	mov	r0, r3
 8007d08:	f000 fe4d 	bl	80089a6 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a10      	ldr	r2, [pc, #64]	; (8007d54 <HAL_TIM_PWM_Start+0x60>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d004      	beq.n	8007d20 <HAL_TIM_PWM_Start+0x2c>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a0f      	ldr	r2, [pc, #60]	; (8007d58 <HAL_TIM_PWM_Start+0x64>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d101      	bne.n	8007d24 <HAL_TIM_PWM_Start+0x30>
 8007d20:	2301      	movs	r3, #1
 8007d22:	e000      	b.n	8007d26 <HAL_TIM_PWM_Start+0x32>
 8007d24:	2300      	movs	r3, #0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d007      	beq.n	8007d3a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007d38:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f042 0201 	orr.w	r2, r2, #1
 8007d48:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007d4a:	2300      	movs	r3, #0
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3708      	adds	r7, #8
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}
 8007d54:	40012c00 	.word	0x40012c00
 8007d58:	40013400 	.word	0x40013400

08007d5c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b082      	sub	sp, #8
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	6839      	ldr	r1, [r7, #0]
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f000 fe19 	bl	80089a6 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a22      	ldr	r2, [pc, #136]	; (8007e04 <HAL_TIM_PWM_Stop+0xa8>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d004      	beq.n	8007d88 <HAL_TIM_PWM_Stop+0x2c>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a21      	ldr	r2, [pc, #132]	; (8007e08 <HAL_TIM_PWM_Stop+0xac>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d101      	bne.n	8007d8c <HAL_TIM_PWM_Stop+0x30>
 8007d88:	2301      	movs	r3, #1
 8007d8a:	e000      	b.n	8007d8e <HAL_TIM_PWM_Stop+0x32>
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d017      	beq.n	8007dc2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	6a1a      	ldr	r2, [r3, #32]
 8007d98:	f241 1311 	movw	r3, #4369	; 0x1111
 8007d9c:	4013      	ands	r3, r2
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d10f      	bne.n	8007dc2 <HAL_TIM_PWM_Stop+0x66>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	6a1a      	ldr	r2, [r3, #32]
 8007da8:	f240 4344 	movw	r3, #1092	; 0x444
 8007dac:	4013      	ands	r3, r2
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d107      	bne.n	8007dc2 <HAL_TIM_PWM_Stop+0x66>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007dc0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	6a1a      	ldr	r2, [r3, #32]
 8007dc8:	f241 1311 	movw	r3, #4369	; 0x1111
 8007dcc:	4013      	ands	r3, r2
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d10f      	bne.n	8007df2 <HAL_TIM_PWM_Stop+0x96>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	6a1a      	ldr	r2, [r3, #32]
 8007dd8:	f240 4344 	movw	r3, #1092	; 0x444
 8007ddc:	4013      	ands	r3, r2
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d107      	bne.n	8007df2 <HAL_TIM_PWM_Stop+0x96>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f022 0201 	bic.w	r2, r2, #1
 8007df0:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2201      	movs	r2, #1
 8007df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007dfa:	2300      	movs	r3, #0
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3708      	adds	r7, #8
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}
 8007e04:	40012c00 	.word	0x40012c00
 8007e08:	40013400 	.word	0x40013400

08007e0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b082      	sub	sp, #8
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	691b      	ldr	r3, [r3, #16]
 8007e1a:	f003 0302 	and.w	r3, r3, #2
 8007e1e:	2b02      	cmp	r3, #2
 8007e20:	d122      	bne.n	8007e68 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	68db      	ldr	r3, [r3, #12]
 8007e28:	f003 0302 	and.w	r3, r3, #2
 8007e2c:	2b02      	cmp	r3, #2
 8007e2e:	d11b      	bne.n	8007e68 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f06f 0202 	mvn.w	r2, #2
 8007e38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	699b      	ldr	r3, [r3, #24]
 8007e46:	f003 0303 	and.w	r3, r3, #3
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d003      	beq.n	8007e56 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 faa7 	bl	80083a2 <HAL_TIM_IC_CaptureCallback>
 8007e54:	e005      	b.n	8007e62 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f000 fa9a 	bl	8008390 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f000 faa9 	bl	80083b4 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2200      	movs	r2, #0
 8007e66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	691b      	ldr	r3, [r3, #16]
 8007e6e:	f003 0304 	and.w	r3, r3, #4
 8007e72:	2b04      	cmp	r3, #4
 8007e74:	d122      	bne.n	8007ebc <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	f003 0304 	and.w	r3, r3, #4
 8007e80:	2b04      	cmp	r3, #4
 8007e82:	d11b      	bne.n	8007ebc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f06f 0204 	mvn.w	r2, #4
 8007e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2202      	movs	r2, #2
 8007e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	699b      	ldr	r3, [r3, #24]
 8007e9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d003      	beq.n	8007eaa <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 fa7d 	bl	80083a2 <HAL_TIM_IC_CaptureCallback>
 8007ea8:	e005      	b.n	8007eb6 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f000 fa70 	bl	8008390 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f000 fa7f 	bl	80083b4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	691b      	ldr	r3, [r3, #16]
 8007ec2:	f003 0308 	and.w	r3, r3, #8
 8007ec6:	2b08      	cmp	r3, #8
 8007ec8:	d122      	bne.n	8007f10 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	68db      	ldr	r3, [r3, #12]
 8007ed0:	f003 0308 	and.w	r3, r3, #8
 8007ed4:	2b08      	cmp	r3, #8
 8007ed6:	d11b      	bne.n	8007f10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f06f 0208 	mvn.w	r2, #8
 8007ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2204      	movs	r2, #4
 8007ee6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	69db      	ldr	r3, [r3, #28]
 8007eee:	f003 0303 	and.w	r3, r3, #3
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d003      	beq.n	8007efe <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 fa53 	bl	80083a2 <HAL_TIM_IC_CaptureCallback>
 8007efc:	e005      	b.n	8007f0a <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 fa46 	bl	8008390 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 fa55 	bl	80083b4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	691b      	ldr	r3, [r3, #16]
 8007f16:	f003 0310 	and.w	r3, r3, #16
 8007f1a:	2b10      	cmp	r3, #16
 8007f1c:	d122      	bne.n	8007f64 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68db      	ldr	r3, [r3, #12]
 8007f24:	f003 0310 	and.w	r3, r3, #16
 8007f28:	2b10      	cmp	r3, #16
 8007f2a:	d11b      	bne.n	8007f64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f06f 0210 	mvn.w	r2, #16
 8007f34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2208      	movs	r2, #8
 8007f3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	69db      	ldr	r3, [r3, #28]
 8007f42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d003      	beq.n	8007f52 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f000 fa29 	bl	80083a2 <HAL_TIM_IC_CaptureCallback>
 8007f50:	e005      	b.n	8007f5e <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 fa1c 	bl	8008390 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f000 fa2b 	bl	80083b4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	691b      	ldr	r3, [r3, #16]
 8007f6a:	f003 0301 	and.w	r3, r3, #1
 8007f6e:	2b01      	cmp	r3, #1
 8007f70:	d10e      	bne.n	8007f90 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	68db      	ldr	r3, [r3, #12]
 8007f78:	f003 0301 	and.w	r3, r3, #1
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	d107      	bne.n	8007f90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f06f 0201 	mvn.w	r2, #1
 8007f88:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 f9f7 	bl	800837e <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	691b      	ldr	r3, [r3, #16]
 8007f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f9a:	2b80      	cmp	r3, #128	; 0x80
 8007f9c:	d10e      	bne.n	8007fbc <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	68db      	ldr	r3, [r3, #12]
 8007fa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fa8:	2b80      	cmp	r3, #128	; 0x80
 8007faa:	d107      	bne.n	8007fbc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007fb4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 fdbc 	bl	8008b34 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	691b      	ldr	r3, [r3, #16]
 8007fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fc6:	2b40      	cmp	r3, #64	; 0x40
 8007fc8:	d10e      	bne.n	8007fe8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	68db      	ldr	r3, [r3, #12]
 8007fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fd4:	2b40      	cmp	r3, #64	; 0x40
 8007fd6:	d107      	bne.n	8007fe8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007fe0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f000 f9ef 	bl	80083c6 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	f003 0320 	and.w	r3, r3, #32
 8007ff2:	2b20      	cmp	r3, #32
 8007ff4:	d10e      	bne.n	8008014 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	68db      	ldr	r3, [r3, #12]
 8007ffc:	f003 0320 	and.w	r3, r3, #32
 8008000:	2b20      	cmp	r3, #32
 8008002:	d107      	bne.n	8008014 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f06f 0220 	mvn.w	r2, #32
 800800c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f000 fd87 	bl	8008b22 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8008014:	bf00      	nop
 8008016:	3708      	adds	r7, #8
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}

0800801c <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
 8008022:	60f8      	str	r0, [r7, #12]
 8008024:	60b9      	str	r1, [r7, #8]
 8008026:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800802e:	2b01      	cmp	r3, #1
 8008030:	d101      	bne.n	8008036 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008032:	2302      	movs	r3, #2
 8008034:	e0b4      	b.n	80081a0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2201      	movs	r2, #1
 800803a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2202      	movs	r2, #2
 8008042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2b0c      	cmp	r3, #12
 800804a:	f200 809f 	bhi.w	800818c <HAL_TIM_PWM_ConfigChannel+0x170>
 800804e:	a201      	add	r2, pc, #4	; (adr r2, 8008054 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8008050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008054:	08008089 	.word	0x08008089
 8008058:	0800818d 	.word	0x0800818d
 800805c:	0800818d 	.word	0x0800818d
 8008060:	0800818d 	.word	0x0800818d
 8008064:	080080c9 	.word	0x080080c9
 8008068:	0800818d 	.word	0x0800818d
 800806c:	0800818d 	.word	0x0800818d
 8008070:	0800818d 	.word	0x0800818d
 8008074:	0800810b 	.word	0x0800810b
 8008078:	0800818d 	.word	0x0800818d
 800807c:	0800818d 	.word	0x0800818d
 8008080:	0800818d 	.word	0x0800818d
 8008084:	0800814b 	.word	0x0800814b
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68b9      	ldr	r1, [r7, #8]
 800808e:	4618      	mov	r0, r3
 8008090:	f000 fa20 	bl	80084d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	699a      	ldr	r2, [r3, #24]
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f042 0208 	orr.w	r2, r2, #8
 80080a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	699a      	ldr	r2, [r3, #24]
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f022 0204 	bic.w	r2, r2, #4
 80080b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	6999      	ldr	r1, [r3, #24]
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	691a      	ldr	r2, [r3, #16]
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	430a      	orrs	r2, r1
 80080c4:	619a      	str	r2, [r3, #24]
    }
    break;
 80080c6:	e062      	b.n	800818e <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	68b9      	ldr	r1, [r7, #8]
 80080ce:	4618      	mov	r0, r3
 80080d0:	f000 fa76 	bl	80085c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	699a      	ldr	r2, [r3, #24]
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	699a      	ldr	r2, [r3, #24]
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	6999      	ldr	r1, [r3, #24]
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	691b      	ldr	r3, [r3, #16]
 80080fe:	021a      	lsls	r2, r3, #8
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	430a      	orrs	r2, r1
 8008106:	619a      	str	r2, [r3, #24]
    }
    break;
 8008108:	e041      	b.n	800818e <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	68b9      	ldr	r1, [r7, #8]
 8008110:	4618      	mov	r0, r3
 8008112:	f000 facf 	bl	80086b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	69da      	ldr	r2, [r3, #28]
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f042 0208 	orr.w	r2, r2, #8
 8008124:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	69da      	ldr	r2, [r3, #28]
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f022 0204 	bic.w	r2, r2, #4
 8008134:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	69d9      	ldr	r1, [r3, #28]
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	691a      	ldr	r2, [r3, #16]
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	430a      	orrs	r2, r1
 8008146:	61da      	str	r2, [r3, #28]
    }
    break;
 8008148:	e021      	b.n	800818e <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	68b9      	ldr	r1, [r7, #8]
 8008150:	4618      	mov	r0, r3
 8008152:	f000 fb29 	bl	80087a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	69da      	ldr	r2, [r3, #28]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008164:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	69da      	ldr	r2, [r3, #28]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008174:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	69d9      	ldr	r1, [r3, #28]
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	691b      	ldr	r3, [r3, #16]
 8008180:	021a      	lsls	r2, r3, #8
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	430a      	orrs	r2, r1
 8008188:	61da      	str	r2, [r3, #28]
    }
    break;
 800818a:	e000      	b.n	800818e <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 800818c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2201      	movs	r2, #1
 8008192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2200      	movs	r2, #0
 800819a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800819e:	2300      	movs	r3, #0
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	3710      	adds	r7, #16
 80081a4:	46bd      	mov	sp, r7
 80081a6:	bd80      	pop	{r7, pc}

080081a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b084      	sub	sp, #16
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
 80081b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80081b2:	2300      	movs	r3, #0
 80081b4:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d101      	bne.n	80081c4 <HAL_TIM_ConfigClockSource+0x1c>
 80081c0:	2302      	movs	r3, #2
 80081c2:	e0d8      	b.n	8008376 <HAL_TIM_ConfigClockSource+0x1ce>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2202      	movs	r2, #2
 80081d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80081e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80081ea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	68fa      	ldr	r2, [r7, #12]
 80081f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081fc:	d052      	beq.n	80082a4 <HAL_TIM_ConfigClockSource+0xfc>
 80081fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008202:	f200 80ae 	bhi.w	8008362 <HAL_TIM_ConfigClockSource+0x1ba>
 8008206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800820a:	d027      	beq.n	800825c <HAL_TIM_ConfigClockSource+0xb4>
 800820c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008210:	f200 80a7 	bhi.w	8008362 <HAL_TIM_ConfigClockSource+0x1ba>
 8008214:	2b70      	cmp	r3, #112	; 0x70
 8008216:	d02a      	beq.n	800826e <HAL_TIM_ConfigClockSource+0xc6>
 8008218:	2b70      	cmp	r3, #112	; 0x70
 800821a:	f200 80a2 	bhi.w	8008362 <HAL_TIM_ConfigClockSource+0x1ba>
 800821e:	2b60      	cmp	r3, #96	; 0x60
 8008220:	d063      	beq.n	80082ea <HAL_TIM_ConfigClockSource+0x142>
 8008222:	2b60      	cmp	r3, #96	; 0x60
 8008224:	f200 809d 	bhi.w	8008362 <HAL_TIM_ConfigClockSource+0x1ba>
 8008228:	2b50      	cmp	r3, #80	; 0x50
 800822a:	d04e      	beq.n	80082ca <HAL_TIM_ConfigClockSource+0x122>
 800822c:	2b50      	cmp	r3, #80	; 0x50
 800822e:	f200 8098 	bhi.w	8008362 <HAL_TIM_ConfigClockSource+0x1ba>
 8008232:	2b40      	cmp	r3, #64	; 0x40
 8008234:	d069      	beq.n	800830a <HAL_TIM_ConfigClockSource+0x162>
 8008236:	2b40      	cmp	r3, #64	; 0x40
 8008238:	f200 8093 	bhi.w	8008362 <HAL_TIM_ConfigClockSource+0x1ba>
 800823c:	2b30      	cmp	r3, #48	; 0x30
 800823e:	f000 8089 	beq.w	8008354 <HAL_TIM_ConfigClockSource+0x1ac>
 8008242:	2b30      	cmp	r3, #48	; 0x30
 8008244:	f200 808d 	bhi.w	8008362 <HAL_TIM_ConfigClockSource+0x1ba>
 8008248:	2b20      	cmp	r3, #32
 800824a:	d07c      	beq.n	8008346 <HAL_TIM_ConfigClockSource+0x19e>
 800824c:	2b20      	cmp	r3, #32
 800824e:	f200 8088 	bhi.w	8008362 <HAL_TIM_ConfigClockSource+0x1ba>
 8008252:	2b00      	cmp	r3, #0
 8008254:	d069      	beq.n	800832a <HAL_TIM_ConfigClockSource+0x182>
 8008256:	2b10      	cmp	r3, #16
 8008258:	d06e      	beq.n	8008338 <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 800825a:	e082      	b.n	8008362 <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	689a      	ldr	r2, [r3, #8]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f022 0207 	bic.w	r2, r2, #7
 800826a:	609a      	str	r2, [r3, #8]
    break;
 800826c:	e07a      	b.n	8008364 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6818      	ldr	r0, [r3, #0]
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	6899      	ldr	r1, [r3, #8]
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	685a      	ldr	r2, [r3, #4]
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	68db      	ldr	r3, [r3, #12]
 800827e:	f000 fb71 	bl	8008964 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008290:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008298:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	68fa      	ldr	r2, [r7, #12]
 80082a0:	609a      	str	r2, [r3, #8]
    break;
 80082a2:	e05f      	b.n	8008364 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6818      	ldr	r0, [r3, #0]
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	6899      	ldr	r1, [r3, #8]
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	685a      	ldr	r2, [r3, #4]
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	68db      	ldr	r3, [r3, #12]
 80082b4:	f000 fb56 	bl	8008964 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	689a      	ldr	r2, [r3, #8]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80082c6:	609a      	str	r2, [r3, #8]
    break;
 80082c8:	e04c      	b.n	8008364 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6818      	ldr	r0, [r3, #0]
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	6859      	ldr	r1, [r3, #4]
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	68db      	ldr	r3, [r3, #12]
 80082d6:	461a      	mov	r2, r3
 80082d8:	f000 fac0 	bl	800885c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	2150      	movs	r1, #80	; 0x50
 80082e2:	4618      	mov	r0, r3
 80082e4:	f000 fb1f 	bl	8008926 <TIM_ITRx_SetConfig>
    break;
 80082e8:	e03c      	b.n	8008364 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6818      	ldr	r0, [r3, #0]
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	6859      	ldr	r1, [r3, #4]
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	68db      	ldr	r3, [r3, #12]
 80082f6:	461a      	mov	r2, r3
 80082f8:	f000 fae2 	bl	80088c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	2160      	movs	r1, #96	; 0x60
 8008302:	4618      	mov	r0, r3
 8008304:	f000 fb0f 	bl	8008926 <TIM_ITRx_SetConfig>
    break;
 8008308:	e02c      	b.n	8008364 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6818      	ldr	r0, [r3, #0]
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	6859      	ldr	r1, [r3, #4]
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	68db      	ldr	r3, [r3, #12]
 8008316:	461a      	mov	r2, r3
 8008318:	f000 faa0 	bl	800885c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	2140      	movs	r1, #64	; 0x40
 8008322:	4618      	mov	r0, r3
 8008324:	f000 faff 	bl	8008926 <TIM_ITRx_SetConfig>
    break;
 8008328:	e01c      	b.n	8008364 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	2100      	movs	r1, #0
 8008330:	4618      	mov	r0, r3
 8008332:	f000 faf8 	bl	8008926 <TIM_ITRx_SetConfig>
    break;
 8008336:	e015      	b.n	8008364 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	2110      	movs	r1, #16
 800833e:	4618      	mov	r0, r3
 8008340:	f000 faf1 	bl	8008926 <TIM_ITRx_SetConfig>
    break;
 8008344:	e00e      	b.n	8008364 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	2120      	movs	r1, #32
 800834c:	4618      	mov	r0, r3
 800834e:	f000 faea 	bl	8008926 <TIM_ITRx_SetConfig>
    break;
 8008352:	e007      	b.n	8008364 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	2130      	movs	r1, #48	; 0x30
 800835a:	4618      	mov	r0, r3
 800835c:	f000 fae3 	bl	8008926 <TIM_ITRx_SetConfig>
    break;
 8008360:	e000      	b.n	8008364 <HAL_TIM_ConfigClockSource+0x1bc>
    break;
 8008362:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2200      	movs	r2, #0
 8008370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008374:	2300      	movs	r3, #0
}
 8008376:	4618      	mov	r0, r3
 8008378:	3710      	adds	r7, #16
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}

0800837e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800837e:	b480      	push	{r7}
 8008380:	b083      	sub	sp, #12
 8008382:	af00      	add	r7, sp, #0
 8008384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */

}
 8008386:	bf00      	nop
 8008388:	370c      	adds	r7, #12
 800838a:	46bd      	mov	sp, r7
 800838c:	bc80      	pop	{r7}
 800838e:	4770      	bx	lr

08008390 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008398:	bf00      	nop
 800839a:	370c      	adds	r7, #12
 800839c:	46bd      	mov	sp, r7
 800839e:	bc80      	pop	{r7}
 80083a0:	4770      	bx	lr

080083a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80083a2:	b480      	push	{r7}
 80083a4:	b083      	sub	sp, #12
 80083a6:	af00      	add	r7, sp, #0
 80083a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80083aa:	bf00      	nop
 80083ac:	370c      	adds	r7, #12
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bc80      	pop	{r7}
 80083b2:	4770      	bx	lr

080083b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80083bc:	bf00      	nop
 80083be:	370c      	adds	r7, #12
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bc80      	pop	{r7}
 80083c4:	4770      	bx	lr

080083c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80083c6:	b480      	push	{r7}
 80083c8:	b083      	sub	sp, #12
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80083ce:	bf00      	nop
 80083d0:	370c      	adds	r7, #12
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bc80      	pop	{r7}
 80083d6:	4770      	bx	lr

080083d8 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80083d8:	b480      	push	{r7}
 80083da:	b085      	sub	sp, #20
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80083e2:	2300      	movs	r3, #0
 80083e4:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	4a34      	ldr	r2, [pc, #208]	; (80084c0 <TIM_Base_SetConfig+0xe8>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d013      	beq.n	800841c <TIM_Base_SetConfig+0x44>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	4a33      	ldr	r2, [pc, #204]	; (80084c4 <TIM_Base_SetConfig+0xec>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d00f      	beq.n	800841c <TIM_Base_SetConfig+0x44>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008402:	d00b      	beq.n	800841c <TIM_Base_SetConfig+0x44>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	4a30      	ldr	r2, [pc, #192]	; (80084c8 <TIM_Base_SetConfig+0xf0>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d007      	beq.n	800841c <TIM_Base_SetConfig+0x44>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4a2f      	ldr	r2, [pc, #188]	; (80084cc <TIM_Base_SetConfig+0xf4>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d003      	beq.n	800841c <TIM_Base_SetConfig+0x44>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	4a2e      	ldr	r2, [pc, #184]	; (80084d0 <TIM_Base_SetConfig+0xf8>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d108      	bne.n	800842e <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008422:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	68fa      	ldr	r2, [r7, #12]
 800842a:	4313      	orrs	r3, r2
 800842c:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	4a23      	ldr	r2, [pc, #140]	; (80084c0 <TIM_Base_SetConfig+0xe8>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d013      	beq.n	800845e <TIM_Base_SetConfig+0x86>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a22      	ldr	r2, [pc, #136]	; (80084c4 <TIM_Base_SetConfig+0xec>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d00f      	beq.n	800845e <TIM_Base_SetConfig+0x86>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008444:	d00b      	beq.n	800845e <TIM_Base_SetConfig+0x86>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4a1f      	ldr	r2, [pc, #124]	; (80084c8 <TIM_Base_SetConfig+0xf0>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d007      	beq.n	800845e <TIM_Base_SetConfig+0x86>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	4a1e      	ldr	r2, [pc, #120]	; (80084cc <TIM_Base_SetConfig+0xf4>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d003      	beq.n	800845e <TIM_Base_SetConfig+0x86>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	4a1d      	ldr	r2, [pc, #116]	; (80084d0 <TIM_Base_SetConfig+0xf8>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d108      	bne.n	8008470 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008464:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	68db      	ldr	r3, [r3, #12]
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	4313      	orrs	r3, r2
 800846e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008476:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	695b      	ldr	r3, [r3, #20]
 800847c:	68fa      	ldr	r2, [r7, #12]
 800847e:	4313      	orrs	r3, r2
 8008480:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	68fa      	ldr	r2, [r7, #12]
 8008486:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	689a      	ldr	r2, [r3, #8]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	681a      	ldr	r2, [r3, #0]
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	4a09      	ldr	r2, [pc, #36]	; (80084c0 <TIM_Base_SetConfig+0xe8>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d003      	beq.n	80084a8 <TIM_Base_SetConfig+0xd0>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	4a08      	ldr	r2, [pc, #32]	; (80084c4 <TIM_Base_SetConfig+0xec>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d103      	bne.n	80084b0 <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	691a      	ldr	r2, [r3, #16]
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	615a      	str	r2, [r3, #20]
}
 80084b6:	bf00      	nop
 80084b8:	3714      	adds	r7, #20
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bc80      	pop	{r7}
 80084be:	4770      	bx	lr
 80084c0:	40012c00 	.word	0x40012c00
 80084c4:	40013400 	.word	0x40013400
 80084c8:	40000400 	.word	0x40000400
 80084cc:	40000800 	.word	0x40000800
 80084d0:	40000c00 	.word	0x40000c00

080084d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b087      	sub	sp, #28
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
 80084dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80084de:	2300      	movs	r3, #0
 80084e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80084e2:	2300      	movs	r3, #0
 80084e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80084e6:	2300      	movs	r3, #0
 80084e8:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6a1b      	ldr	r3, [r3, #32]
 80084ee:	f023 0201 	bic.w	r2, r3, #1
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6a1b      	ldr	r3, [r3, #32]
 80084fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	699b      	ldr	r3, [r3, #24]
 8008506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800850e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	f023 0303 	bic.w	r3, r3, #3
 8008516:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	68fa      	ldr	r2, [r7, #12]
 800851e:	4313      	orrs	r3, r2
 8008520:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	f023 0302 	bic.w	r3, r3, #2
 8008528:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	697a      	ldr	r2, [r7, #20]
 8008530:	4313      	orrs	r3, r2
 8008532:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	4a20      	ldr	r2, [pc, #128]	; (80085b8 <TIM_OC1_SetConfig+0xe4>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d003      	beq.n	8008544 <TIM_OC1_SetConfig+0x70>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	4a1f      	ldr	r2, [pc, #124]	; (80085bc <TIM_OC1_SetConfig+0xe8>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d10c      	bne.n	800855e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	f023 0308 	bic.w	r3, r3, #8
 800854a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	68db      	ldr	r3, [r3, #12]
 8008550:	697a      	ldr	r2, [r7, #20]
 8008552:	4313      	orrs	r3, r2
 8008554:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	f023 0304 	bic.w	r3, r3, #4
 800855c:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	4a15      	ldr	r2, [pc, #84]	; (80085b8 <TIM_OC1_SetConfig+0xe4>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d003      	beq.n	800856e <TIM_OC1_SetConfig+0x9a>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	4a14      	ldr	r2, [pc, #80]	; (80085bc <TIM_OC1_SetConfig+0xe8>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d111      	bne.n	8008592 <TIM_OC1_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008574:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800857c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	695b      	ldr	r3, [r3, #20]
 8008582:	693a      	ldr	r2, [r7, #16]
 8008584:	4313      	orrs	r3, r2
 8008586:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	699b      	ldr	r3, [r3, #24]
 800858c:	693a      	ldr	r2, [r7, #16]
 800858e:	4313      	orrs	r3, r2
 8008590:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	693a      	ldr	r2, [r7, #16]
 8008596:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	68fa      	ldr	r2, [r7, #12]
 800859c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	685a      	ldr	r2, [r3, #4]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	697a      	ldr	r2, [r7, #20]
 80085aa:	621a      	str	r2, [r3, #32]
}
 80085ac:	bf00      	nop
 80085ae:	371c      	adds	r7, #28
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bc80      	pop	{r7}
 80085b4:	4770      	bx	lr
 80085b6:	bf00      	nop
 80085b8:	40012c00 	.word	0x40012c00
 80085bc:	40013400 	.word	0x40013400

080085c0 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b087      	sub	sp, #28
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80085ca:	2300      	movs	r3, #0
 80085cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80085ce:	2300      	movs	r3, #0
 80085d0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80085d2:	2300      	movs	r3, #0
 80085d4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6a1b      	ldr	r3, [r3, #32]
 80085da:	f023 0210 	bic.w	r2, r3, #16
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6a1b      	ldr	r3, [r3, #32]
 80085e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	699b      	ldr	r3, [r3, #24]
 80085f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008602:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	021b      	lsls	r3, r3, #8
 800860a:	68fa      	ldr	r2, [r7, #12]
 800860c:	4313      	orrs	r3, r2
 800860e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	f023 0320 	bic.w	r3, r3, #32
 8008616:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	011b      	lsls	r3, r3, #4
 800861e:	697a      	ldr	r2, [r7, #20]
 8008620:	4313      	orrs	r3, r2
 8008622:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	4a21      	ldr	r2, [pc, #132]	; (80086ac <TIM_OC2_SetConfig+0xec>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d003      	beq.n	8008634 <TIM_OC2_SetConfig+0x74>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	4a20      	ldr	r2, [pc, #128]	; (80086b0 <TIM_OC2_SetConfig+0xf0>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d10d      	bne.n	8008650 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800863a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	011b      	lsls	r3, r3, #4
 8008642:	697a      	ldr	r2, [r7, #20]
 8008644:	4313      	orrs	r3, r2
 8008646:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800864e:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	4a16      	ldr	r2, [pc, #88]	; (80086ac <TIM_OC2_SetConfig+0xec>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d003      	beq.n	8008660 <TIM_OC2_SetConfig+0xa0>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	4a15      	ldr	r2, [pc, #84]	; (80086b0 <TIM_OC2_SetConfig+0xf0>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d113      	bne.n	8008688 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008666:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800866e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	695b      	ldr	r3, [r3, #20]
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	693a      	ldr	r2, [r7, #16]
 8008678:	4313      	orrs	r3, r2
 800867a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	699b      	ldr	r3, [r3, #24]
 8008680:	009b      	lsls	r3, r3, #2
 8008682:	693a      	ldr	r2, [r7, #16]
 8008684:	4313      	orrs	r3, r2
 8008686:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	693a      	ldr	r2, [r7, #16]
 800868c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	68fa      	ldr	r2, [r7, #12]
 8008692:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	685a      	ldr	r2, [r3, #4]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	697a      	ldr	r2, [r7, #20]
 80086a0:	621a      	str	r2, [r3, #32]
}
 80086a2:	bf00      	nop
 80086a4:	371c      	adds	r7, #28
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bc80      	pop	{r7}
 80086aa:	4770      	bx	lr
 80086ac:	40012c00 	.word	0x40012c00
 80086b0:	40013400 	.word	0x40013400

080086b4 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b087      	sub	sp, #28
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80086be:	2300      	movs	r3, #0
 80086c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80086c2:	2300      	movs	r3, #0
 80086c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80086c6:	2300      	movs	r3, #0
 80086c8:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6a1b      	ldr	r3, [r3, #32]
 80086ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6a1b      	ldr	r3, [r3, #32]
 80086da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	69db      	ldr	r3, [r3, #28]
 80086e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	f023 0303 	bic.w	r3, r3, #3
 80086f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	4313      	orrs	r3, r2
 8008700:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008708:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	021b      	lsls	r3, r3, #8
 8008710:	697a      	ldr	r2, [r7, #20]
 8008712:	4313      	orrs	r3, r2
 8008714:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	4a21      	ldr	r2, [pc, #132]	; (80087a0 <TIM_OC3_SetConfig+0xec>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d003      	beq.n	8008726 <TIM_OC3_SetConfig+0x72>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	4a20      	ldr	r2, [pc, #128]	; (80087a4 <TIM_OC3_SetConfig+0xf0>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d10d      	bne.n	8008742 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800872c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	68db      	ldr	r3, [r3, #12]
 8008732:	021b      	lsls	r3, r3, #8
 8008734:	697a      	ldr	r2, [r7, #20]
 8008736:	4313      	orrs	r3, r2
 8008738:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008740:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4a16      	ldr	r2, [pc, #88]	; (80087a0 <TIM_OC3_SetConfig+0xec>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d003      	beq.n	8008752 <TIM_OC3_SetConfig+0x9e>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4a15      	ldr	r2, [pc, #84]	; (80087a4 <TIM_OC3_SetConfig+0xf0>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d113      	bne.n	800877a <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008758:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008760:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	695b      	ldr	r3, [r3, #20]
 8008766:	011b      	lsls	r3, r3, #4
 8008768:	693a      	ldr	r2, [r7, #16]
 800876a:	4313      	orrs	r3, r2
 800876c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	699b      	ldr	r3, [r3, #24]
 8008772:	011b      	lsls	r3, r3, #4
 8008774:	693a      	ldr	r2, [r7, #16]
 8008776:	4313      	orrs	r3, r2
 8008778:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	693a      	ldr	r2, [r7, #16]
 800877e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	68fa      	ldr	r2, [r7, #12]
 8008784:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	685a      	ldr	r2, [r3, #4]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	697a      	ldr	r2, [r7, #20]
 8008792:	621a      	str	r2, [r3, #32]
}
 8008794:	bf00      	nop
 8008796:	371c      	adds	r7, #28
 8008798:	46bd      	mov	sp, r7
 800879a:	bc80      	pop	{r7}
 800879c:	4770      	bx	lr
 800879e:	bf00      	nop
 80087a0:	40012c00 	.word	0x40012c00
 80087a4:	40013400 	.word	0x40013400

080087a8 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b087      	sub	sp, #28
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80087b2:	2300      	movs	r3, #0
 80087b4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80087b6:	2300      	movs	r3, #0
 80087b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 80087ba:	2300      	movs	r3, #0
 80087bc:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6a1b      	ldr	r3, [r3, #32]
 80087c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6a1b      	ldr	r3, [r3, #32]
 80087ce:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	69db      	ldr	r3, [r3, #28]
 80087da:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087e2:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087ea:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	021b      	lsls	r3, r3, #8
 80087f2:	693a      	ldr	r2, [r7, #16]
 80087f4:	4313      	orrs	r3, r2
 80087f6:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80087fe:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	689b      	ldr	r3, [r3, #8]
 8008804:	031b      	lsls	r3, r3, #12
 8008806:	68fa      	ldr	r2, [r7, #12]
 8008808:	4313      	orrs	r3, r2
 800880a:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	4a11      	ldr	r2, [pc, #68]	; (8008854 <TIM_OC4_SetConfig+0xac>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d003      	beq.n	800881c <TIM_OC4_SetConfig+0x74>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	4a10      	ldr	r2, [pc, #64]	; (8008858 <TIM_OC4_SetConfig+0xb0>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d109      	bne.n	8008830 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008822:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	695b      	ldr	r3, [r3, #20]
 8008828:	019b      	lsls	r3, r3, #6
 800882a:	697a      	ldr	r2, [r7, #20]
 800882c:	4313      	orrs	r3, r2
 800882e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	697a      	ldr	r2, [r7, #20]
 8008834:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	693a      	ldr	r2, [r7, #16]
 800883a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	685a      	ldr	r2, [r3, #4]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	68fa      	ldr	r2, [r7, #12]
 8008848:	621a      	str	r2, [r3, #32]
}
 800884a:	bf00      	nop
 800884c:	371c      	adds	r7, #28
 800884e:	46bd      	mov	sp, r7
 8008850:	bc80      	pop	{r7}
 8008852:	4770      	bx	lr
 8008854:	40012c00 	.word	0x40012c00
 8008858:	40013400 	.word	0x40013400

0800885c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800885c:	b480      	push	{r7}
 800885e:	b087      	sub	sp, #28
 8008860:	af00      	add	r7, sp, #0
 8008862:	60f8      	str	r0, [r7, #12]
 8008864:	60b9      	str	r1, [r7, #8]
 8008866:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8008868:	2300      	movs	r3, #0
 800886a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800886c:	2300      	movs	r3, #0
 800886e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	6a1b      	ldr	r3, [r3, #32]
 8008874:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	6a1b      	ldr	r3, [r3, #32]
 800887a:	f023 0201 	bic.w	r2, r3, #1
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	699b      	ldr	r3, [r3, #24]
 8008886:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800888e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	011b      	lsls	r3, r3, #4
 8008894:	697a      	ldr	r2, [r7, #20]
 8008896:	4313      	orrs	r3, r2
 8008898:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	f023 030a 	bic.w	r3, r3, #10
 80088a0:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80088a2:	693a      	ldr	r2, [r7, #16]
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	4313      	orrs	r3, r2
 80088a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	697a      	ldr	r2, [r7, #20]
 80088ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	693a      	ldr	r2, [r7, #16]
 80088b4:	621a      	str	r2, [r3, #32]
}
 80088b6:	bf00      	nop
 80088b8:	371c      	adds	r7, #28
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bc80      	pop	{r7}
 80088be:	4770      	bx	lr

080088c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b087      	sub	sp, #28
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	60f8      	str	r0, [r7, #12]
 80088c8:	60b9      	str	r1, [r7, #8]
 80088ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80088cc:	2300      	movs	r3, #0
 80088ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80088d0:	2300      	movs	r3, #0
 80088d2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	6a1b      	ldr	r3, [r3, #32]
 80088d8:	f023 0210 	bic.w	r2, r3, #16
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	6a1b      	ldr	r3, [r3, #32]
 80088ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80088f2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	031b      	lsls	r3, r3, #12
 80088f8:	697a      	ldr	r2, [r7, #20]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008904:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	011b      	lsls	r3, r3, #4
 800890a:	693a      	ldr	r2, [r7, #16]
 800890c:	4313      	orrs	r3, r2
 800890e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	697a      	ldr	r2, [r7, #20]
 8008914:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	693a      	ldr	r2, [r7, #16]
 800891a:	621a      	str	r2, [r3, #32]
}
 800891c:	bf00      	nop
 800891e:	371c      	adds	r7, #28
 8008920:	46bd      	mov	sp, r7
 8008922:	bc80      	pop	{r7}
 8008924:	4770      	bx	lr

08008926 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8008926:	b480      	push	{r7}
 8008928:	b085      	sub	sp, #20
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
 800892e:	460b      	mov	r3, r1
 8008930:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8008932:	2300      	movs	r3, #0
 8008934:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	689b      	ldr	r3, [r3, #8]
 800893a:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008942:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8008944:	887b      	ldrh	r3, [r7, #2]
 8008946:	f043 0307 	orr.w	r3, r3, #7
 800894a:	b29b      	uxth	r3, r3
 800894c:	461a      	mov	r2, r3
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	4313      	orrs	r3, r2
 8008952:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	68fa      	ldr	r2, [r7, #12]
 8008958:	609a      	str	r2, [r3, #8]
}
 800895a:	bf00      	nop
 800895c:	3714      	adds	r7, #20
 800895e:	46bd      	mov	sp, r7
 8008960:	bc80      	pop	{r7}
 8008962:	4770      	bx	lr

08008964 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008964:	b480      	push	{r7}
 8008966:	b087      	sub	sp, #28
 8008968:	af00      	add	r7, sp, #0
 800896a:	60f8      	str	r0, [r7, #12]
 800896c:	60b9      	str	r1, [r7, #8]
 800896e:	607a      	str	r2, [r7, #4]
 8008970:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8008972:	2300      	movs	r3, #0
 8008974:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	689b      	ldr	r3, [r3, #8]
 800897a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008982:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	021a      	lsls	r2, r3, #8
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	431a      	orrs	r2, r3
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	4313      	orrs	r3, r2
 8008990:	697a      	ldr	r2, [r7, #20]
 8008992:	4313      	orrs	r3, r2
 8008994:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	697a      	ldr	r2, [r7, #20]
 800899a:	609a      	str	r2, [r3, #8]
}
 800899c:	bf00      	nop
 800899e:	371c      	adds	r7, #28
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bc80      	pop	{r7}
 80089a4:	4770      	bx	lr

080089a6 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80089a6:	b480      	push	{r7}
 80089a8:	b087      	sub	sp, #28
 80089aa:	af00      	add	r7, sp, #0
 80089ac:	60f8      	str	r0, [r7, #12]
 80089ae:	60b9      	str	r1, [r7, #8]
 80089b0:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80089b2:	2300      	movs	r3, #0
 80089b4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80089b6:	2201      	movs	r2, #1
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	fa02 f303 	lsl.w	r3, r2, r3
 80089be:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6a1a      	ldr	r2, [r3, #32]
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	43db      	mvns	r3, r3
 80089c8:	401a      	ands	r2, r3
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	6a1a      	ldr	r2, [r3, #32]
 80089d2:	6879      	ldr	r1, [r7, #4]
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	fa01 f303 	lsl.w	r3, r1, r3
 80089da:	431a      	orrs	r2, r3
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	621a      	str	r2, [r3, #32]
}
 80089e0:	bf00      	nop
 80089e2:	371c      	adds	r7, #28
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bc80      	pop	{r7}
 80089e8:	4770      	bx	lr

080089ea <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80089ea:	b480      	push	{r7}
 80089ec:	b085      	sub	sp, #20
 80089ee:	af00      	add	r7, sp, #0
 80089f0:	6078      	str	r0, [r7, #4]
 80089f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 80089f4:	2300      	movs	r3, #0
 80089f6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d101      	bne.n	8008a06 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008a02:	2302      	movs	r3, #2
 8008a04:	e044      	b.n	8008a90 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2201      	movs	r2, #1
 8008a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	4313      	orrs	r3, r2
 8008a1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	689b      	ldr	r3, [r3, #8]
 8008a26:	4313      	orrs	r3, r2
 8008a28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	4313      	orrs	r3, r2
 8008a36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4313      	orrs	r3, r2
 8008a44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	691b      	ldr	r3, [r3, #16]
 8008a50:	4313      	orrs	r3, r2
 8008a52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	695b      	ldr	r3, [r3, #20]
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	699b      	ldr	r3, [r3, #24]
 8008a6c:	4313      	orrs	r3, r2
 8008a6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	699b      	ldr	r3, [r3, #24]
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	68fa      	ldr	r2, [r7, #12]
 8008a84:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a8e:	2300      	movs	r3, #0
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3714      	adds	r7, #20
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bc80      	pop	{r7}
 8008a98:	4770      	bx	lr

08008a9a <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8008a9a:	b480      	push	{r7}
 8008a9c:	b083      	sub	sp, #12
 8008a9e:	af00      	add	r7, sp, #0
 8008aa0:	6078      	str	r0, [r7, #4]
 8008aa2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	d101      	bne.n	8008ab2 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008aae:	2302      	movs	r3, #2
 8008ab0:	e032      	b.n	8008b18 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2201      	movs	r2, #1
 8008ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2202      	movs	r2, #2
 8008abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	685a      	ldr	r2, [r3, #4]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008ad0:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	6859      	ldr	r1, [r3, #4]
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	681a      	ldr	r2, [r3, #0]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	430a      	orrs	r2, r1
 8008ae2:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	689a      	ldr	r2, [r3, #8]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008af2:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	6899      	ldr	r1, [r3, #8]
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	685a      	ldr	r2, [r3, #4]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	430a      	orrs	r2, r1
 8008b04:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b16:	2300      	movs	r3, #0
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	370c      	adds	r7, #12
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bc80      	pop	{r7}
 8008b20:	4770      	bx	lr

08008b22 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8008b22:	b480      	push	{r7}
 8008b24:	b083      	sub	sp, #12
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8008b2a:	bf00      	nop
 8008b2c:	370c      	adds	r7, #12
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bc80      	pop	{r7}
 8008b32:	4770      	bx	lr

08008b34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b3c:	bf00      	nop
 8008b3e:	370c      	adds	r7, #12
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bc80      	pop	{r7}
 8008b44:	4770      	bx	lr

08008b46 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b46:	b580      	push	{r7, lr}
 8008b48:	b082      	sub	sp, #8
 8008b4a:	af00      	add	r7, sp, #0
 8008b4c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d101      	bne.n	8008b58 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b54:	2301      	movs	r3, #1
 8008b56:	e03f      	b.n	8008bd8 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008b5e:	b2db      	uxtb	r3, r3
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d106      	bne.n	8008b72 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2200      	movs	r2, #0
 8008b68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f7fc fc3f 	bl	80053f0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2224      	movs	r2, #36	; 0x24
 8008b76:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	68da      	ldr	r2, [r3, #12]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008b88:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f000 f9b2 	bl	8008ef4 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	691a      	ldr	r2, [r3, #16]
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008b9e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	695a      	ldr	r2, [r3, #20]
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008bae:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	68da      	ldr	r2, [r3, #12]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008bbe:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2220      	movs	r2, #32
 8008bca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2220      	movs	r2, #32
 8008bd2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3708      	adds	r7, #8
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b088      	sub	sp, #32
 8008be4:	af02      	add	r7, sp, #8
 8008be6:	60f8      	str	r0, [r7, #12]
 8008be8:	60b9      	str	r1, [r7, #8]
 8008bea:	603b      	str	r3, [r7, #0]
 8008bec:	4613      	mov	r3, r2
 8008bee:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	2b20      	cmp	r3, #32
 8008bfe:	f040 8083 	bne.w	8008d08 <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d002      	beq.n	8008c0e <HAL_UART_Transmit+0x2e>
 8008c08:	88fb      	ldrh	r3, [r7, #6]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d101      	bne.n	8008c12 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	e07b      	b.n	8008d0a <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008c18:	2b01      	cmp	r3, #1
 8008c1a:	d101      	bne.n	8008c20 <HAL_UART_Transmit+0x40>
 8008c1c:	2302      	movs	r3, #2
 8008c1e:	e074      	b.n	8008d0a <HAL_UART_Transmit+0x12a>
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	2201      	movs	r2, #1
 8008c24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2221      	movs	r2, #33	; 0x21
 8008c32:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8008c36:	f7fd fcfd 	bl	8006634 <HAL_GetTick>
 8008c3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	88fa      	ldrh	r2, [r7, #6]
 8008c40:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	88fa      	ldrh	r2, [r7, #6]
 8008c46:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8008c48:	e042      	b.n	8008cd0 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	3b01      	subs	r3, #1
 8008c52:	b29a      	uxth	r2, r3
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c60:	d122      	bne.n	8008ca8 <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	9300      	str	r3, [sp, #0]
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	2180      	movs	r1, #128	; 0x80
 8008c6c:	68f8      	ldr	r0, [r7, #12]
 8008c6e:	f000 f8f6 	bl	8008e5e <UART_WaitOnFlagUntilTimeout>
 8008c72:	4603      	mov	r3, r0
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d001      	beq.n	8008c7c <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8008c78:	2303      	movs	r3, #3
 8008c7a:	e046      	b.n	8008d0a <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8008c80:	693b      	ldr	r3, [r7, #16]
 8008c82:	881b      	ldrh	r3, [r3, #0]
 8008c84:	461a      	mov	r2, r3
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c8e:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	691b      	ldr	r3, [r3, #16]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d103      	bne.n	8008ca0 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	3302      	adds	r3, #2
 8008c9c:	60bb      	str	r3, [r7, #8]
 8008c9e:	e017      	b.n	8008cd0 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	60bb      	str	r3, [r7, #8]
 8008ca6:	e013      	b.n	8008cd0 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	9300      	str	r3, [sp, #0]
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	2180      	movs	r1, #128	; 0x80
 8008cb2:	68f8      	ldr	r0, [r7, #12]
 8008cb4:	f000 f8d3 	bl	8008e5e <UART_WaitOnFlagUntilTimeout>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d001      	beq.n	8008cc2 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8008cbe:	2303      	movs	r3, #3
 8008cc0:	e023      	b.n	8008d0a <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	1c5a      	adds	r2, r3, #1
 8008cc6:	60ba      	str	r2, [r7, #8]
 8008cc8:	781a      	ldrb	r2, [r3, #0]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008cd4:	b29b      	uxth	r3, r3
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d1b7      	bne.n	8008c4a <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	9300      	str	r3, [sp, #0]
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	2140      	movs	r1, #64	; 0x40
 8008ce4:	68f8      	ldr	r0, [r7, #12]
 8008ce6:	f000 f8ba 	bl	8008e5e <UART_WaitOnFlagUntilTimeout>
 8008cea:	4603      	mov	r3, r0
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d001      	beq.n	8008cf4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8008cf0:	2303      	movs	r3, #3
 8008cf2:	e00a      	b.n	8008d0a <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2220      	movs	r2, #32
 8008cf8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8008d04:	2300      	movs	r3, #0
 8008d06:	e000      	b.n	8008d0a <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8008d08:	2302      	movs	r3, #2
  }
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3718      	adds	r7, #24
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}

08008d12 <HAL_UART_Receive>:
  * @param  Size: Amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b088      	sub	sp, #32
 8008d16:	af02      	add	r7, sp, #8
 8008d18:	60f8      	str	r0, [r7, #12]
 8008d1a:	60b9      	str	r1, [r7, #8]
 8008d1c:	603b      	str	r3, [r7, #0]
 8008d1e:	4613      	mov	r3, r2
 8008d20:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8008d22:	2300      	movs	r3, #0
 8008d24:	617b      	str	r3, [r7, #20]
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008d2c:	b2db      	uxtb	r3, r3
 8008d2e:	2b20      	cmp	r3, #32
 8008d30:	f040 8090 	bne.w	8008e54 <HAL_UART_Receive+0x142>
  {
    if((pData == NULL) || (Size == 0U))
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d002      	beq.n	8008d40 <HAL_UART_Receive+0x2e>
 8008d3a:	88fb      	ldrh	r3, [r7, #6]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d101      	bne.n	8008d44 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008d40:	2301      	movs	r3, #1
 8008d42:	e088      	b.n	8008e56 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d101      	bne.n	8008d52 <HAL_UART_Receive+0x40>
 8008d4e:	2302      	movs	r3, #2
 8008d50:	e081      	b.n	8008e56 <HAL_UART_Receive+0x144>
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	2201      	movs	r2, #1
 8008d56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2222      	movs	r2, #34	; 0x22
 8008d64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8008d68:	f7fd fc64 	bl	8006634 <HAL_GetTick>
 8008d6c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	88fa      	ldrh	r2, [r7, #6]
 8008d72:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	88fa      	ldrh	r2, [r7, #6]
 8008d78:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while(huart->RxXferCount > 0U)
 8008d7a:	e05c      	b.n	8008e36 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008d80:	b29b      	uxth	r3, r3
 8008d82:	3b01      	subs	r3, #1
 8008d84:	b29a      	uxth	r2, r3
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	85da      	strh	r2, [r3, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	689b      	ldr	r3, [r3, #8]
 8008d8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d92:	d12b      	bne.n	8008dec <HAL_UART_Receive+0xda>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	9300      	str	r3, [sp, #0]
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	2120      	movs	r1, #32
 8008d9e:	68f8      	ldr	r0, [r7, #12]
 8008da0:	f000 f85d 	bl	8008e5e <UART_WaitOnFlagUntilTimeout>
 8008da4:	4603      	mov	r3, r0
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d001      	beq.n	8008dae <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 8008daa:	2303      	movs	r3, #3
 8008dac:	e053      	b.n	8008e56 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t*)pData;
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	613b      	str	r3, [r7, #16]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	691b      	ldr	r3, [r3, #16]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d10c      	bne.n	8008dd4 <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	685b      	ldr	r3, [r3, #4]
 8008dc0:	b29b      	uxth	r3, r3
 8008dc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dc6:	b29a      	uxth	r2, r3
 8008dc8:	693b      	ldr	r3, [r7, #16]
 8008dca:	801a      	strh	r2, [r3, #0]
          pData +=2U;
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	3302      	adds	r3, #2
 8008dd0:	60bb      	str	r3, [r7, #8]
 8008dd2:	e030      	b.n	8008e36 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	b2db      	uxtb	r3, r3
 8008dde:	b29a      	uxth	r2, r3
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	801a      	strh	r2, [r3, #0]
          pData +=1U;
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	3301      	adds	r3, #1
 8008de8:	60bb      	str	r3, [r7, #8]
 8008dea:	e024      	b.n	8008e36 <HAL_UART_Receive+0x124>
        }

      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	9300      	str	r3, [sp, #0]
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	2200      	movs	r2, #0
 8008df4:	2120      	movs	r1, #32
 8008df6:	68f8      	ldr	r0, [r7, #12]
 8008df8:	f000 f831 	bl	8008e5e <UART_WaitOnFlagUntilTimeout>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d001      	beq.n	8008e06 <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 8008e02:	2303      	movs	r3, #3
 8008e04:	e027      	b.n	8008e56 <HAL_UART_Receive+0x144>
        }
        if(huart->Init.Parity == UART_PARITY_NONE)
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	691b      	ldr	r3, [r3, #16]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d108      	bne.n	8008e20 <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	6859      	ldr	r1, [r3, #4]
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	1c5a      	adds	r2, r3, #1
 8008e18:	60ba      	str	r2, [r7, #8]
 8008e1a:	b2ca      	uxtb	r2, r1
 8008e1c:	701a      	strb	r2, [r3, #0]
 8008e1e:	e00a      	b.n	8008e36 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	685b      	ldr	r3, [r3, #4]
 8008e26:	b2da      	uxtb	r2, r3
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	1c59      	adds	r1, r3, #1
 8008e2c:	60b9      	str	r1, [r7, #8]
 8008e2e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008e32:	b2d2      	uxtb	r2, r2
 8008e34:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e3a:	b29b      	uxth	r3, r3
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d19d      	bne.n	8008d7c <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2220      	movs	r2, #32
 8008e44:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8008e50:	2300      	movs	r3, #0
 8008e52:	e000      	b.n	8008e56 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8008e54:	2302      	movs	r3, #2
  }
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3718      	adds	r7, #24
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}

08008e5e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008e5e:	b580      	push	{r7, lr}
 8008e60:	b084      	sub	sp, #16
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	60f8      	str	r0, [r7, #12]
 8008e66:	60b9      	str	r1, [r7, #8]
 8008e68:	603b      	str	r3, [r7, #0]
 8008e6a:	4613      	mov	r3, r2
 8008e6c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8008e6e:	e02c      	b.n	8008eca <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8008e70:	69bb      	ldr	r3, [r7, #24]
 8008e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e76:	d028      	beq.n	8008eca <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8008e78:	69bb      	ldr	r3, [r7, #24]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d007      	beq.n	8008e8e <UART_WaitOnFlagUntilTimeout+0x30>
 8008e7e:	f7fd fbd9 	bl	8006634 <HAL_GetTick>
 8008e82:	4602      	mov	r2, r0
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	1ad3      	subs	r3, r2, r3
 8008e88:	69ba      	ldr	r2, [r7, #24]
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	d21d      	bcs.n	8008eca <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	68da      	ldr	r2, [r3, #12]
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008e9c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	695a      	ldr	r2, [r3, #20]
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f022 0201 	bic.w	r2, r2, #1
 8008eac:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	2220      	movs	r2, #32
 8008eb2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2220      	movs	r2, #32
 8008eba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8008ec6:	2303      	movs	r3, #3
 8008ec8:	e00f      	b.n	8008eea <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	681a      	ldr	r2, [r3, #0]
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	4013      	ands	r3, r2
 8008ed4:	68ba      	ldr	r2, [r7, #8]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	bf0c      	ite	eq
 8008eda:	2301      	moveq	r3, #1
 8008edc:	2300      	movne	r3, #0
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	79fb      	ldrb	r3, [r7, #7]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d0c3      	beq.n	8008e70 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8008ee8:	2300      	movs	r3, #0
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3710      	adds	r7, #16
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}
	...

08008ef4 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ef4:	b5b0      	push	{r4, r5, r7, lr}
 8008ef6:	b084      	sub	sp, #16
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8008efc:	2300      	movs	r3, #0
 8008efe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	691b      	ldr	r3, [r3, #16]
 8008f06:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	68da      	ldr	r2, [r3, #12]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	430a      	orrs	r2, r1
 8008f14:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	689a      	ldr	r2, [r3, #8]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	691b      	ldr	r3, [r3, #16]
 8008f1e:	431a      	orrs	r2, r3
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	695b      	ldr	r3, [r3, #20]
 8008f24:	4313      	orrs	r3, r2
 8008f26:	68fa      	ldr	r2, [r7, #12]
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	68db      	ldr	r3, [r3, #12]
 8008f32:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008f36:	f023 030c 	bic.w	r3, r3, #12
 8008f3a:	687a      	ldr	r2, [r7, #4]
 8008f3c:	6812      	ldr	r2, [r2, #0]
 8008f3e:	68f9      	ldr	r1, [r7, #12]
 8008f40:	430b      	orrs	r3, r1
 8008f42:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	695b      	ldr	r3, [r3, #20]
 8008f4a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	699a      	ldr	r2, [r3, #24]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	430a      	orrs	r2, r1
 8008f58:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4a6f      	ldr	r2, [pc, #444]	; (800911c <UART_SetConfig+0x228>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d16b      	bne.n	800903c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008f64:	f7fe fa80 	bl	8007468 <HAL_RCC_GetPCLK2Freq>
 8008f68:	4602      	mov	r2, r0
 8008f6a:	4613      	mov	r3, r2
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	4413      	add	r3, r2
 8008f70:	009a      	lsls	r2, r3, #2
 8008f72:	441a      	add	r2, r3
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	009b      	lsls	r3, r3, #2
 8008f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f7e:	4a68      	ldr	r2, [pc, #416]	; (8009120 <UART_SetConfig+0x22c>)
 8008f80:	fba2 2303 	umull	r2, r3, r2, r3
 8008f84:	095b      	lsrs	r3, r3, #5
 8008f86:	011c      	lsls	r4, r3, #4
 8008f88:	f7fe fa6e 	bl	8007468 <HAL_RCC_GetPCLK2Freq>
 8008f8c:	4602      	mov	r2, r0
 8008f8e:	4613      	mov	r3, r2
 8008f90:	009b      	lsls	r3, r3, #2
 8008f92:	4413      	add	r3, r2
 8008f94:	009a      	lsls	r2, r3, #2
 8008f96:	441a      	add	r2, r3
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	fbb2 f5f3 	udiv	r5, r2, r3
 8008fa2:	f7fe fa61 	bl	8007468 <HAL_RCC_GetPCLK2Freq>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	4613      	mov	r3, r2
 8008faa:	009b      	lsls	r3, r3, #2
 8008fac:	4413      	add	r3, r2
 8008fae:	009a      	lsls	r2, r3, #2
 8008fb0:	441a      	add	r2, r3
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	009b      	lsls	r3, r3, #2
 8008fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fbc:	4a58      	ldr	r2, [pc, #352]	; (8009120 <UART_SetConfig+0x22c>)
 8008fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8008fc2:	095b      	lsrs	r3, r3, #5
 8008fc4:	2264      	movs	r2, #100	; 0x64
 8008fc6:	fb02 f303 	mul.w	r3, r2, r3
 8008fca:	1aeb      	subs	r3, r5, r3
 8008fcc:	011b      	lsls	r3, r3, #4
 8008fce:	3332      	adds	r3, #50	; 0x32
 8008fd0:	4a53      	ldr	r2, [pc, #332]	; (8009120 <UART_SetConfig+0x22c>)
 8008fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fd6:	095b      	lsrs	r3, r3, #5
 8008fd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008fdc:	441c      	add	r4, r3
 8008fde:	f7fe fa43 	bl	8007468 <HAL_RCC_GetPCLK2Freq>
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	4613      	mov	r3, r2
 8008fe6:	009b      	lsls	r3, r3, #2
 8008fe8:	4413      	add	r3, r2
 8008fea:	009a      	lsls	r2, r3, #2
 8008fec:	441a      	add	r2, r3
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	fbb2 f5f3 	udiv	r5, r2, r3
 8008ff8:	f7fe fa36 	bl	8007468 <HAL_RCC_GetPCLK2Freq>
 8008ffc:	4602      	mov	r2, r0
 8008ffe:	4613      	mov	r3, r2
 8009000:	009b      	lsls	r3, r3, #2
 8009002:	4413      	add	r3, r2
 8009004:	009a      	lsls	r2, r3, #2
 8009006:	441a      	add	r2, r3
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009012:	4a43      	ldr	r2, [pc, #268]	; (8009120 <UART_SetConfig+0x22c>)
 8009014:	fba2 2303 	umull	r2, r3, r2, r3
 8009018:	095b      	lsrs	r3, r3, #5
 800901a:	2264      	movs	r2, #100	; 0x64
 800901c:	fb02 f303 	mul.w	r3, r2, r3
 8009020:	1aeb      	subs	r3, r5, r3
 8009022:	011b      	lsls	r3, r3, #4
 8009024:	3332      	adds	r3, #50	; 0x32
 8009026:	4a3e      	ldr	r2, [pc, #248]	; (8009120 <UART_SetConfig+0x22c>)
 8009028:	fba2 2303 	umull	r2, r3, r2, r3
 800902c:	095b      	lsrs	r3, r3, #5
 800902e:	f003 020f 	and.w	r2, r3, #15
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4422      	add	r2, r4
 8009038:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800903a:	e06a      	b.n	8009112 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800903c:	f7fe fa00 	bl	8007440 <HAL_RCC_GetPCLK1Freq>
 8009040:	4602      	mov	r2, r0
 8009042:	4613      	mov	r3, r2
 8009044:	009b      	lsls	r3, r3, #2
 8009046:	4413      	add	r3, r2
 8009048:	009a      	lsls	r2, r3, #2
 800904a:	441a      	add	r2, r3
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	685b      	ldr	r3, [r3, #4]
 8009050:	009b      	lsls	r3, r3, #2
 8009052:	fbb2 f3f3 	udiv	r3, r2, r3
 8009056:	4a32      	ldr	r2, [pc, #200]	; (8009120 <UART_SetConfig+0x22c>)
 8009058:	fba2 2303 	umull	r2, r3, r2, r3
 800905c:	095b      	lsrs	r3, r3, #5
 800905e:	011c      	lsls	r4, r3, #4
 8009060:	f7fe f9ee 	bl	8007440 <HAL_RCC_GetPCLK1Freq>
 8009064:	4602      	mov	r2, r0
 8009066:	4613      	mov	r3, r2
 8009068:	009b      	lsls	r3, r3, #2
 800906a:	4413      	add	r3, r2
 800906c:	009a      	lsls	r2, r3, #2
 800906e:	441a      	add	r2, r3
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	685b      	ldr	r3, [r3, #4]
 8009074:	009b      	lsls	r3, r3, #2
 8009076:	fbb2 f5f3 	udiv	r5, r2, r3
 800907a:	f7fe f9e1 	bl	8007440 <HAL_RCC_GetPCLK1Freq>
 800907e:	4602      	mov	r2, r0
 8009080:	4613      	mov	r3, r2
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	4413      	add	r3, r2
 8009086:	009a      	lsls	r2, r3, #2
 8009088:	441a      	add	r2, r3
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	fbb2 f3f3 	udiv	r3, r2, r3
 8009094:	4a22      	ldr	r2, [pc, #136]	; (8009120 <UART_SetConfig+0x22c>)
 8009096:	fba2 2303 	umull	r2, r3, r2, r3
 800909a:	095b      	lsrs	r3, r3, #5
 800909c:	2264      	movs	r2, #100	; 0x64
 800909e:	fb02 f303 	mul.w	r3, r2, r3
 80090a2:	1aeb      	subs	r3, r5, r3
 80090a4:	011b      	lsls	r3, r3, #4
 80090a6:	3332      	adds	r3, #50	; 0x32
 80090a8:	4a1d      	ldr	r2, [pc, #116]	; (8009120 <UART_SetConfig+0x22c>)
 80090aa:	fba2 2303 	umull	r2, r3, r2, r3
 80090ae:	095b      	lsrs	r3, r3, #5
 80090b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80090b4:	441c      	add	r4, r3
 80090b6:	f7fe f9c3 	bl	8007440 <HAL_RCC_GetPCLK1Freq>
 80090ba:	4602      	mov	r2, r0
 80090bc:	4613      	mov	r3, r2
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	4413      	add	r3, r2
 80090c2:	009a      	lsls	r2, r3, #2
 80090c4:	441a      	add	r2, r3
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	685b      	ldr	r3, [r3, #4]
 80090ca:	009b      	lsls	r3, r3, #2
 80090cc:	fbb2 f5f3 	udiv	r5, r2, r3
 80090d0:	f7fe f9b6 	bl	8007440 <HAL_RCC_GetPCLK1Freq>
 80090d4:	4602      	mov	r2, r0
 80090d6:	4613      	mov	r3, r2
 80090d8:	009b      	lsls	r3, r3, #2
 80090da:	4413      	add	r3, r2
 80090dc:	009a      	lsls	r2, r3, #2
 80090de:	441a      	add	r2, r3
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	685b      	ldr	r3, [r3, #4]
 80090e4:	009b      	lsls	r3, r3, #2
 80090e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80090ea:	4a0d      	ldr	r2, [pc, #52]	; (8009120 <UART_SetConfig+0x22c>)
 80090ec:	fba2 2303 	umull	r2, r3, r2, r3
 80090f0:	095b      	lsrs	r3, r3, #5
 80090f2:	2264      	movs	r2, #100	; 0x64
 80090f4:	fb02 f303 	mul.w	r3, r2, r3
 80090f8:	1aeb      	subs	r3, r5, r3
 80090fa:	011b      	lsls	r3, r3, #4
 80090fc:	3332      	adds	r3, #50	; 0x32
 80090fe:	4a08      	ldr	r2, [pc, #32]	; (8009120 <UART_SetConfig+0x22c>)
 8009100:	fba2 2303 	umull	r2, r3, r2, r3
 8009104:	095b      	lsrs	r3, r3, #5
 8009106:	f003 020f 	and.w	r2, r3, #15
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4422      	add	r2, r4
 8009110:	609a      	str	r2, [r3, #8]
}
 8009112:	bf00      	nop
 8009114:	3710      	adds	r7, #16
 8009116:	46bd      	mov	sp, r7
 8009118:	bdb0      	pop	{r4, r5, r7, pc}
 800911a:	bf00      	nop
 800911c:	40013800 	.word	0x40013800
 8009120:	51eb851f 	.word	0x51eb851f

08009124 <FSMC_NORSRAM_Init>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init)
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	681a      	ldr	r2, [r3, #0]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009138:	683a      	ldr	r2, [r7, #0]
 800913a:	6812      	ldr	r2, [r2, #0]
 800913c:	f023 0101 	bic.w	r1, r3, #1
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	689b      	ldr	r3, [r3, #8]
 800914a:	2b08      	cmp	r3, #8
 800914c:	d132      	bne.n	80091b4 <FSMC_NORSRAM_Init+0x90>
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_ENABLE
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	681a      	ldr	r2, [r3, #0]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009158:	4b31      	ldr	r3, [pc, #196]	; (8009220 <FSMC_NORSRAM_Init+0xfc>)
 800915a:	4013      	ands	r3, r2
 800915c:	683a      	ldr	r2, [r7, #0]
 800915e:	6851      	ldr	r1, [r2, #4]
 8009160:	683a      	ldr	r2, [r7, #0]
 8009162:	6892      	ldr	r2, [r2, #8]
 8009164:	4311      	orrs	r1, r2
 8009166:	683a      	ldr	r2, [r7, #0]
 8009168:	68d2      	ldr	r2, [r2, #12]
 800916a:	4311      	orrs	r1, r2
 800916c:	683a      	ldr	r2, [r7, #0]
 800916e:	6912      	ldr	r2, [r2, #16]
 8009170:	4311      	orrs	r1, r2
 8009172:	683a      	ldr	r2, [r7, #0]
 8009174:	6952      	ldr	r2, [r2, #20]
 8009176:	4311      	orrs	r1, r2
 8009178:	683a      	ldr	r2, [r7, #0]
 800917a:	6992      	ldr	r2, [r2, #24]
 800917c:	4311      	orrs	r1, r2
 800917e:	683a      	ldr	r2, [r7, #0]
 8009180:	69d2      	ldr	r2, [r2, #28]
 8009182:	4311      	orrs	r1, r2
 8009184:	683a      	ldr	r2, [r7, #0]
 8009186:	6a12      	ldr	r2, [r2, #32]
 8009188:	4311      	orrs	r1, r2
 800918a:	683a      	ldr	r2, [r7, #0]
 800918c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800918e:	4311      	orrs	r1, r2
 8009190:	683a      	ldr	r2, [r7, #0]
 8009192:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8009194:	4311      	orrs	r1, r2
 8009196:	683a      	ldr	r2, [r7, #0]
 8009198:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800919a:	4311      	orrs	r1, r2
 800919c:	683a      	ldr	r2, [r7, #0]
 800919e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80091a0:	430a      	orrs	r2, r1
 80091a2:	4313      	orrs	r3, r2
 80091a4:	683a      	ldr	r2, [r7, #0]
 80091a6:	6812      	ldr	r2, [r2, #0]
 80091a8:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80091b2:	e02f      	b.n	8009214 <FSMC_NORSRAM_Init+0xf0>
                                                                     )
              );
  }
  else
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_DISABLE
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	681a      	ldr	r2, [r3, #0]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80091be:	4b18      	ldr	r3, [pc, #96]	; (8009220 <FSMC_NORSRAM_Init+0xfc>)
 80091c0:	4013      	ands	r3, r2
 80091c2:	683a      	ldr	r2, [r7, #0]
 80091c4:	6851      	ldr	r1, [r2, #4]
 80091c6:	683a      	ldr	r2, [r7, #0]
 80091c8:	6892      	ldr	r2, [r2, #8]
 80091ca:	4311      	orrs	r1, r2
 80091cc:	683a      	ldr	r2, [r7, #0]
 80091ce:	68d2      	ldr	r2, [r2, #12]
 80091d0:	4311      	orrs	r1, r2
 80091d2:	683a      	ldr	r2, [r7, #0]
 80091d4:	6912      	ldr	r2, [r2, #16]
 80091d6:	4311      	orrs	r1, r2
 80091d8:	683a      	ldr	r2, [r7, #0]
 80091da:	6952      	ldr	r2, [r2, #20]
 80091dc:	4311      	orrs	r1, r2
 80091de:	683a      	ldr	r2, [r7, #0]
 80091e0:	6992      	ldr	r2, [r2, #24]
 80091e2:	4311      	orrs	r1, r2
 80091e4:	683a      	ldr	r2, [r7, #0]
 80091e6:	69d2      	ldr	r2, [r2, #28]
 80091e8:	4311      	orrs	r1, r2
 80091ea:	683a      	ldr	r2, [r7, #0]
 80091ec:	6a12      	ldr	r2, [r2, #32]
 80091ee:	4311      	orrs	r1, r2
 80091f0:	683a      	ldr	r2, [r7, #0]
 80091f2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80091f4:	4311      	orrs	r1, r2
 80091f6:	683a      	ldr	r2, [r7, #0]
 80091f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80091fa:	4311      	orrs	r1, r2
 80091fc:	683a      	ldr	r2, [r7, #0]
 80091fe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009200:	4311      	orrs	r1, r2
 8009202:	683a      	ldr	r2, [r7, #0]
 8009204:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8009206:	4311      	orrs	r1, r2
 8009208:	683a      	ldr	r2, [r7, #0]
 800920a:	6812      	ldr	r2, [r2, #0]
 800920c:	4319      	orrs	r1, r3
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
               | Init->WriteBurst
                                                                     )
              );
  }

  return HAL_OK;
 8009214:	2300      	movs	r3, #0
}
 8009216:	4618      	mov	r0, r3
 8009218:	370c      	adds	r7, #12
 800921a:	46bd      	mov	sp, r7
 800921c:	bc80      	pop	{r7}
 800921e:	4770      	bx	lr
 8009220:	fff70081 	.word	0xfff70081

08009224 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009224:	b480      	push	{r7}
 8009226:	b085      	sub	sp, #20
 8009228:	af00      	add	r7, sp, #0
 800922a:	60f8      	str	r0, [r7, #12]
 800922c:	60b9      	str	r1, [r7, #8]
 800922e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U],                                                        \
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	1c5a      	adds	r2, r3, #1
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800923a:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	681a      	ldr	r2, [r3, #0]
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	011b      	lsls	r3, r3, #4
 8009248:	431a      	orrs	r2, r3
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	689b      	ldr	r3, [r3, #8]
 800924e:	021b      	lsls	r3, r3, #8
 8009250:	431a      	orrs	r2, r3
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	68db      	ldr	r3, [r3, #12]
 8009256:	041b      	lsls	r3, r3, #16
 8009258:	431a      	orrs	r2, r3
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	691b      	ldr	r3, [r3, #16]
 800925e:	3b01      	subs	r3, #1
 8009260:	051b      	lsls	r3, r3, #20
 8009262:	431a      	orrs	r2, r3
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	695b      	ldr	r3, [r3, #20]
 8009268:	3b02      	subs	r3, #2
 800926a:	061b      	lsls	r3, r3, #24
 800926c:	431a      	orrs	r2, r3
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	699b      	ldr	r3, [r3, #24]
 8009272:	4313      	orrs	r3, r2
 8009274:	687a      	ldr	r2, [r7, #4]
 8009276:	3201      	adds	r2, #1
 8009278:	4319      	orrs	r1, r3
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos)       | \
                        (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)        | \
                        (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)        | \
                        (Timing->AccessMode)));

  return HAL_OK;
 8009280:	2300      	movs	r3, #0
}
 8009282:	4618      	mov	r0, r3
 8009284:	3714      	adds	r7, #20
 8009286:	46bd      	mov	sp, r7
 8009288:	bc80      	pop	{r7}
 800928a:	4770      	bx	lr

0800928c <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_DISABLE
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800928c:	b480      	push	{r7}
 800928e:	b085      	sub	sp, #20
 8009290:	af00      	add	r7, sp, #0
 8009292:	60f8      	str	r0, [r7, #12]
 8009294:	60b9      	str	r1, [r7, #8]
 8009296:	607a      	str	r2, [r7, #4]
 8009298:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80092a0:	d11d      	bne.n	80092de <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank],                                                      \
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	687a      	ldr	r2, [r7, #4]
 80092a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80092aa:	4b13      	ldr	r3, [pc, #76]	; (80092f8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80092ac:	4013      	ands	r3, r2
 80092ae:	68ba      	ldr	r2, [r7, #8]
 80092b0:	6811      	ldr	r1, [r2, #0]
 80092b2:	68ba      	ldr	r2, [r7, #8]
 80092b4:	6852      	ldr	r2, [r2, #4]
 80092b6:	0112      	lsls	r2, r2, #4
 80092b8:	4311      	orrs	r1, r2
 80092ba:	68ba      	ldr	r2, [r7, #8]
 80092bc:	6892      	ldr	r2, [r2, #8]
 80092be:	0212      	lsls	r2, r2, #8
 80092c0:	4311      	orrs	r1, r2
 80092c2:	68ba      	ldr	r2, [r7, #8]
 80092c4:	6992      	ldr	r2, [r2, #24]
 80092c6:	4311      	orrs	r1, r2
 80092c8:	68ba      	ldr	r2, [r7, #8]
 80092ca:	68d2      	ldr	r2, [r2, #12]
 80092cc:	0412      	lsls	r2, r2, #16
 80092ce:	430a      	orrs	r2, r1
 80092d0:	ea43 0102 	orr.w	r1, r3, r2
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	687a      	ldr	r2, [r7, #4]
 80092d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80092dc:	e005      	b.n	80092ea <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                          (((Timing->DataLatency) - 2U)  << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	687a      	ldr	r2, [r7, #4]
 80092e2:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80092e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3714      	adds	r7, #20
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bc80      	pop	{r7}
 80092f4:	4770      	bx	lr
 80092f6:	bf00      	nop
 80092f8:	cff00000 	.word	0xcff00000

080092fc <__errno>:
 80092fc:	4b01      	ldr	r3, [pc, #4]	; (8009304 <__errno+0x8>)
 80092fe:	6818      	ldr	r0, [r3, #0]
 8009300:	4770      	bx	lr
 8009302:	bf00      	nop
 8009304:	20000048 	.word	0x20000048

08009308 <__libc_init_array>:
 8009308:	b570      	push	{r4, r5, r6, lr}
 800930a:	2600      	movs	r6, #0
 800930c:	4d0c      	ldr	r5, [pc, #48]	; (8009340 <__libc_init_array+0x38>)
 800930e:	4c0d      	ldr	r4, [pc, #52]	; (8009344 <__libc_init_array+0x3c>)
 8009310:	1b64      	subs	r4, r4, r5
 8009312:	10a4      	asrs	r4, r4, #2
 8009314:	42a6      	cmp	r6, r4
 8009316:	d109      	bne.n	800932c <__libc_init_array+0x24>
 8009318:	f008 fd10 	bl	8011d3c <_init>
 800931c:	2600      	movs	r6, #0
 800931e:	4d0a      	ldr	r5, [pc, #40]	; (8009348 <__libc_init_array+0x40>)
 8009320:	4c0a      	ldr	r4, [pc, #40]	; (800934c <__libc_init_array+0x44>)
 8009322:	1b64      	subs	r4, r4, r5
 8009324:	10a4      	asrs	r4, r4, #2
 8009326:	42a6      	cmp	r6, r4
 8009328:	d105      	bne.n	8009336 <__libc_init_array+0x2e>
 800932a:	bd70      	pop	{r4, r5, r6, pc}
 800932c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009330:	4798      	blx	r3
 8009332:	3601      	adds	r6, #1
 8009334:	e7ee      	b.n	8009314 <__libc_init_array+0xc>
 8009336:	f855 3b04 	ldr.w	r3, [r5], #4
 800933a:	4798      	blx	r3
 800933c:	3601      	adds	r6, #1
 800933e:	e7f2      	b.n	8009326 <__libc_init_array+0x1e>
 8009340:	08060370 	.word	0x08060370
 8009344:	08060370 	.word	0x08060370
 8009348:	08060370 	.word	0x08060370
 800934c:	08060378 	.word	0x08060378

08009350 <memset>:
 8009350:	4603      	mov	r3, r0
 8009352:	4402      	add	r2, r0
 8009354:	4293      	cmp	r3, r2
 8009356:	d100      	bne.n	800935a <memset+0xa>
 8009358:	4770      	bx	lr
 800935a:	f803 1b01 	strb.w	r1, [r3], #1
 800935e:	e7f9      	b.n	8009354 <memset+0x4>

08009360 <sscanf>:
 8009360:	b40e      	push	{r1, r2, r3}
 8009362:	f44f 7201 	mov.w	r2, #516	; 0x204
 8009366:	b530      	push	{r4, r5, lr}
 8009368:	b09c      	sub	sp, #112	; 0x70
 800936a:	ac1f      	add	r4, sp, #124	; 0x7c
 800936c:	f854 5b04 	ldr.w	r5, [r4], #4
 8009370:	f8ad 2014 	strh.w	r2, [sp, #20]
 8009374:	9002      	str	r0, [sp, #8]
 8009376:	9006      	str	r0, [sp, #24]
 8009378:	f7f6 ff56 	bl	8000228 <strlen>
 800937c:	4b0b      	ldr	r3, [pc, #44]	; (80093ac <sscanf+0x4c>)
 800937e:	9003      	str	r0, [sp, #12]
 8009380:	930a      	str	r3, [sp, #40]	; 0x28
 8009382:	2300      	movs	r3, #0
 8009384:	930e      	str	r3, [sp, #56]	; 0x38
 8009386:	9313      	str	r3, [sp, #76]	; 0x4c
 8009388:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800938c:	9007      	str	r0, [sp, #28]
 800938e:	4808      	ldr	r0, [pc, #32]	; (80093b0 <sscanf+0x50>)
 8009390:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009394:	462a      	mov	r2, r5
 8009396:	4623      	mov	r3, r4
 8009398:	a902      	add	r1, sp, #8
 800939a:	6800      	ldr	r0, [r0, #0]
 800939c:	9401      	str	r4, [sp, #4]
 800939e:	f000 f84f 	bl	8009440 <__ssvfscanf_r>
 80093a2:	b01c      	add	sp, #112	; 0x70
 80093a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80093a8:	b003      	add	sp, #12
 80093aa:	4770      	bx	lr
 80093ac:	080093d7 	.word	0x080093d7
 80093b0:	20000048 	.word	0x20000048

080093b4 <__sread>:
 80093b4:	b510      	push	{r4, lr}
 80093b6:	460c      	mov	r4, r1
 80093b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093bc:	f001 fcaa 	bl	800ad14 <_read_r>
 80093c0:	2800      	cmp	r0, #0
 80093c2:	bfab      	itete	ge
 80093c4:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 80093c6:	89a3      	ldrhlt	r3, [r4, #12]
 80093c8:	181b      	addge	r3, r3, r0
 80093ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80093ce:	bfac      	ite	ge
 80093d0:	6523      	strge	r3, [r4, #80]	; 0x50
 80093d2:	81a3      	strhlt	r3, [r4, #12]
 80093d4:	bd10      	pop	{r4, pc}

080093d6 <__seofread>:
 80093d6:	2000      	movs	r0, #0
 80093d8:	4770      	bx	lr

080093da <__swrite>:
 80093da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093de:	461f      	mov	r7, r3
 80093e0:	898b      	ldrh	r3, [r1, #12]
 80093e2:	4605      	mov	r5, r0
 80093e4:	05db      	lsls	r3, r3, #23
 80093e6:	460c      	mov	r4, r1
 80093e8:	4616      	mov	r6, r2
 80093ea:	d505      	bpl.n	80093f8 <__swrite+0x1e>
 80093ec:	2302      	movs	r3, #2
 80093ee:	2200      	movs	r2, #0
 80093f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093f4:	f001 f9f8 	bl	800a7e8 <_lseek_r>
 80093f8:	89a3      	ldrh	r3, [r4, #12]
 80093fa:	4632      	mov	r2, r6
 80093fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009400:	81a3      	strh	r3, [r4, #12]
 8009402:	4628      	mov	r0, r5
 8009404:	463b      	mov	r3, r7
 8009406:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800940a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800940e:	f001 b989 	b.w	800a724 <_write_r>

08009412 <__sseek>:
 8009412:	b510      	push	{r4, lr}
 8009414:	460c      	mov	r4, r1
 8009416:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800941a:	f001 f9e5 	bl	800a7e8 <_lseek_r>
 800941e:	1c43      	adds	r3, r0, #1
 8009420:	89a3      	ldrh	r3, [r4, #12]
 8009422:	bf15      	itete	ne
 8009424:	6520      	strne	r0, [r4, #80]	; 0x50
 8009426:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800942a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800942e:	81a3      	strheq	r3, [r4, #12]
 8009430:	bf18      	it	ne
 8009432:	81a3      	strhne	r3, [r4, #12]
 8009434:	bd10      	pop	{r4, pc}

08009436 <__sclose>:
 8009436:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800943a:	f001 b995 	b.w	800a768 <_close_r>
	...

08009440 <__ssvfscanf_r>:
 8009440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009444:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
 8009448:	461e      	mov	r6, r3
 800944a:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 800944e:	af02      	add	r7, sp, #8
 8009450:	049d      	lsls	r5, r3, #18
 8009452:	460c      	mov	r4, r1
 8009454:	62b8      	str	r0, [r7, #40]	; 0x28
 8009456:	61ba      	str	r2, [r7, #24]
 8009458:	d406      	bmi.n	8009468 <__ssvfscanf_r+0x28>
 800945a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800945e:	818b      	strh	r3, [r1, #12]
 8009460:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009462:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009466:	664b      	str	r3, [r1, #100]	; 0x64
 8009468:	2300      	movs	r3, #0
 800946a:	e9c7 3307 	strd	r3, r3, [r7, #28]
 800946e:	617b      	str	r3, [r7, #20]
 8009470:	637b      	str	r3, [r7, #52]	; 0x34
 8009472:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009474:	627b      	str	r3, [r7, #36]	; 0x24
 8009476:	69ba      	ldr	r2, [r7, #24]
 8009478:	f812 3b01 	ldrb.w	r3, [r2], #1
 800947c:	61ba      	str	r2, [r7, #24]
 800947e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009480:	2b00      	cmp	r3, #0
 8009482:	f000 80d4 	beq.w	800962e <__ssvfscanf_r+0x1ee>
 8009486:	4a85      	ldr	r2, [pc, #532]	; (800969c <__ssvfscanf_r+0x25c>)
 8009488:	f813 8002 	ldrb.w	r8, [r3, r2]
 800948c:	f018 0808 	ands.w	r8, r8, #8
 8009490:	d018      	beq.n	80094c4 <__ssvfscanf_r+0x84>
 8009492:	6863      	ldr	r3, [r4, #4]
 8009494:	2b00      	cmp	r3, #0
 8009496:	dd0e      	ble.n	80094b6 <__ssvfscanf_r+0x76>
 8009498:	6823      	ldr	r3, [r4, #0]
 800949a:	4980      	ldr	r1, [pc, #512]	; (800969c <__ssvfscanf_r+0x25c>)
 800949c:	781a      	ldrb	r2, [r3, #0]
 800949e:	5c8a      	ldrb	r2, [r1, r2]
 80094a0:	0710      	lsls	r0, r2, #28
 80094a2:	d5e8      	bpl.n	8009476 <__ssvfscanf_r+0x36>
 80094a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094a6:	3301      	adds	r3, #1
 80094a8:	3201      	adds	r2, #1
 80094aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80094ac:	6862      	ldr	r2, [r4, #4]
 80094ae:	6023      	str	r3, [r4, #0]
 80094b0:	3a01      	subs	r2, #1
 80094b2:	6062      	str	r2, [r4, #4]
 80094b4:	e7ed      	b.n	8009492 <__ssvfscanf_r+0x52>
 80094b6:	4621      	mov	r1, r4
 80094b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80094ba:	f002 fecc 	bl	800c256 <__ssrefill_r>
 80094be:	2800      	cmp	r0, #0
 80094c0:	d0ea      	beq.n	8009498 <__ssvfscanf_r+0x58>
 80094c2:	e7d8      	b.n	8009476 <__ssvfscanf_r+0x36>
 80094c4:	2b25      	cmp	r3, #37	; 0x25
 80094c6:	d165      	bne.n	8009594 <__ssvfscanf_r+0x154>
 80094c8:	46c1      	mov	r9, r8
 80094ca:	220a      	movs	r2, #10
 80094cc:	69bb      	ldr	r3, [r7, #24]
 80094ce:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
 80094d2:	69b9      	ldr	r1, [r7, #24]
 80094d4:	781d      	ldrb	r5, [r3, #0]
 80094d6:	3101      	adds	r1, #1
 80094d8:	61b9      	str	r1, [r7, #24]
 80094da:	f1a5 0125 	sub.w	r1, r5, #37	; 0x25
 80094de:	2955      	cmp	r1, #85	; 0x55
 80094e0:	f200 816c 	bhi.w	80097bc <__ssvfscanf_r+0x37c>
 80094e4:	e8df f011 	tbh	[pc, r1, lsl #1]
 80094e8:	016a0056 	.word	0x016a0056
 80094ec:	016a016a 	.word	0x016a016a
 80094f0:	007c016a 	.word	0x007c016a
 80094f4:	016a016a 	.word	0x016a016a
 80094f8:	016a016a 	.word	0x016a016a
 80094fc:	00b9016a 	.word	0x00b9016a
 8009500:	00b900b9 	.word	0x00b900b9
 8009504:	00b900b9 	.word	0x00b900b9
 8009508:	00b900b9 	.word	0x00b900b9
 800950c:	00b900b9 	.word	0x00b900b9
 8009510:	016a00b9 	.word	0x016a00b9
 8009514:	016a016a 	.word	0x016a016a
 8009518:	016a016a 	.word	0x016a016a
 800951c:	016a016a 	.word	0x016a016a
 8009520:	016a00e0 	.word	0x016a00e0
 8009524:	00c30104 	.word	0x00c30104
 8009528:	00e000e0 	.word	0x00e000e0
 800952c:	016a00e0 	.word	0x016a00e0
 8009530:	016a016a 	.word	0x016a016a
 8009534:	00a0016a 	.word	0x00a0016a
 8009538:	016a016a 	.word	0x016a016a
 800953c:	016a00c7 	.word	0x016a00c7
 8009540:	016a016a 	.word	0x016a016a
 8009544:	016a00f6 	.word	0x016a00f6
 8009548:	016a016a 	.word	0x016a016a
 800954c:	00d3016a 	.word	0x00d3016a
 8009550:	016a016a 	.word	0x016a016a
 8009554:	016a00fa 	.word	0x016a00fa
 8009558:	016a016a 	.word	0x016a016a
 800955c:	016a016a 	.word	0x016a016a
 8009560:	016a00e0 	.word	0x016a00e0
 8009564:	00c50106 	.word	0x00c50106
 8009568:	00e000e0 	.word	0x00e000e0
 800956c:	009300e0 	.word	0x009300e0
 8009570:	00a0012e 	.word	0x00a0012e
 8009574:	0085016a 	.word	0x0085016a
 8009578:	010d00ac 	.word	0x010d00ac
 800957c:	010a00c9 	.word	0x010a00c9
 8009580:	016a016a 	.word	0x016a016a
 8009584:	00a800f8 	.word	0x00a800f8
 8009588:	016a00cf 	.word	0x016a00cf
 800958c:	00d3016a 	.word	0x00d3016a
 8009590:	00a8016a 	.word	0x00a8016a
 8009594:	6863      	ldr	r3, [r4, #4]
 8009596:	2b00      	cmp	r3, #0
 8009598:	dd0f      	ble.n	80095ba <__ssvfscanf_r+0x17a>
 800959a:	6823      	ldr	r3, [r4, #0]
 800959c:	69ba      	ldr	r2, [r7, #24]
 800959e:	7819      	ldrb	r1, [r3, #0]
 80095a0:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 80095a4:	4291      	cmp	r1, r2
 80095a6:	d142      	bne.n	800962e <__ssvfscanf_r+0x1ee>
 80095a8:	6862      	ldr	r2, [r4, #4]
 80095aa:	3301      	adds	r3, #1
 80095ac:	6023      	str	r3, [r4, #0]
 80095ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095b0:	3a01      	subs	r2, #1
 80095b2:	6062      	str	r2, [r4, #4]
 80095b4:	3301      	adds	r3, #1
 80095b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80095b8:	e75d      	b.n	8009476 <__ssvfscanf_r+0x36>
 80095ba:	4621      	mov	r1, r4
 80095bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80095be:	f002 fe4a 	bl	800c256 <__ssrefill_r>
 80095c2:	2800      	cmp	r0, #0
 80095c4:	d0e9      	beq.n	800959a <__ssvfscanf_r+0x15a>
 80095c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c8:	b113      	cbz	r3, 80095d0 <__ssvfscanf_r+0x190>
 80095ca:	89a3      	ldrh	r3, [r4, #12]
 80095cc:	065b      	lsls	r3, r3, #25
 80095ce:	d52e      	bpl.n	800962e <__ssvfscanf_r+0x1ee>
 80095d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	f040 80f7 	bne.w	80097c6 <__ssvfscanf_r+0x386>
 80095d8:	f04f 33ff 	mov.w	r3, #4294967295
 80095dc:	627b      	str	r3, [r7, #36]	; 0x24
 80095de:	e102      	b.n	80097e6 <__ssvfscanf_r+0x3a6>
 80095e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095e2:	ea53 0309 	orrs.w	r3, r3, r9
 80095e6:	633b      	str	r3, [r7, #48]	; 0x30
 80095e8:	d121      	bne.n	800962e <__ssvfscanf_r+0x1ee>
 80095ea:	f04f 0910 	mov.w	r9, #16
 80095ee:	69bb      	ldr	r3, [r7, #24]
 80095f0:	e76f      	b.n	80094d2 <__ssvfscanf_r+0x92>
 80095f2:	f019 0f0f 	tst.w	r9, #15
 80095f6:	d11a      	bne.n	800962e <__ssvfscanf_r+0x1ee>
 80095f8:	7859      	ldrb	r1, [r3, #1]
 80095fa:	296c      	cmp	r1, #108	; 0x6c
 80095fc:	d104      	bne.n	8009608 <__ssvfscanf_r+0x1c8>
 80095fe:	3302      	adds	r3, #2
 8009600:	61bb      	str	r3, [r7, #24]
 8009602:	f049 0902 	orr.w	r9, r9, #2
 8009606:	e7f2      	b.n	80095ee <__ssvfscanf_r+0x1ae>
 8009608:	f049 0901 	orr.w	r9, r9, #1
 800960c:	e7ef      	b.n	80095ee <__ssvfscanf_r+0x1ae>
 800960e:	f019 0f0f 	tst.w	r9, #15
 8009612:	d10c      	bne.n	800962e <__ssvfscanf_r+0x1ee>
 8009614:	7859      	ldrb	r1, [r3, #1]
 8009616:	2968      	cmp	r1, #104	; 0x68
 8009618:	bf03      	ittte	eq
 800961a:	3302      	addeq	r3, #2
 800961c:	61bb      	streq	r3, [r7, #24]
 800961e:	f049 0908 	orreq.w	r9, r9, #8
 8009622:	f049 0904 	orrne.w	r9, r9, #4
 8009626:	e7e2      	b.n	80095ee <__ssvfscanf_r+0x1ae>
 8009628:	f019 0f0f 	tst.w	r9, #15
 800962c:	d0e9      	beq.n	8009602 <__ssvfscanf_r+0x1c2>
 800962e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009630:	2b00      	cmp	r3, #0
 8009632:	f040 80d3 	bne.w	80097dc <__ssvfscanf_r+0x39c>
 8009636:	e0d6      	b.n	80097e6 <__ssvfscanf_r+0x3a6>
 8009638:	f019 0f0f 	tst.w	r9, #15
 800963c:	d0d7      	beq.n	80095ee <__ssvfscanf_r+0x1ae>
 800963e:	e7f6      	b.n	800962e <__ssvfscanf_r+0x1ee>
 8009640:	f019 038f 	ands.w	r3, r9, #143	; 0x8f
 8009644:	d1f3      	bne.n	800962e <__ssvfscanf_r+0x1ee>
 8009646:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009648:	b921      	cbnz	r1, 8009654 <__ssvfscanf_r+0x214>
 800964a:	b082      	sub	sp, #8
 800964c:	a902      	add	r1, sp, #8
 800964e:	e9c1 3300 	strd	r3, r3, [r1]
 8009652:	6379      	str	r1, [r7, #52]	; 0x34
 8009654:	f049 0980 	orr.w	r9, r9, #128	; 0x80
 8009658:	e7c9      	b.n	80095ee <__ssvfscanf_r+0x1ae>
 800965a:	f019 0f8f 	tst.w	r9, #143	; 0x8f
 800965e:	d1e6      	bne.n	800962e <__ssvfscanf_r+0x1ee>
 8009660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009662:	fb02 5503 	mla	r5, r2, r3, r5
 8009666:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800966a:	633b      	str	r3, [r7, #48]	; 0x30
 800966c:	e7bf      	b.n	80095ee <__ssvfscanf_r+0x1ae>
 800966e:	f049 0901 	orr.w	r9, r9, #1
 8009672:	4b0b      	ldr	r3, [pc, #44]	; (80096a0 <__ssvfscanf_r+0x260>)
 8009674:	e008      	b.n	8009688 <__ssvfscanf_r+0x248>
 8009676:	f049 0901 	orr.w	r9, r9, #1
 800967a:	4b0a      	ldr	r3, [pc, #40]	; (80096a4 <__ssvfscanf_r+0x264>)
 800967c:	617b      	str	r3, [r7, #20]
 800967e:	2308      	movs	r3, #8
 8009680:	2503      	movs	r5, #3
 8009682:	61fb      	str	r3, [r7, #28]
 8009684:	e011      	b.n	80096aa <__ssvfscanf_r+0x26a>
 8009686:	4b07      	ldr	r3, [pc, #28]	; (80096a4 <__ssvfscanf_r+0x264>)
 8009688:	617b      	str	r3, [r7, #20]
 800968a:	230a      	movs	r3, #10
 800968c:	e7f8      	b.n	8009680 <__ssvfscanf_r+0x240>
 800968e:	f449 7900 	orr.w	r9, r9, #512	; 0x200
 8009692:	4b04      	ldr	r3, [pc, #16]	; (80096a4 <__ssvfscanf_r+0x264>)
 8009694:	617b      	str	r3, [r7, #20]
 8009696:	2310      	movs	r3, #16
 8009698:	e7f2      	b.n	8009680 <__ssvfscanf_r+0x240>
 800969a:	bf00      	nop
 800969c:	0805fd45 	.word	0x0805fd45
 80096a0:	0800be8d 	.word	0x0800be8d
 80096a4:	0800c0a5 	.word	0x0800c0a5
 80096a8:	2504      	movs	r5, #4
 80096aa:	6863      	ldr	r3, [r4, #4]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	dd4d      	ble.n	800974c <__ssvfscanf_r+0x30c>
 80096b0:	f019 0f40 	tst.w	r9, #64	; 0x40
 80096b4:	d105      	bne.n	80096c2 <__ssvfscanf_r+0x282>
 80096b6:	6823      	ldr	r3, [r4, #0]
 80096b8:	49a6      	ldr	r1, [pc, #664]	; (8009954 <__ssvfscanf_r+0x514>)
 80096ba:	781a      	ldrb	r2, [r3, #0]
 80096bc:	5c52      	ldrb	r2, [r2, r1]
 80096be:	0711      	lsls	r1, r2, #28
 80096c0:	d44b      	bmi.n	800975a <__ssvfscanf_r+0x31a>
 80096c2:	3d01      	subs	r5, #1
 80096c4:	2d03      	cmp	r5, #3
 80096c6:	d85a      	bhi.n	800977e <__ssvfscanf_r+0x33e>
 80096c8:	e8df f015 	tbh	[pc, r5, lsl #1]
 80096cc:	038401cc 	.word	0x038401cc
 80096d0:	06060526 	.word	0x06060526
 80096d4:	f049 0901 	orr.w	r9, r9, #1
 80096d8:	2502      	movs	r5, #2
 80096da:	e7e6      	b.n	80096aa <__ssvfscanf_r+0x26a>
 80096dc:	69b9      	ldr	r1, [r7, #24]
 80096de:	f107 0050 	add.w	r0, r7, #80	; 0x50
 80096e2:	f001 fce9 	bl	800b0b8 <__sccl>
 80096e6:	2501      	movs	r5, #1
 80096e8:	61b8      	str	r0, [r7, #24]
 80096ea:	f049 0940 	orr.w	r9, r9, #64	; 0x40
 80096ee:	e7dc      	b.n	80096aa <__ssvfscanf_r+0x26a>
 80096f0:	f049 0901 	orr.w	r9, r9, #1
 80096f4:	2500      	movs	r5, #0
 80096f6:	f049 0940 	orr.w	r9, r9, #64	; 0x40
 80096fa:	e7d6      	b.n	80096aa <__ssvfscanf_r+0x26a>
 80096fc:	f449 7908 	orr.w	r9, r9, #544	; 0x220
 8009700:	e7c7      	b.n	8009692 <__ssvfscanf_r+0x252>
 8009702:	f019 0f10 	tst.w	r9, #16
 8009706:	f47f aeb6 	bne.w	8009476 <__ssvfscanf_r+0x36>
 800970a:	f019 0f08 	tst.w	r9, #8
 800970e:	f856 3b04 	ldr.w	r3, [r6], #4
 8009712:	d002      	beq.n	800971a <__ssvfscanf_r+0x2da>
 8009714:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009716:	701a      	strb	r2, [r3, #0]
 8009718:	e6ad      	b.n	8009476 <__ssvfscanf_r+0x36>
 800971a:	f019 0f04 	tst.w	r9, #4
 800971e:	d002      	beq.n	8009726 <__ssvfscanf_r+0x2e6>
 8009720:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009722:	801a      	strh	r2, [r3, #0]
 8009724:	e6a7      	b.n	8009476 <__ssvfscanf_r+0x36>
 8009726:	f019 0f01 	tst.w	r9, #1
 800972a:	d002      	beq.n	8009732 <__ssvfscanf_r+0x2f2>
 800972c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800972e:	601a      	str	r2, [r3, #0]
 8009730:	e6a1      	b.n	8009476 <__ssvfscanf_r+0x36>
 8009732:	f019 0f02 	tst.w	r9, #2
 8009736:	d0f9      	beq.n	800972c <__ssvfscanf_r+0x2ec>
 8009738:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800973a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800973c:	17d2      	asrs	r2, r2, #31
 800973e:	e9c3 1200 	strd	r1, r2, [r3]
 8009742:	e698      	b.n	8009476 <__ssvfscanf_r+0x36>
 8009744:	4b84      	ldr	r3, [pc, #528]	; (8009958 <__ssvfscanf_r+0x518>)
 8009746:	617b      	str	r3, [r7, #20]
 8009748:	2300      	movs	r3, #0
 800974a:	e799      	b.n	8009680 <__ssvfscanf_r+0x240>
 800974c:	4621      	mov	r1, r4
 800974e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009750:	f002 fd81 	bl	800c256 <__ssrefill_r>
 8009754:	2800      	cmp	r0, #0
 8009756:	d0ab      	beq.n	80096b0 <__ssvfscanf_r+0x270>
 8009758:	e735      	b.n	80095c6 <__ssvfscanf_r+0x186>
 800975a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800975c:	3201      	adds	r2, #1
 800975e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009760:	6862      	ldr	r2, [r4, #4]
 8009762:	3a01      	subs	r2, #1
 8009764:	2a00      	cmp	r2, #0
 8009766:	6062      	str	r2, [r4, #4]
 8009768:	dd02      	ble.n	8009770 <__ssvfscanf_r+0x330>
 800976a:	3301      	adds	r3, #1
 800976c:	6023      	str	r3, [r4, #0]
 800976e:	e7a2      	b.n	80096b6 <__ssvfscanf_r+0x276>
 8009770:	4621      	mov	r1, r4
 8009772:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009774:	f002 fd6f 	bl	800c256 <__ssrefill_r>
 8009778:	2800      	cmp	r0, #0
 800977a:	d09c      	beq.n	80096b6 <__ssvfscanf_r+0x276>
 800977c:	e723      	b.n	80095c6 <__ssvfscanf_r+0x186>
 800977e:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 8009780:	f009 0b10 	and.w	fp, r9, #16
 8009784:	2d01      	cmp	r5, #1
 8009786:	bf38      	it	cc
 8009788:	2501      	movcc	r5, #1
 800978a:	f019 0801 	ands.w	r8, r9, #1
 800978e:	f000 80f3 	beq.w	8009978 <__ssvfscanf_r+0x538>
 8009792:	f1bb 0f00 	cmp.w	fp, #0
 8009796:	f040 80b2 	bne.w	80098fe <__ssvfscanf_r+0x4be>
 800979a:	4633      	mov	r3, r6
 800979c:	f853 6b04 	ldr.w	r6, [r3], #4
 80097a0:	f019 0f80 	tst.w	r9, #128	; 0x80
 80097a4:	633b      	str	r3, [r7, #48]	; 0x30
 80097a6:	f000 80b1 	beq.w	800990c <__ssvfscanf_r+0x4cc>
 80097aa:	b13e      	cbz	r6, 80097bc <__ssvfscanf_r+0x37c>
 80097ac:	2080      	movs	r0, #128	; 0x80
 80097ae:	f001 f82d 	bl	800a80c <malloc>
 80097b2:	4680      	mov	r8, r0
 80097b4:	b9e8      	cbnz	r0, 80097f2 <__ssvfscanf_r+0x3b2>
 80097b6:	f04f 33ff 	mov.w	r3, #4294967295
 80097ba:	627b      	str	r3, [r7, #36]	; 0x24
 80097bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097be:	b193      	cbz	r3, 80097e6 <__ssvfscanf_r+0x3a6>
 80097c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097c2:	3301      	adds	r3, #1
 80097c4:	d10a      	bne.n	80097dc <__ssvfscanf_r+0x39c>
 80097c6:	2400      	movs	r4, #0
 80097c8:	4626      	mov	r6, r4
 80097ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097cc:	681d      	ldr	r5, [r3, #0]
 80097ce:	88db      	ldrh	r3, [r3, #6]
 80097d0:	42a3      	cmp	r3, r4
 80097d2:	f300 8798 	bgt.w	800a706 <__ssvfscanf_r+0x12c6>
 80097d6:	f04f 33ff 	mov.w	r3, #4294967295
 80097da:	627b      	str	r3, [r7, #36]	; 0x24
 80097dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097de:	6818      	ldr	r0, [r3, #0]
 80097e0:	b108      	cbz	r0, 80097e6 <__ssvfscanf_r+0x3a6>
 80097e2:	f001 f81b 	bl	800a81c <free>
 80097e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80097e8:	f507 772d 	add.w	r7, r7, #692	; 0x2b4
 80097ec:	46bd      	mov	sp, r7
 80097ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097f4:	6030      	str	r0, [r6, #0]
 80097f6:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 80097fa:	889b      	ldrh	r3, [r3, #4]
 80097fc:	4599      	cmp	r9, r3
 80097fe:	d312      	bcc.n	8009826 <__ssvfscanf_r+0x3e6>
 8009800:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 8009804:	4293      	cmp	r3, r2
 8009806:	d8d6      	bhi.n	80097b6 <__ssvfscanf_r+0x376>
 8009808:	3308      	adds	r3, #8
 800980a:	fa1f fa83 	uxth.w	sl, r3
 800980e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009810:	ea4f 018a 	mov.w	r1, sl, lsl #2
 8009814:	6818      	ldr	r0, [r3, #0]
 8009816:	f001 fa8f 	bl	800ad38 <realloc>
 800981a:	2800      	cmp	r0, #0
 800981c:	d0cb      	beq.n	80097b6 <__ssvfscanf_r+0x376>
 800981e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009820:	6018      	str	r0, [r3, #0]
 8009822:	f8a3 a004 	strh.w	sl, [r3, #4]
 8009826:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009828:	f109 0201 	add.w	r2, r9, #1
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	46b2      	mov	sl, r6
 8009830:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 8009834:	4646      	mov	r6, r8
 8009836:	f04f 0920 	mov.w	r9, #32
 800983a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800983c:	80ca      	strh	r2, [r1, #6]
 800983e:	2200      	movs	r2, #0
 8009840:	613a      	str	r2, [r7, #16]
 8009842:	f000 ffc3 	bl	800a7cc <__locale_mb_cur_max>
 8009846:	693a      	ldr	r2, [r7, #16]
 8009848:	4290      	cmp	r0, r2
 800984a:	f43f aebc 	beq.w	80095c6 <__ssvfscanf_r+0x186>
 800984e:	6821      	ldr	r1, [r4, #0]
 8009850:	f507 7ca8 	add.w	ip, r7, #336	; 0x150
 8009854:	f811 0b01 	ldrb.w	r0, [r1], #1
 8009858:	1c53      	adds	r3, r2, #1
 800985a:	f80c 0002 	strb.w	r0, [ip, r2]
 800985e:	6862      	ldr	r2, [r4, #4]
 8009860:	3a01      	subs	r2, #1
 8009862:	e9c4 1200 	strd	r1, r2, [r4]
 8009866:	6a3a      	ldr	r2, [r7, #32]
 8009868:	2a03      	cmp	r2, #3
 800986a:	d102      	bne.n	8009872 <__ssvfscanf_r+0x432>
 800986c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800986e:	2a04      	cmp	r2, #4
 8009870:	d007      	beq.n	8009882 <__ssvfscanf_r+0x442>
 8009872:	2208      	movs	r2, #8
 8009874:	2100      	movs	r1, #0
 8009876:	f107 0048 	add.w	r0, r7, #72	; 0x48
 800987a:	623b      	str	r3, [r7, #32]
 800987c:	f7ff fd68 	bl	8009350 <memset>
 8009880:	6a3b      	ldr	r3, [r7, #32]
 8009882:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009886:	9200      	str	r2, [sp, #0]
 8009888:	4631      	mov	r1, r6
 800988a:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 800988e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009890:	613b      	str	r3, [r7, #16]
 8009892:	f001 fa07 	bl	800aca4 <_mbrtowc_r>
 8009896:	1c42      	adds	r2, r0, #1
 8009898:	6238      	str	r0, [r7, #32]
 800989a:	f43f ae94 	beq.w	80095c6 <__ssvfscanf_r+0x186>
 800989e:	693b      	ldr	r3, [r7, #16]
 80098a0:	2800      	cmp	r0, #0
 80098a2:	d137      	bne.n	8009914 <__ssvfscanf_r+0x4d4>
 80098a4:	f1bb 0f00 	cmp.w	fp, #0
 80098a8:	d101      	bne.n	80098ae <__ssvfscanf_r+0x46e>
 80098aa:	f8c6 b000 	str.w	fp, [r6]
 80098ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80098b0:	441a      	add	r2, r3
 80098b2:	6a3b      	ldr	r3, [r7, #32]
 80098b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80098b6:	2b03      	cmp	r3, #3
 80098b8:	d102      	bne.n	80098c0 <__ssvfscanf_r+0x480>
 80098ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098bc:	2b04      	cmp	r3, #4
 80098be:	d000      	beq.n	80098c2 <__ssvfscanf_r+0x482>
 80098c0:	3d01      	subs	r5, #1
 80098c2:	f1bb 0f00 	cmp.w	fp, #0
 80098c6:	d118      	bne.n	80098fa <__ssvfscanf_r+0x4ba>
 80098c8:	f1ba 0f00 	cmp.w	sl, #0
 80098cc:	d014      	beq.n	80098f8 <__ssvfscanf_r+0x4b8>
 80098ce:	eba6 0308 	sub.w	r3, r6, r8
 80098d2:	ebb9 0fa3 	cmp.w	r9, r3, asr #2
 80098d6:	d80f      	bhi.n	80098f8 <__ssvfscanf_r+0x4b8>
 80098d8:	4640      	mov	r0, r8
 80098da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80098de:	613b      	str	r3, [r7, #16]
 80098e0:	f001 fa2a 	bl	800ad38 <realloc>
 80098e4:	4680      	mov	r8, r0
 80098e6:	2800      	cmp	r0, #0
 80098e8:	f43f af65 	beq.w	80097b6 <__ssvfscanf_r+0x376>
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	f8ca 0000 	str.w	r0, [sl]
 80098f2:	18c6      	adds	r6, r0, r3
 80098f4:	ea4f 0949 	mov.w	r9, r9, lsl #1
 80098f8:	3604      	adds	r6, #4
 80098fa:	2200      	movs	r2, #0
 80098fc:	e00e      	b.n	800991c <__ssvfscanf_r+0x4dc>
 80098fe:	f04f 0900 	mov.w	r9, #0
 8009902:	633e      	str	r6, [r7, #48]	; 0x30
 8009904:	46c8      	mov	r8, r9
 8009906:	46ca      	mov	sl, r9
 8009908:	464e      	mov	r6, r9
 800990a:	e798      	b.n	800983e <__ssvfscanf_r+0x3fe>
 800990c:	46d9      	mov	r9, fp
 800990e:	46d8      	mov	r8, fp
 8009910:	46da      	mov	sl, fp
 8009912:	e794      	b.n	800983e <__ssvfscanf_r+0x3fe>
 8009914:	6a3a      	ldr	r2, [r7, #32]
 8009916:	3202      	adds	r2, #2
 8009918:	d1c9      	bne.n	80098ae <__ssvfscanf_r+0x46e>
 800991a:	461a      	mov	r2, r3
 800991c:	6863      	ldr	r3, [r4, #4]
 800991e:	2b00      	cmp	r3, #0
 8009920:	dc14      	bgt.n	800994c <__ssvfscanf_r+0x50c>
 8009922:	4621      	mov	r1, r4
 8009924:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009926:	613a      	str	r2, [r7, #16]
 8009928:	f002 fc95 	bl	800c256 <__ssrefill_r>
 800992c:	693a      	ldr	r2, [r7, #16]
 800992e:	b168      	cbz	r0, 800994c <__ssvfscanf_r+0x50c>
 8009930:	2a00      	cmp	r2, #0
 8009932:	f47f ae48 	bne.w	80095c6 <__ssvfscanf_r+0x186>
 8009936:	f1ba 0f00 	cmp.w	sl, #0
 800993a:	d10f      	bne.n	800995c <__ssvfscanf_r+0x51c>
 800993c:	f1bb 0f00 	cmp.w	fp, #0
 8009940:	d102      	bne.n	8009948 <__ssvfscanf_r+0x508>
 8009942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009944:	3301      	adds	r3, #1
 8009946:	627b      	str	r3, [r7, #36]	; 0x24
 8009948:	6b3e      	ldr	r6, [r7, #48]	; 0x30
 800994a:	e594      	b.n	8009476 <__ssvfscanf_r+0x36>
 800994c:	2d00      	cmp	r5, #0
 800994e:	f47f af77 	bne.w	8009840 <__ssvfscanf_r+0x400>
 8009952:	e7f0      	b.n	8009936 <__ssvfscanf_r+0x4f6>
 8009954:	0805fd45 	.word	0x0805fd45
 8009958:	0800be8d 	.word	0x0800be8d
 800995c:	eba6 0108 	sub.w	r1, r6, r8
 8009960:	ebb9 0fa1 	cmp.w	r9, r1, asr #2
 8009964:	d9ea      	bls.n	800993c <__ssvfscanf_r+0x4fc>
 8009966:	f8da 0000 	ldr.w	r0, [sl]
 800996a:	f001 f9e5 	bl	800ad38 <realloc>
 800996e:	2800      	cmp	r0, #0
 8009970:	d0e4      	beq.n	800993c <__ssvfscanf_r+0x4fc>
 8009972:	f8ca 0000 	str.w	r0, [sl]
 8009976:	e7e1      	b.n	800993c <__ssvfscanf_r+0x4fc>
 8009978:	f1bb 0f00 	cmp.w	fp, #0
 800997c:	d01a      	beq.n	80099b4 <__ssvfscanf_r+0x574>
 800997e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009982:	429d      	cmp	r5, r3
 8009984:	dd10      	ble.n	80099a8 <__ssvfscanf_r+0x568>
 8009986:	4498      	add	r8, r3
 8009988:	1aed      	subs	r5, r5, r3
 800998a:	4413      	add	r3, r2
 800998c:	4621      	mov	r1, r4
 800998e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009990:	6023      	str	r3, [r4, #0]
 8009992:	f002 fc60 	bl	800c256 <__ssrefill_r>
 8009996:	2800      	cmp	r0, #0
 8009998:	d0f1      	beq.n	800997e <__ssvfscanf_r+0x53e>
 800999a:	f1b8 0f00 	cmp.w	r8, #0
 800999e:	f43f ae12 	beq.w	80095c6 <__ssvfscanf_r+0x186>
 80099a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099a4:	4443      	add	r3, r8
 80099a6:	e606      	b.n	80095b6 <__ssvfscanf_r+0x176>
 80099a8:	1b5b      	subs	r3, r3, r5
 80099aa:	442a      	add	r2, r5
 80099ac:	44a8      	add	r8, r5
 80099ae:	6063      	str	r3, [r4, #4]
 80099b0:	6022      	str	r2, [r4, #0]
 80099b2:	e7f6      	b.n	80099a2 <__ssvfscanf_r+0x562>
 80099b4:	46b0      	mov	r8, r6
 80099b6:	f019 0980 	ands.w	r9, r9, #128	; 0x80
 80099ba:	f858 6b04 	ldr.w	r6, [r8], #4
 80099be:	d031      	beq.n	8009a24 <__ssvfscanf_r+0x5e4>
 80099c0:	2e00      	cmp	r6, #0
 80099c2:	f43f ae34 	beq.w	800962e <__ssvfscanf_r+0x1ee>
 80099c6:	4628      	mov	r0, r5
 80099c8:	f000 ff20 	bl	800a80c <malloc>
 80099cc:	4682      	mov	sl, r0
 80099ce:	2800      	cmp	r0, #0
 80099d0:	f43f adfe 	beq.w	80095d0 <__ssvfscanf_r+0x190>
 80099d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099d6:	6030      	str	r0, [r6, #0]
 80099d8:	f8b3 b006 	ldrh.w	fp, [r3, #6]
 80099dc:	f8b3 9004 	ldrh.w	r9, [r3, #4]
 80099e0:	45cb      	cmp	fp, r9
 80099e2:	d315      	bcc.n	8009a10 <__ssvfscanf_r+0x5d0>
 80099e4:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 80099e8:	4599      	cmp	r9, r3
 80099ea:	f63f aeec 	bhi.w	80097c6 <__ssvfscanf_r+0x386>
 80099ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099f0:	f109 0908 	add.w	r9, r9, #8
 80099f4:	fa1f f989 	uxth.w	r9, r9
 80099f8:	6818      	ldr	r0, [r3, #0]
 80099fa:	ea4f 0189 	mov.w	r1, r9, lsl #2
 80099fe:	f001 f99b 	bl	800ad38 <realloc>
 8009a02:	2800      	cmp	r0, #0
 8009a04:	f43f aedf 	beq.w	80097c6 <__ssvfscanf_r+0x386>
 8009a08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a0a:	6018      	str	r0, [r3, #0]
 8009a0c:	f8a3 9004 	strh.w	r9, [r3, #4]
 8009a10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a12:	46b1      	mov	r9, r6
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009a18:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 8009a1c:	4656      	mov	r6, sl
 8009a1e:	f10b 0201 	add.w	r2, fp, #1
 8009a22:	80ca      	strh	r2, [r1, #6]
 8009a24:	4631      	mov	r1, r6
 8009a26:	462b      	mov	r3, r5
 8009a28:	2201      	movs	r2, #1
 8009a2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009a2c:	9400      	str	r4, [sp, #0]
 8009a2e:	f002 fc2f 	bl	800c290 <_sfread_r>
 8009a32:	4606      	mov	r6, r0
 8009a34:	2800      	cmp	r0, #0
 8009a36:	f43f adc6 	beq.w	80095c6 <__ssvfscanf_r+0x186>
 8009a3a:	f1b9 0f00 	cmp.w	r9, #0
 8009a3e:	d009      	beq.n	8009a54 <__ssvfscanf_r+0x614>
 8009a40:	4285      	cmp	r5, r0
 8009a42:	d907      	bls.n	8009a54 <__ssvfscanf_r+0x614>
 8009a44:	4601      	mov	r1, r0
 8009a46:	f8d9 0000 	ldr.w	r0, [r9]
 8009a4a:	f001 f975 	bl	800ad38 <realloc>
 8009a4e:	b108      	cbz	r0, 8009a54 <__ssvfscanf_r+0x614>
 8009a50:	f8c9 0000 	str.w	r0, [r9]
 8009a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a56:	4433      	add	r3, r6
 8009a58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a5c:	4646      	mov	r6, r8
 8009a5e:	3301      	adds	r3, #1
 8009a60:	627b      	str	r3, [r7, #36]	; 0x24
 8009a62:	e508      	b.n	8009476 <__ssvfscanf_r+0x36>
 8009a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a66:	f009 0b10 	and.w	fp, r9, #16
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	bf08      	it	eq
 8009a6e:	f04f 33ff 	moveq.w	r3, #4294967295
 8009a72:	f019 0501 	ands.w	r5, r9, #1
 8009a76:	633b      	str	r3, [r7, #48]	; 0x30
 8009a78:	f000 8103 	beq.w	8009c82 <__ssvfscanf_r+0x842>
 8009a7c:	f1bb 0f00 	cmp.w	fp, #0
 8009a80:	f040 80a5 	bne.w	8009bce <__ssvfscanf_r+0x78e>
 8009a84:	4633      	mov	r3, r6
 8009a86:	f853 5b04 	ldr.w	r5, [r3], #4
 8009a8a:	f019 0f80 	tst.w	r9, #128	; 0x80
 8009a8e:	60fb      	str	r3, [r7, #12]
 8009a90:	f000 80a6 	beq.w	8009be0 <__ssvfscanf_r+0x7a0>
 8009a94:	2d00      	cmp	r5, #0
 8009a96:	f43f ae91 	beq.w	80097bc <__ssvfscanf_r+0x37c>
 8009a9a:	2080      	movs	r0, #128	; 0x80
 8009a9c:	f000 feb6 	bl	800a80c <malloc>
 8009aa0:	4680      	mov	r8, r0
 8009aa2:	2800      	cmp	r0, #0
 8009aa4:	f43f ae87 	beq.w	80097b6 <__ssvfscanf_r+0x376>
 8009aa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009aaa:	6028      	str	r0, [r5, #0]
 8009aac:	88de      	ldrh	r6, [r3, #6]
 8009aae:	889b      	ldrh	r3, [r3, #4]
 8009ab0:	429e      	cmp	r6, r3
 8009ab2:	d314      	bcc.n	8009ade <__ssvfscanf_r+0x69e>
 8009ab4:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	f63f ae7c 	bhi.w	80097b6 <__ssvfscanf_r+0x376>
 8009abe:	3308      	adds	r3, #8
 8009ac0:	fa1f f983 	uxth.w	r9, r3
 8009ac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ac6:	ea4f 0189 	mov.w	r1, r9, lsl #2
 8009aca:	6818      	ldr	r0, [r3, #0]
 8009acc:	f001 f934 	bl	800ad38 <realloc>
 8009ad0:	2800      	cmp	r0, #0
 8009ad2:	f43f ae70 	beq.w	80097b6 <__ssvfscanf_r+0x376>
 8009ad6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ad8:	6018      	str	r0, [r3, #0]
 8009ada:	f8a3 9004 	strh.w	r9, [r3, #4]
 8009ade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ae0:	613d      	str	r5, [r7, #16]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	f04f 0a20 	mov.w	sl, #32
 8009ae8:	f843 5026 	str.w	r5, [r3, r6, lsl #2]
 8009aec:	4645      	mov	r5, r8
 8009aee:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009af0:	1c72      	adds	r2, r6, #1
 8009af2:	80ca      	strh	r2, [r1, #6]
 8009af4:	2600      	movs	r6, #0
 8009af6:	f000 fe69 	bl	800a7cc <__locale_mb_cur_max>
 8009afa:	42b0      	cmp	r0, r6
 8009afc:	f43f ad63 	beq.w	80095c6 <__ssvfscanf_r+0x186>
 8009b00:	6823      	ldr	r3, [r4, #0]
 8009b02:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 8009b06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b0a:	f106 0901 	add.w	r9, r6, #1
 8009b0e:	558a      	strb	r2, [r1, r6]
 8009b10:	6862      	ldr	r2, [r4, #4]
 8009b12:	3a01      	subs	r2, #1
 8009b14:	e9c4 3200 	strd	r3, r2, [r4]
 8009b18:	6a3b      	ldr	r3, [r7, #32]
 8009b1a:	2b03      	cmp	r3, #3
 8009b1c:	d102      	bne.n	8009b24 <__ssvfscanf_r+0x6e4>
 8009b1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b20:	2b04      	cmp	r3, #4
 8009b22:	d005      	beq.n	8009b30 <__ssvfscanf_r+0x6f0>
 8009b24:	2208      	movs	r2, #8
 8009b26:	2100      	movs	r1, #0
 8009b28:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8009b2c:	f7ff fc10 	bl	8009350 <memset>
 8009b30:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009b34:	9300      	str	r3, [sp, #0]
 8009b36:	4629      	mov	r1, r5
 8009b38:	464b      	mov	r3, r9
 8009b3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b3c:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8009b40:	f001 f8b0 	bl	800aca4 <_mbrtowc_r>
 8009b44:	4603      	mov	r3, r0
 8009b46:	6238      	str	r0, [r7, #32]
 8009b48:	1c58      	adds	r0, r3, #1
 8009b4a:	f43f ad3c 	beq.w	80095c6 <__ssvfscanf_r+0x186>
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d14b      	bne.n	8009bea <__ssvfscanf_r+0x7aa>
 8009b52:	602b      	str	r3, [r5, #0]
 8009b54:	682e      	ldr	r6, [r5, #0]
 8009b56:	1c71      	adds	r1, r6, #1
 8009b58:	d057      	beq.n	8009c0a <__ssvfscanf_r+0x7ca>
 8009b5a:	2208      	movs	r2, #8
 8009b5c:	2100      	movs	r1, #0
 8009b5e:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8009b62:	f7ff fbf5 	bl	8009350 <memset>
 8009b66:	4b9a      	ldr	r3, [pc, #616]	; (8009dd0 <__ssvfscanf_r+0x990>)
 8009b68:	4632      	mov	r2, r6
 8009b6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b70:	60bb      	str	r3, [r7, #8]
 8009b72:	68be      	ldr	r6, [r7, #8]
 8009b74:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8009b78:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8009b7c:	47b0      	blx	r6
 8009b7e:	2801      	cmp	r0, #1
 8009b80:	d145      	bne.n	8009c0e <__ssvfscanf_r+0x7ce>
 8009b82:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009b86:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8009b8a:	5c9b      	ldrb	r3, [r3, r2]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d149      	bne.n	8009c24 <__ssvfscanf_r+0x7e4>
 8009b90:	f507 76a8 	add.w	r6, r7, #336	; 0x150
 8009b94:	f1b9 0f00 	cmp.w	r9, #0
 8009b98:	d13b      	bne.n	8009c12 <__ssvfscanf_r+0x7d2>
 8009b9a:	f1bb 0f00 	cmp.w	fp, #0
 8009b9e:	d114      	bne.n	8009bca <__ssvfscanf_r+0x78a>
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	f8c5 b000 	str.w	fp, [r5]
 8009ba6:	b16b      	cbz	r3, 8009bc4 <__ssvfscanf_r+0x784>
 8009ba8:	eba5 0108 	sub.w	r1, r5, r8
 8009bac:	108b      	asrs	r3, r1, #2
 8009bae:	3301      	adds	r3, #1
 8009bb0:	459a      	cmp	sl, r3
 8009bb2:	d907      	bls.n	8009bc4 <__ssvfscanf_r+0x784>
 8009bb4:	693b      	ldr	r3, [r7, #16]
 8009bb6:	3104      	adds	r1, #4
 8009bb8:	6818      	ldr	r0, [r3, #0]
 8009bba:	f001 f8bd 	bl	800ad38 <realloc>
 8009bbe:	b108      	cbz	r0, 8009bc4 <__ssvfscanf_r+0x784>
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	6018      	str	r0, [r3, #0]
 8009bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc6:	3301      	adds	r3, #1
 8009bc8:	627b      	str	r3, [r7, #36]	; 0x24
 8009bca:	68fe      	ldr	r6, [r7, #12]
 8009bcc:	e453      	b.n	8009476 <__ssvfscanf_r+0x36>
 8009bce:	f04f 0a00 	mov.w	sl, #0
 8009bd2:	60fe      	str	r6, [r7, #12]
 8009bd4:	46d0      	mov	r8, sl
 8009bd6:	f8c7 a010 	str.w	sl, [r7, #16]
 8009bda:	f107 053c 	add.w	r5, r7, #60	; 0x3c
 8009bde:	e789      	b.n	8009af4 <__ssvfscanf_r+0x6b4>
 8009be0:	46da      	mov	sl, fp
 8009be2:	46d8      	mov	r8, fp
 8009be4:	f8c7 b010 	str.w	fp, [r7, #16]
 8009be8:	e784      	b.n	8009af4 <__ssvfscanf_r+0x6b4>
 8009bea:	6a3b      	ldr	r3, [r7, #32]
 8009bec:	3302      	adds	r3, #2
 8009bee:	d1b1      	bne.n	8009b54 <__ssvfscanf_r+0x714>
 8009bf0:	6863      	ldr	r3, [r4, #4]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	dc40      	bgt.n	8009c78 <__ssvfscanf_r+0x838>
 8009bf6:	4621      	mov	r1, r4
 8009bf8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009bfa:	f002 fb2c 	bl	800c256 <__ssrefill_r>
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	d03a      	beq.n	8009c78 <__ssvfscanf_r+0x838>
 8009c02:	f1b9 0f00 	cmp.w	r9, #0
 8009c06:	d0c8      	beq.n	8009b9a <__ssvfscanf_r+0x75a>
 8009c08:	e4dd      	b.n	80095c6 <__ssvfscanf_r+0x186>
 8009c0a:	4632      	mov	r2, r6
 8009c0c:	e7bb      	b.n	8009b86 <__ssvfscanf_r+0x746>
 8009c0e:	2200      	movs	r2, #0
 8009c10:	e7b9      	b.n	8009b86 <__ssvfscanf_r+0x746>
 8009c12:	f109 39ff 	add.w	r9, r9, #4294967295
 8009c16:	4622      	mov	r2, r4
 8009c18:	f816 1009 	ldrb.w	r1, [r6, r9]
 8009c1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c1e:	f002 fadd 	bl	800c1dc <_sungetc_r>
 8009c22:	e7b7      	b.n	8009b94 <__ssvfscanf_r+0x754>
 8009c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c26:	444b      	add	r3, r9
 8009c28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009c2a:	6a3b      	ldr	r3, [r7, #32]
 8009c2c:	2b03      	cmp	r3, #3
 8009c2e:	d102      	bne.n	8009c36 <__ssvfscanf_r+0x7f6>
 8009c30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c32:	2b04      	cmp	r3, #4
 8009c34:	d002      	beq.n	8009c3c <__ssvfscanf_r+0x7fc>
 8009c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c38:	3b01      	subs	r3, #1
 8009c3a:	633b      	str	r3, [r7, #48]	; 0x30
 8009c3c:	f1bb 0f00 	cmp.w	fp, #0
 8009c40:	d117      	bne.n	8009c72 <__ssvfscanf_r+0x832>
 8009c42:	693b      	ldr	r3, [r7, #16]
 8009c44:	3504      	adds	r5, #4
 8009c46:	b1a3      	cbz	r3, 8009c72 <__ssvfscanf_r+0x832>
 8009c48:	eba5 0608 	sub.w	r6, r5, r8
 8009c4c:	ebba 0fa6 	cmp.w	sl, r6, asr #2
 8009c50:	d80d      	bhi.n	8009c6e <__ssvfscanf_r+0x82e>
 8009c52:	4640      	mov	r0, r8
 8009c54:	ea4f 01ca 	mov.w	r1, sl, lsl #3
 8009c58:	f001 f86e 	bl	800ad38 <realloc>
 8009c5c:	4680      	mov	r8, r0
 8009c5e:	2800      	cmp	r0, #0
 8009c60:	f43f ada9 	beq.w	80097b6 <__ssvfscanf_r+0x376>
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	1985      	adds	r5, r0, r6
 8009c68:	6018      	str	r0, [r3, #0]
 8009c6a:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 8009c6e:	46d9      	mov	r9, fp
 8009c70:	e7be      	b.n	8009bf0 <__ssvfscanf_r+0x7b0>
 8009c72:	f04f 0900 	mov.w	r9, #0
 8009c76:	e7bb      	b.n	8009bf0 <__ssvfscanf_r+0x7b0>
 8009c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d08d      	beq.n	8009b9a <__ssvfscanf_r+0x75a>
 8009c7e:	464e      	mov	r6, r9
 8009c80:	e739      	b.n	8009af6 <__ssvfscanf_r+0x6b6>
 8009c82:	f1bb 0f00 	cmp.w	fp, #0
 8009c86:	d01c      	beq.n	8009cc2 <__ssvfscanf_r+0x882>
 8009c88:	f107 0850 	add.w	r8, r7, #80	; 0x50
 8009c8c:	6823      	ldr	r3, [r4, #0]
 8009c8e:	781a      	ldrb	r2, [r3, #0]
 8009c90:	f818 2002 	ldrb.w	r2, [r8, r2]
 8009c94:	b90a      	cbnz	r2, 8009c9a <__ssvfscanf_r+0x85a>
 8009c96:	b98d      	cbnz	r5, 8009cbc <__ssvfscanf_r+0x87c>
 8009c98:	e4c9      	b.n	800962e <__ssvfscanf_r+0x1ee>
 8009c9a:	3301      	adds	r3, #1
 8009c9c:	6862      	ldr	r2, [r4, #4]
 8009c9e:	6023      	str	r3, [r4, #0]
 8009ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ca2:	3501      	adds	r5, #1
 8009ca4:	3a01      	subs	r2, #1
 8009ca6:	42ab      	cmp	r3, r5
 8009ca8:	6062      	str	r2, [r4, #4]
 8009caa:	d007      	beq.n	8009cbc <__ssvfscanf_r+0x87c>
 8009cac:	2a00      	cmp	r2, #0
 8009cae:	dced      	bgt.n	8009c8c <__ssvfscanf_r+0x84c>
 8009cb0:	4621      	mov	r1, r4
 8009cb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009cb4:	f002 facf 	bl	800c256 <__ssrefill_r>
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d0e7      	beq.n	8009c8c <__ssvfscanf_r+0x84c>
 8009cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cbe:	442b      	add	r3, r5
 8009cc0:	e479      	b.n	80095b6 <__ssvfscanf_r+0x176>
 8009cc2:	46b3      	mov	fp, r6
 8009cc4:	f019 0980 	ands.w	r9, r9, #128	; 0x80
 8009cc8:	f85b 6b04 	ldr.w	r6, [fp], #4
 8009ccc:	d07e      	beq.n	8009dcc <__ssvfscanf_r+0x98c>
 8009cce:	2e00      	cmp	r6, #0
 8009cd0:	f43f acad 	beq.w	800962e <__ssvfscanf_r+0x1ee>
 8009cd4:	2020      	movs	r0, #32
 8009cd6:	f000 fd99 	bl	800a80c <malloc>
 8009cda:	4680      	mov	r8, r0
 8009cdc:	2800      	cmp	r0, #0
 8009cde:	f43f ac77 	beq.w	80095d0 <__ssvfscanf_r+0x190>
 8009ce2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ce4:	6030      	str	r0, [r6, #0]
 8009ce6:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 8009cea:	889d      	ldrh	r5, [r3, #4]
 8009cec:	45a9      	cmp	r9, r5
 8009cee:	d311      	bcc.n	8009d14 <__ssvfscanf_r+0x8d4>
 8009cf0:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 8009cf4:	429d      	cmp	r5, r3
 8009cf6:	f63f ad66 	bhi.w	80097c6 <__ssvfscanf_r+0x386>
 8009cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009cfc:	3508      	adds	r5, #8
 8009cfe:	b2ad      	uxth	r5, r5
 8009d00:	6818      	ldr	r0, [r3, #0]
 8009d02:	00a9      	lsls	r1, r5, #2
 8009d04:	f001 f818 	bl	800ad38 <realloc>
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	f43f ad5c 	beq.w	80097c6 <__ssvfscanf_r+0x386>
 8009d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d10:	6018      	str	r0, [r3, #0]
 8009d12:	809d      	strh	r5, [r3, #4]
 8009d14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d16:	f109 0201 	add.w	r2, r9, #1
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	46b2      	mov	sl, r6
 8009d1e:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 8009d22:	4646      	mov	r6, r8
 8009d24:	f04f 0920 	mov.w	r9, #32
 8009d28:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009d2a:	80ca      	strh	r2, [r1, #6]
 8009d2c:	4635      	mov	r5, r6
 8009d2e:	f107 0850 	add.w	r8, r7, #80	; 0x50
 8009d32:	6823      	ldr	r3, [r4, #0]
 8009d34:	781a      	ldrb	r2, [r3, #0]
 8009d36:	f818 2002 	ldrb.w	r2, [r8, r2]
 8009d3a:	b362      	cbz	r2, 8009d96 <__ssvfscanf_r+0x956>
 8009d3c:	6862      	ldr	r2, [r4, #4]
 8009d3e:	3a01      	subs	r2, #1
 8009d40:	6062      	str	r2, [r4, #4]
 8009d42:	1c5a      	adds	r2, r3, #1
 8009d44:	6022      	str	r2, [r4, #0]
 8009d46:	781b      	ldrb	r3, [r3, #0]
 8009d48:	f806 3b01 	strb.w	r3, [r6], #1
 8009d4c:	f1ba 0f00 	cmp.w	sl, #0
 8009d50:	d011      	beq.n	8009d76 <__ssvfscanf_r+0x936>
 8009d52:	1b73      	subs	r3, r6, r5
 8009d54:	454b      	cmp	r3, r9
 8009d56:	d30e      	bcc.n	8009d76 <__ssvfscanf_r+0x936>
 8009d58:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8009d5c:	4628      	mov	r0, r5
 8009d5e:	4649      	mov	r1, r9
 8009d60:	613b      	str	r3, [r7, #16]
 8009d62:	f000 ffe9 	bl	800ad38 <realloc>
 8009d66:	4605      	mov	r5, r0
 8009d68:	2800      	cmp	r0, #0
 8009d6a:	f43f ac31 	beq.w	80095d0 <__ssvfscanf_r+0x190>
 8009d6e:	693b      	ldr	r3, [r7, #16]
 8009d70:	f8ca 0000 	str.w	r0, [sl]
 8009d74:	18c6      	adds	r6, r0, r3
 8009d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d78:	3b01      	subs	r3, #1
 8009d7a:	633b      	str	r3, [r7, #48]	; 0x30
 8009d7c:	d00b      	beq.n	8009d96 <__ssvfscanf_r+0x956>
 8009d7e:	6863      	ldr	r3, [r4, #4]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	dcd6      	bgt.n	8009d32 <__ssvfscanf_r+0x8f2>
 8009d84:	4621      	mov	r1, r4
 8009d86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d88:	f002 fa65 	bl	800c256 <__ssrefill_r>
 8009d8c:	2800      	cmp	r0, #0
 8009d8e:	d0d0      	beq.n	8009d32 <__ssvfscanf_r+0x8f2>
 8009d90:	42ae      	cmp	r6, r5
 8009d92:	f43f ac18 	beq.w	80095c6 <__ssvfscanf_r+0x186>
 8009d96:	1b75      	subs	r5, r6, r5
 8009d98:	f43f ac49 	beq.w	800962e <__ssvfscanf_r+0x1ee>
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	7033      	strb	r3, [r6, #0]
 8009da0:	f1ba 0f00 	cmp.w	sl, #0
 8009da4:	d009      	beq.n	8009dba <__ssvfscanf_r+0x97a>
 8009da6:	1c69      	adds	r1, r5, #1
 8009da8:	4589      	cmp	r9, r1
 8009daa:	d906      	bls.n	8009dba <__ssvfscanf_r+0x97a>
 8009dac:	f8da 0000 	ldr.w	r0, [sl]
 8009db0:	f000 ffc2 	bl	800ad38 <realloc>
 8009db4:	b108      	cbz	r0, 8009dba <__ssvfscanf_r+0x97a>
 8009db6:	f8ca 0000 	str.w	r0, [sl]
 8009dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dbc:	3301      	adds	r3, #1
 8009dbe:	627b      	str	r3, [r7, #36]	; 0x24
 8009dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dc2:	442b      	add	r3, r5
 8009dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009dc6:	465e      	mov	r6, fp
 8009dc8:	f7ff bb55 	b.w	8009476 <__ssvfscanf_r+0x36>
 8009dcc:	46ca      	mov	sl, r9
 8009dce:	e7ad      	b.n	8009d2c <__ssvfscanf_r+0x8ec>
 8009dd0:	2000047c 	.word	0x2000047c
 8009dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dd6:	f009 0810 	and.w	r8, r9, #16
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	bf08      	it	eq
 8009dde:	f04f 33ff 	moveq.w	r3, #4294967295
 8009de2:	f019 0501 	ands.w	r5, r9, #1
 8009de6:	633b      	str	r3, [r7, #48]	; 0x30
 8009de8:	f000 80f8 	beq.w	8009fdc <__ssvfscanf_r+0xb9c>
 8009dec:	f1b8 0f00 	cmp.w	r8, #0
 8009df0:	f040 809f 	bne.w	8009f32 <__ssvfscanf_r+0xaf2>
 8009df4:	4633      	mov	r3, r6
 8009df6:	f853 6b04 	ldr.w	r6, [r3], #4
 8009dfa:	f019 0f80 	tst.w	r9, #128	; 0x80
 8009dfe:	613b      	str	r3, [r7, #16]
 8009e00:	f000 809f 	beq.w	8009f42 <__ssvfscanf_r+0xb02>
 8009e04:	2e00      	cmp	r6, #0
 8009e06:	f43f acd9 	beq.w	80097bc <__ssvfscanf_r+0x37c>
 8009e0a:	2080      	movs	r0, #128	; 0x80
 8009e0c:	f000 fcfe 	bl	800a80c <malloc>
 8009e10:	4605      	mov	r5, r0
 8009e12:	2800      	cmp	r0, #0
 8009e14:	f43f accf 	beq.w	80097b6 <__ssvfscanf_r+0x376>
 8009e18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e1a:	6030      	str	r0, [r6, #0]
 8009e1c:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 8009e20:	889b      	ldrh	r3, [r3, #4]
 8009e22:	4599      	cmp	r9, r3
 8009e24:	d314      	bcc.n	8009e50 <__ssvfscanf_r+0xa10>
 8009e26:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 8009e2a:	4293      	cmp	r3, r2
 8009e2c:	f63f acc3 	bhi.w	80097b6 <__ssvfscanf_r+0x376>
 8009e30:	3308      	adds	r3, #8
 8009e32:	fa1f fa83 	uxth.w	sl, r3
 8009e36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e38:	ea4f 018a 	mov.w	r1, sl, lsl #2
 8009e3c:	6818      	ldr	r0, [r3, #0]
 8009e3e:	f000 ff7b 	bl	800ad38 <realloc>
 8009e42:	2800      	cmp	r0, #0
 8009e44:	f43f acb7 	beq.w	80097b6 <__ssvfscanf_r+0x376>
 8009e48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e4a:	6018      	str	r0, [r3, #0]
 8009e4c:	f8a3 a004 	strh.w	sl, [r3, #4]
 8009e50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e52:	f109 0201 	add.w	r2, r9, #1
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	46b2      	mov	sl, r6
 8009e5a:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 8009e5e:	462e      	mov	r6, r5
 8009e60:	f04f 0920 	mov.w	r9, #32
 8009e64:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009e66:	80ca      	strh	r2, [r1, #6]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	f107 0b48 	add.w	fp, r7, #72	; 0x48
 8009e6e:	6823      	ldr	r3, [r4, #0]
 8009e70:	49a8      	ldr	r1, [pc, #672]	; (800a114 <__ssvfscanf_r+0xcd4>)
 8009e72:	781b      	ldrb	r3, [r3, #0]
 8009e74:	5c5b      	ldrb	r3, [r3, r1]
 8009e76:	0718      	lsls	r0, r3, #28
 8009e78:	d440      	bmi.n	8009efc <__ssvfscanf_r+0xabc>
 8009e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d03d      	beq.n	8009efc <__ssvfscanf_r+0xabc>
 8009e80:	60fa      	str	r2, [r7, #12]
 8009e82:	f000 fca3 	bl	800a7cc <__locale_mb_cur_max>
 8009e86:	68fa      	ldr	r2, [r7, #12]
 8009e88:	4290      	cmp	r0, r2
 8009e8a:	f43f ab9c 	beq.w	80095c6 <__ssvfscanf_r+0x186>
 8009e8e:	6821      	ldr	r1, [r4, #0]
 8009e90:	f507 7ca8 	add.w	ip, r7, #336	; 0x150
 8009e94:	f811 0b01 	ldrb.w	r0, [r1], #1
 8009e98:	1c53      	adds	r3, r2, #1
 8009e9a:	f80c 0002 	strb.w	r0, [ip, r2]
 8009e9e:	6862      	ldr	r2, [r4, #4]
 8009ea0:	3a01      	subs	r2, #1
 8009ea2:	e9c4 1200 	strd	r1, r2, [r4]
 8009ea6:	6a3a      	ldr	r2, [r7, #32]
 8009ea8:	2a03      	cmp	r2, #3
 8009eaa:	d103      	bne.n	8009eb4 <__ssvfscanf_r+0xa74>
 8009eac:	f8db 2000 	ldr.w	r2, [fp]
 8009eb0:	2a04      	cmp	r2, #4
 8009eb2:	d006      	beq.n	8009ec2 <__ssvfscanf_r+0xa82>
 8009eb4:	2208      	movs	r2, #8
 8009eb6:	2100      	movs	r1, #0
 8009eb8:	4658      	mov	r0, fp
 8009eba:	623b      	str	r3, [r7, #32]
 8009ebc:	f7ff fa48 	bl	8009350 <memset>
 8009ec0:	6a3b      	ldr	r3, [r7, #32]
 8009ec2:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8009ec6:	4631      	mov	r1, r6
 8009ec8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009eca:	f8cd b000 	str.w	fp, [sp]
 8009ece:	60fb      	str	r3, [r7, #12]
 8009ed0:	f000 fee8 	bl	800aca4 <_mbrtowc_r>
 8009ed4:	1c42      	adds	r2, r0, #1
 8009ed6:	6238      	str	r0, [r7, #32]
 8009ed8:	f43f ab75 	beq.w	80095c6 <__ssvfscanf_r+0x186>
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	2800      	cmp	r0, #0
 8009ee0:	d133      	bne.n	8009f4a <__ssvfscanf_r+0xb0a>
 8009ee2:	6030      	str	r0, [r6, #0]
 8009ee4:	6830      	ldr	r0, [r6, #0]
 8009ee6:	60fb      	str	r3, [r7, #12]
 8009ee8:	f000 fc62 	bl	800a7b0 <iswspace>
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	4602      	mov	r2, r0
 8009ef0:	2800      	cmp	r0, #0
 8009ef2:	d047      	beq.n	8009f84 <__ssvfscanf_r+0xb44>
 8009ef4:	f507 7ba8 	add.w	fp, r7, #336	; 0x150
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d139      	bne.n	8009f70 <__ssvfscanf_r+0xb30>
 8009efc:	f1b8 0f00 	cmp.w	r8, #0
 8009f00:	d114      	bne.n	8009f2c <__ssvfscanf_r+0xaec>
 8009f02:	f8c6 8000 	str.w	r8, [r6]
 8009f06:	f1ba 0f00 	cmp.w	sl, #0
 8009f0a:	d00c      	beq.n	8009f26 <__ssvfscanf_r+0xae6>
 8009f0c:	1b71      	subs	r1, r6, r5
 8009f0e:	108b      	asrs	r3, r1, #2
 8009f10:	3301      	adds	r3, #1
 8009f12:	4599      	cmp	r9, r3
 8009f14:	d907      	bls.n	8009f26 <__ssvfscanf_r+0xae6>
 8009f16:	f8da 0000 	ldr.w	r0, [sl]
 8009f1a:	3104      	adds	r1, #4
 8009f1c:	f000 ff0c 	bl	800ad38 <realloc>
 8009f20:	b108      	cbz	r0, 8009f26 <__ssvfscanf_r+0xae6>
 8009f22:	f8ca 0000 	str.w	r0, [sl]
 8009f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f28:	3301      	adds	r3, #1
 8009f2a:	627b      	str	r3, [r7, #36]	; 0x24
 8009f2c:	693e      	ldr	r6, [r7, #16]
 8009f2e:	f7ff baa2 	b.w	8009476 <__ssvfscanf_r+0x36>
 8009f32:	f04f 0900 	mov.w	r9, #0
 8009f36:	613e      	str	r6, [r7, #16]
 8009f38:	464d      	mov	r5, r9
 8009f3a:	46ca      	mov	sl, r9
 8009f3c:	f107 063c 	add.w	r6, r7, #60	; 0x3c
 8009f40:	e792      	b.n	8009e68 <__ssvfscanf_r+0xa28>
 8009f42:	46c1      	mov	r9, r8
 8009f44:	4645      	mov	r5, r8
 8009f46:	46c2      	mov	sl, r8
 8009f48:	e78e      	b.n	8009e68 <__ssvfscanf_r+0xa28>
 8009f4a:	6a3a      	ldr	r2, [r7, #32]
 8009f4c:	3202      	adds	r2, #2
 8009f4e:	d1c9      	bne.n	8009ee4 <__ssvfscanf_r+0xaa4>
 8009f50:	461a      	mov	r2, r3
 8009f52:	6863      	ldr	r3, [r4, #4]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	dc8a      	bgt.n	8009e6e <__ssvfscanf_r+0xa2e>
 8009f58:	4621      	mov	r1, r4
 8009f5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f5c:	60fa      	str	r2, [r7, #12]
 8009f5e:	f002 f97a 	bl	800c256 <__ssrefill_r>
 8009f62:	68fa      	ldr	r2, [r7, #12]
 8009f64:	2800      	cmp	r0, #0
 8009f66:	d082      	beq.n	8009e6e <__ssvfscanf_r+0xa2e>
 8009f68:	2a00      	cmp	r2, #0
 8009f6a:	f47f ab2c 	bne.w	80095c6 <__ssvfscanf_r+0x186>
 8009f6e:	e7c5      	b.n	8009efc <__ssvfscanf_r+0xabc>
 8009f70:	3b01      	subs	r3, #1
 8009f72:	f81b 1003 	ldrb.w	r1, [fp, r3]
 8009f76:	4622      	mov	r2, r4
 8009f78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f7a:	633b      	str	r3, [r7, #48]	; 0x30
 8009f7c:	f002 f92e 	bl	800c1dc <_sungetc_r>
 8009f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f82:	e7b9      	b.n	8009ef8 <__ssvfscanf_r+0xab8>
 8009f84:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f86:	4419      	add	r1, r3
 8009f88:	6a3b      	ldr	r3, [r7, #32]
 8009f8a:	62f9      	str	r1, [r7, #44]	; 0x2c
 8009f8c:	2b03      	cmp	r3, #3
 8009f8e:	d103      	bne.n	8009f98 <__ssvfscanf_r+0xb58>
 8009f90:	f8db 3000 	ldr.w	r3, [fp]
 8009f94:	2b04      	cmp	r3, #4
 8009f96:	d002      	beq.n	8009f9e <__ssvfscanf_r+0xb5e>
 8009f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f9a:	3b01      	subs	r3, #1
 8009f9c:	633b      	str	r3, [r7, #48]	; 0x30
 8009f9e:	f1b8 0f00 	cmp.w	r8, #0
 8009fa2:	d1d6      	bne.n	8009f52 <__ssvfscanf_r+0xb12>
 8009fa4:	3604      	adds	r6, #4
 8009fa6:	f1ba 0f00 	cmp.w	sl, #0
 8009faa:	d015      	beq.n	8009fd8 <__ssvfscanf_r+0xb98>
 8009fac:	1b73      	subs	r3, r6, r5
 8009fae:	ebb9 0fa3 	cmp.w	r9, r3, asr #2
 8009fb2:	d80f      	bhi.n	8009fd4 <__ssvfscanf_r+0xb94>
 8009fb4:	4628      	mov	r0, r5
 8009fb6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009fba:	60fb      	str	r3, [r7, #12]
 8009fbc:	f000 febc 	bl	800ad38 <realloc>
 8009fc0:	4605      	mov	r5, r0
 8009fc2:	2800      	cmp	r0, #0
 8009fc4:	f43f abf7 	beq.w	80097b6 <__ssvfscanf_r+0x376>
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	f8ca 0000 	str.w	r0, [sl]
 8009fce:	18c6      	adds	r6, r0, r3
 8009fd0:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8009fd4:	4642      	mov	r2, r8
 8009fd6:	e7bc      	b.n	8009f52 <__ssvfscanf_r+0xb12>
 8009fd8:	4652      	mov	r2, sl
 8009fda:	e7ba      	b.n	8009f52 <__ssvfscanf_r+0xb12>
 8009fdc:	f1b8 0f00 	cmp.w	r8, #0
 8009fe0:	d019      	beq.n	800a016 <__ssvfscanf_r+0xbd6>
 8009fe2:	6823      	ldr	r3, [r4, #0]
 8009fe4:	494b      	ldr	r1, [pc, #300]	; (800a114 <__ssvfscanf_r+0xcd4>)
 8009fe6:	781a      	ldrb	r2, [r3, #0]
 8009fe8:	5c52      	ldrb	r2, [r2, r1]
 8009fea:	0711      	lsls	r1, r2, #28
 8009fec:	f53f ae66 	bmi.w	8009cbc <__ssvfscanf_r+0x87c>
 8009ff0:	3301      	adds	r3, #1
 8009ff2:	6862      	ldr	r2, [r4, #4]
 8009ff4:	6023      	str	r3, [r4, #0]
 8009ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ff8:	3501      	adds	r5, #1
 8009ffa:	3a01      	subs	r2, #1
 8009ffc:	429d      	cmp	r5, r3
 8009ffe:	6062      	str	r2, [r4, #4]
 800a000:	f43f ae5c 	beq.w	8009cbc <__ssvfscanf_r+0x87c>
 800a004:	2a00      	cmp	r2, #0
 800a006:	dcec      	bgt.n	8009fe2 <__ssvfscanf_r+0xba2>
 800a008:	4621      	mov	r1, r4
 800a00a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a00c:	f002 f923 	bl	800c256 <__ssrefill_r>
 800a010:	2800      	cmp	r0, #0
 800a012:	d0e6      	beq.n	8009fe2 <__ssvfscanf_r+0xba2>
 800a014:	e652      	b.n	8009cbc <__ssvfscanf_r+0x87c>
 800a016:	46b3      	mov	fp, r6
 800a018:	f019 0580 	ands.w	r5, r9, #128	; 0x80
 800a01c:	f85b 6b04 	ldr.w	r6, [fp], #4
 800a020:	d075      	beq.n	800a10e <__ssvfscanf_r+0xcce>
 800a022:	2e00      	cmp	r6, #0
 800a024:	f43f ab03 	beq.w	800962e <__ssvfscanf_r+0x1ee>
 800a028:	2020      	movs	r0, #32
 800a02a:	f000 fbef 	bl	800a80c <malloc>
 800a02e:	4680      	mov	r8, r0
 800a030:	2800      	cmp	r0, #0
 800a032:	f43f aacd 	beq.w	80095d0 <__ssvfscanf_r+0x190>
 800a036:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a038:	6030      	str	r0, [r6, #0]
 800a03a:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 800a03e:	889d      	ldrh	r5, [r3, #4]
 800a040:	45a9      	cmp	r9, r5
 800a042:	d311      	bcc.n	800a068 <__ssvfscanf_r+0xc28>
 800a044:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 800a048:	429d      	cmp	r5, r3
 800a04a:	f63f abbc 	bhi.w	80097c6 <__ssvfscanf_r+0x386>
 800a04e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a050:	3508      	adds	r5, #8
 800a052:	b2ad      	uxth	r5, r5
 800a054:	6818      	ldr	r0, [r3, #0]
 800a056:	00a9      	lsls	r1, r5, #2
 800a058:	f000 fe6e 	bl	800ad38 <realloc>
 800a05c:	2800      	cmp	r0, #0
 800a05e:	f43f abb2 	beq.w	80097c6 <__ssvfscanf_r+0x386>
 800a062:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a064:	6018      	str	r0, [r3, #0]
 800a066:	809d      	strh	r5, [r3, #4]
 800a068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a06a:	f109 0201 	add.w	r2, r9, #1
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	2520      	movs	r5, #32
 800a072:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 800a076:	46b1      	mov	r9, r6
 800a078:	4646      	mov	r6, r8
 800a07a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a07c:	80ca      	strh	r2, [r1, #6]
 800a07e:	46b0      	mov	r8, r6
 800a080:	6823      	ldr	r3, [r4, #0]
 800a082:	4924      	ldr	r1, [pc, #144]	; (800a114 <__ssvfscanf_r+0xcd4>)
 800a084:	781a      	ldrb	r2, [r3, #0]
 800a086:	5c52      	ldrb	r2, [r2, r1]
 800a088:	0712      	lsls	r2, r2, #28
 800a08a:	d428      	bmi.n	800a0de <__ssvfscanf_r+0xc9e>
 800a08c:	6862      	ldr	r2, [r4, #4]
 800a08e:	3a01      	subs	r2, #1
 800a090:	6062      	str	r2, [r4, #4]
 800a092:	1c5a      	adds	r2, r3, #1
 800a094:	6022      	str	r2, [r4, #0]
 800a096:	781b      	ldrb	r3, [r3, #0]
 800a098:	f806 3b01 	strb.w	r3, [r6], #1
 800a09c:	f1b9 0f00 	cmp.w	r9, #0
 800a0a0:	d010      	beq.n	800a0c4 <__ssvfscanf_r+0xc84>
 800a0a2:	eba6 0a08 	sub.w	sl, r6, r8
 800a0a6:	45aa      	cmp	sl, r5
 800a0a8:	d30c      	bcc.n	800a0c4 <__ssvfscanf_r+0xc84>
 800a0aa:	006d      	lsls	r5, r5, #1
 800a0ac:	4640      	mov	r0, r8
 800a0ae:	4629      	mov	r1, r5
 800a0b0:	f000 fe42 	bl	800ad38 <realloc>
 800a0b4:	4680      	mov	r8, r0
 800a0b6:	2800      	cmp	r0, #0
 800a0b8:	f43f aa8a 	beq.w	80095d0 <__ssvfscanf_r+0x190>
 800a0bc:	eb00 060a 	add.w	r6, r0, sl
 800a0c0:	f8c9 0000 	str.w	r0, [r9]
 800a0c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0c6:	3b01      	subs	r3, #1
 800a0c8:	633b      	str	r3, [r7, #48]	; 0x30
 800a0ca:	d008      	beq.n	800a0de <__ssvfscanf_r+0xc9e>
 800a0cc:	6863      	ldr	r3, [r4, #4]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	dcd6      	bgt.n	800a080 <__ssvfscanf_r+0xc40>
 800a0d2:	4621      	mov	r1, r4
 800a0d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0d6:	f002 f8be 	bl	800c256 <__ssrefill_r>
 800a0da:	2800      	cmp	r0, #0
 800a0dc:	d0d0      	beq.n	800a080 <__ssvfscanf_r+0xc40>
 800a0de:	2300      	movs	r3, #0
 800a0e0:	7033      	strb	r3, [r6, #0]
 800a0e2:	eba6 0608 	sub.w	r6, r6, r8
 800a0e6:	f1b9 0f00 	cmp.w	r9, #0
 800a0ea:	d009      	beq.n	800a100 <__ssvfscanf_r+0xcc0>
 800a0ec:	1c71      	adds	r1, r6, #1
 800a0ee:	428d      	cmp	r5, r1
 800a0f0:	d906      	bls.n	800a100 <__ssvfscanf_r+0xcc0>
 800a0f2:	f8d9 0000 	ldr.w	r0, [r9]
 800a0f6:	f000 fe1f 	bl	800ad38 <realloc>
 800a0fa:	b108      	cbz	r0, 800a100 <__ssvfscanf_r+0xcc0>
 800a0fc:	f8c9 0000 	str.w	r0, [r9]
 800a100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a102:	4433      	add	r3, r6
 800a104:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a108:	3301      	adds	r3, #1
 800a10a:	627b      	str	r3, [r7, #36]	; 0x24
 800a10c:	e65b      	b.n	8009dc6 <__ssvfscanf_r+0x986>
 800a10e:	46a9      	mov	r9, r5
 800a110:	e7b5      	b.n	800a07e <__ssvfscanf_r+0xc3e>
 800a112:	bf00      	nop
 800a114:	0805fd45 	.word	0x0805fd45
 800a118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a11a:	f04f 0a00 	mov.w	sl, #0
 800a11e:	3b01      	subs	r3, #1
 800a120:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800a124:	bf85      	ittet	hi
 800a126:	f46f 70ae 	mvnhi.w	r0, #348	; 0x15c
 800a12a:	6b3b      	ldrhi	r3, [r7, #48]	; 0x30
 800a12c:	f04f 0b00 	movls.w	fp, #0
 800a130:	eb03 0b00 	addhi.w	fp, r3, r0
 800a134:	bf88      	it	hi
 800a136:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a13a:	f449 6558 	orr.w	r5, r9, #3456	; 0xd80
 800a13e:	f8df 9190 	ldr.w	r9, [pc, #400]	; 800a2d0 <__ssvfscanf_r+0xe90>
 800a142:	bf88      	it	hi
 800a144:	633b      	strhi	r3, [r7, #48]	; 0x30
 800a146:	f507 78a8 	add.w	r8, r7, #336	; 0x150
 800a14a:	6822      	ldr	r2, [r4, #0]
 800a14c:	7813      	ldrb	r3, [r2, #0]
 800a14e:	2b39      	cmp	r3, #57	; 0x39
 800a150:	d80f      	bhi.n	800a172 <__ssvfscanf_r+0xd32>
 800a152:	2b2a      	cmp	r3, #42	; 0x2a
 800a154:	d91a      	bls.n	800a18c <__ssvfscanf_r+0xd4c>
 800a156:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a15a:	290e      	cmp	r1, #14
 800a15c:	d816      	bhi.n	800a18c <__ssvfscanf_r+0xd4c>
 800a15e:	e8df f001 	tbb	[pc, r1]
 800a162:	1573      	.short	0x1573
 800a164:	3e151573 	.word	0x3e151573
 800a168:	65656565 	.word	0x65656565
 800a16c:	6c656565 	.word	0x6c656565
 800a170:	6c          	.byte	0x6c
 800a171:	00          	.byte	0x00
 800a172:	2b66      	cmp	r3, #102	; 0x66
 800a174:	d831      	bhi.n	800a1da <__ssvfscanf_r+0xd9a>
 800a176:	2b60      	cmp	r3, #96	; 0x60
 800a178:	d803      	bhi.n	800a182 <__ssvfscanf_r+0xd42>
 800a17a:	2b46      	cmp	r3, #70	; 0x46
 800a17c:	d804      	bhi.n	800a188 <__ssvfscanf_r+0xd48>
 800a17e:	2b40      	cmp	r3, #64	; 0x40
 800a180:	d904      	bls.n	800a18c <__ssvfscanf_r+0xd4c>
 800a182:	69f9      	ldr	r1, [r7, #28]
 800a184:	290a      	cmp	r1, #10
 800a186:	e05d      	b.n	800a244 <__ssvfscanf_r+0xe04>
 800a188:	2b58      	cmp	r3, #88	; 0x58
 800a18a:	d062      	beq.n	800a252 <__ssvfscanf_r+0xe12>
 800a18c:	05e8      	lsls	r0, r5, #23
 800a18e:	d511      	bpl.n	800a1b4 <__ssvfscanf_r+0xd74>
 800a190:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800a194:	4598      	cmp	r8, r3
 800a196:	d908      	bls.n	800a1aa <__ssvfscanf_r+0xd6a>
 800a198:	f818 1c01 	ldrb.w	r1, [r8, #-1]
 800a19c:	4622      	mov	r2, r4
 800a19e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1a0:	f108 39ff 	add.w	r9, r8, #4294967295
 800a1a4:	f002 f81a 	bl	800c1dc <_sungetc_r>
 800a1a8:	46c8      	mov	r8, r9
 800a1aa:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800a1ae:	4598      	cmp	r8, r3
 800a1b0:	f43f aa3d 	beq.w	800962e <__ssvfscanf_r+0x1ee>
 800a1b4:	f015 0210 	ands.w	r2, r5, #16
 800a1b8:	d166      	bne.n	800a288 <__ssvfscanf_r+0xe48>
 800a1ba:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 800a1be:	69fb      	ldr	r3, [r7, #28]
 800a1c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1c2:	f8d7 c014 	ldr.w	ip, [r7, #20]
 800a1c6:	f888 2000 	strb.w	r2, [r8]
 800a1ca:	47e0      	blx	ip
 800a1cc:	06a9      	lsls	r1, r5, #26
 800a1ce:	f106 0904 	add.w	r9, r6, #4
 800a1d2:	d551      	bpl.n	800a278 <__ssvfscanf_r+0xe38>
 800a1d4:	6833      	ldr	r3, [r6, #0]
 800a1d6:	6018      	str	r0, [r3, #0]
 800a1d8:	e052      	b.n	800a280 <__ssvfscanf_r+0xe40>
 800a1da:	2b78      	cmp	r3, #120	; 0x78
 800a1dc:	e7d5      	b.n	800a18a <__ssvfscanf_r+0xd4a>
 800a1de:	0529      	lsls	r1, r5, #20
 800a1e0:	d509      	bpl.n	800a1f6 <__ssvfscanf_r+0xdb6>
 800a1e2:	69f9      	ldr	r1, [r7, #28]
 800a1e4:	b919      	cbnz	r1, 800a1ee <__ssvfscanf_r+0xdae>
 800a1e6:	2108      	movs	r1, #8
 800a1e8:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 800a1ec:	61f9      	str	r1, [r7, #28]
 800a1ee:	0568      	lsls	r0, r5, #21
 800a1f0:	d504      	bpl.n	800a1fc <__ssvfscanf_r+0xdbc>
 800a1f2:	f425 65b0 	bic.w	r5, r5, #1408	; 0x580
 800a1f6:	f808 3b01 	strb.w	r3, [r8], #1
 800a1fa:	e00b      	b.n	800a214 <__ssvfscanf_r+0xdd4>
 800a1fc:	f425 7560 	bic.w	r5, r5, #896	; 0x380
 800a200:	f1bb 0f00 	cmp.w	fp, #0
 800a204:	d004      	beq.n	800a210 <__ssvfscanf_r+0xdd0>
 800a206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a208:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a20c:	3301      	adds	r3, #1
 800a20e:	633b      	str	r3, [r7, #48]	; 0x30
 800a210:	f10a 0a01 	add.w	sl, sl, #1
 800a214:	6863      	ldr	r3, [r4, #4]
 800a216:	3b01      	subs	r3, #1
 800a218:	2b00      	cmp	r3, #0
 800a21a:	6063      	str	r3, [r4, #4]
 800a21c:	dd25      	ble.n	800a26a <__ssvfscanf_r+0xe2a>
 800a21e:	3201      	adds	r2, #1
 800a220:	6022      	str	r2, [r4, #0]
 800a222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a224:	3b01      	subs	r3, #1
 800a226:	633b      	str	r3, [r7, #48]	; 0x30
 800a228:	d18f      	bne.n	800a14a <__ssvfscanf_r+0xd0a>
 800a22a:	e7af      	b.n	800a18c <__ssvfscanf_r+0xd4c>
 800a22c:	69f9      	ldr	r1, [r7, #28]
 800a22e:	f939 1011 	ldrsh.w	r1, [r9, r1, lsl #1]
 800a232:	61f9      	str	r1, [r7, #28]
 800a234:	f425 6538 	bic.w	r5, r5, #2944	; 0xb80
 800a238:	e7dd      	b.n	800a1f6 <__ssvfscanf_r+0xdb6>
 800a23a:	69f9      	ldr	r1, [r7, #28]
 800a23c:	f939 1011 	ldrsh.w	r1, [r9, r1, lsl #1]
 800a240:	61f9      	str	r1, [r7, #28]
 800a242:	2908      	cmp	r1, #8
 800a244:	dcf6      	bgt.n	800a234 <__ssvfscanf_r+0xdf4>
 800a246:	e7a1      	b.n	800a18c <__ssvfscanf_r+0xd4c>
 800a248:	0629      	lsls	r1, r5, #24
 800a24a:	d59f      	bpl.n	800a18c <__ssvfscanf_r+0xd4c>
 800a24c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800a250:	e7d1      	b.n	800a1f6 <__ssvfscanf_r+0xdb6>
 800a252:	f405 61c0 	and.w	r1, r5, #1536	; 0x600
 800a256:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a25a:	d197      	bne.n	800a18c <__ssvfscanf_r+0xd4c>
 800a25c:	2110      	movs	r1, #16
 800a25e:	f425 7500 	bic.w	r5, r5, #512	; 0x200
 800a262:	f445 65a0 	orr.w	r5, r5, #1280	; 0x500
 800a266:	61f9      	str	r1, [r7, #28]
 800a268:	e7c5      	b.n	800a1f6 <__ssvfscanf_r+0xdb6>
 800a26a:	4621      	mov	r1, r4
 800a26c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a26e:	f001 fff2 	bl	800c256 <__ssrefill_r>
 800a272:	2800      	cmp	r0, #0
 800a274:	d0d5      	beq.n	800a222 <__ssvfscanf_r+0xde2>
 800a276:	e789      	b.n	800a18c <__ssvfscanf_r+0xd4c>
 800a278:	072a      	lsls	r2, r5, #28
 800a27a:	d50e      	bpl.n	800a29a <__ssvfscanf_r+0xe5a>
 800a27c:	6833      	ldr	r3, [r6, #0]
 800a27e:	7018      	strb	r0, [r3, #0]
 800a280:	464e      	mov	r6, r9
 800a282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a284:	3301      	adds	r3, #1
 800a286:	627b      	str	r3, [r7, #36]	; 0x24
 800a288:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800a28c:	eba8 0803 	sub.w	r8, r8, r3
 800a290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a292:	44c2      	add	sl, r8
 800a294:	4453      	add	r3, sl
 800a296:	f7ff b98e 	b.w	80095b6 <__ssvfscanf_r+0x176>
 800a29a:	076b      	lsls	r3, r5, #29
 800a29c:	d502      	bpl.n	800a2a4 <__ssvfscanf_r+0xe64>
 800a29e:	6833      	ldr	r3, [r6, #0]
 800a2a0:	8018      	strh	r0, [r3, #0]
 800a2a2:	e7ed      	b.n	800a280 <__ssvfscanf_r+0xe40>
 800a2a4:	f015 0201 	ands.w	r2, r5, #1
 800a2a8:	d194      	bne.n	800a1d4 <__ssvfscanf_r+0xd94>
 800a2aa:	07ad      	lsls	r5, r5, #30
 800a2ac:	d592      	bpl.n	800a1d4 <__ssvfscanf_r+0xd94>
 800a2ae:	4b09      	ldr	r3, [pc, #36]	; (800a2d4 <__ssvfscanf_r+0xe94>)
 800a2b0:	6979      	ldr	r1, [r7, #20]
 800a2b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2b4:	4299      	cmp	r1, r3
 800a2b6:	69fb      	ldr	r3, [r7, #28]
 800a2b8:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 800a2bc:	d105      	bne.n	800a2ca <__ssvfscanf_r+0xe8a>
 800a2be:	f001 ff8b 	bl	800c1d8 <_strtoull_r>
 800a2c2:	6833      	ldr	r3, [r6, #0]
 800a2c4:	e9c3 0100 	strd	r0, r1, [r3]
 800a2c8:	e7da      	b.n	800a280 <__ssvfscanf_r+0xe40>
 800a2ca:	f001 fe77 	bl	800bfbc <_strtoll_r>
 800a2ce:	e7f8      	b.n	800a2c2 <__ssvfscanf_r+0xe82>
 800a2d0:	0805fd22 	.word	0x0805fd22
 800a2d4:	0800c0a5 	.word	0x0800c0a5
 800a2d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2da:	f000 fa7d 	bl	800a7d8 <_localeconv_r>
 800a2de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2e0:	f04f 0b00 	mov.w	fp, #0
 800a2e4:	3b01      	subs	r3, #1
 800a2e6:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800a2ea:	bf85      	ittet	hi
 800a2ec:	f46f 71ae 	mvnhi.w	r1, #348	; 0x15c
 800a2f0:	6b3b      	ldrhi	r3, [r7, #48]	; 0x30
 800a2f2:	2300      	movls	r3, #0
 800a2f4:	185b      	addhi	r3, r3, r1
 800a2f6:	bf88      	it	hi
 800a2f8:	f240 115d 	movwhi	r1, #349	; 0x15d
 800a2fc:	46da      	mov	sl, fp
 800a2fe:	e9c7 bb02 	strd	fp, fp, [r7, #8]
 800a302:	6802      	ldr	r2, [r0, #0]
 800a304:	f449 65f0 	orr.w	r5, r9, #1920	; 0x780
 800a308:	bf88      	it	hi
 800a30a:	6339      	strhi	r1, [r7, #48]	; 0x30
 800a30c:	f8c7 b010 	str.w	fp, [r7, #16]
 800a310:	f507 79a8 	add.w	r9, r7, #336	; 0x150
 800a314:	6821      	ldr	r1, [r4, #0]
 800a316:	7808      	ldrb	r0, [r1, #0]
 800a318:	f1a0 0c2b 	sub.w	ip, r0, #43	; 0x2b
 800a31c:	f1bc 0f4e 	cmp.w	ip, #78	; 0x4e
 800a320:	f200 8125 	bhi.w	800a56e <__ssvfscanf_r+0x112e>
 800a324:	e8df f01c 	tbh	[pc, ip, lsl #1]
 800a328:	0123008b 	.word	0x0123008b
 800a32c:	0123008b 	.word	0x0123008b
 800a330:	004f0123 	.word	0x004f0123
 800a334:	00700070 	.word	0x00700070
 800a338:	00700070 	.word	0x00700070
 800a33c:	00700070 	.word	0x00700070
 800a340:	00700070 	.word	0x00700070
 800a344:	01230070 	.word	0x01230070
 800a348:	01230123 	.word	0x01230123
 800a34c:	01230123 	.word	0x01230123
 800a350:	01230123 	.word	0x01230123
 800a354:	006d00b2 	.word	0x006d00b2
 800a358:	006d006d 	.word	0x006d006d
 800a35c:	00ea011f 	.word	0x00ea011f
 800a360:	01230123 	.word	0x01230123
 800a364:	012300d4 	.word	0x012300d4
 800a368:	01230123 	.word	0x01230123
 800a36c:	00930123 	.word	0x00930123
 800a370:	01020123 	.word	0x01020123
 800a374:	01230123 	.word	0x01230123
 800a378:	00f60123 	.word	0x00f60123
 800a37c:	01230123 	.word	0x01230123
 800a380:	00740123 	.word	0x00740123
 800a384:	012300fc 	.word	0x012300fc
 800a388:	01230123 	.word	0x01230123
 800a38c:	01230123 	.word	0x01230123
 800a390:	01230123 	.word	0x01230123
 800a394:	006d00b2 	.word	0x006d00b2
 800a398:	006d006d 	.word	0x006d006d
 800a39c:	00ea011f 	.word	0x00ea011f
 800a3a0:	01230123 	.word	0x01230123
 800a3a4:	012300d4 	.word	0x012300d4
 800a3a8:	01230123 	.word	0x01230123
 800a3ac:	00930123 	.word	0x00930123
 800a3b0:	01020123 	.word	0x01020123
 800a3b4:	01230123 	.word	0x01230123
 800a3b8:	00f60123 	.word	0x00f60123
 800a3bc:	01230123 	.word	0x01230123
 800a3c0:	00740123 	.word	0x00740123
 800a3c4:	00fc      	.short	0x00fc
 800a3c6:	f415 7f80 	tst.w	r5, #256	; 0x100
 800a3ca:	d01d      	beq.n	800a408 <__ssvfscanf_r+0xfc8>
 800a3cc:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800a3d0:	f10a 0a01 	add.w	sl, sl, #1
 800a3d4:	b11b      	cbz	r3, 800a3de <__ssvfscanf_r+0xf9e>
 800a3d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a3d8:	3b01      	subs	r3, #1
 800a3da:	3001      	adds	r0, #1
 800a3dc:	6338      	str	r0, [r7, #48]	; 0x30
 800a3de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a3e0:	3801      	subs	r0, #1
 800a3e2:	6338      	str	r0, [r7, #48]	; 0x30
 800a3e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a3e6:	3001      	adds	r0, #1
 800a3e8:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a3ea:	6860      	ldr	r0, [r4, #4]
 800a3ec:	3801      	subs	r0, #1
 800a3ee:	2800      	cmp	r0, #0
 800a3f0:	6060      	str	r0, [r4, #4]
 800a3f2:	f340 80ce 	ble.w	800a592 <__ssvfscanf_r+0x1152>
 800a3f6:	3101      	adds	r1, #1
 800a3f8:	6021      	str	r1, [r4, #0]
 800a3fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a3fc:	2900      	cmp	r1, #0
 800a3fe:	d189      	bne.n	800a314 <__ssvfscanf_r+0xed4>
 800a400:	e050      	b.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a402:	f415 6f00 	tst.w	r5, #2048	; 0x800
 800a406:	d04d      	beq.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a408:	eb1b 0f08 	cmn.w	fp, r8
 800a40c:	d044      	beq.n	800a498 <__ssvfscanf_r+0x1058>
 800a40e:	e049      	b.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a410:	f405 6c18 	and.w	ip, r5, #2432	; 0x980
 800a414:	f5bc 7f80 	cmp.w	ip, #256	; 0x100
 800a418:	d144      	bne.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a41a:	f1ba 0f01 	cmp.w	sl, #1
 800a41e:	d141      	bne.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a420:	f04f 0c30 	mov.w	ip, #48	; 0x30
 800a424:	f809 cb01 	strb.w	ip, [r9], #1
 800a428:	f8d7 c030 	ldr.w	ip, [r7, #48]	; 0x30
 800a42c:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
 800a430:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a434:	f8c7 c030 	str.w	ip, [r7, #48]	; 0x30
 800a438:	f04f 0a00 	mov.w	sl, #0
 800a43c:	e004      	b.n	800a448 <__ssvfscanf_r+0x1008>
 800a43e:	f015 0f80 	tst.w	r5, #128	; 0x80
 800a442:	d02f      	beq.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a444:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800a448:	f809 0b01 	strb.w	r0, [r9], #1
 800a44c:	e7c7      	b.n	800a3de <__ssvfscanf_r+0xf9e>
 800a44e:	f1bb 0f00 	cmp.w	fp, #0
 800a452:	d10c      	bne.n	800a46e <__ssvfscanf_r+0x102e>
 800a454:	f1ba 0f00 	cmp.w	sl, #0
 800a458:	d10d      	bne.n	800a476 <__ssvfscanf_r+0x1036>
 800a45a:	f405 6ce0 	and.w	ip, r5, #1792	; 0x700
 800a45e:	f5bc 6fe0 	cmp.w	ip, #1792	; 0x700
 800a462:	d108      	bne.n	800a476 <__ssvfscanf_r+0x1036>
 800a464:	f04f 0b01 	mov.w	fp, #1
 800a468:	f425 65f0 	bic.w	r5, r5, #1920	; 0x780
 800a46c:	e7ec      	b.n	800a448 <__ssvfscanf_r+0x1008>
 800a46e:	f1bb 0f02 	cmp.w	fp, #2
 800a472:	f000 8088 	beq.w	800a586 <__ssvfscanf_r+0x1146>
 800a476:	f1b8 0f01 	cmp.w	r8, #1
 800a47a:	d002      	beq.n	800a482 <__ssvfscanf_r+0x1042>
 800a47c:	f1b8 0f04 	cmp.w	r8, #4
 800a480:	d110      	bne.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a482:	f108 0801 	add.w	r8, r8, #1
 800a486:	fa5f f888 	uxtb.w	r8, r8
 800a48a:	e7dd      	b.n	800a448 <__ssvfscanf_r+0x1008>
 800a48c:	f415 6f00 	tst.w	r5, #2048	; 0x800
 800a490:	d005      	beq.n	800a49e <__ssvfscanf_r+0x105e>
 800a492:	eb1b 0f08 	cmn.w	fp, r8
 800a496:	d102      	bne.n	800a49e <__ssvfscanf_r+0x105e>
 800a498:	f425 75c0 	bic.w	r5, r5, #384	; 0x180
 800a49c:	e7d4      	b.n	800a448 <__ssvfscanf_r+0x1008>
 800a49e:	f1bb 0f01 	cmp.w	fp, #1
 800a4a2:	d073      	beq.n	800a58c <__ssvfscanf_r+0x114c>
 800a4a4:	f1ba 0f00 	cmp.w	sl, #0
 800a4a8:	d001      	beq.n	800a4ae <__ssvfscanf_r+0x106e>
 800a4aa:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 800a4ae:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a4b2:	f1bb 0f01 	cmp.w	fp, #1
 800a4b6:	d878      	bhi.n	800a5aa <__ssvfscanf_r+0x116a>
 800a4b8:	f507 75a8 	add.w	r5, r7, #336	; 0x150
 800a4bc:	45a9      	cmp	r9, r5
 800a4be:	f67f a8b6 	bls.w	800962e <__ssvfscanf_r+0x1ee>
 800a4c2:	4622      	mov	r2, r4
 800a4c4:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
 800a4c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a4ca:	f001 fe87 	bl	800c1dc <_sungetc_r>
 800a4ce:	e7f5      	b.n	800a4bc <__ssvfscanf_r+0x107c>
 800a4d0:	f1b8 0f00 	cmp.w	r8, #0
 800a4d4:	d10c      	bne.n	800a4f0 <__ssvfscanf_r+0x10b0>
 800a4d6:	f1ba 0f00 	cmp.w	sl, #0
 800a4da:	d1e6      	bne.n	800a4aa <__ssvfscanf_r+0x106a>
 800a4dc:	f405 6ce0 	and.w	ip, r5, #1792	; 0x700
 800a4e0:	f5bc 6fe0 	cmp.w	ip, #1792	; 0x700
 800a4e4:	d1e3      	bne.n	800a4ae <__ssvfscanf_r+0x106e>
 800a4e6:	f04f 0801 	mov.w	r8, #1
 800a4ea:	f425 65f0 	bic.w	r5, r5, #1920	; 0x780
 800a4ee:	e7ab      	b.n	800a448 <__ssvfscanf_r+0x1008>
 800a4f0:	f1b8 0f03 	cmp.w	r8, #3
 800a4f4:	d0c5      	beq.n	800a482 <__ssvfscanf_r+0x1042>
 800a4f6:	f1b8 0f05 	cmp.w	r8, #5
 800a4fa:	e7c1      	b.n	800a480 <__ssvfscanf_r+0x1040>
 800a4fc:	f415 6f00 	tst.w	r5, #2048	; 0x800
 800a500:	d002      	beq.n	800a508 <__ssvfscanf_r+0x10c8>
 800a502:	eb1b 0f08 	cmn.w	fp, r8
 800a506:	d0c7      	beq.n	800a498 <__ssvfscanf_r+0x1058>
 800a508:	f1b8 0f02 	cmp.w	r8, #2
 800a50c:	d1ca      	bne.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a50e:	f04f 0803 	mov.w	r8, #3
 800a512:	e799      	b.n	800a448 <__ssvfscanf_r+0x1008>
 800a514:	f1b8 0f06 	cmp.w	r8, #6
 800a518:	d1c4      	bne.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a51a:	f04f 0807 	mov.w	r8, #7
 800a51e:	e793      	b.n	800a448 <__ssvfscanf_r+0x1008>
 800a520:	f1b8 0f07 	cmp.w	r8, #7
 800a524:	d1be      	bne.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a526:	f04f 0808 	mov.w	r8, #8
 800a52a:	e78d      	b.n	800a448 <__ssvfscanf_r+0x1008>
 800a52c:	f415 6f00 	tst.w	r5, #2048	; 0x800
 800a530:	d0b8      	beq.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a532:	f405 6ca0 	and.w	ip, r5, #1280	; 0x500
 800a536:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 800a53a:	d005      	beq.n	800a548 <__ssvfscanf_r+0x1108>
 800a53c:	f415 6f80 	tst.w	r5, #1024	; 0x400
 800a540:	d0b0      	beq.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a542:	f1ba 0f00 	cmp.w	sl, #0
 800a546:	d0b2      	beq.n	800a4ae <__ssvfscanf_r+0x106e>
 800a548:	f415 7f00 	tst.w	r5, #512	; 0x200
 800a54c:	bf08      	it	eq
 800a54e:	f8d7 c010 	ldreq.w	ip, [r7, #16]
 800a552:	f425 6578 	bic.w	r5, r5, #3968	; 0xf80
 800a556:	bf04      	itt	eq
 800a558:	ebaa 0c0c 	subeq.w	ip, sl, ip
 800a55c:	e9c7 9c02 	strdeq	r9, ip, [r7, #8]
 800a560:	f445 75c0 	orr.w	r5, r5, #384	; 0x180
 800a564:	e768      	b.n	800a438 <__ssvfscanf_r+0xff8>
 800a566:	f415 6f00 	tst.w	r5, #2048	; 0x800
 800a56a:	d0e2      	beq.n	800a532 <__ssvfscanf_r+0x10f2>
 800a56c:	e74c      	b.n	800a408 <__ssvfscanf_r+0xfc8>
 800a56e:	f892 c000 	ldrb.w	ip, [r2]
 800a572:	4584      	cmp	ip, r0
 800a574:	d196      	bne.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a576:	f415 7f00 	tst.w	r5, #512	; 0x200
 800a57a:	d093      	beq.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a57c:	f425 7520 	bic.w	r5, r5, #640	; 0x280
 800a580:	f8c7 a010 	str.w	sl, [r7, #16]
 800a584:	e760      	b.n	800a448 <__ssvfscanf_r+0x1008>
 800a586:	f04f 0b03 	mov.w	fp, #3
 800a58a:	e75d      	b.n	800a448 <__ssvfscanf_r+0x1008>
 800a58c:	f04f 0b02 	mov.w	fp, #2
 800a590:	e75a      	b.n	800a448 <__ssvfscanf_r+0x1008>
 800a592:	4621      	mov	r1, r4
 800a594:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a596:	e9c7 2300 	strd	r2, r3, [r7]
 800a59a:	f001 fe5c 	bl	800c256 <__ssrefill_r>
 800a59e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a5a2:	2800      	cmp	r0, #0
 800a5a4:	f43f af29 	beq.w	800a3fa <__ssvfscanf_r+0xfba>
 800a5a8:	e77c      	b.n	800a4a4 <__ssvfscanf_r+0x1064>
 800a5aa:	f108 33ff 	add.w	r3, r8, #4294967295
 800a5ae:	2b06      	cmp	r3, #6
 800a5b0:	d827      	bhi.n	800a602 <__ssvfscanf_r+0x11c2>
 800a5b2:	f1b8 0f02 	cmp.w	r8, #2
 800a5b6:	d834      	bhi.n	800a622 <__ssvfscanf_r+0x11e2>
 800a5b8:	f507 75a8 	add.w	r5, r7, #336	; 0x150
 800a5bc:	45a9      	cmp	r9, r5
 800a5be:	f67f a836 	bls.w	800962e <__ssvfscanf_r+0x1ee>
 800a5c2:	4622      	mov	r2, r4
 800a5c4:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
 800a5c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a5ca:	f001 fe07 	bl	800c1dc <_sungetc_r>
 800a5ce:	e7f5      	b.n	800a5bc <__ssvfscanf_r+0x117c>
 800a5d0:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800a5d4:	4622      	mov	r2, r4
 800a5d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a5d8:	633b      	str	r3, [r7, #48]	; 0x30
 800a5da:	f001 fdff 	bl	800c1dc <_sungetc_r>
 800a5de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5e0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a5e4:	fa5f fb8b 	uxtb.w	fp, fp
 800a5e8:	f1bb 0f02 	cmp.w	fp, #2
 800a5ec:	d1f0      	bne.n	800a5d0 <__ssvfscanf_r+0x1190>
 800a5ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5f0:	f1a8 0803 	sub.w	r8, r8, #3
 800a5f4:	fa5f f888 	uxtb.w	r8, r8
 800a5f8:	eba3 0308 	sub.w	r3, r3, r8
 800a5fc:	eba9 0908 	sub.w	r9, r9, r8
 800a600:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a602:	05e9      	lsls	r1, r5, #23
 800a604:	d52d      	bpl.n	800a662 <__ssvfscanf_r+0x1222>
 800a606:	056a      	lsls	r2, r5, #21
 800a608:	d50e      	bpl.n	800a628 <__ssvfscanf_r+0x11e8>
 800a60a:	f507 75a8 	add.w	r5, r7, #336	; 0x150
 800a60e:	45a9      	cmp	r9, r5
 800a610:	f67f a80d 	bls.w	800962e <__ssvfscanf_r+0x1ee>
 800a614:	4622      	mov	r2, r4
 800a616:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
 800a61a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a61c:	f001 fdde 	bl	800c1dc <_sungetc_r>
 800a620:	e7f5      	b.n	800a60e <__ssvfscanf_r+0x11ce>
 800a622:	46c3      	mov	fp, r8
 800a624:	464b      	mov	r3, r9
 800a626:	e7db      	b.n	800a5e0 <__ssvfscanf_r+0x11a0>
 800a628:	f819 1c01 	ldrb.w	r1, [r9, #-1]
 800a62c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a62e:	2965      	cmp	r1, #101	; 0x65
 800a630:	f109 38ff 	add.w	r8, r9, #4294967295
 800a634:	f103 3bff 	add.w	fp, r3, #4294967295
 800a638:	d00c      	beq.n	800a654 <__ssvfscanf_r+0x1214>
 800a63a:	2945      	cmp	r1, #69	; 0x45
 800a63c:	d00a      	beq.n	800a654 <__ssvfscanf_r+0x1214>
 800a63e:	4622      	mov	r2, r4
 800a640:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a642:	f001 fdcb 	bl	800c1dc <_sungetc_r>
 800a646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a648:	f819 1c02 	ldrb.w	r1, [r9, #-2]
 800a64c:	f1a9 0802 	sub.w	r8, r9, #2
 800a650:	f1a3 0b02 	sub.w	fp, r3, #2
 800a654:	46c1      	mov	r9, r8
 800a656:	4622      	mov	r2, r4
 800a658:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a65a:	f001 fdbf 	bl	800c1dc <_sungetc_r>
 800a65e:	f8c7 b02c 	str.w	fp, [r7, #44]	; 0x2c
 800a662:	f015 0210 	ands.w	r2, r5, #16
 800a666:	f47e af06 	bne.w	8009476 <__ssvfscanf_r+0x36>
 800a66a:	f405 63c0 	and.w	r3, r5, #1536	; 0x600
 800a66e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a672:	f889 2000 	strb.w	r2, [r9]
 800a676:	d119      	bne.n	800a6ac <__ssvfscanf_r+0x126c>
 800a678:	693b      	ldr	r3, [r7, #16]
 800a67a:	4553      	cmp	r3, sl
 800a67c:	eba3 020a 	sub.w	r2, r3, sl
 800a680:	d121      	bne.n	800a6c6 <__ssvfscanf_r+0x1286>
 800a682:	2200      	movs	r2, #0
 800a684:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a686:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 800a68a:	f001 fb7d 	bl	800bd88 <_strtod_r>
 800a68e:	07eb      	lsls	r3, r5, #31
 800a690:	4680      	mov	r8, r0
 800a692:	4689      	mov	r9, r1
 800a694:	f106 0a04 	add.w	sl, r6, #4
 800a698:	d520      	bpl.n	800a6dc <__ssvfscanf_r+0x129c>
 800a69a:	6833      	ldr	r3, [r6, #0]
 800a69c:	e9c3 8900 	strd	r8, r9, [r3]
 800a6a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6a2:	4656      	mov	r6, sl
 800a6a4:	3301      	adds	r3, #1
 800a6a6:	627b      	str	r3, [r7, #36]	; 0x24
 800a6a8:	f7fe bee5 	b.w	8009476 <__ssvfscanf_r+0x36>
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d0e7      	beq.n	800a682 <__ssvfscanf_r+0x1242>
 800a6b2:	68b9      	ldr	r1, [r7, #8]
 800a6b4:	230a      	movs	r3, #10
 800a6b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a6b8:	3101      	adds	r1, #1
 800a6ba:	f001 fbe7 	bl	800be8c <_strtol_r>
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	f8d7 9008 	ldr.w	r9, [r7, #8]
 800a6c4:	1ac2      	subs	r2, r0, r3
 800a6c6:	f207 23a3 	addw	r3, r7, #675	; 0x2a3
 800a6ca:	4599      	cmp	r9, r3
 800a6cc:	bf28      	it	cs
 800a6ce:	f207 29a2 	addwcs	r9, r7, #674	; 0x2a2
 800a6d2:	4648      	mov	r0, r9
 800a6d4:	4911      	ldr	r1, [pc, #68]	; (800a71c <__ssvfscanf_r+0x12dc>)
 800a6d6:	f000 fd2b 	bl	800b130 <sprintf>
 800a6da:	e7d2      	b.n	800a682 <__ssvfscanf_r+0x1242>
 800a6dc:	07aa      	lsls	r2, r5, #30
 800a6de:	6836      	ldr	r6, [r6, #0]
 800a6e0:	d502      	bpl.n	800a6e8 <__ssvfscanf_r+0x12a8>
 800a6e2:	e9c6 8900 	strd	r8, r9, [r6]
 800a6e6:	e7db      	b.n	800a6a0 <__ssvfscanf_r+0x1260>
 800a6e8:	4602      	mov	r2, r0
 800a6ea:	460b      	mov	r3, r1
 800a6ec:	f7f6 f9fa 	bl	8000ae4 <__aeabi_dcmpun>
 800a6f0:	b120      	cbz	r0, 800a6fc <__ssvfscanf_r+0x12bc>
 800a6f2:	480b      	ldr	r0, [pc, #44]	; (800a720 <__ssvfscanf_r+0x12e0>)
 800a6f4:	f000 fd18 	bl	800b128 <nanf>
 800a6f8:	6030      	str	r0, [r6, #0]
 800a6fa:	e7d1      	b.n	800a6a0 <__ssvfscanf_r+0x1260>
 800a6fc:	4640      	mov	r0, r8
 800a6fe:	4649      	mov	r1, r9
 800a700:	f7f6 fa4e 	bl	8000ba0 <__aeabi_d2f>
 800a704:	e7f8      	b.n	800a6f8 <__ssvfscanf_r+0x12b8>
 800a706:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a70a:	6818      	ldr	r0, [r3, #0]
 800a70c:	f000 f886 	bl	800a81c <free>
 800a710:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a714:	3401      	adds	r4, #1
 800a716:	601e      	str	r6, [r3, #0]
 800a718:	f7ff b857 	b.w	80097ca <__ssvfscanf_r+0x38a>
 800a71c:	0805fd1c 	.word	0x0805fd1c
 800a720:	0806016f 	.word	0x0806016f

0800a724 <_write_r>:
 800a724:	b538      	push	{r3, r4, r5, lr}
 800a726:	4604      	mov	r4, r0
 800a728:	4608      	mov	r0, r1
 800a72a:	4611      	mov	r1, r2
 800a72c:	2200      	movs	r2, #0
 800a72e:	4d05      	ldr	r5, [pc, #20]	; (800a744 <_write_r+0x20>)
 800a730:	602a      	str	r2, [r5, #0]
 800a732:	461a      	mov	r2, r3
 800a734:	f7fa ffc4 	bl	80056c0 <_write>
 800a738:	1c43      	adds	r3, r0, #1
 800a73a:	d102      	bne.n	800a742 <_write_r+0x1e>
 800a73c:	682b      	ldr	r3, [r5, #0]
 800a73e:	b103      	cbz	r3, 800a742 <_write_r+0x1e>
 800a740:	6023      	str	r3, [r4, #0]
 800a742:	bd38      	pop	{r3, r4, r5, pc}
 800a744:	20000c48 	.word	0x20000c48

0800a748 <register_fini>:
 800a748:	4b02      	ldr	r3, [pc, #8]	; (800a754 <register_fini+0xc>)
 800a74a:	b113      	cbz	r3, 800a752 <register_fini+0xa>
 800a74c:	4802      	ldr	r0, [pc, #8]	; (800a758 <register_fini+0x10>)
 800a74e:	f000 b805 	b.w	800a75c <atexit>
 800a752:	4770      	bx	lr
 800a754:	00000000 	.word	0x00000000
 800a758:	0800a789 	.word	0x0800a789

0800a75c <atexit>:
 800a75c:	2300      	movs	r3, #0
 800a75e:	4601      	mov	r1, r0
 800a760:	461a      	mov	r2, r3
 800a762:	4618      	mov	r0, r3
 800a764:	f002 bff2 	b.w	800d74c <__register_exitproc>

0800a768 <_close_r>:
 800a768:	b538      	push	{r3, r4, r5, lr}
 800a76a:	2300      	movs	r3, #0
 800a76c:	4d05      	ldr	r5, [pc, #20]	; (800a784 <_close_r+0x1c>)
 800a76e:	4604      	mov	r4, r0
 800a770:	4608      	mov	r0, r1
 800a772:	602b      	str	r3, [r5, #0]
 800a774:	f7fa ffc0 	bl	80056f8 <_close>
 800a778:	1c43      	adds	r3, r0, #1
 800a77a:	d102      	bne.n	800a782 <_close_r+0x1a>
 800a77c:	682b      	ldr	r3, [r5, #0]
 800a77e:	b103      	cbz	r3, 800a782 <_close_r+0x1a>
 800a780:	6023      	str	r3, [r4, #0]
 800a782:	bd38      	pop	{r3, r4, r5, pc}
 800a784:	20000c48 	.word	0x20000c48

0800a788 <__libc_fini_array>:
 800a788:	b538      	push	{r3, r4, r5, lr}
 800a78a:	4d07      	ldr	r5, [pc, #28]	; (800a7a8 <__libc_fini_array+0x20>)
 800a78c:	4c07      	ldr	r4, [pc, #28]	; (800a7ac <__libc_fini_array+0x24>)
 800a78e:	1b64      	subs	r4, r4, r5
 800a790:	10a4      	asrs	r4, r4, #2
 800a792:	b91c      	cbnz	r4, 800a79c <__libc_fini_array+0x14>
 800a794:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a798:	f007 bad6 	b.w	8011d48 <_fini>
 800a79c:	3c01      	subs	r4, #1
 800a79e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a7a2:	4798      	blx	r3
 800a7a4:	e7f5      	b.n	800a792 <__libc_fini_array+0xa>
 800a7a6:	bf00      	nop
 800a7a8:	08060378 	.word	0x08060378
 800a7ac:	0806037c 	.word	0x0806037c

0800a7b0 <iswspace>:
 800a7b0:	2100      	movs	r1, #0
 800a7b2:	f000 b801 	b.w	800a7b8 <iswspace_l>
	...

0800a7b8 <iswspace_l>:
 800a7b8:	28ff      	cmp	r0, #255	; 0xff
 800a7ba:	bf9d      	ittte	ls
 800a7bc:	4b02      	ldrls	r3, [pc, #8]	; (800a7c8 <iswspace_l+0x10>)
 800a7be:	5cc0      	ldrbls	r0, [r0, r3]
 800a7c0:	f000 0008 	andls.w	r0, r0, #8
 800a7c4:	2000      	movhi	r0, #0
 800a7c6:	4770      	bx	lr
 800a7c8:	0805fd45 	.word	0x0805fd45

0800a7cc <__locale_mb_cur_max>:
 800a7cc:	4b01      	ldr	r3, [pc, #4]	; (800a7d4 <__locale_mb_cur_max+0x8>)
 800a7ce:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800a7d2:	4770      	bx	lr
 800a7d4:	2000047c 	.word	0x2000047c

0800a7d8 <_localeconv_r>:
 800a7d8:	4800      	ldr	r0, [pc, #0]	; (800a7dc <_localeconv_r+0x4>)
 800a7da:	4770      	bx	lr
 800a7dc:	2000056c 	.word	0x2000056c

0800a7e0 <__retarget_lock_init_recursive>:
 800a7e0:	4770      	bx	lr

0800a7e2 <__retarget_lock_close_recursive>:
 800a7e2:	4770      	bx	lr

0800a7e4 <__retarget_lock_acquire_recursive>:
 800a7e4:	4770      	bx	lr

0800a7e6 <__retarget_lock_release_recursive>:
 800a7e6:	4770      	bx	lr

0800a7e8 <_lseek_r>:
 800a7e8:	b538      	push	{r3, r4, r5, lr}
 800a7ea:	4604      	mov	r4, r0
 800a7ec:	4608      	mov	r0, r1
 800a7ee:	4611      	mov	r1, r2
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	4d05      	ldr	r5, [pc, #20]	; (800a808 <_lseek_r+0x20>)
 800a7f4:	602a      	str	r2, [r5, #0]
 800a7f6:	461a      	mov	r2, r3
 800a7f8:	f7fa ffa2 	bl	8005740 <_lseek>
 800a7fc:	1c43      	adds	r3, r0, #1
 800a7fe:	d102      	bne.n	800a806 <_lseek_r+0x1e>
 800a800:	682b      	ldr	r3, [r5, #0]
 800a802:	b103      	cbz	r3, 800a806 <_lseek_r+0x1e>
 800a804:	6023      	str	r3, [r4, #0]
 800a806:	bd38      	pop	{r3, r4, r5, pc}
 800a808:	20000c48 	.word	0x20000c48

0800a80c <malloc>:
 800a80c:	4b02      	ldr	r3, [pc, #8]	; (800a818 <malloc+0xc>)
 800a80e:	4601      	mov	r1, r0
 800a810:	6818      	ldr	r0, [r3, #0]
 800a812:	f000 b80b 	b.w	800a82c <_malloc_r>
 800a816:	bf00      	nop
 800a818:	20000048 	.word	0x20000048

0800a81c <free>:
 800a81c:	4b02      	ldr	r3, [pc, #8]	; (800a828 <free+0xc>)
 800a81e:	4601      	mov	r1, r0
 800a820:	6818      	ldr	r0, [r3, #0]
 800a822:	f003 bf87 	b.w	800e734 <_free_r>
 800a826:	bf00      	nop
 800a828:	20000048 	.word	0x20000048

0800a82c <_malloc_r>:
 800a82c:	f101 030b 	add.w	r3, r1, #11
 800a830:	2b16      	cmp	r3, #22
 800a832:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a836:	4605      	mov	r5, r0
 800a838:	d906      	bls.n	800a848 <_malloc_r+0x1c>
 800a83a:	f033 0707 	bics.w	r7, r3, #7
 800a83e:	d504      	bpl.n	800a84a <_malloc_r+0x1e>
 800a840:	230c      	movs	r3, #12
 800a842:	602b      	str	r3, [r5, #0]
 800a844:	2400      	movs	r4, #0
 800a846:	e1a3      	b.n	800ab90 <_malloc_r+0x364>
 800a848:	2710      	movs	r7, #16
 800a84a:	42b9      	cmp	r1, r7
 800a84c:	d8f8      	bhi.n	800a840 <_malloc_r+0x14>
 800a84e:	4628      	mov	r0, r5
 800a850:	f000 fa54 	bl	800acfc <__malloc_lock>
 800a854:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 800a858:	4eaf      	ldr	r6, [pc, #700]	; (800ab18 <_malloc_r+0x2ec>)
 800a85a:	d237      	bcs.n	800a8cc <_malloc_r+0xa0>
 800a85c:	f107 0208 	add.w	r2, r7, #8
 800a860:	4432      	add	r2, r6
 800a862:	6854      	ldr	r4, [r2, #4]
 800a864:	f1a2 0108 	sub.w	r1, r2, #8
 800a868:	428c      	cmp	r4, r1
 800a86a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800a86e:	d102      	bne.n	800a876 <_malloc_r+0x4a>
 800a870:	68d4      	ldr	r4, [r2, #12]
 800a872:	42a2      	cmp	r2, r4
 800a874:	d010      	beq.n	800a898 <_malloc_r+0x6c>
 800a876:	6863      	ldr	r3, [r4, #4]
 800a878:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800a87c:	f023 0303 	bic.w	r3, r3, #3
 800a880:	60ca      	str	r2, [r1, #12]
 800a882:	4423      	add	r3, r4
 800a884:	6091      	str	r1, [r2, #8]
 800a886:	685a      	ldr	r2, [r3, #4]
 800a888:	f042 0201 	orr.w	r2, r2, #1
 800a88c:	605a      	str	r2, [r3, #4]
 800a88e:	4628      	mov	r0, r5
 800a890:	f000 fa3a 	bl	800ad08 <__malloc_unlock>
 800a894:	3408      	adds	r4, #8
 800a896:	e17b      	b.n	800ab90 <_malloc_r+0x364>
 800a898:	3302      	adds	r3, #2
 800a89a:	6934      	ldr	r4, [r6, #16]
 800a89c:	499f      	ldr	r1, [pc, #636]	; (800ab1c <_malloc_r+0x2f0>)
 800a89e:	428c      	cmp	r4, r1
 800a8a0:	d077      	beq.n	800a992 <_malloc_r+0x166>
 800a8a2:	6862      	ldr	r2, [r4, #4]
 800a8a4:	f022 0c03 	bic.w	ip, r2, #3
 800a8a8:	ebac 0007 	sub.w	r0, ip, r7
 800a8ac:	280f      	cmp	r0, #15
 800a8ae:	dd48      	ble.n	800a942 <_malloc_r+0x116>
 800a8b0:	19e2      	adds	r2, r4, r7
 800a8b2:	f040 0301 	orr.w	r3, r0, #1
 800a8b6:	f047 0701 	orr.w	r7, r7, #1
 800a8ba:	6067      	str	r7, [r4, #4]
 800a8bc:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800a8c0:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800a8c4:	6053      	str	r3, [r2, #4]
 800a8c6:	f844 000c 	str.w	r0, [r4, ip]
 800a8ca:	e7e0      	b.n	800a88e <_malloc_r+0x62>
 800a8cc:	0a7b      	lsrs	r3, r7, #9
 800a8ce:	d02a      	beq.n	800a926 <_malloc_r+0xfa>
 800a8d0:	2b04      	cmp	r3, #4
 800a8d2:	d812      	bhi.n	800a8fa <_malloc_r+0xce>
 800a8d4:	09bb      	lsrs	r3, r7, #6
 800a8d6:	3338      	adds	r3, #56	; 0x38
 800a8d8:	1c5a      	adds	r2, r3, #1
 800a8da:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800a8de:	6854      	ldr	r4, [r2, #4]
 800a8e0:	f1a2 0c08 	sub.w	ip, r2, #8
 800a8e4:	4564      	cmp	r4, ip
 800a8e6:	d006      	beq.n	800a8f6 <_malloc_r+0xca>
 800a8e8:	6862      	ldr	r2, [r4, #4]
 800a8ea:	f022 0203 	bic.w	r2, r2, #3
 800a8ee:	1bd0      	subs	r0, r2, r7
 800a8f0:	280f      	cmp	r0, #15
 800a8f2:	dd1c      	ble.n	800a92e <_malloc_r+0x102>
 800a8f4:	3b01      	subs	r3, #1
 800a8f6:	3301      	adds	r3, #1
 800a8f8:	e7cf      	b.n	800a89a <_malloc_r+0x6e>
 800a8fa:	2b14      	cmp	r3, #20
 800a8fc:	d801      	bhi.n	800a902 <_malloc_r+0xd6>
 800a8fe:	335b      	adds	r3, #91	; 0x5b
 800a900:	e7ea      	b.n	800a8d8 <_malloc_r+0xac>
 800a902:	2b54      	cmp	r3, #84	; 0x54
 800a904:	d802      	bhi.n	800a90c <_malloc_r+0xe0>
 800a906:	0b3b      	lsrs	r3, r7, #12
 800a908:	336e      	adds	r3, #110	; 0x6e
 800a90a:	e7e5      	b.n	800a8d8 <_malloc_r+0xac>
 800a90c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a910:	d802      	bhi.n	800a918 <_malloc_r+0xec>
 800a912:	0bfb      	lsrs	r3, r7, #15
 800a914:	3377      	adds	r3, #119	; 0x77
 800a916:	e7df      	b.n	800a8d8 <_malloc_r+0xac>
 800a918:	f240 5254 	movw	r2, #1364	; 0x554
 800a91c:	4293      	cmp	r3, r2
 800a91e:	d804      	bhi.n	800a92a <_malloc_r+0xfe>
 800a920:	0cbb      	lsrs	r3, r7, #18
 800a922:	337c      	adds	r3, #124	; 0x7c
 800a924:	e7d8      	b.n	800a8d8 <_malloc_r+0xac>
 800a926:	233f      	movs	r3, #63	; 0x3f
 800a928:	e7d6      	b.n	800a8d8 <_malloc_r+0xac>
 800a92a:	237e      	movs	r3, #126	; 0x7e
 800a92c:	e7d4      	b.n	800a8d8 <_malloc_r+0xac>
 800a92e:	2800      	cmp	r0, #0
 800a930:	68e1      	ldr	r1, [r4, #12]
 800a932:	db04      	blt.n	800a93e <_malloc_r+0x112>
 800a934:	68a3      	ldr	r3, [r4, #8]
 800a936:	60d9      	str	r1, [r3, #12]
 800a938:	608b      	str	r3, [r1, #8]
 800a93a:	18a3      	adds	r3, r4, r2
 800a93c:	e7a3      	b.n	800a886 <_malloc_r+0x5a>
 800a93e:	460c      	mov	r4, r1
 800a940:	e7d0      	b.n	800a8e4 <_malloc_r+0xb8>
 800a942:	2800      	cmp	r0, #0
 800a944:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800a948:	db07      	blt.n	800a95a <_malloc_r+0x12e>
 800a94a:	44a4      	add	ip, r4
 800a94c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800a950:	f043 0301 	orr.w	r3, r3, #1
 800a954:	f8cc 3004 	str.w	r3, [ip, #4]
 800a958:	e799      	b.n	800a88e <_malloc_r+0x62>
 800a95a:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 800a95e:	6870      	ldr	r0, [r6, #4]
 800a960:	f080 8094 	bcs.w	800aa8c <_malloc_r+0x260>
 800a964:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800a968:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800a96c:	f04f 0c01 	mov.w	ip, #1
 800a970:	fa0c fc0e 	lsl.w	ip, ip, lr
 800a974:	ea4c 0000 	orr.w	r0, ip, r0
 800a978:	3201      	adds	r2, #1
 800a97a:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800a97e:	6070      	str	r0, [r6, #4]
 800a980:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800a984:	3808      	subs	r0, #8
 800a986:	e9c4 c002 	strd	ip, r0, [r4, #8]
 800a98a:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800a98e:	f8cc 400c 	str.w	r4, [ip, #12]
 800a992:	2001      	movs	r0, #1
 800a994:	109a      	asrs	r2, r3, #2
 800a996:	fa00 f202 	lsl.w	r2, r0, r2
 800a99a:	6870      	ldr	r0, [r6, #4]
 800a99c:	4290      	cmp	r0, r2
 800a99e:	d326      	bcc.n	800a9ee <_malloc_r+0x1c2>
 800a9a0:	4210      	tst	r0, r2
 800a9a2:	d106      	bne.n	800a9b2 <_malloc_r+0x186>
 800a9a4:	f023 0303 	bic.w	r3, r3, #3
 800a9a8:	0052      	lsls	r2, r2, #1
 800a9aa:	4210      	tst	r0, r2
 800a9ac:	f103 0304 	add.w	r3, r3, #4
 800a9b0:	d0fa      	beq.n	800a9a8 <_malloc_r+0x17c>
 800a9b2:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800a9b6:	46c1      	mov	r9, r8
 800a9b8:	469e      	mov	lr, r3
 800a9ba:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800a9be:	454c      	cmp	r4, r9
 800a9c0:	f040 80b8 	bne.w	800ab34 <_malloc_r+0x308>
 800a9c4:	f10e 0e01 	add.w	lr, lr, #1
 800a9c8:	f01e 0f03 	tst.w	lr, #3
 800a9cc:	f109 0908 	add.w	r9, r9, #8
 800a9d0:	d1f3      	bne.n	800a9ba <_malloc_r+0x18e>
 800a9d2:	0798      	lsls	r0, r3, #30
 800a9d4:	f040 80e2 	bne.w	800ab9c <_malloc_r+0x370>
 800a9d8:	6873      	ldr	r3, [r6, #4]
 800a9da:	ea23 0302 	bic.w	r3, r3, r2
 800a9de:	6073      	str	r3, [r6, #4]
 800a9e0:	6870      	ldr	r0, [r6, #4]
 800a9e2:	0052      	lsls	r2, r2, #1
 800a9e4:	4290      	cmp	r0, r2
 800a9e6:	d302      	bcc.n	800a9ee <_malloc_r+0x1c2>
 800a9e8:	2a00      	cmp	r2, #0
 800a9ea:	f040 80e3 	bne.w	800abb4 <_malloc_r+0x388>
 800a9ee:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800a9f2:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a9f6:	f023 0903 	bic.w	r9, r3, #3
 800a9fa:	45b9      	cmp	r9, r7
 800a9fc:	d304      	bcc.n	800aa08 <_malloc_r+0x1dc>
 800a9fe:	eba9 0207 	sub.w	r2, r9, r7
 800aa02:	2a0f      	cmp	r2, #15
 800aa04:	f300 8141 	bgt.w	800ac8a <_malloc_r+0x45e>
 800aa08:	4b45      	ldr	r3, [pc, #276]	; (800ab20 <_malloc_r+0x2f4>)
 800aa0a:	2008      	movs	r0, #8
 800aa0c:	6819      	ldr	r1, [r3, #0]
 800aa0e:	eb0a 0b09 	add.w	fp, sl, r9
 800aa12:	3110      	adds	r1, #16
 800aa14:	4439      	add	r1, r7
 800aa16:	9101      	str	r1, [sp, #4]
 800aa18:	f002 fe46 	bl	800d6a8 <sysconf>
 800aa1c:	4a41      	ldr	r2, [pc, #260]	; (800ab24 <_malloc_r+0x2f8>)
 800aa1e:	9901      	ldr	r1, [sp, #4]
 800aa20:	6813      	ldr	r3, [r2, #0]
 800aa22:	4680      	mov	r8, r0
 800aa24:	3301      	adds	r3, #1
 800aa26:	bf1f      	itttt	ne
 800aa28:	f101 31ff 	addne.w	r1, r1, #4294967295
 800aa2c:	1809      	addne	r1, r1, r0
 800aa2e:	4243      	negne	r3, r0
 800aa30:	4019      	andne	r1, r3
 800aa32:	4628      	mov	r0, r5
 800aa34:	9101      	str	r1, [sp, #4]
 800aa36:	f000 fb2f 	bl	800b098 <_sbrk_r>
 800aa3a:	1c42      	adds	r2, r0, #1
 800aa3c:	4604      	mov	r4, r0
 800aa3e:	f000 80f7 	beq.w	800ac30 <_malloc_r+0x404>
 800aa42:	4583      	cmp	fp, r0
 800aa44:	9901      	ldr	r1, [sp, #4]
 800aa46:	4a37      	ldr	r2, [pc, #220]	; (800ab24 <_malloc_r+0x2f8>)
 800aa48:	d902      	bls.n	800aa50 <_malloc_r+0x224>
 800aa4a:	45b2      	cmp	sl, r6
 800aa4c:	f040 80f0 	bne.w	800ac30 <_malloc_r+0x404>
 800aa50:	4b35      	ldr	r3, [pc, #212]	; (800ab28 <_malloc_r+0x2fc>)
 800aa52:	45a3      	cmp	fp, r4
 800aa54:	6818      	ldr	r0, [r3, #0]
 800aa56:	f108 3cff 	add.w	ip, r8, #4294967295
 800aa5a:	4408      	add	r0, r1
 800aa5c:	6018      	str	r0, [r3, #0]
 800aa5e:	f040 80ab 	bne.w	800abb8 <_malloc_r+0x38c>
 800aa62:	ea1b 0f0c 	tst.w	fp, ip
 800aa66:	f040 80a7 	bne.w	800abb8 <_malloc_r+0x38c>
 800aa6a:	68b2      	ldr	r2, [r6, #8]
 800aa6c:	4449      	add	r1, r9
 800aa6e:	f041 0101 	orr.w	r1, r1, #1
 800aa72:	6051      	str	r1, [r2, #4]
 800aa74:	4a2d      	ldr	r2, [pc, #180]	; (800ab2c <_malloc_r+0x300>)
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	6811      	ldr	r1, [r2, #0]
 800aa7a:	428b      	cmp	r3, r1
 800aa7c:	bf88      	it	hi
 800aa7e:	6013      	strhi	r3, [r2, #0]
 800aa80:	4a2b      	ldr	r2, [pc, #172]	; (800ab30 <_malloc_r+0x304>)
 800aa82:	6811      	ldr	r1, [r2, #0]
 800aa84:	428b      	cmp	r3, r1
 800aa86:	bf88      	it	hi
 800aa88:	6013      	strhi	r3, [r2, #0]
 800aa8a:	e0d1      	b.n	800ac30 <_malloc_r+0x404>
 800aa8c:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 800aa90:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800aa94:	d218      	bcs.n	800aac8 <_malloc_r+0x29c>
 800aa96:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800aa9a:	3238      	adds	r2, #56	; 0x38
 800aa9c:	f102 0e01 	add.w	lr, r2, #1
 800aaa0:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800aaa4:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800aaa8:	45f0      	cmp	r8, lr
 800aaaa:	d12b      	bne.n	800ab04 <_malloc_r+0x2d8>
 800aaac:	f04f 0c01 	mov.w	ip, #1
 800aab0:	1092      	asrs	r2, r2, #2
 800aab2:	fa0c f202 	lsl.w	r2, ip, r2
 800aab6:	4310      	orrs	r0, r2
 800aab8:	6070      	str	r0, [r6, #4]
 800aaba:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800aabe:	f8c8 4008 	str.w	r4, [r8, #8]
 800aac2:	f8ce 400c 	str.w	r4, [lr, #12]
 800aac6:	e764      	b.n	800a992 <_malloc_r+0x166>
 800aac8:	2a14      	cmp	r2, #20
 800aaca:	d801      	bhi.n	800aad0 <_malloc_r+0x2a4>
 800aacc:	325b      	adds	r2, #91	; 0x5b
 800aace:	e7e5      	b.n	800aa9c <_malloc_r+0x270>
 800aad0:	2a54      	cmp	r2, #84	; 0x54
 800aad2:	d803      	bhi.n	800aadc <_malloc_r+0x2b0>
 800aad4:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800aad8:	326e      	adds	r2, #110	; 0x6e
 800aada:	e7df      	b.n	800aa9c <_malloc_r+0x270>
 800aadc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800aae0:	d803      	bhi.n	800aaea <_malloc_r+0x2be>
 800aae2:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800aae6:	3277      	adds	r2, #119	; 0x77
 800aae8:	e7d8      	b.n	800aa9c <_malloc_r+0x270>
 800aaea:	f240 5e54 	movw	lr, #1364	; 0x554
 800aaee:	4572      	cmp	r2, lr
 800aaf0:	bf96      	itet	ls
 800aaf2:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800aaf6:	227e      	movhi	r2, #126	; 0x7e
 800aaf8:	327c      	addls	r2, #124	; 0x7c
 800aafa:	e7cf      	b.n	800aa9c <_malloc_r+0x270>
 800aafc:	f8de e008 	ldr.w	lr, [lr, #8]
 800ab00:	45f0      	cmp	r8, lr
 800ab02:	d005      	beq.n	800ab10 <_malloc_r+0x2e4>
 800ab04:	f8de 2004 	ldr.w	r2, [lr, #4]
 800ab08:	f022 0203 	bic.w	r2, r2, #3
 800ab0c:	4562      	cmp	r2, ip
 800ab0e:	d8f5      	bhi.n	800aafc <_malloc_r+0x2d0>
 800ab10:	f8de 800c 	ldr.w	r8, [lr, #12]
 800ab14:	e7d1      	b.n	800aaba <_malloc_r+0x28e>
 800ab16:	bf00      	nop
 800ab18:	200005e8 	.word	0x200005e8
 800ab1c:	200005f0 	.word	0x200005f0
 800ab20:	20000c44 	.word	0x20000c44
 800ab24:	200009f0 	.word	0x200009f0
 800ab28:	20000c14 	.word	0x20000c14
 800ab2c:	20000c3c 	.word	0x20000c3c
 800ab30:	20000c40 	.word	0x20000c40
 800ab34:	6860      	ldr	r0, [r4, #4]
 800ab36:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800ab3a:	f020 0003 	bic.w	r0, r0, #3
 800ab3e:	eba0 0a07 	sub.w	sl, r0, r7
 800ab42:	f1ba 0f0f 	cmp.w	sl, #15
 800ab46:	dd12      	ble.n	800ab6e <_malloc_r+0x342>
 800ab48:	68a3      	ldr	r3, [r4, #8]
 800ab4a:	19e2      	adds	r2, r4, r7
 800ab4c:	f047 0701 	orr.w	r7, r7, #1
 800ab50:	6067      	str	r7, [r4, #4]
 800ab52:	f8c3 c00c 	str.w	ip, [r3, #12]
 800ab56:	f8cc 3008 	str.w	r3, [ip, #8]
 800ab5a:	f04a 0301 	orr.w	r3, sl, #1
 800ab5e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800ab62:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800ab66:	6053      	str	r3, [r2, #4]
 800ab68:	f844 a000 	str.w	sl, [r4, r0]
 800ab6c:	e68f      	b.n	800a88e <_malloc_r+0x62>
 800ab6e:	f1ba 0f00 	cmp.w	sl, #0
 800ab72:	db11      	blt.n	800ab98 <_malloc_r+0x36c>
 800ab74:	4420      	add	r0, r4
 800ab76:	6843      	ldr	r3, [r0, #4]
 800ab78:	f043 0301 	orr.w	r3, r3, #1
 800ab7c:	6043      	str	r3, [r0, #4]
 800ab7e:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800ab82:	4628      	mov	r0, r5
 800ab84:	f8c3 c00c 	str.w	ip, [r3, #12]
 800ab88:	f8cc 3008 	str.w	r3, [ip, #8]
 800ab8c:	f000 f8bc 	bl	800ad08 <__malloc_unlock>
 800ab90:	4620      	mov	r0, r4
 800ab92:	b003      	add	sp, #12
 800ab94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab98:	4664      	mov	r4, ip
 800ab9a:	e710      	b.n	800a9be <_malloc_r+0x192>
 800ab9c:	f858 0908 	ldr.w	r0, [r8], #-8
 800aba0:	3b01      	subs	r3, #1
 800aba2:	4540      	cmp	r0, r8
 800aba4:	f43f af15 	beq.w	800a9d2 <_malloc_r+0x1a6>
 800aba8:	e71a      	b.n	800a9e0 <_malloc_r+0x1b4>
 800abaa:	3304      	adds	r3, #4
 800abac:	0052      	lsls	r2, r2, #1
 800abae:	4210      	tst	r0, r2
 800abb0:	d0fb      	beq.n	800abaa <_malloc_r+0x37e>
 800abb2:	e6fe      	b.n	800a9b2 <_malloc_r+0x186>
 800abb4:	4673      	mov	r3, lr
 800abb6:	e7fa      	b.n	800abae <_malloc_r+0x382>
 800abb8:	f8d2 e000 	ldr.w	lr, [r2]
 800abbc:	f1be 3fff 	cmp.w	lr, #4294967295
 800abc0:	bf1b      	ittet	ne
 800abc2:	eba4 0b0b 	subne.w	fp, r4, fp
 800abc6:	eb0b 0200 	addne.w	r2, fp, r0
 800abca:	6014      	streq	r4, [r2, #0]
 800abcc:	601a      	strne	r2, [r3, #0]
 800abce:	f014 0b07 	ands.w	fp, r4, #7
 800abd2:	bf0e      	itee	eq
 800abd4:	4658      	moveq	r0, fp
 800abd6:	f1cb 0008 	rsbne	r0, fp, #8
 800abda:	1824      	addne	r4, r4, r0
 800abdc:	1862      	adds	r2, r4, r1
 800abde:	ea02 010c 	and.w	r1, r2, ip
 800abe2:	4480      	add	r8, r0
 800abe4:	eba8 0801 	sub.w	r8, r8, r1
 800abe8:	ea08 080c 	and.w	r8, r8, ip
 800abec:	4641      	mov	r1, r8
 800abee:	4628      	mov	r0, r5
 800abf0:	9201      	str	r2, [sp, #4]
 800abf2:	f000 fa51 	bl	800b098 <_sbrk_r>
 800abf6:	1c43      	adds	r3, r0, #1
 800abf8:	9a01      	ldr	r2, [sp, #4]
 800abfa:	4b29      	ldr	r3, [pc, #164]	; (800aca0 <_malloc_r+0x474>)
 800abfc:	d107      	bne.n	800ac0e <_malloc_r+0x3e2>
 800abfe:	f1bb 0f00 	cmp.w	fp, #0
 800ac02:	d023      	beq.n	800ac4c <_malloc_r+0x420>
 800ac04:	f04f 0800 	mov.w	r8, #0
 800ac08:	f1ab 0008 	sub.w	r0, fp, #8
 800ac0c:	4410      	add	r0, r2
 800ac0e:	681a      	ldr	r2, [r3, #0]
 800ac10:	1b00      	subs	r0, r0, r4
 800ac12:	4440      	add	r0, r8
 800ac14:	4442      	add	r2, r8
 800ac16:	f040 0001 	orr.w	r0, r0, #1
 800ac1a:	45b2      	cmp	sl, r6
 800ac1c:	60b4      	str	r4, [r6, #8]
 800ac1e:	601a      	str	r2, [r3, #0]
 800ac20:	6060      	str	r0, [r4, #4]
 800ac22:	f43f af27 	beq.w	800aa74 <_malloc_r+0x248>
 800ac26:	f1b9 0f0f 	cmp.w	r9, #15
 800ac2a:	d812      	bhi.n	800ac52 <_malloc_r+0x426>
 800ac2c:	2301      	movs	r3, #1
 800ac2e:	6063      	str	r3, [r4, #4]
 800ac30:	68b3      	ldr	r3, [r6, #8]
 800ac32:	685b      	ldr	r3, [r3, #4]
 800ac34:	f023 0303 	bic.w	r3, r3, #3
 800ac38:	42bb      	cmp	r3, r7
 800ac3a:	eba3 0207 	sub.w	r2, r3, r7
 800ac3e:	d301      	bcc.n	800ac44 <_malloc_r+0x418>
 800ac40:	2a0f      	cmp	r2, #15
 800ac42:	dc22      	bgt.n	800ac8a <_malloc_r+0x45e>
 800ac44:	4628      	mov	r0, r5
 800ac46:	f000 f85f 	bl	800ad08 <__malloc_unlock>
 800ac4a:	e5fb      	b.n	800a844 <_malloc_r+0x18>
 800ac4c:	4610      	mov	r0, r2
 800ac4e:	46d8      	mov	r8, fp
 800ac50:	e7dd      	b.n	800ac0e <_malloc_r+0x3e2>
 800ac52:	2105      	movs	r1, #5
 800ac54:	f8da 2004 	ldr.w	r2, [sl, #4]
 800ac58:	f1a9 090c 	sub.w	r9, r9, #12
 800ac5c:	f029 0907 	bic.w	r9, r9, #7
 800ac60:	f002 0201 	and.w	r2, r2, #1
 800ac64:	ea42 0209 	orr.w	r2, r2, r9
 800ac68:	f8ca 2004 	str.w	r2, [sl, #4]
 800ac6c:	f1b9 0f0f 	cmp.w	r9, #15
 800ac70:	eb0a 0209 	add.w	r2, sl, r9
 800ac74:	e9c2 1101 	strd	r1, r1, [r2, #4]
 800ac78:	f67f aefc 	bls.w	800aa74 <_malloc_r+0x248>
 800ac7c:	4628      	mov	r0, r5
 800ac7e:	f10a 0108 	add.w	r1, sl, #8
 800ac82:	f003 fd57 	bl	800e734 <_free_r>
 800ac86:	4b06      	ldr	r3, [pc, #24]	; (800aca0 <_malloc_r+0x474>)
 800ac88:	e6f4      	b.n	800aa74 <_malloc_r+0x248>
 800ac8a:	68b4      	ldr	r4, [r6, #8]
 800ac8c:	f047 0301 	orr.w	r3, r7, #1
 800ac90:	f042 0201 	orr.w	r2, r2, #1
 800ac94:	4427      	add	r7, r4
 800ac96:	6063      	str	r3, [r4, #4]
 800ac98:	60b7      	str	r7, [r6, #8]
 800ac9a:	607a      	str	r2, [r7, #4]
 800ac9c:	e5f7      	b.n	800a88e <_malloc_r+0x62>
 800ac9e:	bf00      	nop
 800aca0:	20000c14 	.word	0x20000c14

0800aca4 <_mbrtowc_r>:
 800aca4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aca6:	9e08      	ldr	r6, [sp, #32]
 800aca8:	4c09      	ldr	r4, [pc, #36]	; (800acd0 <_mbrtowc_r+0x2c>)
 800acaa:	4605      	mov	r5, r0
 800acac:	f8d4 70e4 	ldr.w	r7, [r4, #228]	; 0xe4
 800acb0:	4614      	mov	r4, r2
 800acb2:	9600      	str	r6, [sp, #0]
 800acb4:	b912      	cbnz	r2, 800acbc <_mbrtowc_r+0x18>
 800acb6:	2301      	movs	r3, #1
 800acb8:	4621      	mov	r1, r4
 800acba:	4a06      	ldr	r2, [pc, #24]	; (800acd4 <_mbrtowc_r+0x30>)
 800acbc:	47b8      	blx	r7
 800acbe:	1c43      	adds	r3, r0, #1
 800acc0:	bf01      	itttt	eq
 800acc2:	2300      	moveq	r3, #0
 800acc4:	6033      	streq	r3, [r6, #0]
 800acc6:	238a      	moveq	r3, #138	; 0x8a
 800acc8:	602b      	streq	r3, [r5, #0]
 800acca:	b003      	add	sp, #12
 800accc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acce:	bf00      	nop
 800acd0:	2000047c 	.word	0x2000047c
 800acd4:	0806016f 	.word	0x0806016f

0800acd8 <__ascii_mbtowc>:
 800acd8:	b082      	sub	sp, #8
 800acda:	b901      	cbnz	r1, 800acde <__ascii_mbtowc+0x6>
 800acdc:	a901      	add	r1, sp, #4
 800acde:	b142      	cbz	r2, 800acf2 <__ascii_mbtowc+0x1a>
 800ace0:	b14b      	cbz	r3, 800acf6 <__ascii_mbtowc+0x1e>
 800ace2:	7813      	ldrb	r3, [r2, #0]
 800ace4:	600b      	str	r3, [r1, #0]
 800ace6:	7812      	ldrb	r2, [r2, #0]
 800ace8:	1e10      	subs	r0, r2, #0
 800acea:	bf18      	it	ne
 800acec:	2001      	movne	r0, #1
 800acee:	b002      	add	sp, #8
 800acf0:	4770      	bx	lr
 800acf2:	4610      	mov	r0, r2
 800acf4:	e7fb      	b.n	800acee <__ascii_mbtowc+0x16>
 800acf6:	f06f 0001 	mvn.w	r0, #1
 800acfa:	e7f8      	b.n	800acee <__ascii_mbtowc+0x16>

0800acfc <__malloc_lock>:
 800acfc:	4801      	ldr	r0, [pc, #4]	; (800ad04 <__malloc_lock+0x8>)
 800acfe:	f7ff bd71 	b.w	800a7e4 <__retarget_lock_acquire_recursive>
 800ad02:	bf00      	nop
 800ad04:	20000c11 	.word	0x20000c11

0800ad08 <__malloc_unlock>:
 800ad08:	4801      	ldr	r0, [pc, #4]	; (800ad10 <__malloc_unlock+0x8>)
 800ad0a:	f7ff bd6c 	b.w	800a7e6 <__retarget_lock_release_recursive>
 800ad0e:	bf00      	nop
 800ad10:	20000c11 	.word	0x20000c11

0800ad14 <_read_r>:
 800ad14:	b538      	push	{r3, r4, r5, lr}
 800ad16:	4604      	mov	r4, r0
 800ad18:	4608      	mov	r0, r1
 800ad1a:	4611      	mov	r1, r2
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	4d05      	ldr	r5, [pc, #20]	; (800ad34 <_read_r+0x20>)
 800ad20:	602a      	str	r2, [r5, #0]
 800ad22:	461a      	mov	r2, r3
 800ad24:	f7fa fcaf 	bl	8005686 <_read>
 800ad28:	1c43      	adds	r3, r0, #1
 800ad2a:	d102      	bne.n	800ad32 <_read_r+0x1e>
 800ad2c:	682b      	ldr	r3, [r5, #0]
 800ad2e:	b103      	cbz	r3, 800ad32 <_read_r+0x1e>
 800ad30:	6023      	str	r3, [r4, #0]
 800ad32:	bd38      	pop	{r3, r4, r5, pc}
 800ad34:	20000c48 	.word	0x20000c48

0800ad38 <realloc>:
 800ad38:	4b02      	ldr	r3, [pc, #8]	; (800ad44 <realloc+0xc>)
 800ad3a:	460a      	mov	r2, r1
 800ad3c:	4601      	mov	r1, r0
 800ad3e:	6818      	ldr	r0, [r3, #0]
 800ad40:	f000 b802 	b.w	800ad48 <_realloc_r>
 800ad44:	20000048 	.word	0x20000048

0800ad48 <_realloc_r>:
 800ad48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad4c:	460c      	mov	r4, r1
 800ad4e:	4681      	mov	r9, r0
 800ad50:	4611      	mov	r1, r2
 800ad52:	b924      	cbnz	r4, 800ad5e <_realloc_r+0x16>
 800ad54:	b003      	add	sp, #12
 800ad56:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad5a:	f7ff bd67 	b.w	800a82c <_malloc_r>
 800ad5e:	9201      	str	r2, [sp, #4]
 800ad60:	f7ff ffcc 	bl	800acfc <__malloc_lock>
 800ad64:	9901      	ldr	r1, [sp, #4]
 800ad66:	f101 080b 	add.w	r8, r1, #11
 800ad6a:	f1b8 0f16 	cmp.w	r8, #22
 800ad6e:	d90b      	bls.n	800ad88 <_realloc_r+0x40>
 800ad70:	f038 0807 	bics.w	r8, r8, #7
 800ad74:	d50a      	bpl.n	800ad8c <_realloc_r+0x44>
 800ad76:	230c      	movs	r3, #12
 800ad78:	f04f 0b00 	mov.w	fp, #0
 800ad7c:	f8c9 3000 	str.w	r3, [r9]
 800ad80:	4658      	mov	r0, fp
 800ad82:	b003      	add	sp, #12
 800ad84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad88:	f04f 0810 	mov.w	r8, #16
 800ad8c:	4588      	cmp	r8, r1
 800ad8e:	d3f2      	bcc.n	800ad76 <_realloc_r+0x2e>
 800ad90:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800ad94:	f1a4 0a08 	sub.w	sl, r4, #8
 800ad98:	f025 0603 	bic.w	r6, r5, #3
 800ad9c:	45b0      	cmp	r8, r6
 800ad9e:	f340 8171 	ble.w	800b084 <_realloc_r+0x33c>
 800ada2:	4a9c      	ldr	r2, [pc, #624]	; (800b014 <_realloc_r+0x2cc>)
 800ada4:	eb0a 0306 	add.w	r3, sl, r6
 800ada8:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800adac:	685a      	ldr	r2, [r3, #4]
 800adae:	459c      	cmp	ip, r3
 800adb0:	d005      	beq.n	800adbe <_realloc_r+0x76>
 800adb2:	f022 0001 	bic.w	r0, r2, #1
 800adb6:	4418      	add	r0, r3
 800adb8:	6840      	ldr	r0, [r0, #4]
 800adba:	07c7      	lsls	r7, r0, #31
 800adbc:	d427      	bmi.n	800ae0e <_realloc_r+0xc6>
 800adbe:	f022 0203 	bic.w	r2, r2, #3
 800adc2:	459c      	cmp	ip, r3
 800adc4:	eb06 0702 	add.w	r7, r6, r2
 800adc8:	d119      	bne.n	800adfe <_realloc_r+0xb6>
 800adca:	f108 0010 	add.w	r0, r8, #16
 800adce:	42b8      	cmp	r0, r7
 800add0:	dc1f      	bgt.n	800ae12 <_realloc_r+0xca>
 800add2:	4a90      	ldr	r2, [pc, #576]	; (800b014 <_realloc_r+0x2cc>)
 800add4:	eba7 0708 	sub.w	r7, r7, r8
 800add8:	eb0a 0308 	add.w	r3, sl, r8
 800addc:	f047 0701 	orr.w	r7, r7, #1
 800ade0:	6093      	str	r3, [r2, #8]
 800ade2:	605f      	str	r7, [r3, #4]
 800ade4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ade8:	4648      	mov	r0, r9
 800adea:	f003 0301 	and.w	r3, r3, #1
 800adee:	ea43 0308 	orr.w	r3, r3, r8
 800adf2:	f844 3c04 	str.w	r3, [r4, #-4]
 800adf6:	f7ff ff87 	bl	800ad08 <__malloc_unlock>
 800adfa:	46a3      	mov	fp, r4
 800adfc:	e7c0      	b.n	800ad80 <_realloc_r+0x38>
 800adfe:	45b8      	cmp	r8, r7
 800ae00:	dc07      	bgt.n	800ae12 <_realloc_r+0xca>
 800ae02:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800ae06:	60da      	str	r2, [r3, #12]
 800ae08:	6093      	str	r3, [r2, #8]
 800ae0a:	4655      	mov	r5, sl
 800ae0c:	e080      	b.n	800af10 <_realloc_r+0x1c8>
 800ae0e:	2200      	movs	r2, #0
 800ae10:	4613      	mov	r3, r2
 800ae12:	07e8      	lsls	r0, r5, #31
 800ae14:	f100 80e8 	bmi.w	800afe8 <_realloc_r+0x2a0>
 800ae18:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800ae1c:	ebaa 0505 	sub.w	r5, sl, r5
 800ae20:	6868      	ldr	r0, [r5, #4]
 800ae22:	f020 0003 	bic.w	r0, r0, #3
 800ae26:	eb00 0b06 	add.w	fp, r0, r6
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	f000 80a7 	beq.w	800af7e <_realloc_r+0x236>
 800ae30:	459c      	cmp	ip, r3
 800ae32:	eb02 070b 	add.w	r7, r2, fp
 800ae36:	d14b      	bne.n	800aed0 <_realloc_r+0x188>
 800ae38:	f108 0310 	add.w	r3, r8, #16
 800ae3c:	42bb      	cmp	r3, r7
 800ae3e:	f300 809e 	bgt.w	800af7e <_realloc_r+0x236>
 800ae42:	46ab      	mov	fp, r5
 800ae44:	68eb      	ldr	r3, [r5, #12]
 800ae46:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800ae4a:	60d3      	str	r3, [r2, #12]
 800ae4c:	609a      	str	r2, [r3, #8]
 800ae4e:	1f32      	subs	r2, r6, #4
 800ae50:	2a24      	cmp	r2, #36	; 0x24
 800ae52:	d838      	bhi.n	800aec6 <_realloc_r+0x17e>
 800ae54:	2a13      	cmp	r2, #19
 800ae56:	d934      	bls.n	800aec2 <_realloc_r+0x17a>
 800ae58:	6823      	ldr	r3, [r4, #0]
 800ae5a:	2a1b      	cmp	r2, #27
 800ae5c:	60ab      	str	r3, [r5, #8]
 800ae5e:	6863      	ldr	r3, [r4, #4]
 800ae60:	60eb      	str	r3, [r5, #12]
 800ae62:	d81b      	bhi.n	800ae9c <_realloc_r+0x154>
 800ae64:	3408      	adds	r4, #8
 800ae66:	f105 0310 	add.w	r3, r5, #16
 800ae6a:	6822      	ldr	r2, [r4, #0]
 800ae6c:	601a      	str	r2, [r3, #0]
 800ae6e:	6862      	ldr	r2, [r4, #4]
 800ae70:	605a      	str	r2, [r3, #4]
 800ae72:	68a2      	ldr	r2, [r4, #8]
 800ae74:	609a      	str	r2, [r3, #8]
 800ae76:	4a67      	ldr	r2, [pc, #412]	; (800b014 <_realloc_r+0x2cc>)
 800ae78:	eba7 0708 	sub.w	r7, r7, r8
 800ae7c:	eb05 0308 	add.w	r3, r5, r8
 800ae80:	f047 0701 	orr.w	r7, r7, #1
 800ae84:	6093      	str	r3, [r2, #8]
 800ae86:	605f      	str	r7, [r3, #4]
 800ae88:	686b      	ldr	r3, [r5, #4]
 800ae8a:	f003 0301 	and.w	r3, r3, #1
 800ae8e:	ea43 0308 	orr.w	r3, r3, r8
 800ae92:	606b      	str	r3, [r5, #4]
 800ae94:	4648      	mov	r0, r9
 800ae96:	f7ff ff37 	bl	800ad08 <__malloc_unlock>
 800ae9a:	e771      	b.n	800ad80 <_realloc_r+0x38>
 800ae9c:	68a3      	ldr	r3, [r4, #8]
 800ae9e:	2a24      	cmp	r2, #36	; 0x24
 800aea0:	612b      	str	r3, [r5, #16]
 800aea2:	68e3      	ldr	r3, [r4, #12]
 800aea4:	bf18      	it	ne
 800aea6:	3410      	addne	r4, #16
 800aea8:	616b      	str	r3, [r5, #20]
 800aeaa:	bf09      	itett	eq
 800aeac:	6923      	ldreq	r3, [r4, #16]
 800aeae:	f105 0318 	addne.w	r3, r5, #24
 800aeb2:	61ab      	streq	r3, [r5, #24]
 800aeb4:	6962      	ldreq	r2, [r4, #20]
 800aeb6:	bf02      	ittt	eq
 800aeb8:	f105 0320 	addeq.w	r3, r5, #32
 800aebc:	61ea      	streq	r2, [r5, #28]
 800aebe:	3418      	addeq	r4, #24
 800aec0:	e7d3      	b.n	800ae6a <_realloc_r+0x122>
 800aec2:	465b      	mov	r3, fp
 800aec4:	e7d1      	b.n	800ae6a <_realloc_r+0x122>
 800aec6:	4621      	mov	r1, r4
 800aec8:	4658      	mov	r0, fp
 800aeca:	f004 f895 	bl	800eff8 <memmove>
 800aece:	e7d2      	b.n	800ae76 <_realloc_r+0x12e>
 800aed0:	45b8      	cmp	r8, r7
 800aed2:	dc54      	bgt.n	800af7e <_realloc_r+0x236>
 800aed4:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800aed8:	4628      	mov	r0, r5
 800aeda:	60da      	str	r2, [r3, #12]
 800aedc:	6093      	str	r3, [r2, #8]
 800aede:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800aee2:	68eb      	ldr	r3, [r5, #12]
 800aee4:	60d3      	str	r3, [r2, #12]
 800aee6:	609a      	str	r2, [r3, #8]
 800aee8:	1f32      	subs	r2, r6, #4
 800aeea:	2a24      	cmp	r2, #36	; 0x24
 800aeec:	d843      	bhi.n	800af76 <_realloc_r+0x22e>
 800aeee:	2a13      	cmp	r2, #19
 800aef0:	d908      	bls.n	800af04 <_realloc_r+0x1bc>
 800aef2:	6823      	ldr	r3, [r4, #0]
 800aef4:	2a1b      	cmp	r2, #27
 800aef6:	60ab      	str	r3, [r5, #8]
 800aef8:	6863      	ldr	r3, [r4, #4]
 800aefa:	60eb      	str	r3, [r5, #12]
 800aefc:	d828      	bhi.n	800af50 <_realloc_r+0x208>
 800aefe:	3408      	adds	r4, #8
 800af00:	f105 0010 	add.w	r0, r5, #16
 800af04:	6823      	ldr	r3, [r4, #0]
 800af06:	6003      	str	r3, [r0, #0]
 800af08:	6863      	ldr	r3, [r4, #4]
 800af0a:	6043      	str	r3, [r0, #4]
 800af0c:	68a3      	ldr	r3, [r4, #8]
 800af0e:	6083      	str	r3, [r0, #8]
 800af10:	686b      	ldr	r3, [r5, #4]
 800af12:	eba7 0008 	sub.w	r0, r7, r8
 800af16:	280f      	cmp	r0, #15
 800af18:	f003 0301 	and.w	r3, r3, #1
 800af1c:	eb05 0207 	add.w	r2, r5, r7
 800af20:	f240 80b2 	bls.w	800b088 <_realloc_r+0x340>
 800af24:	eb05 0108 	add.w	r1, r5, r8
 800af28:	ea48 0303 	orr.w	r3, r8, r3
 800af2c:	f040 0001 	orr.w	r0, r0, #1
 800af30:	606b      	str	r3, [r5, #4]
 800af32:	6048      	str	r0, [r1, #4]
 800af34:	6853      	ldr	r3, [r2, #4]
 800af36:	4648      	mov	r0, r9
 800af38:	f043 0301 	orr.w	r3, r3, #1
 800af3c:	6053      	str	r3, [r2, #4]
 800af3e:	3108      	adds	r1, #8
 800af40:	f003 fbf8 	bl	800e734 <_free_r>
 800af44:	4648      	mov	r0, r9
 800af46:	f7ff fedf 	bl	800ad08 <__malloc_unlock>
 800af4a:	f105 0b08 	add.w	fp, r5, #8
 800af4e:	e717      	b.n	800ad80 <_realloc_r+0x38>
 800af50:	68a3      	ldr	r3, [r4, #8]
 800af52:	2a24      	cmp	r2, #36	; 0x24
 800af54:	612b      	str	r3, [r5, #16]
 800af56:	68e3      	ldr	r3, [r4, #12]
 800af58:	bf18      	it	ne
 800af5a:	f105 0018 	addne.w	r0, r5, #24
 800af5e:	616b      	str	r3, [r5, #20]
 800af60:	bf09      	itett	eq
 800af62:	6923      	ldreq	r3, [r4, #16]
 800af64:	3410      	addne	r4, #16
 800af66:	61ab      	streq	r3, [r5, #24]
 800af68:	6963      	ldreq	r3, [r4, #20]
 800af6a:	bf02      	ittt	eq
 800af6c:	f105 0020 	addeq.w	r0, r5, #32
 800af70:	61eb      	streq	r3, [r5, #28]
 800af72:	3418      	addeq	r4, #24
 800af74:	e7c6      	b.n	800af04 <_realloc_r+0x1bc>
 800af76:	4621      	mov	r1, r4
 800af78:	f004 f83e 	bl	800eff8 <memmove>
 800af7c:	e7c8      	b.n	800af10 <_realloc_r+0x1c8>
 800af7e:	45d8      	cmp	r8, fp
 800af80:	dc32      	bgt.n	800afe8 <_realloc_r+0x2a0>
 800af82:	4628      	mov	r0, r5
 800af84:	68eb      	ldr	r3, [r5, #12]
 800af86:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800af8a:	60d3      	str	r3, [r2, #12]
 800af8c:	609a      	str	r2, [r3, #8]
 800af8e:	1f32      	subs	r2, r6, #4
 800af90:	2a24      	cmp	r2, #36	; 0x24
 800af92:	d825      	bhi.n	800afe0 <_realloc_r+0x298>
 800af94:	2a13      	cmp	r2, #19
 800af96:	d908      	bls.n	800afaa <_realloc_r+0x262>
 800af98:	6823      	ldr	r3, [r4, #0]
 800af9a:	2a1b      	cmp	r2, #27
 800af9c:	60ab      	str	r3, [r5, #8]
 800af9e:	6863      	ldr	r3, [r4, #4]
 800afa0:	60eb      	str	r3, [r5, #12]
 800afa2:	d80a      	bhi.n	800afba <_realloc_r+0x272>
 800afa4:	3408      	adds	r4, #8
 800afa6:	f105 0010 	add.w	r0, r5, #16
 800afaa:	6823      	ldr	r3, [r4, #0]
 800afac:	6003      	str	r3, [r0, #0]
 800afae:	6863      	ldr	r3, [r4, #4]
 800afb0:	6043      	str	r3, [r0, #4]
 800afb2:	68a3      	ldr	r3, [r4, #8]
 800afb4:	6083      	str	r3, [r0, #8]
 800afb6:	465f      	mov	r7, fp
 800afb8:	e7aa      	b.n	800af10 <_realloc_r+0x1c8>
 800afba:	68a3      	ldr	r3, [r4, #8]
 800afbc:	2a24      	cmp	r2, #36	; 0x24
 800afbe:	612b      	str	r3, [r5, #16]
 800afc0:	68e3      	ldr	r3, [r4, #12]
 800afc2:	bf18      	it	ne
 800afc4:	f105 0018 	addne.w	r0, r5, #24
 800afc8:	616b      	str	r3, [r5, #20]
 800afca:	bf09      	itett	eq
 800afcc:	6923      	ldreq	r3, [r4, #16]
 800afce:	3410      	addne	r4, #16
 800afd0:	61ab      	streq	r3, [r5, #24]
 800afd2:	6963      	ldreq	r3, [r4, #20]
 800afd4:	bf02      	ittt	eq
 800afd6:	f105 0020 	addeq.w	r0, r5, #32
 800afda:	61eb      	streq	r3, [r5, #28]
 800afdc:	3418      	addeq	r4, #24
 800afde:	e7e4      	b.n	800afaa <_realloc_r+0x262>
 800afe0:	4621      	mov	r1, r4
 800afe2:	f004 f809 	bl	800eff8 <memmove>
 800afe6:	e7e6      	b.n	800afb6 <_realloc_r+0x26e>
 800afe8:	4648      	mov	r0, r9
 800afea:	f7ff fc1f 	bl	800a82c <_malloc_r>
 800afee:	4683      	mov	fp, r0
 800aff0:	2800      	cmp	r0, #0
 800aff2:	f43f af4f 	beq.w	800ae94 <_realloc_r+0x14c>
 800aff6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800affa:	f1a0 0208 	sub.w	r2, r0, #8
 800affe:	f023 0301 	bic.w	r3, r3, #1
 800b002:	4453      	add	r3, sl
 800b004:	4293      	cmp	r3, r2
 800b006:	d107      	bne.n	800b018 <_realloc_r+0x2d0>
 800b008:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b00c:	f027 0703 	bic.w	r7, r7, #3
 800b010:	4437      	add	r7, r6
 800b012:	e6fa      	b.n	800ae0a <_realloc_r+0xc2>
 800b014:	200005e8 	.word	0x200005e8
 800b018:	1f32      	subs	r2, r6, #4
 800b01a:	2a24      	cmp	r2, #36	; 0x24
 800b01c:	d82e      	bhi.n	800b07c <_realloc_r+0x334>
 800b01e:	2a13      	cmp	r2, #19
 800b020:	d929      	bls.n	800b076 <_realloc_r+0x32e>
 800b022:	6823      	ldr	r3, [r4, #0]
 800b024:	2a1b      	cmp	r2, #27
 800b026:	6003      	str	r3, [r0, #0]
 800b028:	6863      	ldr	r3, [r4, #4]
 800b02a:	6043      	str	r3, [r0, #4]
 800b02c:	d80e      	bhi.n	800b04c <_realloc_r+0x304>
 800b02e:	f104 0208 	add.w	r2, r4, #8
 800b032:	f100 0308 	add.w	r3, r0, #8
 800b036:	6811      	ldr	r1, [r2, #0]
 800b038:	6019      	str	r1, [r3, #0]
 800b03a:	6851      	ldr	r1, [r2, #4]
 800b03c:	6059      	str	r1, [r3, #4]
 800b03e:	6892      	ldr	r2, [r2, #8]
 800b040:	609a      	str	r2, [r3, #8]
 800b042:	4621      	mov	r1, r4
 800b044:	4648      	mov	r0, r9
 800b046:	f003 fb75 	bl	800e734 <_free_r>
 800b04a:	e723      	b.n	800ae94 <_realloc_r+0x14c>
 800b04c:	68a3      	ldr	r3, [r4, #8]
 800b04e:	2a24      	cmp	r2, #36	; 0x24
 800b050:	6083      	str	r3, [r0, #8]
 800b052:	68e3      	ldr	r3, [r4, #12]
 800b054:	bf18      	it	ne
 800b056:	f104 0210 	addne.w	r2, r4, #16
 800b05a:	60c3      	str	r3, [r0, #12]
 800b05c:	bf09      	itett	eq
 800b05e:	6923      	ldreq	r3, [r4, #16]
 800b060:	f100 0310 	addne.w	r3, r0, #16
 800b064:	6103      	streq	r3, [r0, #16]
 800b066:	6961      	ldreq	r1, [r4, #20]
 800b068:	bf02      	ittt	eq
 800b06a:	f104 0218 	addeq.w	r2, r4, #24
 800b06e:	f100 0318 	addeq.w	r3, r0, #24
 800b072:	6141      	streq	r1, [r0, #20]
 800b074:	e7df      	b.n	800b036 <_realloc_r+0x2ee>
 800b076:	4603      	mov	r3, r0
 800b078:	4622      	mov	r2, r4
 800b07a:	e7dc      	b.n	800b036 <_realloc_r+0x2ee>
 800b07c:	4621      	mov	r1, r4
 800b07e:	f003 ffbb 	bl	800eff8 <memmove>
 800b082:	e7de      	b.n	800b042 <_realloc_r+0x2fa>
 800b084:	4637      	mov	r7, r6
 800b086:	e6c0      	b.n	800ae0a <_realloc_r+0xc2>
 800b088:	431f      	orrs	r7, r3
 800b08a:	606f      	str	r7, [r5, #4]
 800b08c:	6853      	ldr	r3, [r2, #4]
 800b08e:	f043 0301 	orr.w	r3, r3, #1
 800b092:	6053      	str	r3, [r2, #4]
 800b094:	e756      	b.n	800af44 <_realloc_r+0x1fc>
 800b096:	bf00      	nop

0800b098 <_sbrk_r>:
 800b098:	b538      	push	{r3, r4, r5, lr}
 800b09a:	2300      	movs	r3, #0
 800b09c:	4d05      	ldr	r5, [pc, #20]	; (800b0b4 <_sbrk_r+0x1c>)
 800b09e:	4604      	mov	r4, r0
 800b0a0:	4608      	mov	r0, r1
 800b0a2:	602b      	str	r3, [r5, #0]
 800b0a4:	f7fa fb58 	bl	8005758 <_sbrk>
 800b0a8:	1c43      	adds	r3, r0, #1
 800b0aa:	d102      	bne.n	800b0b2 <_sbrk_r+0x1a>
 800b0ac:	682b      	ldr	r3, [r5, #0]
 800b0ae:	b103      	cbz	r3, 800b0b2 <_sbrk_r+0x1a>
 800b0b0:	6023      	str	r3, [r4, #0]
 800b0b2:	bd38      	pop	{r3, r4, r5, pc}
 800b0b4:	20000c48 	.word	0x20000c48

0800b0b8 <__sccl>:
 800b0b8:	b570      	push	{r4, r5, r6, lr}
 800b0ba:	780b      	ldrb	r3, [r1, #0]
 800b0bc:	4604      	mov	r4, r0
 800b0be:	2b5e      	cmp	r3, #94	; 0x5e
 800b0c0:	bf13      	iteet	ne
 800b0c2:	2200      	movne	r2, #0
 800b0c4:	2201      	moveq	r2, #1
 800b0c6:	784b      	ldrbeq	r3, [r1, #1]
 800b0c8:	1c48      	addne	r0, r1, #1
 800b0ca:	bf08      	it	eq
 800b0cc:	1c88      	addeq	r0, r1, #2
 800b0ce:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800b0d2:	1e61      	subs	r1, r4, #1
 800b0d4:	f801 2f01 	strb.w	r2, [r1, #1]!
 800b0d8:	42a9      	cmp	r1, r5
 800b0da:	d1fb      	bne.n	800b0d4 <__sccl+0x1c>
 800b0dc:	b90b      	cbnz	r3, 800b0e2 <__sccl+0x2a>
 800b0de:	3801      	subs	r0, #1
 800b0e0:	bd70      	pop	{r4, r5, r6, pc}
 800b0e2:	f082 0201 	eor.w	r2, r2, #1
 800b0e6:	4605      	mov	r5, r0
 800b0e8:	54e2      	strb	r2, [r4, r3]
 800b0ea:	4628      	mov	r0, r5
 800b0ec:	f810 1b01 	ldrb.w	r1, [r0], #1
 800b0f0:	292d      	cmp	r1, #45	; 0x2d
 800b0f2:	d006      	beq.n	800b102 <__sccl+0x4a>
 800b0f4:	295d      	cmp	r1, #93	; 0x5d
 800b0f6:	d0f3      	beq.n	800b0e0 <__sccl+0x28>
 800b0f8:	b909      	cbnz	r1, 800b0fe <__sccl+0x46>
 800b0fa:	4628      	mov	r0, r5
 800b0fc:	e7f0      	b.n	800b0e0 <__sccl+0x28>
 800b0fe:	460b      	mov	r3, r1
 800b100:	e7f1      	b.n	800b0e6 <__sccl+0x2e>
 800b102:	786e      	ldrb	r6, [r5, #1]
 800b104:	2e5d      	cmp	r6, #93	; 0x5d
 800b106:	d0fa      	beq.n	800b0fe <__sccl+0x46>
 800b108:	42b3      	cmp	r3, r6
 800b10a:	dcf8      	bgt.n	800b0fe <__sccl+0x46>
 800b10c:	4619      	mov	r1, r3
 800b10e:	3502      	adds	r5, #2
 800b110:	3101      	adds	r1, #1
 800b112:	428e      	cmp	r6, r1
 800b114:	5462      	strb	r2, [r4, r1]
 800b116:	dcfb      	bgt.n	800b110 <__sccl+0x58>
 800b118:	1af1      	subs	r1, r6, r3
 800b11a:	3901      	subs	r1, #1
 800b11c:	42b3      	cmp	r3, r6
 800b11e:	bfa8      	it	ge
 800b120:	2100      	movge	r1, #0
 800b122:	1c58      	adds	r0, r3, #1
 800b124:	1843      	adds	r3, r0, r1
 800b126:	e7e0      	b.n	800b0ea <__sccl+0x32>

0800b128 <nanf>:
 800b128:	4800      	ldr	r0, [pc, #0]	; (800b12c <nanf+0x4>)
 800b12a:	4770      	bx	lr
 800b12c:	7fc00000 	.word	0x7fc00000

0800b130 <sprintf>:
 800b130:	b40e      	push	{r1, r2, r3}
 800b132:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b136:	b500      	push	{lr}
 800b138:	b09c      	sub	sp, #112	; 0x70
 800b13a:	ab1d      	add	r3, sp, #116	; 0x74
 800b13c:	9002      	str	r0, [sp, #8]
 800b13e:	9006      	str	r0, [sp, #24]
 800b140:	9107      	str	r1, [sp, #28]
 800b142:	9104      	str	r1, [sp, #16]
 800b144:	4808      	ldr	r0, [pc, #32]	; (800b168 <sprintf+0x38>)
 800b146:	4909      	ldr	r1, [pc, #36]	; (800b16c <sprintf+0x3c>)
 800b148:	f853 2b04 	ldr.w	r2, [r3], #4
 800b14c:	9105      	str	r1, [sp, #20]
 800b14e:	6800      	ldr	r0, [r0, #0]
 800b150:	a902      	add	r1, sp, #8
 800b152:	9301      	str	r3, [sp, #4]
 800b154:	f001 f8d4 	bl	800c300 <_svfprintf_r>
 800b158:	2200      	movs	r2, #0
 800b15a:	9b02      	ldr	r3, [sp, #8]
 800b15c:	701a      	strb	r2, [r3, #0]
 800b15e:	b01c      	add	sp, #112	; 0x70
 800b160:	f85d eb04 	ldr.w	lr, [sp], #4
 800b164:	b003      	add	sp, #12
 800b166:	4770      	bx	lr
 800b168:	20000048 	.word	0x20000048
 800b16c:	ffff0208 	.word	0xffff0208

0800b170 <sulp>:
 800b170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b174:	460f      	mov	r7, r1
 800b176:	4690      	mov	r8, r2
 800b178:	f004 fa7a 	bl	800f670 <__ulp>
 800b17c:	4604      	mov	r4, r0
 800b17e:	460d      	mov	r5, r1
 800b180:	f1b8 0f00 	cmp.w	r8, #0
 800b184:	d011      	beq.n	800b1aa <sulp+0x3a>
 800b186:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800b18a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b18e:	2b00      	cmp	r3, #0
 800b190:	dd0b      	ble.n	800b1aa <sulp+0x3a>
 800b192:	2400      	movs	r4, #0
 800b194:	051b      	lsls	r3, r3, #20
 800b196:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b19a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b19e:	4622      	mov	r2, r4
 800b1a0:	462b      	mov	r3, r5
 800b1a2:	f7f5 fa05 	bl	80005b0 <__aeabi_dmul>
 800b1a6:	4604      	mov	r4, r0
 800b1a8:	460d      	mov	r5, r1
 800b1aa:	4620      	mov	r0, r4
 800b1ac:	4629      	mov	r1, r5
 800b1ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1b2:	0000      	movs	r0, r0
 800b1b4:	0000      	movs	r0, r0
	...

0800b1b8 <_strtod_l>:
 800b1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1bc:	469b      	mov	fp, r3
 800b1be:	2300      	movs	r3, #0
 800b1c0:	b09f      	sub	sp, #124	; 0x7c
 800b1c2:	931a      	str	r3, [sp, #104]	; 0x68
 800b1c4:	4b9e      	ldr	r3, [pc, #632]	; (800b440 <_strtod_l+0x288>)
 800b1c6:	4682      	mov	sl, r0
 800b1c8:	681f      	ldr	r7, [r3, #0]
 800b1ca:	460e      	mov	r6, r1
 800b1cc:	4638      	mov	r0, r7
 800b1ce:	9215      	str	r2, [sp, #84]	; 0x54
 800b1d0:	f7f5 f82a 	bl	8000228 <strlen>
 800b1d4:	f04f 0800 	mov.w	r8, #0
 800b1d8:	4604      	mov	r4, r0
 800b1da:	f04f 0900 	mov.w	r9, #0
 800b1de:	9619      	str	r6, [sp, #100]	; 0x64
 800b1e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b1e2:	781a      	ldrb	r2, [r3, #0]
 800b1e4:	2a2b      	cmp	r2, #43	; 0x2b
 800b1e6:	d04c      	beq.n	800b282 <_strtod_l+0xca>
 800b1e8:	d83a      	bhi.n	800b260 <_strtod_l+0xa8>
 800b1ea:	2a0d      	cmp	r2, #13
 800b1ec:	d833      	bhi.n	800b256 <_strtod_l+0x9e>
 800b1ee:	2a08      	cmp	r2, #8
 800b1f0:	d833      	bhi.n	800b25a <_strtod_l+0xa2>
 800b1f2:	2a00      	cmp	r2, #0
 800b1f4:	d03d      	beq.n	800b272 <_strtod_l+0xba>
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	930a      	str	r3, [sp, #40]	; 0x28
 800b1fa:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800b1fc:	782b      	ldrb	r3, [r5, #0]
 800b1fe:	2b30      	cmp	r3, #48	; 0x30
 800b200:	f040 80aa 	bne.w	800b358 <_strtod_l+0x1a0>
 800b204:	786b      	ldrb	r3, [r5, #1]
 800b206:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b20a:	2b58      	cmp	r3, #88	; 0x58
 800b20c:	d166      	bne.n	800b2dc <_strtod_l+0x124>
 800b20e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b210:	4650      	mov	r0, sl
 800b212:	9301      	str	r3, [sp, #4]
 800b214:	ab1a      	add	r3, sp, #104	; 0x68
 800b216:	9300      	str	r3, [sp, #0]
 800b218:	4a8a      	ldr	r2, [pc, #552]	; (800b444 <_strtod_l+0x28c>)
 800b21a:	f8cd b008 	str.w	fp, [sp, #8]
 800b21e:	ab1b      	add	r3, sp, #108	; 0x6c
 800b220:	a919      	add	r1, sp, #100	; 0x64
 800b222:	f003 fbcf 	bl	800e9c4 <__gethex>
 800b226:	f010 0607 	ands.w	r6, r0, #7
 800b22a:	4604      	mov	r4, r0
 800b22c:	d005      	beq.n	800b23a <_strtod_l+0x82>
 800b22e:	2e06      	cmp	r6, #6
 800b230:	d129      	bne.n	800b286 <_strtod_l+0xce>
 800b232:	2300      	movs	r3, #0
 800b234:	3501      	adds	r5, #1
 800b236:	9519      	str	r5, [sp, #100]	; 0x64
 800b238:	930a      	str	r3, [sp, #40]	; 0x28
 800b23a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	f040 858a 	bne.w	800bd56 <_strtod_l+0xb9e>
 800b242:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b244:	b1d3      	cbz	r3, 800b27c <_strtod_l+0xc4>
 800b246:	4642      	mov	r2, r8
 800b248:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b24c:	4610      	mov	r0, r2
 800b24e:	4619      	mov	r1, r3
 800b250:	b01f      	add	sp, #124	; 0x7c
 800b252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b256:	2a20      	cmp	r2, #32
 800b258:	d1cd      	bne.n	800b1f6 <_strtod_l+0x3e>
 800b25a:	3301      	adds	r3, #1
 800b25c:	9319      	str	r3, [sp, #100]	; 0x64
 800b25e:	e7bf      	b.n	800b1e0 <_strtod_l+0x28>
 800b260:	2a2d      	cmp	r2, #45	; 0x2d
 800b262:	d1c8      	bne.n	800b1f6 <_strtod_l+0x3e>
 800b264:	2201      	movs	r2, #1
 800b266:	920a      	str	r2, [sp, #40]	; 0x28
 800b268:	1c5a      	adds	r2, r3, #1
 800b26a:	9219      	str	r2, [sp, #100]	; 0x64
 800b26c:	785b      	ldrb	r3, [r3, #1]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d1c3      	bne.n	800b1fa <_strtod_l+0x42>
 800b272:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b274:	9619      	str	r6, [sp, #100]	; 0x64
 800b276:	2b00      	cmp	r3, #0
 800b278:	f040 856b 	bne.w	800bd52 <_strtod_l+0xb9a>
 800b27c:	4642      	mov	r2, r8
 800b27e:	464b      	mov	r3, r9
 800b280:	e7e4      	b.n	800b24c <_strtod_l+0x94>
 800b282:	2200      	movs	r2, #0
 800b284:	e7ef      	b.n	800b266 <_strtod_l+0xae>
 800b286:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b288:	b13a      	cbz	r2, 800b29a <_strtod_l+0xe2>
 800b28a:	2135      	movs	r1, #53	; 0x35
 800b28c:	a81c      	add	r0, sp, #112	; 0x70
 800b28e:	f004 faf3 	bl	800f878 <__copybits>
 800b292:	4650      	mov	r0, sl
 800b294:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b296:	f003 feee 	bl	800f076 <_Bfree>
 800b29a:	3e01      	subs	r6, #1
 800b29c:	2e04      	cmp	r6, #4
 800b29e:	d806      	bhi.n	800b2ae <_strtod_l+0xf6>
 800b2a0:	e8df f006 	tbb	[pc, r6]
 800b2a4:	1714030a 	.word	0x1714030a
 800b2a8:	0a          	.byte	0x0a
 800b2a9:	00          	.byte	0x00
 800b2aa:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800b2ae:	0721      	lsls	r1, r4, #28
 800b2b0:	d5c3      	bpl.n	800b23a <_strtod_l+0x82>
 800b2b2:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800b2b6:	e7c0      	b.n	800b23a <_strtod_l+0x82>
 800b2b8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b2ba:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800b2be:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b2c2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b2c6:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800b2ca:	e7f0      	b.n	800b2ae <_strtod_l+0xf6>
 800b2cc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b448 <_strtod_l+0x290>
 800b2d0:	e7ed      	b.n	800b2ae <_strtod_l+0xf6>
 800b2d2:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800b2d6:	f04f 38ff 	mov.w	r8, #4294967295
 800b2da:	e7e8      	b.n	800b2ae <_strtod_l+0xf6>
 800b2dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b2de:	1c5a      	adds	r2, r3, #1
 800b2e0:	9219      	str	r2, [sp, #100]	; 0x64
 800b2e2:	785b      	ldrb	r3, [r3, #1]
 800b2e4:	2b30      	cmp	r3, #48	; 0x30
 800b2e6:	d0f9      	beq.n	800b2dc <_strtod_l+0x124>
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d0a6      	beq.n	800b23a <_strtod_l+0x82>
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	9307      	str	r3, [sp, #28]
 800b2f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b2f2:	220a      	movs	r2, #10
 800b2f4:	9308      	str	r3, [sp, #32]
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	469b      	mov	fp, r3
 800b2fa:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800b2fe:	9819      	ldr	r0, [sp, #100]	; 0x64
 800b300:	7805      	ldrb	r5, [r0, #0]
 800b302:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800b306:	b2d9      	uxtb	r1, r3
 800b308:	2909      	cmp	r1, #9
 800b30a:	d927      	bls.n	800b35c <_strtod_l+0x1a4>
 800b30c:	4622      	mov	r2, r4
 800b30e:	4639      	mov	r1, r7
 800b310:	f004 fb30 	bl	800f974 <strncmp>
 800b314:	2800      	cmp	r0, #0
 800b316:	d033      	beq.n	800b380 <_strtod_l+0x1c8>
 800b318:	2000      	movs	r0, #0
 800b31a:	462a      	mov	r2, r5
 800b31c:	465c      	mov	r4, fp
 800b31e:	4603      	mov	r3, r0
 800b320:	9004      	str	r0, [sp, #16]
 800b322:	2a65      	cmp	r2, #101	; 0x65
 800b324:	d001      	beq.n	800b32a <_strtod_l+0x172>
 800b326:	2a45      	cmp	r2, #69	; 0x45
 800b328:	d114      	bne.n	800b354 <_strtod_l+0x19c>
 800b32a:	b91c      	cbnz	r4, 800b334 <_strtod_l+0x17c>
 800b32c:	9a07      	ldr	r2, [sp, #28]
 800b32e:	4302      	orrs	r2, r0
 800b330:	d09f      	beq.n	800b272 <_strtod_l+0xba>
 800b332:	2400      	movs	r4, #0
 800b334:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800b336:	1c72      	adds	r2, r6, #1
 800b338:	9219      	str	r2, [sp, #100]	; 0x64
 800b33a:	7872      	ldrb	r2, [r6, #1]
 800b33c:	2a2b      	cmp	r2, #43	; 0x2b
 800b33e:	d079      	beq.n	800b434 <_strtod_l+0x27c>
 800b340:	2a2d      	cmp	r2, #45	; 0x2d
 800b342:	f000 8083 	beq.w	800b44c <_strtod_l+0x294>
 800b346:	2700      	movs	r7, #0
 800b348:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b34c:	2909      	cmp	r1, #9
 800b34e:	f240 8083 	bls.w	800b458 <_strtod_l+0x2a0>
 800b352:	9619      	str	r6, [sp, #100]	; 0x64
 800b354:	2500      	movs	r5, #0
 800b356:	e09f      	b.n	800b498 <_strtod_l+0x2e0>
 800b358:	2300      	movs	r3, #0
 800b35a:	e7c8      	b.n	800b2ee <_strtod_l+0x136>
 800b35c:	f1bb 0f08 	cmp.w	fp, #8
 800b360:	bfd5      	itete	le
 800b362:	9906      	ldrle	r1, [sp, #24]
 800b364:	9905      	ldrgt	r1, [sp, #20]
 800b366:	fb02 3301 	mlale	r3, r2, r1, r3
 800b36a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b36e:	f100 0001 	add.w	r0, r0, #1
 800b372:	bfd4      	ite	le
 800b374:	9306      	strle	r3, [sp, #24]
 800b376:	9305      	strgt	r3, [sp, #20]
 800b378:	f10b 0b01 	add.w	fp, fp, #1
 800b37c:	9019      	str	r0, [sp, #100]	; 0x64
 800b37e:	e7be      	b.n	800b2fe <_strtod_l+0x146>
 800b380:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b382:	191a      	adds	r2, r3, r4
 800b384:	9219      	str	r2, [sp, #100]	; 0x64
 800b386:	5d1a      	ldrb	r2, [r3, r4]
 800b388:	f1bb 0f00 	cmp.w	fp, #0
 800b38c:	d036      	beq.n	800b3fc <_strtod_l+0x244>
 800b38e:	465c      	mov	r4, fp
 800b390:	9004      	str	r0, [sp, #16]
 800b392:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b396:	2b09      	cmp	r3, #9
 800b398:	d912      	bls.n	800b3c0 <_strtod_l+0x208>
 800b39a:	2301      	movs	r3, #1
 800b39c:	e7c1      	b.n	800b322 <_strtod_l+0x16a>
 800b39e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b3a0:	3001      	adds	r0, #1
 800b3a2:	1c5a      	adds	r2, r3, #1
 800b3a4:	9219      	str	r2, [sp, #100]	; 0x64
 800b3a6:	785a      	ldrb	r2, [r3, #1]
 800b3a8:	2a30      	cmp	r2, #48	; 0x30
 800b3aa:	d0f8      	beq.n	800b39e <_strtod_l+0x1e6>
 800b3ac:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b3b0:	2b08      	cmp	r3, #8
 800b3b2:	f200 84d5 	bhi.w	800bd60 <_strtod_l+0xba8>
 800b3b6:	9004      	str	r0, [sp, #16]
 800b3b8:	2000      	movs	r0, #0
 800b3ba:	4604      	mov	r4, r0
 800b3bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b3be:	9308      	str	r3, [sp, #32]
 800b3c0:	3a30      	subs	r2, #48	; 0x30
 800b3c2:	f100 0301 	add.w	r3, r0, #1
 800b3c6:	d013      	beq.n	800b3f0 <_strtod_l+0x238>
 800b3c8:	9904      	ldr	r1, [sp, #16]
 800b3ca:	1905      	adds	r5, r0, r4
 800b3cc:	4419      	add	r1, r3
 800b3ce:	9104      	str	r1, [sp, #16]
 800b3d0:	4623      	mov	r3, r4
 800b3d2:	210a      	movs	r1, #10
 800b3d4:	42ab      	cmp	r3, r5
 800b3d6:	d113      	bne.n	800b400 <_strtod_l+0x248>
 800b3d8:	1823      	adds	r3, r4, r0
 800b3da:	2b08      	cmp	r3, #8
 800b3dc:	f104 0401 	add.w	r4, r4, #1
 800b3e0:	4404      	add	r4, r0
 800b3e2:	dc1b      	bgt.n	800b41c <_strtod_l+0x264>
 800b3e4:	230a      	movs	r3, #10
 800b3e6:	9906      	ldr	r1, [sp, #24]
 800b3e8:	fb03 2301 	mla	r3, r3, r1, r2
 800b3ec:	9306      	str	r3, [sp, #24]
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	1c51      	adds	r1, r2, #1
 800b3f6:	9119      	str	r1, [sp, #100]	; 0x64
 800b3f8:	7852      	ldrb	r2, [r2, #1]
 800b3fa:	e7ca      	b.n	800b392 <_strtod_l+0x1da>
 800b3fc:	4658      	mov	r0, fp
 800b3fe:	e7d3      	b.n	800b3a8 <_strtod_l+0x1f0>
 800b400:	2b08      	cmp	r3, #8
 800b402:	dc04      	bgt.n	800b40e <_strtod_l+0x256>
 800b404:	9f06      	ldr	r7, [sp, #24]
 800b406:	434f      	muls	r7, r1
 800b408:	9706      	str	r7, [sp, #24]
 800b40a:	3301      	adds	r3, #1
 800b40c:	e7e2      	b.n	800b3d4 <_strtod_l+0x21c>
 800b40e:	1c5f      	adds	r7, r3, #1
 800b410:	2f10      	cmp	r7, #16
 800b412:	bfde      	ittt	le
 800b414:	9f05      	ldrle	r7, [sp, #20]
 800b416:	434f      	mulle	r7, r1
 800b418:	9705      	strle	r7, [sp, #20]
 800b41a:	e7f6      	b.n	800b40a <_strtod_l+0x252>
 800b41c:	2c10      	cmp	r4, #16
 800b41e:	bfdf      	itttt	le
 800b420:	230a      	movle	r3, #10
 800b422:	9905      	ldrle	r1, [sp, #20]
 800b424:	fb03 2301 	mlale	r3, r3, r1, r2
 800b428:	9305      	strle	r3, [sp, #20]
 800b42a:	e7e0      	b.n	800b3ee <_strtod_l+0x236>
 800b42c:	2300      	movs	r3, #0
 800b42e:	9304      	str	r3, [sp, #16]
 800b430:	2301      	movs	r3, #1
 800b432:	e77b      	b.n	800b32c <_strtod_l+0x174>
 800b434:	2700      	movs	r7, #0
 800b436:	1cb2      	adds	r2, r6, #2
 800b438:	9219      	str	r2, [sp, #100]	; 0x64
 800b43a:	78b2      	ldrb	r2, [r6, #2]
 800b43c:	e784      	b.n	800b348 <_strtod_l+0x190>
 800b43e:	bf00      	nop
 800b440:	0805ffd0 	.word	0x0805ffd0
 800b444:	0805fe50 	.word	0x0805fe50
 800b448:	7ff00000 	.word	0x7ff00000
 800b44c:	2701      	movs	r7, #1
 800b44e:	e7f2      	b.n	800b436 <_strtod_l+0x27e>
 800b450:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b452:	1c51      	adds	r1, r2, #1
 800b454:	9119      	str	r1, [sp, #100]	; 0x64
 800b456:	7852      	ldrb	r2, [r2, #1]
 800b458:	2a30      	cmp	r2, #48	; 0x30
 800b45a:	d0f9      	beq.n	800b450 <_strtod_l+0x298>
 800b45c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b460:	2908      	cmp	r1, #8
 800b462:	f63f af77 	bhi.w	800b354 <_strtod_l+0x19c>
 800b466:	f04f 0e0a 	mov.w	lr, #10
 800b46a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800b46e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b470:	9209      	str	r2, [sp, #36]	; 0x24
 800b472:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b474:	1c51      	adds	r1, r2, #1
 800b476:	9119      	str	r1, [sp, #100]	; 0x64
 800b478:	7852      	ldrb	r2, [r2, #1]
 800b47a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800b47e:	2d09      	cmp	r5, #9
 800b480:	d935      	bls.n	800b4ee <_strtod_l+0x336>
 800b482:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b484:	1b49      	subs	r1, r1, r5
 800b486:	2908      	cmp	r1, #8
 800b488:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800b48c:	dc02      	bgt.n	800b494 <_strtod_l+0x2dc>
 800b48e:	4565      	cmp	r5, ip
 800b490:	bfa8      	it	ge
 800b492:	4665      	movge	r5, ip
 800b494:	b107      	cbz	r7, 800b498 <_strtod_l+0x2e0>
 800b496:	426d      	negs	r5, r5
 800b498:	2c00      	cmp	r4, #0
 800b49a:	d14c      	bne.n	800b536 <_strtod_l+0x37e>
 800b49c:	9907      	ldr	r1, [sp, #28]
 800b49e:	4301      	orrs	r1, r0
 800b4a0:	f47f aecb 	bne.w	800b23a <_strtod_l+0x82>
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	f47f aee4 	bne.w	800b272 <_strtod_l+0xba>
 800b4aa:	2a69      	cmp	r2, #105	; 0x69
 800b4ac:	d026      	beq.n	800b4fc <_strtod_l+0x344>
 800b4ae:	dc23      	bgt.n	800b4f8 <_strtod_l+0x340>
 800b4b0:	2a49      	cmp	r2, #73	; 0x49
 800b4b2:	d023      	beq.n	800b4fc <_strtod_l+0x344>
 800b4b4:	2a4e      	cmp	r2, #78	; 0x4e
 800b4b6:	f47f aedc 	bne.w	800b272 <_strtod_l+0xba>
 800b4ba:	499d      	ldr	r1, [pc, #628]	; (800b730 <_strtod_l+0x578>)
 800b4bc:	a819      	add	r0, sp, #100	; 0x64
 800b4be:	f003 fccf 	bl	800ee60 <__match>
 800b4c2:	2800      	cmp	r0, #0
 800b4c4:	f43f aed5 	beq.w	800b272 <_strtod_l+0xba>
 800b4c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b4ca:	781b      	ldrb	r3, [r3, #0]
 800b4cc:	2b28      	cmp	r3, #40	; 0x28
 800b4ce:	d12c      	bne.n	800b52a <_strtod_l+0x372>
 800b4d0:	4998      	ldr	r1, [pc, #608]	; (800b734 <_strtod_l+0x57c>)
 800b4d2:	aa1c      	add	r2, sp, #112	; 0x70
 800b4d4:	a819      	add	r0, sp, #100	; 0x64
 800b4d6:	f003 fcd7 	bl	800ee88 <__hexnan>
 800b4da:	2805      	cmp	r0, #5
 800b4dc:	d125      	bne.n	800b52a <_strtod_l+0x372>
 800b4de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b4e0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800b4e4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800b4e8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800b4ec:	e6a5      	b.n	800b23a <_strtod_l+0x82>
 800b4ee:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800b4f2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800b4f6:	e7bc      	b.n	800b472 <_strtod_l+0x2ba>
 800b4f8:	2a6e      	cmp	r2, #110	; 0x6e
 800b4fa:	e7dc      	b.n	800b4b6 <_strtod_l+0x2fe>
 800b4fc:	498e      	ldr	r1, [pc, #568]	; (800b738 <_strtod_l+0x580>)
 800b4fe:	a819      	add	r0, sp, #100	; 0x64
 800b500:	f003 fcae 	bl	800ee60 <__match>
 800b504:	2800      	cmp	r0, #0
 800b506:	f43f aeb4 	beq.w	800b272 <_strtod_l+0xba>
 800b50a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b50c:	498b      	ldr	r1, [pc, #556]	; (800b73c <_strtod_l+0x584>)
 800b50e:	3b01      	subs	r3, #1
 800b510:	a819      	add	r0, sp, #100	; 0x64
 800b512:	9319      	str	r3, [sp, #100]	; 0x64
 800b514:	f003 fca4 	bl	800ee60 <__match>
 800b518:	b910      	cbnz	r0, 800b520 <_strtod_l+0x368>
 800b51a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b51c:	3301      	adds	r3, #1
 800b51e:	9319      	str	r3, [sp, #100]	; 0x64
 800b520:	f04f 0800 	mov.w	r8, #0
 800b524:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800b740 <_strtod_l+0x588>
 800b528:	e687      	b.n	800b23a <_strtod_l+0x82>
 800b52a:	4886      	ldr	r0, [pc, #536]	; (800b744 <_strtod_l+0x58c>)
 800b52c:	f004 fa1c 	bl	800f968 <nan>
 800b530:	4680      	mov	r8, r0
 800b532:	4689      	mov	r9, r1
 800b534:	e681      	b.n	800b23a <_strtod_l+0x82>
 800b536:	9b04      	ldr	r3, [sp, #16]
 800b538:	f1bb 0f00 	cmp.w	fp, #0
 800b53c:	bf08      	it	eq
 800b53e:	46a3      	moveq	fp, r4
 800b540:	1aeb      	subs	r3, r5, r3
 800b542:	2c10      	cmp	r4, #16
 800b544:	9806      	ldr	r0, [sp, #24]
 800b546:	4626      	mov	r6, r4
 800b548:	9307      	str	r3, [sp, #28]
 800b54a:	bfa8      	it	ge
 800b54c:	2610      	movge	r6, #16
 800b54e:	f7f4 ffb5 	bl	80004bc <__aeabi_ui2d>
 800b552:	2c09      	cmp	r4, #9
 800b554:	4680      	mov	r8, r0
 800b556:	4689      	mov	r9, r1
 800b558:	dd13      	ble.n	800b582 <_strtod_l+0x3ca>
 800b55a:	4b7b      	ldr	r3, [pc, #492]	; (800b748 <_strtod_l+0x590>)
 800b55c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b560:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b564:	f7f5 f824 	bl	80005b0 <__aeabi_dmul>
 800b568:	4680      	mov	r8, r0
 800b56a:	9805      	ldr	r0, [sp, #20]
 800b56c:	4689      	mov	r9, r1
 800b56e:	f7f4 ffa5 	bl	80004bc <__aeabi_ui2d>
 800b572:	4602      	mov	r2, r0
 800b574:	460b      	mov	r3, r1
 800b576:	4640      	mov	r0, r8
 800b578:	4649      	mov	r1, r9
 800b57a:	f7f4 fe63 	bl	8000244 <__adddf3>
 800b57e:	4680      	mov	r8, r0
 800b580:	4689      	mov	r9, r1
 800b582:	2c0f      	cmp	r4, #15
 800b584:	dc36      	bgt.n	800b5f4 <_strtod_l+0x43c>
 800b586:	9b07      	ldr	r3, [sp, #28]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	f43f ae56 	beq.w	800b23a <_strtod_l+0x82>
 800b58e:	dd22      	ble.n	800b5d6 <_strtod_l+0x41e>
 800b590:	2b16      	cmp	r3, #22
 800b592:	dc09      	bgt.n	800b5a8 <_strtod_l+0x3f0>
 800b594:	496c      	ldr	r1, [pc, #432]	; (800b748 <_strtod_l+0x590>)
 800b596:	4642      	mov	r2, r8
 800b598:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b59c:	464b      	mov	r3, r9
 800b59e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5a2:	f7f5 f805 	bl	80005b0 <__aeabi_dmul>
 800b5a6:	e7c3      	b.n	800b530 <_strtod_l+0x378>
 800b5a8:	9a07      	ldr	r2, [sp, #28]
 800b5aa:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800b5ae:	4293      	cmp	r3, r2
 800b5b0:	db20      	blt.n	800b5f4 <_strtod_l+0x43c>
 800b5b2:	4d65      	ldr	r5, [pc, #404]	; (800b748 <_strtod_l+0x590>)
 800b5b4:	f1c4 040f 	rsb	r4, r4, #15
 800b5b8:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800b5bc:	4642      	mov	r2, r8
 800b5be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5c2:	464b      	mov	r3, r9
 800b5c4:	f7f4 fff4 	bl	80005b0 <__aeabi_dmul>
 800b5c8:	9b07      	ldr	r3, [sp, #28]
 800b5ca:	1b1c      	subs	r4, r3, r4
 800b5cc:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800b5d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b5d4:	e7e5      	b.n	800b5a2 <_strtod_l+0x3ea>
 800b5d6:	9b07      	ldr	r3, [sp, #28]
 800b5d8:	3316      	adds	r3, #22
 800b5da:	db0b      	blt.n	800b5f4 <_strtod_l+0x43c>
 800b5dc:	9b04      	ldr	r3, [sp, #16]
 800b5de:	4640      	mov	r0, r8
 800b5e0:	1b5d      	subs	r5, r3, r5
 800b5e2:	4b59      	ldr	r3, [pc, #356]	; (800b748 <_strtod_l+0x590>)
 800b5e4:	4649      	mov	r1, r9
 800b5e6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b5ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b5ee:	f7f5 f909 	bl	8000804 <__aeabi_ddiv>
 800b5f2:	e79d      	b.n	800b530 <_strtod_l+0x378>
 800b5f4:	9b07      	ldr	r3, [sp, #28]
 800b5f6:	1ba6      	subs	r6, r4, r6
 800b5f8:	441e      	add	r6, r3
 800b5fa:	2e00      	cmp	r6, #0
 800b5fc:	dd74      	ble.n	800b6e8 <_strtod_l+0x530>
 800b5fe:	f016 030f 	ands.w	r3, r6, #15
 800b602:	d00a      	beq.n	800b61a <_strtod_l+0x462>
 800b604:	4950      	ldr	r1, [pc, #320]	; (800b748 <_strtod_l+0x590>)
 800b606:	4642      	mov	r2, r8
 800b608:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b60c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b610:	464b      	mov	r3, r9
 800b612:	f7f4 ffcd 	bl	80005b0 <__aeabi_dmul>
 800b616:	4680      	mov	r8, r0
 800b618:	4689      	mov	r9, r1
 800b61a:	f036 060f 	bics.w	r6, r6, #15
 800b61e:	d052      	beq.n	800b6c6 <_strtod_l+0x50e>
 800b620:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800b624:	dd27      	ble.n	800b676 <_strtod_l+0x4be>
 800b626:	f04f 0b00 	mov.w	fp, #0
 800b62a:	f8cd b010 	str.w	fp, [sp, #16]
 800b62e:	f8cd b020 	str.w	fp, [sp, #32]
 800b632:	f8cd b018 	str.w	fp, [sp, #24]
 800b636:	2322      	movs	r3, #34	; 0x22
 800b638:	f04f 0800 	mov.w	r8, #0
 800b63c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800b740 <_strtod_l+0x588>
 800b640:	f8ca 3000 	str.w	r3, [sl]
 800b644:	9b08      	ldr	r3, [sp, #32]
 800b646:	2b00      	cmp	r3, #0
 800b648:	f43f adf7 	beq.w	800b23a <_strtod_l+0x82>
 800b64c:	4650      	mov	r0, sl
 800b64e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b650:	f003 fd11 	bl	800f076 <_Bfree>
 800b654:	4650      	mov	r0, sl
 800b656:	9906      	ldr	r1, [sp, #24]
 800b658:	f003 fd0d 	bl	800f076 <_Bfree>
 800b65c:	4650      	mov	r0, sl
 800b65e:	9904      	ldr	r1, [sp, #16]
 800b660:	f003 fd09 	bl	800f076 <_Bfree>
 800b664:	4650      	mov	r0, sl
 800b666:	9908      	ldr	r1, [sp, #32]
 800b668:	f003 fd05 	bl	800f076 <_Bfree>
 800b66c:	4659      	mov	r1, fp
 800b66e:	4650      	mov	r0, sl
 800b670:	f003 fd01 	bl	800f076 <_Bfree>
 800b674:	e5e1      	b.n	800b23a <_strtod_l+0x82>
 800b676:	4b35      	ldr	r3, [pc, #212]	; (800b74c <_strtod_l+0x594>)
 800b678:	4640      	mov	r0, r8
 800b67a:	9305      	str	r3, [sp, #20]
 800b67c:	2300      	movs	r3, #0
 800b67e:	4649      	mov	r1, r9
 800b680:	461f      	mov	r7, r3
 800b682:	1136      	asrs	r6, r6, #4
 800b684:	2e01      	cmp	r6, #1
 800b686:	dc21      	bgt.n	800b6cc <_strtod_l+0x514>
 800b688:	b10b      	cbz	r3, 800b68e <_strtod_l+0x4d6>
 800b68a:	4680      	mov	r8, r0
 800b68c:	4689      	mov	r9, r1
 800b68e:	4b2f      	ldr	r3, [pc, #188]	; (800b74c <_strtod_l+0x594>)
 800b690:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b694:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b698:	4642      	mov	r2, r8
 800b69a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b69e:	464b      	mov	r3, r9
 800b6a0:	f7f4 ff86 	bl	80005b0 <__aeabi_dmul>
 800b6a4:	4b26      	ldr	r3, [pc, #152]	; (800b740 <_strtod_l+0x588>)
 800b6a6:	460a      	mov	r2, r1
 800b6a8:	400b      	ands	r3, r1
 800b6aa:	4929      	ldr	r1, [pc, #164]	; (800b750 <_strtod_l+0x598>)
 800b6ac:	4680      	mov	r8, r0
 800b6ae:	428b      	cmp	r3, r1
 800b6b0:	d8b9      	bhi.n	800b626 <_strtod_l+0x46e>
 800b6b2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b6b6:	428b      	cmp	r3, r1
 800b6b8:	bf86      	itte	hi
 800b6ba:	f04f 38ff 	movhi.w	r8, #4294967295
 800b6be:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800b754 <_strtod_l+0x59c>
 800b6c2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	9305      	str	r3, [sp, #20]
 800b6ca:	e07f      	b.n	800b7cc <_strtod_l+0x614>
 800b6cc:	07f2      	lsls	r2, r6, #31
 800b6ce:	d505      	bpl.n	800b6dc <_strtod_l+0x524>
 800b6d0:	9b05      	ldr	r3, [sp, #20]
 800b6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d6:	f7f4 ff6b 	bl	80005b0 <__aeabi_dmul>
 800b6da:	2301      	movs	r3, #1
 800b6dc:	9a05      	ldr	r2, [sp, #20]
 800b6de:	3701      	adds	r7, #1
 800b6e0:	3208      	adds	r2, #8
 800b6e2:	1076      	asrs	r6, r6, #1
 800b6e4:	9205      	str	r2, [sp, #20]
 800b6e6:	e7cd      	b.n	800b684 <_strtod_l+0x4cc>
 800b6e8:	d0ed      	beq.n	800b6c6 <_strtod_l+0x50e>
 800b6ea:	4276      	negs	r6, r6
 800b6ec:	f016 020f 	ands.w	r2, r6, #15
 800b6f0:	d00a      	beq.n	800b708 <_strtod_l+0x550>
 800b6f2:	4b15      	ldr	r3, [pc, #84]	; (800b748 <_strtod_l+0x590>)
 800b6f4:	4640      	mov	r0, r8
 800b6f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b6fa:	4649      	mov	r1, r9
 800b6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b700:	f7f5 f880 	bl	8000804 <__aeabi_ddiv>
 800b704:	4680      	mov	r8, r0
 800b706:	4689      	mov	r9, r1
 800b708:	1136      	asrs	r6, r6, #4
 800b70a:	d0dc      	beq.n	800b6c6 <_strtod_l+0x50e>
 800b70c:	2e1f      	cmp	r6, #31
 800b70e:	dd23      	ble.n	800b758 <_strtod_l+0x5a0>
 800b710:	f04f 0b00 	mov.w	fp, #0
 800b714:	f8cd b010 	str.w	fp, [sp, #16]
 800b718:	f8cd b020 	str.w	fp, [sp, #32]
 800b71c:	f8cd b018 	str.w	fp, [sp, #24]
 800b720:	2322      	movs	r3, #34	; 0x22
 800b722:	f04f 0800 	mov.w	r8, #0
 800b726:	f04f 0900 	mov.w	r9, #0
 800b72a:	f8ca 3000 	str.w	r3, [sl]
 800b72e:	e789      	b.n	800b644 <_strtod_l+0x48c>
 800b730:	0805fead 	.word	0x0805fead
 800b734:	0805fe64 	.word	0x0805fe64
 800b738:	0805fea5 	.word	0x0805fea5
 800b73c:	0805fefb 	.word	0x0805fefb
 800b740:	7ff00000 	.word	0x7ff00000
 800b744:	0806016f 	.word	0x0806016f
 800b748:	08060060 	.word	0x08060060
 800b74c:	08060038 	.word	0x08060038
 800b750:	7ca00000 	.word	0x7ca00000
 800b754:	7fefffff 	.word	0x7fefffff
 800b758:	f016 0310 	ands.w	r3, r6, #16
 800b75c:	bf18      	it	ne
 800b75e:	236a      	movne	r3, #106	; 0x6a
 800b760:	4640      	mov	r0, r8
 800b762:	9305      	str	r3, [sp, #20]
 800b764:	4649      	mov	r1, r9
 800b766:	2300      	movs	r3, #0
 800b768:	4fb0      	ldr	r7, [pc, #704]	; (800ba2c <_strtod_l+0x874>)
 800b76a:	07f2      	lsls	r2, r6, #31
 800b76c:	d504      	bpl.n	800b778 <_strtod_l+0x5c0>
 800b76e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b772:	f7f4 ff1d 	bl	80005b0 <__aeabi_dmul>
 800b776:	2301      	movs	r3, #1
 800b778:	1076      	asrs	r6, r6, #1
 800b77a:	f107 0708 	add.w	r7, r7, #8
 800b77e:	d1f4      	bne.n	800b76a <_strtod_l+0x5b2>
 800b780:	b10b      	cbz	r3, 800b786 <_strtod_l+0x5ce>
 800b782:	4680      	mov	r8, r0
 800b784:	4689      	mov	r9, r1
 800b786:	9b05      	ldr	r3, [sp, #20]
 800b788:	b1c3      	cbz	r3, 800b7bc <_strtod_l+0x604>
 800b78a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800b78e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b792:	2b00      	cmp	r3, #0
 800b794:	4649      	mov	r1, r9
 800b796:	dd11      	ble.n	800b7bc <_strtod_l+0x604>
 800b798:	2b1f      	cmp	r3, #31
 800b79a:	f340 8127 	ble.w	800b9ec <_strtod_l+0x834>
 800b79e:	2b34      	cmp	r3, #52	; 0x34
 800b7a0:	bfd8      	it	le
 800b7a2:	f04f 33ff 	movle.w	r3, #4294967295
 800b7a6:	f04f 0800 	mov.w	r8, #0
 800b7aa:	bfcf      	iteee	gt
 800b7ac:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b7b0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b7b4:	fa03 f202 	lslle.w	r2, r3, r2
 800b7b8:	ea02 0901 	andle.w	r9, r2, r1
 800b7bc:	2200      	movs	r2, #0
 800b7be:	2300      	movs	r3, #0
 800b7c0:	4640      	mov	r0, r8
 800b7c2:	4649      	mov	r1, r9
 800b7c4:	f7f5 f95c 	bl	8000a80 <__aeabi_dcmpeq>
 800b7c8:	2800      	cmp	r0, #0
 800b7ca:	d1a1      	bne.n	800b710 <_strtod_l+0x558>
 800b7cc:	9b06      	ldr	r3, [sp, #24]
 800b7ce:	465a      	mov	r2, fp
 800b7d0:	9300      	str	r3, [sp, #0]
 800b7d2:	4650      	mov	r0, sl
 800b7d4:	4623      	mov	r3, r4
 800b7d6:	9908      	ldr	r1, [sp, #32]
 800b7d8:	f003 fc9c 	bl	800f114 <__s2b>
 800b7dc:	9008      	str	r0, [sp, #32]
 800b7de:	2800      	cmp	r0, #0
 800b7e0:	f43f af21 	beq.w	800b626 <_strtod_l+0x46e>
 800b7e4:	9b04      	ldr	r3, [sp, #16]
 800b7e6:	f04f 0b00 	mov.w	fp, #0
 800b7ea:	1b5d      	subs	r5, r3, r5
 800b7ec:	9b07      	ldr	r3, [sp, #28]
 800b7ee:	f8cd b010 	str.w	fp, [sp, #16]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	bfb4      	ite	lt
 800b7f6:	462b      	movlt	r3, r5
 800b7f8:	2300      	movge	r3, #0
 800b7fa:	930e      	str	r3, [sp, #56]	; 0x38
 800b7fc:	9b07      	ldr	r3, [sp, #28]
 800b7fe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b802:	9314      	str	r3, [sp, #80]	; 0x50
 800b804:	9b08      	ldr	r3, [sp, #32]
 800b806:	4650      	mov	r0, sl
 800b808:	6859      	ldr	r1, [r3, #4]
 800b80a:	f003 fc0f 	bl	800f02c <_Balloc>
 800b80e:	9006      	str	r0, [sp, #24]
 800b810:	2800      	cmp	r0, #0
 800b812:	f43f af10 	beq.w	800b636 <_strtod_l+0x47e>
 800b816:	9b08      	ldr	r3, [sp, #32]
 800b818:	300c      	adds	r0, #12
 800b81a:	691a      	ldr	r2, [r3, #16]
 800b81c:	f103 010c 	add.w	r1, r3, #12
 800b820:	3202      	adds	r2, #2
 800b822:	0092      	lsls	r2, r2, #2
 800b824:	f003 fbda 	bl	800efdc <memcpy>
 800b828:	ab1c      	add	r3, sp, #112	; 0x70
 800b82a:	9301      	str	r3, [sp, #4]
 800b82c:	ab1b      	add	r3, sp, #108	; 0x6c
 800b82e:	9300      	str	r3, [sp, #0]
 800b830:	4642      	mov	r2, r8
 800b832:	464b      	mov	r3, r9
 800b834:	4650      	mov	r0, sl
 800b836:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800b83a:	f003 ff93 	bl	800f764 <__d2b>
 800b83e:	901a      	str	r0, [sp, #104]	; 0x68
 800b840:	2800      	cmp	r0, #0
 800b842:	f43f aef8 	beq.w	800b636 <_strtod_l+0x47e>
 800b846:	2101      	movs	r1, #1
 800b848:	4650      	mov	r0, sl
 800b84a:	f003 fcfb 	bl	800f244 <__i2b>
 800b84e:	4603      	mov	r3, r0
 800b850:	9004      	str	r0, [sp, #16]
 800b852:	2800      	cmp	r0, #0
 800b854:	f43f aeef 	beq.w	800b636 <_strtod_l+0x47e>
 800b858:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800b85a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b85c:	2d00      	cmp	r5, #0
 800b85e:	bfab      	itete	ge
 800b860:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800b862:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800b864:	18ee      	addge	r6, r5, r3
 800b866:	1b5c      	sublt	r4, r3, r5
 800b868:	9b05      	ldr	r3, [sp, #20]
 800b86a:	bfa8      	it	ge
 800b86c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800b86e:	eba5 0503 	sub.w	r5, r5, r3
 800b872:	4415      	add	r5, r2
 800b874:	4b6e      	ldr	r3, [pc, #440]	; (800ba30 <_strtod_l+0x878>)
 800b876:	f105 35ff 	add.w	r5, r5, #4294967295
 800b87a:	bfb8      	it	lt
 800b87c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800b87e:	429d      	cmp	r5, r3
 800b880:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b884:	f280 80c4 	bge.w	800ba10 <_strtod_l+0x858>
 800b888:	1b5b      	subs	r3, r3, r5
 800b88a:	2b1f      	cmp	r3, #31
 800b88c:	f04f 0701 	mov.w	r7, #1
 800b890:	eba2 0203 	sub.w	r2, r2, r3
 800b894:	f300 80b1 	bgt.w	800b9fa <_strtod_l+0x842>
 800b898:	2500      	movs	r5, #0
 800b89a:	fa07 f303 	lsl.w	r3, r7, r3
 800b89e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b8a0:	18b7      	adds	r7, r6, r2
 800b8a2:	9b05      	ldr	r3, [sp, #20]
 800b8a4:	42be      	cmp	r6, r7
 800b8a6:	4414      	add	r4, r2
 800b8a8:	441c      	add	r4, r3
 800b8aa:	4633      	mov	r3, r6
 800b8ac:	bfa8      	it	ge
 800b8ae:	463b      	movge	r3, r7
 800b8b0:	42a3      	cmp	r3, r4
 800b8b2:	bfa8      	it	ge
 800b8b4:	4623      	movge	r3, r4
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	bfc2      	ittt	gt
 800b8ba:	1aff      	subgt	r7, r7, r3
 800b8bc:	1ae4      	subgt	r4, r4, r3
 800b8be:	1af6      	subgt	r6, r6, r3
 800b8c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	dd17      	ble.n	800b8f6 <_strtod_l+0x73e>
 800b8c6:	461a      	mov	r2, r3
 800b8c8:	4650      	mov	r0, sl
 800b8ca:	9904      	ldr	r1, [sp, #16]
 800b8cc:	f003 fd78 	bl	800f3c0 <__pow5mult>
 800b8d0:	9004      	str	r0, [sp, #16]
 800b8d2:	2800      	cmp	r0, #0
 800b8d4:	f43f aeaf 	beq.w	800b636 <_strtod_l+0x47e>
 800b8d8:	4601      	mov	r1, r0
 800b8da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b8dc:	4650      	mov	r0, sl
 800b8de:	f003 fcc7 	bl	800f270 <__multiply>
 800b8e2:	9009      	str	r0, [sp, #36]	; 0x24
 800b8e4:	2800      	cmp	r0, #0
 800b8e6:	f43f aea6 	beq.w	800b636 <_strtod_l+0x47e>
 800b8ea:	4650      	mov	r0, sl
 800b8ec:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b8ee:	f003 fbc2 	bl	800f076 <_Bfree>
 800b8f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8f4:	931a      	str	r3, [sp, #104]	; 0x68
 800b8f6:	2f00      	cmp	r7, #0
 800b8f8:	f300 808e 	bgt.w	800ba18 <_strtod_l+0x860>
 800b8fc:	9b07      	ldr	r3, [sp, #28]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	dd08      	ble.n	800b914 <_strtod_l+0x75c>
 800b902:	4650      	mov	r0, sl
 800b904:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b906:	9906      	ldr	r1, [sp, #24]
 800b908:	f003 fd5a 	bl	800f3c0 <__pow5mult>
 800b90c:	9006      	str	r0, [sp, #24]
 800b90e:	2800      	cmp	r0, #0
 800b910:	f43f ae91 	beq.w	800b636 <_strtod_l+0x47e>
 800b914:	2c00      	cmp	r4, #0
 800b916:	dd08      	ble.n	800b92a <_strtod_l+0x772>
 800b918:	4622      	mov	r2, r4
 800b91a:	4650      	mov	r0, sl
 800b91c:	9906      	ldr	r1, [sp, #24]
 800b91e:	f003 fd8f 	bl	800f440 <__lshift>
 800b922:	9006      	str	r0, [sp, #24]
 800b924:	2800      	cmp	r0, #0
 800b926:	f43f ae86 	beq.w	800b636 <_strtod_l+0x47e>
 800b92a:	2e00      	cmp	r6, #0
 800b92c:	dd08      	ble.n	800b940 <_strtod_l+0x788>
 800b92e:	4632      	mov	r2, r6
 800b930:	4650      	mov	r0, sl
 800b932:	9904      	ldr	r1, [sp, #16]
 800b934:	f003 fd84 	bl	800f440 <__lshift>
 800b938:	9004      	str	r0, [sp, #16]
 800b93a:	2800      	cmp	r0, #0
 800b93c:	f43f ae7b 	beq.w	800b636 <_strtod_l+0x47e>
 800b940:	4650      	mov	r0, sl
 800b942:	9a06      	ldr	r2, [sp, #24]
 800b944:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b946:	f003 fe07 	bl	800f558 <__mdiff>
 800b94a:	4683      	mov	fp, r0
 800b94c:	2800      	cmp	r0, #0
 800b94e:	f43f ae72 	beq.w	800b636 <_strtod_l+0x47e>
 800b952:	2400      	movs	r4, #0
 800b954:	68c3      	ldr	r3, [r0, #12]
 800b956:	9904      	ldr	r1, [sp, #16]
 800b958:	60c4      	str	r4, [r0, #12]
 800b95a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b95c:	f003 fde0 	bl	800f520 <__mcmp>
 800b960:	42a0      	cmp	r0, r4
 800b962:	da6b      	bge.n	800ba3c <_strtod_l+0x884>
 800b964:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b966:	ea53 0308 	orrs.w	r3, r3, r8
 800b96a:	f040 8091 	bne.w	800ba90 <_strtod_l+0x8d8>
 800b96e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b972:	2b00      	cmp	r3, #0
 800b974:	f040 808c 	bne.w	800ba90 <_strtod_l+0x8d8>
 800b978:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b97c:	0d1b      	lsrs	r3, r3, #20
 800b97e:	051b      	lsls	r3, r3, #20
 800b980:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b984:	f240 8084 	bls.w	800ba90 <_strtod_l+0x8d8>
 800b988:	f8db 3014 	ldr.w	r3, [fp, #20]
 800b98c:	b91b      	cbnz	r3, 800b996 <_strtod_l+0x7de>
 800b98e:	f8db 3010 	ldr.w	r3, [fp, #16]
 800b992:	2b01      	cmp	r3, #1
 800b994:	dd7c      	ble.n	800ba90 <_strtod_l+0x8d8>
 800b996:	4659      	mov	r1, fp
 800b998:	2201      	movs	r2, #1
 800b99a:	4650      	mov	r0, sl
 800b99c:	f003 fd50 	bl	800f440 <__lshift>
 800b9a0:	9904      	ldr	r1, [sp, #16]
 800b9a2:	4683      	mov	fp, r0
 800b9a4:	f003 fdbc 	bl	800f520 <__mcmp>
 800b9a8:	2800      	cmp	r0, #0
 800b9aa:	dd71      	ble.n	800ba90 <_strtod_l+0x8d8>
 800b9ac:	9905      	ldr	r1, [sp, #20]
 800b9ae:	464b      	mov	r3, r9
 800b9b0:	4a20      	ldr	r2, [pc, #128]	; (800ba34 <_strtod_l+0x87c>)
 800b9b2:	2900      	cmp	r1, #0
 800b9b4:	f000 808c 	beq.w	800bad0 <_strtod_l+0x918>
 800b9b8:	ea02 0109 	and.w	r1, r2, r9
 800b9bc:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b9c0:	f300 8086 	bgt.w	800bad0 <_strtod_l+0x918>
 800b9c4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b9c8:	f77f aeaa 	ble.w	800b720 <_strtod_l+0x568>
 800b9cc:	4640      	mov	r0, r8
 800b9ce:	4649      	mov	r1, r9
 800b9d0:	4b19      	ldr	r3, [pc, #100]	; (800ba38 <_strtod_l+0x880>)
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	f7f4 fdec 	bl	80005b0 <__aeabi_dmul>
 800b9d8:	460b      	mov	r3, r1
 800b9da:	4303      	orrs	r3, r0
 800b9dc:	bf08      	it	eq
 800b9de:	2322      	moveq	r3, #34	; 0x22
 800b9e0:	4680      	mov	r8, r0
 800b9e2:	4689      	mov	r9, r1
 800b9e4:	bf08      	it	eq
 800b9e6:	f8ca 3000 	streq.w	r3, [sl]
 800b9ea:	e62f      	b.n	800b64c <_strtod_l+0x494>
 800b9ec:	f04f 32ff 	mov.w	r2, #4294967295
 800b9f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b9f4:	ea03 0808 	and.w	r8, r3, r8
 800b9f8:	e6e0      	b.n	800b7bc <_strtod_l+0x604>
 800b9fa:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800b9fe:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800ba02:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800ba06:	35e2      	adds	r5, #226	; 0xe2
 800ba08:	fa07 f505 	lsl.w	r5, r7, r5
 800ba0c:	970f      	str	r7, [sp, #60]	; 0x3c
 800ba0e:	e747      	b.n	800b8a0 <_strtod_l+0x6e8>
 800ba10:	2301      	movs	r3, #1
 800ba12:	2500      	movs	r5, #0
 800ba14:	930f      	str	r3, [sp, #60]	; 0x3c
 800ba16:	e743      	b.n	800b8a0 <_strtod_l+0x6e8>
 800ba18:	463a      	mov	r2, r7
 800ba1a:	4650      	mov	r0, sl
 800ba1c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ba1e:	f003 fd0f 	bl	800f440 <__lshift>
 800ba22:	901a      	str	r0, [sp, #104]	; 0x68
 800ba24:	2800      	cmp	r0, #0
 800ba26:	f47f af69 	bne.w	800b8fc <_strtod_l+0x744>
 800ba2a:	e604      	b.n	800b636 <_strtod_l+0x47e>
 800ba2c:	0805fe78 	.word	0x0805fe78
 800ba30:	fffffc02 	.word	0xfffffc02
 800ba34:	7ff00000 	.word	0x7ff00000
 800ba38:	39500000 	.word	0x39500000
 800ba3c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800ba40:	d165      	bne.n	800bb0e <_strtod_l+0x956>
 800ba42:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ba44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ba48:	b35a      	cbz	r2, 800baa2 <_strtod_l+0x8ea>
 800ba4a:	4a99      	ldr	r2, [pc, #612]	; (800bcb0 <_strtod_l+0xaf8>)
 800ba4c:	4293      	cmp	r3, r2
 800ba4e:	d12b      	bne.n	800baa8 <_strtod_l+0x8f0>
 800ba50:	9b05      	ldr	r3, [sp, #20]
 800ba52:	4641      	mov	r1, r8
 800ba54:	b303      	cbz	r3, 800ba98 <_strtod_l+0x8e0>
 800ba56:	464a      	mov	r2, r9
 800ba58:	4b96      	ldr	r3, [pc, #600]	; (800bcb4 <_strtod_l+0xafc>)
 800ba5a:	4013      	ands	r3, r2
 800ba5c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ba60:	f04f 32ff 	mov.w	r2, #4294967295
 800ba64:	d81b      	bhi.n	800ba9e <_strtod_l+0x8e6>
 800ba66:	0d1b      	lsrs	r3, r3, #20
 800ba68:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ba6c:	fa02 f303 	lsl.w	r3, r2, r3
 800ba70:	4299      	cmp	r1, r3
 800ba72:	d119      	bne.n	800baa8 <_strtod_l+0x8f0>
 800ba74:	4b90      	ldr	r3, [pc, #576]	; (800bcb8 <_strtod_l+0xb00>)
 800ba76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba78:	429a      	cmp	r2, r3
 800ba7a:	d102      	bne.n	800ba82 <_strtod_l+0x8ca>
 800ba7c:	3101      	adds	r1, #1
 800ba7e:	f43f adda 	beq.w	800b636 <_strtod_l+0x47e>
 800ba82:	f04f 0800 	mov.w	r8, #0
 800ba86:	4b8b      	ldr	r3, [pc, #556]	; (800bcb4 <_strtod_l+0xafc>)
 800ba88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba8a:	401a      	ands	r2, r3
 800ba8c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800ba90:	9b05      	ldr	r3, [sp, #20]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d19a      	bne.n	800b9cc <_strtod_l+0x814>
 800ba96:	e5d9      	b.n	800b64c <_strtod_l+0x494>
 800ba98:	f04f 33ff 	mov.w	r3, #4294967295
 800ba9c:	e7e8      	b.n	800ba70 <_strtod_l+0x8b8>
 800ba9e:	4613      	mov	r3, r2
 800baa0:	e7e6      	b.n	800ba70 <_strtod_l+0x8b8>
 800baa2:	ea53 0308 	orrs.w	r3, r3, r8
 800baa6:	d081      	beq.n	800b9ac <_strtod_l+0x7f4>
 800baa8:	b1e5      	cbz	r5, 800bae4 <_strtod_l+0x92c>
 800baaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800baac:	421d      	tst	r5, r3
 800baae:	d0ef      	beq.n	800ba90 <_strtod_l+0x8d8>
 800bab0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bab2:	4640      	mov	r0, r8
 800bab4:	4649      	mov	r1, r9
 800bab6:	9a05      	ldr	r2, [sp, #20]
 800bab8:	b1c3      	cbz	r3, 800baec <_strtod_l+0x934>
 800baba:	f7ff fb59 	bl	800b170 <sulp>
 800babe:	4602      	mov	r2, r0
 800bac0:	460b      	mov	r3, r1
 800bac2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bac6:	f7f4 fbbd 	bl	8000244 <__adddf3>
 800baca:	4680      	mov	r8, r0
 800bacc:	4689      	mov	r9, r1
 800bace:	e7df      	b.n	800ba90 <_strtod_l+0x8d8>
 800bad0:	4013      	ands	r3, r2
 800bad2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800bad6:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800bada:	f04f 38ff 	mov.w	r8, #4294967295
 800bade:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800bae2:	e7d5      	b.n	800ba90 <_strtod_l+0x8d8>
 800bae4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bae6:	ea13 0f08 	tst.w	r3, r8
 800baea:	e7e0      	b.n	800baae <_strtod_l+0x8f6>
 800baec:	f7ff fb40 	bl	800b170 <sulp>
 800baf0:	4602      	mov	r2, r0
 800baf2:	460b      	mov	r3, r1
 800baf4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800baf8:	f7f4 fba2 	bl	8000240 <__aeabi_dsub>
 800bafc:	2200      	movs	r2, #0
 800bafe:	2300      	movs	r3, #0
 800bb00:	4680      	mov	r8, r0
 800bb02:	4689      	mov	r9, r1
 800bb04:	f7f4 ffbc 	bl	8000a80 <__aeabi_dcmpeq>
 800bb08:	2800      	cmp	r0, #0
 800bb0a:	d0c1      	beq.n	800ba90 <_strtod_l+0x8d8>
 800bb0c:	e608      	b.n	800b720 <_strtod_l+0x568>
 800bb0e:	4658      	mov	r0, fp
 800bb10:	9904      	ldr	r1, [sp, #16]
 800bb12:	f003 fe83 	bl	800f81c <__ratio>
 800bb16:	2200      	movs	r2, #0
 800bb18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bb1c:	4606      	mov	r6, r0
 800bb1e:	460f      	mov	r7, r1
 800bb20:	f7f4 ffc2 	bl	8000aa8 <__aeabi_dcmple>
 800bb24:	2800      	cmp	r0, #0
 800bb26:	d070      	beq.n	800bc0a <_strtod_l+0xa52>
 800bb28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d042      	beq.n	800bbb4 <_strtod_l+0x9fc>
 800bb2e:	2600      	movs	r6, #0
 800bb30:	4f62      	ldr	r7, [pc, #392]	; (800bcbc <_strtod_l+0xb04>)
 800bb32:	4d62      	ldr	r5, [pc, #392]	; (800bcbc <_strtod_l+0xb04>)
 800bb34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bb3a:	0d1b      	lsrs	r3, r3, #20
 800bb3c:	051b      	lsls	r3, r3, #20
 800bb3e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bb42:	4b5f      	ldr	r3, [pc, #380]	; (800bcc0 <_strtod_l+0xb08>)
 800bb44:	429a      	cmp	r2, r3
 800bb46:	f040 80c3 	bne.w	800bcd0 <_strtod_l+0xb18>
 800bb4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb4c:	4640      	mov	r0, r8
 800bb4e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800bb52:	4649      	mov	r1, r9
 800bb54:	f003 fd8c 	bl	800f670 <__ulp>
 800bb58:	4602      	mov	r2, r0
 800bb5a:	460b      	mov	r3, r1
 800bb5c:	4630      	mov	r0, r6
 800bb5e:	4639      	mov	r1, r7
 800bb60:	f7f4 fd26 	bl	80005b0 <__aeabi_dmul>
 800bb64:	4642      	mov	r2, r8
 800bb66:	464b      	mov	r3, r9
 800bb68:	f7f4 fb6c 	bl	8000244 <__adddf3>
 800bb6c:	460b      	mov	r3, r1
 800bb6e:	4951      	ldr	r1, [pc, #324]	; (800bcb4 <_strtod_l+0xafc>)
 800bb70:	4a54      	ldr	r2, [pc, #336]	; (800bcc4 <_strtod_l+0xb0c>)
 800bb72:	4019      	ands	r1, r3
 800bb74:	4291      	cmp	r1, r2
 800bb76:	4680      	mov	r8, r0
 800bb78:	d95d      	bls.n	800bc36 <_strtod_l+0xa7e>
 800bb7a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bb7c:	4b4e      	ldr	r3, [pc, #312]	; (800bcb8 <_strtod_l+0xb00>)
 800bb7e:	429a      	cmp	r2, r3
 800bb80:	d103      	bne.n	800bb8a <_strtod_l+0x9d2>
 800bb82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bb84:	3301      	adds	r3, #1
 800bb86:	f43f ad56 	beq.w	800b636 <_strtod_l+0x47e>
 800bb8a:	f04f 38ff 	mov.w	r8, #4294967295
 800bb8e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800bcb8 <_strtod_l+0xb00>
 800bb92:	4650      	mov	r0, sl
 800bb94:	991a      	ldr	r1, [sp, #104]	; 0x68
 800bb96:	f003 fa6e 	bl	800f076 <_Bfree>
 800bb9a:	4650      	mov	r0, sl
 800bb9c:	9906      	ldr	r1, [sp, #24]
 800bb9e:	f003 fa6a 	bl	800f076 <_Bfree>
 800bba2:	4650      	mov	r0, sl
 800bba4:	9904      	ldr	r1, [sp, #16]
 800bba6:	f003 fa66 	bl	800f076 <_Bfree>
 800bbaa:	4659      	mov	r1, fp
 800bbac:	4650      	mov	r0, sl
 800bbae:	f003 fa62 	bl	800f076 <_Bfree>
 800bbb2:	e627      	b.n	800b804 <_strtod_l+0x64c>
 800bbb4:	f1b8 0f00 	cmp.w	r8, #0
 800bbb8:	d119      	bne.n	800bbee <_strtod_l+0xa36>
 800bbba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bbc0:	b9e3      	cbnz	r3, 800bbfc <_strtod_l+0xa44>
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	4630      	mov	r0, r6
 800bbc6:	4639      	mov	r1, r7
 800bbc8:	4b3c      	ldr	r3, [pc, #240]	; (800bcbc <_strtod_l+0xb04>)
 800bbca:	f7f4 ff63 	bl	8000a94 <__aeabi_dcmplt>
 800bbce:	b9c8      	cbnz	r0, 800bc04 <_strtod_l+0xa4c>
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	4630      	mov	r0, r6
 800bbd4:	4639      	mov	r1, r7
 800bbd6:	4b3c      	ldr	r3, [pc, #240]	; (800bcc8 <_strtod_l+0xb10>)
 800bbd8:	f7f4 fcea 	bl	80005b0 <__aeabi_dmul>
 800bbdc:	4604      	mov	r4, r0
 800bbde:	460d      	mov	r5, r1
 800bbe0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800bbe4:	9416      	str	r4, [sp, #88]	; 0x58
 800bbe6:	9317      	str	r3, [sp, #92]	; 0x5c
 800bbe8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800bbec:	e7a2      	b.n	800bb34 <_strtod_l+0x97c>
 800bbee:	f1b8 0f01 	cmp.w	r8, #1
 800bbf2:	d103      	bne.n	800bbfc <_strtod_l+0xa44>
 800bbf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	f43f ad92 	beq.w	800b720 <_strtod_l+0x568>
 800bbfc:	2600      	movs	r6, #0
 800bbfe:	2400      	movs	r4, #0
 800bc00:	4f32      	ldr	r7, [pc, #200]	; (800bccc <_strtod_l+0xb14>)
 800bc02:	e796      	b.n	800bb32 <_strtod_l+0x97a>
 800bc04:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800bc06:	4d30      	ldr	r5, [pc, #192]	; (800bcc8 <_strtod_l+0xb10>)
 800bc08:	e7ea      	b.n	800bbe0 <_strtod_l+0xa28>
 800bc0a:	4b2f      	ldr	r3, [pc, #188]	; (800bcc8 <_strtod_l+0xb10>)
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	4630      	mov	r0, r6
 800bc10:	4639      	mov	r1, r7
 800bc12:	f7f4 fccd 	bl	80005b0 <__aeabi_dmul>
 800bc16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc18:	4604      	mov	r4, r0
 800bc1a:	460d      	mov	r5, r1
 800bc1c:	b933      	cbnz	r3, 800bc2c <_strtod_l+0xa74>
 800bc1e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bc22:	9010      	str	r0, [sp, #64]	; 0x40
 800bc24:	9311      	str	r3, [sp, #68]	; 0x44
 800bc26:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800bc2a:	e783      	b.n	800bb34 <_strtod_l+0x97c>
 800bc2c:	4602      	mov	r2, r0
 800bc2e:	460b      	mov	r3, r1
 800bc30:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800bc34:	e7f7      	b.n	800bc26 <_strtod_l+0xa6e>
 800bc36:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800bc3a:	9b05      	ldr	r3, [sp, #20]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d1a8      	bne.n	800bb92 <_strtod_l+0x9da>
 800bc40:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bc44:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bc46:	0d1b      	lsrs	r3, r3, #20
 800bc48:	051b      	lsls	r3, r3, #20
 800bc4a:	429a      	cmp	r2, r3
 800bc4c:	d1a1      	bne.n	800bb92 <_strtod_l+0x9da>
 800bc4e:	4620      	mov	r0, r4
 800bc50:	4629      	mov	r1, r5
 800bc52:	f7f5 f80d 	bl	8000c70 <__aeabi_d2lz>
 800bc56:	f7f4 fc7d 	bl	8000554 <__aeabi_l2d>
 800bc5a:	4602      	mov	r2, r0
 800bc5c:	460b      	mov	r3, r1
 800bc5e:	4620      	mov	r0, r4
 800bc60:	4629      	mov	r1, r5
 800bc62:	f7f4 faed 	bl	8000240 <__aeabi_dsub>
 800bc66:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bc68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bc6c:	ea43 0308 	orr.w	r3, r3, r8
 800bc70:	4313      	orrs	r3, r2
 800bc72:	4604      	mov	r4, r0
 800bc74:	460d      	mov	r5, r1
 800bc76:	d066      	beq.n	800bd46 <_strtod_l+0xb8e>
 800bc78:	a309      	add	r3, pc, #36	; (adr r3, 800bca0 <_strtod_l+0xae8>)
 800bc7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc7e:	f7f4 ff09 	bl	8000a94 <__aeabi_dcmplt>
 800bc82:	2800      	cmp	r0, #0
 800bc84:	f47f ace2 	bne.w	800b64c <_strtod_l+0x494>
 800bc88:	a307      	add	r3, pc, #28	; (adr r3, 800bca8 <_strtod_l+0xaf0>)
 800bc8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc8e:	4620      	mov	r0, r4
 800bc90:	4629      	mov	r1, r5
 800bc92:	f7f4 ff1d 	bl	8000ad0 <__aeabi_dcmpgt>
 800bc96:	2800      	cmp	r0, #0
 800bc98:	f43f af7b 	beq.w	800bb92 <_strtod_l+0x9da>
 800bc9c:	e4d6      	b.n	800b64c <_strtod_l+0x494>
 800bc9e:	bf00      	nop
 800bca0:	94a03595 	.word	0x94a03595
 800bca4:	3fdfffff 	.word	0x3fdfffff
 800bca8:	35afe535 	.word	0x35afe535
 800bcac:	3fe00000 	.word	0x3fe00000
 800bcb0:	000fffff 	.word	0x000fffff
 800bcb4:	7ff00000 	.word	0x7ff00000
 800bcb8:	7fefffff 	.word	0x7fefffff
 800bcbc:	3ff00000 	.word	0x3ff00000
 800bcc0:	7fe00000 	.word	0x7fe00000
 800bcc4:	7c9fffff 	.word	0x7c9fffff
 800bcc8:	3fe00000 	.word	0x3fe00000
 800bccc:	bff00000 	.word	0xbff00000
 800bcd0:	9b05      	ldr	r3, [sp, #20]
 800bcd2:	b313      	cbz	r3, 800bd1a <_strtod_l+0xb62>
 800bcd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bcd6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bcda:	d81e      	bhi.n	800bd1a <_strtod_l+0xb62>
 800bcdc:	a326      	add	r3, pc, #152	; (adr r3, 800bd78 <_strtod_l+0xbc0>)
 800bcde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce2:	4620      	mov	r0, r4
 800bce4:	4629      	mov	r1, r5
 800bce6:	f7f4 fedf 	bl	8000aa8 <__aeabi_dcmple>
 800bcea:	b190      	cbz	r0, 800bd12 <_strtod_l+0xb5a>
 800bcec:	4629      	mov	r1, r5
 800bcee:	4620      	mov	r0, r4
 800bcf0:	f7f4 ff36 	bl	8000b60 <__aeabi_d2uiz>
 800bcf4:	2801      	cmp	r0, #1
 800bcf6:	bf38      	it	cc
 800bcf8:	2001      	movcc	r0, #1
 800bcfa:	f7f4 fbdf 	bl	80004bc <__aeabi_ui2d>
 800bcfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd00:	4604      	mov	r4, r0
 800bd02:	460d      	mov	r5, r1
 800bd04:	b9d3      	cbnz	r3, 800bd3c <_strtod_l+0xb84>
 800bd06:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd0a:	9012      	str	r0, [sp, #72]	; 0x48
 800bd0c:	9313      	str	r3, [sp, #76]	; 0x4c
 800bd0e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800bd12:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bd14:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800bd18:	1a9f      	subs	r7, r3, r2
 800bd1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bd1e:	f003 fca7 	bl	800f670 <__ulp>
 800bd22:	4602      	mov	r2, r0
 800bd24:	460b      	mov	r3, r1
 800bd26:	4630      	mov	r0, r6
 800bd28:	4639      	mov	r1, r7
 800bd2a:	f7f4 fc41 	bl	80005b0 <__aeabi_dmul>
 800bd2e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800bd32:	f7f4 fa87 	bl	8000244 <__adddf3>
 800bd36:	4680      	mov	r8, r0
 800bd38:	4689      	mov	r9, r1
 800bd3a:	e77e      	b.n	800bc3a <_strtod_l+0xa82>
 800bd3c:	4602      	mov	r2, r0
 800bd3e:	460b      	mov	r3, r1
 800bd40:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800bd44:	e7e3      	b.n	800bd0e <_strtod_l+0xb56>
 800bd46:	a30e      	add	r3, pc, #56	; (adr r3, 800bd80 <_strtod_l+0xbc8>)
 800bd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd4c:	f7f4 fea2 	bl	8000a94 <__aeabi_dcmplt>
 800bd50:	e7a1      	b.n	800bc96 <_strtod_l+0xade>
 800bd52:	2300      	movs	r3, #0
 800bd54:	930a      	str	r3, [sp, #40]	; 0x28
 800bd56:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bd58:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800bd5a:	6013      	str	r3, [r2, #0]
 800bd5c:	f7ff ba71 	b.w	800b242 <_strtod_l+0x8a>
 800bd60:	2a65      	cmp	r2, #101	; 0x65
 800bd62:	f43f ab63 	beq.w	800b42c <_strtod_l+0x274>
 800bd66:	2a45      	cmp	r2, #69	; 0x45
 800bd68:	f43f ab60 	beq.w	800b42c <_strtod_l+0x274>
 800bd6c:	2301      	movs	r3, #1
 800bd6e:	f7ff bb95 	b.w	800b49c <_strtod_l+0x2e4>
 800bd72:	bf00      	nop
 800bd74:	f3af 8000 	nop.w
 800bd78:	ffc00000 	.word	0xffc00000
 800bd7c:	41dfffff 	.word	0x41dfffff
 800bd80:	94a03595 	.word	0x94a03595
 800bd84:	3fcfffff 	.word	0x3fcfffff

0800bd88 <_strtod_r>:
 800bd88:	4b01      	ldr	r3, [pc, #4]	; (800bd90 <_strtod_r+0x8>)
 800bd8a:	f7ff ba15 	b.w	800b1b8 <_strtod_l>
 800bd8e:	bf00      	nop
 800bd90:	2000047c 	.word	0x2000047c

0800bd94 <_strtol_l.constprop.0>:
 800bd94:	2b01      	cmp	r3, #1
 800bd96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd9a:	4680      	mov	r8, r0
 800bd9c:	d001      	beq.n	800bda2 <_strtol_l.constprop.0+0xe>
 800bd9e:	2b24      	cmp	r3, #36	; 0x24
 800bda0:	d906      	bls.n	800bdb0 <_strtol_l.constprop.0+0x1c>
 800bda2:	f7fd faab 	bl	80092fc <__errno>
 800bda6:	2316      	movs	r3, #22
 800bda8:	6003      	str	r3, [r0, #0]
 800bdaa:	2000      	movs	r0, #0
 800bdac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdb0:	460d      	mov	r5, r1
 800bdb2:	4f35      	ldr	r7, [pc, #212]	; (800be88 <_strtol_l.constprop.0+0xf4>)
 800bdb4:	4628      	mov	r0, r5
 800bdb6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bdba:	5de6      	ldrb	r6, [r4, r7]
 800bdbc:	f016 0608 	ands.w	r6, r6, #8
 800bdc0:	d1f8      	bne.n	800bdb4 <_strtol_l.constprop.0+0x20>
 800bdc2:	2c2d      	cmp	r4, #45	; 0x2d
 800bdc4:	d12f      	bne.n	800be26 <_strtol_l.constprop.0+0x92>
 800bdc6:	2601      	movs	r6, #1
 800bdc8:	782c      	ldrb	r4, [r5, #0]
 800bdca:	1c85      	adds	r5, r0, #2
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d057      	beq.n	800be80 <_strtol_l.constprop.0+0xec>
 800bdd0:	2b10      	cmp	r3, #16
 800bdd2:	d109      	bne.n	800bde8 <_strtol_l.constprop.0+0x54>
 800bdd4:	2c30      	cmp	r4, #48	; 0x30
 800bdd6:	d107      	bne.n	800bde8 <_strtol_l.constprop.0+0x54>
 800bdd8:	7828      	ldrb	r0, [r5, #0]
 800bdda:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800bdde:	2858      	cmp	r0, #88	; 0x58
 800bde0:	d149      	bne.n	800be76 <_strtol_l.constprop.0+0xe2>
 800bde2:	2310      	movs	r3, #16
 800bde4:	786c      	ldrb	r4, [r5, #1]
 800bde6:	3502      	adds	r5, #2
 800bde8:	2700      	movs	r7, #0
 800bdea:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800bdee:	f10e 3eff 	add.w	lr, lr, #4294967295
 800bdf2:	fbbe f9f3 	udiv	r9, lr, r3
 800bdf6:	4638      	mov	r0, r7
 800bdf8:	fb03 ea19 	mls	sl, r3, r9, lr
 800bdfc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800be00:	f1bc 0f09 	cmp.w	ip, #9
 800be04:	d814      	bhi.n	800be30 <_strtol_l.constprop.0+0x9c>
 800be06:	4664      	mov	r4, ip
 800be08:	42a3      	cmp	r3, r4
 800be0a:	dd22      	ble.n	800be52 <_strtol_l.constprop.0+0xbe>
 800be0c:	2f00      	cmp	r7, #0
 800be0e:	db1d      	blt.n	800be4c <_strtol_l.constprop.0+0xb8>
 800be10:	4581      	cmp	r9, r0
 800be12:	d31b      	bcc.n	800be4c <_strtol_l.constprop.0+0xb8>
 800be14:	d101      	bne.n	800be1a <_strtol_l.constprop.0+0x86>
 800be16:	45a2      	cmp	sl, r4
 800be18:	db18      	blt.n	800be4c <_strtol_l.constprop.0+0xb8>
 800be1a:	2701      	movs	r7, #1
 800be1c:	fb00 4003 	mla	r0, r0, r3, r4
 800be20:	f815 4b01 	ldrb.w	r4, [r5], #1
 800be24:	e7ea      	b.n	800bdfc <_strtol_l.constprop.0+0x68>
 800be26:	2c2b      	cmp	r4, #43	; 0x2b
 800be28:	bf04      	itt	eq
 800be2a:	782c      	ldrbeq	r4, [r5, #0]
 800be2c:	1c85      	addeq	r5, r0, #2
 800be2e:	e7cd      	b.n	800bdcc <_strtol_l.constprop.0+0x38>
 800be30:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800be34:	f1bc 0f19 	cmp.w	ip, #25
 800be38:	d801      	bhi.n	800be3e <_strtol_l.constprop.0+0xaa>
 800be3a:	3c37      	subs	r4, #55	; 0x37
 800be3c:	e7e4      	b.n	800be08 <_strtol_l.constprop.0+0x74>
 800be3e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800be42:	f1bc 0f19 	cmp.w	ip, #25
 800be46:	d804      	bhi.n	800be52 <_strtol_l.constprop.0+0xbe>
 800be48:	3c57      	subs	r4, #87	; 0x57
 800be4a:	e7dd      	b.n	800be08 <_strtol_l.constprop.0+0x74>
 800be4c:	f04f 37ff 	mov.w	r7, #4294967295
 800be50:	e7e6      	b.n	800be20 <_strtol_l.constprop.0+0x8c>
 800be52:	2f00      	cmp	r7, #0
 800be54:	da07      	bge.n	800be66 <_strtol_l.constprop.0+0xd2>
 800be56:	2322      	movs	r3, #34	; 0x22
 800be58:	4670      	mov	r0, lr
 800be5a:	f8c8 3000 	str.w	r3, [r8]
 800be5e:	2a00      	cmp	r2, #0
 800be60:	d0a4      	beq.n	800bdac <_strtol_l.constprop.0+0x18>
 800be62:	1e69      	subs	r1, r5, #1
 800be64:	e005      	b.n	800be72 <_strtol_l.constprop.0+0xde>
 800be66:	b106      	cbz	r6, 800be6a <_strtol_l.constprop.0+0xd6>
 800be68:	4240      	negs	r0, r0
 800be6a:	2a00      	cmp	r2, #0
 800be6c:	d09e      	beq.n	800bdac <_strtol_l.constprop.0+0x18>
 800be6e:	2f00      	cmp	r7, #0
 800be70:	d1f7      	bne.n	800be62 <_strtol_l.constprop.0+0xce>
 800be72:	6011      	str	r1, [r2, #0]
 800be74:	e79a      	b.n	800bdac <_strtol_l.constprop.0+0x18>
 800be76:	2430      	movs	r4, #48	; 0x30
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d1b5      	bne.n	800bde8 <_strtol_l.constprop.0+0x54>
 800be7c:	2308      	movs	r3, #8
 800be7e:	e7b3      	b.n	800bde8 <_strtol_l.constprop.0+0x54>
 800be80:	2c30      	cmp	r4, #48	; 0x30
 800be82:	d0a9      	beq.n	800bdd8 <_strtol_l.constprop.0+0x44>
 800be84:	230a      	movs	r3, #10
 800be86:	e7af      	b.n	800bde8 <_strtol_l.constprop.0+0x54>
 800be88:	0805fd45 	.word	0x0805fd45

0800be8c <_strtol_r>:
 800be8c:	f7ff bf82 	b.w	800bd94 <_strtol_l.constprop.0>

0800be90 <_strtoll_l.constprop.0>:
 800be90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be94:	4688      	mov	r8, r1
 800be96:	461e      	mov	r6, r3
 800be98:	460d      	mov	r5, r1
 800be9a:	b085      	sub	sp, #20
 800be9c:	9201      	str	r2, [sp, #4]
 800be9e:	4a46      	ldr	r2, [pc, #280]	; (800bfb8 <_strtoll_l.constprop.0+0x128>)
 800bea0:	9003      	str	r0, [sp, #12]
 800bea2:	462b      	mov	r3, r5
 800bea4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bea8:	5ca7      	ldrb	r7, [r4, r2]
 800beaa:	f017 0708 	ands.w	r7, r7, #8
 800beae:	d1f8      	bne.n	800bea2 <_strtoll_l.constprop.0+0x12>
 800beb0:	2c2d      	cmp	r4, #45	; 0x2d
 800beb2:	d147      	bne.n	800bf44 <_strtoll_l.constprop.0+0xb4>
 800beb4:	2701      	movs	r7, #1
 800beb6:	782c      	ldrb	r4, [r5, #0]
 800beb8:	1c9d      	adds	r5, r3, #2
 800beba:	2e00      	cmp	r6, #0
 800bebc:	d077      	beq.n	800bfae <_strtoll_l.constprop.0+0x11e>
 800bebe:	2e10      	cmp	r6, #16
 800bec0:	d109      	bne.n	800bed6 <_strtoll_l.constprop.0+0x46>
 800bec2:	2c30      	cmp	r4, #48	; 0x30
 800bec4:	d107      	bne.n	800bed6 <_strtoll_l.constprop.0+0x46>
 800bec6:	782b      	ldrb	r3, [r5, #0]
 800bec8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800becc:	2b58      	cmp	r3, #88	; 0x58
 800bece:	d169      	bne.n	800bfa4 <_strtoll_l.constprop.0+0x114>
 800bed0:	2610      	movs	r6, #16
 800bed2:	786c      	ldrb	r4, [r5, #1]
 800bed4:	3502      	adds	r5, #2
 800bed6:	f107 4a00 	add.w	sl, r7, #2147483648	; 0x80000000
 800beda:	f107 3bff 	add.w	fp, r7, #4294967295
 800bede:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bee2:	ea4f 79e6 	mov.w	r9, r6, asr #31
 800bee6:	4632      	mov	r2, r6
 800bee8:	464b      	mov	r3, r9
 800beea:	4658      	mov	r0, fp
 800beec:	4651      	mov	r1, sl
 800beee:	f7f4 fea7 	bl	8000c40 <__aeabi_uldivmod>
 800bef2:	2300      	movs	r3, #0
 800bef4:	468c      	mov	ip, r1
 800bef6:	9202      	str	r2, [sp, #8]
 800bef8:	4619      	mov	r1, r3
 800befa:	4602      	mov	r2, r0
 800befc:	4618      	mov	r0, r3
 800befe:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800bf02:	f1be 0f09 	cmp.w	lr, #9
 800bf06:	d822      	bhi.n	800bf4e <_strtoll_l.constprop.0+0xbe>
 800bf08:	4674      	mov	r4, lr
 800bf0a:	42a6      	cmp	r6, r4
 800bf0c:	dd30      	ble.n	800bf70 <_strtoll_l.constprop.0+0xe0>
 800bf0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf12:	d014      	beq.n	800bf3e <_strtoll_l.constprop.0+0xae>
 800bf14:	4282      	cmp	r2, r0
 800bf16:	eb7c 0301 	sbcs.w	r3, ip, r1
 800bf1a:	d326      	bcc.n	800bf6a <_strtoll_l.constprop.0+0xda>
 800bf1c:	458c      	cmp	ip, r1
 800bf1e:	bf08      	it	eq
 800bf20:	4282      	cmpeq	r2, r0
 800bf22:	d102      	bne.n	800bf2a <_strtoll_l.constprop.0+0x9a>
 800bf24:	9b02      	ldr	r3, [sp, #8]
 800bf26:	42a3      	cmp	r3, r4
 800bf28:	db1f      	blt.n	800bf6a <_strtoll_l.constprop.0+0xda>
 800bf2a:	4371      	muls	r1, r6
 800bf2c:	fb00 1109 	mla	r1, r0, r9, r1
 800bf30:	fba6 0300 	umull	r0, r3, r6, r0
 800bf34:	4419      	add	r1, r3
 800bf36:	2301      	movs	r3, #1
 800bf38:	1820      	adds	r0, r4, r0
 800bf3a:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800bf3e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bf42:	e7dc      	b.n	800befe <_strtoll_l.constprop.0+0x6e>
 800bf44:	2c2b      	cmp	r4, #43	; 0x2b
 800bf46:	bf04      	itt	eq
 800bf48:	782c      	ldrbeq	r4, [r5, #0]
 800bf4a:	1c9d      	addeq	r5, r3, #2
 800bf4c:	e7b5      	b.n	800beba <_strtoll_l.constprop.0+0x2a>
 800bf4e:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800bf52:	f1be 0f19 	cmp.w	lr, #25
 800bf56:	d801      	bhi.n	800bf5c <_strtoll_l.constprop.0+0xcc>
 800bf58:	3c37      	subs	r4, #55	; 0x37
 800bf5a:	e7d6      	b.n	800bf0a <_strtoll_l.constprop.0+0x7a>
 800bf5c:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800bf60:	f1be 0f19 	cmp.w	lr, #25
 800bf64:	d804      	bhi.n	800bf70 <_strtoll_l.constprop.0+0xe0>
 800bf66:	3c57      	subs	r4, #87	; 0x57
 800bf68:	e7cf      	b.n	800bf0a <_strtoll_l.constprop.0+0x7a>
 800bf6a:	f04f 33ff 	mov.w	r3, #4294967295
 800bf6e:	e7e6      	b.n	800bf3e <_strtoll_l.constprop.0+0xae>
 800bf70:	1c5a      	adds	r2, r3, #1
 800bf72:	d109      	bne.n	800bf88 <_strtoll_l.constprop.0+0xf8>
 800bf74:	2322      	movs	r3, #34	; 0x22
 800bf76:	9a03      	ldr	r2, [sp, #12]
 800bf78:	4658      	mov	r0, fp
 800bf7a:	6013      	str	r3, [r2, #0]
 800bf7c:	9b01      	ldr	r3, [sp, #4]
 800bf7e:	4651      	mov	r1, sl
 800bf80:	b953      	cbnz	r3, 800bf98 <_strtoll_l.constprop.0+0x108>
 800bf82:	b005      	add	sp, #20
 800bf84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf88:	b117      	cbz	r7, 800bf90 <_strtoll_l.constprop.0+0x100>
 800bf8a:	4240      	negs	r0, r0
 800bf8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800bf90:	9a01      	ldr	r2, [sp, #4]
 800bf92:	2a00      	cmp	r2, #0
 800bf94:	d0f5      	beq.n	800bf82 <_strtoll_l.constprop.0+0xf2>
 800bf96:	b10b      	cbz	r3, 800bf9c <_strtoll_l.constprop.0+0x10c>
 800bf98:	f105 38ff 	add.w	r8, r5, #4294967295
 800bf9c:	9b01      	ldr	r3, [sp, #4]
 800bf9e:	f8c3 8000 	str.w	r8, [r3]
 800bfa2:	e7ee      	b.n	800bf82 <_strtoll_l.constprop.0+0xf2>
 800bfa4:	2430      	movs	r4, #48	; 0x30
 800bfa6:	2e00      	cmp	r6, #0
 800bfa8:	d195      	bne.n	800bed6 <_strtoll_l.constprop.0+0x46>
 800bfaa:	2608      	movs	r6, #8
 800bfac:	e793      	b.n	800bed6 <_strtoll_l.constprop.0+0x46>
 800bfae:	2c30      	cmp	r4, #48	; 0x30
 800bfb0:	d089      	beq.n	800bec6 <_strtoll_l.constprop.0+0x36>
 800bfb2:	260a      	movs	r6, #10
 800bfb4:	e78f      	b.n	800bed6 <_strtoll_l.constprop.0+0x46>
 800bfb6:	bf00      	nop
 800bfb8:	0805fd45 	.word	0x0805fd45

0800bfbc <_strtoll_r>:
 800bfbc:	f7ff bf68 	b.w	800be90 <_strtoll_l.constprop.0>

0800bfc0 <_strtoul_l.constprop.0>:
 800bfc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bfc4:	4686      	mov	lr, r0
 800bfc6:	460d      	mov	r5, r1
 800bfc8:	4f35      	ldr	r7, [pc, #212]	; (800c0a0 <_strtoul_l.constprop.0+0xe0>)
 800bfca:	4628      	mov	r0, r5
 800bfcc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bfd0:	5de6      	ldrb	r6, [r4, r7]
 800bfd2:	f016 0608 	ands.w	r6, r6, #8
 800bfd6:	d1f8      	bne.n	800bfca <_strtoul_l.constprop.0+0xa>
 800bfd8:	2c2d      	cmp	r4, #45	; 0x2d
 800bfda:	d12f      	bne.n	800c03c <_strtoul_l.constprop.0+0x7c>
 800bfdc:	2601      	movs	r6, #1
 800bfde:	782c      	ldrb	r4, [r5, #0]
 800bfe0:	1c85      	adds	r5, r0, #2
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d057      	beq.n	800c096 <_strtoul_l.constprop.0+0xd6>
 800bfe6:	2b10      	cmp	r3, #16
 800bfe8:	d109      	bne.n	800bffe <_strtoul_l.constprop.0+0x3e>
 800bfea:	2c30      	cmp	r4, #48	; 0x30
 800bfec:	d107      	bne.n	800bffe <_strtoul_l.constprop.0+0x3e>
 800bfee:	7828      	ldrb	r0, [r5, #0]
 800bff0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800bff4:	2858      	cmp	r0, #88	; 0x58
 800bff6:	d149      	bne.n	800c08c <_strtoul_l.constprop.0+0xcc>
 800bff8:	2310      	movs	r3, #16
 800bffa:	786c      	ldrb	r4, [r5, #1]
 800bffc:	3502      	adds	r5, #2
 800bffe:	f04f 38ff 	mov.w	r8, #4294967295
 800c002:	fbb8 f8f3 	udiv	r8, r8, r3
 800c006:	2700      	movs	r7, #0
 800c008:	fb03 f908 	mul.w	r9, r3, r8
 800c00c:	4638      	mov	r0, r7
 800c00e:	ea6f 0909 	mvn.w	r9, r9
 800c012:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c016:	f1bc 0f09 	cmp.w	ip, #9
 800c01a:	d814      	bhi.n	800c046 <_strtoul_l.constprop.0+0x86>
 800c01c:	4664      	mov	r4, ip
 800c01e:	42a3      	cmp	r3, r4
 800c020:	dd22      	ble.n	800c068 <_strtoul_l.constprop.0+0xa8>
 800c022:	2f00      	cmp	r7, #0
 800c024:	db1d      	blt.n	800c062 <_strtoul_l.constprop.0+0xa2>
 800c026:	4580      	cmp	r8, r0
 800c028:	d31b      	bcc.n	800c062 <_strtoul_l.constprop.0+0xa2>
 800c02a:	d101      	bne.n	800c030 <_strtoul_l.constprop.0+0x70>
 800c02c:	45a1      	cmp	r9, r4
 800c02e:	db18      	blt.n	800c062 <_strtoul_l.constprop.0+0xa2>
 800c030:	2701      	movs	r7, #1
 800c032:	fb00 4003 	mla	r0, r0, r3, r4
 800c036:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c03a:	e7ea      	b.n	800c012 <_strtoul_l.constprop.0+0x52>
 800c03c:	2c2b      	cmp	r4, #43	; 0x2b
 800c03e:	bf04      	itt	eq
 800c040:	782c      	ldrbeq	r4, [r5, #0]
 800c042:	1c85      	addeq	r5, r0, #2
 800c044:	e7cd      	b.n	800bfe2 <_strtoul_l.constprop.0+0x22>
 800c046:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c04a:	f1bc 0f19 	cmp.w	ip, #25
 800c04e:	d801      	bhi.n	800c054 <_strtoul_l.constprop.0+0x94>
 800c050:	3c37      	subs	r4, #55	; 0x37
 800c052:	e7e4      	b.n	800c01e <_strtoul_l.constprop.0+0x5e>
 800c054:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c058:	f1bc 0f19 	cmp.w	ip, #25
 800c05c:	d804      	bhi.n	800c068 <_strtoul_l.constprop.0+0xa8>
 800c05e:	3c57      	subs	r4, #87	; 0x57
 800c060:	e7dd      	b.n	800c01e <_strtoul_l.constprop.0+0x5e>
 800c062:	f04f 37ff 	mov.w	r7, #4294967295
 800c066:	e7e6      	b.n	800c036 <_strtoul_l.constprop.0+0x76>
 800c068:	2f00      	cmp	r7, #0
 800c06a:	da07      	bge.n	800c07c <_strtoul_l.constprop.0+0xbc>
 800c06c:	2322      	movs	r3, #34	; 0x22
 800c06e:	f04f 30ff 	mov.w	r0, #4294967295
 800c072:	f8ce 3000 	str.w	r3, [lr]
 800c076:	b932      	cbnz	r2, 800c086 <_strtoul_l.constprop.0+0xc6>
 800c078:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c07c:	b106      	cbz	r6, 800c080 <_strtoul_l.constprop.0+0xc0>
 800c07e:	4240      	negs	r0, r0
 800c080:	2a00      	cmp	r2, #0
 800c082:	d0f9      	beq.n	800c078 <_strtoul_l.constprop.0+0xb8>
 800c084:	b107      	cbz	r7, 800c088 <_strtoul_l.constprop.0+0xc8>
 800c086:	1e69      	subs	r1, r5, #1
 800c088:	6011      	str	r1, [r2, #0]
 800c08a:	e7f5      	b.n	800c078 <_strtoul_l.constprop.0+0xb8>
 800c08c:	2430      	movs	r4, #48	; 0x30
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d1b5      	bne.n	800bffe <_strtoul_l.constprop.0+0x3e>
 800c092:	2308      	movs	r3, #8
 800c094:	e7b3      	b.n	800bffe <_strtoul_l.constprop.0+0x3e>
 800c096:	2c30      	cmp	r4, #48	; 0x30
 800c098:	d0a9      	beq.n	800bfee <_strtoul_l.constprop.0+0x2e>
 800c09a:	230a      	movs	r3, #10
 800c09c:	e7af      	b.n	800bffe <_strtoul_l.constprop.0+0x3e>
 800c09e:	bf00      	nop
 800c0a0:	0805fd45 	.word	0x0805fd45

0800c0a4 <_strtoul_r>:
 800c0a4:	f7ff bf8c 	b.w	800bfc0 <_strtoul_l.constprop.0>

0800c0a8 <_strtoull_l.constprop.0>:
 800c0a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0ac:	4689      	mov	r9, r1
 800c0ae:	461d      	mov	r5, r3
 800c0b0:	460e      	mov	r6, r1
 800c0b2:	4692      	mov	sl, r2
 800c0b4:	4a47      	ldr	r2, [pc, #284]	; (800c1d4 <_strtoull_l.constprop.0+0x12c>)
 800c0b6:	9001      	str	r0, [sp, #4]
 800c0b8:	4633      	mov	r3, r6
 800c0ba:	f816 4b01 	ldrb.w	r4, [r6], #1
 800c0be:	5ca7      	ldrb	r7, [r4, r2]
 800c0c0:	f017 0708 	ands.w	r7, r7, #8
 800c0c4:	d1f8      	bne.n	800c0b8 <_strtoull_l.constprop.0+0x10>
 800c0c6:	2c2d      	cmp	r4, #45	; 0x2d
 800c0c8:	d14a      	bne.n	800c160 <_strtoull_l.constprop.0+0xb8>
 800c0ca:	2701      	movs	r7, #1
 800c0cc:	7834      	ldrb	r4, [r6, #0]
 800c0ce:	1c9e      	adds	r6, r3, #2
 800c0d0:	2d00      	cmp	r5, #0
 800c0d2:	d07b      	beq.n	800c1cc <_strtoull_l.constprop.0+0x124>
 800c0d4:	2d10      	cmp	r5, #16
 800c0d6:	d109      	bne.n	800c0ec <_strtoull_l.constprop.0+0x44>
 800c0d8:	2c30      	cmp	r4, #48	; 0x30
 800c0da:	d107      	bne.n	800c0ec <_strtoull_l.constprop.0+0x44>
 800c0dc:	7833      	ldrb	r3, [r6, #0]
 800c0de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c0e2:	2b58      	cmp	r3, #88	; 0x58
 800c0e4:	d16d      	bne.n	800c1c2 <_strtoull_l.constprop.0+0x11a>
 800c0e6:	2510      	movs	r5, #16
 800c0e8:	7874      	ldrb	r4, [r6, #1]
 800c0ea:	3602      	adds	r6, #2
 800c0ec:	ea4f 7be5 	mov.w	fp, r5, asr #31
 800c0f0:	462a      	mov	r2, r5
 800c0f2:	465b      	mov	r3, fp
 800c0f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0f8:	f04f 31ff 	mov.w	r1, #4294967295
 800c0fc:	f7f4 fda0 	bl	8000c40 <__aeabi_uldivmod>
 800c100:	462a      	mov	r2, r5
 800c102:	9000      	str	r0, [sp, #0]
 800c104:	4688      	mov	r8, r1
 800c106:	465b      	mov	r3, fp
 800c108:	f04f 30ff 	mov.w	r0, #4294967295
 800c10c:	f04f 31ff 	mov.w	r1, #4294967295
 800c110:	f7f4 fd96 	bl	8000c40 <__aeabi_uldivmod>
 800c114:	2300      	movs	r3, #0
 800c116:	4618      	mov	r0, r3
 800c118:	4619      	mov	r1, r3
 800c11a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c11e:	f1bc 0f09 	cmp.w	ip, #9
 800c122:	d822      	bhi.n	800c16a <_strtoull_l.constprop.0+0xc2>
 800c124:	4664      	mov	r4, ip
 800c126:	42a5      	cmp	r5, r4
 800c128:	dd30      	ble.n	800c18c <_strtoull_l.constprop.0+0xe4>
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	db2b      	blt.n	800c186 <_strtoull_l.constprop.0+0xde>
 800c12e:	9b00      	ldr	r3, [sp, #0]
 800c130:	4283      	cmp	r3, r0
 800c132:	eb78 0301 	sbcs.w	r3, r8, r1
 800c136:	d326      	bcc.n	800c186 <_strtoull_l.constprop.0+0xde>
 800c138:	9b00      	ldr	r3, [sp, #0]
 800c13a:	4588      	cmp	r8, r1
 800c13c:	bf08      	it	eq
 800c13e:	4283      	cmpeq	r3, r0
 800c140:	d101      	bne.n	800c146 <_strtoull_l.constprop.0+0x9e>
 800c142:	42a2      	cmp	r2, r4
 800c144:	db1f      	blt.n	800c186 <_strtoull_l.constprop.0+0xde>
 800c146:	4369      	muls	r1, r5
 800c148:	fb00 110b 	mla	r1, r0, fp, r1
 800c14c:	fba5 0300 	umull	r0, r3, r5, r0
 800c150:	4419      	add	r1, r3
 800c152:	2301      	movs	r3, #1
 800c154:	1820      	adds	r0, r4, r0
 800c156:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800c15a:	f816 4b01 	ldrb.w	r4, [r6], #1
 800c15e:	e7dc      	b.n	800c11a <_strtoull_l.constprop.0+0x72>
 800c160:	2c2b      	cmp	r4, #43	; 0x2b
 800c162:	bf04      	itt	eq
 800c164:	7834      	ldrbeq	r4, [r6, #0]
 800c166:	1c9e      	addeq	r6, r3, #2
 800c168:	e7b2      	b.n	800c0d0 <_strtoull_l.constprop.0+0x28>
 800c16a:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c16e:	f1bc 0f19 	cmp.w	ip, #25
 800c172:	d801      	bhi.n	800c178 <_strtoull_l.constprop.0+0xd0>
 800c174:	3c37      	subs	r4, #55	; 0x37
 800c176:	e7d6      	b.n	800c126 <_strtoull_l.constprop.0+0x7e>
 800c178:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c17c:	f1bc 0f19 	cmp.w	ip, #25
 800c180:	d804      	bhi.n	800c18c <_strtoull_l.constprop.0+0xe4>
 800c182:	3c57      	subs	r4, #87	; 0x57
 800c184:	e7cf      	b.n	800c126 <_strtoull_l.constprop.0+0x7e>
 800c186:	f04f 33ff 	mov.w	r3, #4294967295
 800c18a:	e7e6      	b.n	800c15a <_strtoull_l.constprop.0+0xb2>
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	da0b      	bge.n	800c1a8 <_strtoull_l.constprop.0+0x100>
 800c190:	2322      	movs	r3, #34	; 0x22
 800c192:	f04f 30ff 	mov.w	r0, #4294967295
 800c196:	9a01      	ldr	r2, [sp, #4]
 800c198:	4601      	mov	r1, r0
 800c19a:	6013      	str	r3, [r2, #0]
 800c19c:	f1ba 0f00 	cmp.w	sl, #0
 800c1a0:	d10a      	bne.n	800c1b8 <_strtoull_l.constprop.0+0x110>
 800c1a2:	b003      	add	sp, #12
 800c1a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1a8:	b117      	cbz	r7, 800c1b0 <_strtoull_l.constprop.0+0x108>
 800c1aa:	4240      	negs	r0, r0
 800c1ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c1b0:	f1ba 0f00 	cmp.w	sl, #0
 800c1b4:	d0f5      	beq.n	800c1a2 <_strtoull_l.constprop.0+0xfa>
 800c1b6:	b10b      	cbz	r3, 800c1bc <_strtoull_l.constprop.0+0x114>
 800c1b8:	f106 39ff 	add.w	r9, r6, #4294967295
 800c1bc:	f8ca 9000 	str.w	r9, [sl]
 800c1c0:	e7ef      	b.n	800c1a2 <_strtoull_l.constprop.0+0xfa>
 800c1c2:	2430      	movs	r4, #48	; 0x30
 800c1c4:	2d00      	cmp	r5, #0
 800c1c6:	d191      	bne.n	800c0ec <_strtoull_l.constprop.0+0x44>
 800c1c8:	2508      	movs	r5, #8
 800c1ca:	e78f      	b.n	800c0ec <_strtoull_l.constprop.0+0x44>
 800c1cc:	2c30      	cmp	r4, #48	; 0x30
 800c1ce:	d085      	beq.n	800c0dc <_strtoull_l.constprop.0+0x34>
 800c1d0:	250a      	movs	r5, #10
 800c1d2:	e78b      	b.n	800c0ec <_strtoull_l.constprop.0+0x44>
 800c1d4:	0805fd45 	.word	0x0805fd45

0800c1d8 <_strtoull_r>:
 800c1d8:	f7ff bf66 	b.w	800c0a8 <_strtoull_l.constprop.0>

0800c1dc <_sungetc_r>:
 800c1dc:	b538      	push	{r3, r4, r5, lr}
 800c1de:	1c4b      	adds	r3, r1, #1
 800c1e0:	4614      	mov	r4, r2
 800c1e2:	d103      	bne.n	800c1ec <_sungetc_r+0x10>
 800c1e4:	f04f 35ff 	mov.w	r5, #4294967295
 800c1e8:	4628      	mov	r0, r5
 800c1ea:	bd38      	pop	{r3, r4, r5, pc}
 800c1ec:	8993      	ldrh	r3, [r2, #12]
 800c1ee:	b2cd      	uxtb	r5, r1
 800c1f0:	f023 0320 	bic.w	r3, r3, #32
 800c1f4:	8193      	strh	r3, [r2, #12]
 800c1f6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c1f8:	6852      	ldr	r2, [r2, #4]
 800c1fa:	b18b      	cbz	r3, 800c220 <_sungetc_r+0x44>
 800c1fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c1fe:	4293      	cmp	r3, r2
 800c200:	dd08      	ble.n	800c214 <_sungetc_r+0x38>
 800c202:	6823      	ldr	r3, [r4, #0]
 800c204:	1e5a      	subs	r2, r3, #1
 800c206:	6022      	str	r2, [r4, #0]
 800c208:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c20c:	6863      	ldr	r3, [r4, #4]
 800c20e:	3301      	adds	r3, #1
 800c210:	6063      	str	r3, [r4, #4]
 800c212:	e7e9      	b.n	800c1e8 <_sungetc_r+0xc>
 800c214:	4621      	mov	r1, r4
 800c216:	f001 fa54 	bl	800d6c2 <__submore>
 800c21a:	2800      	cmp	r0, #0
 800c21c:	d0f1      	beq.n	800c202 <_sungetc_r+0x26>
 800c21e:	e7e1      	b.n	800c1e4 <_sungetc_r+0x8>
 800c220:	6921      	ldr	r1, [r4, #16]
 800c222:	6823      	ldr	r3, [r4, #0]
 800c224:	b151      	cbz	r1, 800c23c <_sungetc_r+0x60>
 800c226:	4299      	cmp	r1, r3
 800c228:	d208      	bcs.n	800c23c <_sungetc_r+0x60>
 800c22a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c22e:	42a9      	cmp	r1, r5
 800c230:	d104      	bne.n	800c23c <_sungetc_r+0x60>
 800c232:	3b01      	subs	r3, #1
 800c234:	3201      	adds	r2, #1
 800c236:	6023      	str	r3, [r4, #0]
 800c238:	6062      	str	r2, [r4, #4]
 800c23a:	e7d5      	b.n	800c1e8 <_sungetc_r+0xc>
 800c23c:	e9c4 320e 	strd	r3, r2, [r4, #56]	; 0x38
 800c240:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c244:	6323      	str	r3, [r4, #48]	; 0x30
 800c246:	2303      	movs	r3, #3
 800c248:	6363      	str	r3, [r4, #52]	; 0x34
 800c24a:	4623      	mov	r3, r4
 800c24c:	f803 5f42 	strb.w	r5, [r3, #66]!
 800c250:	6023      	str	r3, [r4, #0]
 800c252:	2301      	movs	r3, #1
 800c254:	e7dc      	b.n	800c210 <_sungetc_r+0x34>

0800c256 <__ssrefill_r>:
 800c256:	b510      	push	{r4, lr}
 800c258:	460c      	mov	r4, r1
 800c25a:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800c25c:	b169      	cbz	r1, 800c27a <__ssrefill_r+0x24>
 800c25e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c262:	4299      	cmp	r1, r3
 800c264:	d001      	beq.n	800c26a <__ssrefill_r+0x14>
 800c266:	f002 fa65 	bl	800e734 <_free_r>
 800c26a:	2000      	movs	r0, #0
 800c26c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c26e:	6320      	str	r0, [r4, #48]	; 0x30
 800c270:	6063      	str	r3, [r4, #4]
 800c272:	b113      	cbz	r3, 800c27a <__ssrefill_r+0x24>
 800c274:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c276:	6023      	str	r3, [r4, #0]
 800c278:	bd10      	pop	{r4, pc}
 800c27a:	6923      	ldr	r3, [r4, #16]
 800c27c:	f04f 30ff 	mov.w	r0, #4294967295
 800c280:	6023      	str	r3, [r4, #0]
 800c282:	2300      	movs	r3, #0
 800c284:	6063      	str	r3, [r4, #4]
 800c286:	89a3      	ldrh	r3, [r4, #12]
 800c288:	f043 0320 	orr.w	r3, r3, #32
 800c28c:	81a3      	strh	r3, [r4, #12]
 800c28e:	e7f3      	b.n	800c278 <__ssrefill_r+0x22>

0800c290 <_sfread_r>:
 800c290:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c294:	461f      	mov	r7, r3
 800c296:	4613      	mov	r3, r2
 800c298:	437b      	muls	r3, r7
 800c29a:	4682      	mov	sl, r0
 800c29c:	4688      	mov	r8, r1
 800c29e:	4691      	mov	r9, r2
 800c2a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800c2a2:	d027      	beq.n	800c2f4 <_sfread_r+0x64>
 800c2a4:	461e      	mov	r6, r3
 800c2a6:	e9d4 1500 	ldrd	r1, r5, [r4]
 800c2aa:	42b5      	cmp	r5, r6
 800c2ac:	d30b      	bcc.n	800c2c6 <_sfread_r+0x36>
 800c2ae:	4632      	mov	r2, r6
 800c2b0:	4640      	mov	r0, r8
 800c2b2:	f002 fe93 	bl	800efdc <memcpy>
 800c2b6:	6862      	ldr	r2, [r4, #4]
 800c2b8:	6821      	ldr	r1, [r4, #0]
 800c2ba:	1b92      	subs	r2, r2, r6
 800c2bc:	4431      	add	r1, r6
 800c2be:	463b      	mov	r3, r7
 800c2c0:	6062      	str	r2, [r4, #4]
 800c2c2:	6021      	str	r1, [r4, #0]
 800c2c4:	e016      	b.n	800c2f4 <_sfread_r+0x64>
 800c2c6:	462a      	mov	r2, r5
 800c2c8:	4640      	mov	r0, r8
 800c2ca:	9301      	str	r3, [sp, #4]
 800c2cc:	f002 fe86 	bl	800efdc <memcpy>
 800c2d0:	2300      	movs	r3, #0
 800c2d2:	6822      	ldr	r2, [r4, #0]
 800c2d4:	6063      	str	r3, [r4, #4]
 800c2d6:	442a      	add	r2, r5
 800c2d8:	4621      	mov	r1, r4
 800c2da:	4650      	mov	r0, sl
 800c2dc:	6022      	str	r2, [r4, #0]
 800c2de:	f7ff ffba 	bl	800c256 <__ssrefill_r>
 800c2e2:	44a8      	add	r8, r5
 800c2e4:	9b01      	ldr	r3, [sp, #4]
 800c2e6:	eba6 0b05 	sub.w	fp, r6, r5
 800c2ea:	b138      	cbz	r0, 800c2fc <_sfread_r+0x6c>
 800c2ec:	18e9      	adds	r1, r5, r3
 800c2ee:	1b89      	subs	r1, r1, r6
 800c2f0:	fbb1 f3f9 	udiv	r3, r1, r9
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	b003      	add	sp, #12
 800c2f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2fc:	465e      	mov	r6, fp
 800c2fe:	e7d2      	b.n	800c2a6 <_sfread_r+0x16>

0800c300 <_svfprintf_r>:
 800c300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c304:	b0d3      	sub	sp, #332	; 0x14c
 800c306:	468b      	mov	fp, r1
 800c308:	4692      	mov	sl, r2
 800c30a:	461e      	mov	r6, r3
 800c30c:	4681      	mov	r9, r0
 800c30e:	f7fe fa63 	bl	800a7d8 <_localeconv_r>
 800c312:	6803      	ldr	r3, [r0, #0]
 800c314:	4618      	mov	r0, r3
 800c316:	9317      	str	r3, [sp, #92]	; 0x5c
 800c318:	f7f3 ff86 	bl	8000228 <strlen>
 800c31c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800c320:	9012      	str	r0, [sp, #72]	; 0x48
 800c322:	0618      	lsls	r0, r3, #24
 800c324:	d518      	bpl.n	800c358 <_svfprintf_r+0x58>
 800c326:	f8db 3010 	ldr.w	r3, [fp, #16]
 800c32a:	b9ab      	cbnz	r3, 800c358 <_svfprintf_r+0x58>
 800c32c:	2140      	movs	r1, #64	; 0x40
 800c32e:	4648      	mov	r0, r9
 800c330:	f7fe fa7c 	bl	800a82c <_malloc_r>
 800c334:	f8cb 0000 	str.w	r0, [fp]
 800c338:	f8cb 0010 	str.w	r0, [fp, #16]
 800c33c:	b948      	cbnz	r0, 800c352 <_svfprintf_r+0x52>
 800c33e:	230c      	movs	r3, #12
 800c340:	f8c9 3000 	str.w	r3, [r9]
 800c344:	f04f 33ff 	mov.w	r3, #4294967295
 800c348:	930f      	str	r3, [sp, #60]	; 0x3c
 800c34a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800c34c:	b053      	add	sp, #332	; 0x14c
 800c34e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c352:	2340      	movs	r3, #64	; 0x40
 800c354:	f8cb 3014 	str.w	r3, [fp, #20]
 800c358:	2500      	movs	r5, #0
 800c35a:	2200      	movs	r2, #0
 800c35c:	2300      	movs	r3, #0
 800c35e:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800c362:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800c366:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
 800c36a:	ac29      	add	r4, sp, #164	; 0xa4
 800c36c:	9426      	str	r4, [sp, #152]	; 0x98
 800c36e:	9509      	str	r5, [sp, #36]	; 0x24
 800c370:	950d      	str	r5, [sp, #52]	; 0x34
 800c372:	9515      	str	r5, [sp, #84]	; 0x54
 800c374:	9518      	str	r5, [sp, #96]	; 0x60
 800c376:	950f      	str	r5, [sp, #60]	; 0x3c
 800c378:	4653      	mov	r3, sl
 800c37a:	461d      	mov	r5, r3
 800c37c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c380:	b10a      	cbz	r2, 800c386 <_svfprintf_r+0x86>
 800c382:	2a25      	cmp	r2, #37	; 0x25
 800c384:	d1f9      	bne.n	800c37a <_svfprintf_r+0x7a>
 800c386:	ebb5 070a 	subs.w	r7, r5, sl
 800c38a:	d00d      	beq.n	800c3a8 <_svfprintf_r+0xa8>
 800c38c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c38e:	e9c4 a700 	strd	sl, r7, [r4]
 800c392:	443b      	add	r3, r7
 800c394:	9328      	str	r3, [sp, #160]	; 0xa0
 800c396:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800c398:	3301      	adds	r3, #1
 800c39a:	2b07      	cmp	r3, #7
 800c39c:	9327      	str	r3, [sp, #156]	; 0x9c
 800c39e:	dc79      	bgt.n	800c494 <_svfprintf_r+0x194>
 800c3a0:	3408      	adds	r4, #8
 800c3a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c3a4:	443b      	add	r3, r7
 800c3a6:	930f      	str	r3, [sp, #60]	; 0x3c
 800c3a8:	782b      	ldrb	r3, [r5, #0]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	f001 813a 	beq.w	800d624 <_svfprintf_r+0x1324>
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	f04f 32ff 	mov.w	r2, #4294967295
 800c3b6:	4698      	mov	r8, r3
 800c3b8:	9207      	str	r2, [sp, #28]
 800c3ba:	270a      	movs	r7, #10
 800c3bc:	222b      	movs	r2, #43	; 0x2b
 800c3be:	3501      	adds	r5, #1
 800c3c0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800c3c4:	9313      	str	r3, [sp, #76]	; 0x4c
 800c3c6:	462b      	mov	r3, r5
 800c3c8:	f813 1b01 	ldrb.w	r1, [r3], #1
 800c3cc:	910a      	str	r1, [sp, #40]	; 0x28
 800c3ce:	930e      	str	r3, [sp, #56]	; 0x38
 800c3d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3d2:	3b20      	subs	r3, #32
 800c3d4:	2b5a      	cmp	r3, #90	; 0x5a
 800c3d6:	f200 85ac 	bhi.w	800cf32 <_svfprintf_r+0xc32>
 800c3da:	e8df f013 	tbh	[pc, r3, lsl #1]
 800c3de:	007e      	.short	0x007e
 800c3e0:	05aa05aa 	.word	0x05aa05aa
 800c3e4:	05aa0086 	.word	0x05aa0086
 800c3e8:	05aa05aa 	.word	0x05aa05aa
 800c3ec:	05aa0065 	.word	0x05aa0065
 800c3f0:	008905aa 	.word	0x008905aa
 800c3f4:	05aa0093 	.word	0x05aa0093
 800c3f8:	00960090 	.word	0x00960090
 800c3fc:	00b305aa 	.word	0x00b305aa
 800c400:	00b600b6 	.word	0x00b600b6
 800c404:	00b600b6 	.word	0x00b600b6
 800c408:	00b600b6 	.word	0x00b600b6
 800c40c:	00b600b6 	.word	0x00b600b6
 800c410:	05aa00b6 	.word	0x05aa00b6
 800c414:	05aa05aa 	.word	0x05aa05aa
 800c418:	05aa05aa 	.word	0x05aa05aa
 800c41c:	05aa05aa 	.word	0x05aa05aa
 800c420:	05aa0125 	.word	0x05aa0125
 800c424:	00f600e3 	.word	0x00f600e3
 800c428:	01250125 	.word	0x01250125
 800c42c:	05aa0125 	.word	0x05aa0125
 800c430:	05aa05aa 	.word	0x05aa05aa
 800c434:	00c605aa 	.word	0x00c605aa
 800c438:	05aa05aa 	.word	0x05aa05aa
 800c43c:	05aa0482 	.word	0x05aa0482
 800c440:	05aa05aa 	.word	0x05aa05aa
 800c444:	05aa04cd 	.word	0x05aa04cd
 800c448:	05aa04ee 	.word	0x05aa04ee
 800c44c:	051005aa 	.word	0x051005aa
 800c450:	05aa05aa 	.word	0x05aa05aa
 800c454:	05aa05aa 	.word	0x05aa05aa
 800c458:	05aa05aa 	.word	0x05aa05aa
 800c45c:	05aa05aa 	.word	0x05aa05aa
 800c460:	05aa0125 	.word	0x05aa0125
 800c464:	00f800e3 	.word	0x00f800e3
 800c468:	01250125 	.word	0x01250125
 800c46c:	00c90125 	.word	0x00c90125
 800c470:	00dd00f8 	.word	0x00dd00f8
 800c474:	00d605aa 	.word	0x00d605aa
 800c478:	045d05aa 	.word	0x045d05aa
 800c47c:	04bb0484 	.word	0x04bb0484
 800c480:	05aa00dd 	.word	0x05aa00dd
 800c484:	007c04cd 	.word	0x007c04cd
 800c488:	05aa04f0 	.word	0x05aa04f0
 800c48c:	052f05aa 	.word	0x052f05aa
 800c490:	007c05aa 	.word	0x007c05aa
 800c494:	4659      	mov	r1, fp
 800c496:	4648      	mov	r0, r9
 800c498:	aa26      	add	r2, sp, #152	; 0x98
 800c49a:	f003 fa92 	bl	800f9c2 <__ssprint_r>
 800c49e:	2800      	cmp	r0, #0
 800c4a0:	f040 812f 	bne.w	800c702 <_svfprintf_r+0x402>
 800c4a4:	ac29      	add	r4, sp, #164	; 0xa4
 800c4a6:	e77c      	b.n	800c3a2 <_svfprintf_r+0xa2>
 800c4a8:	4648      	mov	r0, r9
 800c4aa:	f7fe f995 	bl	800a7d8 <_localeconv_r>
 800c4ae:	6843      	ldr	r3, [r0, #4]
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	9318      	str	r3, [sp, #96]	; 0x60
 800c4b4:	f7f3 feb8 	bl	8000228 <strlen>
 800c4b8:	9015      	str	r0, [sp, #84]	; 0x54
 800c4ba:	4648      	mov	r0, r9
 800c4bc:	f7fe f98c 	bl	800a7d8 <_localeconv_r>
 800c4c0:	6883      	ldr	r3, [r0, #8]
 800c4c2:	222b      	movs	r2, #43	; 0x2b
 800c4c4:	930d      	str	r3, [sp, #52]	; 0x34
 800c4c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c4c8:	b12b      	cbz	r3, 800c4d6 <_svfprintf_r+0x1d6>
 800c4ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c4cc:	b11b      	cbz	r3, 800c4d6 <_svfprintf_r+0x1d6>
 800c4ce:	781b      	ldrb	r3, [r3, #0]
 800c4d0:	b10b      	cbz	r3, 800c4d6 <_svfprintf_r+0x1d6>
 800c4d2:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800c4d6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800c4d8:	e775      	b.n	800c3c6 <_svfprintf_r+0xc6>
 800c4da:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d1f9      	bne.n	800c4d6 <_svfprintf_r+0x1d6>
 800c4e2:	2320      	movs	r3, #32
 800c4e4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800c4e8:	e7f5      	b.n	800c4d6 <_svfprintf_r+0x1d6>
 800c4ea:	f048 0801 	orr.w	r8, r8, #1
 800c4ee:	e7f2      	b.n	800c4d6 <_svfprintf_r+0x1d6>
 800c4f0:	f856 3b04 	ldr.w	r3, [r6], #4
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	9313      	str	r3, [sp, #76]	; 0x4c
 800c4f8:	daed      	bge.n	800c4d6 <_svfprintf_r+0x1d6>
 800c4fa:	425b      	negs	r3, r3
 800c4fc:	9313      	str	r3, [sp, #76]	; 0x4c
 800c4fe:	f048 0804 	orr.w	r8, r8, #4
 800c502:	e7e8      	b.n	800c4d6 <_svfprintf_r+0x1d6>
 800c504:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800c508:	e7e5      	b.n	800c4d6 <_svfprintf_r+0x1d6>
 800c50a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800c50c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c510:	2b2a      	cmp	r3, #42	; 0x2a
 800c512:	930a      	str	r3, [sp, #40]	; 0x28
 800c514:	d113      	bne.n	800c53e <_svfprintf_r+0x23e>
 800c516:	f856 0b04 	ldr.w	r0, [r6], #4
 800c51a:	950e      	str	r5, [sp, #56]	; 0x38
 800c51c:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800c520:	9307      	str	r3, [sp, #28]
 800c522:	e7d8      	b.n	800c4d6 <_svfprintf_r+0x1d6>
 800c524:	9907      	ldr	r1, [sp, #28]
 800c526:	fb07 3301 	mla	r3, r7, r1, r3
 800c52a:	9307      	str	r3, [sp, #28]
 800c52c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c530:	930a      	str	r3, [sp, #40]	; 0x28
 800c532:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c534:	3b30      	subs	r3, #48	; 0x30
 800c536:	2b09      	cmp	r3, #9
 800c538:	d9f4      	bls.n	800c524 <_svfprintf_r+0x224>
 800c53a:	950e      	str	r5, [sp, #56]	; 0x38
 800c53c:	e748      	b.n	800c3d0 <_svfprintf_r+0xd0>
 800c53e:	2300      	movs	r3, #0
 800c540:	9307      	str	r3, [sp, #28]
 800c542:	e7f6      	b.n	800c532 <_svfprintf_r+0x232>
 800c544:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800c548:	e7c5      	b.n	800c4d6 <_svfprintf_r+0x1d6>
 800c54a:	2300      	movs	r3, #0
 800c54c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800c54e:	9313      	str	r3, [sp, #76]	; 0x4c
 800c550:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c552:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c554:	3b30      	subs	r3, #48	; 0x30
 800c556:	fb07 3301 	mla	r3, r7, r1, r3
 800c55a:	9313      	str	r3, [sp, #76]	; 0x4c
 800c55c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c560:	930a      	str	r3, [sp, #40]	; 0x28
 800c562:	3b30      	subs	r3, #48	; 0x30
 800c564:	2b09      	cmp	r3, #9
 800c566:	d9f3      	bls.n	800c550 <_svfprintf_r+0x250>
 800c568:	e7e7      	b.n	800c53a <_svfprintf_r+0x23a>
 800c56a:	f048 0808 	orr.w	r8, r8, #8
 800c56e:	e7b2      	b.n	800c4d6 <_svfprintf_r+0x1d6>
 800c570:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c572:	781b      	ldrb	r3, [r3, #0]
 800c574:	2b68      	cmp	r3, #104	; 0x68
 800c576:	bf01      	itttt	eq
 800c578:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 800c57a:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800c57e:	3301      	addeq	r3, #1
 800c580:	930e      	streq	r3, [sp, #56]	; 0x38
 800c582:	bf18      	it	ne
 800c584:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800c588:	e7a5      	b.n	800c4d6 <_svfprintf_r+0x1d6>
 800c58a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c58c:	781b      	ldrb	r3, [r3, #0]
 800c58e:	2b6c      	cmp	r3, #108	; 0x6c
 800c590:	d105      	bne.n	800c59e <_svfprintf_r+0x29e>
 800c592:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c594:	3301      	adds	r3, #1
 800c596:	930e      	str	r3, [sp, #56]	; 0x38
 800c598:	f048 0820 	orr.w	r8, r8, #32
 800c59c:	e79b      	b.n	800c4d6 <_svfprintf_r+0x1d6>
 800c59e:	f048 0810 	orr.w	r8, r8, #16
 800c5a2:	e798      	b.n	800c4d6 <_svfprintf_r+0x1d6>
 800c5a4:	4632      	mov	r2, r6
 800c5a6:	2000      	movs	r0, #0
 800c5a8:	f852 3b04 	ldr.w	r3, [r2], #4
 800c5ac:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800c5b0:	920b      	str	r2, [sp, #44]	; 0x2c
 800c5b2:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	4607      	mov	r7, r0
 800c5ba:	4606      	mov	r6, r0
 800c5bc:	4605      	mov	r5, r0
 800c5be:	9008      	str	r0, [sp, #32]
 800c5c0:	9307      	str	r3, [sp, #28]
 800c5c2:	900c      	str	r0, [sp, #48]	; 0x30
 800c5c4:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 800c5c8:	e1b0      	b.n	800c92c <_svfprintf_r+0x62c>
 800c5ca:	f048 0810 	orr.w	r8, r8, #16
 800c5ce:	f018 0f20 	tst.w	r8, #32
 800c5d2:	d011      	beq.n	800c5f8 <_svfprintf_r+0x2f8>
 800c5d4:	1df3      	adds	r3, r6, #7
 800c5d6:	f023 0307 	bic.w	r3, r3, #7
 800c5da:	461a      	mov	r2, r3
 800c5dc:	f852 6b08 	ldr.w	r6, [r2], #8
 800c5e0:	685f      	ldr	r7, [r3, #4]
 800c5e2:	920b      	str	r2, [sp, #44]	; 0x2c
 800c5e4:	2f00      	cmp	r7, #0
 800c5e6:	da05      	bge.n	800c5f4 <_svfprintf_r+0x2f4>
 800c5e8:	232d      	movs	r3, #45	; 0x2d
 800c5ea:	4276      	negs	r6, r6
 800c5ec:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800c5f0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800c5f4:	2301      	movs	r3, #1
 800c5f6:	e387      	b.n	800cd08 <_svfprintf_r+0xa08>
 800c5f8:	4633      	mov	r3, r6
 800c5fa:	f853 7b04 	ldr.w	r7, [r3], #4
 800c5fe:	f018 0f10 	tst.w	r8, #16
 800c602:	930b      	str	r3, [sp, #44]	; 0x2c
 800c604:	d002      	beq.n	800c60c <_svfprintf_r+0x30c>
 800c606:	463e      	mov	r6, r7
 800c608:	17ff      	asrs	r7, r7, #31
 800c60a:	e7eb      	b.n	800c5e4 <_svfprintf_r+0x2e4>
 800c60c:	f018 0f40 	tst.w	r8, #64	; 0x40
 800c610:	d003      	beq.n	800c61a <_svfprintf_r+0x31a>
 800c612:	b23e      	sxth	r6, r7
 800c614:	f347 37c0 	sbfx	r7, r7, #15, #1
 800c618:	e7e4      	b.n	800c5e4 <_svfprintf_r+0x2e4>
 800c61a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800c61e:	d0f2      	beq.n	800c606 <_svfprintf_r+0x306>
 800c620:	b27e      	sxtb	r6, r7
 800c622:	f347 17c0 	sbfx	r7, r7, #7, #1
 800c626:	e7dd      	b.n	800c5e4 <_svfprintf_r+0x2e4>
 800c628:	3607      	adds	r6, #7
 800c62a:	f026 0307 	bic.w	r3, r6, #7
 800c62e:	4619      	mov	r1, r3
 800c630:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c634:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800c638:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800c63c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800c640:	910b      	str	r1, [sp, #44]	; 0x2c
 800c642:	f04f 32ff 	mov.w	r2, #4294967295
 800c646:	4630      	mov	r0, r6
 800c648:	4629      	mov	r1, r5
 800c64a:	4b3a      	ldr	r3, [pc, #232]	; (800c734 <_svfprintf_r+0x434>)
 800c64c:	f7f4 fa4a 	bl	8000ae4 <__aeabi_dcmpun>
 800c650:	bb18      	cbnz	r0, 800c69a <_svfprintf_r+0x39a>
 800c652:	f04f 32ff 	mov.w	r2, #4294967295
 800c656:	4630      	mov	r0, r6
 800c658:	4629      	mov	r1, r5
 800c65a:	4b36      	ldr	r3, [pc, #216]	; (800c734 <_svfprintf_r+0x434>)
 800c65c:	f7f4 fa24 	bl	8000aa8 <__aeabi_dcmple>
 800c660:	b9d8      	cbnz	r0, 800c69a <_svfprintf_r+0x39a>
 800c662:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c666:	2200      	movs	r2, #0
 800c668:	2300      	movs	r3, #0
 800c66a:	f7f4 fa13 	bl	8000a94 <__aeabi_dcmplt>
 800c66e:	b110      	cbz	r0, 800c676 <_svfprintf_r+0x376>
 800c670:	232d      	movs	r3, #45	; 0x2d
 800c672:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800c676:	4a30      	ldr	r2, [pc, #192]	; (800c738 <_svfprintf_r+0x438>)
 800c678:	4830      	ldr	r0, [pc, #192]	; (800c73c <_svfprintf_r+0x43c>)
 800c67a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c67c:	2100      	movs	r1, #0
 800c67e:	2b47      	cmp	r3, #71	; 0x47
 800c680:	bfd4      	ite	le
 800c682:	4692      	movle	sl, r2
 800c684:	4682      	movgt	sl, r0
 800c686:	2303      	movs	r3, #3
 800c688:	e9cd 3107 	strd	r3, r1, [sp, #28]
 800c68c:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800c690:	2700      	movs	r7, #0
 800c692:	463e      	mov	r6, r7
 800c694:	463b      	mov	r3, r7
 800c696:	f000 bfff 	b.w	800d698 <_svfprintf_r+0x1398>
 800c69a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c69e:	4610      	mov	r0, r2
 800c6a0:	4619      	mov	r1, r3
 800c6a2:	f7f4 fa1f 	bl	8000ae4 <__aeabi_dcmpun>
 800c6a6:	b148      	cbz	r0, 800c6bc <_svfprintf_r+0x3bc>
 800c6a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c6aa:	4a25      	ldr	r2, [pc, #148]	; (800c740 <_svfprintf_r+0x440>)
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	bfb8      	it	lt
 800c6b0:	232d      	movlt	r3, #45	; 0x2d
 800c6b2:	4824      	ldr	r0, [pc, #144]	; (800c744 <_svfprintf_r+0x444>)
 800c6b4:	bfb8      	it	lt
 800c6b6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800c6ba:	e7de      	b.n	800c67a <_svfprintf_r+0x37a>
 800c6bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6be:	f023 0320 	bic.w	r3, r3, #32
 800c6c2:	2b41      	cmp	r3, #65	; 0x41
 800c6c4:	930c      	str	r3, [sp, #48]	; 0x30
 800c6c6:	d125      	bne.n	800c714 <_svfprintf_r+0x414>
 800c6c8:	2330      	movs	r3, #48	; 0x30
 800c6ca:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800c6ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6d0:	f048 0802 	orr.w	r8, r8, #2
 800c6d4:	2b61      	cmp	r3, #97	; 0x61
 800c6d6:	bf0c      	ite	eq
 800c6d8:	2378      	moveq	r3, #120	; 0x78
 800c6da:	2358      	movne	r3, #88	; 0x58
 800c6dc:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800c6e0:	9b07      	ldr	r3, [sp, #28]
 800c6e2:	2b63      	cmp	r3, #99	; 0x63
 800c6e4:	dd30      	ble.n	800c748 <_svfprintf_r+0x448>
 800c6e6:	4648      	mov	r0, r9
 800c6e8:	1c59      	adds	r1, r3, #1
 800c6ea:	f7fe f89f 	bl	800a82c <_malloc_r>
 800c6ee:	4682      	mov	sl, r0
 800c6f0:	2800      	cmp	r0, #0
 800c6f2:	f040 81f7 	bne.w	800cae4 <_svfprintf_r+0x7e4>
 800c6f6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800c6fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6fe:	f8ab 300c 	strh.w	r3, [fp, #12]
 800c702:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800c706:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c70a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c70c:	bf18      	it	ne
 800c70e:	f04f 33ff 	movne.w	r3, #4294967295
 800c712:	e619      	b.n	800c348 <_svfprintf_r+0x48>
 800c714:	9b07      	ldr	r3, [sp, #28]
 800c716:	3301      	adds	r3, #1
 800c718:	f000 81e6 	beq.w	800cae8 <_svfprintf_r+0x7e8>
 800c71c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c71e:	2b47      	cmp	r3, #71	; 0x47
 800c720:	f040 81e5 	bne.w	800caee <_svfprintf_r+0x7ee>
 800c724:	9b07      	ldr	r3, [sp, #28]
 800c726:	2b00      	cmp	r3, #0
 800c728:	f040 81e1 	bne.w	800caee <_svfprintf_r+0x7ee>
 800c72c:	9308      	str	r3, [sp, #32]
 800c72e:	2301      	movs	r3, #1
 800c730:	9307      	str	r3, [sp, #28]
 800c732:	e00c      	b.n	800c74e <_svfprintf_r+0x44e>
 800c734:	7fefffff 	.word	0x7fefffff
 800c738:	0805fea0 	.word	0x0805fea0
 800c73c:	0805fea4 	.word	0x0805fea4
 800c740:	0805fea8 	.word	0x0805fea8
 800c744:	0805feac 	.word	0x0805feac
 800c748:	9008      	str	r0, [sp, #32]
 800c74a:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 800c74e:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800c752:	9314      	str	r3, [sp, #80]	; 0x50
 800c754:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 800c758:	1e1d      	subs	r5, r3, #0
 800c75a:	bfae      	itee	ge
 800c75c:	2300      	movge	r3, #0
 800c75e:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800c762:	232d      	movlt	r3, #45	; 0x2d
 800c764:	931c      	str	r3, [sp, #112]	; 0x70
 800c766:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c768:	2b41      	cmp	r3, #65	; 0x41
 800c76a:	f040 81d8 	bne.w	800cb1e <_svfprintf_r+0x81e>
 800c76e:	4638      	mov	r0, r7
 800c770:	aa20      	add	r2, sp, #128	; 0x80
 800c772:	4629      	mov	r1, r5
 800c774:	f003 f8c4 	bl	800f900 <frexp>
 800c778:	2200      	movs	r2, #0
 800c77a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c77e:	f7f3 ff17 	bl	80005b0 <__aeabi_dmul>
 800c782:	2200      	movs	r2, #0
 800c784:	2300      	movs	r3, #0
 800c786:	4606      	mov	r6, r0
 800c788:	460f      	mov	r7, r1
 800c78a:	f7f4 f979 	bl	8000a80 <__aeabi_dcmpeq>
 800c78e:	b108      	cbz	r0, 800c794 <_svfprintf_r+0x494>
 800c790:	2301      	movs	r3, #1
 800c792:	9320      	str	r3, [sp, #128]	; 0x80
 800c794:	4bad      	ldr	r3, [pc, #692]	; (800ca4c <_svfprintf_r+0x74c>)
 800c796:	4aae      	ldr	r2, [pc, #696]	; (800ca50 <_svfprintf_r+0x750>)
 800c798:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c79a:	4655      	mov	r5, sl
 800c79c:	2961      	cmp	r1, #97	; 0x61
 800c79e:	bf18      	it	ne
 800c7a0:	461a      	movne	r2, r3
 800c7a2:	9b07      	ldr	r3, [sp, #28]
 800c7a4:	921b      	str	r2, [sp, #108]	; 0x6c
 800c7a6:	3b01      	subs	r3, #1
 800c7a8:	9309      	str	r3, [sp, #36]	; 0x24
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	4ba9      	ldr	r3, [pc, #676]	; (800ca54 <_svfprintf_r+0x754>)
 800c7ae:	4630      	mov	r0, r6
 800c7b0:	4639      	mov	r1, r7
 800c7b2:	f7f3 fefd 	bl	80005b0 <__aeabi_dmul>
 800c7b6:	460f      	mov	r7, r1
 800c7b8:	4606      	mov	r6, r0
 800c7ba:	f7f4 f9a9 	bl	8000b10 <__aeabi_d2iz>
 800c7be:	901d      	str	r0, [sp, #116]	; 0x74
 800c7c0:	f7f3 fe8c 	bl	80004dc <__aeabi_i2d>
 800c7c4:	4602      	mov	r2, r0
 800c7c6:	460b      	mov	r3, r1
 800c7c8:	4630      	mov	r0, r6
 800c7ca:	4639      	mov	r1, r7
 800c7cc:	f7f3 fd38 	bl	8000240 <__aeabi_dsub>
 800c7d0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800c7d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c7d4:	4606      	mov	r6, r0
 800c7d6:	5c9b      	ldrb	r3, [r3, r2]
 800c7d8:	460f      	mov	r7, r1
 800c7da:	f805 3b01 	strb.w	r3, [r5], #1
 800c7de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7e0:	1c5a      	adds	r2, r3, #1
 800c7e2:	9316      	str	r3, [sp, #88]	; 0x58
 800c7e4:	d007      	beq.n	800c7f6 <_svfprintf_r+0x4f6>
 800c7e6:	3b01      	subs	r3, #1
 800c7e8:	9309      	str	r3, [sp, #36]	; 0x24
 800c7ea:	2200      	movs	r2, #0
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	f7f4 f947 	bl	8000a80 <__aeabi_dcmpeq>
 800c7f2:	2800      	cmp	r0, #0
 800c7f4:	d0d9      	beq.n	800c7aa <_svfprintf_r+0x4aa>
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	4630      	mov	r0, r6
 800c7fa:	4639      	mov	r1, r7
 800c7fc:	4b96      	ldr	r3, [pc, #600]	; (800ca58 <_svfprintf_r+0x758>)
 800c7fe:	f7f4 f967 	bl	8000ad0 <__aeabi_dcmpgt>
 800c802:	b960      	cbnz	r0, 800c81e <_svfprintf_r+0x51e>
 800c804:	2200      	movs	r2, #0
 800c806:	4630      	mov	r0, r6
 800c808:	4639      	mov	r1, r7
 800c80a:	4b93      	ldr	r3, [pc, #588]	; (800ca58 <_svfprintf_r+0x758>)
 800c80c:	f7f4 f938 	bl	8000a80 <__aeabi_dcmpeq>
 800c810:	2800      	cmp	r0, #0
 800c812:	f000 817f 	beq.w	800cb14 <_svfprintf_r+0x814>
 800c816:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c818:	07db      	lsls	r3, r3, #31
 800c81a:	f140 817b 	bpl.w	800cb14 <_svfprintf_r+0x814>
 800c81e:	2030      	movs	r0, #48	; 0x30
 800c820:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c822:	9524      	str	r5, [sp, #144]	; 0x90
 800c824:	7bd9      	ldrb	r1, [r3, #15]
 800c826:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c828:	1e53      	subs	r3, r2, #1
 800c82a:	9324      	str	r3, [sp, #144]	; 0x90
 800c82c:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800c830:	428b      	cmp	r3, r1
 800c832:	f000 815e 	beq.w	800caf2 <_svfprintf_r+0x7f2>
 800c836:	2b39      	cmp	r3, #57	; 0x39
 800c838:	bf0b      	itete	eq
 800c83a:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 800c83c:	3301      	addne	r3, #1
 800c83e:	7a9b      	ldrbeq	r3, [r3, #10]
 800c840:	b2db      	uxtbne	r3, r3
 800c842:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c846:	eba5 030a 	sub.w	r3, r5, sl
 800c84a:	9309      	str	r3, [sp, #36]	; 0x24
 800c84c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c84e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800c850:	2b47      	cmp	r3, #71	; 0x47
 800c852:	f040 81b1 	bne.w	800cbb8 <_svfprintf_r+0x8b8>
 800c856:	1cef      	adds	r7, r5, #3
 800c858:	db03      	blt.n	800c862 <_svfprintf_r+0x562>
 800c85a:	9b07      	ldr	r3, [sp, #28]
 800c85c:	42ab      	cmp	r3, r5
 800c85e:	f280 81d6 	bge.w	800cc0e <_svfprintf_r+0x90e>
 800c862:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c864:	3b02      	subs	r3, #2
 800c866:	930a      	str	r3, [sp, #40]	; 0x28
 800c868:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c86a:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 800c86e:	f021 0120 	bic.w	r1, r1, #32
 800c872:	2941      	cmp	r1, #65	; 0x41
 800c874:	bf08      	it	eq
 800c876:	320f      	addeq	r2, #15
 800c878:	f105 33ff 	add.w	r3, r5, #4294967295
 800c87c:	bf06      	itte	eq
 800c87e:	b2d2      	uxtbeq	r2, r2
 800c880:	2101      	moveq	r1, #1
 800c882:	2100      	movne	r1, #0
 800c884:	2b00      	cmp	r3, #0
 800c886:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800c88a:	bfb4      	ite	lt
 800c88c:	222d      	movlt	r2, #45	; 0x2d
 800c88e:	222b      	movge	r2, #43	; 0x2b
 800c890:	9320      	str	r3, [sp, #128]	; 0x80
 800c892:	bfb8      	it	lt
 800c894:	f1c5 0301 	rsblt	r3, r5, #1
 800c898:	2b09      	cmp	r3, #9
 800c89a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800c89e:	f340 81a4 	ble.w	800cbea <_svfprintf_r+0x8ea>
 800c8a2:	260a      	movs	r6, #10
 800c8a4:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800c8a8:	fb93 f5f6 	sdiv	r5, r3, r6
 800c8ac:	4611      	mov	r1, r2
 800c8ae:	fb06 3015 	mls	r0, r6, r5, r3
 800c8b2:	3030      	adds	r0, #48	; 0x30
 800c8b4:	f801 0c01 	strb.w	r0, [r1, #-1]
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	2863      	cmp	r0, #99	; 0x63
 800c8bc:	462b      	mov	r3, r5
 800c8be:	f102 32ff 	add.w	r2, r2, #4294967295
 800c8c2:	dcf1      	bgt.n	800c8a8 <_svfprintf_r+0x5a8>
 800c8c4:	3330      	adds	r3, #48	; 0x30
 800c8c6:	1e88      	subs	r0, r1, #2
 800c8c8:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800c8d2:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800c8d6:	42ab      	cmp	r3, r5
 800c8d8:	f0c0 8182 	bcc.w	800cbe0 <_svfprintf_r+0x8e0>
 800c8dc:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800c8e0:	1a52      	subs	r2, r2, r1
 800c8e2:	42a8      	cmp	r0, r5
 800c8e4:	bf88      	it	hi
 800c8e6:	2200      	movhi	r2, #0
 800c8e8:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800c8ec:	441a      	add	r2, r3
 800c8ee:	ab22      	add	r3, sp, #136	; 0x88
 800c8f0:	1ad3      	subs	r3, r2, r3
 800c8f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c8f4:	9319      	str	r3, [sp, #100]	; 0x64
 800c8f6:	2a01      	cmp	r2, #1
 800c8f8:	4413      	add	r3, r2
 800c8fa:	9307      	str	r3, [sp, #28]
 800c8fc:	dc02      	bgt.n	800c904 <_svfprintf_r+0x604>
 800c8fe:	f018 0f01 	tst.w	r8, #1
 800c902:	d003      	beq.n	800c90c <_svfprintf_r+0x60c>
 800c904:	9b07      	ldr	r3, [sp, #28]
 800c906:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c908:	4413      	add	r3, r2
 800c90a:	9307      	str	r3, [sp, #28]
 800c90c:	2600      	movs	r6, #0
 800c90e:	4635      	mov	r5, r6
 800c910:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800c914:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c918:	9314      	str	r3, [sp, #80]	; 0x50
 800c91a:	960c      	str	r6, [sp, #48]	; 0x30
 800c91c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800c91e:	b113      	cbz	r3, 800c926 <_svfprintf_r+0x626>
 800c920:	232d      	movs	r3, #45	; 0x2d
 800c922:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800c926:	2700      	movs	r7, #0
 800c928:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800c92c:	9b07      	ldr	r3, [sp, #28]
 800c92e:	42bb      	cmp	r3, r7
 800c930:	bfb8      	it	lt
 800c932:	463b      	movlt	r3, r7
 800c934:	9314      	str	r3, [sp, #80]	; 0x50
 800c936:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800c93a:	b113      	cbz	r3, 800c942 <_svfprintf_r+0x642>
 800c93c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c93e:	3301      	adds	r3, #1
 800c940:	9314      	str	r3, [sp, #80]	; 0x50
 800c942:	f018 0302 	ands.w	r3, r8, #2
 800c946:	931b      	str	r3, [sp, #108]	; 0x6c
 800c948:	bf1e      	ittt	ne
 800c94a:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 800c94c:	3302      	addne	r3, #2
 800c94e:	9314      	strne	r3, [sp, #80]	; 0x50
 800c950:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800c954:	931c      	str	r3, [sp, #112]	; 0x70
 800c956:	d121      	bne.n	800c99c <_svfprintf_r+0x69c>
 800c958:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800c95c:	1a9b      	subs	r3, r3, r2
 800c95e:	2b00      	cmp	r3, #0
 800c960:	9316      	str	r3, [sp, #88]	; 0x58
 800c962:	dd1b      	ble.n	800c99c <_svfprintf_r+0x69c>
 800c964:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800c968:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c96a:	3201      	adds	r2, #1
 800c96c:	2810      	cmp	r0, #16
 800c96e:	483b      	ldr	r0, [pc, #236]	; (800ca5c <_svfprintf_r+0x75c>)
 800c970:	f104 0108 	add.w	r1, r4, #8
 800c974:	6020      	str	r0, [r4, #0]
 800c976:	f300 82eb 	bgt.w	800cf50 <_svfprintf_r+0xc50>
 800c97a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c97c:	2a07      	cmp	r2, #7
 800c97e:	4403      	add	r3, r0
 800c980:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800c984:	6060      	str	r0, [r4, #4]
 800c986:	f340 82f8 	ble.w	800cf7a <_svfprintf_r+0xc7a>
 800c98a:	4659      	mov	r1, fp
 800c98c:	4648      	mov	r0, r9
 800c98e:	aa26      	add	r2, sp, #152	; 0x98
 800c990:	f003 f817 	bl	800f9c2 <__ssprint_r>
 800c994:	2800      	cmp	r0, #0
 800c996:	f040 8623 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800c99a:	ac29      	add	r4, sp, #164	; 0xa4
 800c99c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800c9a0:	b173      	cbz	r3, 800c9c0 <_svfprintf_r+0x6c0>
 800c9a2:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800c9a6:	6023      	str	r3, [r4, #0]
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	6063      	str	r3, [r4, #4]
 800c9ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c9ae:	3301      	adds	r3, #1
 800c9b0:	9328      	str	r3, [sp, #160]	; 0xa0
 800c9b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800c9b4:	3301      	adds	r3, #1
 800c9b6:	2b07      	cmp	r3, #7
 800c9b8:	9327      	str	r3, [sp, #156]	; 0x9c
 800c9ba:	f300 82e0 	bgt.w	800cf7e <_svfprintf_r+0xc7e>
 800c9be:	3408      	adds	r4, #8
 800c9c0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c9c2:	b16b      	cbz	r3, 800c9e0 <_svfprintf_r+0x6e0>
 800c9c4:	ab1f      	add	r3, sp, #124	; 0x7c
 800c9c6:	6023      	str	r3, [r4, #0]
 800c9c8:	2302      	movs	r3, #2
 800c9ca:	6063      	str	r3, [r4, #4]
 800c9cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c9ce:	3302      	adds	r3, #2
 800c9d0:	9328      	str	r3, [sp, #160]	; 0xa0
 800c9d2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800c9d4:	3301      	adds	r3, #1
 800c9d6:	2b07      	cmp	r3, #7
 800c9d8:	9327      	str	r3, [sp, #156]	; 0x9c
 800c9da:	f300 82da 	bgt.w	800cf92 <_svfprintf_r+0xc92>
 800c9de:	3408      	adds	r4, #8
 800c9e0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800c9e2:	2b80      	cmp	r3, #128	; 0x80
 800c9e4:	d121      	bne.n	800ca2a <_svfprintf_r+0x72a>
 800c9e6:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800c9ea:	1a9b      	subs	r3, r3, r2
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	9316      	str	r3, [sp, #88]	; 0x58
 800c9f0:	dd1b      	ble.n	800ca2a <_svfprintf_r+0x72a>
 800c9f2:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800c9f6:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c9f8:	3201      	adds	r2, #1
 800c9fa:	2810      	cmp	r0, #16
 800c9fc:	4818      	ldr	r0, [pc, #96]	; (800ca60 <_svfprintf_r+0x760>)
 800c9fe:	f104 0108 	add.w	r1, r4, #8
 800ca02:	6020      	str	r0, [r4, #0]
 800ca04:	f300 82cf 	bgt.w	800cfa6 <_svfprintf_r+0xca6>
 800ca08:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ca0a:	2a07      	cmp	r2, #7
 800ca0c:	4403      	add	r3, r0
 800ca0e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800ca12:	6060      	str	r0, [r4, #4]
 800ca14:	f340 82dc 	ble.w	800cfd0 <_svfprintf_r+0xcd0>
 800ca18:	4659      	mov	r1, fp
 800ca1a:	4648      	mov	r0, r9
 800ca1c:	aa26      	add	r2, sp, #152	; 0x98
 800ca1e:	f002 ffd0 	bl	800f9c2 <__ssprint_r>
 800ca22:	2800      	cmp	r0, #0
 800ca24:	f040 85dc 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800ca28:	ac29      	add	r4, sp, #164	; 0xa4
 800ca2a:	9b07      	ldr	r3, [sp, #28]
 800ca2c:	1aff      	subs	r7, r7, r3
 800ca2e:	2f00      	cmp	r7, #0
 800ca30:	dd28      	ble.n	800ca84 <_svfprintf_r+0x784>
 800ca32:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ca36:	480a      	ldr	r0, [pc, #40]	; (800ca60 <_svfprintf_r+0x760>)
 800ca38:	2f10      	cmp	r7, #16
 800ca3a:	f103 0301 	add.w	r3, r3, #1
 800ca3e:	f104 0108 	add.w	r1, r4, #8
 800ca42:	6020      	str	r0, [r4, #0]
 800ca44:	f300 82c6 	bgt.w	800cfd4 <_svfprintf_r+0xcd4>
 800ca48:	e00c      	b.n	800ca64 <_svfprintf_r+0x764>
 800ca4a:	bf00      	nop
 800ca4c:	0805fec1 	.word	0x0805fec1
 800ca50:	0805feb0 	.word	0x0805feb0
 800ca54:	40300000 	.word	0x40300000
 800ca58:	3fe00000 	.word	0x3fe00000
 800ca5c:	0805fed4 	.word	0x0805fed4
 800ca60:	0805fee4 	.word	0x0805fee4
 800ca64:	6067      	str	r7, [r4, #4]
 800ca66:	2b07      	cmp	r3, #7
 800ca68:	4417      	add	r7, r2
 800ca6a:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800ca6e:	f340 82c4 	ble.w	800cffa <_svfprintf_r+0xcfa>
 800ca72:	4659      	mov	r1, fp
 800ca74:	4648      	mov	r0, r9
 800ca76:	aa26      	add	r2, sp, #152	; 0x98
 800ca78:	f002 ffa3 	bl	800f9c2 <__ssprint_r>
 800ca7c:	2800      	cmp	r0, #0
 800ca7e:	f040 85af 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800ca82:	ac29      	add	r4, sp, #164	; 0xa4
 800ca84:	f418 7f80 	tst.w	r8, #256	; 0x100
 800ca88:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 800ca8a:	f040 82bd 	bne.w	800d008 <_svfprintf_r+0xd08>
 800ca8e:	9b07      	ldr	r3, [sp, #28]
 800ca90:	f8c4 a000 	str.w	sl, [r4]
 800ca94:	441f      	add	r7, r3
 800ca96:	6063      	str	r3, [r4, #4]
 800ca98:	9728      	str	r7, [sp, #160]	; 0xa0
 800ca9a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ca9c:	3301      	adds	r3, #1
 800ca9e:	2b07      	cmp	r3, #7
 800caa0:	9327      	str	r3, [sp, #156]	; 0x9c
 800caa2:	f300 82f6 	bgt.w	800d092 <_svfprintf_r+0xd92>
 800caa6:	3408      	adds	r4, #8
 800caa8:	f018 0f04 	tst.w	r8, #4
 800caac:	f040 857a 	bne.w	800d5a4 <_svfprintf_r+0x12a4>
 800cab0:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	; 0x4c
 800cab4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cab6:	428a      	cmp	r2, r1
 800cab8:	bfac      	ite	ge
 800caba:	189b      	addge	r3, r3, r2
 800cabc:	185b      	addlt	r3, r3, r1
 800cabe:	930f      	str	r3, [sp, #60]	; 0x3c
 800cac0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800cac2:	b13b      	cbz	r3, 800cad4 <_svfprintf_r+0x7d4>
 800cac4:	4659      	mov	r1, fp
 800cac6:	4648      	mov	r0, r9
 800cac8:	aa26      	add	r2, sp, #152	; 0x98
 800caca:	f002 ff7a 	bl	800f9c2 <__ssprint_r>
 800cace:	2800      	cmp	r0, #0
 800cad0:	f040 8586 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800cad4:	2300      	movs	r3, #0
 800cad6:	9327      	str	r3, [sp, #156]	; 0x9c
 800cad8:	9b08      	ldr	r3, [sp, #32]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	f040 859c 	bne.w	800d618 <_svfprintf_r+0x1318>
 800cae0:	ac29      	add	r4, sp, #164	; 0xa4
 800cae2:	e0e4      	b.n	800ccae <_svfprintf_r+0x9ae>
 800cae4:	9008      	str	r0, [sp, #32]
 800cae6:	e632      	b.n	800c74e <_svfprintf_r+0x44e>
 800cae8:	2306      	movs	r3, #6
 800caea:	9008      	str	r0, [sp, #32]
 800caec:	e620      	b.n	800c730 <_svfprintf_r+0x430>
 800caee:	9008      	str	r0, [sp, #32]
 800caf0:	e62d      	b.n	800c74e <_svfprintf_r+0x44e>
 800caf2:	f802 0c01 	strb.w	r0, [r2, #-1]
 800caf6:	e696      	b.n	800c826 <_svfprintf_r+0x526>
 800caf8:	f803 0b01 	strb.w	r0, [r3], #1
 800cafc:	1aca      	subs	r2, r1, r3
 800cafe:	2a00      	cmp	r2, #0
 800cb00:	dafa      	bge.n	800caf8 <_svfprintf_r+0x7f8>
 800cb02:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cb04:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cb06:	3201      	adds	r2, #1
 800cb08:	f103 0301 	add.w	r3, r3, #1
 800cb0c:	bfb8      	it	lt
 800cb0e:	2300      	movlt	r3, #0
 800cb10:	441d      	add	r5, r3
 800cb12:	e698      	b.n	800c846 <_svfprintf_r+0x546>
 800cb14:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cb16:	462b      	mov	r3, r5
 800cb18:	2030      	movs	r0, #48	; 0x30
 800cb1a:	18a9      	adds	r1, r5, r2
 800cb1c:	e7ee      	b.n	800cafc <_svfprintf_r+0x7fc>
 800cb1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb20:	2b46      	cmp	r3, #70	; 0x46
 800cb22:	d005      	beq.n	800cb30 <_svfprintf_r+0x830>
 800cb24:	2b45      	cmp	r3, #69	; 0x45
 800cb26:	d11b      	bne.n	800cb60 <_svfprintf_r+0x860>
 800cb28:	9b07      	ldr	r3, [sp, #28]
 800cb2a:	1c5e      	adds	r6, r3, #1
 800cb2c:	2302      	movs	r3, #2
 800cb2e:	e001      	b.n	800cb34 <_svfprintf_r+0x834>
 800cb30:	2303      	movs	r3, #3
 800cb32:	9e07      	ldr	r6, [sp, #28]
 800cb34:	aa24      	add	r2, sp, #144	; 0x90
 800cb36:	9204      	str	r2, [sp, #16]
 800cb38:	aa21      	add	r2, sp, #132	; 0x84
 800cb3a:	9203      	str	r2, [sp, #12]
 800cb3c:	aa20      	add	r2, sp, #128	; 0x80
 800cb3e:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800cb42:	9300      	str	r3, [sp, #0]
 800cb44:	463a      	mov	r2, r7
 800cb46:	462b      	mov	r3, r5
 800cb48:	4648      	mov	r0, r9
 800cb4a:	f000 fecd 	bl	800d8e8 <_dtoa_r>
 800cb4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb50:	4682      	mov	sl, r0
 800cb52:	2b47      	cmp	r3, #71	; 0x47
 800cb54:	d106      	bne.n	800cb64 <_svfprintf_r+0x864>
 800cb56:	f018 0f01 	tst.w	r8, #1
 800cb5a:	d103      	bne.n	800cb64 <_svfprintf_r+0x864>
 800cb5c:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800cb5e:	e672      	b.n	800c846 <_svfprintf_r+0x546>
 800cb60:	9e07      	ldr	r6, [sp, #28]
 800cb62:	e7e3      	b.n	800cb2c <_svfprintf_r+0x82c>
 800cb64:	eb0a 0306 	add.w	r3, sl, r6
 800cb68:	9309      	str	r3, [sp, #36]	; 0x24
 800cb6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb6c:	2b46      	cmp	r3, #70	; 0x46
 800cb6e:	d111      	bne.n	800cb94 <_svfprintf_r+0x894>
 800cb70:	f89a 3000 	ldrb.w	r3, [sl]
 800cb74:	2b30      	cmp	r3, #48	; 0x30
 800cb76:	d109      	bne.n	800cb8c <_svfprintf_r+0x88c>
 800cb78:	2200      	movs	r2, #0
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	4638      	mov	r0, r7
 800cb7e:	4629      	mov	r1, r5
 800cb80:	f7f3 ff7e 	bl	8000a80 <__aeabi_dcmpeq>
 800cb84:	b910      	cbnz	r0, 800cb8c <_svfprintf_r+0x88c>
 800cb86:	f1c6 0601 	rsb	r6, r6, #1
 800cb8a:	9620      	str	r6, [sp, #128]	; 0x80
 800cb8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb8e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800cb90:	441a      	add	r2, r3
 800cb92:	9209      	str	r2, [sp, #36]	; 0x24
 800cb94:	2200      	movs	r2, #0
 800cb96:	2300      	movs	r3, #0
 800cb98:	4638      	mov	r0, r7
 800cb9a:	4629      	mov	r1, r5
 800cb9c:	f7f3 ff70 	bl	8000a80 <__aeabi_dcmpeq>
 800cba0:	b108      	cbz	r0, 800cba6 <_svfprintf_r+0x8a6>
 800cba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cba4:	9324      	str	r3, [sp, #144]	; 0x90
 800cba6:	2230      	movs	r2, #48	; 0x30
 800cba8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800cbaa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cbac:	4299      	cmp	r1, r3
 800cbae:	d9d5      	bls.n	800cb5c <_svfprintf_r+0x85c>
 800cbb0:	1c59      	adds	r1, r3, #1
 800cbb2:	9124      	str	r1, [sp, #144]	; 0x90
 800cbb4:	701a      	strb	r2, [r3, #0]
 800cbb6:	e7f7      	b.n	800cba8 <_svfprintf_r+0x8a8>
 800cbb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cbba:	2b46      	cmp	r3, #70	; 0x46
 800cbbc:	f47f ae54 	bne.w	800c868 <_svfprintf_r+0x568>
 800cbc0:	9a07      	ldr	r2, [sp, #28]
 800cbc2:	f008 0301 	and.w	r3, r8, #1
 800cbc6:	2d00      	cmp	r5, #0
 800cbc8:	ea43 0302 	orr.w	r3, r3, r2
 800cbcc:	dd1a      	ble.n	800cc04 <_svfprintf_r+0x904>
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d034      	beq.n	800cc3c <_svfprintf_r+0x93c>
 800cbd2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cbd4:	18eb      	adds	r3, r5, r3
 800cbd6:	441a      	add	r2, r3
 800cbd8:	9207      	str	r2, [sp, #28]
 800cbda:	2366      	movs	r3, #102	; 0x66
 800cbdc:	930a      	str	r3, [sp, #40]	; 0x28
 800cbde:	e033      	b.n	800cc48 <_svfprintf_r+0x948>
 800cbe0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cbe4:	f802 6b01 	strb.w	r6, [r2], #1
 800cbe8:	e675      	b.n	800c8d6 <_svfprintf_r+0x5d6>
 800cbea:	b941      	cbnz	r1, 800cbfe <_svfprintf_r+0x8fe>
 800cbec:	2230      	movs	r2, #48	; 0x30
 800cbee:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800cbf2:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800cbf6:	3330      	adds	r3, #48	; 0x30
 800cbf8:	f802 3b01 	strb.w	r3, [r2], #1
 800cbfc:	e677      	b.n	800c8ee <_svfprintf_r+0x5ee>
 800cbfe:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800cc02:	e7f8      	b.n	800cbf6 <_svfprintf_r+0x8f6>
 800cc04:	b1e3      	cbz	r3, 800cc40 <_svfprintf_r+0x940>
 800cc06:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cc08:	9a07      	ldr	r2, [sp, #28]
 800cc0a:	3301      	adds	r3, #1
 800cc0c:	e7e3      	b.n	800cbd6 <_svfprintf_r+0x8d6>
 800cc0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc10:	429d      	cmp	r5, r3
 800cc12:	db07      	blt.n	800cc24 <_svfprintf_r+0x924>
 800cc14:	f018 0f01 	tst.w	r8, #1
 800cc18:	d02b      	beq.n	800cc72 <_svfprintf_r+0x972>
 800cc1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cc1c:	18eb      	adds	r3, r5, r3
 800cc1e:	9307      	str	r3, [sp, #28]
 800cc20:	2367      	movs	r3, #103	; 0x67
 800cc22:	e7db      	b.n	800cbdc <_svfprintf_r+0x8dc>
 800cc24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc26:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cc28:	2d00      	cmp	r5, #0
 800cc2a:	4413      	add	r3, r2
 800cc2c:	9307      	str	r3, [sp, #28]
 800cc2e:	dcf7      	bgt.n	800cc20 <_svfprintf_r+0x920>
 800cc30:	9a07      	ldr	r2, [sp, #28]
 800cc32:	f1c5 0301 	rsb	r3, r5, #1
 800cc36:	441a      	add	r2, r3
 800cc38:	9207      	str	r2, [sp, #28]
 800cc3a:	e7f1      	b.n	800cc20 <_svfprintf_r+0x920>
 800cc3c:	9507      	str	r5, [sp, #28]
 800cc3e:	e7cc      	b.n	800cbda <_svfprintf_r+0x8da>
 800cc40:	2366      	movs	r3, #102	; 0x66
 800cc42:	930a      	str	r3, [sp, #40]	; 0x28
 800cc44:	2301      	movs	r3, #1
 800cc46:	9307      	str	r3, [sp, #28]
 800cc48:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800cc4c:	930c      	str	r3, [sp, #48]	; 0x30
 800cc4e:	d021      	beq.n	800cc94 <_svfprintf_r+0x994>
 800cc50:	2600      	movs	r6, #0
 800cc52:	2d00      	cmp	r5, #0
 800cc54:	960c      	str	r6, [sp, #48]	; 0x30
 800cc56:	f77f ae61 	ble.w	800c91c <_svfprintf_r+0x61c>
 800cc5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cc5c:	781b      	ldrb	r3, [r3, #0]
 800cc5e:	2bff      	cmp	r3, #255	; 0xff
 800cc60:	d109      	bne.n	800cc76 <_svfprintf_r+0x976>
 800cc62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc64:	9a07      	ldr	r2, [sp, #28]
 800cc66:	9915      	ldr	r1, [sp, #84]	; 0x54
 800cc68:	4433      	add	r3, r6
 800cc6a:	fb01 2303 	mla	r3, r1, r3, r2
 800cc6e:	9307      	str	r3, [sp, #28]
 800cc70:	e654      	b.n	800c91c <_svfprintf_r+0x61c>
 800cc72:	9507      	str	r5, [sp, #28]
 800cc74:	e7d4      	b.n	800cc20 <_svfprintf_r+0x920>
 800cc76:	42ab      	cmp	r3, r5
 800cc78:	daf3      	bge.n	800cc62 <_svfprintf_r+0x962>
 800cc7a:	1aed      	subs	r5, r5, r3
 800cc7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cc7e:	785b      	ldrb	r3, [r3, #1]
 800cc80:	b133      	cbz	r3, 800cc90 <_svfprintf_r+0x990>
 800cc82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc84:	3301      	adds	r3, #1
 800cc86:	930c      	str	r3, [sp, #48]	; 0x30
 800cc88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cc8a:	3301      	adds	r3, #1
 800cc8c:	930d      	str	r3, [sp, #52]	; 0x34
 800cc8e:	e7e4      	b.n	800cc5a <_svfprintf_r+0x95a>
 800cc90:	3601      	adds	r6, #1
 800cc92:	e7e2      	b.n	800cc5a <_svfprintf_r+0x95a>
 800cc94:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800cc96:	e641      	b.n	800c91c <_svfprintf_r+0x61c>
 800cc98:	1d33      	adds	r3, r6, #4
 800cc9a:	f018 0f20 	tst.w	r8, #32
 800cc9e:	930b      	str	r3, [sp, #44]	; 0x2c
 800cca0:	d00a      	beq.n	800ccb8 <_svfprintf_r+0x9b8>
 800cca2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cca4:	6833      	ldr	r3, [r6, #0]
 800cca6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800cca8:	17d2      	asrs	r2, r2, #31
 800ccaa:	e9c3 1200 	strd	r1, r2, [r3]
 800ccae:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800ccb0:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 800ccb4:	f7ff bb60 	b.w	800c378 <_svfprintf_r+0x78>
 800ccb8:	f018 0f10 	tst.w	r8, #16
 800ccbc:	d003      	beq.n	800ccc6 <_svfprintf_r+0x9c6>
 800ccbe:	6833      	ldr	r3, [r6, #0]
 800ccc0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ccc2:	601a      	str	r2, [r3, #0]
 800ccc4:	e7f3      	b.n	800ccae <_svfprintf_r+0x9ae>
 800ccc6:	f018 0f40 	tst.w	r8, #64	; 0x40
 800ccca:	d003      	beq.n	800ccd4 <_svfprintf_r+0x9d4>
 800cccc:	6833      	ldr	r3, [r6, #0]
 800ccce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ccd0:	801a      	strh	r2, [r3, #0]
 800ccd2:	e7ec      	b.n	800ccae <_svfprintf_r+0x9ae>
 800ccd4:	f418 7f00 	tst.w	r8, #512	; 0x200
 800ccd8:	d0f1      	beq.n	800ccbe <_svfprintf_r+0x9be>
 800ccda:	6833      	ldr	r3, [r6, #0]
 800ccdc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ccde:	701a      	strb	r2, [r3, #0]
 800cce0:	e7e5      	b.n	800ccae <_svfprintf_r+0x9ae>
 800cce2:	f048 0810 	orr.w	r8, r8, #16
 800cce6:	f018 0320 	ands.w	r3, r8, #32
 800ccea:	d020      	beq.n	800cd2e <_svfprintf_r+0xa2e>
 800ccec:	1df3      	adds	r3, r6, #7
 800ccee:	f023 0307 	bic.w	r3, r3, #7
 800ccf2:	461a      	mov	r2, r3
 800ccf4:	f852 6b08 	ldr.w	r6, [r2], #8
 800ccf8:	685f      	ldr	r7, [r3, #4]
 800ccfa:	920b      	str	r2, [sp, #44]	; 0x2c
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800cd02:	2200      	movs	r2, #0
 800cd04:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800cd08:	9a07      	ldr	r2, [sp, #28]
 800cd0a:	3201      	adds	r2, #1
 800cd0c:	f000 8495 	beq.w	800d63a <_svfprintf_r+0x133a>
 800cd10:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800cd14:	9208      	str	r2, [sp, #32]
 800cd16:	ea56 0207 	orrs.w	r2, r6, r7
 800cd1a:	f040 8494 	bne.w	800d646 <_svfprintf_r+0x1346>
 800cd1e:	9a07      	ldr	r2, [sp, #28]
 800cd20:	2a00      	cmp	r2, #0
 800cd22:	f000 80fb 	beq.w	800cf1c <_svfprintf_r+0xc1c>
 800cd26:	2b01      	cmp	r3, #1
 800cd28:	f040 8490 	bne.w	800d64c <_svfprintf_r+0x134c>
 800cd2c:	e09f      	b.n	800ce6e <_svfprintf_r+0xb6e>
 800cd2e:	4632      	mov	r2, r6
 800cd30:	f852 6b04 	ldr.w	r6, [r2], #4
 800cd34:	f018 0710 	ands.w	r7, r8, #16
 800cd38:	920b      	str	r2, [sp, #44]	; 0x2c
 800cd3a:	d001      	beq.n	800cd40 <_svfprintf_r+0xa40>
 800cd3c:	461f      	mov	r7, r3
 800cd3e:	e7dd      	b.n	800ccfc <_svfprintf_r+0x9fc>
 800cd40:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800cd44:	d001      	beq.n	800cd4a <_svfprintf_r+0xa4a>
 800cd46:	b2b6      	uxth	r6, r6
 800cd48:	e7d8      	b.n	800ccfc <_svfprintf_r+0x9fc>
 800cd4a:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 800cd4e:	d0d5      	beq.n	800ccfc <_svfprintf_r+0x9fc>
 800cd50:	b2f6      	uxtb	r6, r6
 800cd52:	e7f3      	b.n	800cd3c <_svfprintf_r+0xa3c>
 800cd54:	4633      	mov	r3, r6
 800cd56:	f853 6b04 	ldr.w	r6, [r3], #4
 800cd5a:	2278      	movs	r2, #120	; 0x78
 800cd5c:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd5e:	2330      	movs	r3, #48	; 0x30
 800cd60:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800cd64:	4ba6      	ldr	r3, [pc, #664]	; (800d000 <_svfprintf_r+0xd00>)
 800cd66:	2700      	movs	r7, #0
 800cd68:	931a      	str	r3, [sp, #104]	; 0x68
 800cd6a:	f048 0802 	orr.w	r8, r8, #2
 800cd6e:	2302      	movs	r3, #2
 800cd70:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 800cd74:	920a      	str	r2, [sp, #40]	; 0x28
 800cd76:	e7c4      	b.n	800cd02 <_svfprintf_r+0xa02>
 800cd78:	4633      	mov	r3, r6
 800cd7a:	2500      	movs	r5, #0
 800cd7c:	f853 ab04 	ldr.w	sl, [r3], #4
 800cd80:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800cd84:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd86:	9b07      	ldr	r3, [sp, #28]
 800cd88:	1c58      	adds	r0, r3, #1
 800cd8a:	d010      	beq.n	800cdae <_svfprintf_r+0xaae>
 800cd8c:	461a      	mov	r2, r3
 800cd8e:	4629      	mov	r1, r5
 800cd90:	4650      	mov	r0, sl
 800cd92:	f002 f915 	bl	800efc0 <memchr>
 800cd96:	9008      	str	r0, [sp, #32]
 800cd98:	2800      	cmp	r0, #0
 800cd9a:	f000 80d6 	beq.w	800cf4a <_svfprintf_r+0xc4a>
 800cd9e:	eba0 030a 	sub.w	r3, r0, sl
 800cda2:	462f      	mov	r7, r5
 800cda4:	462e      	mov	r6, r5
 800cda6:	e9cd 3507 	strd	r3, r5, [sp, #28]
 800cdaa:	950c      	str	r5, [sp, #48]	; 0x30
 800cdac:	e5be      	b.n	800c92c <_svfprintf_r+0x62c>
 800cdae:	4650      	mov	r0, sl
 800cdb0:	f7f3 fa3a 	bl	8000228 <strlen>
 800cdb4:	e9cd 0507 	strd	r0, r5, [sp, #28]
 800cdb8:	e46a      	b.n	800c690 <_svfprintf_r+0x390>
 800cdba:	f048 0810 	orr.w	r8, r8, #16
 800cdbe:	f018 0320 	ands.w	r3, r8, #32
 800cdc2:	d009      	beq.n	800cdd8 <_svfprintf_r+0xad8>
 800cdc4:	1df3      	adds	r3, r6, #7
 800cdc6:	f023 0307 	bic.w	r3, r3, #7
 800cdca:	461a      	mov	r2, r3
 800cdcc:	f852 6b08 	ldr.w	r6, [r2], #8
 800cdd0:	685f      	ldr	r7, [r3, #4]
 800cdd2:	920b      	str	r2, [sp, #44]	; 0x2c
 800cdd4:	2301      	movs	r3, #1
 800cdd6:	e794      	b.n	800cd02 <_svfprintf_r+0xa02>
 800cdd8:	4632      	mov	r2, r6
 800cdda:	f852 6b04 	ldr.w	r6, [r2], #4
 800cdde:	f018 0710 	ands.w	r7, r8, #16
 800cde2:	920b      	str	r2, [sp, #44]	; 0x2c
 800cde4:	d001      	beq.n	800cdea <_svfprintf_r+0xaea>
 800cde6:	461f      	mov	r7, r3
 800cde8:	e7f4      	b.n	800cdd4 <_svfprintf_r+0xad4>
 800cdea:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800cdee:	d001      	beq.n	800cdf4 <_svfprintf_r+0xaf4>
 800cdf0:	b2b6      	uxth	r6, r6
 800cdf2:	e7ef      	b.n	800cdd4 <_svfprintf_r+0xad4>
 800cdf4:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 800cdf8:	d0ec      	beq.n	800cdd4 <_svfprintf_r+0xad4>
 800cdfa:	b2f6      	uxtb	r6, r6
 800cdfc:	e7f3      	b.n	800cde6 <_svfprintf_r+0xae6>
 800cdfe:	4b81      	ldr	r3, [pc, #516]	; (800d004 <_svfprintf_r+0xd04>)
 800ce00:	931a      	str	r3, [sp, #104]	; 0x68
 800ce02:	f018 0320 	ands.w	r3, r8, #32
 800ce06:	d01b      	beq.n	800ce40 <_svfprintf_r+0xb40>
 800ce08:	1df3      	adds	r3, r6, #7
 800ce0a:	f023 0307 	bic.w	r3, r3, #7
 800ce0e:	461a      	mov	r2, r3
 800ce10:	f852 6b08 	ldr.w	r6, [r2], #8
 800ce14:	685f      	ldr	r7, [r3, #4]
 800ce16:	920b      	str	r2, [sp, #44]	; 0x2c
 800ce18:	f018 0f01 	tst.w	r8, #1
 800ce1c:	d00a      	beq.n	800ce34 <_svfprintf_r+0xb34>
 800ce1e:	ea56 0307 	orrs.w	r3, r6, r7
 800ce22:	d007      	beq.n	800ce34 <_svfprintf_r+0xb34>
 800ce24:	2330      	movs	r3, #48	; 0x30
 800ce26:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800ce2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce2c:	f048 0802 	orr.w	r8, r8, #2
 800ce30:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800ce34:	2302      	movs	r3, #2
 800ce36:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800ce3a:	e762      	b.n	800cd02 <_svfprintf_r+0xa02>
 800ce3c:	4b70      	ldr	r3, [pc, #448]	; (800d000 <_svfprintf_r+0xd00>)
 800ce3e:	e7df      	b.n	800ce00 <_svfprintf_r+0xb00>
 800ce40:	4632      	mov	r2, r6
 800ce42:	f852 6b04 	ldr.w	r6, [r2], #4
 800ce46:	f018 0710 	ands.w	r7, r8, #16
 800ce4a:	920b      	str	r2, [sp, #44]	; 0x2c
 800ce4c:	d001      	beq.n	800ce52 <_svfprintf_r+0xb52>
 800ce4e:	461f      	mov	r7, r3
 800ce50:	e7e2      	b.n	800ce18 <_svfprintf_r+0xb18>
 800ce52:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800ce56:	d001      	beq.n	800ce5c <_svfprintf_r+0xb5c>
 800ce58:	b2b6      	uxth	r6, r6
 800ce5a:	e7dd      	b.n	800ce18 <_svfprintf_r+0xb18>
 800ce5c:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 800ce60:	d0da      	beq.n	800ce18 <_svfprintf_r+0xb18>
 800ce62:	b2f6      	uxtb	r6, r6
 800ce64:	e7f3      	b.n	800ce4e <_svfprintf_r+0xb4e>
 800ce66:	2e0a      	cmp	r6, #10
 800ce68:	f177 0300 	sbcs.w	r3, r7, #0
 800ce6c:	d206      	bcs.n	800ce7c <_svfprintf_r+0xb7c>
 800ce6e:	3630      	adds	r6, #48	; 0x30
 800ce70:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800ce74:	f20d 1a47 	addw	sl, sp, #327	; 0x147
 800ce78:	f000 bc04 	b.w	800d684 <_svfprintf_r+0x1384>
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	9309      	str	r3, [sp, #36]	; 0x24
 800ce80:	9b08      	ldr	r3, [sp, #32]
 800ce82:	ad52      	add	r5, sp, #328	; 0x148
 800ce84:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800ce88:	220a      	movs	r2, #10
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	4630      	mov	r0, r6
 800ce8e:	4639      	mov	r1, r7
 800ce90:	f7f3 fed6 	bl	8000c40 <__aeabi_uldivmod>
 800ce94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce96:	3230      	adds	r2, #48	; 0x30
 800ce98:	3301      	adds	r3, #1
 800ce9a:	f105 3aff 	add.w	sl, r5, #4294967295
 800ce9e:	f805 2c01 	strb.w	r2, [r5, #-1]
 800cea2:	9309      	str	r3, [sp, #36]	; 0x24
 800cea4:	f1b8 0f00 	cmp.w	r8, #0
 800cea8:	d019      	beq.n	800cede <_svfprintf_r+0xbde>
 800ceaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ceac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ceae:	781b      	ldrb	r3, [r3, #0]
 800ceb0:	429a      	cmp	r2, r3
 800ceb2:	d114      	bne.n	800cede <_svfprintf_r+0xbde>
 800ceb4:	2aff      	cmp	r2, #255	; 0xff
 800ceb6:	d012      	beq.n	800cede <_svfprintf_r+0xbde>
 800ceb8:	2e0a      	cmp	r6, #10
 800ceba:	f177 0300 	sbcs.w	r3, r7, #0
 800cebe:	d30e      	bcc.n	800cede <_svfprintf_r+0xbde>
 800cec0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cec2:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cec4:	ebaa 0a03 	sub.w	sl, sl, r3
 800cec8:	461a      	mov	r2, r3
 800ceca:	4650      	mov	r0, sl
 800cecc:	f002 fd66 	bl	800f99c <strncpy>
 800ced0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ced2:	785d      	ldrb	r5, [r3, #1]
 800ced4:	b195      	cbz	r5, 800cefc <_svfprintf_r+0xbfc>
 800ced6:	3301      	adds	r3, #1
 800ced8:	930d      	str	r3, [sp, #52]	; 0x34
 800ceda:	2300      	movs	r3, #0
 800cedc:	9309      	str	r3, [sp, #36]	; 0x24
 800cede:	2300      	movs	r3, #0
 800cee0:	220a      	movs	r2, #10
 800cee2:	4630      	mov	r0, r6
 800cee4:	4639      	mov	r1, r7
 800cee6:	f7f3 feab 	bl	8000c40 <__aeabi_uldivmod>
 800ceea:	2e0a      	cmp	r6, #10
 800ceec:	f177 0300 	sbcs.w	r3, r7, #0
 800cef0:	f0c0 83c8 	bcc.w	800d684 <_svfprintf_r+0x1384>
 800cef4:	4606      	mov	r6, r0
 800cef6:	460f      	mov	r7, r1
 800cef8:	4655      	mov	r5, sl
 800cefa:	e7c5      	b.n	800ce88 <_svfprintf_r+0xb88>
 800cefc:	9509      	str	r5, [sp, #36]	; 0x24
 800cefe:	e7ee      	b.n	800cede <_svfprintf_r+0xbde>
 800cf00:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cf02:	f006 030f 	and.w	r3, r6, #15
 800cf06:	5cd3      	ldrb	r3, [r2, r3]
 800cf08:	0936      	lsrs	r6, r6, #4
 800cf0a:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 800cf0e:	093f      	lsrs	r7, r7, #4
 800cf10:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800cf14:	ea56 0307 	orrs.w	r3, r6, r7
 800cf18:	d1f2      	bne.n	800cf00 <_svfprintf_r+0xc00>
 800cf1a:	e3b3      	b.n	800d684 <_svfprintf_r+0x1384>
 800cf1c:	b933      	cbnz	r3, 800cf2c <_svfprintf_r+0xc2c>
 800cf1e:	f018 0f01 	tst.w	r8, #1
 800cf22:	d003      	beq.n	800cf2c <_svfprintf_r+0xc2c>
 800cf24:	2330      	movs	r3, #48	; 0x30
 800cf26:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800cf2a:	e7a3      	b.n	800ce74 <_svfprintf_r+0xb74>
 800cf2c:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800cf30:	e3a8      	b.n	800d684 <_svfprintf_r+0x1384>
 800cf32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	f000 8375 	beq.w	800d624 <_svfprintf_r+0x1324>
 800cf3a:	2000      	movs	r0, #0
 800cf3c:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800cf40:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800cf44:	960b      	str	r6, [sp, #44]	; 0x2c
 800cf46:	f7ff bb36 	b.w	800c5b6 <_svfprintf_r+0x2b6>
 800cf4a:	9f08      	ldr	r7, [sp, #32]
 800cf4c:	f7ff bba1 	b.w	800c692 <_svfprintf_r+0x392>
 800cf50:	2010      	movs	r0, #16
 800cf52:	2a07      	cmp	r2, #7
 800cf54:	4403      	add	r3, r0
 800cf56:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800cf5a:	6060      	str	r0, [r4, #4]
 800cf5c:	dd08      	ble.n	800cf70 <_svfprintf_r+0xc70>
 800cf5e:	4659      	mov	r1, fp
 800cf60:	4648      	mov	r0, r9
 800cf62:	aa26      	add	r2, sp, #152	; 0x98
 800cf64:	f002 fd2d 	bl	800f9c2 <__ssprint_r>
 800cf68:	2800      	cmp	r0, #0
 800cf6a:	f040 8339 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800cf6e:	a929      	add	r1, sp, #164	; 0xa4
 800cf70:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cf72:	460c      	mov	r4, r1
 800cf74:	3b10      	subs	r3, #16
 800cf76:	9316      	str	r3, [sp, #88]	; 0x58
 800cf78:	e4f4      	b.n	800c964 <_svfprintf_r+0x664>
 800cf7a:	460c      	mov	r4, r1
 800cf7c:	e50e      	b.n	800c99c <_svfprintf_r+0x69c>
 800cf7e:	4659      	mov	r1, fp
 800cf80:	4648      	mov	r0, r9
 800cf82:	aa26      	add	r2, sp, #152	; 0x98
 800cf84:	f002 fd1d 	bl	800f9c2 <__ssprint_r>
 800cf88:	2800      	cmp	r0, #0
 800cf8a:	f040 8329 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800cf8e:	ac29      	add	r4, sp, #164	; 0xa4
 800cf90:	e516      	b.n	800c9c0 <_svfprintf_r+0x6c0>
 800cf92:	4659      	mov	r1, fp
 800cf94:	4648      	mov	r0, r9
 800cf96:	aa26      	add	r2, sp, #152	; 0x98
 800cf98:	f002 fd13 	bl	800f9c2 <__ssprint_r>
 800cf9c:	2800      	cmp	r0, #0
 800cf9e:	f040 831f 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800cfa2:	ac29      	add	r4, sp, #164	; 0xa4
 800cfa4:	e51c      	b.n	800c9e0 <_svfprintf_r+0x6e0>
 800cfa6:	2010      	movs	r0, #16
 800cfa8:	2a07      	cmp	r2, #7
 800cfaa:	4403      	add	r3, r0
 800cfac:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800cfb0:	6060      	str	r0, [r4, #4]
 800cfb2:	dd08      	ble.n	800cfc6 <_svfprintf_r+0xcc6>
 800cfb4:	4659      	mov	r1, fp
 800cfb6:	4648      	mov	r0, r9
 800cfb8:	aa26      	add	r2, sp, #152	; 0x98
 800cfba:	f002 fd02 	bl	800f9c2 <__ssprint_r>
 800cfbe:	2800      	cmp	r0, #0
 800cfc0:	f040 830e 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800cfc4:	a929      	add	r1, sp, #164	; 0xa4
 800cfc6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cfc8:	460c      	mov	r4, r1
 800cfca:	3b10      	subs	r3, #16
 800cfcc:	9316      	str	r3, [sp, #88]	; 0x58
 800cfce:	e510      	b.n	800c9f2 <_svfprintf_r+0x6f2>
 800cfd0:	460c      	mov	r4, r1
 800cfd2:	e52a      	b.n	800ca2a <_svfprintf_r+0x72a>
 800cfd4:	2010      	movs	r0, #16
 800cfd6:	2b07      	cmp	r3, #7
 800cfd8:	4402      	add	r2, r0
 800cfda:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800cfde:	6060      	str	r0, [r4, #4]
 800cfe0:	dd08      	ble.n	800cff4 <_svfprintf_r+0xcf4>
 800cfe2:	4659      	mov	r1, fp
 800cfe4:	4648      	mov	r0, r9
 800cfe6:	aa26      	add	r2, sp, #152	; 0x98
 800cfe8:	f002 fceb 	bl	800f9c2 <__ssprint_r>
 800cfec:	2800      	cmp	r0, #0
 800cfee:	f040 82f7 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800cff2:	a929      	add	r1, sp, #164	; 0xa4
 800cff4:	460c      	mov	r4, r1
 800cff6:	3f10      	subs	r7, #16
 800cff8:	e51b      	b.n	800ca32 <_svfprintf_r+0x732>
 800cffa:	460c      	mov	r4, r1
 800cffc:	e542      	b.n	800ca84 <_svfprintf_r+0x784>
 800cffe:	bf00      	nop
 800d000:	0805feb0 	.word	0x0805feb0
 800d004:	0805fec1 	.word	0x0805fec1
 800d008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d00a:	2b65      	cmp	r3, #101	; 0x65
 800d00c:	f340 8230 	ble.w	800d470 <_svfprintf_r+0x1170>
 800d010:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d014:	2200      	movs	r2, #0
 800d016:	2300      	movs	r3, #0
 800d018:	f7f3 fd32 	bl	8000a80 <__aeabi_dcmpeq>
 800d01c:	2800      	cmp	r0, #0
 800d01e:	d068      	beq.n	800d0f2 <_svfprintf_r+0xdf2>
 800d020:	4b6d      	ldr	r3, [pc, #436]	; (800d1d8 <_svfprintf_r+0xed8>)
 800d022:	6023      	str	r3, [r4, #0]
 800d024:	2301      	movs	r3, #1
 800d026:	441f      	add	r7, r3
 800d028:	6063      	str	r3, [r4, #4]
 800d02a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d02c:	9728      	str	r7, [sp, #160]	; 0xa0
 800d02e:	3301      	adds	r3, #1
 800d030:	2b07      	cmp	r3, #7
 800d032:	9327      	str	r3, [sp, #156]	; 0x9c
 800d034:	dc37      	bgt.n	800d0a6 <_svfprintf_r+0xda6>
 800d036:	3408      	adds	r4, #8
 800d038:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800d03a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d03c:	4293      	cmp	r3, r2
 800d03e:	db03      	blt.n	800d048 <_svfprintf_r+0xd48>
 800d040:	f018 0f01 	tst.w	r8, #1
 800d044:	f43f ad30 	beq.w	800caa8 <_svfprintf_r+0x7a8>
 800d048:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d04a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d04c:	6023      	str	r3, [r4, #0]
 800d04e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d050:	6063      	str	r3, [r4, #4]
 800d052:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d054:	4413      	add	r3, r2
 800d056:	9328      	str	r3, [sp, #160]	; 0xa0
 800d058:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d05a:	3301      	adds	r3, #1
 800d05c:	2b07      	cmp	r3, #7
 800d05e:	9327      	str	r3, [sp, #156]	; 0x9c
 800d060:	dc2b      	bgt.n	800d0ba <_svfprintf_r+0xdba>
 800d062:	3408      	adds	r4, #8
 800d064:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d066:	1e5d      	subs	r5, r3, #1
 800d068:	2d00      	cmp	r5, #0
 800d06a:	f77f ad1d 	ble.w	800caa8 <_svfprintf_r+0x7a8>
 800d06e:	2710      	movs	r7, #16
 800d070:	4e5a      	ldr	r6, [pc, #360]	; (800d1dc <_svfprintf_r+0xedc>)
 800d072:	2d10      	cmp	r5, #16
 800d074:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800d078:	f104 0108 	add.w	r1, r4, #8
 800d07c:	f103 0301 	add.w	r3, r3, #1
 800d080:	6026      	str	r6, [r4, #0]
 800d082:	dc24      	bgt.n	800d0ce <_svfprintf_r+0xdce>
 800d084:	6065      	str	r5, [r4, #4]
 800d086:	2b07      	cmp	r3, #7
 800d088:	4415      	add	r5, r2
 800d08a:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800d08e:	f340 8286 	ble.w	800d59e <_svfprintf_r+0x129e>
 800d092:	4659      	mov	r1, fp
 800d094:	4648      	mov	r0, r9
 800d096:	aa26      	add	r2, sp, #152	; 0x98
 800d098:	f002 fc93 	bl	800f9c2 <__ssprint_r>
 800d09c:	2800      	cmp	r0, #0
 800d09e:	f040 829f 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d0a2:	ac29      	add	r4, sp, #164	; 0xa4
 800d0a4:	e500      	b.n	800caa8 <_svfprintf_r+0x7a8>
 800d0a6:	4659      	mov	r1, fp
 800d0a8:	4648      	mov	r0, r9
 800d0aa:	aa26      	add	r2, sp, #152	; 0x98
 800d0ac:	f002 fc89 	bl	800f9c2 <__ssprint_r>
 800d0b0:	2800      	cmp	r0, #0
 800d0b2:	f040 8295 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d0b6:	ac29      	add	r4, sp, #164	; 0xa4
 800d0b8:	e7be      	b.n	800d038 <_svfprintf_r+0xd38>
 800d0ba:	4659      	mov	r1, fp
 800d0bc:	4648      	mov	r0, r9
 800d0be:	aa26      	add	r2, sp, #152	; 0x98
 800d0c0:	f002 fc7f 	bl	800f9c2 <__ssprint_r>
 800d0c4:	2800      	cmp	r0, #0
 800d0c6:	f040 828b 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d0ca:	ac29      	add	r4, sp, #164	; 0xa4
 800d0cc:	e7ca      	b.n	800d064 <_svfprintf_r+0xd64>
 800d0ce:	3210      	adds	r2, #16
 800d0d0:	2b07      	cmp	r3, #7
 800d0d2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800d0d6:	6067      	str	r7, [r4, #4]
 800d0d8:	dd08      	ble.n	800d0ec <_svfprintf_r+0xdec>
 800d0da:	4659      	mov	r1, fp
 800d0dc:	4648      	mov	r0, r9
 800d0de:	aa26      	add	r2, sp, #152	; 0x98
 800d0e0:	f002 fc6f 	bl	800f9c2 <__ssprint_r>
 800d0e4:	2800      	cmp	r0, #0
 800d0e6:	f040 827b 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d0ea:	a929      	add	r1, sp, #164	; 0xa4
 800d0ec:	460c      	mov	r4, r1
 800d0ee:	3d10      	subs	r5, #16
 800d0f0:	e7bf      	b.n	800d072 <_svfprintf_r+0xd72>
 800d0f2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	dc73      	bgt.n	800d1e0 <_svfprintf_r+0xee0>
 800d0f8:	4b37      	ldr	r3, [pc, #220]	; (800d1d8 <_svfprintf_r+0xed8>)
 800d0fa:	6023      	str	r3, [r4, #0]
 800d0fc:	2301      	movs	r3, #1
 800d0fe:	441f      	add	r7, r3
 800d100:	6063      	str	r3, [r4, #4]
 800d102:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d104:	9728      	str	r7, [sp, #160]	; 0xa0
 800d106:	3301      	adds	r3, #1
 800d108:	2b07      	cmp	r3, #7
 800d10a:	9327      	str	r3, [sp, #156]	; 0x9c
 800d10c:	dc3d      	bgt.n	800d18a <_svfprintf_r+0xe8a>
 800d10e:	3408      	adds	r4, #8
 800d110:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d112:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d114:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d116:	430a      	orrs	r2, r1
 800d118:	f008 0101 	and.w	r1, r8, #1
 800d11c:	430a      	orrs	r2, r1
 800d11e:	f43f acc3 	beq.w	800caa8 <_svfprintf_r+0x7a8>
 800d122:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d124:	6022      	str	r2, [r4, #0]
 800d126:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d128:	4413      	add	r3, r2
 800d12a:	9328      	str	r3, [sp, #160]	; 0xa0
 800d12c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d12e:	6062      	str	r2, [r4, #4]
 800d130:	3301      	adds	r3, #1
 800d132:	2b07      	cmp	r3, #7
 800d134:	9327      	str	r3, [sp, #156]	; 0x9c
 800d136:	dc32      	bgt.n	800d19e <_svfprintf_r+0xe9e>
 800d138:	3408      	adds	r4, #8
 800d13a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800d13c:	2d00      	cmp	r5, #0
 800d13e:	da1b      	bge.n	800d178 <_svfprintf_r+0xe78>
 800d140:	4623      	mov	r3, r4
 800d142:	2710      	movs	r7, #16
 800d144:	4e25      	ldr	r6, [pc, #148]	; (800d1dc <_svfprintf_r+0xedc>)
 800d146:	426d      	negs	r5, r5
 800d148:	2d10      	cmp	r5, #16
 800d14a:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800d14e:	f104 0408 	add.w	r4, r4, #8
 800d152:	f102 0201 	add.w	r2, r2, #1
 800d156:	601e      	str	r6, [r3, #0]
 800d158:	dc2b      	bgt.n	800d1b2 <_svfprintf_r+0xeb2>
 800d15a:	605d      	str	r5, [r3, #4]
 800d15c:	2a07      	cmp	r2, #7
 800d15e:	440d      	add	r5, r1
 800d160:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800d164:	dd08      	ble.n	800d178 <_svfprintf_r+0xe78>
 800d166:	4659      	mov	r1, fp
 800d168:	4648      	mov	r0, r9
 800d16a:	aa26      	add	r2, sp, #152	; 0x98
 800d16c:	f002 fc29 	bl	800f9c2 <__ssprint_r>
 800d170:	2800      	cmp	r0, #0
 800d172:	f040 8235 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d176:	ac29      	add	r4, sp, #164	; 0xa4
 800d178:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d17a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d17c:	6063      	str	r3, [r4, #4]
 800d17e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d180:	f8c4 a000 	str.w	sl, [r4]
 800d184:	4413      	add	r3, r2
 800d186:	9328      	str	r3, [sp, #160]	; 0xa0
 800d188:	e487      	b.n	800ca9a <_svfprintf_r+0x79a>
 800d18a:	4659      	mov	r1, fp
 800d18c:	4648      	mov	r0, r9
 800d18e:	aa26      	add	r2, sp, #152	; 0x98
 800d190:	f002 fc17 	bl	800f9c2 <__ssprint_r>
 800d194:	2800      	cmp	r0, #0
 800d196:	f040 8223 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d19a:	ac29      	add	r4, sp, #164	; 0xa4
 800d19c:	e7b8      	b.n	800d110 <_svfprintf_r+0xe10>
 800d19e:	4659      	mov	r1, fp
 800d1a0:	4648      	mov	r0, r9
 800d1a2:	aa26      	add	r2, sp, #152	; 0x98
 800d1a4:	f002 fc0d 	bl	800f9c2 <__ssprint_r>
 800d1a8:	2800      	cmp	r0, #0
 800d1aa:	f040 8219 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d1ae:	ac29      	add	r4, sp, #164	; 0xa4
 800d1b0:	e7c3      	b.n	800d13a <_svfprintf_r+0xe3a>
 800d1b2:	3110      	adds	r1, #16
 800d1b4:	2a07      	cmp	r2, #7
 800d1b6:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800d1ba:	605f      	str	r7, [r3, #4]
 800d1bc:	dd08      	ble.n	800d1d0 <_svfprintf_r+0xed0>
 800d1be:	4659      	mov	r1, fp
 800d1c0:	4648      	mov	r0, r9
 800d1c2:	aa26      	add	r2, sp, #152	; 0x98
 800d1c4:	f002 fbfd 	bl	800f9c2 <__ssprint_r>
 800d1c8:	2800      	cmp	r0, #0
 800d1ca:	f040 8209 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d1ce:	ac29      	add	r4, sp, #164	; 0xa4
 800d1d0:	4623      	mov	r3, r4
 800d1d2:	3d10      	subs	r5, #16
 800d1d4:	e7b8      	b.n	800d148 <_svfprintf_r+0xe48>
 800d1d6:	bf00      	nop
 800d1d8:	0805fed2 	.word	0x0805fed2
 800d1dc:	0805fee4 	.word	0x0805fee4
 800d1e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1e2:	42ab      	cmp	r3, r5
 800d1e4:	bfa8      	it	ge
 800d1e6:	462b      	movge	r3, r5
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	9307      	str	r3, [sp, #28]
 800d1ec:	dd0a      	ble.n	800d204 <_svfprintf_r+0xf04>
 800d1ee:	441f      	add	r7, r3
 800d1f0:	e9c4 a300 	strd	sl, r3, [r4]
 800d1f4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d1f6:	9728      	str	r7, [sp, #160]	; 0xa0
 800d1f8:	3301      	adds	r3, #1
 800d1fa:	2b07      	cmp	r3, #7
 800d1fc:	9327      	str	r3, [sp, #156]	; 0x9c
 800d1fe:	f300 8085 	bgt.w	800d30c <_svfprintf_r+0x100c>
 800d202:	3408      	adds	r4, #8
 800d204:	9b07      	ldr	r3, [sp, #28]
 800d206:	2b00      	cmp	r3, #0
 800d208:	bfb4      	ite	lt
 800d20a:	462f      	movlt	r7, r5
 800d20c:	1aef      	subge	r7, r5, r3
 800d20e:	2f00      	cmp	r7, #0
 800d210:	dd19      	ble.n	800d246 <_svfprintf_r+0xf46>
 800d212:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800d216:	4895      	ldr	r0, [pc, #596]	; (800d46c <_svfprintf_r+0x116c>)
 800d218:	2f10      	cmp	r7, #16
 800d21a:	f103 0301 	add.w	r3, r3, #1
 800d21e:	f104 0108 	add.w	r1, r4, #8
 800d222:	6020      	str	r0, [r4, #0]
 800d224:	dc7c      	bgt.n	800d320 <_svfprintf_r+0x1020>
 800d226:	6067      	str	r7, [r4, #4]
 800d228:	2b07      	cmp	r3, #7
 800d22a:	4417      	add	r7, r2
 800d22c:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800d230:	f340 8089 	ble.w	800d346 <_svfprintf_r+0x1046>
 800d234:	4659      	mov	r1, fp
 800d236:	4648      	mov	r0, r9
 800d238:	aa26      	add	r2, sp, #152	; 0x98
 800d23a:	f002 fbc2 	bl	800f9c2 <__ssprint_r>
 800d23e:	2800      	cmp	r0, #0
 800d240:	f040 81ce 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d244:	ac29      	add	r4, sp, #164	; 0xa4
 800d246:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800d24a:	4455      	add	r5, sl
 800d24c:	d009      	beq.n	800d262 <_svfprintf_r+0xf62>
 800d24e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d250:	2b00      	cmp	r3, #0
 800d252:	d17a      	bne.n	800d34a <_svfprintf_r+0x104a>
 800d254:	2e00      	cmp	r6, #0
 800d256:	d17a      	bne.n	800d34e <_svfprintf_r+0x104e>
 800d258:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d25a:	4453      	add	r3, sl
 800d25c:	429d      	cmp	r5, r3
 800d25e:	bf28      	it	cs
 800d260:	461d      	movcs	r5, r3
 800d262:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800d264:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d266:	4293      	cmp	r3, r2
 800d268:	db02      	blt.n	800d270 <_svfprintf_r+0xf70>
 800d26a:	f018 0f01 	tst.w	r8, #1
 800d26e:	d00e      	beq.n	800d28e <_svfprintf_r+0xf8e>
 800d270:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d272:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d274:	6023      	str	r3, [r4, #0]
 800d276:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d278:	6063      	str	r3, [r4, #4]
 800d27a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d27c:	4413      	add	r3, r2
 800d27e:	9328      	str	r3, [sp, #160]	; 0xa0
 800d280:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d282:	3301      	adds	r3, #1
 800d284:	2b07      	cmp	r3, #7
 800d286:	9327      	str	r3, [sp, #156]	; 0x9c
 800d288:	f300 80db 	bgt.w	800d442 <_svfprintf_r+0x1142>
 800d28c:	3408      	adds	r4, #8
 800d28e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d290:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800d292:	eb0a 0203 	add.w	r2, sl, r3
 800d296:	1b9e      	subs	r6, r3, r6
 800d298:	1b52      	subs	r2, r2, r5
 800d29a:	4296      	cmp	r6, r2
 800d29c:	bfa8      	it	ge
 800d29e:	4616      	movge	r6, r2
 800d2a0:	2e00      	cmp	r6, #0
 800d2a2:	dd0b      	ble.n	800d2bc <_svfprintf_r+0xfbc>
 800d2a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d2a6:	e9c4 5600 	strd	r5, r6, [r4]
 800d2aa:	4433      	add	r3, r6
 800d2ac:	9328      	str	r3, [sp, #160]	; 0xa0
 800d2ae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d2b0:	3301      	adds	r3, #1
 800d2b2:	2b07      	cmp	r3, #7
 800d2b4:	9327      	str	r3, [sp, #156]	; 0x9c
 800d2b6:	f300 80ce 	bgt.w	800d456 <_svfprintf_r+0x1156>
 800d2ba:	3408      	adds	r4, #8
 800d2bc:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800d2be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2c0:	2e00      	cmp	r6, #0
 800d2c2:	eba3 0505 	sub.w	r5, r3, r5
 800d2c6:	bfa8      	it	ge
 800d2c8:	1bad      	subge	r5, r5, r6
 800d2ca:	2d00      	cmp	r5, #0
 800d2cc:	f77f abec 	ble.w	800caa8 <_svfprintf_r+0x7a8>
 800d2d0:	2710      	movs	r7, #16
 800d2d2:	4e66      	ldr	r6, [pc, #408]	; (800d46c <_svfprintf_r+0x116c>)
 800d2d4:	2d10      	cmp	r5, #16
 800d2d6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800d2da:	f104 0108 	add.w	r1, r4, #8
 800d2de:	f103 0301 	add.w	r3, r3, #1
 800d2e2:	6026      	str	r6, [r4, #0]
 800d2e4:	f77f aece 	ble.w	800d084 <_svfprintf_r+0xd84>
 800d2e8:	3210      	adds	r2, #16
 800d2ea:	2b07      	cmp	r3, #7
 800d2ec:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800d2f0:	6067      	str	r7, [r4, #4]
 800d2f2:	dd08      	ble.n	800d306 <_svfprintf_r+0x1006>
 800d2f4:	4659      	mov	r1, fp
 800d2f6:	4648      	mov	r0, r9
 800d2f8:	aa26      	add	r2, sp, #152	; 0x98
 800d2fa:	f002 fb62 	bl	800f9c2 <__ssprint_r>
 800d2fe:	2800      	cmp	r0, #0
 800d300:	f040 816e 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d304:	a929      	add	r1, sp, #164	; 0xa4
 800d306:	460c      	mov	r4, r1
 800d308:	3d10      	subs	r5, #16
 800d30a:	e7e3      	b.n	800d2d4 <_svfprintf_r+0xfd4>
 800d30c:	4659      	mov	r1, fp
 800d30e:	4648      	mov	r0, r9
 800d310:	aa26      	add	r2, sp, #152	; 0x98
 800d312:	f002 fb56 	bl	800f9c2 <__ssprint_r>
 800d316:	2800      	cmp	r0, #0
 800d318:	f040 8162 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d31c:	ac29      	add	r4, sp, #164	; 0xa4
 800d31e:	e771      	b.n	800d204 <_svfprintf_r+0xf04>
 800d320:	2010      	movs	r0, #16
 800d322:	2b07      	cmp	r3, #7
 800d324:	4402      	add	r2, r0
 800d326:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800d32a:	6060      	str	r0, [r4, #4]
 800d32c:	dd08      	ble.n	800d340 <_svfprintf_r+0x1040>
 800d32e:	4659      	mov	r1, fp
 800d330:	4648      	mov	r0, r9
 800d332:	aa26      	add	r2, sp, #152	; 0x98
 800d334:	f002 fb45 	bl	800f9c2 <__ssprint_r>
 800d338:	2800      	cmp	r0, #0
 800d33a:	f040 8151 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d33e:	a929      	add	r1, sp, #164	; 0xa4
 800d340:	460c      	mov	r4, r1
 800d342:	3f10      	subs	r7, #16
 800d344:	e765      	b.n	800d212 <_svfprintf_r+0xf12>
 800d346:	460c      	mov	r4, r1
 800d348:	e77d      	b.n	800d246 <_svfprintf_r+0xf46>
 800d34a:	2e00      	cmp	r6, #0
 800d34c:	d049      	beq.n	800d3e2 <_svfprintf_r+0x10e2>
 800d34e:	3e01      	subs	r6, #1
 800d350:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d352:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d354:	6023      	str	r3, [r4, #0]
 800d356:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d358:	6063      	str	r3, [r4, #4]
 800d35a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d35c:	4413      	add	r3, r2
 800d35e:	9328      	str	r3, [sp, #160]	; 0xa0
 800d360:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d362:	3301      	adds	r3, #1
 800d364:	2b07      	cmp	r3, #7
 800d366:	9327      	str	r3, [sp, #156]	; 0x9c
 800d368:	dc42      	bgt.n	800d3f0 <_svfprintf_r+0x10f0>
 800d36a:	3408      	adds	r4, #8
 800d36c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d36e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d370:	4453      	add	r3, sl
 800d372:	7812      	ldrb	r2, [r2, #0]
 800d374:	1b5b      	subs	r3, r3, r5
 800d376:	429a      	cmp	r2, r3
 800d378:	bfa8      	it	ge
 800d37a:	461a      	movge	r2, r3
 800d37c:	2a00      	cmp	r2, #0
 800d37e:	9207      	str	r2, [sp, #28]
 800d380:	dd0a      	ble.n	800d398 <_svfprintf_r+0x1098>
 800d382:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d384:	e9c4 5200 	strd	r5, r2, [r4]
 800d388:	4413      	add	r3, r2
 800d38a:	9328      	str	r3, [sp, #160]	; 0xa0
 800d38c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d38e:	3301      	adds	r3, #1
 800d390:	2b07      	cmp	r3, #7
 800d392:	9327      	str	r3, [sp, #156]	; 0x9c
 800d394:	dc36      	bgt.n	800d404 <_svfprintf_r+0x1104>
 800d396:	3408      	adds	r4, #8
 800d398:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d39a:	781f      	ldrb	r7, [r3, #0]
 800d39c:	9b07      	ldr	r3, [sp, #28]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	bfa8      	it	ge
 800d3a2:	1aff      	subge	r7, r7, r3
 800d3a4:	2f00      	cmp	r7, #0
 800d3a6:	dd18      	ble.n	800d3da <_svfprintf_r+0x10da>
 800d3a8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800d3ac:	482f      	ldr	r0, [pc, #188]	; (800d46c <_svfprintf_r+0x116c>)
 800d3ae:	2f10      	cmp	r7, #16
 800d3b0:	f103 0301 	add.w	r3, r3, #1
 800d3b4:	f104 0108 	add.w	r1, r4, #8
 800d3b8:	6020      	str	r0, [r4, #0]
 800d3ba:	dc2d      	bgt.n	800d418 <_svfprintf_r+0x1118>
 800d3bc:	443a      	add	r2, r7
 800d3be:	2b07      	cmp	r3, #7
 800d3c0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800d3c4:	6067      	str	r7, [r4, #4]
 800d3c6:	dd3a      	ble.n	800d43e <_svfprintf_r+0x113e>
 800d3c8:	4659      	mov	r1, fp
 800d3ca:	4648      	mov	r0, r9
 800d3cc:	aa26      	add	r2, sp, #152	; 0x98
 800d3ce:	f002 faf8 	bl	800f9c2 <__ssprint_r>
 800d3d2:	2800      	cmp	r0, #0
 800d3d4:	f040 8104 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d3d8:	ac29      	add	r4, sp, #164	; 0xa4
 800d3da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d3dc:	781b      	ldrb	r3, [r3, #0]
 800d3de:	441d      	add	r5, r3
 800d3e0:	e735      	b.n	800d24e <_svfprintf_r+0xf4e>
 800d3e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d3e4:	3b01      	subs	r3, #1
 800d3e6:	930d      	str	r3, [sp, #52]	; 0x34
 800d3e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d3ea:	3b01      	subs	r3, #1
 800d3ec:	930c      	str	r3, [sp, #48]	; 0x30
 800d3ee:	e7af      	b.n	800d350 <_svfprintf_r+0x1050>
 800d3f0:	4659      	mov	r1, fp
 800d3f2:	4648      	mov	r0, r9
 800d3f4:	aa26      	add	r2, sp, #152	; 0x98
 800d3f6:	f002 fae4 	bl	800f9c2 <__ssprint_r>
 800d3fa:	2800      	cmp	r0, #0
 800d3fc:	f040 80f0 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d400:	ac29      	add	r4, sp, #164	; 0xa4
 800d402:	e7b3      	b.n	800d36c <_svfprintf_r+0x106c>
 800d404:	4659      	mov	r1, fp
 800d406:	4648      	mov	r0, r9
 800d408:	aa26      	add	r2, sp, #152	; 0x98
 800d40a:	f002 fada 	bl	800f9c2 <__ssprint_r>
 800d40e:	2800      	cmp	r0, #0
 800d410:	f040 80e6 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d414:	ac29      	add	r4, sp, #164	; 0xa4
 800d416:	e7bf      	b.n	800d398 <_svfprintf_r+0x1098>
 800d418:	2010      	movs	r0, #16
 800d41a:	2b07      	cmp	r3, #7
 800d41c:	4402      	add	r2, r0
 800d41e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800d422:	6060      	str	r0, [r4, #4]
 800d424:	dd08      	ble.n	800d438 <_svfprintf_r+0x1138>
 800d426:	4659      	mov	r1, fp
 800d428:	4648      	mov	r0, r9
 800d42a:	aa26      	add	r2, sp, #152	; 0x98
 800d42c:	f002 fac9 	bl	800f9c2 <__ssprint_r>
 800d430:	2800      	cmp	r0, #0
 800d432:	f040 80d5 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d436:	a929      	add	r1, sp, #164	; 0xa4
 800d438:	460c      	mov	r4, r1
 800d43a:	3f10      	subs	r7, #16
 800d43c:	e7b4      	b.n	800d3a8 <_svfprintf_r+0x10a8>
 800d43e:	460c      	mov	r4, r1
 800d440:	e7cb      	b.n	800d3da <_svfprintf_r+0x10da>
 800d442:	4659      	mov	r1, fp
 800d444:	4648      	mov	r0, r9
 800d446:	aa26      	add	r2, sp, #152	; 0x98
 800d448:	f002 fabb 	bl	800f9c2 <__ssprint_r>
 800d44c:	2800      	cmp	r0, #0
 800d44e:	f040 80c7 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d452:	ac29      	add	r4, sp, #164	; 0xa4
 800d454:	e71b      	b.n	800d28e <_svfprintf_r+0xf8e>
 800d456:	4659      	mov	r1, fp
 800d458:	4648      	mov	r0, r9
 800d45a:	aa26      	add	r2, sp, #152	; 0x98
 800d45c:	f002 fab1 	bl	800f9c2 <__ssprint_r>
 800d460:	2800      	cmp	r0, #0
 800d462:	f040 80bd 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d466:	ac29      	add	r4, sp, #164	; 0xa4
 800d468:	e728      	b.n	800d2bc <_svfprintf_r+0xfbc>
 800d46a:	bf00      	nop
 800d46c:	0805fee4 	.word	0x0805fee4
 800d470:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d472:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d474:	2a01      	cmp	r2, #1
 800d476:	f107 0701 	add.w	r7, r7, #1
 800d47a:	f103 0301 	add.w	r3, r3, #1
 800d47e:	f104 0508 	add.w	r5, r4, #8
 800d482:	dc02      	bgt.n	800d48a <_svfprintf_r+0x118a>
 800d484:	f018 0f01 	tst.w	r8, #1
 800d488:	d07e      	beq.n	800d588 <_svfprintf_r+0x1288>
 800d48a:	2201      	movs	r2, #1
 800d48c:	2b07      	cmp	r3, #7
 800d48e:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800d492:	f8c4 a000 	str.w	sl, [r4]
 800d496:	6062      	str	r2, [r4, #4]
 800d498:	dd08      	ble.n	800d4ac <_svfprintf_r+0x11ac>
 800d49a:	4659      	mov	r1, fp
 800d49c:	4648      	mov	r0, r9
 800d49e:	aa26      	add	r2, sp, #152	; 0x98
 800d4a0:	f002 fa8f 	bl	800f9c2 <__ssprint_r>
 800d4a4:	2800      	cmp	r0, #0
 800d4a6:	f040 809b 	bne.w	800d5e0 <_svfprintf_r+0x12e0>
 800d4aa:	ad29      	add	r5, sp, #164	; 0xa4
 800d4ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d4ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d4b0:	602b      	str	r3, [r5, #0]
 800d4b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d4b4:	606b      	str	r3, [r5, #4]
 800d4b6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d4b8:	4413      	add	r3, r2
 800d4ba:	9328      	str	r3, [sp, #160]	; 0xa0
 800d4bc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d4be:	3301      	adds	r3, #1
 800d4c0:	2b07      	cmp	r3, #7
 800d4c2:	9327      	str	r3, [sp, #156]	; 0x9c
 800d4c4:	dc32      	bgt.n	800d52c <_svfprintf_r+0x122c>
 800d4c6:	3508      	adds	r5, #8
 800d4c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d4d0:	1e5c      	subs	r4, r3, #1
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	f7f3 fad4 	bl	8000a80 <__aeabi_dcmpeq>
 800d4d8:	2800      	cmp	r0, #0
 800d4da:	d130      	bne.n	800d53e <_svfprintf_r+0x123e>
 800d4dc:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800d4de:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d4e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d4e2:	3101      	adds	r1, #1
 800d4e4:	3b01      	subs	r3, #1
 800d4e6:	f10a 0001 	add.w	r0, sl, #1
 800d4ea:	4413      	add	r3, r2
 800d4ec:	2907      	cmp	r1, #7
 800d4ee:	e9c5 0400 	strd	r0, r4, [r5]
 800d4f2:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800d4f6:	dd50      	ble.n	800d59a <_svfprintf_r+0x129a>
 800d4f8:	4659      	mov	r1, fp
 800d4fa:	4648      	mov	r0, r9
 800d4fc:	aa26      	add	r2, sp, #152	; 0x98
 800d4fe:	f002 fa60 	bl	800f9c2 <__ssprint_r>
 800d502:	2800      	cmp	r0, #0
 800d504:	d16c      	bne.n	800d5e0 <_svfprintf_r+0x12e0>
 800d506:	ad29      	add	r5, sp, #164	; 0xa4
 800d508:	ab22      	add	r3, sp, #136	; 0x88
 800d50a:	602b      	str	r3, [r5, #0]
 800d50c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d50e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d510:	606b      	str	r3, [r5, #4]
 800d512:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d514:	4413      	add	r3, r2
 800d516:	9328      	str	r3, [sp, #160]	; 0xa0
 800d518:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d51a:	3301      	adds	r3, #1
 800d51c:	2b07      	cmp	r3, #7
 800d51e:	9327      	str	r3, [sp, #156]	; 0x9c
 800d520:	f73f adb7 	bgt.w	800d092 <_svfprintf_r+0xd92>
 800d524:	f105 0408 	add.w	r4, r5, #8
 800d528:	f7ff babe 	b.w	800caa8 <_svfprintf_r+0x7a8>
 800d52c:	4659      	mov	r1, fp
 800d52e:	4648      	mov	r0, r9
 800d530:	aa26      	add	r2, sp, #152	; 0x98
 800d532:	f002 fa46 	bl	800f9c2 <__ssprint_r>
 800d536:	2800      	cmp	r0, #0
 800d538:	d152      	bne.n	800d5e0 <_svfprintf_r+0x12e0>
 800d53a:	ad29      	add	r5, sp, #164	; 0xa4
 800d53c:	e7c4      	b.n	800d4c8 <_svfprintf_r+0x11c8>
 800d53e:	2c00      	cmp	r4, #0
 800d540:	dde2      	ble.n	800d508 <_svfprintf_r+0x1208>
 800d542:	2710      	movs	r7, #16
 800d544:	4e56      	ldr	r6, [pc, #344]	; (800d6a0 <_svfprintf_r+0x13a0>)
 800d546:	2c10      	cmp	r4, #16
 800d548:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800d54c:	f105 0108 	add.w	r1, r5, #8
 800d550:	f103 0301 	add.w	r3, r3, #1
 800d554:	602e      	str	r6, [r5, #0]
 800d556:	dc07      	bgt.n	800d568 <_svfprintf_r+0x1268>
 800d558:	606c      	str	r4, [r5, #4]
 800d55a:	2b07      	cmp	r3, #7
 800d55c:	4414      	add	r4, r2
 800d55e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800d562:	dcc9      	bgt.n	800d4f8 <_svfprintf_r+0x11f8>
 800d564:	460d      	mov	r5, r1
 800d566:	e7cf      	b.n	800d508 <_svfprintf_r+0x1208>
 800d568:	3210      	adds	r2, #16
 800d56a:	2b07      	cmp	r3, #7
 800d56c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800d570:	606f      	str	r7, [r5, #4]
 800d572:	dd06      	ble.n	800d582 <_svfprintf_r+0x1282>
 800d574:	4659      	mov	r1, fp
 800d576:	4648      	mov	r0, r9
 800d578:	aa26      	add	r2, sp, #152	; 0x98
 800d57a:	f002 fa22 	bl	800f9c2 <__ssprint_r>
 800d57e:	bb78      	cbnz	r0, 800d5e0 <_svfprintf_r+0x12e0>
 800d580:	a929      	add	r1, sp, #164	; 0xa4
 800d582:	460d      	mov	r5, r1
 800d584:	3c10      	subs	r4, #16
 800d586:	e7de      	b.n	800d546 <_svfprintf_r+0x1246>
 800d588:	2201      	movs	r2, #1
 800d58a:	2b07      	cmp	r3, #7
 800d58c:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800d590:	f8c4 a000 	str.w	sl, [r4]
 800d594:	6062      	str	r2, [r4, #4]
 800d596:	ddb7      	ble.n	800d508 <_svfprintf_r+0x1208>
 800d598:	e7ae      	b.n	800d4f8 <_svfprintf_r+0x11f8>
 800d59a:	3508      	adds	r5, #8
 800d59c:	e7b4      	b.n	800d508 <_svfprintf_r+0x1208>
 800d59e:	460c      	mov	r4, r1
 800d5a0:	f7ff ba82 	b.w	800caa8 <_svfprintf_r+0x7a8>
 800d5a4:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800d5a8:	1a9d      	subs	r5, r3, r2
 800d5aa:	2d00      	cmp	r5, #0
 800d5ac:	f77f aa80 	ble.w	800cab0 <_svfprintf_r+0x7b0>
 800d5b0:	2710      	movs	r7, #16
 800d5b2:	4e3c      	ldr	r6, [pc, #240]	; (800d6a4 <_svfprintf_r+0x13a4>)
 800d5b4:	2d10      	cmp	r5, #16
 800d5b6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800d5ba:	6026      	str	r6, [r4, #0]
 800d5bc:	f103 0301 	add.w	r3, r3, #1
 800d5c0:	dc18      	bgt.n	800d5f4 <_svfprintf_r+0x12f4>
 800d5c2:	6065      	str	r5, [r4, #4]
 800d5c4:	2b07      	cmp	r3, #7
 800d5c6:	4415      	add	r5, r2
 800d5c8:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800d5cc:	f77f aa70 	ble.w	800cab0 <_svfprintf_r+0x7b0>
 800d5d0:	4659      	mov	r1, fp
 800d5d2:	4648      	mov	r0, r9
 800d5d4:	aa26      	add	r2, sp, #152	; 0x98
 800d5d6:	f002 f9f4 	bl	800f9c2 <__ssprint_r>
 800d5da:	2800      	cmp	r0, #0
 800d5dc:	f43f aa68 	beq.w	800cab0 <_svfprintf_r+0x7b0>
 800d5e0:	9b08      	ldr	r3, [sp, #32]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	f43f a88d 	beq.w	800c702 <_svfprintf_r+0x402>
 800d5e8:	4619      	mov	r1, r3
 800d5ea:	4648      	mov	r0, r9
 800d5ec:	f001 f8a2 	bl	800e734 <_free_r>
 800d5f0:	f7ff b887 	b.w	800c702 <_svfprintf_r+0x402>
 800d5f4:	3210      	adds	r2, #16
 800d5f6:	2b07      	cmp	r3, #7
 800d5f8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800d5fc:	6067      	str	r7, [r4, #4]
 800d5fe:	dc02      	bgt.n	800d606 <_svfprintf_r+0x1306>
 800d600:	3408      	adds	r4, #8
 800d602:	3d10      	subs	r5, #16
 800d604:	e7d6      	b.n	800d5b4 <_svfprintf_r+0x12b4>
 800d606:	4659      	mov	r1, fp
 800d608:	4648      	mov	r0, r9
 800d60a:	aa26      	add	r2, sp, #152	; 0x98
 800d60c:	f002 f9d9 	bl	800f9c2 <__ssprint_r>
 800d610:	2800      	cmp	r0, #0
 800d612:	d1e5      	bne.n	800d5e0 <_svfprintf_r+0x12e0>
 800d614:	ac29      	add	r4, sp, #164	; 0xa4
 800d616:	e7f4      	b.n	800d602 <_svfprintf_r+0x1302>
 800d618:	4648      	mov	r0, r9
 800d61a:	9908      	ldr	r1, [sp, #32]
 800d61c:	f001 f88a 	bl	800e734 <_free_r>
 800d620:	f7ff ba5e 	b.w	800cae0 <_svfprintf_r+0x7e0>
 800d624:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d626:	2b00      	cmp	r3, #0
 800d628:	f43f a86b 	beq.w	800c702 <_svfprintf_r+0x402>
 800d62c:	4659      	mov	r1, fp
 800d62e:	4648      	mov	r0, r9
 800d630:	aa26      	add	r2, sp, #152	; 0x98
 800d632:	f002 f9c6 	bl	800f9c2 <__ssprint_r>
 800d636:	f7ff b864 	b.w	800c702 <_svfprintf_r+0x402>
 800d63a:	ea56 0207 	orrs.w	r2, r6, r7
 800d63e:	f8cd 8020 	str.w	r8, [sp, #32]
 800d642:	f43f ab70 	beq.w	800cd26 <_svfprintf_r+0xa26>
 800d646:	2b01      	cmp	r3, #1
 800d648:	f43f ac0d 	beq.w	800ce66 <_svfprintf_r+0xb66>
 800d64c:	2b02      	cmp	r3, #2
 800d64e:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800d652:	f43f ac55 	beq.w	800cf00 <_svfprintf_r+0xc00>
 800d656:	f006 0307 	and.w	r3, r6, #7
 800d65a:	08f6      	lsrs	r6, r6, #3
 800d65c:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 800d660:	08ff      	lsrs	r7, r7, #3
 800d662:	3330      	adds	r3, #48	; 0x30
 800d664:	ea56 0107 	orrs.w	r1, r6, r7
 800d668:	4652      	mov	r2, sl
 800d66a:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800d66e:	d1f2      	bne.n	800d656 <_svfprintf_r+0x1356>
 800d670:	9908      	ldr	r1, [sp, #32]
 800d672:	07c9      	lsls	r1, r1, #31
 800d674:	d506      	bpl.n	800d684 <_svfprintf_r+0x1384>
 800d676:	2b30      	cmp	r3, #48	; 0x30
 800d678:	d004      	beq.n	800d684 <_svfprintf_r+0x1384>
 800d67a:	2330      	movs	r3, #48	; 0x30
 800d67c:	f80a 3c01 	strb.w	r3, [sl, #-1]
 800d680:	f1a2 0a02 	sub.w	sl, r2, #2
 800d684:	ab52      	add	r3, sp, #328	; 0x148
 800d686:	eba3 030a 	sub.w	r3, r3, sl
 800d68a:	9f07      	ldr	r7, [sp, #28]
 800d68c:	9307      	str	r3, [sp, #28]
 800d68e:	2300      	movs	r3, #0
 800d690:	461e      	mov	r6, r3
 800d692:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d696:	9308      	str	r3, [sp, #32]
 800d698:	461d      	mov	r5, r3
 800d69a:	930c      	str	r3, [sp, #48]	; 0x30
 800d69c:	f7ff b946 	b.w	800c92c <_svfprintf_r+0x62c>
 800d6a0:	0805fee4 	.word	0x0805fee4
 800d6a4:	0805fed4 	.word	0x0805fed4

0800d6a8 <sysconf>:
 800d6a8:	2808      	cmp	r0, #8
 800d6aa:	b508      	push	{r3, lr}
 800d6ac:	d006      	beq.n	800d6bc <sysconf+0x14>
 800d6ae:	f7fb fe25 	bl	80092fc <__errno>
 800d6b2:	2316      	movs	r3, #22
 800d6b4:	6003      	str	r3, [r0, #0]
 800d6b6:	f04f 30ff 	mov.w	r0, #4294967295
 800d6ba:	bd08      	pop	{r3, pc}
 800d6bc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800d6c0:	e7fb      	b.n	800d6ba <sysconf+0x12>

0800d6c2 <__submore>:
 800d6c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6c6:	460c      	mov	r4, r1
 800d6c8:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800d6ca:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800d6ce:	4299      	cmp	r1, r3
 800d6d0:	d11b      	bne.n	800d70a <__submore+0x48>
 800d6d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d6d6:	f7fd f8a9 	bl	800a82c <_malloc_r>
 800d6da:	b918      	cbnz	r0, 800d6e4 <__submore+0x22>
 800d6dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d6e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d6e8:	6363      	str	r3, [r4, #52]	; 0x34
 800d6ea:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800d6ee:	6320      	str	r0, [r4, #48]	; 0x30
 800d6f0:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800d6f4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800d6f8:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800d6fc:	7043      	strb	r3, [r0, #1]
 800d6fe:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800d702:	7003      	strb	r3, [r0, #0]
 800d704:	6020      	str	r0, [r4, #0]
 800d706:	2000      	movs	r0, #0
 800d708:	e7ea      	b.n	800d6e0 <__submore+0x1e>
 800d70a:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800d70c:	0077      	lsls	r7, r6, #1
 800d70e:	463a      	mov	r2, r7
 800d710:	f7fd fb1a 	bl	800ad48 <_realloc_r>
 800d714:	4605      	mov	r5, r0
 800d716:	2800      	cmp	r0, #0
 800d718:	d0e0      	beq.n	800d6dc <__submore+0x1a>
 800d71a:	eb00 0806 	add.w	r8, r0, r6
 800d71e:	4601      	mov	r1, r0
 800d720:	4632      	mov	r2, r6
 800d722:	4640      	mov	r0, r8
 800d724:	f001 fc5a 	bl	800efdc <memcpy>
 800d728:	e9c4 570c 	strd	r5, r7, [r4, #48]	; 0x30
 800d72c:	f8c4 8000 	str.w	r8, [r4]
 800d730:	e7e9      	b.n	800d706 <__submore+0x44>

0800d732 <__ascii_wctomb>:
 800d732:	4603      	mov	r3, r0
 800d734:	4608      	mov	r0, r1
 800d736:	b141      	cbz	r1, 800d74a <__ascii_wctomb+0x18>
 800d738:	2aff      	cmp	r2, #255	; 0xff
 800d73a:	d904      	bls.n	800d746 <__ascii_wctomb+0x14>
 800d73c:	228a      	movs	r2, #138	; 0x8a
 800d73e:	f04f 30ff 	mov.w	r0, #4294967295
 800d742:	601a      	str	r2, [r3, #0]
 800d744:	4770      	bx	lr
 800d746:	2001      	movs	r0, #1
 800d748:	700a      	strb	r2, [r1, #0]
 800d74a:	4770      	bx	lr

0800d74c <__register_exitproc>:
 800d74c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d750:	f8df a074 	ldr.w	sl, [pc, #116]	; 800d7c8 <__register_exitproc+0x7c>
 800d754:	4606      	mov	r6, r0
 800d756:	f8da 0000 	ldr.w	r0, [sl]
 800d75a:	4698      	mov	r8, r3
 800d75c:	460f      	mov	r7, r1
 800d75e:	4691      	mov	r9, r2
 800d760:	f7fd f840 	bl	800a7e4 <__retarget_lock_acquire_recursive>
 800d764:	4b19      	ldr	r3, [pc, #100]	; (800d7cc <__register_exitproc+0x80>)
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800d76c:	b91c      	cbnz	r4, 800d776 <__register_exitproc+0x2a>
 800d76e:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800d772:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800d776:	6865      	ldr	r5, [r4, #4]
 800d778:	f8da 0000 	ldr.w	r0, [sl]
 800d77c:	2d1f      	cmp	r5, #31
 800d77e:	dd05      	ble.n	800d78c <__register_exitproc+0x40>
 800d780:	f7fd f831 	bl	800a7e6 <__retarget_lock_release_recursive>
 800d784:	f04f 30ff 	mov.w	r0, #4294967295
 800d788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d78c:	b19e      	cbz	r6, 800d7b6 <__register_exitproc+0x6a>
 800d78e:	2201      	movs	r2, #1
 800d790:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800d794:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800d798:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800d79c:	40aa      	lsls	r2, r5
 800d79e:	4313      	orrs	r3, r2
 800d7a0:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800d7a4:	2e02      	cmp	r6, #2
 800d7a6:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800d7aa:	bf02      	ittt	eq
 800d7ac:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800d7b0:	4313      	orreq	r3, r2
 800d7b2:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800d7b6:	1c6b      	adds	r3, r5, #1
 800d7b8:	3502      	adds	r5, #2
 800d7ba:	6063      	str	r3, [r4, #4]
 800d7bc:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800d7c0:	f7fd f811 	bl	800a7e6 <__retarget_lock_release_recursive>
 800d7c4:	2000      	movs	r0, #0
 800d7c6:	e7df      	b.n	800d788 <__register_exitproc+0x3c>
 800d7c8:	20000478 	.word	0x20000478
 800d7cc:	0805fd18 	.word	0x0805fd18

0800d7d0 <quorem>:
 800d7d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7d4:	6903      	ldr	r3, [r0, #16]
 800d7d6:	690c      	ldr	r4, [r1, #16]
 800d7d8:	4607      	mov	r7, r0
 800d7da:	42a3      	cmp	r3, r4
 800d7dc:	f2c0 8082 	blt.w	800d8e4 <quorem+0x114>
 800d7e0:	3c01      	subs	r4, #1
 800d7e2:	f100 0514 	add.w	r5, r0, #20
 800d7e6:	f101 0814 	add.w	r8, r1, #20
 800d7ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d7ee:	9301      	str	r3, [sp, #4]
 800d7f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d7f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d7f8:	3301      	adds	r3, #1
 800d7fa:	429a      	cmp	r2, r3
 800d7fc:	fbb2 f6f3 	udiv	r6, r2, r3
 800d800:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d804:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d808:	d331      	bcc.n	800d86e <quorem+0x9e>
 800d80a:	f04f 0e00 	mov.w	lr, #0
 800d80e:	4640      	mov	r0, r8
 800d810:	46ac      	mov	ip, r5
 800d812:	46f2      	mov	sl, lr
 800d814:	f850 2b04 	ldr.w	r2, [r0], #4
 800d818:	b293      	uxth	r3, r2
 800d81a:	fb06 e303 	mla	r3, r6, r3, lr
 800d81e:	0c12      	lsrs	r2, r2, #16
 800d820:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d824:	b29b      	uxth	r3, r3
 800d826:	fb06 e202 	mla	r2, r6, r2, lr
 800d82a:	ebaa 0303 	sub.w	r3, sl, r3
 800d82e:	f8dc a000 	ldr.w	sl, [ip]
 800d832:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d836:	fa1f fa8a 	uxth.w	sl, sl
 800d83a:	4453      	add	r3, sl
 800d83c:	f8dc a000 	ldr.w	sl, [ip]
 800d840:	b292      	uxth	r2, r2
 800d842:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d846:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d84a:	b29b      	uxth	r3, r3
 800d84c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d850:	4581      	cmp	r9, r0
 800d852:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d856:	f84c 3b04 	str.w	r3, [ip], #4
 800d85a:	d2db      	bcs.n	800d814 <quorem+0x44>
 800d85c:	f855 300b 	ldr.w	r3, [r5, fp]
 800d860:	b92b      	cbnz	r3, 800d86e <quorem+0x9e>
 800d862:	9b01      	ldr	r3, [sp, #4]
 800d864:	3b04      	subs	r3, #4
 800d866:	429d      	cmp	r5, r3
 800d868:	461a      	mov	r2, r3
 800d86a:	d32f      	bcc.n	800d8cc <quorem+0xfc>
 800d86c:	613c      	str	r4, [r7, #16]
 800d86e:	4638      	mov	r0, r7
 800d870:	f001 fe56 	bl	800f520 <__mcmp>
 800d874:	2800      	cmp	r0, #0
 800d876:	db25      	blt.n	800d8c4 <quorem+0xf4>
 800d878:	4628      	mov	r0, r5
 800d87a:	f04f 0c00 	mov.w	ip, #0
 800d87e:	3601      	adds	r6, #1
 800d880:	f858 1b04 	ldr.w	r1, [r8], #4
 800d884:	f8d0 e000 	ldr.w	lr, [r0]
 800d888:	b28b      	uxth	r3, r1
 800d88a:	ebac 0303 	sub.w	r3, ip, r3
 800d88e:	fa1f f28e 	uxth.w	r2, lr
 800d892:	4413      	add	r3, r2
 800d894:	0c0a      	lsrs	r2, r1, #16
 800d896:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d89a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d89e:	b29b      	uxth	r3, r3
 800d8a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8a4:	45c1      	cmp	r9, r8
 800d8a6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d8aa:	f840 3b04 	str.w	r3, [r0], #4
 800d8ae:	d2e7      	bcs.n	800d880 <quorem+0xb0>
 800d8b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d8b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d8b8:	b922      	cbnz	r2, 800d8c4 <quorem+0xf4>
 800d8ba:	3b04      	subs	r3, #4
 800d8bc:	429d      	cmp	r5, r3
 800d8be:	461a      	mov	r2, r3
 800d8c0:	d30a      	bcc.n	800d8d8 <quorem+0x108>
 800d8c2:	613c      	str	r4, [r7, #16]
 800d8c4:	4630      	mov	r0, r6
 800d8c6:	b003      	add	sp, #12
 800d8c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8cc:	6812      	ldr	r2, [r2, #0]
 800d8ce:	3b04      	subs	r3, #4
 800d8d0:	2a00      	cmp	r2, #0
 800d8d2:	d1cb      	bne.n	800d86c <quorem+0x9c>
 800d8d4:	3c01      	subs	r4, #1
 800d8d6:	e7c6      	b.n	800d866 <quorem+0x96>
 800d8d8:	6812      	ldr	r2, [r2, #0]
 800d8da:	3b04      	subs	r3, #4
 800d8dc:	2a00      	cmp	r2, #0
 800d8de:	d1f0      	bne.n	800d8c2 <quorem+0xf2>
 800d8e0:	3c01      	subs	r4, #1
 800d8e2:	e7eb      	b.n	800d8bc <quorem+0xec>
 800d8e4:	2000      	movs	r0, #0
 800d8e6:	e7ee      	b.n	800d8c6 <quorem+0xf6>

0800d8e8 <_dtoa_r>:
 800d8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8ec:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800d8ee:	b097      	sub	sp, #92	; 0x5c
 800d8f0:	4681      	mov	r9, r0
 800d8f2:	4614      	mov	r4, r2
 800d8f4:	461d      	mov	r5, r3
 800d8f6:	4692      	mov	sl, r2
 800d8f8:	469b      	mov	fp, r3
 800d8fa:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800d8fc:	b149      	cbz	r1, 800d912 <_dtoa_r+0x2a>
 800d8fe:	2301      	movs	r3, #1
 800d900:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d902:	4093      	lsls	r3, r2
 800d904:	608b      	str	r3, [r1, #8]
 800d906:	604a      	str	r2, [r1, #4]
 800d908:	f001 fbb5 	bl	800f076 <_Bfree>
 800d90c:	2300      	movs	r3, #0
 800d90e:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800d912:	1e2b      	subs	r3, r5, #0
 800d914:	bfad      	iteet	ge
 800d916:	2300      	movge	r3, #0
 800d918:	2201      	movlt	r2, #1
 800d91a:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d91e:	6033      	strge	r3, [r6, #0]
 800d920:	4b9f      	ldr	r3, [pc, #636]	; (800dba0 <_dtoa_r+0x2b8>)
 800d922:	bfb8      	it	lt
 800d924:	6032      	strlt	r2, [r6, #0]
 800d926:	ea33 030b 	bics.w	r3, r3, fp
 800d92a:	d119      	bne.n	800d960 <_dtoa_r+0x78>
 800d92c:	f242 730f 	movw	r3, #9999	; 0x270f
 800d930:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d932:	6013      	str	r3, [r2, #0]
 800d934:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d938:	4323      	orrs	r3, r4
 800d93a:	f000 8574 	beq.w	800e426 <_dtoa_r+0xb3e>
 800d93e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800d940:	b90b      	cbnz	r3, 800d946 <_dtoa_r+0x5e>
 800d942:	4b98      	ldr	r3, [pc, #608]	; (800dba4 <_dtoa_r+0x2bc>)
 800d944:	e020      	b.n	800d988 <_dtoa_r+0xa0>
 800d946:	4b97      	ldr	r3, [pc, #604]	; (800dba4 <_dtoa_r+0x2bc>)
 800d948:	9304      	str	r3, [sp, #16]
 800d94a:	3303      	adds	r3, #3
 800d94c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d94e:	6013      	str	r3, [r2, #0]
 800d950:	9804      	ldr	r0, [sp, #16]
 800d952:	b017      	add	sp, #92	; 0x5c
 800d954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d958:	4b93      	ldr	r3, [pc, #588]	; (800dba8 <_dtoa_r+0x2c0>)
 800d95a:	9304      	str	r3, [sp, #16]
 800d95c:	3308      	adds	r3, #8
 800d95e:	e7f5      	b.n	800d94c <_dtoa_r+0x64>
 800d960:	2200      	movs	r2, #0
 800d962:	2300      	movs	r3, #0
 800d964:	4650      	mov	r0, sl
 800d966:	4659      	mov	r1, fp
 800d968:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800d96c:	f7f3 f888 	bl	8000a80 <__aeabi_dcmpeq>
 800d970:	4607      	mov	r7, r0
 800d972:	b158      	cbz	r0, 800d98c <_dtoa_r+0xa4>
 800d974:	2301      	movs	r3, #1
 800d976:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d978:	6013      	str	r3, [r2, #0]
 800d97a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	f000 854f 	beq.w	800e420 <_dtoa_r+0xb38>
 800d982:	488a      	ldr	r0, [pc, #552]	; (800dbac <_dtoa_r+0x2c4>)
 800d984:	6018      	str	r0, [r3, #0]
 800d986:	1e43      	subs	r3, r0, #1
 800d988:	9304      	str	r3, [sp, #16]
 800d98a:	e7e1      	b.n	800d950 <_dtoa_r+0x68>
 800d98c:	ab14      	add	r3, sp, #80	; 0x50
 800d98e:	9301      	str	r3, [sp, #4]
 800d990:	ab15      	add	r3, sp, #84	; 0x54
 800d992:	9300      	str	r3, [sp, #0]
 800d994:	4648      	mov	r0, r9
 800d996:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d99a:	f001 fee3 	bl	800f764 <__d2b>
 800d99e:	f3cb 560a 	ubfx	r6, fp, #20, #11
 800d9a2:	9003      	str	r0, [sp, #12]
 800d9a4:	2e00      	cmp	r6, #0
 800d9a6:	d07c      	beq.n	800daa2 <_dtoa_r+0x1ba>
 800d9a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d9ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d9ae:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800d9b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d9b6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800d9ba:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800d9be:	9713      	str	r7, [sp, #76]	; 0x4c
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	4b7b      	ldr	r3, [pc, #492]	; (800dbb0 <_dtoa_r+0x2c8>)
 800d9c4:	f7f2 fc3c 	bl	8000240 <__aeabi_dsub>
 800d9c8:	a36f      	add	r3, pc, #444	; (adr r3, 800db88 <_dtoa_r+0x2a0>)
 800d9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ce:	f7f2 fdef 	bl	80005b0 <__aeabi_dmul>
 800d9d2:	a36f      	add	r3, pc, #444	; (adr r3, 800db90 <_dtoa_r+0x2a8>)
 800d9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9d8:	f7f2 fc34 	bl	8000244 <__adddf3>
 800d9dc:	4604      	mov	r4, r0
 800d9de:	4630      	mov	r0, r6
 800d9e0:	460d      	mov	r5, r1
 800d9e2:	f7f2 fd7b 	bl	80004dc <__aeabi_i2d>
 800d9e6:	a36c      	add	r3, pc, #432	; (adr r3, 800db98 <_dtoa_r+0x2b0>)
 800d9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ec:	f7f2 fde0 	bl	80005b0 <__aeabi_dmul>
 800d9f0:	4602      	mov	r2, r0
 800d9f2:	460b      	mov	r3, r1
 800d9f4:	4620      	mov	r0, r4
 800d9f6:	4629      	mov	r1, r5
 800d9f8:	f7f2 fc24 	bl	8000244 <__adddf3>
 800d9fc:	4604      	mov	r4, r0
 800d9fe:	460d      	mov	r5, r1
 800da00:	f7f3 f886 	bl	8000b10 <__aeabi_d2iz>
 800da04:	2200      	movs	r2, #0
 800da06:	4680      	mov	r8, r0
 800da08:	2300      	movs	r3, #0
 800da0a:	4620      	mov	r0, r4
 800da0c:	4629      	mov	r1, r5
 800da0e:	f7f3 f841 	bl	8000a94 <__aeabi_dcmplt>
 800da12:	b148      	cbz	r0, 800da28 <_dtoa_r+0x140>
 800da14:	4640      	mov	r0, r8
 800da16:	f7f2 fd61 	bl	80004dc <__aeabi_i2d>
 800da1a:	4622      	mov	r2, r4
 800da1c:	462b      	mov	r3, r5
 800da1e:	f7f3 f82f 	bl	8000a80 <__aeabi_dcmpeq>
 800da22:	b908      	cbnz	r0, 800da28 <_dtoa_r+0x140>
 800da24:	f108 38ff 	add.w	r8, r8, #4294967295
 800da28:	f1b8 0f16 	cmp.w	r8, #22
 800da2c:	d856      	bhi.n	800dadc <_dtoa_r+0x1f4>
 800da2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800da32:	4b60      	ldr	r3, [pc, #384]	; (800dbb4 <_dtoa_r+0x2cc>)
 800da34:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800da38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da3c:	f7f3 f82a 	bl	8000a94 <__aeabi_dcmplt>
 800da40:	2800      	cmp	r0, #0
 800da42:	d04d      	beq.n	800dae0 <_dtoa_r+0x1f8>
 800da44:	2300      	movs	r3, #0
 800da46:	f108 38ff 	add.w	r8, r8, #4294967295
 800da4a:	930f      	str	r3, [sp, #60]	; 0x3c
 800da4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800da4e:	1b9e      	subs	r6, r3, r6
 800da50:	1e73      	subs	r3, r6, #1
 800da52:	9309      	str	r3, [sp, #36]	; 0x24
 800da54:	bf49      	itett	mi
 800da56:	f1c6 0301 	rsbmi	r3, r6, #1
 800da5a:	2300      	movpl	r3, #0
 800da5c:	9306      	strmi	r3, [sp, #24]
 800da5e:	2300      	movmi	r3, #0
 800da60:	bf54      	ite	pl
 800da62:	9306      	strpl	r3, [sp, #24]
 800da64:	9309      	strmi	r3, [sp, #36]	; 0x24
 800da66:	f1b8 0f00 	cmp.w	r8, #0
 800da6a:	db3b      	blt.n	800dae4 <_dtoa_r+0x1fc>
 800da6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da6e:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800da72:	4443      	add	r3, r8
 800da74:	9309      	str	r3, [sp, #36]	; 0x24
 800da76:	2300      	movs	r3, #0
 800da78:	930a      	str	r3, [sp, #40]	; 0x28
 800da7a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800da7c:	2b09      	cmp	r3, #9
 800da7e:	d86b      	bhi.n	800db58 <_dtoa_r+0x270>
 800da80:	2b05      	cmp	r3, #5
 800da82:	bfc4      	itt	gt
 800da84:	3b04      	subgt	r3, #4
 800da86:	9320      	strgt	r3, [sp, #128]	; 0x80
 800da88:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800da8a:	bfc8      	it	gt
 800da8c:	2400      	movgt	r4, #0
 800da8e:	f1a3 0302 	sub.w	r3, r3, #2
 800da92:	bfd8      	it	le
 800da94:	2401      	movle	r4, #1
 800da96:	2b03      	cmp	r3, #3
 800da98:	d869      	bhi.n	800db6e <_dtoa_r+0x286>
 800da9a:	e8df f003 	tbb	[pc, r3]
 800da9e:	3a2d      	.short	0x3a2d
 800daa0:	5b38      	.short	0x5b38
 800daa2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800daa6:	441e      	add	r6, r3
 800daa8:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800daac:	2b20      	cmp	r3, #32
 800daae:	bfc3      	ittte	gt
 800dab0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800dab4:	f206 4012 	addwgt	r0, r6, #1042	; 0x412
 800dab8:	fa0b f303 	lslgt.w	r3, fp, r3
 800dabc:	f1c3 0320 	rsble	r3, r3, #32
 800dac0:	bfc6      	itte	gt
 800dac2:	fa24 f000 	lsrgt.w	r0, r4, r0
 800dac6:	4318      	orrgt	r0, r3
 800dac8:	fa04 f003 	lslle.w	r0, r4, r3
 800dacc:	f7f2 fcf6 	bl	80004bc <__aeabi_ui2d>
 800dad0:	2301      	movs	r3, #1
 800dad2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800dad6:	3e01      	subs	r6, #1
 800dad8:	9313      	str	r3, [sp, #76]	; 0x4c
 800dada:	e771      	b.n	800d9c0 <_dtoa_r+0xd8>
 800dadc:	2301      	movs	r3, #1
 800dade:	e7b4      	b.n	800da4a <_dtoa_r+0x162>
 800dae0:	900f      	str	r0, [sp, #60]	; 0x3c
 800dae2:	e7b3      	b.n	800da4c <_dtoa_r+0x164>
 800dae4:	9b06      	ldr	r3, [sp, #24]
 800dae6:	eba3 0308 	sub.w	r3, r3, r8
 800daea:	9306      	str	r3, [sp, #24]
 800daec:	f1c8 0300 	rsb	r3, r8, #0
 800daf0:	930a      	str	r3, [sp, #40]	; 0x28
 800daf2:	2300      	movs	r3, #0
 800daf4:	930e      	str	r3, [sp, #56]	; 0x38
 800daf6:	e7c0      	b.n	800da7a <_dtoa_r+0x192>
 800daf8:	2300      	movs	r3, #0
 800dafa:	930b      	str	r3, [sp, #44]	; 0x2c
 800dafc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dafe:	2b00      	cmp	r3, #0
 800db00:	dc38      	bgt.n	800db74 <_dtoa_r+0x28c>
 800db02:	2301      	movs	r3, #1
 800db04:	461a      	mov	r2, r3
 800db06:	9308      	str	r3, [sp, #32]
 800db08:	9305      	str	r3, [sp, #20]
 800db0a:	9221      	str	r2, [sp, #132]	; 0x84
 800db0c:	e00b      	b.n	800db26 <_dtoa_r+0x23e>
 800db0e:	2301      	movs	r3, #1
 800db10:	e7f3      	b.n	800dafa <_dtoa_r+0x212>
 800db12:	2300      	movs	r3, #0
 800db14:	930b      	str	r3, [sp, #44]	; 0x2c
 800db16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800db18:	4443      	add	r3, r8
 800db1a:	9308      	str	r3, [sp, #32]
 800db1c:	3301      	adds	r3, #1
 800db1e:	2b01      	cmp	r3, #1
 800db20:	9305      	str	r3, [sp, #20]
 800db22:	bfb8      	it	lt
 800db24:	2301      	movlt	r3, #1
 800db26:	2200      	movs	r2, #0
 800db28:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800db2c:	2204      	movs	r2, #4
 800db2e:	f102 0014 	add.w	r0, r2, #20
 800db32:	4298      	cmp	r0, r3
 800db34:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800db38:	d920      	bls.n	800db7c <_dtoa_r+0x294>
 800db3a:	4648      	mov	r0, r9
 800db3c:	f001 fa76 	bl	800f02c <_Balloc>
 800db40:	9004      	str	r0, [sp, #16]
 800db42:	2800      	cmp	r0, #0
 800db44:	d13c      	bne.n	800dbc0 <_dtoa_r+0x2d8>
 800db46:	4602      	mov	r2, r0
 800db48:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800db4c:	4b1a      	ldr	r3, [pc, #104]	; (800dbb8 <_dtoa_r+0x2d0>)
 800db4e:	481b      	ldr	r0, [pc, #108]	; (800dbbc <_dtoa_r+0x2d4>)
 800db50:	f001 ffb2 	bl	800fab8 <__assert_func>
 800db54:	2301      	movs	r3, #1
 800db56:	e7dd      	b.n	800db14 <_dtoa_r+0x22c>
 800db58:	2401      	movs	r4, #1
 800db5a:	2300      	movs	r3, #0
 800db5c:	940b      	str	r4, [sp, #44]	; 0x2c
 800db5e:	9320      	str	r3, [sp, #128]	; 0x80
 800db60:	f04f 33ff 	mov.w	r3, #4294967295
 800db64:	2200      	movs	r2, #0
 800db66:	9308      	str	r3, [sp, #32]
 800db68:	9305      	str	r3, [sp, #20]
 800db6a:	2312      	movs	r3, #18
 800db6c:	e7cd      	b.n	800db0a <_dtoa_r+0x222>
 800db6e:	2301      	movs	r3, #1
 800db70:	930b      	str	r3, [sp, #44]	; 0x2c
 800db72:	e7f5      	b.n	800db60 <_dtoa_r+0x278>
 800db74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800db76:	9308      	str	r3, [sp, #32]
 800db78:	9305      	str	r3, [sp, #20]
 800db7a:	e7d4      	b.n	800db26 <_dtoa_r+0x23e>
 800db7c:	3101      	adds	r1, #1
 800db7e:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800db82:	0052      	lsls	r2, r2, #1
 800db84:	e7d3      	b.n	800db2e <_dtoa_r+0x246>
 800db86:	bf00      	nop
 800db88:	636f4361 	.word	0x636f4361
 800db8c:	3fd287a7 	.word	0x3fd287a7
 800db90:	8b60c8b3 	.word	0x8b60c8b3
 800db94:	3fc68a28 	.word	0x3fc68a28
 800db98:	509f79fb 	.word	0x509f79fb
 800db9c:	3fd34413 	.word	0x3fd34413
 800dba0:	7ff00000 	.word	0x7ff00000
 800dba4:	0805fef4 	.word	0x0805fef4
 800dba8:	0805fef8 	.word	0x0805fef8
 800dbac:	0805fed3 	.word	0x0805fed3
 800dbb0:	3ff80000 	.word	0x3ff80000
 800dbb4:	08060060 	.word	0x08060060
 800dbb8:	0805ff01 	.word	0x0805ff01
 800dbbc:	0805ff12 	.word	0x0805ff12
 800dbc0:	9b04      	ldr	r3, [sp, #16]
 800dbc2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800dbc6:	9b05      	ldr	r3, [sp, #20]
 800dbc8:	2b0e      	cmp	r3, #14
 800dbca:	f200 80a1 	bhi.w	800dd10 <_dtoa_r+0x428>
 800dbce:	2c00      	cmp	r4, #0
 800dbd0:	f000 809e 	beq.w	800dd10 <_dtoa_r+0x428>
 800dbd4:	f1b8 0f00 	cmp.w	r8, #0
 800dbd8:	dd34      	ble.n	800dc44 <_dtoa_r+0x35c>
 800dbda:	4a96      	ldr	r2, [pc, #600]	; (800de34 <_dtoa_r+0x54c>)
 800dbdc:	f008 030f 	and.w	r3, r8, #15
 800dbe0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800dbe4:	f418 7f80 	tst.w	r8, #256	; 0x100
 800dbe8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800dbec:	ea4f 1528 	mov.w	r5, r8, asr #4
 800dbf0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800dbf4:	d016      	beq.n	800dc24 <_dtoa_r+0x33c>
 800dbf6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dbfa:	4b8f      	ldr	r3, [pc, #572]	; (800de38 <_dtoa_r+0x550>)
 800dbfc:	2603      	movs	r6, #3
 800dbfe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dc02:	f7f2 fdff 	bl	8000804 <__aeabi_ddiv>
 800dc06:	4682      	mov	sl, r0
 800dc08:	468b      	mov	fp, r1
 800dc0a:	f005 050f 	and.w	r5, r5, #15
 800dc0e:	4c8a      	ldr	r4, [pc, #552]	; (800de38 <_dtoa_r+0x550>)
 800dc10:	b955      	cbnz	r5, 800dc28 <_dtoa_r+0x340>
 800dc12:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dc16:	4650      	mov	r0, sl
 800dc18:	4659      	mov	r1, fp
 800dc1a:	f7f2 fdf3 	bl	8000804 <__aeabi_ddiv>
 800dc1e:	4682      	mov	sl, r0
 800dc20:	468b      	mov	fp, r1
 800dc22:	e028      	b.n	800dc76 <_dtoa_r+0x38e>
 800dc24:	2602      	movs	r6, #2
 800dc26:	e7f2      	b.n	800dc0e <_dtoa_r+0x326>
 800dc28:	07e9      	lsls	r1, r5, #31
 800dc2a:	d508      	bpl.n	800dc3e <_dtoa_r+0x356>
 800dc2c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dc30:	e9d4 2300 	ldrd	r2, r3, [r4]
 800dc34:	f7f2 fcbc 	bl	80005b0 <__aeabi_dmul>
 800dc38:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800dc3c:	3601      	adds	r6, #1
 800dc3e:	106d      	asrs	r5, r5, #1
 800dc40:	3408      	adds	r4, #8
 800dc42:	e7e5      	b.n	800dc10 <_dtoa_r+0x328>
 800dc44:	f000 809e 	beq.w	800dd84 <_dtoa_r+0x49c>
 800dc48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dc4c:	f1c8 0400 	rsb	r4, r8, #0
 800dc50:	4b78      	ldr	r3, [pc, #480]	; (800de34 <_dtoa_r+0x54c>)
 800dc52:	f004 020f 	and.w	r2, r4, #15
 800dc56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc5e:	f7f2 fca7 	bl	80005b0 <__aeabi_dmul>
 800dc62:	2602      	movs	r6, #2
 800dc64:	4682      	mov	sl, r0
 800dc66:	468b      	mov	fp, r1
 800dc68:	2300      	movs	r3, #0
 800dc6a:	4d73      	ldr	r5, [pc, #460]	; (800de38 <_dtoa_r+0x550>)
 800dc6c:	1124      	asrs	r4, r4, #4
 800dc6e:	2c00      	cmp	r4, #0
 800dc70:	d17d      	bne.n	800dd6e <_dtoa_r+0x486>
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d1d3      	bne.n	800dc1e <_dtoa_r+0x336>
 800dc76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	f000 8085 	beq.w	800dd88 <_dtoa_r+0x4a0>
 800dc7e:	2200      	movs	r2, #0
 800dc80:	4650      	mov	r0, sl
 800dc82:	4659      	mov	r1, fp
 800dc84:	4b6d      	ldr	r3, [pc, #436]	; (800de3c <_dtoa_r+0x554>)
 800dc86:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800dc8a:	f7f2 ff03 	bl	8000a94 <__aeabi_dcmplt>
 800dc8e:	2800      	cmp	r0, #0
 800dc90:	d07a      	beq.n	800dd88 <_dtoa_r+0x4a0>
 800dc92:	9b05      	ldr	r3, [sp, #20]
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d077      	beq.n	800dd88 <_dtoa_r+0x4a0>
 800dc98:	9b08      	ldr	r3, [sp, #32]
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	dd36      	ble.n	800dd0c <_dtoa_r+0x424>
 800dc9e:	4650      	mov	r0, sl
 800dca0:	4659      	mov	r1, fp
 800dca2:	2200      	movs	r2, #0
 800dca4:	4b66      	ldr	r3, [pc, #408]	; (800de40 <_dtoa_r+0x558>)
 800dca6:	f7f2 fc83 	bl	80005b0 <__aeabi_dmul>
 800dcaa:	4682      	mov	sl, r0
 800dcac:	468b      	mov	fp, r1
 800dcae:	9c08      	ldr	r4, [sp, #32]
 800dcb0:	f108 35ff 	add.w	r5, r8, #4294967295
 800dcb4:	3601      	adds	r6, #1
 800dcb6:	4630      	mov	r0, r6
 800dcb8:	f7f2 fc10 	bl	80004dc <__aeabi_i2d>
 800dcbc:	4652      	mov	r2, sl
 800dcbe:	465b      	mov	r3, fp
 800dcc0:	f7f2 fc76 	bl	80005b0 <__aeabi_dmul>
 800dcc4:	2200      	movs	r2, #0
 800dcc6:	4b5f      	ldr	r3, [pc, #380]	; (800de44 <_dtoa_r+0x55c>)
 800dcc8:	f7f2 fabc 	bl	8000244 <__adddf3>
 800dccc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800dcd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800dcd4:	9611      	str	r6, [sp, #68]	; 0x44
 800dcd6:	2c00      	cmp	r4, #0
 800dcd8:	d159      	bne.n	800dd8e <_dtoa_r+0x4a6>
 800dcda:	2200      	movs	r2, #0
 800dcdc:	4650      	mov	r0, sl
 800dcde:	4659      	mov	r1, fp
 800dce0:	4b59      	ldr	r3, [pc, #356]	; (800de48 <_dtoa_r+0x560>)
 800dce2:	f7f2 faad 	bl	8000240 <__aeabi_dsub>
 800dce6:	4633      	mov	r3, r6
 800dce8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dcea:	4682      	mov	sl, r0
 800dcec:	468b      	mov	fp, r1
 800dcee:	f7f2 feef 	bl	8000ad0 <__aeabi_dcmpgt>
 800dcf2:	2800      	cmp	r0, #0
 800dcf4:	f040 828b 	bne.w	800e20e <_dtoa_r+0x926>
 800dcf8:	4650      	mov	r0, sl
 800dcfa:	4659      	mov	r1, fp
 800dcfc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dcfe:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800dd02:	f7f2 fec7 	bl	8000a94 <__aeabi_dcmplt>
 800dd06:	2800      	cmp	r0, #0
 800dd08:	f040 827f 	bne.w	800e20a <_dtoa_r+0x922>
 800dd0c:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800dd10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	f2c0 814d 	blt.w	800dfb2 <_dtoa_r+0x6ca>
 800dd18:	f1b8 0f0e 	cmp.w	r8, #14
 800dd1c:	f300 8149 	bgt.w	800dfb2 <_dtoa_r+0x6ca>
 800dd20:	4b44      	ldr	r3, [pc, #272]	; (800de34 <_dtoa_r+0x54c>)
 800dd22:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800dd26:	e9d3 3400 	ldrd	r3, r4, [r3]
 800dd2a:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800dd2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	f280 80d6 	bge.w	800dee2 <_dtoa_r+0x5fa>
 800dd36:	9b05      	ldr	r3, [sp, #20]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	f300 80d2 	bgt.w	800dee2 <_dtoa_r+0x5fa>
 800dd3e:	f040 8263 	bne.w	800e208 <_dtoa_r+0x920>
 800dd42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd46:	2200      	movs	r2, #0
 800dd48:	4b3f      	ldr	r3, [pc, #252]	; (800de48 <_dtoa_r+0x560>)
 800dd4a:	f7f2 fc31 	bl	80005b0 <__aeabi_dmul>
 800dd4e:	4652      	mov	r2, sl
 800dd50:	465b      	mov	r3, fp
 800dd52:	f7f2 feb3 	bl	8000abc <__aeabi_dcmpge>
 800dd56:	9c05      	ldr	r4, [sp, #20]
 800dd58:	4625      	mov	r5, r4
 800dd5a:	2800      	cmp	r0, #0
 800dd5c:	f040 823c 	bne.w	800e1d8 <_dtoa_r+0x8f0>
 800dd60:	2331      	movs	r3, #49	; 0x31
 800dd62:	9e04      	ldr	r6, [sp, #16]
 800dd64:	f108 0801 	add.w	r8, r8, #1
 800dd68:	f806 3b01 	strb.w	r3, [r6], #1
 800dd6c:	e238      	b.n	800e1e0 <_dtoa_r+0x8f8>
 800dd6e:	07e2      	lsls	r2, r4, #31
 800dd70:	d505      	bpl.n	800dd7e <_dtoa_r+0x496>
 800dd72:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dd76:	f7f2 fc1b 	bl	80005b0 <__aeabi_dmul>
 800dd7a:	2301      	movs	r3, #1
 800dd7c:	3601      	adds	r6, #1
 800dd7e:	1064      	asrs	r4, r4, #1
 800dd80:	3508      	adds	r5, #8
 800dd82:	e774      	b.n	800dc6e <_dtoa_r+0x386>
 800dd84:	2602      	movs	r6, #2
 800dd86:	e776      	b.n	800dc76 <_dtoa_r+0x38e>
 800dd88:	4645      	mov	r5, r8
 800dd8a:	9c05      	ldr	r4, [sp, #20]
 800dd8c:	e793      	b.n	800dcb6 <_dtoa_r+0x3ce>
 800dd8e:	9904      	ldr	r1, [sp, #16]
 800dd90:	4b28      	ldr	r3, [pc, #160]	; (800de34 <_dtoa_r+0x54c>)
 800dd92:	4421      	add	r1, r4
 800dd94:	9112      	str	r1, [sp, #72]	; 0x48
 800dd96:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd98:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dd9c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800dda0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dda4:	2900      	cmp	r1, #0
 800dda6:	d053      	beq.n	800de50 <_dtoa_r+0x568>
 800dda8:	2000      	movs	r0, #0
 800ddaa:	4928      	ldr	r1, [pc, #160]	; (800de4c <_dtoa_r+0x564>)
 800ddac:	f7f2 fd2a 	bl	8000804 <__aeabi_ddiv>
 800ddb0:	4632      	mov	r2, r6
 800ddb2:	463b      	mov	r3, r7
 800ddb4:	f7f2 fa44 	bl	8000240 <__aeabi_dsub>
 800ddb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ddbc:	9e04      	ldr	r6, [sp, #16]
 800ddbe:	4659      	mov	r1, fp
 800ddc0:	4650      	mov	r0, sl
 800ddc2:	f7f2 fea5 	bl	8000b10 <__aeabi_d2iz>
 800ddc6:	4604      	mov	r4, r0
 800ddc8:	f7f2 fb88 	bl	80004dc <__aeabi_i2d>
 800ddcc:	4602      	mov	r2, r0
 800ddce:	460b      	mov	r3, r1
 800ddd0:	4650      	mov	r0, sl
 800ddd2:	4659      	mov	r1, fp
 800ddd4:	f7f2 fa34 	bl	8000240 <__aeabi_dsub>
 800ddd8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dddc:	3430      	adds	r4, #48	; 0x30
 800ddde:	f806 4b01 	strb.w	r4, [r6], #1
 800dde2:	4682      	mov	sl, r0
 800dde4:	468b      	mov	fp, r1
 800dde6:	f7f2 fe55 	bl	8000a94 <__aeabi_dcmplt>
 800ddea:	2800      	cmp	r0, #0
 800ddec:	d171      	bne.n	800ded2 <_dtoa_r+0x5ea>
 800ddee:	4652      	mov	r2, sl
 800ddf0:	465b      	mov	r3, fp
 800ddf2:	2000      	movs	r0, #0
 800ddf4:	4911      	ldr	r1, [pc, #68]	; (800de3c <_dtoa_r+0x554>)
 800ddf6:	f7f2 fa23 	bl	8000240 <__aeabi_dsub>
 800ddfa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ddfe:	f7f2 fe49 	bl	8000a94 <__aeabi_dcmplt>
 800de02:	2800      	cmp	r0, #0
 800de04:	f040 80b7 	bne.w	800df76 <_dtoa_r+0x68e>
 800de08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800de0a:	429e      	cmp	r6, r3
 800de0c:	f43f af7e 	beq.w	800dd0c <_dtoa_r+0x424>
 800de10:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800de14:	2200      	movs	r2, #0
 800de16:	4b0a      	ldr	r3, [pc, #40]	; (800de40 <_dtoa_r+0x558>)
 800de18:	f7f2 fbca 	bl	80005b0 <__aeabi_dmul>
 800de1c:	2200      	movs	r2, #0
 800de1e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800de22:	4b07      	ldr	r3, [pc, #28]	; (800de40 <_dtoa_r+0x558>)
 800de24:	4650      	mov	r0, sl
 800de26:	4659      	mov	r1, fp
 800de28:	f7f2 fbc2 	bl	80005b0 <__aeabi_dmul>
 800de2c:	4682      	mov	sl, r0
 800de2e:	468b      	mov	fp, r1
 800de30:	e7c5      	b.n	800ddbe <_dtoa_r+0x4d6>
 800de32:	bf00      	nop
 800de34:	08060060 	.word	0x08060060
 800de38:	08060038 	.word	0x08060038
 800de3c:	3ff00000 	.word	0x3ff00000
 800de40:	40240000 	.word	0x40240000
 800de44:	401c0000 	.word	0x401c0000
 800de48:	40140000 	.word	0x40140000
 800de4c:	3fe00000 	.word	0x3fe00000
 800de50:	4630      	mov	r0, r6
 800de52:	4639      	mov	r1, r7
 800de54:	f7f2 fbac 	bl	80005b0 <__aeabi_dmul>
 800de58:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800de5c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800de5e:	9e04      	ldr	r6, [sp, #16]
 800de60:	4659      	mov	r1, fp
 800de62:	4650      	mov	r0, sl
 800de64:	f7f2 fe54 	bl	8000b10 <__aeabi_d2iz>
 800de68:	4604      	mov	r4, r0
 800de6a:	f7f2 fb37 	bl	80004dc <__aeabi_i2d>
 800de6e:	4602      	mov	r2, r0
 800de70:	460b      	mov	r3, r1
 800de72:	4650      	mov	r0, sl
 800de74:	4659      	mov	r1, fp
 800de76:	f7f2 f9e3 	bl	8000240 <__aeabi_dsub>
 800de7a:	3430      	adds	r4, #48	; 0x30
 800de7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800de7e:	f806 4b01 	strb.w	r4, [r6], #1
 800de82:	429e      	cmp	r6, r3
 800de84:	4682      	mov	sl, r0
 800de86:	468b      	mov	fp, r1
 800de88:	f04f 0200 	mov.w	r2, #0
 800de8c:	d123      	bne.n	800ded6 <_dtoa_r+0x5ee>
 800de8e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800de92:	4baf      	ldr	r3, [pc, #700]	; (800e150 <_dtoa_r+0x868>)
 800de94:	f7f2 f9d6 	bl	8000244 <__adddf3>
 800de98:	4602      	mov	r2, r0
 800de9a:	460b      	mov	r3, r1
 800de9c:	4650      	mov	r0, sl
 800de9e:	4659      	mov	r1, fp
 800dea0:	f7f2 fe16 	bl	8000ad0 <__aeabi_dcmpgt>
 800dea4:	2800      	cmp	r0, #0
 800dea6:	d166      	bne.n	800df76 <_dtoa_r+0x68e>
 800dea8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800deac:	2000      	movs	r0, #0
 800deae:	49a8      	ldr	r1, [pc, #672]	; (800e150 <_dtoa_r+0x868>)
 800deb0:	f7f2 f9c6 	bl	8000240 <__aeabi_dsub>
 800deb4:	4602      	mov	r2, r0
 800deb6:	460b      	mov	r3, r1
 800deb8:	4650      	mov	r0, sl
 800deba:	4659      	mov	r1, fp
 800debc:	f7f2 fdea 	bl	8000a94 <__aeabi_dcmplt>
 800dec0:	2800      	cmp	r0, #0
 800dec2:	f43f af23 	beq.w	800dd0c <_dtoa_r+0x424>
 800dec6:	463e      	mov	r6, r7
 800dec8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800decc:	3f01      	subs	r7, #1
 800dece:	2b30      	cmp	r3, #48	; 0x30
 800ded0:	d0f9      	beq.n	800dec6 <_dtoa_r+0x5de>
 800ded2:	46a8      	mov	r8, r5
 800ded4:	e03e      	b.n	800df54 <_dtoa_r+0x66c>
 800ded6:	4b9f      	ldr	r3, [pc, #636]	; (800e154 <_dtoa_r+0x86c>)
 800ded8:	f7f2 fb6a 	bl	80005b0 <__aeabi_dmul>
 800dedc:	4682      	mov	sl, r0
 800dede:	468b      	mov	fp, r1
 800dee0:	e7be      	b.n	800de60 <_dtoa_r+0x578>
 800dee2:	4654      	mov	r4, sl
 800dee4:	f04f 0a00 	mov.w	sl, #0
 800dee8:	465d      	mov	r5, fp
 800deea:	9e04      	ldr	r6, [sp, #16]
 800deec:	f8df b264 	ldr.w	fp, [pc, #612]	; 800e154 <_dtoa_r+0x86c>
 800def0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800def4:	4620      	mov	r0, r4
 800def6:	4629      	mov	r1, r5
 800def8:	f7f2 fc84 	bl	8000804 <__aeabi_ddiv>
 800defc:	f7f2 fe08 	bl	8000b10 <__aeabi_d2iz>
 800df00:	4607      	mov	r7, r0
 800df02:	f7f2 faeb 	bl	80004dc <__aeabi_i2d>
 800df06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800df0a:	f7f2 fb51 	bl	80005b0 <__aeabi_dmul>
 800df0e:	4602      	mov	r2, r0
 800df10:	460b      	mov	r3, r1
 800df12:	4620      	mov	r0, r4
 800df14:	4629      	mov	r1, r5
 800df16:	f7f2 f993 	bl	8000240 <__aeabi_dsub>
 800df1a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800df1e:	f806 4b01 	strb.w	r4, [r6], #1
 800df22:	9c04      	ldr	r4, [sp, #16]
 800df24:	9d05      	ldr	r5, [sp, #20]
 800df26:	1b34      	subs	r4, r6, r4
 800df28:	42a5      	cmp	r5, r4
 800df2a:	4602      	mov	r2, r0
 800df2c:	460b      	mov	r3, r1
 800df2e:	d133      	bne.n	800df98 <_dtoa_r+0x6b0>
 800df30:	f7f2 f988 	bl	8000244 <__adddf3>
 800df34:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800df38:	4604      	mov	r4, r0
 800df3a:	460d      	mov	r5, r1
 800df3c:	f7f2 fdc8 	bl	8000ad0 <__aeabi_dcmpgt>
 800df40:	b9c0      	cbnz	r0, 800df74 <_dtoa_r+0x68c>
 800df42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800df46:	4620      	mov	r0, r4
 800df48:	4629      	mov	r1, r5
 800df4a:	f7f2 fd99 	bl	8000a80 <__aeabi_dcmpeq>
 800df4e:	b108      	cbz	r0, 800df54 <_dtoa_r+0x66c>
 800df50:	07fb      	lsls	r3, r7, #31
 800df52:	d40f      	bmi.n	800df74 <_dtoa_r+0x68c>
 800df54:	4648      	mov	r0, r9
 800df56:	9903      	ldr	r1, [sp, #12]
 800df58:	f001 f88d 	bl	800f076 <_Bfree>
 800df5c:	2300      	movs	r3, #0
 800df5e:	7033      	strb	r3, [r6, #0]
 800df60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800df62:	f108 0001 	add.w	r0, r8, #1
 800df66:	6018      	str	r0, [r3, #0]
 800df68:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	f43f acf0 	beq.w	800d950 <_dtoa_r+0x68>
 800df70:	601e      	str	r6, [r3, #0]
 800df72:	e4ed      	b.n	800d950 <_dtoa_r+0x68>
 800df74:	4645      	mov	r5, r8
 800df76:	4633      	mov	r3, r6
 800df78:	461e      	mov	r6, r3
 800df7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800df7e:	2a39      	cmp	r2, #57	; 0x39
 800df80:	d106      	bne.n	800df90 <_dtoa_r+0x6a8>
 800df82:	9a04      	ldr	r2, [sp, #16]
 800df84:	429a      	cmp	r2, r3
 800df86:	d1f7      	bne.n	800df78 <_dtoa_r+0x690>
 800df88:	2230      	movs	r2, #48	; 0x30
 800df8a:	9904      	ldr	r1, [sp, #16]
 800df8c:	3501      	adds	r5, #1
 800df8e:	700a      	strb	r2, [r1, #0]
 800df90:	781a      	ldrb	r2, [r3, #0]
 800df92:	3201      	adds	r2, #1
 800df94:	701a      	strb	r2, [r3, #0]
 800df96:	e79c      	b.n	800ded2 <_dtoa_r+0x5ea>
 800df98:	4652      	mov	r2, sl
 800df9a:	465b      	mov	r3, fp
 800df9c:	f7f2 fb08 	bl	80005b0 <__aeabi_dmul>
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	4604      	mov	r4, r0
 800dfa6:	460d      	mov	r5, r1
 800dfa8:	f7f2 fd6a 	bl	8000a80 <__aeabi_dcmpeq>
 800dfac:	2800      	cmp	r0, #0
 800dfae:	d09f      	beq.n	800def0 <_dtoa_r+0x608>
 800dfb0:	e7d0      	b.n	800df54 <_dtoa_r+0x66c>
 800dfb2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dfb4:	2a00      	cmp	r2, #0
 800dfb6:	f000 80cf 	beq.w	800e158 <_dtoa_r+0x870>
 800dfba:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800dfbc:	2a01      	cmp	r2, #1
 800dfbe:	f300 80ad 	bgt.w	800e11c <_dtoa_r+0x834>
 800dfc2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800dfc4:	2a00      	cmp	r2, #0
 800dfc6:	f000 80a5 	beq.w	800e114 <_dtoa_r+0x82c>
 800dfca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dfce:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800dfd0:	9e06      	ldr	r6, [sp, #24]
 800dfd2:	9a06      	ldr	r2, [sp, #24]
 800dfd4:	2101      	movs	r1, #1
 800dfd6:	441a      	add	r2, r3
 800dfd8:	9206      	str	r2, [sp, #24]
 800dfda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dfdc:	4648      	mov	r0, r9
 800dfde:	441a      	add	r2, r3
 800dfe0:	9209      	str	r2, [sp, #36]	; 0x24
 800dfe2:	f001 f92f 	bl	800f244 <__i2b>
 800dfe6:	4605      	mov	r5, r0
 800dfe8:	2e00      	cmp	r6, #0
 800dfea:	dd0c      	ble.n	800e006 <_dtoa_r+0x71e>
 800dfec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	dd09      	ble.n	800e006 <_dtoa_r+0x71e>
 800dff2:	42b3      	cmp	r3, r6
 800dff4:	bfa8      	it	ge
 800dff6:	4633      	movge	r3, r6
 800dff8:	9a06      	ldr	r2, [sp, #24]
 800dffa:	1af6      	subs	r6, r6, r3
 800dffc:	1ad2      	subs	r2, r2, r3
 800dffe:	9206      	str	r2, [sp, #24]
 800e000:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e002:	1ad3      	subs	r3, r2, r3
 800e004:	9309      	str	r3, [sp, #36]	; 0x24
 800e006:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e008:	b1f3      	cbz	r3, 800e048 <_dtoa_r+0x760>
 800e00a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	f000 80a7 	beq.w	800e160 <_dtoa_r+0x878>
 800e012:	2c00      	cmp	r4, #0
 800e014:	dd10      	ble.n	800e038 <_dtoa_r+0x750>
 800e016:	4629      	mov	r1, r5
 800e018:	4622      	mov	r2, r4
 800e01a:	4648      	mov	r0, r9
 800e01c:	f001 f9d0 	bl	800f3c0 <__pow5mult>
 800e020:	9a03      	ldr	r2, [sp, #12]
 800e022:	4601      	mov	r1, r0
 800e024:	4605      	mov	r5, r0
 800e026:	4648      	mov	r0, r9
 800e028:	f001 f922 	bl	800f270 <__multiply>
 800e02c:	4607      	mov	r7, r0
 800e02e:	9903      	ldr	r1, [sp, #12]
 800e030:	4648      	mov	r0, r9
 800e032:	f001 f820 	bl	800f076 <_Bfree>
 800e036:	9703      	str	r7, [sp, #12]
 800e038:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e03a:	1b1a      	subs	r2, r3, r4
 800e03c:	d004      	beq.n	800e048 <_dtoa_r+0x760>
 800e03e:	4648      	mov	r0, r9
 800e040:	9903      	ldr	r1, [sp, #12]
 800e042:	f001 f9bd 	bl	800f3c0 <__pow5mult>
 800e046:	9003      	str	r0, [sp, #12]
 800e048:	2101      	movs	r1, #1
 800e04a:	4648      	mov	r0, r9
 800e04c:	f001 f8fa 	bl	800f244 <__i2b>
 800e050:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e052:	4604      	mov	r4, r0
 800e054:	2b00      	cmp	r3, #0
 800e056:	f340 8085 	ble.w	800e164 <_dtoa_r+0x87c>
 800e05a:	461a      	mov	r2, r3
 800e05c:	4601      	mov	r1, r0
 800e05e:	4648      	mov	r0, r9
 800e060:	f001 f9ae 	bl	800f3c0 <__pow5mult>
 800e064:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e066:	4604      	mov	r4, r0
 800e068:	2b01      	cmp	r3, #1
 800e06a:	dd7e      	ble.n	800e16a <_dtoa_r+0x882>
 800e06c:	2700      	movs	r7, #0
 800e06e:	6923      	ldr	r3, [r4, #16]
 800e070:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e074:	6918      	ldr	r0, [r3, #16]
 800e076:	f001 f897 	bl	800f1a8 <__hi0bits>
 800e07a:	f1c0 0020 	rsb	r0, r0, #32
 800e07e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e080:	4418      	add	r0, r3
 800e082:	f010 001f 	ands.w	r0, r0, #31
 800e086:	f000 808e 	beq.w	800e1a6 <_dtoa_r+0x8be>
 800e08a:	f1c0 0320 	rsb	r3, r0, #32
 800e08e:	2b04      	cmp	r3, #4
 800e090:	f340 8087 	ble.w	800e1a2 <_dtoa_r+0x8ba>
 800e094:	f1c0 001c 	rsb	r0, r0, #28
 800e098:	9b06      	ldr	r3, [sp, #24]
 800e09a:	4406      	add	r6, r0
 800e09c:	4403      	add	r3, r0
 800e09e:	9306      	str	r3, [sp, #24]
 800e0a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0a2:	4403      	add	r3, r0
 800e0a4:	9309      	str	r3, [sp, #36]	; 0x24
 800e0a6:	9b06      	ldr	r3, [sp, #24]
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	dd05      	ble.n	800e0b8 <_dtoa_r+0x7d0>
 800e0ac:	461a      	mov	r2, r3
 800e0ae:	4648      	mov	r0, r9
 800e0b0:	9903      	ldr	r1, [sp, #12]
 800e0b2:	f001 f9c5 	bl	800f440 <__lshift>
 800e0b6:	9003      	str	r0, [sp, #12]
 800e0b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	dd05      	ble.n	800e0ca <_dtoa_r+0x7e2>
 800e0be:	4621      	mov	r1, r4
 800e0c0:	461a      	mov	r2, r3
 800e0c2:	4648      	mov	r0, r9
 800e0c4:	f001 f9bc 	bl	800f440 <__lshift>
 800e0c8:	4604      	mov	r4, r0
 800e0ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d06c      	beq.n	800e1aa <_dtoa_r+0x8c2>
 800e0d0:	4621      	mov	r1, r4
 800e0d2:	9803      	ldr	r0, [sp, #12]
 800e0d4:	f001 fa24 	bl	800f520 <__mcmp>
 800e0d8:	2800      	cmp	r0, #0
 800e0da:	da66      	bge.n	800e1aa <_dtoa_r+0x8c2>
 800e0dc:	2300      	movs	r3, #0
 800e0de:	220a      	movs	r2, #10
 800e0e0:	4648      	mov	r0, r9
 800e0e2:	9903      	ldr	r1, [sp, #12]
 800e0e4:	f000 ffd0 	bl	800f088 <__multadd>
 800e0e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e0ea:	f108 38ff 	add.w	r8, r8, #4294967295
 800e0ee:	9003      	str	r0, [sp, #12]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	f000 819f 	beq.w	800e434 <_dtoa_r+0xb4c>
 800e0f6:	2300      	movs	r3, #0
 800e0f8:	4629      	mov	r1, r5
 800e0fa:	220a      	movs	r2, #10
 800e0fc:	4648      	mov	r0, r9
 800e0fe:	f000 ffc3 	bl	800f088 <__multadd>
 800e102:	9b08      	ldr	r3, [sp, #32]
 800e104:	4605      	mov	r5, r0
 800e106:	2b00      	cmp	r3, #0
 800e108:	f300 808a 	bgt.w	800e220 <_dtoa_r+0x938>
 800e10c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e10e:	2b02      	cmp	r3, #2
 800e110:	dc53      	bgt.n	800e1ba <_dtoa_r+0x8d2>
 800e112:	e085      	b.n	800e220 <_dtoa_r+0x938>
 800e114:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e116:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e11a:	e758      	b.n	800dfce <_dtoa_r+0x6e6>
 800e11c:	9b05      	ldr	r3, [sp, #20]
 800e11e:	1e5c      	subs	r4, r3, #1
 800e120:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e122:	42a3      	cmp	r3, r4
 800e124:	bfb7      	itett	lt
 800e126:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e128:	1b1c      	subge	r4, r3, r4
 800e12a:	1ae2      	sublt	r2, r4, r3
 800e12c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800e12e:	bfbe      	ittt	lt
 800e130:	940a      	strlt	r4, [sp, #40]	; 0x28
 800e132:	189b      	addlt	r3, r3, r2
 800e134:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e136:	9b05      	ldr	r3, [sp, #20]
 800e138:	bfb8      	it	lt
 800e13a:	2400      	movlt	r4, #0
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	bfb7      	itett	lt
 800e140:	e9dd 2305 	ldrdlt	r2, r3, [sp, #20]
 800e144:	e9dd 3605 	ldrdge	r3, r6, [sp, #20]
 800e148:	1a9e      	sublt	r6, r3, r2
 800e14a:	2300      	movlt	r3, #0
 800e14c:	e741      	b.n	800dfd2 <_dtoa_r+0x6ea>
 800e14e:	bf00      	nop
 800e150:	3fe00000 	.word	0x3fe00000
 800e154:	40240000 	.word	0x40240000
 800e158:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e15a:	9e06      	ldr	r6, [sp, #24]
 800e15c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800e15e:	e743      	b.n	800dfe8 <_dtoa_r+0x700>
 800e160:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e162:	e76c      	b.n	800e03e <_dtoa_r+0x756>
 800e164:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e166:	2b01      	cmp	r3, #1
 800e168:	dc17      	bgt.n	800e19a <_dtoa_r+0x8b2>
 800e16a:	f1ba 0f00 	cmp.w	sl, #0
 800e16e:	d114      	bne.n	800e19a <_dtoa_r+0x8b2>
 800e170:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e174:	b99b      	cbnz	r3, 800e19e <_dtoa_r+0x8b6>
 800e176:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800e17a:	0d3f      	lsrs	r7, r7, #20
 800e17c:	053f      	lsls	r7, r7, #20
 800e17e:	b137      	cbz	r7, 800e18e <_dtoa_r+0x8a6>
 800e180:	2701      	movs	r7, #1
 800e182:	9b06      	ldr	r3, [sp, #24]
 800e184:	3301      	adds	r3, #1
 800e186:	9306      	str	r3, [sp, #24]
 800e188:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e18a:	3301      	adds	r3, #1
 800e18c:	9309      	str	r3, [sp, #36]	; 0x24
 800e18e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e190:	2b00      	cmp	r3, #0
 800e192:	f47f af6c 	bne.w	800e06e <_dtoa_r+0x786>
 800e196:	2001      	movs	r0, #1
 800e198:	e771      	b.n	800e07e <_dtoa_r+0x796>
 800e19a:	2700      	movs	r7, #0
 800e19c:	e7f7      	b.n	800e18e <_dtoa_r+0x8a6>
 800e19e:	4657      	mov	r7, sl
 800e1a0:	e7f5      	b.n	800e18e <_dtoa_r+0x8a6>
 800e1a2:	d080      	beq.n	800e0a6 <_dtoa_r+0x7be>
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	301c      	adds	r0, #28
 800e1a8:	e776      	b.n	800e098 <_dtoa_r+0x7b0>
 800e1aa:	9b05      	ldr	r3, [sp, #20]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	dc31      	bgt.n	800e214 <_dtoa_r+0x92c>
 800e1b0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e1b2:	2b02      	cmp	r3, #2
 800e1b4:	dd2e      	ble.n	800e214 <_dtoa_r+0x92c>
 800e1b6:	9b05      	ldr	r3, [sp, #20]
 800e1b8:	9308      	str	r3, [sp, #32]
 800e1ba:	9b08      	ldr	r3, [sp, #32]
 800e1bc:	b963      	cbnz	r3, 800e1d8 <_dtoa_r+0x8f0>
 800e1be:	4621      	mov	r1, r4
 800e1c0:	2205      	movs	r2, #5
 800e1c2:	4648      	mov	r0, r9
 800e1c4:	f000 ff60 	bl	800f088 <__multadd>
 800e1c8:	4601      	mov	r1, r0
 800e1ca:	4604      	mov	r4, r0
 800e1cc:	9803      	ldr	r0, [sp, #12]
 800e1ce:	f001 f9a7 	bl	800f520 <__mcmp>
 800e1d2:	2800      	cmp	r0, #0
 800e1d4:	f73f adc4 	bgt.w	800dd60 <_dtoa_r+0x478>
 800e1d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e1da:	9e04      	ldr	r6, [sp, #16]
 800e1dc:	ea6f 0803 	mvn.w	r8, r3
 800e1e0:	2700      	movs	r7, #0
 800e1e2:	4621      	mov	r1, r4
 800e1e4:	4648      	mov	r0, r9
 800e1e6:	f000 ff46 	bl	800f076 <_Bfree>
 800e1ea:	2d00      	cmp	r5, #0
 800e1ec:	f43f aeb2 	beq.w	800df54 <_dtoa_r+0x66c>
 800e1f0:	b12f      	cbz	r7, 800e1fe <_dtoa_r+0x916>
 800e1f2:	42af      	cmp	r7, r5
 800e1f4:	d003      	beq.n	800e1fe <_dtoa_r+0x916>
 800e1f6:	4639      	mov	r1, r7
 800e1f8:	4648      	mov	r0, r9
 800e1fa:	f000 ff3c 	bl	800f076 <_Bfree>
 800e1fe:	4629      	mov	r1, r5
 800e200:	4648      	mov	r0, r9
 800e202:	f000 ff38 	bl	800f076 <_Bfree>
 800e206:	e6a5      	b.n	800df54 <_dtoa_r+0x66c>
 800e208:	2400      	movs	r4, #0
 800e20a:	4625      	mov	r5, r4
 800e20c:	e7e4      	b.n	800e1d8 <_dtoa_r+0x8f0>
 800e20e:	46a8      	mov	r8, r5
 800e210:	4625      	mov	r5, r4
 800e212:	e5a5      	b.n	800dd60 <_dtoa_r+0x478>
 800e214:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e216:	2b00      	cmp	r3, #0
 800e218:	f000 80c4 	beq.w	800e3a4 <_dtoa_r+0xabc>
 800e21c:	9b05      	ldr	r3, [sp, #20]
 800e21e:	9308      	str	r3, [sp, #32]
 800e220:	2e00      	cmp	r6, #0
 800e222:	dd05      	ble.n	800e230 <_dtoa_r+0x948>
 800e224:	4629      	mov	r1, r5
 800e226:	4632      	mov	r2, r6
 800e228:	4648      	mov	r0, r9
 800e22a:	f001 f909 	bl	800f440 <__lshift>
 800e22e:	4605      	mov	r5, r0
 800e230:	2f00      	cmp	r7, #0
 800e232:	d058      	beq.n	800e2e6 <_dtoa_r+0x9fe>
 800e234:	4648      	mov	r0, r9
 800e236:	6869      	ldr	r1, [r5, #4]
 800e238:	f000 fef8 	bl	800f02c <_Balloc>
 800e23c:	4606      	mov	r6, r0
 800e23e:	b920      	cbnz	r0, 800e24a <_dtoa_r+0x962>
 800e240:	4602      	mov	r2, r0
 800e242:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e246:	4b7f      	ldr	r3, [pc, #508]	; (800e444 <_dtoa_r+0xb5c>)
 800e248:	e481      	b.n	800db4e <_dtoa_r+0x266>
 800e24a:	692a      	ldr	r2, [r5, #16]
 800e24c:	f105 010c 	add.w	r1, r5, #12
 800e250:	3202      	adds	r2, #2
 800e252:	0092      	lsls	r2, r2, #2
 800e254:	300c      	adds	r0, #12
 800e256:	f000 fec1 	bl	800efdc <memcpy>
 800e25a:	2201      	movs	r2, #1
 800e25c:	4631      	mov	r1, r6
 800e25e:	4648      	mov	r0, r9
 800e260:	f001 f8ee 	bl	800f440 <__lshift>
 800e264:	462f      	mov	r7, r5
 800e266:	4605      	mov	r5, r0
 800e268:	9b04      	ldr	r3, [sp, #16]
 800e26a:	9a04      	ldr	r2, [sp, #16]
 800e26c:	3301      	adds	r3, #1
 800e26e:	9305      	str	r3, [sp, #20]
 800e270:	9b08      	ldr	r3, [sp, #32]
 800e272:	4413      	add	r3, r2
 800e274:	930a      	str	r3, [sp, #40]	; 0x28
 800e276:	f00a 0301 	and.w	r3, sl, #1
 800e27a:	9309      	str	r3, [sp, #36]	; 0x24
 800e27c:	9b05      	ldr	r3, [sp, #20]
 800e27e:	4621      	mov	r1, r4
 800e280:	9803      	ldr	r0, [sp, #12]
 800e282:	f103 3bff 	add.w	fp, r3, #4294967295
 800e286:	f7ff faa3 	bl	800d7d0 <quorem>
 800e28a:	4639      	mov	r1, r7
 800e28c:	9006      	str	r0, [sp, #24]
 800e28e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e292:	9803      	ldr	r0, [sp, #12]
 800e294:	f001 f944 	bl	800f520 <__mcmp>
 800e298:	462a      	mov	r2, r5
 800e29a:	9008      	str	r0, [sp, #32]
 800e29c:	4621      	mov	r1, r4
 800e29e:	4648      	mov	r0, r9
 800e2a0:	f001 f95a 	bl	800f558 <__mdiff>
 800e2a4:	68c2      	ldr	r2, [r0, #12]
 800e2a6:	4606      	mov	r6, r0
 800e2a8:	b9fa      	cbnz	r2, 800e2ea <_dtoa_r+0xa02>
 800e2aa:	4601      	mov	r1, r0
 800e2ac:	9803      	ldr	r0, [sp, #12]
 800e2ae:	f001 f937 	bl	800f520 <__mcmp>
 800e2b2:	4602      	mov	r2, r0
 800e2b4:	4631      	mov	r1, r6
 800e2b6:	4648      	mov	r0, r9
 800e2b8:	920b      	str	r2, [sp, #44]	; 0x2c
 800e2ba:	f000 fedc 	bl	800f076 <_Bfree>
 800e2be:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e2c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e2c2:	9e05      	ldr	r6, [sp, #20]
 800e2c4:	ea43 0102 	orr.w	r1, r3, r2
 800e2c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2ca:	430b      	orrs	r3, r1
 800e2cc:	d10f      	bne.n	800e2ee <_dtoa_r+0xa06>
 800e2ce:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e2d2:	d028      	beq.n	800e326 <_dtoa_r+0xa3e>
 800e2d4:	9b08      	ldr	r3, [sp, #32]
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	dd02      	ble.n	800e2e0 <_dtoa_r+0x9f8>
 800e2da:	9b06      	ldr	r3, [sp, #24]
 800e2dc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e2e0:	f88b a000 	strb.w	sl, [fp]
 800e2e4:	e77d      	b.n	800e1e2 <_dtoa_r+0x8fa>
 800e2e6:	4628      	mov	r0, r5
 800e2e8:	e7bc      	b.n	800e264 <_dtoa_r+0x97c>
 800e2ea:	2201      	movs	r2, #1
 800e2ec:	e7e2      	b.n	800e2b4 <_dtoa_r+0x9cc>
 800e2ee:	9b08      	ldr	r3, [sp, #32]
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	db04      	blt.n	800e2fe <_dtoa_r+0xa16>
 800e2f4:	9920      	ldr	r1, [sp, #128]	; 0x80
 800e2f6:	430b      	orrs	r3, r1
 800e2f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e2fa:	430b      	orrs	r3, r1
 800e2fc:	d120      	bne.n	800e340 <_dtoa_r+0xa58>
 800e2fe:	2a00      	cmp	r2, #0
 800e300:	ddee      	ble.n	800e2e0 <_dtoa_r+0x9f8>
 800e302:	2201      	movs	r2, #1
 800e304:	9903      	ldr	r1, [sp, #12]
 800e306:	4648      	mov	r0, r9
 800e308:	f001 f89a 	bl	800f440 <__lshift>
 800e30c:	4621      	mov	r1, r4
 800e30e:	9003      	str	r0, [sp, #12]
 800e310:	f001 f906 	bl	800f520 <__mcmp>
 800e314:	2800      	cmp	r0, #0
 800e316:	dc03      	bgt.n	800e320 <_dtoa_r+0xa38>
 800e318:	d1e2      	bne.n	800e2e0 <_dtoa_r+0x9f8>
 800e31a:	f01a 0f01 	tst.w	sl, #1
 800e31e:	d0df      	beq.n	800e2e0 <_dtoa_r+0x9f8>
 800e320:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e324:	d1d9      	bne.n	800e2da <_dtoa_r+0x9f2>
 800e326:	2339      	movs	r3, #57	; 0x39
 800e328:	f88b 3000 	strb.w	r3, [fp]
 800e32c:	4633      	mov	r3, r6
 800e32e:	461e      	mov	r6, r3
 800e330:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e334:	3b01      	subs	r3, #1
 800e336:	2a39      	cmp	r2, #57	; 0x39
 800e338:	d06a      	beq.n	800e410 <_dtoa_r+0xb28>
 800e33a:	3201      	adds	r2, #1
 800e33c:	701a      	strb	r2, [r3, #0]
 800e33e:	e750      	b.n	800e1e2 <_dtoa_r+0x8fa>
 800e340:	2a00      	cmp	r2, #0
 800e342:	dd07      	ble.n	800e354 <_dtoa_r+0xa6c>
 800e344:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e348:	d0ed      	beq.n	800e326 <_dtoa_r+0xa3e>
 800e34a:	f10a 0301 	add.w	r3, sl, #1
 800e34e:	f88b 3000 	strb.w	r3, [fp]
 800e352:	e746      	b.n	800e1e2 <_dtoa_r+0x8fa>
 800e354:	9b05      	ldr	r3, [sp, #20]
 800e356:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e358:	f803 ac01 	strb.w	sl, [r3, #-1]
 800e35c:	4293      	cmp	r3, r2
 800e35e:	d041      	beq.n	800e3e4 <_dtoa_r+0xafc>
 800e360:	2300      	movs	r3, #0
 800e362:	220a      	movs	r2, #10
 800e364:	9903      	ldr	r1, [sp, #12]
 800e366:	4648      	mov	r0, r9
 800e368:	f000 fe8e 	bl	800f088 <__multadd>
 800e36c:	42af      	cmp	r7, r5
 800e36e:	9003      	str	r0, [sp, #12]
 800e370:	f04f 0300 	mov.w	r3, #0
 800e374:	f04f 020a 	mov.w	r2, #10
 800e378:	4639      	mov	r1, r7
 800e37a:	4648      	mov	r0, r9
 800e37c:	d107      	bne.n	800e38e <_dtoa_r+0xaa6>
 800e37e:	f000 fe83 	bl	800f088 <__multadd>
 800e382:	4607      	mov	r7, r0
 800e384:	4605      	mov	r5, r0
 800e386:	9b05      	ldr	r3, [sp, #20]
 800e388:	3301      	adds	r3, #1
 800e38a:	9305      	str	r3, [sp, #20]
 800e38c:	e776      	b.n	800e27c <_dtoa_r+0x994>
 800e38e:	f000 fe7b 	bl	800f088 <__multadd>
 800e392:	4629      	mov	r1, r5
 800e394:	4607      	mov	r7, r0
 800e396:	2300      	movs	r3, #0
 800e398:	220a      	movs	r2, #10
 800e39a:	4648      	mov	r0, r9
 800e39c:	f000 fe74 	bl	800f088 <__multadd>
 800e3a0:	4605      	mov	r5, r0
 800e3a2:	e7f0      	b.n	800e386 <_dtoa_r+0xa9e>
 800e3a4:	9b05      	ldr	r3, [sp, #20]
 800e3a6:	9308      	str	r3, [sp, #32]
 800e3a8:	9e04      	ldr	r6, [sp, #16]
 800e3aa:	4621      	mov	r1, r4
 800e3ac:	9803      	ldr	r0, [sp, #12]
 800e3ae:	f7ff fa0f 	bl	800d7d0 <quorem>
 800e3b2:	9b04      	ldr	r3, [sp, #16]
 800e3b4:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e3b8:	f806 ab01 	strb.w	sl, [r6], #1
 800e3bc:	1af2      	subs	r2, r6, r3
 800e3be:	9b08      	ldr	r3, [sp, #32]
 800e3c0:	4293      	cmp	r3, r2
 800e3c2:	dd07      	ble.n	800e3d4 <_dtoa_r+0xaec>
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	220a      	movs	r2, #10
 800e3c8:	4648      	mov	r0, r9
 800e3ca:	9903      	ldr	r1, [sp, #12]
 800e3cc:	f000 fe5c 	bl	800f088 <__multadd>
 800e3d0:	9003      	str	r0, [sp, #12]
 800e3d2:	e7ea      	b.n	800e3aa <_dtoa_r+0xac2>
 800e3d4:	9b08      	ldr	r3, [sp, #32]
 800e3d6:	2700      	movs	r7, #0
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	bfcc      	ite	gt
 800e3dc:	461e      	movgt	r6, r3
 800e3de:	2601      	movle	r6, #1
 800e3e0:	9b04      	ldr	r3, [sp, #16]
 800e3e2:	441e      	add	r6, r3
 800e3e4:	2201      	movs	r2, #1
 800e3e6:	9903      	ldr	r1, [sp, #12]
 800e3e8:	4648      	mov	r0, r9
 800e3ea:	f001 f829 	bl	800f440 <__lshift>
 800e3ee:	4621      	mov	r1, r4
 800e3f0:	9003      	str	r0, [sp, #12]
 800e3f2:	f001 f895 	bl	800f520 <__mcmp>
 800e3f6:	2800      	cmp	r0, #0
 800e3f8:	dc98      	bgt.n	800e32c <_dtoa_r+0xa44>
 800e3fa:	d102      	bne.n	800e402 <_dtoa_r+0xb1a>
 800e3fc:	f01a 0f01 	tst.w	sl, #1
 800e400:	d194      	bne.n	800e32c <_dtoa_r+0xa44>
 800e402:	4633      	mov	r3, r6
 800e404:	461e      	mov	r6, r3
 800e406:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e40a:	2a30      	cmp	r2, #48	; 0x30
 800e40c:	d0fa      	beq.n	800e404 <_dtoa_r+0xb1c>
 800e40e:	e6e8      	b.n	800e1e2 <_dtoa_r+0x8fa>
 800e410:	9a04      	ldr	r2, [sp, #16]
 800e412:	429a      	cmp	r2, r3
 800e414:	d18b      	bne.n	800e32e <_dtoa_r+0xa46>
 800e416:	2331      	movs	r3, #49	; 0x31
 800e418:	f108 0801 	add.w	r8, r8, #1
 800e41c:	7013      	strb	r3, [r2, #0]
 800e41e:	e6e0      	b.n	800e1e2 <_dtoa_r+0x8fa>
 800e420:	4b09      	ldr	r3, [pc, #36]	; (800e448 <_dtoa_r+0xb60>)
 800e422:	f7ff bab1 	b.w	800d988 <_dtoa_r+0xa0>
 800e426:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800e428:	2b00      	cmp	r3, #0
 800e42a:	f47f aa95 	bne.w	800d958 <_dtoa_r+0x70>
 800e42e:	4b07      	ldr	r3, [pc, #28]	; (800e44c <_dtoa_r+0xb64>)
 800e430:	f7ff baaa 	b.w	800d988 <_dtoa_r+0xa0>
 800e434:	9b08      	ldr	r3, [sp, #32]
 800e436:	2b00      	cmp	r3, #0
 800e438:	dcb6      	bgt.n	800e3a8 <_dtoa_r+0xac0>
 800e43a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e43c:	2b02      	cmp	r3, #2
 800e43e:	f73f aebc 	bgt.w	800e1ba <_dtoa_r+0x8d2>
 800e442:	e7b1      	b.n	800e3a8 <_dtoa_r+0xac0>
 800e444:	0805ff01 	.word	0x0805ff01
 800e448:	0805fed2 	.word	0x0805fed2
 800e44c:	0805fef8 	.word	0x0805fef8

0800e450 <__sflush_r>:
 800e450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e452:	898b      	ldrh	r3, [r1, #12]
 800e454:	4605      	mov	r5, r0
 800e456:	0718      	lsls	r0, r3, #28
 800e458:	460c      	mov	r4, r1
 800e45a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e45e:	d45e      	bmi.n	800e51e <__sflush_r+0xce>
 800e460:	684b      	ldr	r3, [r1, #4]
 800e462:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e466:	2b00      	cmp	r3, #0
 800e468:	818a      	strh	r2, [r1, #12]
 800e46a:	dc04      	bgt.n	800e476 <__sflush_r+0x26>
 800e46c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800e46e:	2b00      	cmp	r3, #0
 800e470:	dc01      	bgt.n	800e476 <__sflush_r+0x26>
 800e472:	2000      	movs	r0, #0
 800e474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e476:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e478:	2e00      	cmp	r6, #0
 800e47a:	d0fa      	beq.n	800e472 <__sflush_r+0x22>
 800e47c:	2300      	movs	r3, #0
 800e47e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e482:	682f      	ldr	r7, [r5, #0]
 800e484:	602b      	str	r3, [r5, #0]
 800e486:	d036      	beq.n	800e4f6 <__sflush_r+0xa6>
 800e488:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800e48a:	89a3      	ldrh	r3, [r4, #12]
 800e48c:	075a      	lsls	r2, r3, #29
 800e48e:	d505      	bpl.n	800e49c <__sflush_r+0x4c>
 800e490:	6863      	ldr	r3, [r4, #4]
 800e492:	1ac0      	subs	r0, r0, r3
 800e494:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e496:	b10b      	cbz	r3, 800e49c <__sflush_r+0x4c>
 800e498:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800e49a:	1ac0      	subs	r0, r0, r3
 800e49c:	2300      	movs	r3, #0
 800e49e:	4602      	mov	r2, r0
 800e4a0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e4a2:	4628      	mov	r0, r5
 800e4a4:	69e1      	ldr	r1, [r4, #28]
 800e4a6:	47b0      	blx	r6
 800e4a8:	1c43      	adds	r3, r0, #1
 800e4aa:	89a3      	ldrh	r3, [r4, #12]
 800e4ac:	d106      	bne.n	800e4bc <__sflush_r+0x6c>
 800e4ae:	6829      	ldr	r1, [r5, #0]
 800e4b0:	291d      	cmp	r1, #29
 800e4b2:	d830      	bhi.n	800e516 <__sflush_r+0xc6>
 800e4b4:	4a2a      	ldr	r2, [pc, #168]	; (800e560 <__sflush_r+0x110>)
 800e4b6:	40ca      	lsrs	r2, r1
 800e4b8:	07d6      	lsls	r6, r2, #31
 800e4ba:	d52c      	bpl.n	800e516 <__sflush_r+0xc6>
 800e4bc:	2200      	movs	r2, #0
 800e4be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e4c2:	b21b      	sxth	r3, r3
 800e4c4:	6062      	str	r2, [r4, #4]
 800e4c6:	6922      	ldr	r2, [r4, #16]
 800e4c8:	04d9      	lsls	r1, r3, #19
 800e4ca:	81a3      	strh	r3, [r4, #12]
 800e4cc:	6022      	str	r2, [r4, #0]
 800e4ce:	d504      	bpl.n	800e4da <__sflush_r+0x8a>
 800e4d0:	1c42      	adds	r2, r0, #1
 800e4d2:	d101      	bne.n	800e4d8 <__sflush_r+0x88>
 800e4d4:	682b      	ldr	r3, [r5, #0]
 800e4d6:	b903      	cbnz	r3, 800e4da <__sflush_r+0x8a>
 800e4d8:	6520      	str	r0, [r4, #80]	; 0x50
 800e4da:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e4dc:	602f      	str	r7, [r5, #0]
 800e4de:	2900      	cmp	r1, #0
 800e4e0:	d0c7      	beq.n	800e472 <__sflush_r+0x22>
 800e4e2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800e4e6:	4299      	cmp	r1, r3
 800e4e8:	d002      	beq.n	800e4f0 <__sflush_r+0xa0>
 800e4ea:	4628      	mov	r0, r5
 800e4ec:	f000 f922 	bl	800e734 <_free_r>
 800e4f0:	2000      	movs	r0, #0
 800e4f2:	6320      	str	r0, [r4, #48]	; 0x30
 800e4f4:	e7be      	b.n	800e474 <__sflush_r+0x24>
 800e4f6:	69e1      	ldr	r1, [r4, #28]
 800e4f8:	2301      	movs	r3, #1
 800e4fa:	4628      	mov	r0, r5
 800e4fc:	47b0      	blx	r6
 800e4fe:	1c41      	adds	r1, r0, #1
 800e500:	d1c3      	bne.n	800e48a <__sflush_r+0x3a>
 800e502:	682b      	ldr	r3, [r5, #0]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d0c0      	beq.n	800e48a <__sflush_r+0x3a>
 800e508:	2b1d      	cmp	r3, #29
 800e50a:	d001      	beq.n	800e510 <__sflush_r+0xc0>
 800e50c:	2b16      	cmp	r3, #22
 800e50e:	d101      	bne.n	800e514 <__sflush_r+0xc4>
 800e510:	602f      	str	r7, [r5, #0]
 800e512:	e7ae      	b.n	800e472 <__sflush_r+0x22>
 800e514:	89a3      	ldrh	r3, [r4, #12]
 800e516:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e51a:	81a3      	strh	r3, [r4, #12]
 800e51c:	e7aa      	b.n	800e474 <__sflush_r+0x24>
 800e51e:	690f      	ldr	r7, [r1, #16]
 800e520:	2f00      	cmp	r7, #0
 800e522:	d0a6      	beq.n	800e472 <__sflush_r+0x22>
 800e524:	079b      	lsls	r3, r3, #30
 800e526:	bf18      	it	ne
 800e528:	2300      	movne	r3, #0
 800e52a:	680e      	ldr	r6, [r1, #0]
 800e52c:	bf08      	it	eq
 800e52e:	694b      	ldreq	r3, [r1, #20]
 800e530:	1bf6      	subs	r6, r6, r7
 800e532:	600f      	str	r7, [r1, #0]
 800e534:	608b      	str	r3, [r1, #8]
 800e536:	2e00      	cmp	r6, #0
 800e538:	dd9b      	ble.n	800e472 <__sflush_r+0x22>
 800e53a:	4633      	mov	r3, r6
 800e53c:	463a      	mov	r2, r7
 800e53e:	4628      	mov	r0, r5
 800e540:	69e1      	ldr	r1, [r4, #28]
 800e542:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800e546:	47e0      	blx	ip
 800e548:	2800      	cmp	r0, #0
 800e54a:	dc06      	bgt.n	800e55a <__sflush_r+0x10a>
 800e54c:	89a3      	ldrh	r3, [r4, #12]
 800e54e:	f04f 30ff 	mov.w	r0, #4294967295
 800e552:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e556:	81a3      	strh	r3, [r4, #12]
 800e558:	e78c      	b.n	800e474 <__sflush_r+0x24>
 800e55a:	4407      	add	r7, r0
 800e55c:	1a36      	subs	r6, r6, r0
 800e55e:	e7ea      	b.n	800e536 <__sflush_r+0xe6>
 800e560:	20400001 	.word	0x20400001

0800e564 <_fflush_r>:
 800e564:	b538      	push	{r3, r4, r5, lr}
 800e566:	460c      	mov	r4, r1
 800e568:	4605      	mov	r5, r0
 800e56a:	b118      	cbz	r0, 800e574 <_fflush_r+0x10>
 800e56c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e56e:	b90b      	cbnz	r3, 800e574 <_fflush_r+0x10>
 800e570:	f000 f864 	bl	800e63c <__sinit>
 800e574:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800e578:	b1b8      	cbz	r0, 800e5aa <_fflush_r+0x46>
 800e57a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e57c:	07db      	lsls	r3, r3, #31
 800e57e:	d404      	bmi.n	800e58a <_fflush_r+0x26>
 800e580:	0581      	lsls	r1, r0, #22
 800e582:	d402      	bmi.n	800e58a <_fflush_r+0x26>
 800e584:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e586:	f7fc f92d 	bl	800a7e4 <__retarget_lock_acquire_recursive>
 800e58a:	4628      	mov	r0, r5
 800e58c:	4621      	mov	r1, r4
 800e58e:	f7ff ff5f 	bl	800e450 <__sflush_r>
 800e592:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e594:	4605      	mov	r5, r0
 800e596:	07da      	lsls	r2, r3, #31
 800e598:	d405      	bmi.n	800e5a6 <_fflush_r+0x42>
 800e59a:	89a3      	ldrh	r3, [r4, #12]
 800e59c:	059b      	lsls	r3, r3, #22
 800e59e:	d402      	bmi.n	800e5a6 <_fflush_r+0x42>
 800e5a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e5a2:	f7fc f920 	bl	800a7e6 <__retarget_lock_release_recursive>
 800e5a6:	4628      	mov	r0, r5
 800e5a8:	bd38      	pop	{r3, r4, r5, pc}
 800e5aa:	4605      	mov	r5, r0
 800e5ac:	e7fb      	b.n	800e5a6 <_fflush_r+0x42>
	...

0800e5b0 <std>:
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	b510      	push	{r4, lr}
 800e5b4:	4604      	mov	r4, r0
 800e5b6:	e9c0 3300 	strd	r3, r3, [r0]
 800e5ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e5be:	6083      	str	r3, [r0, #8]
 800e5c0:	8181      	strh	r1, [r0, #12]
 800e5c2:	6643      	str	r3, [r0, #100]	; 0x64
 800e5c4:	81c2      	strh	r2, [r0, #14]
 800e5c6:	6183      	str	r3, [r0, #24]
 800e5c8:	4619      	mov	r1, r3
 800e5ca:	2208      	movs	r2, #8
 800e5cc:	305c      	adds	r0, #92	; 0x5c
 800e5ce:	f7fa febf 	bl	8009350 <memset>
 800e5d2:	4b07      	ldr	r3, [pc, #28]	; (800e5f0 <std+0x40>)
 800e5d4:	61e4      	str	r4, [r4, #28]
 800e5d6:	6223      	str	r3, [r4, #32]
 800e5d8:	4b06      	ldr	r3, [pc, #24]	; (800e5f4 <std+0x44>)
 800e5da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e5de:	6263      	str	r3, [r4, #36]	; 0x24
 800e5e0:	4b05      	ldr	r3, [pc, #20]	; (800e5f8 <std+0x48>)
 800e5e2:	62a3      	str	r3, [r4, #40]	; 0x28
 800e5e4:	4b05      	ldr	r3, [pc, #20]	; (800e5fc <std+0x4c>)
 800e5e6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e5e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5ec:	f7fc b8f8 	b.w	800a7e0 <__retarget_lock_init_recursive>
 800e5f0:	080093b5 	.word	0x080093b5
 800e5f4:	080093db 	.word	0x080093db
 800e5f8:	08009413 	.word	0x08009413
 800e5fc:	08009437 	.word	0x08009437

0800e600 <_cleanup_r>:
 800e600:	4901      	ldr	r1, [pc, #4]	; (800e608 <_cleanup_r+0x8>)
 800e602:	f000 b957 	b.w	800e8b4 <_fwalk_reent>
 800e606:	bf00      	nop
 800e608:	0800fb5f 	.word	0x0800fb5f

0800e60c <__sfp_lock_acquire>:
 800e60c:	4801      	ldr	r0, [pc, #4]	; (800e614 <__sfp_lock_acquire+0x8>)
 800e60e:	f7fc b8e9 	b.w	800a7e4 <__retarget_lock_acquire_recursive>
 800e612:	bf00      	nop
 800e614:	20000c12 	.word	0x20000c12

0800e618 <__sfp_lock_release>:
 800e618:	4801      	ldr	r0, [pc, #4]	; (800e620 <__sfp_lock_release+0x8>)
 800e61a:	f7fc b8e4 	b.w	800a7e6 <__retarget_lock_release_recursive>
 800e61e:	bf00      	nop
 800e620:	20000c12 	.word	0x20000c12

0800e624 <__sinit_lock_acquire>:
 800e624:	4801      	ldr	r0, [pc, #4]	; (800e62c <__sinit_lock_acquire+0x8>)
 800e626:	f7fc b8dd 	b.w	800a7e4 <__retarget_lock_acquire_recursive>
 800e62a:	bf00      	nop
 800e62c:	20000c13 	.word	0x20000c13

0800e630 <__sinit_lock_release>:
 800e630:	4801      	ldr	r0, [pc, #4]	; (800e638 <__sinit_lock_release+0x8>)
 800e632:	f7fc b8d8 	b.w	800a7e6 <__retarget_lock_release_recursive>
 800e636:	bf00      	nop
 800e638:	20000c13 	.word	0x20000c13

0800e63c <__sinit>:
 800e63c:	b510      	push	{r4, lr}
 800e63e:	4604      	mov	r4, r0
 800e640:	f7ff fff0 	bl	800e624 <__sinit_lock_acquire>
 800e644:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800e646:	b11a      	cbz	r2, 800e650 <__sinit+0x14>
 800e648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e64c:	f7ff bff0 	b.w	800e630 <__sinit_lock_release>
 800e650:	4b0d      	ldr	r3, [pc, #52]	; (800e688 <__sinit+0x4c>)
 800e652:	2104      	movs	r1, #4
 800e654:	63e3      	str	r3, [r4, #60]	; 0x3c
 800e656:	2303      	movs	r3, #3
 800e658:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800e65c:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800e660:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800e664:	6860      	ldr	r0, [r4, #4]
 800e666:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800e66a:	f7ff ffa1 	bl	800e5b0 <std>
 800e66e:	2201      	movs	r2, #1
 800e670:	2109      	movs	r1, #9
 800e672:	68a0      	ldr	r0, [r4, #8]
 800e674:	f7ff ff9c 	bl	800e5b0 <std>
 800e678:	2202      	movs	r2, #2
 800e67a:	2112      	movs	r1, #18
 800e67c:	68e0      	ldr	r0, [r4, #12]
 800e67e:	f7ff ff97 	bl	800e5b0 <std>
 800e682:	2301      	movs	r3, #1
 800e684:	63a3      	str	r3, [r4, #56]	; 0x38
 800e686:	e7df      	b.n	800e648 <__sinit+0xc>
 800e688:	0800e601 	.word	0x0800e601

0800e68c <_malloc_trim_r>:
 800e68c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e690:	4606      	mov	r6, r0
 800e692:	2008      	movs	r0, #8
 800e694:	460c      	mov	r4, r1
 800e696:	f7ff f807 	bl	800d6a8 <sysconf>
 800e69a:	4680      	mov	r8, r0
 800e69c:	4f22      	ldr	r7, [pc, #136]	; (800e728 <_malloc_trim_r+0x9c>)
 800e69e:	4630      	mov	r0, r6
 800e6a0:	f7fc fb2c 	bl	800acfc <__malloc_lock>
 800e6a4:	68bb      	ldr	r3, [r7, #8]
 800e6a6:	685d      	ldr	r5, [r3, #4]
 800e6a8:	f025 0503 	bic.w	r5, r5, #3
 800e6ac:	1b2c      	subs	r4, r5, r4
 800e6ae:	3c11      	subs	r4, #17
 800e6b0:	4444      	add	r4, r8
 800e6b2:	fbb4 f4f8 	udiv	r4, r4, r8
 800e6b6:	3c01      	subs	r4, #1
 800e6b8:	fb08 f404 	mul.w	r4, r8, r4
 800e6bc:	45a0      	cmp	r8, r4
 800e6be:	dd05      	ble.n	800e6cc <_malloc_trim_r+0x40>
 800e6c0:	4630      	mov	r0, r6
 800e6c2:	f7fc fb21 	bl	800ad08 <__malloc_unlock>
 800e6c6:	2000      	movs	r0, #0
 800e6c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6cc:	2100      	movs	r1, #0
 800e6ce:	4630      	mov	r0, r6
 800e6d0:	f7fc fce2 	bl	800b098 <_sbrk_r>
 800e6d4:	68bb      	ldr	r3, [r7, #8]
 800e6d6:	442b      	add	r3, r5
 800e6d8:	4298      	cmp	r0, r3
 800e6da:	d1f1      	bne.n	800e6c0 <_malloc_trim_r+0x34>
 800e6dc:	4630      	mov	r0, r6
 800e6de:	4261      	negs	r1, r4
 800e6e0:	f7fc fcda 	bl	800b098 <_sbrk_r>
 800e6e4:	3001      	adds	r0, #1
 800e6e6:	d110      	bne.n	800e70a <_malloc_trim_r+0x7e>
 800e6e8:	2100      	movs	r1, #0
 800e6ea:	4630      	mov	r0, r6
 800e6ec:	f7fc fcd4 	bl	800b098 <_sbrk_r>
 800e6f0:	68ba      	ldr	r2, [r7, #8]
 800e6f2:	1a83      	subs	r3, r0, r2
 800e6f4:	2b0f      	cmp	r3, #15
 800e6f6:	dde3      	ble.n	800e6c0 <_malloc_trim_r+0x34>
 800e6f8:	490c      	ldr	r1, [pc, #48]	; (800e72c <_malloc_trim_r+0xa0>)
 800e6fa:	f043 0301 	orr.w	r3, r3, #1
 800e6fe:	6809      	ldr	r1, [r1, #0]
 800e700:	6053      	str	r3, [r2, #4]
 800e702:	1a40      	subs	r0, r0, r1
 800e704:	490a      	ldr	r1, [pc, #40]	; (800e730 <_malloc_trim_r+0xa4>)
 800e706:	6008      	str	r0, [r1, #0]
 800e708:	e7da      	b.n	800e6c0 <_malloc_trim_r+0x34>
 800e70a:	68bb      	ldr	r3, [r7, #8]
 800e70c:	4a08      	ldr	r2, [pc, #32]	; (800e730 <_malloc_trim_r+0xa4>)
 800e70e:	1b2d      	subs	r5, r5, r4
 800e710:	f045 0501 	orr.w	r5, r5, #1
 800e714:	605d      	str	r5, [r3, #4]
 800e716:	6813      	ldr	r3, [r2, #0]
 800e718:	4630      	mov	r0, r6
 800e71a:	1b1b      	subs	r3, r3, r4
 800e71c:	6013      	str	r3, [r2, #0]
 800e71e:	f7fc faf3 	bl	800ad08 <__malloc_unlock>
 800e722:	2001      	movs	r0, #1
 800e724:	e7d0      	b.n	800e6c8 <_malloc_trim_r+0x3c>
 800e726:	bf00      	nop
 800e728:	200005e8 	.word	0x200005e8
 800e72c:	200009f0 	.word	0x200009f0
 800e730:	20000c14 	.word	0x20000c14

0800e734 <_free_r>:
 800e734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e736:	4605      	mov	r5, r0
 800e738:	460f      	mov	r7, r1
 800e73a:	2900      	cmp	r1, #0
 800e73c:	f000 80b1 	beq.w	800e8a2 <_free_r+0x16e>
 800e740:	f7fc fadc 	bl	800acfc <__malloc_lock>
 800e744:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800e748:	4856      	ldr	r0, [pc, #344]	; (800e8a4 <_free_r+0x170>)
 800e74a:	f022 0401 	bic.w	r4, r2, #1
 800e74e:	f1a7 0308 	sub.w	r3, r7, #8
 800e752:	eb03 0c04 	add.w	ip, r3, r4
 800e756:	6881      	ldr	r1, [r0, #8]
 800e758:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800e75c:	4561      	cmp	r1, ip
 800e75e:	f026 0603 	bic.w	r6, r6, #3
 800e762:	f002 0201 	and.w	r2, r2, #1
 800e766:	d11b      	bne.n	800e7a0 <_free_r+0x6c>
 800e768:	4434      	add	r4, r6
 800e76a:	b93a      	cbnz	r2, 800e77c <_free_r+0x48>
 800e76c:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800e770:	1a9b      	subs	r3, r3, r2
 800e772:	4414      	add	r4, r2
 800e774:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800e778:	60ca      	str	r2, [r1, #12]
 800e77a:	6091      	str	r1, [r2, #8]
 800e77c:	f044 0201 	orr.w	r2, r4, #1
 800e780:	605a      	str	r2, [r3, #4]
 800e782:	6083      	str	r3, [r0, #8]
 800e784:	4b48      	ldr	r3, [pc, #288]	; (800e8a8 <_free_r+0x174>)
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	42a3      	cmp	r3, r4
 800e78a:	d804      	bhi.n	800e796 <_free_r+0x62>
 800e78c:	4b47      	ldr	r3, [pc, #284]	; (800e8ac <_free_r+0x178>)
 800e78e:	4628      	mov	r0, r5
 800e790:	6819      	ldr	r1, [r3, #0]
 800e792:	f7ff ff7b 	bl	800e68c <_malloc_trim_r>
 800e796:	4628      	mov	r0, r5
 800e798:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e79c:	f7fc bab4 	b.w	800ad08 <__malloc_unlock>
 800e7a0:	f8cc 6004 	str.w	r6, [ip, #4]
 800e7a4:	2a00      	cmp	r2, #0
 800e7a6:	d138      	bne.n	800e81a <_free_r+0xe6>
 800e7a8:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800e7ac:	f100 0708 	add.w	r7, r0, #8
 800e7b0:	1a5b      	subs	r3, r3, r1
 800e7b2:	440c      	add	r4, r1
 800e7b4:	6899      	ldr	r1, [r3, #8]
 800e7b6:	42b9      	cmp	r1, r7
 800e7b8:	d031      	beq.n	800e81e <_free_r+0xea>
 800e7ba:	68df      	ldr	r7, [r3, #12]
 800e7bc:	60cf      	str	r7, [r1, #12]
 800e7be:	60b9      	str	r1, [r7, #8]
 800e7c0:	eb0c 0106 	add.w	r1, ip, r6
 800e7c4:	6849      	ldr	r1, [r1, #4]
 800e7c6:	07c9      	lsls	r1, r1, #31
 800e7c8:	d40b      	bmi.n	800e7e2 <_free_r+0xae>
 800e7ca:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800e7ce:	4434      	add	r4, r6
 800e7d0:	bb3a      	cbnz	r2, 800e822 <_free_r+0xee>
 800e7d2:	4e37      	ldr	r6, [pc, #220]	; (800e8b0 <_free_r+0x17c>)
 800e7d4:	42b1      	cmp	r1, r6
 800e7d6:	d124      	bne.n	800e822 <_free_r+0xee>
 800e7d8:	2201      	movs	r2, #1
 800e7da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e7de:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800e7e2:	f044 0101 	orr.w	r1, r4, #1
 800e7e6:	6059      	str	r1, [r3, #4]
 800e7e8:	511c      	str	r4, [r3, r4]
 800e7ea:	2a00      	cmp	r2, #0
 800e7ec:	d1d3      	bne.n	800e796 <_free_r+0x62>
 800e7ee:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800e7f2:	d21b      	bcs.n	800e82c <_free_r+0xf8>
 800e7f4:	0961      	lsrs	r1, r4, #5
 800e7f6:	08e2      	lsrs	r2, r4, #3
 800e7f8:	2401      	movs	r4, #1
 800e7fa:	408c      	lsls	r4, r1
 800e7fc:	6841      	ldr	r1, [r0, #4]
 800e7fe:	3201      	adds	r2, #1
 800e800:	430c      	orrs	r4, r1
 800e802:	6044      	str	r4, [r0, #4]
 800e804:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800e808:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800e80c:	3908      	subs	r1, #8
 800e80e:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800e812:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800e816:	60e3      	str	r3, [r4, #12]
 800e818:	e7bd      	b.n	800e796 <_free_r+0x62>
 800e81a:	2200      	movs	r2, #0
 800e81c:	e7d0      	b.n	800e7c0 <_free_r+0x8c>
 800e81e:	2201      	movs	r2, #1
 800e820:	e7ce      	b.n	800e7c0 <_free_r+0x8c>
 800e822:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800e826:	60ce      	str	r6, [r1, #12]
 800e828:	60b1      	str	r1, [r6, #8]
 800e82a:	e7da      	b.n	800e7e2 <_free_r+0xae>
 800e82c:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800e830:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800e834:	d214      	bcs.n	800e860 <_free_r+0x12c>
 800e836:	09a2      	lsrs	r2, r4, #6
 800e838:	3238      	adds	r2, #56	; 0x38
 800e83a:	1c51      	adds	r1, r2, #1
 800e83c:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800e840:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800e844:	428e      	cmp	r6, r1
 800e846:	d125      	bne.n	800e894 <_free_r+0x160>
 800e848:	2401      	movs	r4, #1
 800e84a:	1092      	asrs	r2, r2, #2
 800e84c:	fa04 f202 	lsl.w	r2, r4, r2
 800e850:	6844      	ldr	r4, [r0, #4]
 800e852:	4322      	orrs	r2, r4
 800e854:	6042      	str	r2, [r0, #4]
 800e856:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800e85a:	60b3      	str	r3, [r6, #8]
 800e85c:	60cb      	str	r3, [r1, #12]
 800e85e:	e79a      	b.n	800e796 <_free_r+0x62>
 800e860:	2a14      	cmp	r2, #20
 800e862:	d801      	bhi.n	800e868 <_free_r+0x134>
 800e864:	325b      	adds	r2, #91	; 0x5b
 800e866:	e7e8      	b.n	800e83a <_free_r+0x106>
 800e868:	2a54      	cmp	r2, #84	; 0x54
 800e86a:	d802      	bhi.n	800e872 <_free_r+0x13e>
 800e86c:	0b22      	lsrs	r2, r4, #12
 800e86e:	326e      	adds	r2, #110	; 0x6e
 800e870:	e7e3      	b.n	800e83a <_free_r+0x106>
 800e872:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800e876:	d802      	bhi.n	800e87e <_free_r+0x14a>
 800e878:	0be2      	lsrs	r2, r4, #15
 800e87a:	3277      	adds	r2, #119	; 0x77
 800e87c:	e7dd      	b.n	800e83a <_free_r+0x106>
 800e87e:	f240 5154 	movw	r1, #1364	; 0x554
 800e882:	428a      	cmp	r2, r1
 800e884:	bf96      	itet	ls
 800e886:	0ca2      	lsrls	r2, r4, #18
 800e888:	227e      	movhi	r2, #126	; 0x7e
 800e88a:	327c      	addls	r2, #124	; 0x7c
 800e88c:	e7d5      	b.n	800e83a <_free_r+0x106>
 800e88e:	6889      	ldr	r1, [r1, #8]
 800e890:	428e      	cmp	r6, r1
 800e892:	d004      	beq.n	800e89e <_free_r+0x16a>
 800e894:	684a      	ldr	r2, [r1, #4]
 800e896:	f022 0203 	bic.w	r2, r2, #3
 800e89a:	42a2      	cmp	r2, r4
 800e89c:	d8f7      	bhi.n	800e88e <_free_r+0x15a>
 800e89e:	68ce      	ldr	r6, [r1, #12]
 800e8a0:	e7d9      	b.n	800e856 <_free_r+0x122>
 800e8a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e8a4:	200005e8 	.word	0x200005e8
 800e8a8:	200009f4 	.word	0x200009f4
 800e8ac:	20000c44 	.word	0x20000c44
 800e8b0:	200005f0 	.word	0x200005f0

0800e8b4 <_fwalk_reent>:
 800e8b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8b8:	4606      	mov	r6, r0
 800e8ba:	4688      	mov	r8, r1
 800e8bc:	2700      	movs	r7, #0
 800e8be:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800e8c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e8c6:	f1b9 0901 	subs.w	r9, r9, #1
 800e8ca:	d505      	bpl.n	800e8d8 <_fwalk_reent+0x24>
 800e8cc:	6824      	ldr	r4, [r4, #0]
 800e8ce:	2c00      	cmp	r4, #0
 800e8d0:	d1f7      	bne.n	800e8c2 <_fwalk_reent+0xe>
 800e8d2:	4638      	mov	r0, r7
 800e8d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e8d8:	89ab      	ldrh	r3, [r5, #12]
 800e8da:	2b01      	cmp	r3, #1
 800e8dc:	d907      	bls.n	800e8ee <_fwalk_reent+0x3a>
 800e8de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e8e2:	3301      	adds	r3, #1
 800e8e4:	d003      	beq.n	800e8ee <_fwalk_reent+0x3a>
 800e8e6:	4629      	mov	r1, r5
 800e8e8:	4630      	mov	r0, r6
 800e8ea:	47c0      	blx	r8
 800e8ec:	4307      	orrs	r7, r0
 800e8ee:	3568      	adds	r5, #104	; 0x68
 800e8f0:	e7e9      	b.n	800e8c6 <_fwalk_reent+0x12>

0800e8f2 <rshift>:
 800e8f2:	6903      	ldr	r3, [r0, #16]
 800e8f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e8f8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e8fc:	f100 0414 	add.w	r4, r0, #20
 800e900:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e904:	dd46      	ble.n	800e994 <rshift+0xa2>
 800e906:	f011 011f 	ands.w	r1, r1, #31
 800e90a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e90e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e912:	d10c      	bne.n	800e92e <rshift+0x3c>
 800e914:	4629      	mov	r1, r5
 800e916:	f100 0710 	add.w	r7, r0, #16
 800e91a:	42b1      	cmp	r1, r6
 800e91c:	d335      	bcc.n	800e98a <rshift+0x98>
 800e91e:	1a9b      	subs	r3, r3, r2
 800e920:	009b      	lsls	r3, r3, #2
 800e922:	1eea      	subs	r2, r5, #3
 800e924:	4296      	cmp	r6, r2
 800e926:	bf38      	it	cc
 800e928:	2300      	movcc	r3, #0
 800e92a:	4423      	add	r3, r4
 800e92c:	e015      	b.n	800e95a <rshift+0x68>
 800e92e:	46a1      	mov	r9, r4
 800e930:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e934:	f1c1 0820 	rsb	r8, r1, #32
 800e938:	40cf      	lsrs	r7, r1
 800e93a:	f105 0e04 	add.w	lr, r5, #4
 800e93e:	4576      	cmp	r6, lr
 800e940:	46f4      	mov	ip, lr
 800e942:	d816      	bhi.n	800e972 <rshift+0x80>
 800e944:	1a9a      	subs	r2, r3, r2
 800e946:	0092      	lsls	r2, r2, #2
 800e948:	3a04      	subs	r2, #4
 800e94a:	3501      	adds	r5, #1
 800e94c:	42ae      	cmp	r6, r5
 800e94e:	bf38      	it	cc
 800e950:	2200      	movcc	r2, #0
 800e952:	18a3      	adds	r3, r4, r2
 800e954:	50a7      	str	r7, [r4, r2]
 800e956:	b107      	cbz	r7, 800e95a <rshift+0x68>
 800e958:	3304      	adds	r3, #4
 800e95a:	42a3      	cmp	r3, r4
 800e95c:	eba3 0204 	sub.w	r2, r3, r4
 800e960:	bf08      	it	eq
 800e962:	2300      	moveq	r3, #0
 800e964:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e968:	6102      	str	r2, [r0, #16]
 800e96a:	bf08      	it	eq
 800e96c:	6143      	streq	r3, [r0, #20]
 800e96e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e972:	f8dc c000 	ldr.w	ip, [ip]
 800e976:	fa0c fc08 	lsl.w	ip, ip, r8
 800e97a:	ea4c 0707 	orr.w	r7, ip, r7
 800e97e:	f849 7b04 	str.w	r7, [r9], #4
 800e982:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e986:	40cf      	lsrs	r7, r1
 800e988:	e7d9      	b.n	800e93e <rshift+0x4c>
 800e98a:	f851 cb04 	ldr.w	ip, [r1], #4
 800e98e:	f847 cf04 	str.w	ip, [r7, #4]!
 800e992:	e7c2      	b.n	800e91a <rshift+0x28>
 800e994:	4623      	mov	r3, r4
 800e996:	e7e0      	b.n	800e95a <rshift+0x68>

0800e998 <__hexdig_fun>:
 800e998:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e99c:	2b09      	cmp	r3, #9
 800e99e:	d802      	bhi.n	800e9a6 <__hexdig_fun+0xe>
 800e9a0:	3820      	subs	r0, #32
 800e9a2:	b2c0      	uxtb	r0, r0
 800e9a4:	4770      	bx	lr
 800e9a6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e9aa:	2b05      	cmp	r3, #5
 800e9ac:	d801      	bhi.n	800e9b2 <__hexdig_fun+0x1a>
 800e9ae:	3847      	subs	r0, #71	; 0x47
 800e9b0:	e7f7      	b.n	800e9a2 <__hexdig_fun+0xa>
 800e9b2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e9b6:	2b05      	cmp	r3, #5
 800e9b8:	d801      	bhi.n	800e9be <__hexdig_fun+0x26>
 800e9ba:	3827      	subs	r0, #39	; 0x27
 800e9bc:	e7f1      	b.n	800e9a2 <__hexdig_fun+0xa>
 800e9be:	2000      	movs	r0, #0
 800e9c0:	4770      	bx	lr
	...

0800e9c4 <__gethex>:
 800e9c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9c8:	b08b      	sub	sp, #44	; 0x2c
 800e9ca:	9305      	str	r3, [sp, #20]
 800e9cc:	4bb2      	ldr	r3, [pc, #712]	; (800ec98 <__gethex+0x2d4>)
 800e9ce:	9002      	str	r0, [sp, #8]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	468b      	mov	fp, r1
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	4690      	mov	r8, r2
 800e9d8:	9303      	str	r3, [sp, #12]
 800e9da:	f7f1 fc25 	bl	8000228 <strlen>
 800e9de:	4682      	mov	sl, r0
 800e9e0:	9b03      	ldr	r3, [sp, #12]
 800e9e2:	f8db 2000 	ldr.w	r2, [fp]
 800e9e6:	4403      	add	r3, r0
 800e9e8:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e9ec:	9306      	str	r3, [sp, #24]
 800e9ee:	1c93      	adds	r3, r2, #2
 800e9f0:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e9f4:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e9f8:	32fe      	adds	r2, #254	; 0xfe
 800e9fa:	18d1      	adds	r1, r2, r3
 800e9fc:	461f      	mov	r7, r3
 800e9fe:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ea02:	9101      	str	r1, [sp, #4]
 800ea04:	2830      	cmp	r0, #48	; 0x30
 800ea06:	d0f8      	beq.n	800e9fa <__gethex+0x36>
 800ea08:	f7ff ffc6 	bl	800e998 <__hexdig_fun>
 800ea0c:	4604      	mov	r4, r0
 800ea0e:	2800      	cmp	r0, #0
 800ea10:	d13a      	bne.n	800ea88 <__gethex+0xc4>
 800ea12:	4652      	mov	r2, sl
 800ea14:	4638      	mov	r0, r7
 800ea16:	9903      	ldr	r1, [sp, #12]
 800ea18:	f000 ffac 	bl	800f974 <strncmp>
 800ea1c:	4605      	mov	r5, r0
 800ea1e:	2800      	cmp	r0, #0
 800ea20:	d166      	bne.n	800eaf0 <__gethex+0x12c>
 800ea22:	f817 000a 	ldrb.w	r0, [r7, sl]
 800ea26:	eb07 060a 	add.w	r6, r7, sl
 800ea2a:	f7ff ffb5 	bl	800e998 <__hexdig_fun>
 800ea2e:	2800      	cmp	r0, #0
 800ea30:	d060      	beq.n	800eaf4 <__gethex+0x130>
 800ea32:	4633      	mov	r3, r6
 800ea34:	7818      	ldrb	r0, [r3, #0]
 800ea36:	461f      	mov	r7, r3
 800ea38:	2830      	cmp	r0, #48	; 0x30
 800ea3a:	f103 0301 	add.w	r3, r3, #1
 800ea3e:	d0f9      	beq.n	800ea34 <__gethex+0x70>
 800ea40:	f7ff ffaa 	bl	800e998 <__hexdig_fun>
 800ea44:	2301      	movs	r3, #1
 800ea46:	fab0 f480 	clz	r4, r0
 800ea4a:	4635      	mov	r5, r6
 800ea4c:	0964      	lsrs	r4, r4, #5
 800ea4e:	9301      	str	r3, [sp, #4]
 800ea50:	463a      	mov	r2, r7
 800ea52:	4616      	mov	r6, r2
 800ea54:	7830      	ldrb	r0, [r6, #0]
 800ea56:	3201      	adds	r2, #1
 800ea58:	f7ff ff9e 	bl	800e998 <__hexdig_fun>
 800ea5c:	2800      	cmp	r0, #0
 800ea5e:	d1f8      	bne.n	800ea52 <__gethex+0x8e>
 800ea60:	4652      	mov	r2, sl
 800ea62:	4630      	mov	r0, r6
 800ea64:	9903      	ldr	r1, [sp, #12]
 800ea66:	f000 ff85 	bl	800f974 <strncmp>
 800ea6a:	b980      	cbnz	r0, 800ea8e <__gethex+0xca>
 800ea6c:	b94d      	cbnz	r5, 800ea82 <__gethex+0xbe>
 800ea6e:	eb06 050a 	add.w	r5, r6, sl
 800ea72:	462a      	mov	r2, r5
 800ea74:	4616      	mov	r6, r2
 800ea76:	7830      	ldrb	r0, [r6, #0]
 800ea78:	3201      	adds	r2, #1
 800ea7a:	f7ff ff8d 	bl	800e998 <__hexdig_fun>
 800ea7e:	2800      	cmp	r0, #0
 800ea80:	d1f8      	bne.n	800ea74 <__gethex+0xb0>
 800ea82:	1bad      	subs	r5, r5, r6
 800ea84:	00ad      	lsls	r5, r5, #2
 800ea86:	e004      	b.n	800ea92 <__gethex+0xce>
 800ea88:	2400      	movs	r4, #0
 800ea8a:	4625      	mov	r5, r4
 800ea8c:	e7e0      	b.n	800ea50 <__gethex+0x8c>
 800ea8e:	2d00      	cmp	r5, #0
 800ea90:	d1f7      	bne.n	800ea82 <__gethex+0xbe>
 800ea92:	7833      	ldrb	r3, [r6, #0]
 800ea94:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ea98:	2b50      	cmp	r3, #80	; 0x50
 800ea9a:	d139      	bne.n	800eb10 <__gethex+0x14c>
 800ea9c:	7873      	ldrb	r3, [r6, #1]
 800ea9e:	2b2b      	cmp	r3, #43	; 0x2b
 800eaa0:	d02a      	beq.n	800eaf8 <__gethex+0x134>
 800eaa2:	2b2d      	cmp	r3, #45	; 0x2d
 800eaa4:	d02c      	beq.n	800eb00 <__gethex+0x13c>
 800eaa6:	f04f 0900 	mov.w	r9, #0
 800eaaa:	1c71      	adds	r1, r6, #1
 800eaac:	7808      	ldrb	r0, [r1, #0]
 800eaae:	f7ff ff73 	bl	800e998 <__hexdig_fun>
 800eab2:	1e43      	subs	r3, r0, #1
 800eab4:	b2db      	uxtb	r3, r3
 800eab6:	2b18      	cmp	r3, #24
 800eab8:	d82a      	bhi.n	800eb10 <__gethex+0x14c>
 800eaba:	f1a0 0210 	sub.w	r2, r0, #16
 800eabe:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800eac2:	f7ff ff69 	bl	800e998 <__hexdig_fun>
 800eac6:	1e43      	subs	r3, r0, #1
 800eac8:	b2db      	uxtb	r3, r3
 800eaca:	2b18      	cmp	r3, #24
 800eacc:	d91b      	bls.n	800eb06 <__gethex+0x142>
 800eace:	f1b9 0f00 	cmp.w	r9, #0
 800ead2:	d000      	beq.n	800ead6 <__gethex+0x112>
 800ead4:	4252      	negs	r2, r2
 800ead6:	4415      	add	r5, r2
 800ead8:	f8cb 1000 	str.w	r1, [fp]
 800eadc:	b1d4      	cbz	r4, 800eb14 <__gethex+0x150>
 800eade:	9b01      	ldr	r3, [sp, #4]
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	bf14      	ite	ne
 800eae4:	2700      	movne	r7, #0
 800eae6:	2706      	moveq	r7, #6
 800eae8:	4638      	mov	r0, r7
 800eaea:	b00b      	add	sp, #44	; 0x2c
 800eaec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaf0:	463e      	mov	r6, r7
 800eaf2:	4625      	mov	r5, r4
 800eaf4:	2401      	movs	r4, #1
 800eaf6:	e7cc      	b.n	800ea92 <__gethex+0xce>
 800eaf8:	f04f 0900 	mov.w	r9, #0
 800eafc:	1cb1      	adds	r1, r6, #2
 800eafe:	e7d5      	b.n	800eaac <__gethex+0xe8>
 800eb00:	f04f 0901 	mov.w	r9, #1
 800eb04:	e7fa      	b.n	800eafc <__gethex+0x138>
 800eb06:	230a      	movs	r3, #10
 800eb08:	fb03 0202 	mla	r2, r3, r2, r0
 800eb0c:	3a10      	subs	r2, #16
 800eb0e:	e7d6      	b.n	800eabe <__gethex+0xfa>
 800eb10:	4631      	mov	r1, r6
 800eb12:	e7e1      	b.n	800ead8 <__gethex+0x114>
 800eb14:	4621      	mov	r1, r4
 800eb16:	1bf3      	subs	r3, r6, r7
 800eb18:	3b01      	subs	r3, #1
 800eb1a:	2b07      	cmp	r3, #7
 800eb1c:	dc0a      	bgt.n	800eb34 <__gethex+0x170>
 800eb1e:	9802      	ldr	r0, [sp, #8]
 800eb20:	f000 fa84 	bl	800f02c <_Balloc>
 800eb24:	4604      	mov	r4, r0
 800eb26:	b940      	cbnz	r0, 800eb3a <__gethex+0x176>
 800eb28:	4602      	mov	r2, r0
 800eb2a:	21de      	movs	r1, #222	; 0xde
 800eb2c:	4b5b      	ldr	r3, [pc, #364]	; (800ec9c <__gethex+0x2d8>)
 800eb2e:	485c      	ldr	r0, [pc, #368]	; (800eca0 <__gethex+0x2dc>)
 800eb30:	f000 ffc2 	bl	800fab8 <__assert_func>
 800eb34:	3101      	adds	r1, #1
 800eb36:	105b      	asrs	r3, r3, #1
 800eb38:	e7ef      	b.n	800eb1a <__gethex+0x156>
 800eb3a:	f04f 0b00 	mov.w	fp, #0
 800eb3e:	f100 0914 	add.w	r9, r0, #20
 800eb42:	f1ca 0301 	rsb	r3, sl, #1
 800eb46:	f8cd 9010 	str.w	r9, [sp, #16]
 800eb4a:	f8cd b004 	str.w	fp, [sp, #4]
 800eb4e:	9308      	str	r3, [sp, #32]
 800eb50:	42b7      	cmp	r7, r6
 800eb52:	d33f      	bcc.n	800ebd4 <__gethex+0x210>
 800eb54:	9f04      	ldr	r7, [sp, #16]
 800eb56:	9b01      	ldr	r3, [sp, #4]
 800eb58:	f847 3b04 	str.w	r3, [r7], #4
 800eb5c:	eba7 0709 	sub.w	r7, r7, r9
 800eb60:	10bf      	asrs	r7, r7, #2
 800eb62:	6127      	str	r7, [r4, #16]
 800eb64:	4618      	mov	r0, r3
 800eb66:	f000 fb1f 	bl	800f1a8 <__hi0bits>
 800eb6a:	017f      	lsls	r7, r7, #5
 800eb6c:	f8d8 6000 	ldr.w	r6, [r8]
 800eb70:	1a3f      	subs	r7, r7, r0
 800eb72:	42b7      	cmp	r7, r6
 800eb74:	dd62      	ble.n	800ec3c <__gethex+0x278>
 800eb76:	1bbf      	subs	r7, r7, r6
 800eb78:	4639      	mov	r1, r7
 800eb7a:	4620      	mov	r0, r4
 800eb7c:	f000 fe9f 	bl	800f8be <__any_on>
 800eb80:	4682      	mov	sl, r0
 800eb82:	b1a8      	cbz	r0, 800ebb0 <__gethex+0x1ec>
 800eb84:	f04f 0a01 	mov.w	sl, #1
 800eb88:	1e7b      	subs	r3, r7, #1
 800eb8a:	1159      	asrs	r1, r3, #5
 800eb8c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800eb90:	f003 021f 	and.w	r2, r3, #31
 800eb94:	fa0a f202 	lsl.w	r2, sl, r2
 800eb98:	420a      	tst	r2, r1
 800eb9a:	d009      	beq.n	800ebb0 <__gethex+0x1ec>
 800eb9c:	4553      	cmp	r3, sl
 800eb9e:	dd05      	ble.n	800ebac <__gethex+0x1e8>
 800eba0:	4620      	mov	r0, r4
 800eba2:	1eb9      	subs	r1, r7, #2
 800eba4:	f000 fe8b 	bl	800f8be <__any_on>
 800eba8:	2800      	cmp	r0, #0
 800ebaa:	d144      	bne.n	800ec36 <__gethex+0x272>
 800ebac:	f04f 0a02 	mov.w	sl, #2
 800ebb0:	4639      	mov	r1, r7
 800ebb2:	4620      	mov	r0, r4
 800ebb4:	f7ff fe9d 	bl	800e8f2 <rshift>
 800ebb8:	443d      	add	r5, r7
 800ebba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ebbe:	42ab      	cmp	r3, r5
 800ebc0:	da4a      	bge.n	800ec58 <__gethex+0x294>
 800ebc2:	4621      	mov	r1, r4
 800ebc4:	9802      	ldr	r0, [sp, #8]
 800ebc6:	f000 fa56 	bl	800f076 <_Bfree>
 800ebca:	2300      	movs	r3, #0
 800ebcc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ebce:	27a3      	movs	r7, #163	; 0xa3
 800ebd0:	6013      	str	r3, [r2, #0]
 800ebd2:	e789      	b.n	800eae8 <__gethex+0x124>
 800ebd4:	1e73      	subs	r3, r6, #1
 800ebd6:	9a06      	ldr	r2, [sp, #24]
 800ebd8:	9307      	str	r3, [sp, #28]
 800ebda:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ebde:	4293      	cmp	r3, r2
 800ebe0:	d019      	beq.n	800ec16 <__gethex+0x252>
 800ebe2:	f1bb 0f20 	cmp.w	fp, #32
 800ebe6:	d107      	bne.n	800ebf8 <__gethex+0x234>
 800ebe8:	9b04      	ldr	r3, [sp, #16]
 800ebea:	9a01      	ldr	r2, [sp, #4]
 800ebec:	f843 2b04 	str.w	r2, [r3], #4
 800ebf0:	9304      	str	r3, [sp, #16]
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	469b      	mov	fp, r3
 800ebf6:	9301      	str	r3, [sp, #4]
 800ebf8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ebfc:	f7ff fecc 	bl	800e998 <__hexdig_fun>
 800ec00:	9b01      	ldr	r3, [sp, #4]
 800ec02:	f000 000f 	and.w	r0, r0, #15
 800ec06:	fa00 f00b 	lsl.w	r0, r0, fp
 800ec0a:	4303      	orrs	r3, r0
 800ec0c:	9301      	str	r3, [sp, #4]
 800ec0e:	f10b 0b04 	add.w	fp, fp, #4
 800ec12:	9b07      	ldr	r3, [sp, #28]
 800ec14:	e00d      	b.n	800ec32 <__gethex+0x26e>
 800ec16:	9a08      	ldr	r2, [sp, #32]
 800ec18:	1e73      	subs	r3, r6, #1
 800ec1a:	4413      	add	r3, r2
 800ec1c:	42bb      	cmp	r3, r7
 800ec1e:	d3e0      	bcc.n	800ebe2 <__gethex+0x21e>
 800ec20:	4618      	mov	r0, r3
 800ec22:	4652      	mov	r2, sl
 800ec24:	9903      	ldr	r1, [sp, #12]
 800ec26:	9309      	str	r3, [sp, #36]	; 0x24
 800ec28:	f000 fea4 	bl	800f974 <strncmp>
 800ec2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec2e:	2800      	cmp	r0, #0
 800ec30:	d1d7      	bne.n	800ebe2 <__gethex+0x21e>
 800ec32:	461e      	mov	r6, r3
 800ec34:	e78c      	b.n	800eb50 <__gethex+0x18c>
 800ec36:	f04f 0a03 	mov.w	sl, #3
 800ec3a:	e7b9      	b.n	800ebb0 <__gethex+0x1ec>
 800ec3c:	da09      	bge.n	800ec52 <__gethex+0x28e>
 800ec3e:	1bf7      	subs	r7, r6, r7
 800ec40:	4621      	mov	r1, r4
 800ec42:	463a      	mov	r2, r7
 800ec44:	9802      	ldr	r0, [sp, #8]
 800ec46:	f000 fbfb 	bl	800f440 <__lshift>
 800ec4a:	4604      	mov	r4, r0
 800ec4c:	1bed      	subs	r5, r5, r7
 800ec4e:	f100 0914 	add.w	r9, r0, #20
 800ec52:	f04f 0a00 	mov.w	sl, #0
 800ec56:	e7b0      	b.n	800ebba <__gethex+0x1f6>
 800ec58:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ec5c:	42a8      	cmp	r0, r5
 800ec5e:	dd72      	ble.n	800ed46 <__gethex+0x382>
 800ec60:	1b45      	subs	r5, r0, r5
 800ec62:	42ae      	cmp	r6, r5
 800ec64:	dc35      	bgt.n	800ecd2 <__gethex+0x30e>
 800ec66:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ec6a:	2b02      	cmp	r3, #2
 800ec6c:	d029      	beq.n	800ecc2 <__gethex+0x2fe>
 800ec6e:	2b03      	cmp	r3, #3
 800ec70:	d02b      	beq.n	800ecca <__gethex+0x306>
 800ec72:	2b01      	cmp	r3, #1
 800ec74:	d11c      	bne.n	800ecb0 <__gethex+0x2ec>
 800ec76:	42ae      	cmp	r6, r5
 800ec78:	d11a      	bne.n	800ecb0 <__gethex+0x2ec>
 800ec7a:	2e01      	cmp	r6, #1
 800ec7c:	d112      	bne.n	800eca4 <__gethex+0x2e0>
 800ec7e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ec82:	9a05      	ldr	r2, [sp, #20]
 800ec84:	2762      	movs	r7, #98	; 0x62
 800ec86:	6013      	str	r3, [r2, #0]
 800ec88:	2301      	movs	r3, #1
 800ec8a:	6123      	str	r3, [r4, #16]
 800ec8c:	f8c9 3000 	str.w	r3, [r9]
 800ec90:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ec92:	601c      	str	r4, [r3, #0]
 800ec94:	e728      	b.n	800eae8 <__gethex+0x124>
 800ec96:	bf00      	nop
 800ec98:	0805ffd0 	.word	0x0805ffd0
 800ec9c:	0805ff01 	.word	0x0805ff01
 800eca0:	0805ff6d 	.word	0x0805ff6d
 800eca4:	4620      	mov	r0, r4
 800eca6:	1e71      	subs	r1, r6, #1
 800eca8:	f000 fe09 	bl	800f8be <__any_on>
 800ecac:	2800      	cmp	r0, #0
 800ecae:	d1e6      	bne.n	800ec7e <__gethex+0x2ba>
 800ecb0:	4621      	mov	r1, r4
 800ecb2:	9802      	ldr	r0, [sp, #8]
 800ecb4:	f000 f9df 	bl	800f076 <_Bfree>
 800ecb8:	2300      	movs	r3, #0
 800ecba:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ecbc:	2750      	movs	r7, #80	; 0x50
 800ecbe:	6013      	str	r3, [r2, #0]
 800ecc0:	e712      	b.n	800eae8 <__gethex+0x124>
 800ecc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d1f3      	bne.n	800ecb0 <__gethex+0x2ec>
 800ecc8:	e7d9      	b.n	800ec7e <__gethex+0x2ba>
 800ecca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d1d6      	bne.n	800ec7e <__gethex+0x2ba>
 800ecd0:	e7ee      	b.n	800ecb0 <__gethex+0x2ec>
 800ecd2:	1e6f      	subs	r7, r5, #1
 800ecd4:	f1ba 0f00 	cmp.w	sl, #0
 800ecd8:	d132      	bne.n	800ed40 <__gethex+0x37c>
 800ecda:	b127      	cbz	r7, 800ece6 <__gethex+0x322>
 800ecdc:	4639      	mov	r1, r7
 800ecde:	4620      	mov	r0, r4
 800ece0:	f000 fded 	bl	800f8be <__any_on>
 800ece4:	4682      	mov	sl, r0
 800ece6:	2101      	movs	r1, #1
 800ece8:	117b      	asrs	r3, r7, #5
 800ecea:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ecee:	f007 071f 	and.w	r7, r7, #31
 800ecf2:	fa01 f707 	lsl.w	r7, r1, r7
 800ecf6:	421f      	tst	r7, r3
 800ecf8:	f04f 0702 	mov.w	r7, #2
 800ecfc:	4629      	mov	r1, r5
 800ecfe:	4620      	mov	r0, r4
 800ed00:	bf18      	it	ne
 800ed02:	f04a 0a02 	orrne.w	sl, sl, #2
 800ed06:	1b76      	subs	r6, r6, r5
 800ed08:	f7ff fdf3 	bl	800e8f2 <rshift>
 800ed0c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ed10:	f1ba 0f00 	cmp.w	sl, #0
 800ed14:	d048      	beq.n	800eda8 <__gethex+0x3e4>
 800ed16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ed1a:	2b02      	cmp	r3, #2
 800ed1c:	d015      	beq.n	800ed4a <__gethex+0x386>
 800ed1e:	2b03      	cmp	r3, #3
 800ed20:	d017      	beq.n	800ed52 <__gethex+0x38e>
 800ed22:	2b01      	cmp	r3, #1
 800ed24:	d109      	bne.n	800ed3a <__gethex+0x376>
 800ed26:	f01a 0f02 	tst.w	sl, #2
 800ed2a:	d006      	beq.n	800ed3a <__gethex+0x376>
 800ed2c:	f8d9 0000 	ldr.w	r0, [r9]
 800ed30:	ea4a 0a00 	orr.w	sl, sl, r0
 800ed34:	f01a 0f01 	tst.w	sl, #1
 800ed38:	d10e      	bne.n	800ed58 <__gethex+0x394>
 800ed3a:	f047 0710 	orr.w	r7, r7, #16
 800ed3e:	e033      	b.n	800eda8 <__gethex+0x3e4>
 800ed40:	f04f 0a01 	mov.w	sl, #1
 800ed44:	e7cf      	b.n	800ece6 <__gethex+0x322>
 800ed46:	2701      	movs	r7, #1
 800ed48:	e7e2      	b.n	800ed10 <__gethex+0x34c>
 800ed4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ed4c:	f1c3 0301 	rsb	r3, r3, #1
 800ed50:	9315      	str	r3, [sp, #84]	; 0x54
 800ed52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d0f0      	beq.n	800ed3a <__gethex+0x376>
 800ed58:	f04f 0c00 	mov.w	ip, #0
 800ed5c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ed60:	f104 0314 	add.w	r3, r4, #20
 800ed64:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ed68:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ed6c:	4618      	mov	r0, r3
 800ed6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed72:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ed76:	d01c      	beq.n	800edb2 <__gethex+0x3ee>
 800ed78:	3201      	adds	r2, #1
 800ed7a:	6002      	str	r2, [r0, #0]
 800ed7c:	2f02      	cmp	r7, #2
 800ed7e:	f104 0314 	add.w	r3, r4, #20
 800ed82:	d13d      	bne.n	800ee00 <__gethex+0x43c>
 800ed84:	f8d8 2000 	ldr.w	r2, [r8]
 800ed88:	3a01      	subs	r2, #1
 800ed8a:	42b2      	cmp	r2, r6
 800ed8c:	d10a      	bne.n	800eda4 <__gethex+0x3e0>
 800ed8e:	2201      	movs	r2, #1
 800ed90:	1171      	asrs	r1, r6, #5
 800ed92:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ed96:	f006 061f 	and.w	r6, r6, #31
 800ed9a:	fa02 f606 	lsl.w	r6, r2, r6
 800ed9e:	421e      	tst	r6, r3
 800eda0:	bf18      	it	ne
 800eda2:	4617      	movne	r7, r2
 800eda4:	f047 0720 	orr.w	r7, r7, #32
 800eda8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800edaa:	601c      	str	r4, [r3, #0]
 800edac:	9b05      	ldr	r3, [sp, #20]
 800edae:	601d      	str	r5, [r3, #0]
 800edb0:	e69a      	b.n	800eae8 <__gethex+0x124>
 800edb2:	4299      	cmp	r1, r3
 800edb4:	f843 cc04 	str.w	ip, [r3, #-4]
 800edb8:	d8d8      	bhi.n	800ed6c <__gethex+0x3a8>
 800edba:	68a3      	ldr	r3, [r4, #8]
 800edbc:	459b      	cmp	fp, r3
 800edbe:	db17      	blt.n	800edf0 <__gethex+0x42c>
 800edc0:	6861      	ldr	r1, [r4, #4]
 800edc2:	9802      	ldr	r0, [sp, #8]
 800edc4:	3101      	adds	r1, #1
 800edc6:	f000 f931 	bl	800f02c <_Balloc>
 800edca:	4681      	mov	r9, r0
 800edcc:	b918      	cbnz	r0, 800edd6 <__gethex+0x412>
 800edce:	4602      	mov	r2, r0
 800edd0:	2184      	movs	r1, #132	; 0x84
 800edd2:	4b19      	ldr	r3, [pc, #100]	; (800ee38 <__gethex+0x474>)
 800edd4:	e6ab      	b.n	800eb2e <__gethex+0x16a>
 800edd6:	6922      	ldr	r2, [r4, #16]
 800edd8:	f104 010c 	add.w	r1, r4, #12
 800eddc:	3202      	adds	r2, #2
 800edde:	0092      	lsls	r2, r2, #2
 800ede0:	300c      	adds	r0, #12
 800ede2:	f000 f8fb 	bl	800efdc <memcpy>
 800ede6:	4621      	mov	r1, r4
 800ede8:	9802      	ldr	r0, [sp, #8]
 800edea:	f000 f944 	bl	800f076 <_Bfree>
 800edee:	464c      	mov	r4, r9
 800edf0:	6923      	ldr	r3, [r4, #16]
 800edf2:	1c5a      	adds	r2, r3, #1
 800edf4:	6122      	str	r2, [r4, #16]
 800edf6:	2201      	movs	r2, #1
 800edf8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800edfc:	615a      	str	r2, [r3, #20]
 800edfe:	e7bd      	b.n	800ed7c <__gethex+0x3b8>
 800ee00:	6922      	ldr	r2, [r4, #16]
 800ee02:	455a      	cmp	r2, fp
 800ee04:	dd0b      	ble.n	800ee1e <__gethex+0x45a>
 800ee06:	2101      	movs	r1, #1
 800ee08:	4620      	mov	r0, r4
 800ee0a:	f7ff fd72 	bl	800e8f2 <rshift>
 800ee0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ee12:	3501      	adds	r5, #1
 800ee14:	42ab      	cmp	r3, r5
 800ee16:	f6ff aed4 	blt.w	800ebc2 <__gethex+0x1fe>
 800ee1a:	2701      	movs	r7, #1
 800ee1c:	e7c2      	b.n	800eda4 <__gethex+0x3e0>
 800ee1e:	f016 061f 	ands.w	r6, r6, #31
 800ee22:	d0fa      	beq.n	800ee1a <__gethex+0x456>
 800ee24:	4453      	add	r3, sl
 800ee26:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ee2a:	f000 f9bd 	bl	800f1a8 <__hi0bits>
 800ee2e:	f1c6 0620 	rsb	r6, r6, #32
 800ee32:	42b0      	cmp	r0, r6
 800ee34:	dbe7      	blt.n	800ee06 <__gethex+0x442>
 800ee36:	e7f0      	b.n	800ee1a <__gethex+0x456>
 800ee38:	0805ff01 	.word	0x0805ff01

0800ee3c <L_shift>:
 800ee3c:	f1c2 0208 	rsb	r2, r2, #8
 800ee40:	0092      	lsls	r2, r2, #2
 800ee42:	b570      	push	{r4, r5, r6, lr}
 800ee44:	f1c2 0620 	rsb	r6, r2, #32
 800ee48:	6843      	ldr	r3, [r0, #4]
 800ee4a:	6804      	ldr	r4, [r0, #0]
 800ee4c:	fa03 f506 	lsl.w	r5, r3, r6
 800ee50:	432c      	orrs	r4, r5
 800ee52:	40d3      	lsrs	r3, r2
 800ee54:	6004      	str	r4, [r0, #0]
 800ee56:	f840 3f04 	str.w	r3, [r0, #4]!
 800ee5a:	4288      	cmp	r0, r1
 800ee5c:	d3f4      	bcc.n	800ee48 <L_shift+0xc>
 800ee5e:	bd70      	pop	{r4, r5, r6, pc}

0800ee60 <__match>:
 800ee60:	b530      	push	{r4, r5, lr}
 800ee62:	6803      	ldr	r3, [r0, #0]
 800ee64:	3301      	adds	r3, #1
 800ee66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ee6a:	b914      	cbnz	r4, 800ee72 <__match+0x12>
 800ee6c:	6003      	str	r3, [r0, #0]
 800ee6e:	2001      	movs	r0, #1
 800ee70:	bd30      	pop	{r4, r5, pc}
 800ee72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee76:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ee7a:	2d19      	cmp	r5, #25
 800ee7c:	bf98      	it	ls
 800ee7e:	3220      	addls	r2, #32
 800ee80:	42a2      	cmp	r2, r4
 800ee82:	d0f0      	beq.n	800ee66 <__match+0x6>
 800ee84:	2000      	movs	r0, #0
 800ee86:	e7f3      	b.n	800ee70 <__match+0x10>

0800ee88 <__hexnan>:
 800ee88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee8c:	2500      	movs	r5, #0
 800ee8e:	680b      	ldr	r3, [r1, #0]
 800ee90:	4682      	mov	sl, r0
 800ee92:	115e      	asrs	r6, r3, #5
 800ee94:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ee98:	f013 031f 	ands.w	r3, r3, #31
 800ee9c:	bf18      	it	ne
 800ee9e:	3604      	addne	r6, #4
 800eea0:	1f37      	subs	r7, r6, #4
 800eea2:	46b9      	mov	r9, r7
 800eea4:	463c      	mov	r4, r7
 800eea6:	46ab      	mov	fp, r5
 800eea8:	b087      	sub	sp, #28
 800eeaa:	4690      	mov	r8, r2
 800eeac:	6802      	ldr	r2, [r0, #0]
 800eeae:	9301      	str	r3, [sp, #4]
 800eeb0:	f846 5c04 	str.w	r5, [r6, #-4]
 800eeb4:	9502      	str	r5, [sp, #8]
 800eeb6:	7851      	ldrb	r1, [r2, #1]
 800eeb8:	1c53      	adds	r3, r2, #1
 800eeba:	9303      	str	r3, [sp, #12]
 800eebc:	b341      	cbz	r1, 800ef10 <__hexnan+0x88>
 800eebe:	4608      	mov	r0, r1
 800eec0:	9205      	str	r2, [sp, #20]
 800eec2:	9104      	str	r1, [sp, #16]
 800eec4:	f7ff fd68 	bl	800e998 <__hexdig_fun>
 800eec8:	2800      	cmp	r0, #0
 800eeca:	d14f      	bne.n	800ef6c <__hexnan+0xe4>
 800eecc:	9904      	ldr	r1, [sp, #16]
 800eece:	9a05      	ldr	r2, [sp, #20]
 800eed0:	2920      	cmp	r1, #32
 800eed2:	d818      	bhi.n	800ef06 <__hexnan+0x7e>
 800eed4:	9b02      	ldr	r3, [sp, #8]
 800eed6:	459b      	cmp	fp, r3
 800eed8:	dd13      	ble.n	800ef02 <__hexnan+0x7a>
 800eeda:	454c      	cmp	r4, r9
 800eedc:	d206      	bcs.n	800eeec <__hexnan+0x64>
 800eede:	2d07      	cmp	r5, #7
 800eee0:	dc04      	bgt.n	800eeec <__hexnan+0x64>
 800eee2:	462a      	mov	r2, r5
 800eee4:	4649      	mov	r1, r9
 800eee6:	4620      	mov	r0, r4
 800eee8:	f7ff ffa8 	bl	800ee3c <L_shift>
 800eeec:	4544      	cmp	r4, r8
 800eeee:	d950      	bls.n	800ef92 <__hexnan+0x10a>
 800eef0:	2300      	movs	r3, #0
 800eef2:	f1a4 0904 	sub.w	r9, r4, #4
 800eef6:	f844 3c04 	str.w	r3, [r4, #-4]
 800eefa:	461d      	mov	r5, r3
 800eefc:	464c      	mov	r4, r9
 800eefe:	f8cd b008 	str.w	fp, [sp, #8]
 800ef02:	9a03      	ldr	r2, [sp, #12]
 800ef04:	e7d7      	b.n	800eeb6 <__hexnan+0x2e>
 800ef06:	2929      	cmp	r1, #41	; 0x29
 800ef08:	d156      	bne.n	800efb8 <__hexnan+0x130>
 800ef0a:	3202      	adds	r2, #2
 800ef0c:	f8ca 2000 	str.w	r2, [sl]
 800ef10:	f1bb 0f00 	cmp.w	fp, #0
 800ef14:	d050      	beq.n	800efb8 <__hexnan+0x130>
 800ef16:	454c      	cmp	r4, r9
 800ef18:	d206      	bcs.n	800ef28 <__hexnan+0xa0>
 800ef1a:	2d07      	cmp	r5, #7
 800ef1c:	dc04      	bgt.n	800ef28 <__hexnan+0xa0>
 800ef1e:	462a      	mov	r2, r5
 800ef20:	4649      	mov	r1, r9
 800ef22:	4620      	mov	r0, r4
 800ef24:	f7ff ff8a 	bl	800ee3c <L_shift>
 800ef28:	4544      	cmp	r4, r8
 800ef2a:	d934      	bls.n	800ef96 <__hexnan+0x10e>
 800ef2c:	4623      	mov	r3, r4
 800ef2e:	f1a8 0204 	sub.w	r2, r8, #4
 800ef32:	f853 1b04 	ldr.w	r1, [r3], #4
 800ef36:	429f      	cmp	r7, r3
 800ef38:	f842 1f04 	str.w	r1, [r2, #4]!
 800ef3c:	d2f9      	bcs.n	800ef32 <__hexnan+0xaa>
 800ef3e:	1b3b      	subs	r3, r7, r4
 800ef40:	f023 0303 	bic.w	r3, r3, #3
 800ef44:	3304      	adds	r3, #4
 800ef46:	3401      	adds	r4, #1
 800ef48:	3e03      	subs	r6, #3
 800ef4a:	42b4      	cmp	r4, r6
 800ef4c:	bf88      	it	hi
 800ef4e:	2304      	movhi	r3, #4
 800ef50:	2200      	movs	r2, #0
 800ef52:	4443      	add	r3, r8
 800ef54:	f843 2b04 	str.w	r2, [r3], #4
 800ef58:	429f      	cmp	r7, r3
 800ef5a:	d2fb      	bcs.n	800ef54 <__hexnan+0xcc>
 800ef5c:	683b      	ldr	r3, [r7, #0]
 800ef5e:	b91b      	cbnz	r3, 800ef68 <__hexnan+0xe0>
 800ef60:	4547      	cmp	r7, r8
 800ef62:	d127      	bne.n	800efb4 <__hexnan+0x12c>
 800ef64:	2301      	movs	r3, #1
 800ef66:	603b      	str	r3, [r7, #0]
 800ef68:	2005      	movs	r0, #5
 800ef6a:	e026      	b.n	800efba <__hexnan+0x132>
 800ef6c:	3501      	adds	r5, #1
 800ef6e:	2d08      	cmp	r5, #8
 800ef70:	f10b 0b01 	add.w	fp, fp, #1
 800ef74:	dd06      	ble.n	800ef84 <__hexnan+0xfc>
 800ef76:	4544      	cmp	r4, r8
 800ef78:	d9c3      	bls.n	800ef02 <__hexnan+0x7a>
 800ef7a:	2300      	movs	r3, #0
 800ef7c:	2501      	movs	r5, #1
 800ef7e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ef82:	3c04      	subs	r4, #4
 800ef84:	6822      	ldr	r2, [r4, #0]
 800ef86:	f000 000f 	and.w	r0, r0, #15
 800ef8a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ef8e:	6022      	str	r2, [r4, #0]
 800ef90:	e7b7      	b.n	800ef02 <__hexnan+0x7a>
 800ef92:	2508      	movs	r5, #8
 800ef94:	e7b5      	b.n	800ef02 <__hexnan+0x7a>
 800ef96:	9b01      	ldr	r3, [sp, #4]
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d0df      	beq.n	800ef5c <__hexnan+0xd4>
 800ef9c:	f04f 32ff 	mov.w	r2, #4294967295
 800efa0:	f1c3 0320 	rsb	r3, r3, #32
 800efa4:	fa22 f303 	lsr.w	r3, r2, r3
 800efa8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800efac:	401a      	ands	r2, r3
 800efae:	f846 2c04 	str.w	r2, [r6, #-4]
 800efb2:	e7d3      	b.n	800ef5c <__hexnan+0xd4>
 800efb4:	3f04      	subs	r7, #4
 800efb6:	e7d1      	b.n	800ef5c <__hexnan+0xd4>
 800efb8:	2004      	movs	r0, #4
 800efba:	b007      	add	sp, #28
 800efbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800efc0 <memchr>:
 800efc0:	4603      	mov	r3, r0
 800efc2:	b510      	push	{r4, lr}
 800efc4:	b2c9      	uxtb	r1, r1
 800efc6:	4402      	add	r2, r0
 800efc8:	4293      	cmp	r3, r2
 800efca:	4618      	mov	r0, r3
 800efcc:	d101      	bne.n	800efd2 <memchr+0x12>
 800efce:	2000      	movs	r0, #0
 800efd0:	e003      	b.n	800efda <memchr+0x1a>
 800efd2:	7804      	ldrb	r4, [r0, #0]
 800efd4:	3301      	adds	r3, #1
 800efd6:	428c      	cmp	r4, r1
 800efd8:	d1f6      	bne.n	800efc8 <memchr+0x8>
 800efda:	bd10      	pop	{r4, pc}

0800efdc <memcpy>:
 800efdc:	440a      	add	r2, r1
 800efde:	4291      	cmp	r1, r2
 800efe0:	f100 33ff 	add.w	r3, r0, #4294967295
 800efe4:	d100      	bne.n	800efe8 <memcpy+0xc>
 800efe6:	4770      	bx	lr
 800efe8:	b510      	push	{r4, lr}
 800efea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800efee:	4291      	cmp	r1, r2
 800eff0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eff4:	d1f9      	bne.n	800efea <memcpy+0xe>
 800eff6:	bd10      	pop	{r4, pc}

0800eff8 <memmove>:
 800eff8:	4288      	cmp	r0, r1
 800effa:	b510      	push	{r4, lr}
 800effc:	eb01 0402 	add.w	r4, r1, r2
 800f000:	d902      	bls.n	800f008 <memmove+0x10>
 800f002:	4284      	cmp	r4, r0
 800f004:	4623      	mov	r3, r4
 800f006:	d807      	bhi.n	800f018 <memmove+0x20>
 800f008:	1e43      	subs	r3, r0, #1
 800f00a:	42a1      	cmp	r1, r4
 800f00c:	d008      	beq.n	800f020 <memmove+0x28>
 800f00e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f012:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f016:	e7f8      	b.n	800f00a <memmove+0x12>
 800f018:	4601      	mov	r1, r0
 800f01a:	4402      	add	r2, r0
 800f01c:	428a      	cmp	r2, r1
 800f01e:	d100      	bne.n	800f022 <memmove+0x2a>
 800f020:	bd10      	pop	{r4, pc}
 800f022:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f026:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f02a:	e7f7      	b.n	800f01c <memmove+0x24>

0800f02c <_Balloc>:
 800f02c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800f02e:	b570      	push	{r4, r5, r6, lr}
 800f030:	4605      	mov	r5, r0
 800f032:	460c      	mov	r4, r1
 800f034:	b17b      	cbz	r3, 800f056 <_Balloc+0x2a>
 800f036:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800f038:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800f03c:	b9a0      	cbnz	r0, 800f068 <_Balloc+0x3c>
 800f03e:	2101      	movs	r1, #1
 800f040:	fa01 f604 	lsl.w	r6, r1, r4
 800f044:	1d72      	adds	r2, r6, #5
 800f046:	4628      	mov	r0, r5
 800f048:	0092      	lsls	r2, r2, #2
 800f04a:	f000 fd53 	bl	800faf4 <_calloc_r>
 800f04e:	b148      	cbz	r0, 800f064 <_Balloc+0x38>
 800f050:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800f054:	e00b      	b.n	800f06e <_Balloc+0x42>
 800f056:	2221      	movs	r2, #33	; 0x21
 800f058:	2104      	movs	r1, #4
 800f05a:	f000 fd4b 	bl	800faf4 <_calloc_r>
 800f05e:	64e8      	str	r0, [r5, #76]	; 0x4c
 800f060:	2800      	cmp	r0, #0
 800f062:	d1e8      	bne.n	800f036 <_Balloc+0xa>
 800f064:	2000      	movs	r0, #0
 800f066:	bd70      	pop	{r4, r5, r6, pc}
 800f068:	6802      	ldr	r2, [r0, #0]
 800f06a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800f06e:	2300      	movs	r3, #0
 800f070:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f074:	e7f7      	b.n	800f066 <_Balloc+0x3a>

0800f076 <_Bfree>:
 800f076:	b131      	cbz	r1, 800f086 <_Bfree+0x10>
 800f078:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800f07a:	684a      	ldr	r2, [r1, #4]
 800f07c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f080:	6008      	str	r0, [r1, #0]
 800f082:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f086:	4770      	bx	lr

0800f088 <__multadd>:
 800f088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f08c:	4607      	mov	r7, r0
 800f08e:	460c      	mov	r4, r1
 800f090:	461e      	mov	r6, r3
 800f092:	2000      	movs	r0, #0
 800f094:	690d      	ldr	r5, [r1, #16]
 800f096:	f101 0c14 	add.w	ip, r1, #20
 800f09a:	f8dc 3000 	ldr.w	r3, [ip]
 800f09e:	3001      	adds	r0, #1
 800f0a0:	b299      	uxth	r1, r3
 800f0a2:	fb02 6101 	mla	r1, r2, r1, r6
 800f0a6:	0c1e      	lsrs	r6, r3, #16
 800f0a8:	0c0b      	lsrs	r3, r1, #16
 800f0aa:	fb02 3306 	mla	r3, r2, r6, r3
 800f0ae:	b289      	uxth	r1, r1
 800f0b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f0b4:	4285      	cmp	r5, r0
 800f0b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f0ba:	f84c 1b04 	str.w	r1, [ip], #4
 800f0be:	dcec      	bgt.n	800f09a <__multadd+0x12>
 800f0c0:	b30e      	cbz	r6, 800f106 <__multadd+0x7e>
 800f0c2:	68a3      	ldr	r3, [r4, #8]
 800f0c4:	42ab      	cmp	r3, r5
 800f0c6:	dc19      	bgt.n	800f0fc <__multadd+0x74>
 800f0c8:	6861      	ldr	r1, [r4, #4]
 800f0ca:	4638      	mov	r0, r7
 800f0cc:	3101      	adds	r1, #1
 800f0ce:	f7ff ffad 	bl	800f02c <_Balloc>
 800f0d2:	4680      	mov	r8, r0
 800f0d4:	b928      	cbnz	r0, 800f0e2 <__multadd+0x5a>
 800f0d6:	4602      	mov	r2, r0
 800f0d8:	21b5      	movs	r1, #181	; 0xb5
 800f0da:	4b0c      	ldr	r3, [pc, #48]	; (800f10c <__multadd+0x84>)
 800f0dc:	480c      	ldr	r0, [pc, #48]	; (800f110 <__multadd+0x88>)
 800f0de:	f000 fceb 	bl	800fab8 <__assert_func>
 800f0e2:	6922      	ldr	r2, [r4, #16]
 800f0e4:	f104 010c 	add.w	r1, r4, #12
 800f0e8:	3202      	adds	r2, #2
 800f0ea:	0092      	lsls	r2, r2, #2
 800f0ec:	300c      	adds	r0, #12
 800f0ee:	f7ff ff75 	bl	800efdc <memcpy>
 800f0f2:	4621      	mov	r1, r4
 800f0f4:	4638      	mov	r0, r7
 800f0f6:	f7ff ffbe 	bl	800f076 <_Bfree>
 800f0fa:	4644      	mov	r4, r8
 800f0fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f100:	3501      	adds	r5, #1
 800f102:	615e      	str	r6, [r3, #20]
 800f104:	6125      	str	r5, [r4, #16]
 800f106:	4620      	mov	r0, r4
 800f108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f10c:	0805ff01 	.word	0x0805ff01
 800f110:	0805ffdc 	.word	0x0805ffdc

0800f114 <__s2b>:
 800f114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f118:	4615      	mov	r5, r2
 800f11a:	2209      	movs	r2, #9
 800f11c:	461f      	mov	r7, r3
 800f11e:	3308      	adds	r3, #8
 800f120:	460c      	mov	r4, r1
 800f122:	fb93 f3f2 	sdiv	r3, r3, r2
 800f126:	4606      	mov	r6, r0
 800f128:	2201      	movs	r2, #1
 800f12a:	2100      	movs	r1, #0
 800f12c:	429a      	cmp	r2, r3
 800f12e:	db09      	blt.n	800f144 <__s2b+0x30>
 800f130:	4630      	mov	r0, r6
 800f132:	f7ff ff7b 	bl	800f02c <_Balloc>
 800f136:	b940      	cbnz	r0, 800f14a <__s2b+0x36>
 800f138:	4602      	mov	r2, r0
 800f13a:	21ce      	movs	r1, #206	; 0xce
 800f13c:	4b18      	ldr	r3, [pc, #96]	; (800f1a0 <__s2b+0x8c>)
 800f13e:	4819      	ldr	r0, [pc, #100]	; (800f1a4 <__s2b+0x90>)
 800f140:	f000 fcba 	bl	800fab8 <__assert_func>
 800f144:	0052      	lsls	r2, r2, #1
 800f146:	3101      	adds	r1, #1
 800f148:	e7f0      	b.n	800f12c <__s2b+0x18>
 800f14a:	9b08      	ldr	r3, [sp, #32]
 800f14c:	2d09      	cmp	r5, #9
 800f14e:	6143      	str	r3, [r0, #20]
 800f150:	f04f 0301 	mov.w	r3, #1
 800f154:	6103      	str	r3, [r0, #16]
 800f156:	dd16      	ble.n	800f186 <__s2b+0x72>
 800f158:	f104 0909 	add.w	r9, r4, #9
 800f15c:	46c8      	mov	r8, r9
 800f15e:	442c      	add	r4, r5
 800f160:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f164:	4601      	mov	r1, r0
 800f166:	220a      	movs	r2, #10
 800f168:	4630      	mov	r0, r6
 800f16a:	3b30      	subs	r3, #48	; 0x30
 800f16c:	f7ff ff8c 	bl	800f088 <__multadd>
 800f170:	45a0      	cmp	r8, r4
 800f172:	d1f5      	bne.n	800f160 <__s2b+0x4c>
 800f174:	f1a5 0408 	sub.w	r4, r5, #8
 800f178:	444c      	add	r4, r9
 800f17a:	1b2d      	subs	r5, r5, r4
 800f17c:	1963      	adds	r3, r4, r5
 800f17e:	42bb      	cmp	r3, r7
 800f180:	db04      	blt.n	800f18c <__s2b+0x78>
 800f182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f186:	2509      	movs	r5, #9
 800f188:	340a      	adds	r4, #10
 800f18a:	e7f6      	b.n	800f17a <__s2b+0x66>
 800f18c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f190:	4601      	mov	r1, r0
 800f192:	220a      	movs	r2, #10
 800f194:	4630      	mov	r0, r6
 800f196:	3b30      	subs	r3, #48	; 0x30
 800f198:	f7ff ff76 	bl	800f088 <__multadd>
 800f19c:	e7ee      	b.n	800f17c <__s2b+0x68>
 800f19e:	bf00      	nop
 800f1a0:	0805ff01 	.word	0x0805ff01
 800f1a4:	0805ffdc 	.word	0x0805ffdc

0800f1a8 <__hi0bits>:
 800f1a8:	0c02      	lsrs	r2, r0, #16
 800f1aa:	0412      	lsls	r2, r2, #16
 800f1ac:	4603      	mov	r3, r0
 800f1ae:	b9ca      	cbnz	r2, 800f1e4 <__hi0bits+0x3c>
 800f1b0:	0403      	lsls	r3, r0, #16
 800f1b2:	2010      	movs	r0, #16
 800f1b4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f1b8:	bf04      	itt	eq
 800f1ba:	021b      	lsleq	r3, r3, #8
 800f1bc:	3008      	addeq	r0, #8
 800f1be:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f1c2:	bf04      	itt	eq
 800f1c4:	011b      	lsleq	r3, r3, #4
 800f1c6:	3004      	addeq	r0, #4
 800f1c8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f1cc:	bf04      	itt	eq
 800f1ce:	009b      	lsleq	r3, r3, #2
 800f1d0:	3002      	addeq	r0, #2
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	db05      	blt.n	800f1e2 <__hi0bits+0x3a>
 800f1d6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800f1da:	f100 0001 	add.w	r0, r0, #1
 800f1de:	bf08      	it	eq
 800f1e0:	2020      	moveq	r0, #32
 800f1e2:	4770      	bx	lr
 800f1e4:	2000      	movs	r0, #0
 800f1e6:	e7e5      	b.n	800f1b4 <__hi0bits+0xc>

0800f1e8 <__lo0bits>:
 800f1e8:	6803      	ldr	r3, [r0, #0]
 800f1ea:	4602      	mov	r2, r0
 800f1ec:	f013 0007 	ands.w	r0, r3, #7
 800f1f0:	d00b      	beq.n	800f20a <__lo0bits+0x22>
 800f1f2:	07d9      	lsls	r1, r3, #31
 800f1f4:	d421      	bmi.n	800f23a <__lo0bits+0x52>
 800f1f6:	0798      	lsls	r0, r3, #30
 800f1f8:	bf49      	itett	mi
 800f1fa:	085b      	lsrmi	r3, r3, #1
 800f1fc:	089b      	lsrpl	r3, r3, #2
 800f1fe:	2001      	movmi	r0, #1
 800f200:	6013      	strmi	r3, [r2, #0]
 800f202:	bf5c      	itt	pl
 800f204:	2002      	movpl	r0, #2
 800f206:	6013      	strpl	r3, [r2, #0]
 800f208:	4770      	bx	lr
 800f20a:	b299      	uxth	r1, r3
 800f20c:	b909      	cbnz	r1, 800f212 <__lo0bits+0x2a>
 800f20e:	2010      	movs	r0, #16
 800f210:	0c1b      	lsrs	r3, r3, #16
 800f212:	b2d9      	uxtb	r1, r3
 800f214:	b909      	cbnz	r1, 800f21a <__lo0bits+0x32>
 800f216:	3008      	adds	r0, #8
 800f218:	0a1b      	lsrs	r3, r3, #8
 800f21a:	0719      	lsls	r1, r3, #28
 800f21c:	bf04      	itt	eq
 800f21e:	091b      	lsreq	r3, r3, #4
 800f220:	3004      	addeq	r0, #4
 800f222:	0799      	lsls	r1, r3, #30
 800f224:	bf04      	itt	eq
 800f226:	089b      	lsreq	r3, r3, #2
 800f228:	3002      	addeq	r0, #2
 800f22a:	07d9      	lsls	r1, r3, #31
 800f22c:	d403      	bmi.n	800f236 <__lo0bits+0x4e>
 800f22e:	085b      	lsrs	r3, r3, #1
 800f230:	f100 0001 	add.w	r0, r0, #1
 800f234:	d003      	beq.n	800f23e <__lo0bits+0x56>
 800f236:	6013      	str	r3, [r2, #0]
 800f238:	4770      	bx	lr
 800f23a:	2000      	movs	r0, #0
 800f23c:	4770      	bx	lr
 800f23e:	2020      	movs	r0, #32
 800f240:	4770      	bx	lr
	...

0800f244 <__i2b>:
 800f244:	b510      	push	{r4, lr}
 800f246:	460c      	mov	r4, r1
 800f248:	2101      	movs	r1, #1
 800f24a:	f7ff feef 	bl	800f02c <_Balloc>
 800f24e:	4602      	mov	r2, r0
 800f250:	b928      	cbnz	r0, 800f25e <__i2b+0x1a>
 800f252:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f256:	4b04      	ldr	r3, [pc, #16]	; (800f268 <__i2b+0x24>)
 800f258:	4804      	ldr	r0, [pc, #16]	; (800f26c <__i2b+0x28>)
 800f25a:	f000 fc2d 	bl	800fab8 <__assert_func>
 800f25e:	2301      	movs	r3, #1
 800f260:	6144      	str	r4, [r0, #20]
 800f262:	6103      	str	r3, [r0, #16]
 800f264:	bd10      	pop	{r4, pc}
 800f266:	bf00      	nop
 800f268:	0805ff01 	.word	0x0805ff01
 800f26c:	0805ffdc 	.word	0x0805ffdc

0800f270 <__multiply>:
 800f270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f274:	4691      	mov	r9, r2
 800f276:	690a      	ldr	r2, [r1, #16]
 800f278:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f27c:	460c      	mov	r4, r1
 800f27e:	429a      	cmp	r2, r3
 800f280:	bfbe      	ittt	lt
 800f282:	460b      	movlt	r3, r1
 800f284:	464c      	movlt	r4, r9
 800f286:	4699      	movlt	r9, r3
 800f288:	6927      	ldr	r7, [r4, #16]
 800f28a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f28e:	68a3      	ldr	r3, [r4, #8]
 800f290:	6861      	ldr	r1, [r4, #4]
 800f292:	eb07 060a 	add.w	r6, r7, sl
 800f296:	42b3      	cmp	r3, r6
 800f298:	b085      	sub	sp, #20
 800f29a:	bfb8      	it	lt
 800f29c:	3101      	addlt	r1, #1
 800f29e:	f7ff fec5 	bl	800f02c <_Balloc>
 800f2a2:	b930      	cbnz	r0, 800f2b2 <__multiply+0x42>
 800f2a4:	4602      	mov	r2, r0
 800f2a6:	f240 115d 	movw	r1, #349	; 0x15d
 800f2aa:	4b43      	ldr	r3, [pc, #268]	; (800f3b8 <__multiply+0x148>)
 800f2ac:	4843      	ldr	r0, [pc, #268]	; (800f3bc <__multiply+0x14c>)
 800f2ae:	f000 fc03 	bl	800fab8 <__assert_func>
 800f2b2:	f100 0514 	add.w	r5, r0, #20
 800f2b6:	462b      	mov	r3, r5
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f2be:	4543      	cmp	r3, r8
 800f2c0:	d321      	bcc.n	800f306 <__multiply+0x96>
 800f2c2:	f104 0314 	add.w	r3, r4, #20
 800f2c6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f2ca:	f109 0314 	add.w	r3, r9, #20
 800f2ce:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f2d2:	9202      	str	r2, [sp, #8]
 800f2d4:	1b3a      	subs	r2, r7, r4
 800f2d6:	3a15      	subs	r2, #21
 800f2d8:	f022 0203 	bic.w	r2, r2, #3
 800f2dc:	3204      	adds	r2, #4
 800f2de:	f104 0115 	add.w	r1, r4, #21
 800f2e2:	428f      	cmp	r7, r1
 800f2e4:	bf38      	it	cc
 800f2e6:	2204      	movcc	r2, #4
 800f2e8:	9201      	str	r2, [sp, #4]
 800f2ea:	9a02      	ldr	r2, [sp, #8]
 800f2ec:	9303      	str	r3, [sp, #12]
 800f2ee:	429a      	cmp	r2, r3
 800f2f0:	d80c      	bhi.n	800f30c <__multiply+0x9c>
 800f2f2:	2e00      	cmp	r6, #0
 800f2f4:	dd03      	ble.n	800f2fe <__multiply+0x8e>
 800f2f6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d059      	beq.n	800f3b2 <__multiply+0x142>
 800f2fe:	6106      	str	r6, [r0, #16]
 800f300:	b005      	add	sp, #20
 800f302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f306:	f843 2b04 	str.w	r2, [r3], #4
 800f30a:	e7d8      	b.n	800f2be <__multiply+0x4e>
 800f30c:	f8b3 a000 	ldrh.w	sl, [r3]
 800f310:	f1ba 0f00 	cmp.w	sl, #0
 800f314:	d023      	beq.n	800f35e <__multiply+0xee>
 800f316:	46a9      	mov	r9, r5
 800f318:	f04f 0c00 	mov.w	ip, #0
 800f31c:	f104 0e14 	add.w	lr, r4, #20
 800f320:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f324:	f8d9 1000 	ldr.w	r1, [r9]
 800f328:	fa1f fb82 	uxth.w	fp, r2
 800f32c:	b289      	uxth	r1, r1
 800f32e:	fb0a 110b 	mla	r1, sl, fp, r1
 800f332:	4461      	add	r1, ip
 800f334:	f8d9 c000 	ldr.w	ip, [r9]
 800f338:	0c12      	lsrs	r2, r2, #16
 800f33a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800f33e:	fb0a c202 	mla	r2, sl, r2, ip
 800f342:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f346:	b289      	uxth	r1, r1
 800f348:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f34c:	4577      	cmp	r7, lr
 800f34e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f352:	f849 1b04 	str.w	r1, [r9], #4
 800f356:	d8e3      	bhi.n	800f320 <__multiply+0xb0>
 800f358:	9a01      	ldr	r2, [sp, #4]
 800f35a:	f845 c002 	str.w	ip, [r5, r2]
 800f35e:	9a03      	ldr	r2, [sp, #12]
 800f360:	3304      	adds	r3, #4
 800f362:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f366:	f1b9 0f00 	cmp.w	r9, #0
 800f36a:	d020      	beq.n	800f3ae <__multiply+0x13e>
 800f36c:	46ae      	mov	lr, r5
 800f36e:	f04f 0a00 	mov.w	sl, #0
 800f372:	6829      	ldr	r1, [r5, #0]
 800f374:	f104 0c14 	add.w	ip, r4, #20
 800f378:	f8bc b000 	ldrh.w	fp, [ip]
 800f37c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f380:	b289      	uxth	r1, r1
 800f382:	fb09 220b 	mla	r2, r9, fp, r2
 800f386:	4492      	add	sl, r2
 800f388:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f38c:	f84e 1b04 	str.w	r1, [lr], #4
 800f390:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f394:	f8be 1000 	ldrh.w	r1, [lr]
 800f398:	0c12      	lsrs	r2, r2, #16
 800f39a:	fb09 1102 	mla	r1, r9, r2, r1
 800f39e:	4567      	cmp	r7, ip
 800f3a0:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f3a4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f3a8:	d8e6      	bhi.n	800f378 <__multiply+0x108>
 800f3aa:	9a01      	ldr	r2, [sp, #4]
 800f3ac:	50a9      	str	r1, [r5, r2]
 800f3ae:	3504      	adds	r5, #4
 800f3b0:	e79b      	b.n	800f2ea <__multiply+0x7a>
 800f3b2:	3e01      	subs	r6, #1
 800f3b4:	e79d      	b.n	800f2f2 <__multiply+0x82>
 800f3b6:	bf00      	nop
 800f3b8:	0805ff01 	.word	0x0805ff01
 800f3bc:	0805ffdc 	.word	0x0805ffdc

0800f3c0 <__pow5mult>:
 800f3c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f3c4:	4615      	mov	r5, r2
 800f3c6:	f012 0203 	ands.w	r2, r2, #3
 800f3ca:	4606      	mov	r6, r0
 800f3cc:	460f      	mov	r7, r1
 800f3ce:	d007      	beq.n	800f3e0 <__pow5mult+0x20>
 800f3d0:	4c1a      	ldr	r4, [pc, #104]	; (800f43c <__pow5mult+0x7c>)
 800f3d2:	3a01      	subs	r2, #1
 800f3d4:	2300      	movs	r3, #0
 800f3d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f3da:	f7ff fe55 	bl	800f088 <__multadd>
 800f3de:	4607      	mov	r7, r0
 800f3e0:	10ad      	asrs	r5, r5, #2
 800f3e2:	d027      	beq.n	800f434 <__pow5mult+0x74>
 800f3e4:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800f3e6:	b944      	cbnz	r4, 800f3fa <__pow5mult+0x3a>
 800f3e8:	f240 2171 	movw	r1, #625	; 0x271
 800f3ec:	4630      	mov	r0, r6
 800f3ee:	f7ff ff29 	bl	800f244 <__i2b>
 800f3f2:	2300      	movs	r3, #0
 800f3f4:	4604      	mov	r4, r0
 800f3f6:	64b0      	str	r0, [r6, #72]	; 0x48
 800f3f8:	6003      	str	r3, [r0, #0]
 800f3fa:	f04f 0900 	mov.w	r9, #0
 800f3fe:	07eb      	lsls	r3, r5, #31
 800f400:	d50a      	bpl.n	800f418 <__pow5mult+0x58>
 800f402:	4639      	mov	r1, r7
 800f404:	4622      	mov	r2, r4
 800f406:	4630      	mov	r0, r6
 800f408:	f7ff ff32 	bl	800f270 <__multiply>
 800f40c:	4680      	mov	r8, r0
 800f40e:	4639      	mov	r1, r7
 800f410:	4630      	mov	r0, r6
 800f412:	f7ff fe30 	bl	800f076 <_Bfree>
 800f416:	4647      	mov	r7, r8
 800f418:	106d      	asrs	r5, r5, #1
 800f41a:	d00b      	beq.n	800f434 <__pow5mult+0x74>
 800f41c:	6820      	ldr	r0, [r4, #0]
 800f41e:	b938      	cbnz	r0, 800f430 <__pow5mult+0x70>
 800f420:	4622      	mov	r2, r4
 800f422:	4621      	mov	r1, r4
 800f424:	4630      	mov	r0, r6
 800f426:	f7ff ff23 	bl	800f270 <__multiply>
 800f42a:	6020      	str	r0, [r4, #0]
 800f42c:	f8c0 9000 	str.w	r9, [r0]
 800f430:	4604      	mov	r4, r0
 800f432:	e7e4      	b.n	800f3fe <__pow5mult+0x3e>
 800f434:	4638      	mov	r0, r7
 800f436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f43a:	bf00      	nop
 800f43c:	08060128 	.word	0x08060128

0800f440 <__lshift>:
 800f440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f444:	460c      	mov	r4, r1
 800f446:	4607      	mov	r7, r0
 800f448:	4691      	mov	r9, r2
 800f44a:	6923      	ldr	r3, [r4, #16]
 800f44c:	6849      	ldr	r1, [r1, #4]
 800f44e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f452:	68a3      	ldr	r3, [r4, #8]
 800f454:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f458:	f108 0601 	add.w	r6, r8, #1
 800f45c:	42b3      	cmp	r3, r6
 800f45e:	db0b      	blt.n	800f478 <__lshift+0x38>
 800f460:	4638      	mov	r0, r7
 800f462:	f7ff fde3 	bl	800f02c <_Balloc>
 800f466:	4605      	mov	r5, r0
 800f468:	b948      	cbnz	r0, 800f47e <__lshift+0x3e>
 800f46a:	4602      	mov	r2, r0
 800f46c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f470:	4b29      	ldr	r3, [pc, #164]	; (800f518 <__lshift+0xd8>)
 800f472:	482a      	ldr	r0, [pc, #168]	; (800f51c <__lshift+0xdc>)
 800f474:	f000 fb20 	bl	800fab8 <__assert_func>
 800f478:	3101      	adds	r1, #1
 800f47a:	005b      	lsls	r3, r3, #1
 800f47c:	e7ee      	b.n	800f45c <__lshift+0x1c>
 800f47e:	2300      	movs	r3, #0
 800f480:	f100 0114 	add.w	r1, r0, #20
 800f484:	f100 0210 	add.w	r2, r0, #16
 800f488:	4618      	mov	r0, r3
 800f48a:	4553      	cmp	r3, sl
 800f48c:	db37      	blt.n	800f4fe <__lshift+0xbe>
 800f48e:	6920      	ldr	r0, [r4, #16]
 800f490:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f494:	f104 0314 	add.w	r3, r4, #20
 800f498:	f019 091f 	ands.w	r9, r9, #31
 800f49c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f4a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f4a4:	d02f      	beq.n	800f506 <__lshift+0xc6>
 800f4a6:	468a      	mov	sl, r1
 800f4a8:	f04f 0c00 	mov.w	ip, #0
 800f4ac:	f1c9 0e20 	rsb	lr, r9, #32
 800f4b0:	681a      	ldr	r2, [r3, #0]
 800f4b2:	fa02 f209 	lsl.w	r2, r2, r9
 800f4b6:	ea42 020c 	orr.w	r2, r2, ip
 800f4ba:	f84a 2b04 	str.w	r2, [sl], #4
 800f4be:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4c2:	4298      	cmp	r0, r3
 800f4c4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f4c8:	d8f2      	bhi.n	800f4b0 <__lshift+0x70>
 800f4ca:	1b03      	subs	r3, r0, r4
 800f4cc:	3b15      	subs	r3, #21
 800f4ce:	f023 0303 	bic.w	r3, r3, #3
 800f4d2:	3304      	adds	r3, #4
 800f4d4:	f104 0215 	add.w	r2, r4, #21
 800f4d8:	4290      	cmp	r0, r2
 800f4da:	bf38      	it	cc
 800f4dc:	2304      	movcc	r3, #4
 800f4de:	f841 c003 	str.w	ip, [r1, r3]
 800f4e2:	f1bc 0f00 	cmp.w	ip, #0
 800f4e6:	d001      	beq.n	800f4ec <__lshift+0xac>
 800f4e8:	f108 0602 	add.w	r6, r8, #2
 800f4ec:	3e01      	subs	r6, #1
 800f4ee:	4638      	mov	r0, r7
 800f4f0:	4621      	mov	r1, r4
 800f4f2:	612e      	str	r6, [r5, #16]
 800f4f4:	f7ff fdbf 	bl	800f076 <_Bfree>
 800f4f8:	4628      	mov	r0, r5
 800f4fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800f502:	3301      	adds	r3, #1
 800f504:	e7c1      	b.n	800f48a <__lshift+0x4a>
 800f506:	3904      	subs	r1, #4
 800f508:	f853 2b04 	ldr.w	r2, [r3], #4
 800f50c:	4298      	cmp	r0, r3
 800f50e:	f841 2f04 	str.w	r2, [r1, #4]!
 800f512:	d8f9      	bhi.n	800f508 <__lshift+0xc8>
 800f514:	e7ea      	b.n	800f4ec <__lshift+0xac>
 800f516:	bf00      	nop
 800f518:	0805ff01 	.word	0x0805ff01
 800f51c:	0805ffdc 	.word	0x0805ffdc

0800f520 <__mcmp>:
 800f520:	4603      	mov	r3, r0
 800f522:	690a      	ldr	r2, [r1, #16]
 800f524:	6900      	ldr	r0, [r0, #16]
 800f526:	b530      	push	{r4, r5, lr}
 800f528:	1a80      	subs	r0, r0, r2
 800f52a:	d10d      	bne.n	800f548 <__mcmp+0x28>
 800f52c:	3314      	adds	r3, #20
 800f52e:	3114      	adds	r1, #20
 800f530:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f534:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f538:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f53c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f540:	4295      	cmp	r5, r2
 800f542:	d002      	beq.n	800f54a <__mcmp+0x2a>
 800f544:	d304      	bcc.n	800f550 <__mcmp+0x30>
 800f546:	2001      	movs	r0, #1
 800f548:	bd30      	pop	{r4, r5, pc}
 800f54a:	42a3      	cmp	r3, r4
 800f54c:	d3f4      	bcc.n	800f538 <__mcmp+0x18>
 800f54e:	e7fb      	b.n	800f548 <__mcmp+0x28>
 800f550:	f04f 30ff 	mov.w	r0, #4294967295
 800f554:	e7f8      	b.n	800f548 <__mcmp+0x28>
	...

0800f558 <__mdiff>:
 800f558:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f55c:	460d      	mov	r5, r1
 800f55e:	4607      	mov	r7, r0
 800f560:	4611      	mov	r1, r2
 800f562:	4628      	mov	r0, r5
 800f564:	4614      	mov	r4, r2
 800f566:	f7ff ffdb 	bl	800f520 <__mcmp>
 800f56a:	1e06      	subs	r6, r0, #0
 800f56c:	d111      	bne.n	800f592 <__mdiff+0x3a>
 800f56e:	4631      	mov	r1, r6
 800f570:	4638      	mov	r0, r7
 800f572:	f7ff fd5b 	bl	800f02c <_Balloc>
 800f576:	4602      	mov	r2, r0
 800f578:	b928      	cbnz	r0, 800f586 <__mdiff+0x2e>
 800f57a:	f240 2132 	movw	r1, #562	; 0x232
 800f57e:	4b3a      	ldr	r3, [pc, #232]	; (800f668 <__mdiff+0x110>)
 800f580:	483a      	ldr	r0, [pc, #232]	; (800f66c <__mdiff+0x114>)
 800f582:	f000 fa99 	bl	800fab8 <__assert_func>
 800f586:	2301      	movs	r3, #1
 800f588:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800f58c:	4610      	mov	r0, r2
 800f58e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f592:	bfa4      	itt	ge
 800f594:	4623      	movge	r3, r4
 800f596:	462c      	movge	r4, r5
 800f598:	4638      	mov	r0, r7
 800f59a:	6861      	ldr	r1, [r4, #4]
 800f59c:	bfa6      	itte	ge
 800f59e:	461d      	movge	r5, r3
 800f5a0:	2600      	movge	r6, #0
 800f5a2:	2601      	movlt	r6, #1
 800f5a4:	f7ff fd42 	bl	800f02c <_Balloc>
 800f5a8:	4602      	mov	r2, r0
 800f5aa:	b918      	cbnz	r0, 800f5b4 <__mdiff+0x5c>
 800f5ac:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f5b0:	4b2d      	ldr	r3, [pc, #180]	; (800f668 <__mdiff+0x110>)
 800f5b2:	e7e5      	b.n	800f580 <__mdiff+0x28>
 800f5b4:	f102 0814 	add.w	r8, r2, #20
 800f5b8:	46c2      	mov	sl, r8
 800f5ba:	f04f 0c00 	mov.w	ip, #0
 800f5be:	6927      	ldr	r7, [r4, #16]
 800f5c0:	60c6      	str	r6, [r0, #12]
 800f5c2:	692e      	ldr	r6, [r5, #16]
 800f5c4:	f104 0014 	add.w	r0, r4, #20
 800f5c8:	f105 0914 	add.w	r9, r5, #20
 800f5cc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800f5d0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f5d4:	3410      	adds	r4, #16
 800f5d6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800f5da:	f859 3b04 	ldr.w	r3, [r9], #4
 800f5de:	fa1f f18b 	uxth.w	r1, fp
 800f5e2:	448c      	add	ip, r1
 800f5e4:	b299      	uxth	r1, r3
 800f5e6:	0c1b      	lsrs	r3, r3, #16
 800f5e8:	ebac 0101 	sub.w	r1, ip, r1
 800f5ec:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f5f0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800f5f4:	b289      	uxth	r1, r1
 800f5f6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800f5fa:	454e      	cmp	r6, r9
 800f5fc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800f600:	f84a 3b04 	str.w	r3, [sl], #4
 800f604:	d8e7      	bhi.n	800f5d6 <__mdiff+0x7e>
 800f606:	1b73      	subs	r3, r6, r5
 800f608:	3b15      	subs	r3, #21
 800f60a:	f023 0303 	bic.w	r3, r3, #3
 800f60e:	3515      	adds	r5, #21
 800f610:	3304      	adds	r3, #4
 800f612:	42ae      	cmp	r6, r5
 800f614:	bf38      	it	cc
 800f616:	2304      	movcc	r3, #4
 800f618:	4418      	add	r0, r3
 800f61a:	4443      	add	r3, r8
 800f61c:	461e      	mov	r6, r3
 800f61e:	4605      	mov	r5, r0
 800f620:	4575      	cmp	r5, lr
 800f622:	d30e      	bcc.n	800f642 <__mdiff+0xea>
 800f624:	f10e 0103 	add.w	r1, lr, #3
 800f628:	1a09      	subs	r1, r1, r0
 800f62a:	f021 0103 	bic.w	r1, r1, #3
 800f62e:	3803      	subs	r0, #3
 800f630:	4586      	cmp	lr, r0
 800f632:	bf38      	it	cc
 800f634:	2100      	movcc	r1, #0
 800f636:	4419      	add	r1, r3
 800f638:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800f63c:	b18b      	cbz	r3, 800f662 <__mdiff+0x10a>
 800f63e:	6117      	str	r7, [r2, #16]
 800f640:	e7a4      	b.n	800f58c <__mdiff+0x34>
 800f642:	f855 8b04 	ldr.w	r8, [r5], #4
 800f646:	fa1f f188 	uxth.w	r1, r8
 800f64a:	4461      	add	r1, ip
 800f64c:	140c      	asrs	r4, r1, #16
 800f64e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f652:	b289      	uxth	r1, r1
 800f654:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800f658:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800f65c:	f846 1b04 	str.w	r1, [r6], #4
 800f660:	e7de      	b.n	800f620 <__mdiff+0xc8>
 800f662:	3f01      	subs	r7, #1
 800f664:	e7e8      	b.n	800f638 <__mdiff+0xe0>
 800f666:	bf00      	nop
 800f668:	0805ff01 	.word	0x0805ff01
 800f66c:	0805ffdc 	.word	0x0805ffdc

0800f670 <__ulp>:
 800f670:	4b11      	ldr	r3, [pc, #68]	; (800f6b8 <__ulp+0x48>)
 800f672:	400b      	ands	r3, r1
 800f674:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800f678:	2b00      	cmp	r3, #0
 800f67a:	dd02      	ble.n	800f682 <__ulp+0x12>
 800f67c:	2000      	movs	r0, #0
 800f67e:	4619      	mov	r1, r3
 800f680:	4770      	bx	lr
 800f682:	425b      	negs	r3, r3
 800f684:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800f688:	f04f 0000 	mov.w	r0, #0
 800f68c:	f04f 0100 	mov.w	r1, #0
 800f690:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f694:	da04      	bge.n	800f6a0 <__ulp+0x30>
 800f696:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f69a:	fa43 f102 	asr.w	r1, r3, r2
 800f69e:	4770      	bx	lr
 800f6a0:	f1a2 0314 	sub.w	r3, r2, #20
 800f6a4:	2b1e      	cmp	r3, #30
 800f6a6:	bfd6      	itet	le
 800f6a8:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800f6ac:	2301      	movgt	r3, #1
 800f6ae:	fa22 f303 	lsrle.w	r3, r2, r3
 800f6b2:	4618      	mov	r0, r3
 800f6b4:	4770      	bx	lr
 800f6b6:	bf00      	nop
 800f6b8:	7ff00000 	.word	0x7ff00000

0800f6bc <__b2d>:
 800f6bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6c0:	6907      	ldr	r7, [r0, #16]
 800f6c2:	f100 0914 	add.w	r9, r0, #20
 800f6c6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800f6ca:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800f6ce:	f1a7 0804 	sub.w	r8, r7, #4
 800f6d2:	4630      	mov	r0, r6
 800f6d4:	f7ff fd68 	bl	800f1a8 <__hi0bits>
 800f6d8:	f1c0 0320 	rsb	r3, r0, #32
 800f6dc:	280a      	cmp	r0, #10
 800f6de:	600b      	str	r3, [r1, #0]
 800f6e0:	491f      	ldr	r1, [pc, #124]	; (800f760 <__b2d+0xa4>)
 800f6e2:	dc17      	bgt.n	800f714 <__b2d+0x58>
 800f6e4:	45c1      	cmp	r9, r8
 800f6e6:	bf28      	it	cs
 800f6e8:	2200      	movcs	r2, #0
 800f6ea:	f1c0 0c0b 	rsb	ip, r0, #11
 800f6ee:	fa26 f30c 	lsr.w	r3, r6, ip
 800f6f2:	bf38      	it	cc
 800f6f4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800f6f8:	ea43 0501 	orr.w	r5, r3, r1
 800f6fc:	f100 0315 	add.w	r3, r0, #21
 800f700:	fa06 f303 	lsl.w	r3, r6, r3
 800f704:	fa22 f20c 	lsr.w	r2, r2, ip
 800f708:	ea43 0402 	orr.w	r4, r3, r2
 800f70c:	4620      	mov	r0, r4
 800f70e:	4629      	mov	r1, r5
 800f710:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f714:	45c1      	cmp	r9, r8
 800f716:	bf2e      	itee	cs
 800f718:	2200      	movcs	r2, #0
 800f71a:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800f71e:	f1a7 0808 	subcc.w	r8, r7, #8
 800f722:	f1b0 030b 	subs.w	r3, r0, #11
 800f726:	d016      	beq.n	800f756 <__b2d+0x9a>
 800f728:	f1c3 0720 	rsb	r7, r3, #32
 800f72c:	fa22 f107 	lsr.w	r1, r2, r7
 800f730:	45c8      	cmp	r8, r9
 800f732:	fa06 f603 	lsl.w	r6, r6, r3
 800f736:	ea46 0601 	orr.w	r6, r6, r1
 800f73a:	bf94      	ite	ls
 800f73c:	2100      	movls	r1, #0
 800f73e:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800f742:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800f746:	fa02 f003 	lsl.w	r0, r2, r3
 800f74a:	40f9      	lsrs	r1, r7
 800f74c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f750:	ea40 0401 	orr.w	r4, r0, r1
 800f754:	e7da      	b.n	800f70c <__b2d+0x50>
 800f756:	4614      	mov	r4, r2
 800f758:	ea46 0501 	orr.w	r5, r6, r1
 800f75c:	e7d6      	b.n	800f70c <__b2d+0x50>
 800f75e:	bf00      	nop
 800f760:	3ff00000 	.word	0x3ff00000

0800f764 <__d2b>:
 800f764:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800f768:	2101      	movs	r1, #1
 800f76a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800f76e:	4690      	mov	r8, r2
 800f770:	461d      	mov	r5, r3
 800f772:	f7ff fc5b 	bl	800f02c <_Balloc>
 800f776:	4604      	mov	r4, r0
 800f778:	b930      	cbnz	r0, 800f788 <__d2b+0x24>
 800f77a:	4602      	mov	r2, r0
 800f77c:	f240 310a 	movw	r1, #778	; 0x30a
 800f780:	4b24      	ldr	r3, [pc, #144]	; (800f814 <__d2b+0xb0>)
 800f782:	4825      	ldr	r0, [pc, #148]	; (800f818 <__d2b+0xb4>)
 800f784:	f000 f998 	bl	800fab8 <__assert_func>
 800f788:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800f78c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800f790:	bb2d      	cbnz	r5, 800f7de <__d2b+0x7a>
 800f792:	9301      	str	r3, [sp, #4]
 800f794:	f1b8 0300 	subs.w	r3, r8, #0
 800f798:	d026      	beq.n	800f7e8 <__d2b+0x84>
 800f79a:	4668      	mov	r0, sp
 800f79c:	9300      	str	r3, [sp, #0]
 800f79e:	f7ff fd23 	bl	800f1e8 <__lo0bits>
 800f7a2:	9900      	ldr	r1, [sp, #0]
 800f7a4:	b1f0      	cbz	r0, 800f7e4 <__d2b+0x80>
 800f7a6:	9a01      	ldr	r2, [sp, #4]
 800f7a8:	f1c0 0320 	rsb	r3, r0, #32
 800f7ac:	fa02 f303 	lsl.w	r3, r2, r3
 800f7b0:	430b      	orrs	r3, r1
 800f7b2:	40c2      	lsrs	r2, r0
 800f7b4:	6163      	str	r3, [r4, #20]
 800f7b6:	9201      	str	r2, [sp, #4]
 800f7b8:	9b01      	ldr	r3, [sp, #4]
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	bf14      	ite	ne
 800f7be:	2102      	movne	r1, #2
 800f7c0:	2101      	moveq	r1, #1
 800f7c2:	61a3      	str	r3, [r4, #24]
 800f7c4:	6121      	str	r1, [r4, #16]
 800f7c6:	b1c5      	cbz	r5, 800f7fa <__d2b+0x96>
 800f7c8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f7cc:	4405      	add	r5, r0
 800f7ce:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f7d2:	603d      	str	r5, [r7, #0]
 800f7d4:	6030      	str	r0, [r6, #0]
 800f7d6:	4620      	mov	r0, r4
 800f7d8:	b002      	add	sp, #8
 800f7da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f7e2:	e7d6      	b.n	800f792 <__d2b+0x2e>
 800f7e4:	6161      	str	r1, [r4, #20]
 800f7e6:	e7e7      	b.n	800f7b8 <__d2b+0x54>
 800f7e8:	a801      	add	r0, sp, #4
 800f7ea:	f7ff fcfd 	bl	800f1e8 <__lo0bits>
 800f7ee:	2101      	movs	r1, #1
 800f7f0:	9b01      	ldr	r3, [sp, #4]
 800f7f2:	6121      	str	r1, [r4, #16]
 800f7f4:	6163      	str	r3, [r4, #20]
 800f7f6:	3020      	adds	r0, #32
 800f7f8:	e7e5      	b.n	800f7c6 <__d2b+0x62>
 800f7fa:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800f7fe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f802:	6038      	str	r0, [r7, #0]
 800f804:	6918      	ldr	r0, [r3, #16]
 800f806:	f7ff fccf 	bl	800f1a8 <__hi0bits>
 800f80a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800f80e:	6031      	str	r1, [r6, #0]
 800f810:	e7e1      	b.n	800f7d6 <__d2b+0x72>
 800f812:	bf00      	nop
 800f814:	0805ff01 	.word	0x0805ff01
 800f818:	0805ffdc 	.word	0x0805ffdc

0800f81c <__ratio>:
 800f81c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f820:	4688      	mov	r8, r1
 800f822:	4669      	mov	r1, sp
 800f824:	4681      	mov	r9, r0
 800f826:	f7ff ff49 	bl	800f6bc <__b2d>
 800f82a:	460f      	mov	r7, r1
 800f82c:	4604      	mov	r4, r0
 800f82e:	460d      	mov	r5, r1
 800f830:	4640      	mov	r0, r8
 800f832:	a901      	add	r1, sp, #4
 800f834:	f7ff ff42 	bl	800f6bc <__b2d>
 800f838:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f83c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f840:	468b      	mov	fp, r1
 800f842:	eba3 0c02 	sub.w	ip, r3, r2
 800f846:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f84a:	1a9b      	subs	r3, r3, r2
 800f84c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f850:	2b00      	cmp	r3, #0
 800f852:	bfd5      	itete	le
 800f854:	460a      	movle	r2, r1
 800f856:	462a      	movgt	r2, r5
 800f858:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f85c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f860:	bfd8      	it	le
 800f862:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f866:	465b      	mov	r3, fp
 800f868:	4602      	mov	r2, r0
 800f86a:	4639      	mov	r1, r7
 800f86c:	4620      	mov	r0, r4
 800f86e:	f7f0 ffc9 	bl	8000804 <__aeabi_ddiv>
 800f872:	b003      	add	sp, #12
 800f874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f878 <__copybits>:
 800f878:	3901      	subs	r1, #1
 800f87a:	b570      	push	{r4, r5, r6, lr}
 800f87c:	1149      	asrs	r1, r1, #5
 800f87e:	6914      	ldr	r4, [r2, #16]
 800f880:	3101      	adds	r1, #1
 800f882:	f102 0314 	add.w	r3, r2, #20
 800f886:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f88a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f88e:	1f05      	subs	r5, r0, #4
 800f890:	42a3      	cmp	r3, r4
 800f892:	d30c      	bcc.n	800f8ae <__copybits+0x36>
 800f894:	1aa3      	subs	r3, r4, r2
 800f896:	3b11      	subs	r3, #17
 800f898:	f023 0303 	bic.w	r3, r3, #3
 800f89c:	3211      	adds	r2, #17
 800f89e:	42a2      	cmp	r2, r4
 800f8a0:	bf88      	it	hi
 800f8a2:	2300      	movhi	r3, #0
 800f8a4:	4418      	add	r0, r3
 800f8a6:	2300      	movs	r3, #0
 800f8a8:	4288      	cmp	r0, r1
 800f8aa:	d305      	bcc.n	800f8b8 <__copybits+0x40>
 800f8ac:	bd70      	pop	{r4, r5, r6, pc}
 800f8ae:	f853 6b04 	ldr.w	r6, [r3], #4
 800f8b2:	f845 6f04 	str.w	r6, [r5, #4]!
 800f8b6:	e7eb      	b.n	800f890 <__copybits+0x18>
 800f8b8:	f840 3b04 	str.w	r3, [r0], #4
 800f8bc:	e7f4      	b.n	800f8a8 <__copybits+0x30>

0800f8be <__any_on>:
 800f8be:	f100 0214 	add.w	r2, r0, #20
 800f8c2:	6900      	ldr	r0, [r0, #16]
 800f8c4:	114b      	asrs	r3, r1, #5
 800f8c6:	4298      	cmp	r0, r3
 800f8c8:	b510      	push	{r4, lr}
 800f8ca:	db11      	blt.n	800f8f0 <__any_on+0x32>
 800f8cc:	dd0a      	ble.n	800f8e4 <__any_on+0x26>
 800f8ce:	f011 011f 	ands.w	r1, r1, #31
 800f8d2:	d007      	beq.n	800f8e4 <__any_on+0x26>
 800f8d4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f8d8:	fa24 f001 	lsr.w	r0, r4, r1
 800f8dc:	fa00 f101 	lsl.w	r1, r0, r1
 800f8e0:	428c      	cmp	r4, r1
 800f8e2:	d10b      	bne.n	800f8fc <__any_on+0x3e>
 800f8e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f8e8:	4293      	cmp	r3, r2
 800f8ea:	d803      	bhi.n	800f8f4 <__any_on+0x36>
 800f8ec:	2000      	movs	r0, #0
 800f8ee:	bd10      	pop	{r4, pc}
 800f8f0:	4603      	mov	r3, r0
 800f8f2:	e7f7      	b.n	800f8e4 <__any_on+0x26>
 800f8f4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f8f8:	2900      	cmp	r1, #0
 800f8fa:	d0f5      	beq.n	800f8e8 <__any_on+0x2a>
 800f8fc:	2001      	movs	r0, #1
 800f8fe:	e7f6      	b.n	800f8ee <__any_on+0x30>

0800f900 <frexp>:
 800f900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f902:	4617      	mov	r7, r2
 800f904:	2200      	movs	r2, #0
 800f906:	603a      	str	r2, [r7, #0]
 800f908:	4a14      	ldr	r2, [pc, #80]	; (800f95c <frexp+0x5c>)
 800f90a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800f90e:	4296      	cmp	r6, r2
 800f910:	4604      	mov	r4, r0
 800f912:	460d      	mov	r5, r1
 800f914:	460b      	mov	r3, r1
 800f916:	dc1e      	bgt.n	800f956 <frexp+0x56>
 800f918:	4602      	mov	r2, r0
 800f91a:	4332      	orrs	r2, r6
 800f91c:	d01b      	beq.n	800f956 <frexp+0x56>
 800f91e:	4a10      	ldr	r2, [pc, #64]	; (800f960 <frexp+0x60>)
 800f920:	400a      	ands	r2, r1
 800f922:	b952      	cbnz	r2, 800f93a <frexp+0x3a>
 800f924:	2200      	movs	r2, #0
 800f926:	4b0f      	ldr	r3, [pc, #60]	; (800f964 <frexp+0x64>)
 800f928:	f7f0 fe42 	bl	80005b0 <__aeabi_dmul>
 800f92c:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800f930:	4604      	mov	r4, r0
 800f932:	460b      	mov	r3, r1
 800f934:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800f938:	603a      	str	r2, [r7, #0]
 800f93a:	683a      	ldr	r2, [r7, #0]
 800f93c:	1536      	asrs	r6, r6, #20
 800f93e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f942:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800f946:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f94a:	4416      	add	r6, r2
 800f94c:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800f950:	603e      	str	r6, [r7, #0]
 800f952:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800f956:	4620      	mov	r0, r4
 800f958:	4629      	mov	r1, r5
 800f95a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f95c:	7fefffff 	.word	0x7fefffff
 800f960:	7ff00000 	.word	0x7ff00000
 800f964:	43500000 	.word	0x43500000

0800f968 <nan>:
 800f968:	2000      	movs	r0, #0
 800f96a:	4901      	ldr	r1, [pc, #4]	; (800f970 <nan+0x8>)
 800f96c:	4770      	bx	lr
 800f96e:	bf00      	nop
 800f970:	7ff80000 	.word	0x7ff80000

0800f974 <strncmp>:
 800f974:	4603      	mov	r3, r0
 800f976:	b510      	push	{r4, lr}
 800f978:	b172      	cbz	r2, 800f998 <strncmp+0x24>
 800f97a:	3901      	subs	r1, #1
 800f97c:	1884      	adds	r4, r0, r2
 800f97e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f982:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f986:	4290      	cmp	r0, r2
 800f988:	d101      	bne.n	800f98e <strncmp+0x1a>
 800f98a:	42a3      	cmp	r3, r4
 800f98c:	d101      	bne.n	800f992 <strncmp+0x1e>
 800f98e:	1a80      	subs	r0, r0, r2
 800f990:	bd10      	pop	{r4, pc}
 800f992:	2800      	cmp	r0, #0
 800f994:	d1f3      	bne.n	800f97e <strncmp+0xa>
 800f996:	e7fa      	b.n	800f98e <strncmp+0x1a>
 800f998:	4610      	mov	r0, r2
 800f99a:	e7f9      	b.n	800f990 <strncmp+0x1c>

0800f99c <strncpy>:
 800f99c:	4603      	mov	r3, r0
 800f99e:	b510      	push	{r4, lr}
 800f9a0:	3901      	subs	r1, #1
 800f9a2:	b132      	cbz	r2, 800f9b2 <strncpy+0x16>
 800f9a4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f9a8:	3a01      	subs	r2, #1
 800f9aa:	f803 4b01 	strb.w	r4, [r3], #1
 800f9ae:	2c00      	cmp	r4, #0
 800f9b0:	d1f7      	bne.n	800f9a2 <strncpy+0x6>
 800f9b2:	2100      	movs	r1, #0
 800f9b4:	441a      	add	r2, r3
 800f9b6:	4293      	cmp	r3, r2
 800f9b8:	d100      	bne.n	800f9bc <strncpy+0x20>
 800f9ba:	bd10      	pop	{r4, pc}
 800f9bc:	f803 1b01 	strb.w	r1, [r3], #1
 800f9c0:	e7f9      	b.n	800f9b6 <strncpy+0x1a>

0800f9c2 <__ssprint_r>:
 800f9c2:	6893      	ldr	r3, [r2, #8]
 800f9c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9c8:	4680      	mov	r8, r0
 800f9ca:	460c      	mov	r4, r1
 800f9cc:	4617      	mov	r7, r2
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d061      	beq.n	800fa96 <__ssprint_r+0xd4>
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	469b      	mov	fp, r3
 800f9d6:	f8d2 a000 	ldr.w	sl, [r2]
 800f9da:	9301      	str	r3, [sp, #4]
 800f9dc:	f1bb 0f00 	cmp.w	fp, #0
 800f9e0:	d02b      	beq.n	800fa3a <__ssprint_r+0x78>
 800f9e2:	68a6      	ldr	r6, [r4, #8]
 800f9e4:	455e      	cmp	r6, fp
 800f9e6:	d844      	bhi.n	800fa72 <__ssprint_r+0xb0>
 800f9e8:	89a2      	ldrh	r2, [r4, #12]
 800f9ea:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f9ee:	d03e      	beq.n	800fa6e <__ssprint_r+0xac>
 800f9f0:	6820      	ldr	r0, [r4, #0]
 800f9f2:	6921      	ldr	r1, [r4, #16]
 800f9f4:	6965      	ldr	r5, [r4, #20]
 800f9f6:	eba0 0901 	sub.w	r9, r0, r1
 800f9fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f9fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fa02:	f109 0001 	add.w	r0, r9, #1
 800fa06:	106d      	asrs	r5, r5, #1
 800fa08:	4458      	add	r0, fp
 800fa0a:	4285      	cmp	r5, r0
 800fa0c:	bf38      	it	cc
 800fa0e:	4605      	movcc	r5, r0
 800fa10:	0553      	lsls	r3, r2, #21
 800fa12:	d545      	bpl.n	800faa0 <__ssprint_r+0xde>
 800fa14:	4629      	mov	r1, r5
 800fa16:	4640      	mov	r0, r8
 800fa18:	f7fa ff08 	bl	800a82c <_malloc_r>
 800fa1c:	4606      	mov	r6, r0
 800fa1e:	b9a0      	cbnz	r0, 800fa4a <__ssprint_r+0x88>
 800fa20:	230c      	movs	r3, #12
 800fa22:	f8c8 3000 	str.w	r3, [r8]
 800fa26:	89a3      	ldrh	r3, [r4, #12]
 800fa28:	f04f 30ff 	mov.w	r0, #4294967295
 800fa2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa30:	81a3      	strh	r3, [r4, #12]
 800fa32:	2300      	movs	r3, #0
 800fa34:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800fa38:	e02f      	b.n	800fa9a <__ssprint_r+0xd8>
 800fa3a:	f8da 3000 	ldr.w	r3, [sl]
 800fa3e:	f8da b004 	ldr.w	fp, [sl, #4]
 800fa42:	9301      	str	r3, [sp, #4]
 800fa44:	f10a 0a08 	add.w	sl, sl, #8
 800fa48:	e7c8      	b.n	800f9dc <__ssprint_r+0x1a>
 800fa4a:	464a      	mov	r2, r9
 800fa4c:	6921      	ldr	r1, [r4, #16]
 800fa4e:	f7ff fac5 	bl	800efdc <memcpy>
 800fa52:	89a2      	ldrh	r2, [r4, #12]
 800fa54:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800fa58:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800fa5c:	81a2      	strh	r2, [r4, #12]
 800fa5e:	6126      	str	r6, [r4, #16]
 800fa60:	444e      	add	r6, r9
 800fa62:	6026      	str	r6, [r4, #0]
 800fa64:	465e      	mov	r6, fp
 800fa66:	6165      	str	r5, [r4, #20]
 800fa68:	eba5 0509 	sub.w	r5, r5, r9
 800fa6c:	60a5      	str	r5, [r4, #8]
 800fa6e:	455e      	cmp	r6, fp
 800fa70:	d900      	bls.n	800fa74 <__ssprint_r+0xb2>
 800fa72:	465e      	mov	r6, fp
 800fa74:	4632      	mov	r2, r6
 800fa76:	9901      	ldr	r1, [sp, #4]
 800fa78:	6820      	ldr	r0, [r4, #0]
 800fa7a:	f7ff fabd 	bl	800eff8 <memmove>
 800fa7e:	68a2      	ldr	r2, [r4, #8]
 800fa80:	1b92      	subs	r2, r2, r6
 800fa82:	60a2      	str	r2, [r4, #8]
 800fa84:	6822      	ldr	r2, [r4, #0]
 800fa86:	4432      	add	r2, r6
 800fa88:	6022      	str	r2, [r4, #0]
 800fa8a:	68ba      	ldr	r2, [r7, #8]
 800fa8c:	eba2 030b 	sub.w	r3, r2, fp
 800fa90:	60bb      	str	r3, [r7, #8]
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d1d1      	bne.n	800fa3a <__ssprint_r+0x78>
 800fa96:	2000      	movs	r0, #0
 800fa98:	6078      	str	r0, [r7, #4]
 800fa9a:	b003      	add	sp, #12
 800fa9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800faa0:	462a      	mov	r2, r5
 800faa2:	4640      	mov	r0, r8
 800faa4:	f7fb f950 	bl	800ad48 <_realloc_r>
 800faa8:	4606      	mov	r6, r0
 800faaa:	2800      	cmp	r0, #0
 800faac:	d1d7      	bne.n	800fa5e <__ssprint_r+0x9c>
 800faae:	4640      	mov	r0, r8
 800fab0:	6921      	ldr	r1, [r4, #16]
 800fab2:	f7fe fe3f 	bl	800e734 <_free_r>
 800fab6:	e7b3      	b.n	800fa20 <__ssprint_r+0x5e>

0800fab8 <__assert_func>:
 800fab8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800faba:	4614      	mov	r4, r2
 800fabc:	461a      	mov	r2, r3
 800fabe:	4b09      	ldr	r3, [pc, #36]	; (800fae4 <__assert_func+0x2c>)
 800fac0:	4605      	mov	r5, r0
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	68d8      	ldr	r0, [r3, #12]
 800fac6:	b14c      	cbz	r4, 800fadc <__assert_func+0x24>
 800fac8:	4b07      	ldr	r3, [pc, #28]	; (800fae8 <__assert_func+0x30>)
 800faca:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800face:	9100      	str	r1, [sp, #0]
 800fad0:	462b      	mov	r3, r5
 800fad2:	4906      	ldr	r1, [pc, #24]	; (800faec <__assert_func+0x34>)
 800fad4:	f000 f89a 	bl	800fc0c <fiprintf>
 800fad8:	f000 fe02 	bl	80106e0 <abort>
 800fadc:	4b04      	ldr	r3, [pc, #16]	; (800faf0 <__assert_func+0x38>)
 800fade:	461c      	mov	r4, r3
 800fae0:	e7f3      	b.n	800faca <__assert_func+0x12>
 800fae2:	bf00      	nop
 800fae4:	20000048 	.word	0x20000048
 800fae8:	08060134 	.word	0x08060134
 800faec:	08060141 	.word	0x08060141
 800faf0:	0806016f 	.word	0x0806016f

0800faf4 <_calloc_r>:
 800faf4:	b538      	push	{r3, r4, r5, lr}
 800faf6:	fba1 1502 	umull	r1, r5, r1, r2
 800fafa:	b92d      	cbnz	r5, 800fb08 <_calloc_r+0x14>
 800fafc:	f7fa fe96 	bl	800a82c <_malloc_r>
 800fb00:	4604      	mov	r4, r0
 800fb02:	b938      	cbnz	r0, 800fb14 <_calloc_r+0x20>
 800fb04:	4620      	mov	r0, r4
 800fb06:	bd38      	pop	{r3, r4, r5, pc}
 800fb08:	f7f9 fbf8 	bl	80092fc <__errno>
 800fb0c:	230c      	movs	r3, #12
 800fb0e:	2400      	movs	r4, #0
 800fb10:	6003      	str	r3, [r0, #0]
 800fb12:	e7f7      	b.n	800fb04 <_calloc_r+0x10>
 800fb14:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800fb18:	f022 0203 	bic.w	r2, r2, #3
 800fb1c:	3a04      	subs	r2, #4
 800fb1e:	2a24      	cmp	r2, #36	; 0x24
 800fb20:	d819      	bhi.n	800fb56 <_calloc_r+0x62>
 800fb22:	2a13      	cmp	r2, #19
 800fb24:	d915      	bls.n	800fb52 <_calloc_r+0x5e>
 800fb26:	2a1b      	cmp	r2, #27
 800fb28:	e9c0 5500 	strd	r5, r5, [r0]
 800fb2c:	d806      	bhi.n	800fb3c <_calloc_r+0x48>
 800fb2e:	f100 0308 	add.w	r3, r0, #8
 800fb32:	2200      	movs	r2, #0
 800fb34:	e9c3 2200 	strd	r2, r2, [r3]
 800fb38:	609a      	str	r2, [r3, #8]
 800fb3a:	e7e3      	b.n	800fb04 <_calloc_r+0x10>
 800fb3c:	2a24      	cmp	r2, #36	; 0x24
 800fb3e:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800fb42:	bf11      	iteee	ne
 800fb44:	f100 0310 	addne.w	r3, r0, #16
 800fb48:	6105      	streq	r5, [r0, #16]
 800fb4a:	f100 0318 	addeq.w	r3, r0, #24
 800fb4e:	6145      	streq	r5, [r0, #20]
 800fb50:	e7ef      	b.n	800fb32 <_calloc_r+0x3e>
 800fb52:	4603      	mov	r3, r0
 800fb54:	e7ed      	b.n	800fb32 <_calloc_r+0x3e>
 800fb56:	4629      	mov	r1, r5
 800fb58:	f7f9 fbfa 	bl	8009350 <memset>
 800fb5c:	e7d2      	b.n	800fb04 <_calloc_r+0x10>

0800fb5e <_fclose_r>:
 800fb5e:	b570      	push	{r4, r5, r6, lr}
 800fb60:	4606      	mov	r6, r0
 800fb62:	460c      	mov	r4, r1
 800fb64:	b911      	cbnz	r1, 800fb6c <_fclose_r+0xe>
 800fb66:	2500      	movs	r5, #0
 800fb68:	4628      	mov	r0, r5
 800fb6a:	bd70      	pop	{r4, r5, r6, pc}
 800fb6c:	b118      	cbz	r0, 800fb76 <_fclose_r+0x18>
 800fb6e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800fb70:	b90b      	cbnz	r3, 800fb76 <_fclose_r+0x18>
 800fb72:	f7fe fd63 	bl	800e63c <__sinit>
 800fb76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fb78:	07d8      	lsls	r0, r3, #31
 800fb7a:	d405      	bmi.n	800fb88 <_fclose_r+0x2a>
 800fb7c:	89a3      	ldrh	r3, [r4, #12]
 800fb7e:	0599      	lsls	r1, r3, #22
 800fb80:	d402      	bmi.n	800fb88 <_fclose_r+0x2a>
 800fb82:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fb84:	f7fa fe2e 	bl	800a7e4 <__retarget_lock_acquire_recursive>
 800fb88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb8c:	b93b      	cbnz	r3, 800fb9e <_fclose_r+0x40>
 800fb8e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800fb90:	f015 0501 	ands.w	r5, r5, #1
 800fb94:	d1e7      	bne.n	800fb66 <_fclose_r+0x8>
 800fb96:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fb98:	f7fa fe25 	bl	800a7e6 <__retarget_lock_release_recursive>
 800fb9c:	e7e4      	b.n	800fb68 <_fclose_r+0xa>
 800fb9e:	4621      	mov	r1, r4
 800fba0:	4630      	mov	r0, r6
 800fba2:	f7fe fc55 	bl	800e450 <__sflush_r>
 800fba6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800fba8:	4605      	mov	r5, r0
 800fbaa:	b133      	cbz	r3, 800fbba <_fclose_r+0x5c>
 800fbac:	4630      	mov	r0, r6
 800fbae:	69e1      	ldr	r1, [r4, #28]
 800fbb0:	4798      	blx	r3
 800fbb2:	2800      	cmp	r0, #0
 800fbb4:	bfb8      	it	lt
 800fbb6:	f04f 35ff 	movlt.w	r5, #4294967295
 800fbba:	89a3      	ldrh	r3, [r4, #12]
 800fbbc:	061a      	lsls	r2, r3, #24
 800fbbe:	d503      	bpl.n	800fbc8 <_fclose_r+0x6a>
 800fbc0:	4630      	mov	r0, r6
 800fbc2:	6921      	ldr	r1, [r4, #16]
 800fbc4:	f7fe fdb6 	bl	800e734 <_free_r>
 800fbc8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800fbca:	b141      	cbz	r1, 800fbde <_fclose_r+0x80>
 800fbcc:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800fbd0:	4299      	cmp	r1, r3
 800fbd2:	d002      	beq.n	800fbda <_fclose_r+0x7c>
 800fbd4:	4630      	mov	r0, r6
 800fbd6:	f7fe fdad 	bl	800e734 <_free_r>
 800fbda:	2300      	movs	r3, #0
 800fbdc:	6323      	str	r3, [r4, #48]	; 0x30
 800fbde:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800fbe0:	b121      	cbz	r1, 800fbec <_fclose_r+0x8e>
 800fbe2:	4630      	mov	r0, r6
 800fbe4:	f7fe fda6 	bl	800e734 <_free_r>
 800fbe8:	2300      	movs	r3, #0
 800fbea:	6463      	str	r3, [r4, #68]	; 0x44
 800fbec:	f7fe fd0e 	bl	800e60c <__sfp_lock_acquire>
 800fbf0:	2300      	movs	r3, #0
 800fbf2:	81a3      	strh	r3, [r4, #12]
 800fbf4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fbf6:	07db      	lsls	r3, r3, #31
 800fbf8:	d402      	bmi.n	800fc00 <_fclose_r+0xa2>
 800fbfa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fbfc:	f7fa fdf3 	bl	800a7e6 <__retarget_lock_release_recursive>
 800fc00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fc02:	f7fa fdee 	bl	800a7e2 <__retarget_lock_close_recursive>
 800fc06:	f7fe fd07 	bl	800e618 <__sfp_lock_release>
 800fc0a:	e7ad      	b.n	800fb68 <_fclose_r+0xa>

0800fc0c <fiprintf>:
 800fc0c:	b40e      	push	{r1, r2, r3}
 800fc0e:	b503      	push	{r0, r1, lr}
 800fc10:	4601      	mov	r1, r0
 800fc12:	ab03      	add	r3, sp, #12
 800fc14:	4805      	ldr	r0, [pc, #20]	; (800fc2c <fiprintf+0x20>)
 800fc16:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc1a:	6800      	ldr	r0, [r0, #0]
 800fc1c:	9301      	str	r3, [sp, #4]
 800fc1e:	f000 f839 	bl	800fc94 <_vfiprintf_r>
 800fc22:	b002      	add	sp, #8
 800fc24:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc28:	b003      	add	sp, #12
 800fc2a:	4770      	bx	lr
 800fc2c:	20000048 	.word	0x20000048

0800fc30 <__sprint_r>:
 800fc30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc34:	6893      	ldr	r3, [r2, #8]
 800fc36:	4680      	mov	r8, r0
 800fc38:	460f      	mov	r7, r1
 800fc3a:	4614      	mov	r4, r2
 800fc3c:	b91b      	cbnz	r3, 800fc46 <__sprint_r+0x16>
 800fc3e:	4618      	mov	r0, r3
 800fc40:	6053      	str	r3, [r2, #4]
 800fc42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc46:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800fc48:	049d      	lsls	r5, r3, #18
 800fc4a:	d520      	bpl.n	800fc8e <__sprint_r+0x5e>
 800fc4c:	6815      	ldr	r5, [r2, #0]
 800fc4e:	3508      	adds	r5, #8
 800fc50:	f04f 0900 	mov.w	r9, #0
 800fc54:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800fc58:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800fc5c:	45ca      	cmp	sl, r9
 800fc5e:	dc0b      	bgt.n	800fc78 <__sprint_r+0x48>
 800fc60:	68a0      	ldr	r0, [r4, #8]
 800fc62:	f026 0603 	bic.w	r6, r6, #3
 800fc66:	1b80      	subs	r0, r0, r6
 800fc68:	60a0      	str	r0, [r4, #8]
 800fc6a:	3508      	adds	r5, #8
 800fc6c:	2800      	cmp	r0, #0
 800fc6e:	d1ef      	bne.n	800fc50 <__sprint_r+0x20>
 800fc70:	2300      	movs	r3, #0
 800fc72:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800fc76:	e7e4      	b.n	800fc42 <__sprint_r+0x12>
 800fc78:	463a      	mov	r2, r7
 800fc7a:	4640      	mov	r0, r8
 800fc7c:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800fc80:	f000 fd76 	bl	8010770 <_fputwc_r>
 800fc84:	1c43      	adds	r3, r0, #1
 800fc86:	d0f3      	beq.n	800fc70 <__sprint_r+0x40>
 800fc88:	f109 0901 	add.w	r9, r9, #1
 800fc8c:	e7e6      	b.n	800fc5c <__sprint_r+0x2c>
 800fc8e:	f000 fd99 	bl	80107c4 <__sfvwrite_r>
 800fc92:	e7ed      	b.n	800fc70 <__sprint_r+0x40>

0800fc94 <_vfiprintf_r>:
 800fc94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc98:	b0bb      	sub	sp, #236	; 0xec
 800fc9a:	460f      	mov	r7, r1
 800fc9c:	461d      	mov	r5, r3
 800fc9e:	461c      	mov	r4, r3
 800fca0:	4681      	mov	r9, r0
 800fca2:	9202      	str	r2, [sp, #8]
 800fca4:	b118      	cbz	r0, 800fcae <_vfiprintf_r+0x1a>
 800fca6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800fca8:	b90b      	cbnz	r3, 800fcae <_vfiprintf_r+0x1a>
 800fcaa:	f7fe fcc7 	bl	800e63c <__sinit>
 800fcae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fcb0:	07d8      	lsls	r0, r3, #31
 800fcb2:	d405      	bmi.n	800fcc0 <_vfiprintf_r+0x2c>
 800fcb4:	89bb      	ldrh	r3, [r7, #12]
 800fcb6:	0599      	lsls	r1, r3, #22
 800fcb8:	d402      	bmi.n	800fcc0 <_vfiprintf_r+0x2c>
 800fcba:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800fcbc:	f7fa fd92 	bl	800a7e4 <__retarget_lock_acquire_recursive>
 800fcc0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800fcc4:	049a      	lsls	r2, r3, #18
 800fcc6:	d406      	bmi.n	800fcd6 <_vfiprintf_r+0x42>
 800fcc8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800fccc:	81bb      	strh	r3, [r7, #12]
 800fcce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fcd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fcd4:	667b      	str	r3, [r7, #100]	; 0x64
 800fcd6:	89bb      	ldrh	r3, [r7, #12]
 800fcd8:	071e      	lsls	r6, r3, #28
 800fcda:	d501      	bpl.n	800fce0 <_vfiprintf_r+0x4c>
 800fcdc:	693b      	ldr	r3, [r7, #16]
 800fcde:	b9ab      	cbnz	r3, 800fd0c <_vfiprintf_r+0x78>
 800fce0:	4639      	mov	r1, r7
 800fce2:	4648      	mov	r0, r9
 800fce4:	f000 fca4 	bl	8010630 <__swsetup_r>
 800fce8:	b180      	cbz	r0, 800fd0c <_vfiprintf_r+0x78>
 800fcea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fcec:	07d8      	lsls	r0, r3, #31
 800fcee:	d506      	bpl.n	800fcfe <_vfiprintf_r+0x6a>
 800fcf0:	f04f 33ff 	mov.w	r3, #4294967295
 800fcf4:	9303      	str	r3, [sp, #12]
 800fcf6:	9803      	ldr	r0, [sp, #12]
 800fcf8:	b03b      	add	sp, #236	; 0xec
 800fcfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcfe:	89bb      	ldrh	r3, [r7, #12]
 800fd00:	0599      	lsls	r1, r3, #22
 800fd02:	d4f5      	bmi.n	800fcf0 <_vfiprintf_r+0x5c>
 800fd04:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800fd06:	f7fa fd6e 	bl	800a7e6 <__retarget_lock_release_recursive>
 800fd0a:	e7f1      	b.n	800fcf0 <_vfiprintf_r+0x5c>
 800fd0c:	89bb      	ldrh	r3, [r7, #12]
 800fd0e:	f003 021a 	and.w	r2, r3, #26
 800fd12:	2a0a      	cmp	r2, #10
 800fd14:	d114      	bne.n	800fd40 <_vfiprintf_r+0xac>
 800fd16:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800fd1a:	2a00      	cmp	r2, #0
 800fd1c:	db10      	blt.n	800fd40 <_vfiprintf_r+0xac>
 800fd1e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800fd20:	07d2      	lsls	r2, r2, #31
 800fd22:	d404      	bmi.n	800fd2e <_vfiprintf_r+0x9a>
 800fd24:	059e      	lsls	r6, r3, #22
 800fd26:	d402      	bmi.n	800fd2e <_vfiprintf_r+0x9a>
 800fd28:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800fd2a:	f7fa fd5c 	bl	800a7e6 <__retarget_lock_release_recursive>
 800fd2e:	462b      	mov	r3, r5
 800fd30:	4639      	mov	r1, r7
 800fd32:	4648      	mov	r0, r9
 800fd34:	9a02      	ldr	r2, [sp, #8]
 800fd36:	b03b      	add	sp, #236	; 0xec
 800fd38:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd3c:	f000 bc38 	b.w	80105b0 <__sbprintf>
 800fd40:	2300      	movs	r3, #0
 800fd42:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800fd46:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800fd4a:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800fd4e:	ae11      	add	r6, sp, #68	; 0x44
 800fd50:	960e      	str	r6, [sp, #56]	; 0x38
 800fd52:	9303      	str	r3, [sp, #12]
 800fd54:	9b02      	ldr	r3, [sp, #8]
 800fd56:	461d      	mov	r5, r3
 800fd58:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fd5c:	b10a      	cbz	r2, 800fd62 <_vfiprintf_r+0xce>
 800fd5e:	2a25      	cmp	r2, #37	; 0x25
 800fd60:	d1f9      	bne.n	800fd56 <_vfiprintf_r+0xc2>
 800fd62:	9b02      	ldr	r3, [sp, #8]
 800fd64:	ebb5 0803 	subs.w	r8, r5, r3
 800fd68:	d00d      	beq.n	800fd86 <_vfiprintf_r+0xf2>
 800fd6a:	e9c6 3800 	strd	r3, r8, [r6]
 800fd6e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fd70:	4443      	add	r3, r8
 800fd72:	9310      	str	r3, [sp, #64]	; 0x40
 800fd74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fd76:	3301      	adds	r3, #1
 800fd78:	2b07      	cmp	r3, #7
 800fd7a:	930f      	str	r3, [sp, #60]	; 0x3c
 800fd7c:	dc75      	bgt.n	800fe6a <_vfiprintf_r+0x1d6>
 800fd7e:	3608      	adds	r6, #8
 800fd80:	9b03      	ldr	r3, [sp, #12]
 800fd82:	4443      	add	r3, r8
 800fd84:	9303      	str	r3, [sp, #12]
 800fd86:	782b      	ldrb	r3, [r5, #0]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	f000 83d5 	beq.w	8010538 <_vfiprintf_r+0x8a4>
 800fd8e:	2300      	movs	r3, #0
 800fd90:	f04f 31ff 	mov.w	r1, #4294967295
 800fd94:	469a      	mov	sl, r3
 800fd96:	1c6a      	adds	r2, r5, #1
 800fd98:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800fd9c:	9101      	str	r1, [sp, #4]
 800fd9e:	9304      	str	r3, [sp, #16]
 800fda0:	f812 3b01 	ldrb.w	r3, [r2], #1
 800fda4:	9202      	str	r2, [sp, #8]
 800fda6:	f1a3 0220 	sub.w	r2, r3, #32
 800fdaa:	2a5a      	cmp	r2, #90	; 0x5a
 800fdac:	f200 831d 	bhi.w	80103ea <_vfiprintf_r+0x756>
 800fdb0:	e8df f012 	tbh	[pc, r2, lsl #1]
 800fdb4:	031b009a 	.word	0x031b009a
 800fdb8:	00a2031b 	.word	0x00a2031b
 800fdbc:	031b031b 	.word	0x031b031b
 800fdc0:	0082031b 	.word	0x0082031b
 800fdc4:	031b031b 	.word	0x031b031b
 800fdc8:	00af00a5 	.word	0x00af00a5
 800fdcc:	00ac031b 	.word	0x00ac031b
 800fdd0:	031b00b1 	.word	0x031b00b1
 800fdd4:	00cf00cc 	.word	0x00cf00cc
 800fdd8:	00cf00cf 	.word	0x00cf00cf
 800fddc:	00cf00cf 	.word	0x00cf00cf
 800fde0:	00cf00cf 	.word	0x00cf00cf
 800fde4:	00cf00cf 	.word	0x00cf00cf
 800fde8:	031b031b 	.word	0x031b031b
 800fdec:	031b031b 	.word	0x031b031b
 800fdf0:	031b031b 	.word	0x031b031b
 800fdf4:	031b031b 	.word	0x031b031b
 800fdf8:	00f9031b 	.word	0x00f9031b
 800fdfc:	031b0107 	.word	0x031b0107
 800fe00:	031b031b 	.word	0x031b031b
 800fe04:	031b031b 	.word	0x031b031b
 800fe08:	031b031b 	.word	0x031b031b
 800fe0c:	031b031b 	.word	0x031b031b
 800fe10:	0156031b 	.word	0x0156031b
 800fe14:	031b031b 	.word	0x031b031b
 800fe18:	01a0031b 	.word	0x01a0031b
 800fe1c:	027d031b 	.word	0x027d031b
 800fe20:	031b031b 	.word	0x031b031b
 800fe24:	031b029d 	.word	0x031b029d
 800fe28:	031b031b 	.word	0x031b031b
 800fe2c:	031b031b 	.word	0x031b031b
 800fe30:	031b031b 	.word	0x031b031b
 800fe34:	031b031b 	.word	0x031b031b
 800fe38:	00f9031b 	.word	0x00f9031b
 800fe3c:	031b0109 	.word	0x031b0109
 800fe40:	031b031b 	.word	0x031b031b
 800fe44:	010900df 	.word	0x010900df
 800fe48:	031b00f3 	.word	0x031b00f3
 800fe4c:	031b00ec 	.word	0x031b00ec
 800fe50:	01580134 	.word	0x01580134
 800fe54:	00f3018d 	.word	0x00f3018d
 800fe58:	01a0031b 	.word	0x01a0031b
 800fe5c:	027f0098 	.word	0x027f0098
 800fe60:	031b031b 	.word	0x031b031b
 800fe64:	031b0065 	.word	0x031b0065
 800fe68:	0098      	.short	0x0098
 800fe6a:	4639      	mov	r1, r7
 800fe6c:	4648      	mov	r0, r9
 800fe6e:	aa0e      	add	r2, sp, #56	; 0x38
 800fe70:	f7ff fede 	bl	800fc30 <__sprint_r>
 800fe74:	2800      	cmp	r0, #0
 800fe76:	f040 833e 	bne.w	80104f6 <_vfiprintf_r+0x862>
 800fe7a:	ae11      	add	r6, sp, #68	; 0x44
 800fe7c:	e780      	b.n	800fd80 <_vfiprintf_r+0xec>
 800fe7e:	4a9c      	ldr	r2, [pc, #624]	; (80100f0 <_vfiprintf_r+0x45c>)
 800fe80:	9206      	str	r2, [sp, #24]
 800fe82:	f01a 0220 	ands.w	r2, sl, #32
 800fe86:	f000 8234 	beq.w	80102f2 <_vfiprintf_r+0x65e>
 800fe8a:	3407      	adds	r4, #7
 800fe8c:	f024 0207 	bic.w	r2, r4, #7
 800fe90:	4693      	mov	fp, r2
 800fe92:	6855      	ldr	r5, [r2, #4]
 800fe94:	f85b 4b08 	ldr.w	r4, [fp], #8
 800fe98:	f01a 0f01 	tst.w	sl, #1
 800fe9c:	d009      	beq.n	800feb2 <_vfiprintf_r+0x21e>
 800fe9e:	ea54 0205 	orrs.w	r2, r4, r5
 800fea2:	bf1f      	itttt	ne
 800fea4:	2230      	movne	r2, #48	; 0x30
 800fea6:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800feaa:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800feae:	f04a 0a02 	orrne.w	sl, sl, #2
 800feb2:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800feb6:	e118      	b.n	80100ea <_vfiprintf_r+0x456>
 800feb8:	4648      	mov	r0, r9
 800feba:	f7fa fc8d 	bl	800a7d8 <_localeconv_r>
 800febe:	6843      	ldr	r3, [r0, #4]
 800fec0:	4618      	mov	r0, r3
 800fec2:	9309      	str	r3, [sp, #36]	; 0x24
 800fec4:	f7f0 f9b0 	bl	8000228 <strlen>
 800fec8:	9008      	str	r0, [sp, #32]
 800feca:	4648      	mov	r0, r9
 800fecc:	f7fa fc84 	bl	800a7d8 <_localeconv_r>
 800fed0:	6883      	ldr	r3, [r0, #8]
 800fed2:	9307      	str	r3, [sp, #28]
 800fed4:	9b08      	ldr	r3, [sp, #32]
 800fed6:	b12b      	cbz	r3, 800fee4 <_vfiprintf_r+0x250>
 800fed8:	9b07      	ldr	r3, [sp, #28]
 800feda:	b11b      	cbz	r3, 800fee4 <_vfiprintf_r+0x250>
 800fedc:	781b      	ldrb	r3, [r3, #0]
 800fede:	b10b      	cbz	r3, 800fee4 <_vfiprintf_r+0x250>
 800fee0:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800fee4:	9a02      	ldr	r2, [sp, #8]
 800fee6:	e75b      	b.n	800fda0 <_vfiprintf_r+0x10c>
 800fee8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800feec:	2b00      	cmp	r3, #0
 800feee:	d1f9      	bne.n	800fee4 <_vfiprintf_r+0x250>
 800fef0:	2320      	movs	r3, #32
 800fef2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800fef6:	e7f5      	b.n	800fee4 <_vfiprintf_r+0x250>
 800fef8:	f04a 0a01 	orr.w	sl, sl, #1
 800fefc:	e7f2      	b.n	800fee4 <_vfiprintf_r+0x250>
 800fefe:	f854 3b04 	ldr.w	r3, [r4], #4
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	9304      	str	r3, [sp, #16]
 800ff06:	daed      	bge.n	800fee4 <_vfiprintf_r+0x250>
 800ff08:	425b      	negs	r3, r3
 800ff0a:	9304      	str	r3, [sp, #16]
 800ff0c:	f04a 0a04 	orr.w	sl, sl, #4
 800ff10:	e7e8      	b.n	800fee4 <_vfiprintf_r+0x250>
 800ff12:	232b      	movs	r3, #43	; 0x2b
 800ff14:	e7ed      	b.n	800fef2 <_vfiprintf_r+0x25e>
 800ff16:	9a02      	ldr	r2, [sp, #8]
 800ff18:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ff1c:	2b2a      	cmp	r3, #42	; 0x2a
 800ff1e:	d112      	bne.n	800ff46 <_vfiprintf_r+0x2b2>
 800ff20:	f854 0b04 	ldr.w	r0, [r4], #4
 800ff24:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800ff28:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ff2c:	e7da      	b.n	800fee4 <_vfiprintf_r+0x250>
 800ff2e:	200a      	movs	r0, #10
 800ff30:	9b01      	ldr	r3, [sp, #4]
 800ff32:	fb00 1303 	mla	r3, r0, r3, r1
 800ff36:	9301      	str	r3, [sp, #4]
 800ff38:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ff3c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ff40:	2909      	cmp	r1, #9
 800ff42:	d9f4      	bls.n	800ff2e <_vfiprintf_r+0x29a>
 800ff44:	e72e      	b.n	800fda4 <_vfiprintf_r+0x110>
 800ff46:	2100      	movs	r1, #0
 800ff48:	9101      	str	r1, [sp, #4]
 800ff4a:	e7f7      	b.n	800ff3c <_vfiprintf_r+0x2a8>
 800ff4c:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800ff50:	e7c8      	b.n	800fee4 <_vfiprintf_r+0x250>
 800ff52:	2100      	movs	r1, #0
 800ff54:	9a02      	ldr	r2, [sp, #8]
 800ff56:	9104      	str	r1, [sp, #16]
 800ff58:	200a      	movs	r0, #10
 800ff5a:	9904      	ldr	r1, [sp, #16]
 800ff5c:	3b30      	subs	r3, #48	; 0x30
 800ff5e:	fb00 3301 	mla	r3, r0, r1, r3
 800ff62:	9304      	str	r3, [sp, #16]
 800ff64:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ff68:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ff6c:	2909      	cmp	r1, #9
 800ff6e:	d9f3      	bls.n	800ff58 <_vfiprintf_r+0x2c4>
 800ff70:	e718      	b.n	800fda4 <_vfiprintf_r+0x110>
 800ff72:	9b02      	ldr	r3, [sp, #8]
 800ff74:	781b      	ldrb	r3, [r3, #0]
 800ff76:	2b68      	cmp	r3, #104	; 0x68
 800ff78:	bf01      	itttt	eq
 800ff7a:	9b02      	ldreq	r3, [sp, #8]
 800ff7c:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800ff80:	3301      	addeq	r3, #1
 800ff82:	9302      	streq	r3, [sp, #8]
 800ff84:	bf18      	it	ne
 800ff86:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800ff8a:	e7ab      	b.n	800fee4 <_vfiprintf_r+0x250>
 800ff8c:	9b02      	ldr	r3, [sp, #8]
 800ff8e:	781b      	ldrb	r3, [r3, #0]
 800ff90:	2b6c      	cmp	r3, #108	; 0x6c
 800ff92:	d105      	bne.n	800ffa0 <_vfiprintf_r+0x30c>
 800ff94:	9b02      	ldr	r3, [sp, #8]
 800ff96:	3301      	adds	r3, #1
 800ff98:	9302      	str	r3, [sp, #8]
 800ff9a:	f04a 0a20 	orr.w	sl, sl, #32
 800ff9e:	e7a1      	b.n	800fee4 <_vfiprintf_r+0x250>
 800ffa0:	f04a 0a10 	orr.w	sl, sl, #16
 800ffa4:	e79e      	b.n	800fee4 <_vfiprintf_r+0x250>
 800ffa6:	46a3      	mov	fp, r4
 800ffa8:	2100      	movs	r1, #0
 800ffaa:	f85b 3b04 	ldr.w	r3, [fp], #4
 800ffae:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800ffb2:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800ffb6:	2301      	movs	r3, #1
 800ffb8:	460d      	mov	r5, r1
 800ffba:	9301      	str	r3, [sp, #4]
 800ffbc:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800ffc0:	e0ad      	b.n	801011e <_vfiprintf_r+0x48a>
 800ffc2:	f04a 0a10 	orr.w	sl, sl, #16
 800ffc6:	f01a 0f20 	tst.w	sl, #32
 800ffca:	d010      	beq.n	800ffee <_vfiprintf_r+0x35a>
 800ffcc:	3407      	adds	r4, #7
 800ffce:	f024 0307 	bic.w	r3, r4, #7
 800ffd2:	469b      	mov	fp, r3
 800ffd4:	685d      	ldr	r5, [r3, #4]
 800ffd6:	f85b 4b08 	ldr.w	r4, [fp], #8
 800ffda:	2d00      	cmp	r5, #0
 800ffdc:	da05      	bge.n	800ffea <_vfiprintf_r+0x356>
 800ffde:	232d      	movs	r3, #45	; 0x2d
 800ffe0:	4264      	negs	r4, r4
 800ffe2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800ffe6:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ffea:	2301      	movs	r3, #1
 800ffec:	e04a      	b.n	8010084 <_vfiprintf_r+0x3f0>
 800ffee:	46a3      	mov	fp, r4
 800fff0:	f01a 0f10 	tst.w	sl, #16
 800fff4:	f85b 5b04 	ldr.w	r5, [fp], #4
 800fff8:	d002      	beq.n	8010000 <_vfiprintf_r+0x36c>
 800fffa:	462c      	mov	r4, r5
 800fffc:	17ed      	asrs	r5, r5, #31
 800fffe:	e7ec      	b.n	800ffda <_vfiprintf_r+0x346>
 8010000:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8010004:	d003      	beq.n	801000e <_vfiprintf_r+0x37a>
 8010006:	b22c      	sxth	r4, r5
 8010008:	f345 35c0 	sbfx	r5, r5, #15, #1
 801000c:	e7e5      	b.n	800ffda <_vfiprintf_r+0x346>
 801000e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8010012:	d0f2      	beq.n	800fffa <_vfiprintf_r+0x366>
 8010014:	b26c      	sxtb	r4, r5
 8010016:	f345 15c0 	sbfx	r5, r5, #7, #1
 801001a:	e7de      	b.n	800ffda <_vfiprintf_r+0x346>
 801001c:	f01a 0f20 	tst.w	sl, #32
 8010020:	f104 0b04 	add.w	fp, r4, #4
 8010024:	d007      	beq.n	8010036 <_vfiprintf_r+0x3a2>
 8010026:	9a03      	ldr	r2, [sp, #12]
 8010028:	6823      	ldr	r3, [r4, #0]
 801002a:	9903      	ldr	r1, [sp, #12]
 801002c:	17d2      	asrs	r2, r2, #31
 801002e:	e9c3 1200 	strd	r1, r2, [r3]
 8010032:	465c      	mov	r4, fp
 8010034:	e68e      	b.n	800fd54 <_vfiprintf_r+0xc0>
 8010036:	f01a 0f10 	tst.w	sl, #16
 801003a:	d003      	beq.n	8010044 <_vfiprintf_r+0x3b0>
 801003c:	6823      	ldr	r3, [r4, #0]
 801003e:	9a03      	ldr	r2, [sp, #12]
 8010040:	601a      	str	r2, [r3, #0]
 8010042:	e7f6      	b.n	8010032 <_vfiprintf_r+0x39e>
 8010044:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8010048:	d003      	beq.n	8010052 <_vfiprintf_r+0x3be>
 801004a:	6823      	ldr	r3, [r4, #0]
 801004c:	9a03      	ldr	r2, [sp, #12]
 801004e:	801a      	strh	r2, [r3, #0]
 8010050:	e7ef      	b.n	8010032 <_vfiprintf_r+0x39e>
 8010052:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8010056:	d0f1      	beq.n	801003c <_vfiprintf_r+0x3a8>
 8010058:	6823      	ldr	r3, [r4, #0]
 801005a:	9a03      	ldr	r2, [sp, #12]
 801005c:	701a      	strb	r2, [r3, #0]
 801005e:	e7e8      	b.n	8010032 <_vfiprintf_r+0x39e>
 8010060:	f04a 0a10 	orr.w	sl, sl, #16
 8010064:	f01a 0320 	ands.w	r3, sl, #32
 8010068:	d01f      	beq.n	80100aa <_vfiprintf_r+0x416>
 801006a:	3407      	adds	r4, #7
 801006c:	f024 0307 	bic.w	r3, r4, #7
 8010070:	469b      	mov	fp, r3
 8010072:	685d      	ldr	r5, [r3, #4]
 8010074:	f85b 4b08 	ldr.w	r4, [fp], #8
 8010078:	2300      	movs	r3, #0
 801007a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 801007e:	2200      	movs	r2, #0
 8010080:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 8010084:	9a01      	ldr	r2, [sp, #4]
 8010086:	3201      	adds	r2, #1
 8010088:	f000 8263 	beq.w	8010552 <_vfiprintf_r+0x8be>
 801008c:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8010090:	9205      	str	r2, [sp, #20]
 8010092:	ea54 0205 	orrs.w	r2, r4, r5
 8010096:	f040 8262 	bne.w	801055e <_vfiprintf_r+0x8ca>
 801009a:	9a01      	ldr	r2, [sp, #4]
 801009c:	2a00      	cmp	r2, #0
 801009e:	f000 8199 	beq.w	80103d4 <_vfiprintf_r+0x740>
 80100a2:	2b01      	cmp	r3, #1
 80100a4:	f040 825e 	bne.w	8010564 <_vfiprintf_r+0x8d0>
 80100a8:	e13a      	b.n	8010320 <_vfiprintf_r+0x68c>
 80100aa:	46a3      	mov	fp, r4
 80100ac:	f01a 0510 	ands.w	r5, sl, #16
 80100b0:	f85b 4b04 	ldr.w	r4, [fp], #4
 80100b4:	d001      	beq.n	80100ba <_vfiprintf_r+0x426>
 80100b6:	461d      	mov	r5, r3
 80100b8:	e7de      	b.n	8010078 <_vfiprintf_r+0x3e4>
 80100ba:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80100be:	d001      	beq.n	80100c4 <_vfiprintf_r+0x430>
 80100c0:	b2a4      	uxth	r4, r4
 80100c2:	e7d9      	b.n	8010078 <_vfiprintf_r+0x3e4>
 80100c4:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80100c8:	d0d6      	beq.n	8010078 <_vfiprintf_r+0x3e4>
 80100ca:	b2e4      	uxtb	r4, r4
 80100cc:	e7f3      	b.n	80100b6 <_vfiprintf_r+0x422>
 80100ce:	2330      	movs	r3, #48	; 0x30
 80100d0:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 80100d4:	2378      	movs	r3, #120	; 0x78
 80100d6:	46a3      	mov	fp, r4
 80100d8:	2500      	movs	r5, #0
 80100da:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 80100de:	4b04      	ldr	r3, [pc, #16]	; (80100f0 <_vfiprintf_r+0x45c>)
 80100e0:	f85b 4b04 	ldr.w	r4, [fp], #4
 80100e4:	f04a 0a02 	orr.w	sl, sl, #2
 80100e8:	9306      	str	r3, [sp, #24]
 80100ea:	2302      	movs	r3, #2
 80100ec:	e7c7      	b.n	801007e <_vfiprintf_r+0x3ea>
 80100ee:	bf00      	nop
 80100f0:	0805feb0 	.word	0x0805feb0
 80100f4:	46a3      	mov	fp, r4
 80100f6:	2500      	movs	r5, #0
 80100f8:	9b01      	ldr	r3, [sp, #4]
 80100fa:	f85b 8b04 	ldr.w	r8, [fp], #4
 80100fe:	1c5c      	adds	r4, r3, #1
 8010100:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 8010104:	f000 80ce 	beq.w	80102a4 <_vfiprintf_r+0x610>
 8010108:	461a      	mov	r2, r3
 801010a:	4629      	mov	r1, r5
 801010c:	4640      	mov	r0, r8
 801010e:	f7fe ff57 	bl	800efc0 <memchr>
 8010112:	2800      	cmp	r0, #0
 8010114:	f000 8173 	beq.w	80103fe <_vfiprintf_r+0x76a>
 8010118:	eba0 0308 	sub.w	r3, r0, r8
 801011c:	9301      	str	r3, [sp, #4]
 801011e:	9b01      	ldr	r3, [sp, #4]
 8010120:	42ab      	cmp	r3, r5
 8010122:	bfb8      	it	lt
 8010124:	462b      	movlt	r3, r5
 8010126:	9305      	str	r3, [sp, #20]
 8010128:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 801012c:	b113      	cbz	r3, 8010134 <_vfiprintf_r+0x4a0>
 801012e:	9b05      	ldr	r3, [sp, #20]
 8010130:	3301      	adds	r3, #1
 8010132:	9305      	str	r3, [sp, #20]
 8010134:	f01a 0302 	ands.w	r3, sl, #2
 8010138:	930a      	str	r3, [sp, #40]	; 0x28
 801013a:	bf1e      	ittt	ne
 801013c:	9b05      	ldrne	r3, [sp, #20]
 801013e:	3302      	addne	r3, #2
 8010140:	9305      	strne	r3, [sp, #20]
 8010142:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8010146:	930b      	str	r3, [sp, #44]	; 0x2c
 8010148:	d11f      	bne.n	801018a <_vfiprintf_r+0x4f6>
 801014a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801014e:	1a9c      	subs	r4, r3, r2
 8010150:	2c00      	cmp	r4, #0
 8010152:	dd1a      	ble.n	801018a <_vfiprintf_r+0x4f6>
 8010154:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8010158:	48aa      	ldr	r0, [pc, #680]	; (8010404 <_vfiprintf_r+0x770>)
 801015a:	2c10      	cmp	r4, #16
 801015c:	f103 0301 	add.w	r3, r3, #1
 8010160:	f106 0108 	add.w	r1, r6, #8
 8010164:	6030      	str	r0, [r6, #0]
 8010166:	f300 8153 	bgt.w	8010410 <_vfiprintf_r+0x77c>
 801016a:	6074      	str	r4, [r6, #4]
 801016c:	2b07      	cmp	r3, #7
 801016e:	4414      	add	r4, r2
 8010170:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 8010174:	f340 815e 	ble.w	8010434 <_vfiprintf_r+0x7a0>
 8010178:	4639      	mov	r1, r7
 801017a:	4648      	mov	r0, r9
 801017c:	aa0e      	add	r2, sp, #56	; 0x38
 801017e:	f7ff fd57 	bl	800fc30 <__sprint_r>
 8010182:	2800      	cmp	r0, #0
 8010184:	f040 81b7 	bne.w	80104f6 <_vfiprintf_r+0x862>
 8010188:	ae11      	add	r6, sp, #68	; 0x44
 801018a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 801018e:	b173      	cbz	r3, 80101ae <_vfiprintf_r+0x51a>
 8010190:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8010194:	6032      	str	r2, [r6, #0]
 8010196:	2201      	movs	r2, #1
 8010198:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801019a:	6072      	str	r2, [r6, #4]
 801019c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801019e:	3301      	adds	r3, #1
 80101a0:	3201      	adds	r2, #1
 80101a2:	2b07      	cmp	r3, #7
 80101a4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 80101a8:	f300 8146 	bgt.w	8010438 <_vfiprintf_r+0x7a4>
 80101ac:	3608      	adds	r6, #8
 80101ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101b0:	b16b      	cbz	r3, 80101ce <_vfiprintf_r+0x53a>
 80101b2:	aa0d      	add	r2, sp, #52	; 0x34
 80101b4:	6032      	str	r2, [r6, #0]
 80101b6:	2202      	movs	r2, #2
 80101b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80101ba:	6072      	str	r2, [r6, #4]
 80101bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80101be:	3301      	adds	r3, #1
 80101c0:	3202      	adds	r2, #2
 80101c2:	2b07      	cmp	r3, #7
 80101c4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 80101c8:	f300 813f 	bgt.w	801044a <_vfiprintf_r+0x7b6>
 80101cc:	3608      	adds	r6, #8
 80101ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80101d0:	2b80      	cmp	r3, #128	; 0x80
 80101d2:	d11f      	bne.n	8010214 <_vfiprintf_r+0x580>
 80101d4:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80101d8:	1a9c      	subs	r4, r3, r2
 80101da:	2c00      	cmp	r4, #0
 80101dc:	dd1a      	ble.n	8010214 <_vfiprintf_r+0x580>
 80101de:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 80101e2:	4889      	ldr	r0, [pc, #548]	; (8010408 <_vfiprintf_r+0x774>)
 80101e4:	2c10      	cmp	r4, #16
 80101e6:	f103 0301 	add.w	r3, r3, #1
 80101ea:	f106 0108 	add.w	r1, r6, #8
 80101ee:	6030      	str	r0, [r6, #0]
 80101f0:	f300 8134 	bgt.w	801045c <_vfiprintf_r+0x7c8>
 80101f4:	6074      	str	r4, [r6, #4]
 80101f6:	2b07      	cmp	r3, #7
 80101f8:	4414      	add	r4, r2
 80101fa:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 80101fe:	f340 813f 	ble.w	8010480 <_vfiprintf_r+0x7ec>
 8010202:	4639      	mov	r1, r7
 8010204:	4648      	mov	r0, r9
 8010206:	aa0e      	add	r2, sp, #56	; 0x38
 8010208:	f7ff fd12 	bl	800fc30 <__sprint_r>
 801020c:	2800      	cmp	r0, #0
 801020e:	f040 8172 	bne.w	80104f6 <_vfiprintf_r+0x862>
 8010212:	ae11      	add	r6, sp, #68	; 0x44
 8010214:	9b01      	ldr	r3, [sp, #4]
 8010216:	1aec      	subs	r4, r5, r3
 8010218:	2c00      	cmp	r4, #0
 801021a:	dd1a      	ble.n	8010252 <_vfiprintf_r+0x5be>
 801021c:	4d7a      	ldr	r5, [pc, #488]	; (8010408 <_vfiprintf_r+0x774>)
 801021e:	2c10      	cmp	r4, #16
 8010220:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 8010224:	f106 0208 	add.w	r2, r6, #8
 8010228:	f103 0301 	add.w	r3, r3, #1
 801022c:	6035      	str	r5, [r6, #0]
 801022e:	f300 8129 	bgt.w	8010484 <_vfiprintf_r+0x7f0>
 8010232:	6074      	str	r4, [r6, #4]
 8010234:	2b07      	cmp	r3, #7
 8010236:	440c      	add	r4, r1
 8010238:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 801023c:	f340 8133 	ble.w	80104a6 <_vfiprintf_r+0x812>
 8010240:	4639      	mov	r1, r7
 8010242:	4648      	mov	r0, r9
 8010244:	aa0e      	add	r2, sp, #56	; 0x38
 8010246:	f7ff fcf3 	bl	800fc30 <__sprint_r>
 801024a:	2800      	cmp	r0, #0
 801024c:	f040 8153 	bne.w	80104f6 <_vfiprintf_r+0x862>
 8010250:	ae11      	add	r6, sp, #68	; 0x44
 8010252:	9b01      	ldr	r3, [sp, #4]
 8010254:	9810      	ldr	r0, [sp, #64]	; 0x40
 8010256:	6073      	str	r3, [r6, #4]
 8010258:	4418      	add	r0, r3
 801025a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801025c:	f8c6 8000 	str.w	r8, [r6]
 8010260:	3301      	adds	r3, #1
 8010262:	2b07      	cmp	r3, #7
 8010264:	9010      	str	r0, [sp, #64]	; 0x40
 8010266:	930f      	str	r3, [sp, #60]	; 0x3c
 8010268:	f300 811f 	bgt.w	80104aa <_vfiprintf_r+0x816>
 801026c:	f106 0308 	add.w	r3, r6, #8
 8010270:	f01a 0f04 	tst.w	sl, #4
 8010274:	f040 8121 	bne.w	80104ba <_vfiprintf_r+0x826>
 8010278:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 801027c:	9905      	ldr	r1, [sp, #20]
 801027e:	428a      	cmp	r2, r1
 8010280:	bfac      	ite	ge
 8010282:	189b      	addge	r3, r3, r2
 8010284:	185b      	addlt	r3, r3, r1
 8010286:	9303      	str	r3, [sp, #12]
 8010288:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801028a:	b13b      	cbz	r3, 801029c <_vfiprintf_r+0x608>
 801028c:	4639      	mov	r1, r7
 801028e:	4648      	mov	r0, r9
 8010290:	aa0e      	add	r2, sp, #56	; 0x38
 8010292:	f7ff fccd 	bl	800fc30 <__sprint_r>
 8010296:	2800      	cmp	r0, #0
 8010298:	f040 812d 	bne.w	80104f6 <_vfiprintf_r+0x862>
 801029c:	2300      	movs	r3, #0
 801029e:	ae11      	add	r6, sp, #68	; 0x44
 80102a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80102a2:	e6c6      	b.n	8010032 <_vfiprintf_r+0x39e>
 80102a4:	4640      	mov	r0, r8
 80102a6:	f7ef ffbf 	bl	8000228 <strlen>
 80102aa:	9001      	str	r0, [sp, #4]
 80102ac:	e737      	b.n	801011e <_vfiprintf_r+0x48a>
 80102ae:	f04a 0a10 	orr.w	sl, sl, #16
 80102b2:	f01a 0320 	ands.w	r3, sl, #32
 80102b6:	d008      	beq.n	80102ca <_vfiprintf_r+0x636>
 80102b8:	3407      	adds	r4, #7
 80102ba:	f024 0307 	bic.w	r3, r4, #7
 80102be:	469b      	mov	fp, r3
 80102c0:	685d      	ldr	r5, [r3, #4]
 80102c2:	f85b 4b08 	ldr.w	r4, [fp], #8
 80102c6:	2301      	movs	r3, #1
 80102c8:	e6d9      	b.n	801007e <_vfiprintf_r+0x3ea>
 80102ca:	46a3      	mov	fp, r4
 80102cc:	f01a 0510 	ands.w	r5, sl, #16
 80102d0:	f85b 4b04 	ldr.w	r4, [fp], #4
 80102d4:	d001      	beq.n	80102da <_vfiprintf_r+0x646>
 80102d6:	461d      	mov	r5, r3
 80102d8:	e7f5      	b.n	80102c6 <_vfiprintf_r+0x632>
 80102da:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80102de:	d001      	beq.n	80102e4 <_vfiprintf_r+0x650>
 80102e0:	b2a4      	uxth	r4, r4
 80102e2:	e7f0      	b.n	80102c6 <_vfiprintf_r+0x632>
 80102e4:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80102e8:	d0ed      	beq.n	80102c6 <_vfiprintf_r+0x632>
 80102ea:	b2e4      	uxtb	r4, r4
 80102ec:	e7f3      	b.n	80102d6 <_vfiprintf_r+0x642>
 80102ee:	4a47      	ldr	r2, [pc, #284]	; (801040c <_vfiprintf_r+0x778>)
 80102f0:	e5c6      	b.n	800fe80 <_vfiprintf_r+0x1ec>
 80102f2:	46a3      	mov	fp, r4
 80102f4:	f01a 0510 	ands.w	r5, sl, #16
 80102f8:	f85b 4b04 	ldr.w	r4, [fp], #4
 80102fc:	d001      	beq.n	8010302 <_vfiprintf_r+0x66e>
 80102fe:	4615      	mov	r5, r2
 8010300:	e5ca      	b.n	800fe98 <_vfiprintf_r+0x204>
 8010302:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 8010306:	d001      	beq.n	801030c <_vfiprintf_r+0x678>
 8010308:	b2a4      	uxth	r4, r4
 801030a:	e5c5      	b.n	800fe98 <_vfiprintf_r+0x204>
 801030c:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8010310:	f43f adc2 	beq.w	800fe98 <_vfiprintf_r+0x204>
 8010314:	b2e4      	uxtb	r4, r4
 8010316:	e7f2      	b.n	80102fe <_vfiprintf_r+0x66a>
 8010318:	2c0a      	cmp	r4, #10
 801031a:	f175 0300 	sbcs.w	r3, r5, #0
 801031e:	d205      	bcs.n	801032c <_vfiprintf_r+0x698>
 8010320:	3430      	adds	r4, #48	; 0x30
 8010322:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 8010326:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 801032a:	e137      	b.n	801059c <_vfiprintf_r+0x908>
 801032c:	f04f 0a00 	mov.w	sl, #0
 8010330:	ab3a      	add	r3, sp, #232	; 0xe8
 8010332:	930a      	str	r3, [sp, #40]	; 0x28
 8010334:	9b05      	ldr	r3, [sp, #20]
 8010336:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801033a:	930b      	str	r3, [sp, #44]	; 0x2c
 801033c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801033e:	220a      	movs	r2, #10
 8010340:	4620      	mov	r0, r4
 8010342:	4629      	mov	r1, r5
 8010344:	f103 38ff 	add.w	r8, r3, #4294967295
 8010348:	2300      	movs	r3, #0
 801034a:	f7f0 fc79 	bl	8000c40 <__aeabi_uldivmod>
 801034e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010350:	3230      	adds	r2, #48	; 0x30
 8010352:	f803 2c01 	strb.w	r2, [r3, #-1]
 8010356:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010358:	f10a 0a01 	add.w	sl, sl, #1
 801035c:	b1d3      	cbz	r3, 8010394 <_vfiprintf_r+0x700>
 801035e:	9b07      	ldr	r3, [sp, #28]
 8010360:	781b      	ldrb	r3, [r3, #0]
 8010362:	4553      	cmp	r3, sl
 8010364:	d116      	bne.n	8010394 <_vfiprintf_r+0x700>
 8010366:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 801036a:	d013      	beq.n	8010394 <_vfiprintf_r+0x700>
 801036c:	2c0a      	cmp	r4, #10
 801036e:	f175 0300 	sbcs.w	r3, r5, #0
 8010372:	d30f      	bcc.n	8010394 <_vfiprintf_r+0x700>
 8010374:	9b08      	ldr	r3, [sp, #32]
 8010376:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010378:	eba8 0803 	sub.w	r8, r8, r3
 801037c:	461a      	mov	r2, r3
 801037e:	4640      	mov	r0, r8
 8010380:	f7ff fb0c 	bl	800f99c <strncpy>
 8010384:	9b07      	ldr	r3, [sp, #28]
 8010386:	785b      	ldrb	r3, [r3, #1]
 8010388:	b1a3      	cbz	r3, 80103b4 <_vfiprintf_r+0x720>
 801038a:	f04f 0a00 	mov.w	sl, #0
 801038e:	9b07      	ldr	r3, [sp, #28]
 8010390:	3301      	adds	r3, #1
 8010392:	9307      	str	r3, [sp, #28]
 8010394:	2300      	movs	r3, #0
 8010396:	220a      	movs	r2, #10
 8010398:	4620      	mov	r0, r4
 801039a:	4629      	mov	r1, r5
 801039c:	f7f0 fc50 	bl	8000c40 <__aeabi_uldivmod>
 80103a0:	2c0a      	cmp	r4, #10
 80103a2:	f175 0300 	sbcs.w	r3, r5, #0
 80103a6:	f0c0 80f9 	bcc.w	801059c <_vfiprintf_r+0x908>
 80103aa:	4604      	mov	r4, r0
 80103ac:	460d      	mov	r5, r1
 80103ae:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80103b2:	e7c3      	b.n	801033c <_vfiprintf_r+0x6a8>
 80103b4:	469a      	mov	sl, r3
 80103b6:	e7ed      	b.n	8010394 <_vfiprintf_r+0x700>
 80103b8:	9a06      	ldr	r2, [sp, #24]
 80103ba:	f004 030f 	and.w	r3, r4, #15
 80103be:	5cd3      	ldrb	r3, [r2, r3]
 80103c0:	0924      	lsrs	r4, r4, #4
 80103c2:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 80103c6:	092d      	lsrs	r5, r5, #4
 80103c8:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80103cc:	ea54 0305 	orrs.w	r3, r4, r5
 80103d0:	d1f2      	bne.n	80103b8 <_vfiprintf_r+0x724>
 80103d2:	e0e3      	b.n	801059c <_vfiprintf_r+0x908>
 80103d4:	b933      	cbnz	r3, 80103e4 <_vfiprintf_r+0x750>
 80103d6:	f01a 0f01 	tst.w	sl, #1
 80103da:	d003      	beq.n	80103e4 <_vfiprintf_r+0x750>
 80103dc:	2330      	movs	r3, #48	; 0x30
 80103de:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 80103e2:	e7a0      	b.n	8010326 <_vfiprintf_r+0x692>
 80103e4:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 80103e8:	e0d8      	b.n	801059c <_vfiprintf_r+0x908>
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	f000 80a4 	beq.w	8010538 <_vfiprintf_r+0x8a4>
 80103f0:	2100      	movs	r1, #0
 80103f2:	46a3      	mov	fp, r4
 80103f4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 80103f8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 80103fc:	e5db      	b.n	800ffb6 <_vfiprintf_r+0x322>
 80103fe:	4605      	mov	r5, r0
 8010400:	e68d      	b.n	801011e <_vfiprintf_r+0x48a>
 8010402:	bf00      	nop
 8010404:	08060170 	.word	0x08060170
 8010408:	08060180 	.word	0x08060180
 801040c:	0805fec1 	.word	0x0805fec1
 8010410:	2010      	movs	r0, #16
 8010412:	2b07      	cmp	r3, #7
 8010414:	4402      	add	r2, r0
 8010416:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 801041a:	6070      	str	r0, [r6, #4]
 801041c:	dd07      	ble.n	801042e <_vfiprintf_r+0x79a>
 801041e:	4639      	mov	r1, r7
 8010420:	4648      	mov	r0, r9
 8010422:	aa0e      	add	r2, sp, #56	; 0x38
 8010424:	f7ff fc04 	bl	800fc30 <__sprint_r>
 8010428:	2800      	cmp	r0, #0
 801042a:	d164      	bne.n	80104f6 <_vfiprintf_r+0x862>
 801042c:	a911      	add	r1, sp, #68	; 0x44
 801042e:	460e      	mov	r6, r1
 8010430:	3c10      	subs	r4, #16
 8010432:	e68f      	b.n	8010154 <_vfiprintf_r+0x4c0>
 8010434:	460e      	mov	r6, r1
 8010436:	e6a8      	b.n	801018a <_vfiprintf_r+0x4f6>
 8010438:	4639      	mov	r1, r7
 801043a:	4648      	mov	r0, r9
 801043c:	aa0e      	add	r2, sp, #56	; 0x38
 801043e:	f7ff fbf7 	bl	800fc30 <__sprint_r>
 8010442:	2800      	cmp	r0, #0
 8010444:	d157      	bne.n	80104f6 <_vfiprintf_r+0x862>
 8010446:	ae11      	add	r6, sp, #68	; 0x44
 8010448:	e6b1      	b.n	80101ae <_vfiprintf_r+0x51a>
 801044a:	4639      	mov	r1, r7
 801044c:	4648      	mov	r0, r9
 801044e:	aa0e      	add	r2, sp, #56	; 0x38
 8010450:	f7ff fbee 	bl	800fc30 <__sprint_r>
 8010454:	2800      	cmp	r0, #0
 8010456:	d14e      	bne.n	80104f6 <_vfiprintf_r+0x862>
 8010458:	ae11      	add	r6, sp, #68	; 0x44
 801045a:	e6b8      	b.n	80101ce <_vfiprintf_r+0x53a>
 801045c:	2010      	movs	r0, #16
 801045e:	2b07      	cmp	r3, #7
 8010460:	4402      	add	r2, r0
 8010462:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8010466:	6070      	str	r0, [r6, #4]
 8010468:	dd07      	ble.n	801047a <_vfiprintf_r+0x7e6>
 801046a:	4639      	mov	r1, r7
 801046c:	4648      	mov	r0, r9
 801046e:	aa0e      	add	r2, sp, #56	; 0x38
 8010470:	f7ff fbde 	bl	800fc30 <__sprint_r>
 8010474:	2800      	cmp	r0, #0
 8010476:	d13e      	bne.n	80104f6 <_vfiprintf_r+0x862>
 8010478:	a911      	add	r1, sp, #68	; 0x44
 801047a:	460e      	mov	r6, r1
 801047c:	3c10      	subs	r4, #16
 801047e:	e6ae      	b.n	80101de <_vfiprintf_r+0x54a>
 8010480:	460e      	mov	r6, r1
 8010482:	e6c7      	b.n	8010214 <_vfiprintf_r+0x580>
 8010484:	2010      	movs	r0, #16
 8010486:	2b07      	cmp	r3, #7
 8010488:	4401      	add	r1, r0
 801048a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 801048e:	6070      	str	r0, [r6, #4]
 8010490:	dd06      	ble.n	80104a0 <_vfiprintf_r+0x80c>
 8010492:	4639      	mov	r1, r7
 8010494:	4648      	mov	r0, r9
 8010496:	aa0e      	add	r2, sp, #56	; 0x38
 8010498:	f7ff fbca 	bl	800fc30 <__sprint_r>
 801049c:	bb58      	cbnz	r0, 80104f6 <_vfiprintf_r+0x862>
 801049e:	aa11      	add	r2, sp, #68	; 0x44
 80104a0:	4616      	mov	r6, r2
 80104a2:	3c10      	subs	r4, #16
 80104a4:	e6bb      	b.n	801021e <_vfiprintf_r+0x58a>
 80104a6:	4616      	mov	r6, r2
 80104a8:	e6d3      	b.n	8010252 <_vfiprintf_r+0x5be>
 80104aa:	4639      	mov	r1, r7
 80104ac:	4648      	mov	r0, r9
 80104ae:	aa0e      	add	r2, sp, #56	; 0x38
 80104b0:	f7ff fbbe 	bl	800fc30 <__sprint_r>
 80104b4:	b9f8      	cbnz	r0, 80104f6 <_vfiprintf_r+0x862>
 80104b6:	ab11      	add	r3, sp, #68	; 0x44
 80104b8:	e6da      	b.n	8010270 <_vfiprintf_r+0x5dc>
 80104ba:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80104be:	1a54      	subs	r4, r2, r1
 80104c0:	2c00      	cmp	r4, #0
 80104c2:	f77f aed9 	ble.w	8010278 <_vfiprintf_r+0x5e4>
 80104c6:	2610      	movs	r6, #16
 80104c8:	4d38      	ldr	r5, [pc, #224]	; (80105ac <_vfiprintf_r+0x918>)
 80104ca:	2c10      	cmp	r4, #16
 80104cc:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 80104d0:	601d      	str	r5, [r3, #0]
 80104d2:	f102 0201 	add.w	r2, r2, #1
 80104d6:	dc1d      	bgt.n	8010514 <_vfiprintf_r+0x880>
 80104d8:	605c      	str	r4, [r3, #4]
 80104da:	2a07      	cmp	r2, #7
 80104dc:	440c      	add	r4, r1
 80104de:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 80104e2:	f77f aec9 	ble.w	8010278 <_vfiprintf_r+0x5e4>
 80104e6:	4639      	mov	r1, r7
 80104e8:	4648      	mov	r0, r9
 80104ea:	aa0e      	add	r2, sp, #56	; 0x38
 80104ec:	f7ff fba0 	bl	800fc30 <__sprint_r>
 80104f0:	2800      	cmp	r0, #0
 80104f2:	f43f aec1 	beq.w	8010278 <_vfiprintf_r+0x5e4>
 80104f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80104f8:	07d9      	lsls	r1, r3, #31
 80104fa:	d405      	bmi.n	8010508 <_vfiprintf_r+0x874>
 80104fc:	89bb      	ldrh	r3, [r7, #12]
 80104fe:	059a      	lsls	r2, r3, #22
 8010500:	d402      	bmi.n	8010508 <_vfiprintf_r+0x874>
 8010502:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8010504:	f7fa f96f 	bl	800a7e6 <__retarget_lock_release_recursive>
 8010508:	89bb      	ldrh	r3, [r7, #12]
 801050a:	065b      	lsls	r3, r3, #25
 801050c:	f57f abf3 	bpl.w	800fcf6 <_vfiprintf_r+0x62>
 8010510:	f7ff bbee 	b.w	800fcf0 <_vfiprintf_r+0x5c>
 8010514:	3110      	adds	r1, #16
 8010516:	2a07      	cmp	r2, #7
 8010518:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 801051c:	605e      	str	r6, [r3, #4]
 801051e:	dc02      	bgt.n	8010526 <_vfiprintf_r+0x892>
 8010520:	3308      	adds	r3, #8
 8010522:	3c10      	subs	r4, #16
 8010524:	e7d1      	b.n	80104ca <_vfiprintf_r+0x836>
 8010526:	4639      	mov	r1, r7
 8010528:	4648      	mov	r0, r9
 801052a:	aa0e      	add	r2, sp, #56	; 0x38
 801052c:	f7ff fb80 	bl	800fc30 <__sprint_r>
 8010530:	2800      	cmp	r0, #0
 8010532:	d1e0      	bne.n	80104f6 <_vfiprintf_r+0x862>
 8010534:	ab11      	add	r3, sp, #68	; 0x44
 8010536:	e7f4      	b.n	8010522 <_vfiprintf_r+0x88e>
 8010538:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801053a:	b913      	cbnz	r3, 8010542 <_vfiprintf_r+0x8ae>
 801053c:	2300      	movs	r3, #0
 801053e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010540:	e7d9      	b.n	80104f6 <_vfiprintf_r+0x862>
 8010542:	4639      	mov	r1, r7
 8010544:	4648      	mov	r0, r9
 8010546:	aa0e      	add	r2, sp, #56	; 0x38
 8010548:	f7ff fb72 	bl	800fc30 <__sprint_r>
 801054c:	2800      	cmp	r0, #0
 801054e:	d0f5      	beq.n	801053c <_vfiprintf_r+0x8a8>
 8010550:	e7d1      	b.n	80104f6 <_vfiprintf_r+0x862>
 8010552:	ea54 0205 	orrs.w	r2, r4, r5
 8010556:	f8cd a014 	str.w	sl, [sp, #20]
 801055a:	f43f ada2 	beq.w	80100a2 <_vfiprintf_r+0x40e>
 801055e:	2b01      	cmp	r3, #1
 8010560:	f43f aeda 	beq.w	8010318 <_vfiprintf_r+0x684>
 8010564:	2b02      	cmp	r3, #2
 8010566:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 801056a:	f43f af25 	beq.w	80103b8 <_vfiprintf_r+0x724>
 801056e:	f004 0307 	and.w	r3, r4, #7
 8010572:	08e4      	lsrs	r4, r4, #3
 8010574:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8010578:	08ed      	lsrs	r5, r5, #3
 801057a:	3330      	adds	r3, #48	; 0x30
 801057c:	ea54 0105 	orrs.w	r1, r4, r5
 8010580:	4642      	mov	r2, r8
 8010582:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8010586:	d1f2      	bne.n	801056e <_vfiprintf_r+0x8da>
 8010588:	9905      	ldr	r1, [sp, #20]
 801058a:	07c8      	lsls	r0, r1, #31
 801058c:	d506      	bpl.n	801059c <_vfiprintf_r+0x908>
 801058e:	2b30      	cmp	r3, #48	; 0x30
 8010590:	d004      	beq.n	801059c <_vfiprintf_r+0x908>
 8010592:	2330      	movs	r3, #48	; 0x30
 8010594:	f808 3c01 	strb.w	r3, [r8, #-1]
 8010598:	f1a2 0802 	sub.w	r8, r2, #2
 801059c:	ab3a      	add	r3, sp, #232	; 0xe8
 801059e:	eba3 0308 	sub.w	r3, r3, r8
 80105a2:	9d01      	ldr	r5, [sp, #4]
 80105a4:	f8dd a014 	ldr.w	sl, [sp, #20]
 80105a8:	9301      	str	r3, [sp, #4]
 80105aa:	e5b8      	b.n	801011e <_vfiprintf_r+0x48a>
 80105ac:	08060170 	.word	0x08060170

080105b0 <__sbprintf>:
 80105b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80105b2:	461f      	mov	r7, r3
 80105b4:	898b      	ldrh	r3, [r1, #12]
 80105b6:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80105ba:	f023 0302 	bic.w	r3, r3, #2
 80105be:	f8ad 300c 	strh.w	r3, [sp, #12]
 80105c2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80105c4:	4615      	mov	r5, r2
 80105c6:	9319      	str	r3, [sp, #100]	; 0x64
 80105c8:	89cb      	ldrh	r3, [r1, #14]
 80105ca:	4606      	mov	r6, r0
 80105cc:	f8ad 300e 	strh.w	r3, [sp, #14]
 80105d0:	69cb      	ldr	r3, [r1, #28]
 80105d2:	a816      	add	r0, sp, #88	; 0x58
 80105d4:	9307      	str	r3, [sp, #28]
 80105d6:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80105d8:	460c      	mov	r4, r1
 80105da:	9309      	str	r3, [sp, #36]	; 0x24
 80105dc:	ab1a      	add	r3, sp, #104	; 0x68
 80105de:	9300      	str	r3, [sp, #0]
 80105e0:	9304      	str	r3, [sp, #16]
 80105e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105e6:	9302      	str	r3, [sp, #8]
 80105e8:	9305      	str	r3, [sp, #20]
 80105ea:	2300      	movs	r3, #0
 80105ec:	9306      	str	r3, [sp, #24]
 80105ee:	f7fa f8f7 	bl	800a7e0 <__retarget_lock_init_recursive>
 80105f2:	462a      	mov	r2, r5
 80105f4:	463b      	mov	r3, r7
 80105f6:	4669      	mov	r1, sp
 80105f8:	4630      	mov	r0, r6
 80105fa:	f7ff fb4b 	bl	800fc94 <_vfiprintf_r>
 80105fe:	1e05      	subs	r5, r0, #0
 8010600:	db07      	blt.n	8010612 <__sbprintf+0x62>
 8010602:	4669      	mov	r1, sp
 8010604:	4630      	mov	r0, r6
 8010606:	f7fd ffad 	bl	800e564 <_fflush_r>
 801060a:	2800      	cmp	r0, #0
 801060c:	bf18      	it	ne
 801060e:	f04f 35ff 	movne.w	r5, #4294967295
 8010612:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8010616:	9816      	ldr	r0, [sp, #88]	; 0x58
 8010618:	065b      	lsls	r3, r3, #25
 801061a:	bf42      	ittt	mi
 801061c:	89a3      	ldrhmi	r3, [r4, #12]
 801061e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8010622:	81a3      	strhmi	r3, [r4, #12]
 8010624:	f7fa f8dd 	bl	800a7e2 <__retarget_lock_close_recursive>
 8010628:	4628      	mov	r0, r5
 801062a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 801062e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010630 <__swsetup_r>:
 8010630:	b538      	push	{r3, r4, r5, lr}
 8010632:	4b2a      	ldr	r3, [pc, #168]	; (80106dc <__swsetup_r+0xac>)
 8010634:	4605      	mov	r5, r0
 8010636:	6818      	ldr	r0, [r3, #0]
 8010638:	460c      	mov	r4, r1
 801063a:	b118      	cbz	r0, 8010644 <__swsetup_r+0x14>
 801063c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 801063e:	b90b      	cbnz	r3, 8010644 <__swsetup_r+0x14>
 8010640:	f7fd fffc 	bl	800e63c <__sinit>
 8010644:	89a3      	ldrh	r3, [r4, #12]
 8010646:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801064a:	0718      	lsls	r0, r3, #28
 801064c:	d422      	bmi.n	8010694 <__swsetup_r+0x64>
 801064e:	06d9      	lsls	r1, r3, #27
 8010650:	d407      	bmi.n	8010662 <__swsetup_r+0x32>
 8010652:	2309      	movs	r3, #9
 8010654:	602b      	str	r3, [r5, #0]
 8010656:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801065a:	f04f 30ff 	mov.w	r0, #4294967295
 801065e:	81a3      	strh	r3, [r4, #12]
 8010660:	e034      	b.n	80106cc <__swsetup_r+0x9c>
 8010662:	0758      	lsls	r0, r3, #29
 8010664:	d512      	bpl.n	801068c <__swsetup_r+0x5c>
 8010666:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8010668:	b141      	cbz	r1, 801067c <__swsetup_r+0x4c>
 801066a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 801066e:	4299      	cmp	r1, r3
 8010670:	d002      	beq.n	8010678 <__swsetup_r+0x48>
 8010672:	4628      	mov	r0, r5
 8010674:	f7fe f85e 	bl	800e734 <_free_r>
 8010678:	2300      	movs	r3, #0
 801067a:	6323      	str	r3, [r4, #48]	; 0x30
 801067c:	89a3      	ldrh	r3, [r4, #12]
 801067e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010682:	81a3      	strh	r3, [r4, #12]
 8010684:	2300      	movs	r3, #0
 8010686:	6063      	str	r3, [r4, #4]
 8010688:	6923      	ldr	r3, [r4, #16]
 801068a:	6023      	str	r3, [r4, #0]
 801068c:	89a3      	ldrh	r3, [r4, #12]
 801068e:	f043 0308 	orr.w	r3, r3, #8
 8010692:	81a3      	strh	r3, [r4, #12]
 8010694:	6923      	ldr	r3, [r4, #16]
 8010696:	b94b      	cbnz	r3, 80106ac <__swsetup_r+0x7c>
 8010698:	89a3      	ldrh	r3, [r4, #12]
 801069a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801069e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80106a2:	d003      	beq.n	80106ac <__swsetup_r+0x7c>
 80106a4:	4621      	mov	r1, r4
 80106a6:	4628      	mov	r0, r5
 80106a8:	f000 fa00 	bl	8010aac <__smakebuf_r>
 80106ac:	89a0      	ldrh	r0, [r4, #12]
 80106ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80106b2:	f010 0301 	ands.w	r3, r0, #1
 80106b6:	d00a      	beq.n	80106ce <__swsetup_r+0x9e>
 80106b8:	2300      	movs	r3, #0
 80106ba:	60a3      	str	r3, [r4, #8]
 80106bc:	6963      	ldr	r3, [r4, #20]
 80106be:	425b      	negs	r3, r3
 80106c0:	61a3      	str	r3, [r4, #24]
 80106c2:	6923      	ldr	r3, [r4, #16]
 80106c4:	b943      	cbnz	r3, 80106d8 <__swsetup_r+0xa8>
 80106c6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80106ca:	d1c4      	bne.n	8010656 <__swsetup_r+0x26>
 80106cc:	bd38      	pop	{r3, r4, r5, pc}
 80106ce:	0781      	lsls	r1, r0, #30
 80106d0:	bf58      	it	pl
 80106d2:	6963      	ldrpl	r3, [r4, #20]
 80106d4:	60a3      	str	r3, [r4, #8]
 80106d6:	e7f4      	b.n	80106c2 <__swsetup_r+0x92>
 80106d8:	2000      	movs	r0, #0
 80106da:	e7f7      	b.n	80106cc <__swsetup_r+0x9c>
 80106dc:	20000048 	.word	0x20000048

080106e0 <abort>:
 80106e0:	2006      	movs	r0, #6
 80106e2:	b508      	push	{r3, lr}
 80106e4:	f000 fa4c 	bl	8010b80 <raise>
 80106e8:	2001      	movs	r0, #1
 80106ea:	f7f4 ffc2 	bl	8005672 <_exit>

080106ee <__fputwc>:
 80106ee:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80106f2:	4680      	mov	r8, r0
 80106f4:	460e      	mov	r6, r1
 80106f6:	4615      	mov	r5, r2
 80106f8:	f7fa f868 	bl	800a7cc <__locale_mb_cur_max>
 80106fc:	2801      	cmp	r0, #1
 80106fe:	4604      	mov	r4, r0
 8010700:	d11b      	bne.n	801073a <__fputwc+0x4c>
 8010702:	1e73      	subs	r3, r6, #1
 8010704:	2bfe      	cmp	r3, #254	; 0xfe
 8010706:	d818      	bhi.n	801073a <__fputwc+0x4c>
 8010708:	f88d 6004 	strb.w	r6, [sp, #4]
 801070c:	2700      	movs	r7, #0
 801070e:	f10d 0904 	add.w	r9, sp, #4
 8010712:	42a7      	cmp	r7, r4
 8010714:	d020      	beq.n	8010758 <__fputwc+0x6a>
 8010716:	68ab      	ldr	r3, [r5, #8]
 8010718:	f817 1009 	ldrb.w	r1, [r7, r9]
 801071c:	3b01      	subs	r3, #1
 801071e:	2b00      	cmp	r3, #0
 8010720:	60ab      	str	r3, [r5, #8]
 8010722:	da04      	bge.n	801072e <__fputwc+0x40>
 8010724:	69aa      	ldr	r2, [r5, #24]
 8010726:	4293      	cmp	r3, r2
 8010728:	db1a      	blt.n	8010760 <__fputwc+0x72>
 801072a:	290a      	cmp	r1, #10
 801072c:	d018      	beq.n	8010760 <__fputwc+0x72>
 801072e:	682b      	ldr	r3, [r5, #0]
 8010730:	1c5a      	adds	r2, r3, #1
 8010732:	602a      	str	r2, [r5, #0]
 8010734:	7019      	strb	r1, [r3, #0]
 8010736:	3701      	adds	r7, #1
 8010738:	e7eb      	b.n	8010712 <__fputwc+0x24>
 801073a:	4632      	mov	r2, r6
 801073c:	4640      	mov	r0, r8
 801073e:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 8010742:	a901      	add	r1, sp, #4
 8010744:	f000 fa82 	bl	8010c4c <_wcrtomb_r>
 8010748:	1c42      	adds	r2, r0, #1
 801074a:	4604      	mov	r4, r0
 801074c:	d1de      	bne.n	801070c <__fputwc+0x1e>
 801074e:	4606      	mov	r6, r0
 8010750:	89ab      	ldrh	r3, [r5, #12]
 8010752:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010756:	81ab      	strh	r3, [r5, #12]
 8010758:	4630      	mov	r0, r6
 801075a:	b003      	add	sp, #12
 801075c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010760:	462a      	mov	r2, r5
 8010762:	4640      	mov	r0, r8
 8010764:	f000 fa28 	bl	8010bb8 <__swbuf_r>
 8010768:	1c43      	adds	r3, r0, #1
 801076a:	d1e4      	bne.n	8010736 <__fputwc+0x48>
 801076c:	4606      	mov	r6, r0
 801076e:	e7f3      	b.n	8010758 <__fputwc+0x6a>

08010770 <_fputwc_r>:
 8010770:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8010772:	b570      	push	{r4, r5, r6, lr}
 8010774:	07db      	lsls	r3, r3, #31
 8010776:	4605      	mov	r5, r0
 8010778:	460e      	mov	r6, r1
 801077a:	4614      	mov	r4, r2
 801077c:	d405      	bmi.n	801078a <_fputwc_r+0x1a>
 801077e:	8993      	ldrh	r3, [r2, #12]
 8010780:	0598      	lsls	r0, r3, #22
 8010782:	d402      	bmi.n	801078a <_fputwc_r+0x1a>
 8010784:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8010786:	f7fa f82d 	bl	800a7e4 <__retarget_lock_acquire_recursive>
 801078a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801078e:	0499      	lsls	r1, r3, #18
 8010790:	d406      	bmi.n	80107a0 <_fputwc_r+0x30>
 8010792:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8010796:	81a3      	strh	r3, [r4, #12]
 8010798:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801079a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801079e:	6663      	str	r3, [r4, #100]	; 0x64
 80107a0:	4622      	mov	r2, r4
 80107a2:	4628      	mov	r0, r5
 80107a4:	4631      	mov	r1, r6
 80107a6:	f7ff ffa2 	bl	80106ee <__fputwc>
 80107aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80107ac:	4605      	mov	r5, r0
 80107ae:	07da      	lsls	r2, r3, #31
 80107b0:	d405      	bmi.n	80107be <_fputwc_r+0x4e>
 80107b2:	89a3      	ldrh	r3, [r4, #12]
 80107b4:	059b      	lsls	r3, r3, #22
 80107b6:	d402      	bmi.n	80107be <_fputwc_r+0x4e>
 80107b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80107ba:	f7fa f814 	bl	800a7e6 <__retarget_lock_release_recursive>
 80107be:	4628      	mov	r0, r5
 80107c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080107c4 <__sfvwrite_r>:
 80107c4:	6893      	ldr	r3, [r2, #8]
 80107c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107ca:	4606      	mov	r6, r0
 80107cc:	460c      	mov	r4, r1
 80107ce:	4690      	mov	r8, r2
 80107d0:	b91b      	cbnz	r3, 80107da <__sfvwrite_r+0x16>
 80107d2:	2000      	movs	r0, #0
 80107d4:	b003      	add	sp, #12
 80107d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107da:	898b      	ldrh	r3, [r1, #12]
 80107dc:	0718      	lsls	r0, r3, #28
 80107de:	d550      	bpl.n	8010882 <__sfvwrite_r+0xbe>
 80107e0:	690b      	ldr	r3, [r1, #16]
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d04d      	beq.n	8010882 <__sfvwrite_r+0xbe>
 80107e6:	89a3      	ldrh	r3, [r4, #12]
 80107e8:	f8d8 7000 	ldr.w	r7, [r8]
 80107ec:	f013 0902 	ands.w	r9, r3, #2
 80107f0:	d16b      	bne.n	80108ca <__sfvwrite_r+0x106>
 80107f2:	f013 0301 	ands.w	r3, r3, #1
 80107f6:	f000 809b 	beq.w	8010930 <__sfvwrite_r+0x16c>
 80107fa:	4648      	mov	r0, r9
 80107fc:	46ca      	mov	sl, r9
 80107fe:	46cb      	mov	fp, r9
 8010800:	f1bb 0f00 	cmp.w	fp, #0
 8010804:	f000 8102 	beq.w	8010a0c <__sfvwrite_r+0x248>
 8010808:	b950      	cbnz	r0, 8010820 <__sfvwrite_r+0x5c>
 801080a:	465a      	mov	r2, fp
 801080c:	210a      	movs	r1, #10
 801080e:	4650      	mov	r0, sl
 8010810:	f7fe fbd6 	bl	800efc0 <memchr>
 8010814:	2800      	cmp	r0, #0
 8010816:	f000 80fe 	beq.w	8010a16 <__sfvwrite_r+0x252>
 801081a:	3001      	adds	r0, #1
 801081c:	eba0 090a 	sub.w	r9, r0, sl
 8010820:	6820      	ldr	r0, [r4, #0]
 8010822:	6921      	ldr	r1, [r4, #16]
 8010824:	45d9      	cmp	r9, fp
 8010826:	464a      	mov	r2, r9
 8010828:	bf28      	it	cs
 801082a:	465a      	movcs	r2, fp
 801082c:	4288      	cmp	r0, r1
 801082e:	6963      	ldr	r3, [r4, #20]
 8010830:	f240 80f4 	bls.w	8010a1c <__sfvwrite_r+0x258>
 8010834:	68a5      	ldr	r5, [r4, #8]
 8010836:	441d      	add	r5, r3
 8010838:	42aa      	cmp	r2, r5
 801083a:	f340 80ef 	ble.w	8010a1c <__sfvwrite_r+0x258>
 801083e:	4651      	mov	r1, sl
 8010840:	462a      	mov	r2, r5
 8010842:	f7fe fbd9 	bl	800eff8 <memmove>
 8010846:	6823      	ldr	r3, [r4, #0]
 8010848:	4621      	mov	r1, r4
 801084a:	442b      	add	r3, r5
 801084c:	4630      	mov	r0, r6
 801084e:	6023      	str	r3, [r4, #0]
 8010850:	f7fd fe88 	bl	800e564 <_fflush_r>
 8010854:	2800      	cmp	r0, #0
 8010856:	d166      	bne.n	8010926 <__sfvwrite_r+0x162>
 8010858:	ebb9 0905 	subs.w	r9, r9, r5
 801085c:	f040 80f6 	bne.w	8010a4c <__sfvwrite_r+0x288>
 8010860:	4621      	mov	r1, r4
 8010862:	4630      	mov	r0, r6
 8010864:	f7fd fe7e 	bl	800e564 <_fflush_r>
 8010868:	2800      	cmp	r0, #0
 801086a:	d15c      	bne.n	8010926 <__sfvwrite_r+0x162>
 801086c:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8010870:	44aa      	add	sl, r5
 8010872:	ebab 0b05 	sub.w	fp, fp, r5
 8010876:	1b55      	subs	r5, r2, r5
 8010878:	f8c8 5008 	str.w	r5, [r8, #8]
 801087c:	2d00      	cmp	r5, #0
 801087e:	d1bf      	bne.n	8010800 <__sfvwrite_r+0x3c>
 8010880:	e7a7      	b.n	80107d2 <__sfvwrite_r+0xe>
 8010882:	4621      	mov	r1, r4
 8010884:	4630      	mov	r0, r6
 8010886:	f7ff fed3 	bl	8010630 <__swsetup_r>
 801088a:	2800      	cmp	r0, #0
 801088c:	d0ab      	beq.n	80107e6 <__sfvwrite_r+0x22>
 801088e:	f04f 30ff 	mov.w	r0, #4294967295
 8010892:	e79f      	b.n	80107d4 <__sfvwrite_r+0x10>
 8010894:	e9d7 b500 	ldrd	fp, r5, [r7]
 8010898:	3708      	adds	r7, #8
 801089a:	2d00      	cmp	r5, #0
 801089c:	d0fa      	beq.n	8010894 <__sfvwrite_r+0xd0>
 801089e:	4555      	cmp	r5, sl
 80108a0:	462b      	mov	r3, r5
 80108a2:	465a      	mov	r2, fp
 80108a4:	bf28      	it	cs
 80108a6:	4653      	movcs	r3, sl
 80108a8:	4630      	mov	r0, r6
 80108aa:	69e1      	ldr	r1, [r4, #28]
 80108ac:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 80108b0:	47e0      	blx	ip
 80108b2:	2800      	cmp	r0, #0
 80108b4:	dd37      	ble.n	8010926 <__sfvwrite_r+0x162>
 80108b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80108ba:	4483      	add	fp, r0
 80108bc:	1a2d      	subs	r5, r5, r0
 80108be:	1a18      	subs	r0, r3, r0
 80108c0:	f8c8 0008 	str.w	r0, [r8, #8]
 80108c4:	2800      	cmp	r0, #0
 80108c6:	d1e8      	bne.n	801089a <__sfvwrite_r+0xd6>
 80108c8:	e783      	b.n	80107d2 <__sfvwrite_r+0xe>
 80108ca:	f04f 0b00 	mov.w	fp, #0
 80108ce:	f8df a180 	ldr.w	sl, [pc, #384]	; 8010a50 <__sfvwrite_r+0x28c>
 80108d2:	465d      	mov	r5, fp
 80108d4:	e7e1      	b.n	801089a <__sfvwrite_r+0xd6>
 80108d6:	e9d7 9a00 	ldrd	r9, sl, [r7]
 80108da:	3708      	adds	r7, #8
 80108dc:	f1ba 0f00 	cmp.w	sl, #0
 80108e0:	d0f9      	beq.n	80108d6 <__sfvwrite_r+0x112>
 80108e2:	89a3      	ldrh	r3, [r4, #12]
 80108e4:	6820      	ldr	r0, [r4, #0]
 80108e6:	0599      	lsls	r1, r3, #22
 80108e8:	68a2      	ldr	r2, [r4, #8]
 80108ea:	d563      	bpl.n	80109b4 <__sfvwrite_r+0x1f0>
 80108ec:	4552      	cmp	r2, sl
 80108ee:	d836      	bhi.n	801095e <__sfvwrite_r+0x19a>
 80108f0:	f413 6f90 	tst.w	r3, #1152	; 0x480
 80108f4:	d033      	beq.n	801095e <__sfvwrite_r+0x19a>
 80108f6:	6921      	ldr	r1, [r4, #16]
 80108f8:	6965      	ldr	r5, [r4, #20]
 80108fa:	eba0 0b01 	sub.w	fp, r0, r1
 80108fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010902:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010906:	f10b 0201 	add.w	r2, fp, #1
 801090a:	106d      	asrs	r5, r5, #1
 801090c:	4452      	add	r2, sl
 801090e:	4295      	cmp	r5, r2
 8010910:	bf38      	it	cc
 8010912:	4615      	movcc	r5, r2
 8010914:	055b      	lsls	r3, r3, #21
 8010916:	d53d      	bpl.n	8010994 <__sfvwrite_r+0x1d0>
 8010918:	4629      	mov	r1, r5
 801091a:	4630      	mov	r0, r6
 801091c:	f7f9 ff86 	bl	800a82c <_malloc_r>
 8010920:	b948      	cbnz	r0, 8010936 <__sfvwrite_r+0x172>
 8010922:	230c      	movs	r3, #12
 8010924:	6033      	str	r3, [r6, #0]
 8010926:	89a3      	ldrh	r3, [r4, #12]
 8010928:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801092c:	81a3      	strh	r3, [r4, #12]
 801092e:	e7ae      	b.n	801088e <__sfvwrite_r+0xca>
 8010930:	4699      	mov	r9, r3
 8010932:	469a      	mov	sl, r3
 8010934:	e7d2      	b.n	80108dc <__sfvwrite_r+0x118>
 8010936:	465a      	mov	r2, fp
 8010938:	6921      	ldr	r1, [r4, #16]
 801093a:	9001      	str	r0, [sp, #4]
 801093c:	f7fe fb4e 	bl	800efdc <memcpy>
 8010940:	89a2      	ldrh	r2, [r4, #12]
 8010942:	9b01      	ldr	r3, [sp, #4]
 8010944:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8010948:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801094c:	81a2      	strh	r2, [r4, #12]
 801094e:	4652      	mov	r2, sl
 8010950:	6123      	str	r3, [r4, #16]
 8010952:	6165      	str	r5, [r4, #20]
 8010954:	445b      	add	r3, fp
 8010956:	eba5 050b 	sub.w	r5, r5, fp
 801095a:	6023      	str	r3, [r4, #0]
 801095c:	60a5      	str	r5, [r4, #8]
 801095e:	4552      	cmp	r2, sl
 8010960:	bf28      	it	cs
 8010962:	4652      	movcs	r2, sl
 8010964:	4655      	mov	r5, sl
 8010966:	4649      	mov	r1, r9
 8010968:	6820      	ldr	r0, [r4, #0]
 801096a:	9201      	str	r2, [sp, #4]
 801096c:	f7fe fb44 	bl	800eff8 <memmove>
 8010970:	68a3      	ldr	r3, [r4, #8]
 8010972:	9a01      	ldr	r2, [sp, #4]
 8010974:	1a9b      	subs	r3, r3, r2
 8010976:	60a3      	str	r3, [r4, #8]
 8010978:	6823      	ldr	r3, [r4, #0]
 801097a:	441a      	add	r2, r3
 801097c:	6022      	str	r2, [r4, #0]
 801097e:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8010982:	44a9      	add	r9, r5
 8010984:	ebaa 0a05 	sub.w	sl, sl, r5
 8010988:	1b45      	subs	r5, r0, r5
 801098a:	f8c8 5008 	str.w	r5, [r8, #8]
 801098e:	2d00      	cmp	r5, #0
 8010990:	d1a4      	bne.n	80108dc <__sfvwrite_r+0x118>
 8010992:	e71e      	b.n	80107d2 <__sfvwrite_r+0xe>
 8010994:	462a      	mov	r2, r5
 8010996:	4630      	mov	r0, r6
 8010998:	f7fa f9d6 	bl	800ad48 <_realloc_r>
 801099c:	4603      	mov	r3, r0
 801099e:	2800      	cmp	r0, #0
 80109a0:	d1d5      	bne.n	801094e <__sfvwrite_r+0x18a>
 80109a2:	4630      	mov	r0, r6
 80109a4:	6921      	ldr	r1, [r4, #16]
 80109a6:	f7fd fec5 	bl	800e734 <_free_r>
 80109aa:	89a3      	ldrh	r3, [r4, #12]
 80109ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80109b0:	81a3      	strh	r3, [r4, #12]
 80109b2:	e7b6      	b.n	8010922 <__sfvwrite_r+0x15e>
 80109b4:	6923      	ldr	r3, [r4, #16]
 80109b6:	4283      	cmp	r3, r0
 80109b8:	d302      	bcc.n	80109c0 <__sfvwrite_r+0x1fc>
 80109ba:	6961      	ldr	r1, [r4, #20]
 80109bc:	4551      	cmp	r1, sl
 80109be:	d915      	bls.n	80109ec <__sfvwrite_r+0x228>
 80109c0:	4552      	cmp	r2, sl
 80109c2:	bf28      	it	cs
 80109c4:	4652      	movcs	r2, sl
 80109c6:	4615      	mov	r5, r2
 80109c8:	4649      	mov	r1, r9
 80109ca:	f7fe fb15 	bl	800eff8 <memmove>
 80109ce:	68a3      	ldr	r3, [r4, #8]
 80109d0:	6822      	ldr	r2, [r4, #0]
 80109d2:	1b5b      	subs	r3, r3, r5
 80109d4:	442a      	add	r2, r5
 80109d6:	60a3      	str	r3, [r4, #8]
 80109d8:	6022      	str	r2, [r4, #0]
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d1cf      	bne.n	801097e <__sfvwrite_r+0x1ba>
 80109de:	4621      	mov	r1, r4
 80109e0:	4630      	mov	r0, r6
 80109e2:	f7fd fdbf 	bl	800e564 <_fflush_r>
 80109e6:	2800      	cmp	r0, #0
 80109e8:	d0c9      	beq.n	801097e <__sfvwrite_r+0x1ba>
 80109ea:	e79c      	b.n	8010926 <__sfvwrite_r+0x162>
 80109ec:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80109f0:	459a      	cmp	sl, r3
 80109f2:	bf38      	it	cc
 80109f4:	4653      	movcc	r3, sl
 80109f6:	fb93 f3f1 	sdiv	r3, r3, r1
 80109fa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80109fc:	434b      	muls	r3, r1
 80109fe:	464a      	mov	r2, r9
 8010a00:	4630      	mov	r0, r6
 8010a02:	69e1      	ldr	r1, [r4, #28]
 8010a04:	47a8      	blx	r5
 8010a06:	1e05      	subs	r5, r0, #0
 8010a08:	dcb9      	bgt.n	801097e <__sfvwrite_r+0x1ba>
 8010a0a:	e78c      	b.n	8010926 <__sfvwrite_r+0x162>
 8010a0c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8010a10:	2000      	movs	r0, #0
 8010a12:	3708      	adds	r7, #8
 8010a14:	e6f4      	b.n	8010800 <__sfvwrite_r+0x3c>
 8010a16:	f10b 0901 	add.w	r9, fp, #1
 8010a1a:	e701      	b.n	8010820 <__sfvwrite_r+0x5c>
 8010a1c:	4293      	cmp	r3, r2
 8010a1e:	dc08      	bgt.n	8010a32 <__sfvwrite_r+0x26e>
 8010a20:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010a22:	4652      	mov	r2, sl
 8010a24:	4630      	mov	r0, r6
 8010a26:	69e1      	ldr	r1, [r4, #28]
 8010a28:	47a8      	blx	r5
 8010a2a:	1e05      	subs	r5, r0, #0
 8010a2c:	f73f af14 	bgt.w	8010858 <__sfvwrite_r+0x94>
 8010a30:	e779      	b.n	8010926 <__sfvwrite_r+0x162>
 8010a32:	4651      	mov	r1, sl
 8010a34:	9201      	str	r2, [sp, #4]
 8010a36:	f7fe fadf 	bl	800eff8 <memmove>
 8010a3a:	9a01      	ldr	r2, [sp, #4]
 8010a3c:	68a3      	ldr	r3, [r4, #8]
 8010a3e:	4615      	mov	r5, r2
 8010a40:	1a9b      	subs	r3, r3, r2
 8010a42:	60a3      	str	r3, [r4, #8]
 8010a44:	6823      	ldr	r3, [r4, #0]
 8010a46:	4413      	add	r3, r2
 8010a48:	6023      	str	r3, [r4, #0]
 8010a4a:	e705      	b.n	8010858 <__sfvwrite_r+0x94>
 8010a4c:	2001      	movs	r0, #1
 8010a4e:	e70d      	b.n	801086c <__sfvwrite_r+0xa8>
 8010a50:	7ffffc00 	.word	0x7ffffc00

08010a54 <__swhatbuf_r>:
 8010a54:	b570      	push	{r4, r5, r6, lr}
 8010a56:	460e      	mov	r6, r1
 8010a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010a5c:	4614      	mov	r4, r2
 8010a5e:	2900      	cmp	r1, #0
 8010a60:	461d      	mov	r5, r3
 8010a62:	b096      	sub	sp, #88	; 0x58
 8010a64:	da0a      	bge.n	8010a7c <__swhatbuf_r+0x28>
 8010a66:	2300      	movs	r3, #0
 8010a68:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 8010a6c:	602b      	str	r3, [r5, #0]
 8010a6e:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 8010a72:	d116      	bne.n	8010aa2 <__swhatbuf_r+0x4e>
 8010a74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010a78:	6023      	str	r3, [r4, #0]
 8010a7a:	e015      	b.n	8010aa8 <__swhatbuf_r+0x54>
 8010a7c:	466a      	mov	r2, sp
 8010a7e:	f000 f8fb 	bl	8010c78 <_fstat_r>
 8010a82:	2800      	cmp	r0, #0
 8010a84:	dbef      	blt.n	8010a66 <__swhatbuf_r+0x12>
 8010a86:	9a01      	ldr	r2, [sp, #4]
 8010a88:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8010a8c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010a90:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010a94:	425a      	negs	r2, r3
 8010a96:	415a      	adcs	r2, r3
 8010a98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010a9c:	602a      	str	r2, [r5, #0]
 8010a9e:	6023      	str	r3, [r4, #0]
 8010aa0:	e002      	b.n	8010aa8 <__swhatbuf_r+0x54>
 8010aa2:	2240      	movs	r2, #64	; 0x40
 8010aa4:	4618      	mov	r0, r3
 8010aa6:	6022      	str	r2, [r4, #0]
 8010aa8:	b016      	add	sp, #88	; 0x58
 8010aaa:	bd70      	pop	{r4, r5, r6, pc}

08010aac <__smakebuf_r>:
 8010aac:	898b      	ldrh	r3, [r1, #12]
 8010aae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010ab0:	079d      	lsls	r5, r3, #30
 8010ab2:	4606      	mov	r6, r0
 8010ab4:	460c      	mov	r4, r1
 8010ab6:	d507      	bpl.n	8010ac8 <__smakebuf_r+0x1c>
 8010ab8:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8010abc:	6023      	str	r3, [r4, #0]
 8010abe:	6123      	str	r3, [r4, #16]
 8010ac0:	2301      	movs	r3, #1
 8010ac2:	6163      	str	r3, [r4, #20]
 8010ac4:	b002      	add	sp, #8
 8010ac6:	bd70      	pop	{r4, r5, r6, pc}
 8010ac8:	466a      	mov	r2, sp
 8010aca:	ab01      	add	r3, sp, #4
 8010acc:	f7ff ffc2 	bl	8010a54 <__swhatbuf_r>
 8010ad0:	9900      	ldr	r1, [sp, #0]
 8010ad2:	4605      	mov	r5, r0
 8010ad4:	4630      	mov	r0, r6
 8010ad6:	f7f9 fea9 	bl	800a82c <_malloc_r>
 8010ada:	b948      	cbnz	r0, 8010af0 <__smakebuf_r+0x44>
 8010adc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ae0:	059a      	lsls	r2, r3, #22
 8010ae2:	d4ef      	bmi.n	8010ac4 <__smakebuf_r+0x18>
 8010ae4:	f023 0303 	bic.w	r3, r3, #3
 8010ae8:	f043 0302 	orr.w	r3, r3, #2
 8010aec:	81a3      	strh	r3, [r4, #12]
 8010aee:	e7e3      	b.n	8010ab8 <__smakebuf_r+0xc>
 8010af0:	4b0d      	ldr	r3, [pc, #52]	; (8010b28 <__smakebuf_r+0x7c>)
 8010af2:	63f3      	str	r3, [r6, #60]	; 0x3c
 8010af4:	89a3      	ldrh	r3, [r4, #12]
 8010af6:	6020      	str	r0, [r4, #0]
 8010af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010afc:	81a3      	strh	r3, [r4, #12]
 8010afe:	9b00      	ldr	r3, [sp, #0]
 8010b00:	6120      	str	r0, [r4, #16]
 8010b02:	6163      	str	r3, [r4, #20]
 8010b04:	9b01      	ldr	r3, [sp, #4]
 8010b06:	b15b      	cbz	r3, 8010b20 <__smakebuf_r+0x74>
 8010b08:	4630      	mov	r0, r6
 8010b0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010b0e:	f000 f8c5 	bl	8010c9c <_isatty_r>
 8010b12:	b128      	cbz	r0, 8010b20 <__smakebuf_r+0x74>
 8010b14:	89a3      	ldrh	r3, [r4, #12]
 8010b16:	f023 0303 	bic.w	r3, r3, #3
 8010b1a:	f043 0301 	orr.w	r3, r3, #1
 8010b1e:	81a3      	strh	r3, [r4, #12]
 8010b20:	89a0      	ldrh	r0, [r4, #12]
 8010b22:	4305      	orrs	r5, r0
 8010b24:	81a5      	strh	r5, [r4, #12]
 8010b26:	e7cd      	b.n	8010ac4 <__smakebuf_r+0x18>
 8010b28:	0800e601 	.word	0x0800e601

08010b2c <_raise_r>:
 8010b2c:	291f      	cmp	r1, #31
 8010b2e:	b538      	push	{r3, r4, r5, lr}
 8010b30:	4604      	mov	r4, r0
 8010b32:	460d      	mov	r5, r1
 8010b34:	d904      	bls.n	8010b40 <_raise_r+0x14>
 8010b36:	2316      	movs	r3, #22
 8010b38:	6003      	str	r3, [r0, #0]
 8010b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8010b3e:	bd38      	pop	{r3, r4, r5, pc}
 8010b40:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 8010b44:	b112      	cbz	r2, 8010b4c <_raise_r+0x20>
 8010b46:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010b4a:	b94b      	cbnz	r3, 8010b60 <_raise_r+0x34>
 8010b4c:	4620      	mov	r0, r4
 8010b4e:	f000 f831 	bl	8010bb4 <_getpid_r>
 8010b52:	462a      	mov	r2, r5
 8010b54:	4601      	mov	r1, r0
 8010b56:	4620      	mov	r0, r4
 8010b58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b5c:	f000 b818 	b.w	8010b90 <_kill_r>
 8010b60:	2b01      	cmp	r3, #1
 8010b62:	d00a      	beq.n	8010b7a <_raise_r+0x4e>
 8010b64:	1c59      	adds	r1, r3, #1
 8010b66:	d103      	bne.n	8010b70 <_raise_r+0x44>
 8010b68:	2316      	movs	r3, #22
 8010b6a:	6003      	str	r3, [r0, #0]
 8010b6c:	2001      	movs	r0, #1
 8010b6e:	e7e6      	b.n	8010b3e <_raise_r+0x12>
 8010b70:	2400      	movs	r4, #0
 8010b72:	4628      	mov	r0, r5
 8010b74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010b78:	4798      	blx	r3
 8010b7a:	2000      	movs	r0, #0
 8010b7c:	e7df      	b.n	8010b3e <_raise_r+0x12>
	...

08010b80 <raise>:
 8010b80:	4b02      	ldr	r3, [pc, #8]	; (8010b8c <raise+0xc>)
 8010b82:	4601      	mov	r1, r0
 8010b84:	6818      	ldr	r0, [r3, #0]
 8010b86:	f7ff bfd1 	b.w	8010b2c <_raise_r>
 8010b8a:	bf00      	nop
 8010b8c:	20000048 	.word	0x20000048

08010b90 <_kill_r>:
 8010b90:	b538      	push	{r3, r4, r5, lr}
 8010b92:	2300      	movs	r3, #0
 8010b94:	4d06      	ldr	r5, [pc, #24]	; (8010bb0 <_kill_r+0x20>)
 8010b96:	4604      	mov	r4, r0
 8010b98:	4608      	mov	r0, r1
 8010b9a:	4611      	mov	r1, r2
 8010b9c:	602b      	str	r3, [r5, #0]
 8010b9e:	f7f4 fd58 	bl	8005652 <_kill>
 8010ba2:	1c43      	adds	r3, r0, #1
 8010ba4:	d102      	bne.n	8010bac <_kill_r+0x1c>
 8010ba6:	682b      	ldr	r3, [r5, #0]
 8010ba8:	b103      	cbz	r3, 8010bac <_kill_r+0x1c>
 8010baa:	6023      	str	r3, [r4, #0]
 8010bac:	bd38      	pop	{r3, r4, r5, pc}
 8010bae:	bf00      	nop
 8010bb0:	20000c48 	.word	0x20000c48

08010bb4 <_getpid_r>:
 8010bb4:	f7f4 bd46 	b.w	8005644 <_getpid>

08010bb8 <__swbuf_r>:
 8010bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010bba:	460e      	mov	r6, r1
 8010bbc:	4614      	mov	r4, r2
 8010bbe:	4605      	mov	r5, r0
 8010bc0:	b118      	cbz	r0, 8010bca <__swbuf_r+0x12>
 8010bc2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8010bc4:	b90b      	cbnz	r3, 8010bca <__swbuf_r+0x12>
 8010bc6:	f7fd fd39 	bl	800e63c <__sinit>
 8010bca:	69a3      	ldr	r3, [r4, #24]
 8010bcc:	60a3      	str	r3, [r4, #8]
 8010bce:	89a3      	ldrh	r3, [r4, #12]
 8010bd0:	0719      	lsls	r1, r3, #28
 8010bd2:	d529      	bpl.n	8010c28 <__swbuf_r+0x70>
 8010bd4:	6923      	ldr	r3, [r4, #16]
 8010bd6:	b33b      	cbz	r3, 8010c28 <__swbuf_r+0x70>
 8010bd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010bdc:	b2f6      	uxtb	r6, r6
 8010bde:	049a      	lsls	r2, r3, #18
 8010be0:	4637      	mov	r7, r6
 8010be2:	d52a      	bpl.n	8010c3a <__swbuf_r+0x82>
 8010be4:	6823      	ldr	r3, [r4, #0]
 8010be6:	6920      	ldr	r0, [r4, #16]
 8010be8:	1a18      	subs	r0, r3, r0
 8010bea:	6963      	ldr	r3, [r4, #20]
 8010bec:	4283      	cmp	r3, r0
 8010bee:	dc04      	bgt.n	8010bfa <__swbuf_r+0x42>
 8010bf0:	4621      	mov	r1, r4
 8010bf2:	4628      	mov	r0, r5
 8010bf4:	f7fd fcb6 	bl	800e564 <_fflush_r>
 8010bf8:	b9e0      	cbnz	r0, 8010c34 <__swbuf_r+0x7c>
 8010bfa:	68a3      	ldr	r3, [r4, #8]
 8010bfc:	3b01      	subs	r3, #1
 8010bfe:	60a3      	str	r3, [r4, #8]
 8010c00:	6823      	ldr	r3, [r4, #0]
 8010c02:	1c5a      	adds	r2, r3, #1
 8010c04:	6022      	str	r2, [r4, #0]
 8010c06:	701e      	strb	r6, [r3, #0]
 8010c08:	6962      	ldr	r2, [r4, #20]
 8010c0a:	1c43      	adds	r3, r0, #1
 8010c0c:	429a      	cmp	r2, r3
 8010c0e:	d004      	beq.n	8010c1a <__swbuf_r+0x62>
 8010c10:	89a3      	ldrh	r3, [r4, #12]
 8010c12:	07db      	lsls	r3, r3, #31
 8010c14:	d506      	bpl.n	8010c24 <__swbuf_r+0x6c>
 8010c16:	2e0a      	cmp	r6, #10
 8010c18:	d104      	bne.n	8010c24 <__swbuf_r+0x6c>
 8010c1a:	4621      	mov	r1, r4
 8010c1c:	4628      	mov	r0, r5
 8010c1e:	f7fd fca1 	bl	800e564 <_fflush_r>
 8010c22:	b938      	cbnz	r0, 8010c34 <__swbuf_r+0x7c>
 8010c24:	4638      	mov	r0, r7
 8010c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c28:	4621      	mov	r1, r4
 8010c2a:	4628      	mov	r0, r5
 8010c2c:	f7ff fd00 	bl	8010630 <__swsetup_r>
 8010c30:	2800      	cmp	r0, #0
 8010c32:	d0d1      	beq.n	8010bd8 <__swbuf_r+0x20>
 8010c34:	f04f 37ff 	mov.w	r7, #4294967295
 8010c38:	e7f4      	b.n	8010c24 <__swbuf_r+0x6c>
 8010c3a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8010c3e:	81a3      	strh	r3, [r4, #12]
 8010c40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010c42:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010c46:	6663      	str	r3, [r4, #100]	; 0x64
 8010c48:	e7cc      	b.n	8010be4 <__swbuf_r+0x2c>
	...

08010c4c <_wcrtomb_r>:
 8010c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010c4e:	4c09      	ldr	r4, [pc, #36]	; (8010c74 <_wcrtomb_r+0x28>)
 8010c50:	4605      	mov	r5, r0
 8010c52:	461e      	mov	r6, r3
 8010c54:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 8010c58:	b085      	sub	sp, #20
 8010c5a:	b909      	cbnz	r1, 8010c60 <_wcrtomb_r+0x14>
 8010c5c:	460a      	mov	r2, r1
 8010c5e:	a901      	add	r1, sp, #4
 8010c60:	47b8      	blx	r7
 8010c62:	1c43      	adds	r3, r0, #1
 8010c64:	bf01      	itttt	eq
 8010c66:	2300      	moveq	r3, #0
 8010c68:	6033      	streq	r3, [r6, #0]
 8010c6a:	238a      	moveq	r3, #138	; 0x8a
 8010c6c:	602b      	streq	r3, [r5, #0]
 8010c6e:	b005      	add	sp, #20
 8010c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c72:	bf00      	nop
 8010c74:	2000047c 	.word	0x2000047c

08010c78 <_fstat_r>:
 8010c78:	b538      	push	{r3, r4, r5, lr}
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	4d06      	ldr	r5, [pc, #24]	; (8010c98 <_fstat_r+0x20>)
 8010c7e:	4604      	mov	r4, r0
 8010c80:	4608      	mov	r0, r1
 8010c82:	4611      	mov	r1, r2
 8010c84:	602b      	str	r3, [r5, #0]
 8010c86:	f7f4 fd42 	bl	800570e <_fstat>
 8010c8a:	1c43      	adds	r3, r0, #1
 8010c8c:	d102      	bne.n	8010c94 <_fstat_r+0x1c>
 8010c8e:	682b      	ldr	r3, [r5, #0]
 8010c90:	b103      	cbz	r3, 8010c94 <_fstat_r+0x1c>
 8010c92:	6023      	str	r3, [r4, #0]
 8010c94:	bd38      	pop	{r3, r4, r5, pc}
 8010c96:	bf00      	nop
 8010c98:	20000c48 	.word	0x20000c48

08010c9c <_isatty_r>:
 8010c9c:	b538      	push	{r3, r4, r5, lr}
 8010c9e:	2300      	movs	r3, #0
 8010ca0:	4d05      	ldr	r5, [pc, #20]	; (8010cb8 <_isatty_r+0x1c>)
 8010ca2:	4604      	mov	r4, r0
 8010ca4:	4608      	mov	r0, r1
 8010ca6:	602b      	str	r3, [r5, #0]
 8010ca8:	f7f4 fd40 	bl	800572c <_isatty>
 8010cac:	1c43      	adds	r3, r0, #1
 8010cae:	d102      	bne.n	8010cb6 <_isatty_r+0x1a>
 8010cb0:	682b      	ldr	r3, [r5, #0]
 8010cb2:	b103      	cbz	r3, 8010cb6 <_isatty_r+0x1a>
 8010cb4:	6023      	str	r3, [r4, #0]
 8010cb6:	bd38      	pop	{r3, r4, r5, pc}
 8010cb8:	20000c48 	.word	0x20000c48

08010cbc <cos>:
 8010cbc:	b530      	push	{r4, r5, lr}
 8010cbe:	4a20      	ldr	r2, [pc, #128]	; (8010d40 <cos+0x84>)
 8010cc0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010cc4:	4293      	cmp	r3, r2
 8010cc6:	b087      	sub	sp, #28
 8010cc8:	dc06      	bgt.n	8010cd8 <cos+0x1c>
 8010cca:	2200      	movs	r2, #0
 8010ccc:	2300      	movs	r3, #0
 8010cce:	b007      	add	sp, #28
 8010cd0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010cd4:	f000 ba78 	b.w	80111c8 <__kernel_cos>
 8010cd8:	4a1a      	ldr	r2, [pc, #104]	; (8010d44 <cos+0x88>)
 8010cda:	4293      	cmp	r3, r2
 8010cdc:	dd05      	ble.n	8010cea <cos+0x2e>
 8010cde:	4602      	mov	r2, r0
 8010ce0:	460b      	mov	r3, r1
 8010ce2:	f7ef faad 	bl	8000240 <__aeabi_dsub>
 8010ce6:	b007      	add	sp, #28
 8010ce8:	bd30      	pop	{r4, r5, pc}
 8010cea:	aa02      	add	r2, sp, #8
 8010cec:	f000 f874 	bl	8010dd8 <__ieee754_rem_pio2>
 8010cf0:	f000 0003 	and.w	r0, r0, #3
 8010cf4:	2801      	cmp	r0, #1
 8010cf6:	d009      	beq.n	8010d0c <cos+0x50>
 8010cf8:	2802      	cmp	r0, #2
 8010cfa:	d011      	beq.n	8010d20 <cos+0x64>
 8010cfc:	b9b8      	cbnz	r0, 8010d2e <cos+0x72>
 8010cfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010d06:	f000 fa5f 	bl	80111c8 <__kernel_cos>
 8010d0a:	e7ec      	b.n	8010ce6 <cos+0x2a>
 8010d0c:	9000      	str	r0, [sp, #0]
 8010d0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010d16:	f000 fe57 	bl	80119c8 <__kernel_sin>
 8010d1a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8010d1e:	e7e2      	b.n	8010ce6 <cos+0x2a>
 8010d20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010d28:	f000 fa4e 	bl	80111c8 <__kernel_cos>
 8010d2c:	e7f5      	b.n	8010d1a <cos+0x5e>
 8010d2e:	2301      	movs	r3, #1
 8010d30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010d34:	9300      	str	r3, [sp, #0]
 8010d36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d3a:	f000 fe45 	bl	80119c8 <__kernel_sin>
 8010d3e:	e7d2      	b.n	8010ce6 <cos+0x2a>
 8010d40:	3fe921fb 	.word	0x3fe921fb
 8010d44:	7fefffff 	.word	0x7fefffff

08010d48 <sin>:
 8010d48:	b530      	push	{r4, r5, lr}
 8010d4a:	4a20      	ldr	r2, [pc, #128]	; (8010dcc <sin+0x84>)
 8010d4c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010d50:	4293      	cmp	r3, r2
 8010d52:	b087      	sub	sp, #28
 8010d54:	dc06      	bgt.n	8010d64 <sin+0x1c>
 8010d56:	2300      	movs	r3, #0
 8010d58:	2200      	movs	r2, #0
 8010d5a:	9300      	str	r3, [sp, #0]
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	f000 fe33 	bl	80119c8 <__kernel_sin>
 8010d62:	e006      	b.n	8010d72 <sin+0x2a>
 8010d64:	4a1a      	ldr	r2, [pc, #104]	; (8010dd0 <sin+0x88>)
 8010d66:	4293      	cmp	r3, r2
 8010d68:	dd05      	ble.n	8010d76 <sin+0x2e>
 8010d6a:	4602      	mov	r2, r0
 8010d6c:	460b      	mov	r3, r1
 8010d6e:	f7ef fa67 	bl	8000240 <__aeabi_dsub>
 8010d72:	b007      	add	sp, #28
 8010d74:	bd30      	pop	{r4, r5, pc}
 8010d76:	aa02      	add	r2, sp, #8
 8010d78:	f000 f82e 	bl	8010dd8 <__ieee754_rem_pio2>
 8010d7c:	f000 0003 	and.w	r0, r0, #3
 8010d80:	2801      	cmp	r0, #1
 8010d82:	d009      	beq.n	8010d98 <sin+0x50>
 8010d84:	2802      	cmp	r0, #2
 8010d86:	d00e      	beq.n	8010da6 <sin+0x5e>
 8010d88:	b9c0      	cbnz	r0, 8010dbc <sin+0x74>
 8010d8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010d8e:	2301      	movs	r3, #1
 8010d90:	9300      	str	r3, [sp, #0]
 8010d92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d96:	e7e2      	b.n	8010d5e <sin+0x16>
 8010d98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010da0:	f000 fa12 	bl	80111c8 <__kernel_cos>
 8010da4:	e7e5      	b.n	8010d72 <sin+0x2a>
 8010da6:	2301      	movs	r3, #1
 8010da8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010dac:	9300      	str	r3, [sp, #0]
 8010dae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010db2:	f000 fe09 	bl	80119c8 <__kernel_sin>
 8010db6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8010dba:	e7da      	b.n	8010d72 <sin+0x2a>
 8010dbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010dc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010dc4:	f000 fa00 	bl	80111c8 <__kernel_cos>
 8010dc8:	e7f5      	b.n	8010db6 <sin+0x6e>
 8010dca:	bf00      	nop
 8010dcc:	3fe921fb 	.word	0x3fe921fb
 8010dd0:	7fefffff 	.word	0x7fefffff
 8010dd4:	00000000 	.word	0x00000000

08010dd8 <__ieee754_rem_pio2>:
 8010dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ddc:	4614      	mov	r4, r2
 8010dde:	4ac4      	ldr	r2, [pc, #784]	; (80110f0 <__ieee754_rem_pio2+0x318>)
 8010de0:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8010de4:	b08d      	sub	sp, #52	; 0x34
 8010de6:	4592      	cmp	sl, r2
 8010de8:	9104      	str	r1, [sp, #16]
 8010dea:	dc07      	bgt.n	8010dfc <__ieee754_rem_pio2+0x24>
 8010dec:	2200      	movs	r2, #0
 8010dee:	2300      	movs	r3, #0
 8010df0:	e9c4 0100 	strd	r0, r1, [r4]
 8010df4:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8010df8:	2500      	movs	r5, #0
 8010dfa:	e024      	b.n	8010e46 <__ieee754_rem_pio2+0x6e>
 8010dfc:	4abd      	ldr	r2, [pc, #756]	; (80110f4 <__ieee754_rem_pio2+0x31c>)
 8010dfe:	4592      	cmp	sl, r2
 8010e00:	dc72      	bgt.n	8010ee8 <__ieee754_rem_pio2+0x110>
 8010e02:	9b04      	ldr	r3, [sp, #16]
 8010e04:	4dbc      	ldr	r5, [pc, #752]	; (80110f8 <__ieee754_rem_pio2+0x320>)
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	a3ab      	add	r3, pc, #684	; (adr r3, 80110b8 <__ieee754_rem_pio2+0x2e0>)
 8010e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e0e:	dd36      	ble.n	8010e7e <__ieee754_rem_pio2+0xa6>
 8010e10:	f7ef fa16 	bl	8000240 <__aeabi_dsub>
 8010e14:	45aa      	cmp	sl, r5
 8010e16:	4606      	mov	r6, r0
 8010e18:	460f      	mov	r7, r1
 8010e1a:	d018      	beq.n	8010e4e <__ieee754_rem_pio2+0x76>
 8010e1c:	a3a8      	add	r3, pc, #672	; (adr r3, 80110c0 <__ieee754_rem_pio2+0x2e8>)
 8010e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e22:	f7ef fa0d 	bl	8000240 <__aeabi_dsub>
 8010e26:	4602      	mov	r2, r0
 8010e28:	460b      	mov	r3, r1
 8010e2a:	4630      	mov	r0, r6
 8010e2c:	e9c4 2300 	strd	r2, r3, [r4]
 8010e30:	4639      	mov	r1, r7
 8010e32:	f7ef fa05 	bl	8000240 <__aeabi_dsub>
 8010e36:	a3a2      	add	r3, pc, #648	; (adr r3, 80110c0 <__ieee754_rem_pio2+0x2e8>)
 8010e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e3c:	f7ef fa00 	bl	8000240 <__aeabi_dsub>
 8010e40:	2501      	movs	r5, #1
 8010e42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010e46:	4628      	mov	r0, r5
 8010e48:	b00d      	add	sp, #52	; 0x34
 8010e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e4e:	a39e      	add	r3, pc, #632	; (adr r3, 80110c8 <__ieee754_rem_pio2+0x2f0>)
 8010e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e54:	f7ef f9f4 	bl	8000240 <__aeabi_dsub>
 8010e58:	a39d      	add	r3, pc, #628	; (adr r3, 80110d0 <__ieee754_rem_pio2+0x2f8>)
 8010e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e5e:	4606      	mov	r6, r0
 8010e60:	460f      	mov	r7, r1
 8010e62:	f7ef f9ed 	bl	8000240 <__aeabi_dsub>
 8010e66:	4602      	mov	r2, r0
 8010e68:	460b      	mov	r3, r1
 8010e6a:	4630      	mov	r0, r6
 8010e6c:	e9c4 2300 	strd	r2, r3, [r4]
 8010e70:	4639      	mov	r1, r7
 8010e72:	f7ef f9e5 	bl	8000240 <__aeabi_dsub>
 8010e76:	a396      	add	r3, pc, #600	; (adr r3, 80110d0 <__ieee754_rem_pio2+0x2f8>)
 8010e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e7c:	e7de      	b.n	8010e3c <__ieee754_rem_pio2+0x64>
 8010e7e:	f7ef f9e1 	bl	8000244 <__adddf3>
 8010e82:	45aa      	cmp	sl, r5
 8010e84:	4606      	mov	r6, r0
 8010e86:	460f      	mov	r7, r1
 8010e88:	d016      	beq.n	8010eb8 <__ieee754_rem_pio2+0xe0>
 8010e8a:	a38d      	add	r3, pc, #564	; (adr r3, 80110c0 <__ieee754_rem_pio2+0x2e8>)
 8010e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e90:	f7ef f9d8 	bl	8000244 <__adddf3>
 8010e94:	4602      	mov	r2, r0
 8010e96:	460b      	mov	r3, r1
 8010e98:	4630      	mov	r0, r6
 8010e9a:	e9c4 2300 	strd	r2, r3, [r4]
 8010e9e:	4639      	mov	r1, r7
 8010ea0:	f7ef f9ce 	bl	8000240 <__aeabi_dsub>
 8010ea4:	a386      	add	r3, pc, #536	; (adr r3, 80110c0 <__ieee754_rem_pio2+0x2e8>)
 8010ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eaa:	f7ef f9cb 	bl	8000244 <__adddf3>
 8010eae:	f04f 35ff 	mov.w	r5, #4294967295
 8010eb2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010eb6:	e7c6      	b.n	8010e46 <__ieee754_rem_pio2+0x6e>
 8010eb8:	a383      	add	r3, pc, #524	; (adr r3, 80110c8 <__ieee754_rem_pio2+0x2f0>)
 8010eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ebe:	f7ef f9c1 	bl	8000244 <__adddf3>
 8010ec2:	a383      	add	r3, pc, #524	; (adr r3, 80110d0 <__ieee754_rem_pio2+0x2f8>)
 8010ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ec8:	4606      	mov	r6, r0
 8010eca:	460f      	mov	r7, r1
 8010ecc:	f7ef f9ba 	bl	8000244 <__adddf3>
 8010ed0:	4602      	mov	r2, r0
 8010ed2:	460b      	mov	r3, r1
 8010ed4:	4630      	mov	r0, r6
 8010ed6:	e9c4 2300 	strd	r2, r3, [r4]
 8010eda:	4639      	mov	r1, r7
 8010edc:	f7ef f9b0 	bl	8000240 <__aeabi_dsub>
 8010ee0:	a37b      	add	r3, pc, #492	; (adr r3, 80110d0 <__ieee754_rem_pio2+0x2f8>)
 8010ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ee6:	e7e0      	b.n	8010eaa <__ieee754_rem_pio2+0xd2>
 8010ee8:	4a84      	ldr	r2, [pc, #528]	; (80110fc <__ieee754_rem_pio2+0x324>)
 8010eea:	4592      	cmp	sl, r2
 8010eec:	f300 80d5 	bgt.w	801109a <__ieee754_rem_pio2+0x2c2>
 8010ef0:	f000 fe20 	bl	8011b34 <fabs>
 8010ef4:	a378      	add	r3, pc, #480	; (adr r3, 80110d8 <__ieee754_rem_pio2+0x300>)
 8010ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010efa:	4606      	mov	r6, r0
 8010efc:	460f      	mov	r7, r1
 8010efe:	f7ef fb57 	bl	80005b0 <__aeabi_dmul>
 8010f02:	2200      	movs	r2, #0
 8010f04:	4b7e      	ldr	r3, [pc, #504]	; (8011100 <__ieee754_rem_pio2+0x328>)
 8010f06:	f7ef f99d 	bl	8000244 <__adddf3>
 8010f0a:	f7ef fe01 	bl	8000b10 <__aeabi_d2iz>
 8010f0e:	4605      	mov	r5, r0
 8010f10:	f7ef fae4 	bl	80004dc <__aeabi_i2d>
 8010f14:	4602      	mov	r2, r0
 8010f16:	460b      	mov	r3, r1
 8010f18:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010f1c:	a366      	add	r3, pc, #408	; (adr r3, 80110b8 <__ieee754_rem_pio2+0x2e0>)
 8010f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f22:	f7ef fb45 	bl	80005b0 <__aeabi_dmul>
 8010f26:	4602      	mov	r2, r0
 8010f28:	460b      	mov	r3, r1
 8010f2a:	4630      	mov	r0, r6
 8010f2c:	4639      	mov	r1, r7
 8010f2e:	f7ef f987 	bl	8000240 <__aeabi_dsub>
 8010f32:	a363      	add	r3, pc, #396	; (adr r3, 80110c0 <__ieee754_rem_pio2+0x2e8>)
 8010f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f38:	4680      	mov	r8, r0
 8010f3a:	4689      	mov	r9, r1
 8010f3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010f40:	f7ef fb36 	bl	80005b0 <__aeabi_dmul>
 8010f44:	2d1f      	cmp	r5, #31
 8010f46:	4606      	mov	r6, r0
 8010f48:	460f      	mov	r7, r1
 8010f4a:	dc0e      	bgt.n	8010f6a <__ieee754_rem_pio2+0x192>
 8010f4c:	4b6d      	ldr	r3, [pc, #436]	; (8011104 <__ieee754_rem_pio2+0x32c>)
 8010f4e:	1e6a      	subs	r2, r5, #1
 8010f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f54:	4553      	cmp	r3, sl
 8010f56:	d008      	beq.n	8010f6a <__ieee754_rem_pio2+0x192>
 8010f58:	4632      	mov	r2, r6
 8010f5a:	463b      	mov	r3, r7
 8010f5c:	4640      	mov	r0, r8
 8010f5e:	4649      	mov	r1, r9
 8010f60:	f7ef f96e 	bl	8000240 <__aeabi_dsub>
 8010f64:	e9c4 0100 	strd	r0, r1, [r4]
 8010f68:	e013      	b.n	8010f92 <__ieee754_rem_pio2+0x1ba>
 8010f6a:	463b      	mov	r3, r7
 8010f6c:	4632      	mov	r2, r6
 8010f6e:	4640      	mov	r0, r8
 8010f70:	4649      	mov	r1, r9
 8010f72:	f7ef f965 	bl	8000240 <__aeabi_dsub>
 8010f76:	ea4f 532a 	mov.w	r3, sl, asr #20
 8010f7a:	9305      	str	r3, [sp, #20]
 8010f7c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010f80:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 8010f84:	f1ba 0f10 	cmp.w	sl, #16
 8010f88:	dc1f      	bgt.n	8010fca <__ieee754_rem_pio2+0x1f2>
 8010f8a:	4602      	mov	r2, r0
 8010f8c:	460b      	mov	r3, r1
 8010f8e:	e9c4 2300 	strd	r2, r3, [r4]
 8010f92:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8010f96:	4640      	mov	r0, r8
 8010f98:	4653      	mov	r3, sl
 8010f9a:	4649      	mov	r1, r9
 8010f9c:	f7ef f950 	bl	8000240 <__aeabi_dsub>
 8010fa0:	4632      	mov	r2, r6
 8010fa2:	463b      	mov	r3, r7
 8010fa4:	f7ef f94c 	bl	8000240 <__aeabi_dsub>
 8010fa8:	460b      	mov	r3, r1
 8010faa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010fae:	9904      	ldr	r1, [sp, #16]
 8010fb0:	4602      	mov	r2, r0
 8010fb2:	2900      	cmp	r1, #0
 8010fb4:	f6bf af47 	bge.w	8010e46 <__ieee754_rem_pio2+0x6e>
 8010fb8:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 8010fbc:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8010fc0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010fc4:	60e3      	str	r3, [r4, #12]
 8010fc6:	426d      	negs	r5, r5
 8010fc8:	e73d      	b.n	8010e46 <__ieee754_rem_pio2+0x6e>
 8010fca:	a33f      	add	r3, pc, #252	; (adr r3, 80110c8 <__ieee754_rem_pio2+0x2f0>)
 8010fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010fd4:	f7ef faec 	bl	80005b0 <__aeabi_dmul>
 8010fd8:	4606      	mov	r6, r0
 8010fda:	460f      	mov	r7, r1
 8010fdc:	4602      	mov	r2, r0
 8010fde:	460b      	mov	r3, r1
 8010fe0:	4640      	mov	r0, r8
 8010fe2:	4649      	mov	r1, r9
 8010fe4:	f7ef f92c 	bl	8000240 <__aeabi_dsub>
 8010fe8:	4602      	mov	r2, r0
 8010fea:	460b      	mov	r3, r1
 8010fec:	4682      	mov	sl, r0
 8010fee:	468b      	mov	fp, r1
 8010ff0:	4640      	mov	r0, r8
 8010ff2:	4649      	mov	r1, r9
 8010ff4:	f7ef f924 	bl	8000240 <__aeabi_dsub>
 8010ff8:	4632      	mov	r2, r6
 8010ffa:	463b      	mov	r3, r7
 8010ffc:	f7ef f920 	bl	8000240 <__aeabi_dsub>
 8011000:	a333      	add	r3, pc, #204	; (adr r3, 80110d0 <__ieee754_rem_pio2+0x2f8>)
 8011002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011006:	4606      	mov	r6, r0
 8011008:	460f      	mov	r7, r1
 801100a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801100e:	f7ef facf 	bl	80005b0 <__aeabi_dmul>
 8011012:	4632      	mov	r2, r6
 8011014:	463b      	mov	r3, r7
 8011016:	f7ef f913 	bl	8000240 <__aeabi_dsub>
 801101a:	4602      	mov	r2, r0
 801101c:	460b      	mov	r3, r1
 801101e:	4606      	mov	r6, r0
 8011020:	460f      	mov	r7, r1
 8011022:	4650      	mov	r0, sl
 8011024:	4659      	mov	r1, fp
 8011026:	f7ef f90b 	bl	8000240 <__aeabi_dsub>
 801102a:	9a05      	ldr	r2, [sp, #20]
 801102c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011030:	1ad3      	subs	r3, r2, r3
 8011032:	2b31      	cmp	r3, #49	; 0x31
 8011034:	dc06      	bgt.n	8011044 <__ieee754_rem_pio2+0x26c>
 8011036:	4602      	mov	r2, r0
 8011038:	460b      	mov	r3, r1
 801103a:	46d0      	mov	r8, sl
 801103c:	46d9      	mov	r9, fp
 801103e:	e9c4 2300 	strd	r2, r3, [r4]
 8011042:	e7a6      	b.n	8010f92 <__ieee754_rem_pio2+0x1ba>
 8011044:	a326      	add	r3, pc, #152	; (adr r3, 80110e0 <__ieee754_rem_pio2+0x308>)
 8011046:	e9d3 2300 	ldrd	r2, r3, [r3]
 801104a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801104e:	f7ef faaf 	bl	80005b0 <__aeabi_dmul>
 8011052:	4606      	mov	r6, r0
 8011054:	460f      	mov	r7, r1
 8011056:	4602      	mov	r2, r0
 8011058:	460b      	mov	r3, r1
 801105a:	4650      	mov	r0, sl
 801105c:	4659      	mov	r1, fp
 801105e:	f7ef f8ef 	bl	8000240 <__aeabi_dsub>
 8011062:	4602      	mov	r2, r0
 8011064:	460b      	mov	r3, r1
 8011066:	4680      	mov	r8, r0
 8011068:	4689      	mov	r9, r1
 801106a:	4650      	mov	r0, sl
 801106c:	4659      	mov	r1, fp
 801106e:	f7ef f8e7 	bl	8000240 <__aeabi_dsub>
 8011072:	4632      	mov	r2, r6
 8011074:	463b      	mov	r3, r7
 8011076:	f7ef f8e3 	bl	8000240 <__aeabi_dsub>
 801107a:	a31b      	add	r3, pc, #108	; (adr r3, 80110e8 <__ieee754_rem_pio2+0x310>)
 801107c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011080:	4606      	mov	r6, r0
 8011082:	460f      	mov	r7, r1
 8011084:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011088:	f7ef fa92 	bl	80005b0 <__aeabi_dmul>
 801108c:	4632      	mov	r2, r6
 801108e:	463b      	mov	r3, r7
 8011090:	f7ef f8d6 	bl	8000240 <__aeabi_dsub>
 8011094:	4606      	mov	r6, r0
 8011096:	460f      	mov	r7, r1
 8011098:	e75e      	b.n	8010f58 <__ieee754_rem_pio2+0x180>
 801109a:	4a1b      	ldr	r2, [pc, #108]	; (8011108 <__ieee754_rem_pio2+0x330>)
 801109c:	4592      	cmp	sl, r2
 801109e:	dd35      	ble.n	801110c <__ieee754_rem_pio2+0x334>
 80110a0:	4602      	mov	r2, r0
 80110a2:	460b      	mov	r3, r1
 80110a4:	f7ef f8cc 	bl	8000240 <__aeabi_dsub>
 80110a8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80110ac:	e9c4 0100 	strd	r0, r1, [r4]
 80110b0:	e6a2      	b.n	8010df8 <__ieee754_rem_pio2+0x20>
 80110b2:	bf00      	nop
 80110b4:	f3af 8000 	nop.w
 80110b8:	54400000 	.word	0x54400000
 80110bc:	3ff921fb 	.word	0x3ff921fb
 80110c0:	1a626331 	.word	0x1a626331
 80110c4:	3dd0b461 	.word	0x3dd0b461
 80110c8:	1a600000 	.word	0x1a600000
 80110cc:	3dd0b461 	.word	0x3dd0b461
 80110d0:	2e037073 	.word	0x2e037073
 80110d4:	3ba3198a 	.word	0x3ba3198a
 80110d8:	6dc9c883 	.word	0x6dc9c883
 80110dc:	3fe45f30 	.word	0x3fe45f30
 80110e0:	2e000000 	.word	0x2e000000
 80110e4:	3ba3198a 	.word	0x3ba3198a
 80110e8:	252049c1 	.word	0x252049c1
 80110ec:	397b839a 	.word	0x397b839a
 80110f0:	3fe921fb 	.word	0x3fe921fb
 80110f4:	4002d97b 	.word	0x4002d97b
 80110f8:	3ff921fb 	.word	0x3ff921fb
 80110fc:	413921fb 	.word	0x413921fb
 8011100:	3fe00000 	.word	0x3fe00000
 8011104:	08060190 	.word	0x08060190
 8011108:	7fefffff 	.word	0x7fefffff
 801110c:	ea4f 552a 	mov.w	r5, sl, asr #20
 8011110:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8011114:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8011118:	460f      	mov	r7, r1
 801111a:	4606      	mov	r6, r0
 801111c:	f7ef fcf8 	bl	8000b10 <__aeabi_d2iz>
 8011120:	f7ef f9dc 	bl	80004dc <__aeabi_i2d>
 8011124:	4602      	mov	r2, r0
 8011126:	460b      	mov	r3, r1
 8011128:	4630      	mov	r0, r6
 801112a:	4639      	mov	r1, r7
 801112c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011130:	f7ef f886 	bl	8000240 <__aeabi_dsub>
 8011134:	2200      	movs	r2, #0
 8011136:	4b22      	ldr	r3, [pc, #136]	; (80111c0 <__ieee754_rem_pio2+0x3e8>)
 8011138:	f7ef fa3a 	bl	80005b0 <__aeabi_dmul>
 801113c:	460f      	mov	r7, r1
 801113e:	4606      	mov	r6, r0
 8011140:	f7ef fce6 	bl	8000b10 <__aeabi_d2iz>
 8011144:	f7ef f9ca 	bl	80004dc <__aeabi_i2d>
 8011148:	4602      	mov	r2, r0
 801114a:	460b      	mov	r3, r1
 801114c:	4630      	mov	r0, r6
 801114e:	4639      	mov	r1, r7
 8011150:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011154:	f7ef f874 	bl	8000240 <__aeabi_dsub>
 8011158:	2200      	movs	r2, #0
 801115a:	4b19      	ldr	r3, [pc, #100]	; (80111c0 <__ieee754_rem_pio2+0x3e8>)
 801115c:	f7ef fa28 	bl	80005b0 <__aeabi_dmul>
 8011160:	f04f 0803 	mov.w	r8, #3
 8011164:	2600      	movs	r6, #0
 8011166:	2700      	movs	r7, #0
 8011168:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801116c:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 8011170:	4632      	mov	r2, r6
 8011172:	e879 0102 	ldrd	r0, r1, [r9], #-8
 8011176:	463b      	mov	r3, r7
 8011178:	46c2      	mov	sl, r8
 801117a:	f108 38ff 	add.w	r8, r8, #4294967295
 801117e:	f7ef fc7f 	bl	8000a80 <__aeabi_dcmpeq>
 8011182:	2800      	cmp	r0, #0
 8011184:	d1f4      	bne.n	8011170 <__ieee754_rem_pio2+0x398>
 8011186:	4b0f      	ldr	r3, [pc, #60]	; (80111c4 <__ieee754_rem_pio2+0x3ec>)
 8011188:	462a      	mov	r2, r5
 801118a:	9301      	str	r3, [sp, #4]
 801118c:	2302      	movs	r3, #2
 801118e:	4621      	mov	r1, r4
 8011190:	9300      	str	r3, [sp, #0]
 8011192:	a806      	add	r0, sp, #24
 8011194:	4653      	mov	r3, sl
 8011196:	f000 f8d5 	bl	8011344 <__kernel_rem_pio2>
 801119a:	9b04      	ldr	r3, [sp, #16]
 801119c:	4605      	mov	r5, r0
 801119e:	2b00      	cmp	r3, #0
 80111a0:	f6bf ae51 	bge.w	8010e46 <__ieee754_rem_pio2+0x6e>
 80111a4:	e9d4 2100 	ldrd	r2, r1, [r4]
 80111a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80111ac:	e9c4 2300 	strd	r2, r3, [r4]
 80111b0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80111b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80111b8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80111bc:	e703      	b.n	8010fc6 <__ieee754_rem_pio2+0x1ee>
 80111be:	bf00      	nop
 80111c0:	41700000 	.word	0x41700000
 80111c4:	08060210 	.word	0x08060210

080111c8 <__kernel_cos>:
 80111c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111cc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80111d0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80111d4:	4680      	mov	r8, r0
 80111d6:	460f      	mov	r7, r1
 80111d8:	e9cd 2300 	strd	r2, r3, [sp]
 80111dc:	da04      	bge.n	80111e8 <__kernel_cos+0x20>
 80111de:	f7ef fc97 	bl	8000b10 <__aeabi_d2iz>
 80111e2:	2800      	cmp	r0, #0
 80111e4:	f000 8086 	beq.w	80112f4 <__kernel_cos+0x12c>
 80111e8:	4642      	mov	r2, r8
 80111ea:	463b      	mov	r3, r7
 80111ec:	4640      	mov	r0, r8
 80111ee:	4639      	mov	r1, r7
 80111f0:	f7ef f9de 	bl	80005b0 <__aeabi_dmul>
 80111f4:	2200      	movs	r2, #0
 80111f6:	4b4e      	ldr	r3, [pc, #312]	; (8011330 <__kernel_cos+0x168>)
 80111f8:	4604      	mov	r4, r0
 80111fa:	460d      	mov	r5, r1
 80111fc:	f7ef f9d8 	bl	80005b0 <__aeabi_dmul>
 8011200:	a33f      	add	r3, pc, #252	; (adr r3, 8011300 <__kernel_cos+0x138>)
 8011202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011206:	4682      	mov	sl, r0
 8011208:	468b      	mov	fp, r1
 801120a:	4620      	mov	r0, r4
 801120c:	4629      	mov	r1, r5
 801120e:	f7ef f9cf 	bl	80005b0 <__aeabi_dmul>
 8011212:	a33d      	add	r3, pc, #244	; (adr r3, 8011308 <__kernel_cos+0x140>)
 8011214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011218:	f7ef f814 	bl	8000244 <__adddf3>
 801121c:	4622      	mov	r2, r4
 801121e:	462b      	mov	r3, r5
 8011220:	f7ef f9c6 	bl	80005b0 <__aeabi_dmul>
 8011224:	a33a      	add	r3, pc, #232	; (adr r3, 8011310 <__kernel_cos+0x148>)
 8011226:	e9d3 2300 	ldrd	r2, r3, [r3]
 801122a:	f7ef f809 	bl	8000240 <__aeabi_dsub>
 801122e:	4622      	mov	r2, r4
 8011230:	462b      	mov	r3, r5
 8011232:	f7ef f9bd 	bl	80005b0 <__aeabi_dmul>
 8011236:	a338      	add	r3, pc, #224	; (adr r3, 8011318 <__kernel_cos+0x150>)
 8011238:	e9d3 2300 	ldrd	r2, r3, [r3]
 801123c:	f7ef f802 	bl	8000244 <__adddf3>
 8011240:	4622      	mov	r2, r4
 8011242:	462b      	mov	r3, r5
 8011244:	f7ef f9b4 	bl	80005b0 <__aeabi_dmul>
 8011248:	a335      	add	r3, pc, #212	; (adr r3, 8011320 <__kernel_cos+0x158>)
 801124a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801124e:	f7ee fff7 	bl	8000240 <__aeabi_dsub>
 8011252:	4622      	mov	r2, r4
 8011254:	462b      	mov	r3, r5
 8011256:	f7ef f9ab 	bl	80005b0 <__aeabi_dmul>
 801125a:	a333      	add	r3, pc, #204	; (adr r3, 8011328 <__kernel_cos+0x160>)
 801125c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011260:	f7ee fff0 	bl	8000244 <__adddf3>
 8011264:	4622      	mov	r2, r4
 8011266:	462b      	mov	r3, r5
 8011268:	f7ef f9a2 	bl	80005b0 <__aeabi_dmul>
 801126c:	4622      	mov	r2, r4
 801126e:	462b      	mov	r3, r5
 8011270:	f7ef f99e 	bl	80005b0 <__aeabi_dmul>
 8011274:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011278:	4604      	mov	r4, r0
 801127a:	460d      	mov	r5, r1
 801127c:	4640      	mov	r0, r8
 801127e:	4639      	mov	r1, r7
 8011280:	f7ef f996 	bl	80005b0 <__aeabi_dmul>
 8011284:	460b      	mov	r3, r1
 8011286:	4602      	mov	r2, r0
 8011288:	4629      	mov	r1, r5
 801128a:	4620      	mov	r0, r4
 801128c:	f7ee ffd8 	bl	8000240 <__aeabi_dsub>
 8011290:	4b28      	ldr	r3, [pc, #160]	; (8011334 <__kernel_cos+0x16c>)
 8011292:	4680      	mov	r8, r0
 8011294:	429e      	cmp	r6, r3
 8011296:	4689      	mov	r9, r1
 8011298:	dc0e      	bgt.n	80112b8 <__kernel_cos+0xf0>
 801129a:	4602      	mov	r2, r0
 801129c:	460b      	mov	r3, r1
 801129e:	4650      	mov	r0, sl
 80112a0:	4659      	mov	r1, fp
 80112a2:	f7ee ffcd 	bl	8000240 <__aeabi_dsub>
 80112a6:	4602      	mov	r2, r0
 80112a8:	2000      	movs	r0, #0
 80112aa:	460b      	mov	r3, r1
 80112ac:	4922      	ldr	r1, [pc, #136]	; (8011338 <__kernel_cos+0x170>)
 80112ae:	f7ee ffc7 	bl	8000240 <__aeabi_dsub>
 80112b2:	b003      	add	sp, #12
 80112b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112b8:	2400      	movs	r4, #0
 80112ba:	4b20      	ldr	r3, [pc, #128]	; (801133c <__kernel_cos+0x174>)
 80112bc:	4622      	mov	r2, r4
 80112be:	429e      	cmp	r6, r3
 80112c0:	bfcc      	ite	gt
 80112c2:	4d1f      	ldrgt	r5, [pc, #124]	; (8011340 <__kernel_cos+0x178>)
 80112c4:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80112c8:	462b      	mov	r3, r5
 80112ca:	2000      	movs	r0, #0
 80112cc:	491a      	ldr	r1, [pc, #104]	; (8011338 <__kernel_cos+0x170>)
 80112ce:	f7ee ffb7 	bl	8000240 <__aeabi_dsub>
 80112d2:	4622      	mov	r2, r4
 80112d4:	4606      	mov	r6, r0
 80112d6:	460f      	mov	r7, r1
 80112d8:	462b      	mov	r3, r5
 80112da:	4650      	mov	r0, sl
 80112dc:	4659      	mov	r1, fp
 80112de:	f7ee ffaf 	bl	8000240 <__aeabi_dsub>
 80112e2:	4642      	mov	r2, r8
 80112e4:	464b      	mov	r3, r9
 80112e6:	f7ee ffab 	bl	8000240 <__aeabi_dsub>
 80112ea:	4602      	mov	r2, r0
 80112ec:	460b      	mov	r3, r1
 80112ee:	4630      	mov	r0, r6
 80112f0:	4639      	mov	r1, r7
 80112f2:	e7dc      	b.n	80112ae <__kernel_cos+0xe6>
 80112f4:	2000      	movs	r0, #0
 80112f6:	4910      	ldr	r1, [pc, #64]	; (8011338 <__kernel_cos+0x170>)
 80112f8:	e7db      	b.n	80112b2 <__kernel_cos+0xea>
 80112fa:	bf00      	nop
 80112fc:	f3af 8000 	nop.w
 8011300:	be8838d4 	.word	0xbe8838d4
 8011304:	bda8fae9 	.word	0xbda8fae9
 8011308:	bdb4b1c4 	.word	0xbdb4b1c4
 801130c:	3e21ee9e 	.word	0x3e21ee9e
 8011310:	809c52ad 	.word	0x809c52ad
 8011314:	3e927e4f 	.word	0x3e927e4f
 8011318:	19cb1590 	.word	0x19cb1590
 801131c:	3efa01a0 	.word	0x3efa01a0
 8011320:	16c15177 	.word	0x16c15177
 8011324:	3f56c16c 	.word	0x3f56c16c
 8011328:	5555554c 	.word	0x5555554c
 801132c:	3fa55555 	.word	0x3fa55555
 8011330:	3fe00000 	.word	0x3fe00000
 8011334:	3fd33332 	.word	0x3fd33332
 8011338:	3ff00000 	.word	0x3ff00000
 801133c:	3fe90000 	.word	0x3fe90000
 8011340:	3fd20000 	.word	0x3fd20000

08011344 <__kernel_rem_pio2>:
 8011344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011348:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 801134c:	9308      	str	r3, [sp, #32]
 801134e:	9106      	str	r1, [sp, #24]
 8011350:	4bb6      	ldr	r3, [pc, #728]	; (801162c <__kernel_rem_pio2+0x2e8>)
 8011352:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8011354:	f112 0f14 	cmn.w	r2, #20
 8011358:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801135c:	bfa8      	it	ge
 801135e:	1ed4      	subge	r4, r2, #3
 8011360:	9302      	str	r3, [sp, #8]
 8011362:	9b08      	ldr	r3, [sp, #32]
 8011364:	bfb8      	it	lt
 8011366:	2400      	movlt	r4, #0
 8011368:	f103 33ff 	add.w	r3, r3, #4294967295
 801136c:	9307      	str	r3, [sp, #28]
 801136e:	bfa4      	itt	ge
 8011370:	2318      	movge	r3, #24
 8011372:	fb94 f4f3 	sdivge	r4, r4, r3
 8011376:	f06f 0317 	mvn.w	r3, #23
 801137a:	fb04 3303 	mla	r3, r4, r3, r3
 801137e:	eb03 0b02 	add.w	fp, r3, r2
 8011382:	9a07      	ldr	r2, [sp, #28]
 8011384:	9b02      	ldr	r3, [sp, #8]
 8011386:	1aa7      	subs	r7, r4, r2
 8011388:	eb03 0802 	add.w	r8, r3, r2
 801138c:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 801138e:	2500      	movs	r5, #0
 8011390:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011394:	2200      	movs	r2, #0
 8011396:	2300      	movs	r3, #0
 8011398:	9009      	str	r0, [sp, #36]	; 0x24
 801139a:	ae20      	add	r6, sp, #128	; 0x80
 801139c:	4545      	cmp	r5, r8
 801139e:	dd14      	ble.n	80113ca <__kernel_rem_pio2+0x86>
 80113a0:	f04f 0800 	mov.w	r8, #0
 80113a4:	9a08      	ldr	r2, [sp, #32]
 80113a6:	ab20      	add	r3, sp, #128	; 0x80
 80113a8:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 80113ac:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 80113b0:	9b02      	ldr	r3, [sp, #8]
 80113b2:	4598      	cmp	r8, r3
 80113b4:	dc35      	bgt.n	8011422 <__kernel_rem_pio2+0xde>
 80113b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113b8:	2200      	movs	r2, #0
 80113ba:	f1a3 0908 	sub.w	r9, r3, #8
 80113be:	2300      	movs	r3, #0
 80113c0:	462f      	mov	r7, r5
 80113c2:	2600      	movs	r6, #0
 80113c4:	e9cd 2300 	strd	r2, r3, [sp]
 80113c8:	e01f      	b.n	801140a <__kernel_rem_pio2+0xc6>
 80113ca:	42ef      	cmn	r7, r5
 80113cc:	d40b      	bmi.n	80113e6 <__kernel_rem_pio2+0xa2>
 80113ce:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80113d2:	e9cd 2300 	strd	r2, r3, [sp]
 80113d6:	f7ef f881 	bl	80004dc <__aeabi_i2d>
 80113da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80113de:	e8e6 0102 	strd	r0, r1, [r6], #8
 80113e2:	3501      	adds	r5, #1
 80113e4:	e7da      	b.n	801139c <__kernel_rem_pio2+0x58>
 80113e6:	4610      	mov	r0, r2
 80113e8:	4619      	mov	r1, r3
 80113ea:	e7f8      	b.n	80113de <__kernel_rem_pio2+0x9a>
 80113ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80113f0:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 80113f4:	f7ef f8dc 	bl	80005b0 <__aeabi_dmul>
 80113f8:	4602      	mov	r2, r0
 80113fa:	460b      	mov	r3, r1
 80113fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011400:	f7ee ff20 	bl	8000244 <__adddf3>
 8011404:	e9cd 0100 	strd	r0, r1, [sp]
 8011408:	3601      	adds	r6, #1
 801140a:	9b07      	ldr	r3, [sp, #28]
 801140c:	3f08      	subs	r7, #8
 801140e:	429e      	cmp	r6, r3
 8011410:	ddec      	ble.n	80113ec <__kernel_rem_pio2+0xa8>
 8011412:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011416:	f108 0801 	add.w	r8, r8, #1
 801141a:	e8ea 2302 	strd	r2, r3, [sl], #8
 801141e:	3508      	adds	r5, #8
 8011420:	e7c6      	b.n	80113b0 <__kernel_rem_pio2+0x6c>
 8011422:	9b02      	ldr	r3, [sp, #8]
 8011424:	aa0c      	add	r2, sp, #48	; 0x30
 8011426:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801142a:	930b      	str	r3, [sp, #44]	; 0x2c
 801142c:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 801142e:	9e02      	ldr	r6, [sp, #8]
 8011430:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8011434:	930a      	str	r3, [sp, #40]	; 0x28
 8011436:	ab98      	add	r3, sp, #608	; 0x260
 8011438:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801143c:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 8011440:	ab70      	add	r3, sp, #448	; 0x1c0
 8011442:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 8011446:	46d0      	mov	r8, sl
 8011448:	46b1      	mov	r9, r6
 801144a:	af0c      	add	r7, sp, #48	; 0x30
 801144c:	9700      	str	r7, [sp, #0]
 801144e:	f1b9 0f00 	cmp.w	r9, #0
 8011452:	f1a8 0808 	sub.w	r8, r8, #8
 8011456:	dc71      	bgt.n	801153c <__kernel_rem_pio2+0x1f8>
 8011458:	465a      	mov	r2, fp
 801145a:	4620      	mov	r0, r4
 801145c:	4629      	mov	r1, r5
 801145e:	f000 fbef 	bl	8011c40 <scalbn>
 8011462:	2200      	movs	r2, #0
 8011464:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8011468:	4604      	mov	r4, r0
 801146a:	460d      	mov	r5, r1
 801146c:	f7ef f8a0 	bl	80005b0 <__aeabi_dmul>
 8011470:	f000 fb66 	bl	8011b40 <floor>
 8011474:	2200      	movs	r2, #0
 8011476:	4b6e      	ldr	r3, [pc, #440]	; (8011630 <__kernel_rem_pio2+0x2ec>)
 8011478:	f7ef f89a 	bl	80005b0 <__aeabi_dmul>
 801147c:	4602      	mov	r2, r0
 801147e:	460b      	mov	r3, r1
 8011480:	4620      	mov	r0, r4
 8011482:	4629      	mov	r1, r5
 8011484:	f7ee fedc 	bl	8000240 <__aeabi_dsub>
 8011488:	460d      	mov	r5, r1
 801148a:	4604      	mov	r4, r0
 801148c:	f7ef fb40 	bl	8000b10 <__aeabi_d2iz>
 8011490:	9004      	str	r0, [sp, #16]
 8011492:	f7ef f823 	bl	80004dc <__aeabi_i2d>
 8011496:	4602      	mov	r2, r0
 8011498:	460b      	mov	r3, r1
 801149a:	4620      	mov	r0, r4
 801149c:	4629      	mov	r1, r5
 801149e:	f7ee fecf 	bl	8000240 <__aeabi_dsub>
 80114a2:	f1bb 0f00 	cmp.w	fp, #0
 80114a6:	4680      	mov	r8, r0
 80114a8:	4689      	mov	r9, r1
 80114aa:	dd70      	ble.n	801158e <__kernel_rem_pio2+0x24a>
 80114ac:	1e72      	subs	r2, r6, #1
 80114ae:	ab0c      	add	r3, sp, #48	; 0x30
 80114b0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80114b4:	9c04      	ldr	r4, [sp, #16]
 80114b6:	f1cb 0118 	rsb	r1, fp, #24
 80114ba:	fa40 f301 	asr.w	r3, r0, r1
 80114be:	441c      	add	r4, r3
 80114c0:	408b      	lsls	r3, r1
 80114c2:	1ac0      	subs	r0, r0, r3
 80114c4:	ab0c      	add	r3, sp, #48	; 0x30
 80114c6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80114ca:	f1cb 0317 	rsb	r3, fp, #23
 80114ce:	9404      	str	r4, [sp, #16]
 80114d0:	fa40 f303 	asr.w	r3, r0, r3
 80114d4:	9300      	str	r3, [sp, #0]
 80114d6:	9b00      	ldr	r3, [sp, #0]
 80114d8:	2b00      	cmp	r3, #0
 80114da:	dd66      	ble.n	80115aa <__kernel_rem_pio2+0x266>
 80114dc:	2200      	movs	r2, #0
 80114de:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80114e2:	4614      	mov	r4, r2
 80114e4:	9b04      	ldr	r3, [sp, #16]
 80114e6:	3301      	adds	r3, #1
 80114e8:	9304      	str	r3, [sp, #16]
 80114ea:	4296      	cmp	r6, r2
 80114ec:	f300 80ac 	bgt.w	8011648 <__kernel_rem_pio2+0x304>
 80114f0:	f1bb 0f00 	cmp.w	fp, #0
 80114f4:	dd07      	ble.n	8011506 <__kernel_rem_pio2+0x1c2>
 80114f6:	f1bb 0f01 	cmp.w	fp, #1
 80114fa:	f000 80b4 	beq.w	8011666 <__kernel_rem_pio2+0x322>
 80114fe:	f1bb 0f02 	cmp.w	fp, #2
 8011502:	f000 80ba 	beq.w	801167a <__kernel_rem_pio2+0x336>
 8011506:	9b00      	ldr	r3, [sp, #0]
 8011508:	2b02      	cmp	r3, #2
 801150a:	d14e      	bne.n	80115aa <__kernel_rem_pio2+0x266>
 801150c:	4642      	mov	r2, r8
 801150e:	464b      	mov	r3, r9
 8011510:	2000      	movs	r0, #0
 8011512:	4948      	ldr	r1, [pc, #288]	; (8011634 <__kernel_rem_pio2+0x2f0>)
 8011514:	f7ee fe94 	bl	8000240 <__aeabi_dsub>
 8011518:	4680      	mov	r8, r0
 801151a:	4689      	mov	r9, r1
 801151c:	2c00      	cmp	r4, #0
 801151e:	d044      	beq.n	80115aa <__kernel_rem_pio2+0x266>
 8011520:	465a      	mov	r2, fp
 8011522:	2000      	movs	r0, #0
 8011524:	4943      	ldr	r1, [pc, #268]	; (8011634 <__kernel_rem_pio2+0x2f0>)
 8011526:	f000 fb8b 	bl	8011c40 <scalbn>
 801152a:	4602      	mov	r2, r0
 801152c:	460b      	mov	r3, r1
 801152e:	4640      	mov	r0, r8
 8011530:	4649      	mov	r1, r9
 8011532:	f7ee fe85 	bl	8000240 <__aeabi_dsub>
 8011536:	4680      	mov	r8, r0
 8011538:	4689      	mov	r9, r1
 801153a:	e036      	b.n	80115aa <__kernel_rem_pio2+0x266>
 801153c:	2200      	movs	r2, #0
 801153e:	4b3e      	ldr	r3, [pc, #248]	; (8011638 <__kernel_rem_pio2+0x2f4>)
 8011540:	4620      	mov	r0, r4
 8011542:	4629      	mov	r1, r5
 8011544:	f7ef f834 	bl	80005b0 <__aeabi_dmul>
 8011548:	f7ef fae2 	bl	8000b10 <__aeabi_d2iz>
 801154c:	f7ee ffc6 	bl	80004dc <__aeabi_i2d>
 8011550:	4602      	mov	r2, r0
 8011552:	460b      	mov	r3, r1
 8011554:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011558:	2200      	movs	r2, #0
 801155a:	4b38      	ldr	r3, [pc, #224]	; (801163c <__kernel_rem_pio2+0x2f8>)
 801155c:	f7ef f828 	bl	80005b0 <__aeabi_dmul>
 8011560:	4602      	mov	r2, r0
 8011562:	460b      	mov	r3, r1
 8011564:	4620      	mov	r0, r4
 8011566:	4629      	mov	r1, r5
 8011568:	f7ee fe6a 	bl	8000240 <__aeabi_dsub>
 801156c:	f7ef fad0 	bl	8000b10 <__aeabi_d2iz>
 8011570:	9b00      	ldr	r3, [sp, #0]
 8011572:	f109 39ff 	add.w	r9, r9, #4294967295
 8011576:	f843 0b04 	str.w	r0, [r3], #4
 801157a:	9300      	str	r3, [sp, #0]
 801157c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011580:	e9d8 2300 	ldrd	r2, r3, [r8]
 8011584:	f7ee fe5e 	bl	8000244 <__adddf3>
 8011588:	4604      	mov	r4, r0
 801158a:	460d      	mov	r5, r1
 801158c:	e75f      	b.n	801144e <__kernel_rem_pio2+0x10a>
 801158e:	d105      	bne.n	801159c <__kernel_rem_pio2+0x258>
 8011590:	1e73      	subs	r3, r6, #1
 8011592:	aa0c      	add	r2, sp, #48	; 0x30
 8011594:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8011598:	15c3      	asrs	r3, r0, #23
 801159a:	e79b      	b.n	80114d4 <__kernel_rem_pio2+0x190>
 801159c:	2200      	movs	r2, #0
 801159e:	4b28      	ldr	r3, [pc, #160]	; (8011640 <__kernel_rem_pio2+0x2fc>)
 80115a0:	f7ef fa8c 	bl	8000abc <__aeabi_dcmpge>
 80115a4:	2800      	cmp	r0, #0
 80115a6:	d13e      	bne.n	8011626 <__kernel_rem_pio2+0x2e2>
 80115a8:	9000      	str	r0, [sp, #0]
 80115aa:	2200      	movs	r2, #0
 80115ac:	2300      	movs	r3, #0
 80115ae:	4640      	mov	r0, r8
 80115b0:	4649      	mov	r1, r9
 80115b2:	f7ef fa65 	bl	8000a80 <__aeabi_dcmpeq>
 80115b6:	2800      	cmp	r0, #0
 80115b8:	f000 80b1 	beq.w	801171e <__kernel_rem_pio2+0x3da>
 80115bc:	1e74      	subs	r4, r6, #1
 80115be:	4623      	mov	r3, r4
 80115c0:	2200      	movs	r2, #0
 80115c2:	9902      	ldr	r1, [sp, #8]
 80115c4:	428b      	cmp	r3, r1
 80115c6:	da5f      	bge.n	8011688 <__kernel_rem_pio2+0x344>
 80115c8:	2a00      	cmp	r2, #0
 80115ca:	d074      	beq.n	80116b6 <__kernel_rem_pio2+0x372>
 80115cc:	ab0c      	add	r3, sp, #48	; 0x30
 80115ce:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80115d2:	f1ab 0b18 	sub.w	fp, fp, #24
 80115d6:	2b00      	cmp	r3, #0
 80115d8:	f000 809f 	beq.w	801171a <__kernel_rem_pio2+0x3d6>
 80115dc:	465a      	mov	r2, fp
 80115de:	2000      	movs	r0, #0
 80115e0:	4914      	ldr	r1, [pc, #80]	; (8011634 <__kernel_rem_pio2+0x2f0>)
 80115e2:	f000 fb2d 	bl	8011c40 <scalbn>
 80115e6:	46a2      	mov	sl, r4
 80115e8:	4606      	mov	r6, r0
 80115ea:	460f      	mov	r7, r1
 80115ec:	f04f 0800 	mov.w	r8, #0
 80115f0:	ab70      	add	r3, sp, #448	; 0x1c0
 80115f2:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8011638 <__kernel_rem_pio2+0x2f4>
 80115f6:	00e5      	lsls	r5, r4, #3
 80115f8:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 80115fc:	f1ba 0f00 	cmp.w	sl, #0
 8011600:	f280 80c3 	bge.w	801178a <__kernel_rem_pio2+0x446>
 8011604:	4626      	mov	r6, r4
 8011606:	2e00      	cmp	r6, #0
 8011608:	f2c0 80f5 	blt.w	80117f6 <__kernel_rem_pio2+0x4b2>
 801160c:	4b0d      	ldr	r3, [pc, #52]	; (8011644 <__kernel_rem_pio2+0x300>)
 801160e:	f04f 0a00 	mov.w	sl, #0
 8011612:	9307      	str	r3, [sp, #28]
 8011614:	ab70      	add	r3, sp, #448	; 0x1c0
 8011616:	f04f 0b00 	mov.w	fp, #0
 801161a:	f04f 0800 	mov.w	r8, #0
 801161e:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8011622:	1ba7      	subs	r7, r4, r6
 8011624:	e0db      	b.n	80117de <__kernel_rem_pio2+0x49a>
 8011626:	2302      	movs	r3, #2
 8011628:	9300      	str	r3, [sp, #0]
 801162a:	e757      	b.n	80114dc <__kernel_rem_pio2+0x198>
 801162c:	08060358 	.word	0x08060358
 8011630:	40200000 	.word	0x40200000
 8011634:	3ff00000 	.word	0x3ff00000
 8011638:	3e700000 	.word	0x3e700000
 801163c:	41700000 	.word	0x41700000
 8011640:	3fe00000 	.word	0x3fe00000
 8011644:	08060318 	.word	0x08060318
 8011648:	683b      	ldr	r3, [r7, #0]
 801164a:	b944      	cbnz	r4, 801165e <__kernel_rem_pio2+0x31a>
 801164c:	b11b      	cbz	r3, 8011656 <__kernel_rem_pio2+0x312>
 801164e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8011652:	603b      	str	r3, [r7, #0]
 8011654:	2301      	movs	r3, #1
 8011656:	461c      	mov	r4, r3
 8011658:	3201      	adds	r2, #1
 801165a:	3704      	adds	r7, #4
 801165c:	e745      	b.n	80114ea <__kernel_rem_pio2+0x1a6>
 801165e:	1acb      	subs	r3, r1, r3
 8011660:	603b      	str	r3, [r7, #0]
 8011662:	4623      	mov	r3, r4
 8011664:	e7f7      	b.n	8011656 <__kernel_rem_pio2+0x312>
 8011666:	1e72      	subs	r2, r6, #1
 8011668:	ab0c      	add	r3, sp, #48	; 0x30
 801166a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801166e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011672:	a90c      	add	r1, sp, #48	; 0x30
 8011674:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8011678:	e745      	b.n	8011506 <__kernel_rem_pio2+0x1c2>
 801167a:	1e72      	subs	r2, r6, #1
 801167c:	ab0c      	add	r3, sp, #48	; 0x30
 801167e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011682:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011686:	e7f4      	b.n	8011672 <__kernel_rem_pio2+0x32e>
 8011688:	a90c      	add	r1, sp, #48	; 0x30
 801168a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801168e:	3b01      	subs	r3, #1
 8011690:	430a      	orrs	r2, r1
 8011692:	e796      	b.n	80115c2 <__kernel_rem_pio2+0x27e>
 8011694:	3401      	adds	r4, #1
 8011696:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801169a:	2a00      	cmp	r2, #0
 801169c:	d0fa      	beq.n	8011694 <__kernel_rem_pio2+0x350>
 801169e:	9b08      	ldr	r3, [sp, #32]
 80116a0:	f106 0801 	add.w	r8, r6, #1
 80116a4:	18f5      	adds	r5, r6, r3
 80116a6:	ab20      	add	r3, sp, #128	; 0x80
 80116a8:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80116ac:	4434      	add	r4, r6
 80116ae:	4544      	cmp	r4, r8
 80116b0:	da04      	bge.n	80116bc <__kernel_rem_pio2+0x378>
 80116b2:	4626      	mov	r6, r4
 80116b4:	e6bf      	b.n	8011436 <__kernel_rem_pio2+0xf2>
 80116b6:	2401      	movs	r4, #1
 80116b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80116ba:	e7ec      	b.n	8011696 <__kernel_rem_pio2+0x352>
 80116bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80116be:	f04f 0900 	mov.w	r9, #0
 80116c2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80116c6:	f7ee ff09 	bl	80004dc <__aeabi_i2d>
 80116ca:	2600      	movs	r6, #0
 80116cc:	2700      	movs	r7, #0
 80116ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80116d0:	e9c5 0100 	strd	r0, r1, [r5]
 80116d4:	3b08      	subs	r3, #8
 80116d6:	9300      	str	r3, [sp, #0]
 80116d8:	9504      	str	r5, [sp, #16]
 80116da:	9b07      	ldr	r3, [sp, #28]
 80116dc:	4599      	cmp	r9, r3
 80116de:	dd05      	ble.n	80116ec <__kernel_rem_pio2+0x3a8>
 80116e0:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 80116e4:	f108 0801 	add.w	r8, r8, #1
 80116e8:	3508      	adds	r5, #8
 80116ea:	e7e0      	b.n	80116ae <__kernel_rem_pio2+0x36a>
 80116ec:	f8dd c010 	ldr.w	ip, [sp, #16]
 80116f0:	9900      	ldr	r1, [sp, #0]
 80116f2:	f109 0901 	add.w	r9, r9, #1
 80116f6:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 80116fa:	9100      	str	r1, [sp, #0]
 80116fc:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 8011700:	f8cd c010 	str.w	ip, [sp, #16]
 8011704:	f7ee ff54 	bl	80005b0 <__aeabi_dmul>
 8011708:	4602      	mov	r2, r0
 801170a:	460b      	mov	r3, r1
 801170c:	4630      	mov	r0, r6
 801170e:	4639      	mov	r1, r7
 8011710:	f7ee fd98 	bl	8000244 <__adddf3>
 8011714:	4606      	mov	r6, r0
 8011716:	460f      	mov	r7, r1
 8011718:	e7df      	b.n	80116da <__kernel_rem_pio2+0x396>
 801171a:	3c01      	subs	r4, #1
 801171c:	e756      	b.n	80115cc <__kernel_rem_pio2+0x288>
 801171e:	f1cb 0200 	rsb	r2, fp, #0
 8011722:	4640      	mov	r0, r8
 8011724:	4649      	mov	r1, r9
 8011726:	f000 fa8b 	bl	8011c40 <scalbn>
 801172a:	2200      	movs	r2, #0
 801172c:	4ba4      	ldr	r3, [pc, #656]	; (80119c0 <__kernel_rem_pio2+0x67c>)
 801172e:	4604      	mov	r4, r0
 8011730:	460d      	mov	r5, r1
 8011732:	f7ef f9c3 	bl	8000abc <__aeabi_dcmpge>
 8011736:	b1f8      	cbz	r0, 8011778 <__kernel_rem_pio2+0x434>
 8011738:	2200      	movs	r2, #0
 801173a:	4ba2      	ldr	r3, [pc, #648]	; (80119c4 <__kernel_rem_pio2+0x680>)
 801173c:	4620      	mov	r0, r4
 801173e:	4629      	mov	r1, r5
 8011740:	f7ee ff36 	bl	80005b0 <__aeabi_dmul>
 8011744:	f7ef f9e4 	bl	8000b10 <__aeabi_d2iz>
 8011748:	4607      	mov	r7, r0
 801174a:	f7ee fec7 	bl	80004dc <__aeabi_i2d>
 801174e:	2200      	movs	r2, #0
 8011750:	4b9b      	ldr	r3, [pc, #620]	; (80119c0 <__kernel_rem_pio2+0x67c>)
 8011752:	f7ee ff2d 	bl	80005b0 <__aeabi_dmul>
 8011756:	460b      	mov	r3, r1
 8011758:	4602      	mov	r2, r0
 801175a:	4629      	mov	r1, r5
 801175c:	4620      	mov	r0, r4
 801175e:	f7ee fd6f 	bl	8000240 <__aeabi_dsub>
 8011762:	f7ef f9d5 	bl	8000b10 <__aeabi_d2iz>
 8011766:	1c74      	adds	r4, r6, #1
 8011768:	ab0c      	add	r3, sp, #48	; 0x30
 801176a:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 801176e:	f10b 0b18 	add.w	fp, fp, #24
 8011772:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 8011776:	e731      	b.n	80115dc <__kernel_rem_pio2+0x298>
 8011778:	4620      	mov	r0, r4
 801177a:	4629      	mov	r1, r5
 801177c:	f7ef f9c8 	bl	8000b10 <__aeabi_d2iz>
 8011780:	ab0c      	add	r3, sp, #48	; 0x30
 8011782:	4634      	mov	r4, r6
 8011784:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8011788:	e728      	b.n	80115dc <__kernel_rem_pio2+0x298>
 801178a:	ab0c      	add	r3, sp, #48	; 0x30
 801178c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8011790:	f7ee fea4 	bl	80004dc <__aeabi_i2d>
 8011794:	4632      	mov	r2, r6
 8011796:	463b      	mov	r3, r7
 8011798:	f7ee ff0a 	bl	80005b0 <__aeabi_dmul>
 801179c:	4642      	mov	r2, r8
 801179e:	e86b 0102 	strd	r0, r1, [fp], #-8
 80117a2:	464b      	mov	r3, r9
 80117a4:	4630      	mov	r0, r6
 80117a6:	4639      	mov	r1, r7
 80117a8:	f7ee ff02 	bl	80005b0 <__aeabi_dmul>
 80117ac:	f10a 3aff 	add.w	sl, sl, #4294967295
 80117b0:	4606      	mov	r6, r0
 80117b2:	460f      	mov	r7, r1
 80117b4:	e722      	b.n	80115fc <__kernel_rem_pio2+0x2b8>
 80117b6:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80117ba:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80117be:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 80117c2:	f8cd c01c 	str.w	ip, [sp, #28]
 80117c6:	f7ee fef3 	bl	80005b0 <__aeabi_dmul>
 80117ca:	4602      	mov	r2, r0
 80117cc:	460b      	mov	r3, r1
 80117ce:	4650      	mov	r0, sl
 80117d0:	4659      	mov	r1, fp
 80117d2:	f7ee fd37 	bl	8000244 <__adddf3>
 80117d6:	4682      	mov	sl, r0
 80117d8:	468b      	mov	fp, r1
 80117da:	f108 0801 	add.w	r8, r8, #1
 80117de:	9b02      	ldr	r3, [sp, #8]
 80117e0:	4598      	cmp	r8, r3
 80117e2:	dc01      	bgt.n	80117e8 <__kernel_rem_pio2+0x4a4>
 80117e4:	45b8      	cmp	r8, r7
 80117e6:	dde6      	ble.n	80117b6 <__kernel_rem_pio2+0x472>
 80117e8:	ab48      	add	r3, sp, #288	; 0x120
 80117ea:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80117ee:	e9c7 ab00 	strd	sl, fp, [r7]
 80117f2:	3e01      	subs	r6, #1
 80117f4:	e707      	b.n	8011606 <__kernel_rem_pio2+0x2c2>
 80117f6:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 80117f8:	2b02      	cmp	r3, #2
 80117fa:	dc09      	bgt.n	8011810 <__kernel_rem_pio2+0x4cc>
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	dc32      	bgt.n	8011866 <__kernel_rem_pio2+0x522>
 8011800:	d05a      	beq.n	80118b8 <__kernel_rem_pio2+0x574>
 8011802:	9b04      	ldr	r3, [sp, #16]
 8011804:	f003 0007 	and.w	r0, r3, #7
 8011808:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 801180c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011810:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8011812:	2b03      	cmp	r3, #3
 8011814:	d1f5      	bne.n	8011802 <__kernel_rem_pio2+0x4be>
 8011816:	ab48      	add	r3, sp, #288	; 0x120
 8011818:	441d      	add	r5, r3
 801181a:	46aa      	mov	sl, r5
 801181c:	46a3      	mov	fp, r4
 801181e:	f1bb 0f00 	cmp.w	fp, #0
 8011822:	dc76      	bgt.n	8011912 <__kernel_rem_pio2+0x5ce>
 8011824:	46aa      	mov	sl, r5
 8011826:	46a3      	mov	fp, r4
 8011828:	f1bb 0f01 	cmp.w	fp, #1
 801182c:	f300 8090 	bgt.w	8011950 <__kernel_rem_pio2+0x60c>
 8011830:	2700      	movs	r7, #0
 8011832:	463e      	mov	r6, r7
 8011834:	2c01      	cmp	r4, #1
 8011836:	f300 80aa 	bgt.w	801198e <__kernel_rem_pio2+0x64a>
 801183a:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 801183e:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 8011842:	9b00      	ldr	r3, [sp, #0]
 8011844:	2b00      	cmp	r3, #0
 8011846:	f040 80ac 	bne.w	80119a2 <__kernel_rem_pio2+0x65e>
 801184a:	4603      	mov	r3, r0
 801184c:	462a      	mov	r2, r5
 801184e:	9806      	ldr	r0, [sp, #24]
 8011850:	e9c0 2300 	strd	r2, r3, [r0]
 8011854:	4622      	mov	r2, r4
 8011856:	460b      	mov	r3, r1
 8011858:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801185c:	463a      	mov	r2, r7
 801185e:	4633      	mov	r3, r6
 8011860:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8011864:	e7cd      	b.n	8011802 <__kernel_rem_pio2+0x4be>
 8011866:	2000      	movs	r0, #0
 8011868:	46a0      	mov	r8, r4
 801186a:	4601      	mov	r1, r0
 801186c:	ab48      	add	r3, sp, #288	; 0x120
 801186e:	441d      	add	r5, r3
 8011870:	f1b8 0f00 	cmp.w	r8, #0
 8011874:	da3a      	bge.n	80118ec <__kernel_rem_pio2+0x5a8>
 8011876:	9b00      	ldr	r3, [sp, #0]
 8011878:	2b00      	cmp	r3, #0
 801187a:	d03e      	beq.n	80118fa <__kernel_rem_pio2+0x5b6>
 801187c:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8011880:	4602      	mov	r2, r0
 8011882:	462b      	mov	r3, r5
 8011884:	9d06      	ldr	r5, [sp, #24]
 8011886:	2601      	movs	r6, #1
 8011888:	e9c5 2300 	strd	r2, r3, [r5]
 801188c:	460b      	mov	r3, r1
 801188e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8011892:	f7ee fcd5 	bl	8000240 <__aeabi_dsub>
 8011896:	4684      	mov	ip, r0
 8011898:	460f      	mov	r7, r1
 801189a:	ad48      	add	r5, sp, #288	; 0x120
 801189c:	42b4      	cmp	r4, r6
 801189e:	f105 0508 	add.w	r5, r5, #8
 80118a2:	da2c      	bge.n	80118fe <__kernel_rem_pio2+0x5ba>
 80118a4:	9b00      	ldr	r3, [sp, #0]
 80118a6:	b10b      	cbz	r3, 80118ac <__kernel_rem_pio2+0x568>
 80118a8:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80118ac:	4662      	mov	r2, ip
 80118ae:	463b      	mov	r3, r7
 80118b0:	9906      	ldr	r1, [sp, #24]
 80118b2:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80118b6:	e7a4      	b.n	8011802 <__kernel_rem_pio2+0x4be>
 80118b8:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 80118ba:	ab48      	add	r3, sp, #288	; 0x120
 80118bc:	4637      	mov	r7, r6
 80118be:	441d      	add	r5, r3
 80118c0:	2c00      	cmp	r4, #0
 80118c2:	da09      	bge.n	80118d8 <__kernel_rem_pio2+0x594>
 80118c4:	9b00      	ldr	r3, [sp, #0]
 80118c6:	b10b      	cbz	r3, 80118cc <__kernel_rem_pio2+0x588>
 80118c8:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80118cc:	4632      	mov	r2, r6
 80118ce:	463b      	mov	r3, r7
 80118d0:	9906      	ldr	r1, [sp, #24]
 80118d2:	e9c1 2300 	strd	r2, r3, [r1]
 80118d6:	e794      	b.n	8011802 <__kernel_rem_pio2+0x4be>
 80118d8:	4630      	mov	r0, r6
 80118da:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80118de:	4639      	mov	r1, r7
 80118e0:	f7ee fcb0 	bl	8000244 <__adddf3>
 80118e4:	3c01      	subs	r4, #1
 80118e6:	4606      	mov	r6, r0
 80118e8:	460f      	mov	r7, r1
 80118ea:	e7e9      	b.n	80118c0 <__kernel_rem_pio2+0x57c>
 80118ec:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80118f0:	f7ee fca8 	bl	8000244 <__adddf3>
 80118f4:	f108 38ff 	add.w	r8, r8, #4294967295
 80118f8:	e7ba      	b.n	8011870 <__kernel_rem_pio2+0x52c>
 80118fa:	460d      	mov	r5, r1
 80118fc:	e7c0      	b.n	8011880 <__kernel_rem_pio2+0x53c>
 80118fe:	4660      	mov	r0, ip
 8011900:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011904:	4639      	mov	r1, r7
 8011906:	f7ee fc9d 	bl	8000244 <__adddf3>
 801190a:	3601      	adds	r6, #1
 801190c:	4684      	mov	ip, r0
 801190e:	460f      	mov	r7, r1
 8011910:	e7c4      	b.n	801189c <__kernel_rem_pio2+0x558>
 8011912:	e9da 6700 	ldrd	r6, r7, [sl]
 8011916:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 801191a:	4632      	mov	r2, r6
 801191c:	463b      	mov	r3, r7
 801191e:	4640      	mov	r0, r8
 8011920:	4649      	mov	r1, r9
 8011922:	f7ee fc8f 	bl	8000244 <__adddf3>
 8011926:	4602      	mov	r2, r0
 8011928:	460b      	mov	r3, r1
 801192a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801192e:	4640      	mov	r0, r8
 8011930:	4649      	mov	r1, r9
 8011932:	f7ee fc85 	bl	8000240 <__aeabi_dsub>
 8011936:	4632      	mov	r2, r6
 8011938:	463b      	mov	r3, r7
 801193a:	f7ee fc83 	bl	8000244 <__adddf3>
 801193e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011942:	e86a 0102 	strd	r0, r1, [sl], #-8
 8011946:	f10b 3bff 	add.w	fp, fp, #4294967295
 801194a:	e9ca 2300 	strd	r2, r3, [sl]
 801194e:	e766      	b.n	801181e <__kernel_rem_pio2+0x4da>
 8011950:	e9da 8900 	ldrd	r8, r9, [sl]
 8011954:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8011958:	4642      	mov	r2, r8
 801195a:	464b      	mov	r3, r9
 801195c:	4630      	mov	r0, r6
 801195e:	4639      	mov	r1, r7
 8011960:	f7ee fc70 	bl	8000244 <__adddf3>
 8011964:	4602      	mov	r2, r0
 8011966:	460b      	mov	r3, r1
 8011968:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801196c:	4630      	mov	r0, r6
 801196e:	4639      	mov	r1, r7
 8011970:	f7ee fc66 	bl	8000240 <__aeabi_dsub>
 8011974:	4642      	mov	r2, r8
 8011976:	464b      	mov	r3, r9
 8011978:	f7ee fc64 	bl	8000244 <__adddf3>
 801197c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011980:	e86a 0102 	strd	r0, r1, [sl], #-8
 8011984:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011988:	e9ca 2300 	strd	r2, r3, [sl]
 801198c:	e74c      	b.n	8011828 <__kernel_rem_pio2+0x4e4>
 801198e:	4638      	mov	r0, r7
 8011990:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8011994:	4631      	mov	r1, r6
 8011996:	f7ee fc55 	bl	8000244 <__adddf3>
 801199a:	3c01      	subs	r4, #1
 801199c:	4607      	mov	r7, r0
 801199e:	460e      	mov	r6, r1
 80119a0:	e748      	b.n	8011834 <__kernel_rem_pio2+0x4f0>
 80119a2:	9b06      	ldr	r3, [sp, #24]
 80119a4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80119a8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80119ac:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80119b0:	e9c3 0401 	strd	r0, r4, [r3, #4]
 80119b4:	e9c3 1703 	strd	r1, r7, [r3, #12]
 80119b8:	601d      	str	r5, [r3, #0]
 80119ba:	615e      	str	r6, [r3, #20]
 80119bc:	e721      	b.n	8011802 <__kernel_rem_pio2+0x4be>
 80119be:	bf00      	nop
 80119c0:	41700000 	.word	0x41700000
 80119c4:	3e700000 	.word	0x3e700000

080119c8 <__kernel_sin>:
 80119c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80119cc:	b086      	sub	sp, #24
 80119ce:	e9cd 2300 	strd	r2, r3, [sp]
 80119d2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80119d6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80119da:	4682      	mov	sl, r0
 80119dc:	460c      	mov	r4, r1
 80119de:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80119e0:	da03      	bge.n	80119ea <__kernel_sin+0x22>
 80119e2:	f7ef f895 	bl	8000b10 <__aeabi_d2iz>
 80119e6:	2800      	cmp	r0, #0
 80119e8:	d050      	beq.n	8011a8c <__kernel_sin+0xc4>
 80119ea:	4652      	mov	r2, sl
 80119ec:	4623      	mov	r3, r4
 80119ee:	4650      	mov	r0, sl
 80119f0:	4621      	mov	r1, r4
 80119f2:	f7ee fddd 	bl	80005b0 <__aeabi_dmul>
 80119f6:	4606      	mov	r6, r0
 80119f8:	460f      	mov	r7, r1
 80119fa:	4602      	mov	r2, r0
 80119fc:	460b      	mov	r3, r1
 80119fe:	4650      	mov	r0, sl
 8011a00:	4621      	mov	r1, r4
 8011a02:	f7ee fdd5 	bl	80005b0 <__aeabi_dmul>
 8011a06:	a33e      	add	r3, pc, #248	; (adr r3, 8011b00 <__kernel_sin+0x138>)
 8011a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a0c:	4680      	mov	r8, r0
 8011a0e:	4689      	mov	r9, r1
 8011a10:	4630      	mov	r0, r6
 8011a12:	4639      	mov	r1, r7
 8011a14:	f7ee fdcc 	bl	80005b0 <__aeabi_dmul>
 8011a18:	a33b      	add	r3, pc, #236	; (adr r3, 8011b08 <__kernel_sin+0x140>)
 8011a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a1e:	f7ee fc0f 	bl	8000240 <__aeabi_dsub>
 8011a22:	4632      	mov	r2, r6
 8011a24:	463b      	mov	r3, r7
 8011a26:	f7ee fdc3 	bl	80005b0 <__aeabi_dmul>
 8011a2a:	a339      	add	r3, pc, #228	; (adr r3, 8011b10 <__kernel_sin+0x148>)
 8011a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a30:	f7ee fc08 	bl	8000244 <__adddf3>
 8011a34:	4632      	mov	r2, r6
 8011a36:	463b      	mov	r3, r7
 8011a38:	f7ee fdba 	bl	80005b0 <__aeabi_dmul>
 8011a3c:	a336      	add	r3, pc, #216	; (adr r3, 8011b18 <__kernel_sin+0x150>)
 8011a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a42:	f7ee fbfd 	bl	8000240 <__aeabi_dsub>
 8011a46:	4632      	mov	r2, r6
 8011a48:	463b      	mov	r3, r7
 8011a4a:	f7ee fdb1 	bl	80005b0 <__aeabi_dmul>
 8011a4e:	a334      	add	r3, pc, #208	; (adr r3, 8011b20 <__kernel_sin+0x158>)
 8011a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a54:	f7ee fbf6 	bl	8000244 <__adddf3>
 8011a58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011a5c:	b9dd      	cbnz	r5, 8011a96 <__kernel_sin+0xce>
 8011a5e:	4602      	mov	r2, r0
 8011a60:	460b      	mov	r3, r1
 8011a62:	4630      	mov	r0, r6
 8011a64:	4639      	mov	r1, r7
 8011a66:	f7ee fda3 	bl	80005b0 <__aeabi_dmul>
 8011a6a:	a32f      	add	r3, pc, #188	; (adr r3, 8011b28 <__kernel_sin+0x160>)
 8011a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a70:	f7ee fbe6 	bl	8000240 <__aeabi_dsub>
 8011a74:	4642      	mov	r2, r8
 8011a76:	464b      	mov	r3, r9
 8011a78:	f7ee fd9a 	bl	80005b0 <__aeabi_dmul>
 8011a7c:	4602      	mov	r2, r0
 8011a7e:	460b      	mov	r3, r1
 8011a80:	4650      	mov	r0, sl
 8011a82:	4621      	mov	r1, r4
 8011a84:	f7ee fbde 	bl	8000244 <__adddf3>
 8011a88:	4682      	mov	sl, r0
 8011a8a:	460c      	mov	r4, r1
 8011a8c:	4650      	mov	r0, sl
 8011a8e:	4621      	mov	r1, r4
 8011a90:	b006      	add	sp, #24
 8011a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a96:	2200      	movs	r2, #0
 8011a98:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011a9c:	4b24      	ldr	r3, [pc, #144]	; (8011b30 <__kernel_sin+0x168>)
 8011a9e:	f7ee fd87 	bl	80005b0 <__aeabi_dmul>
 8011aa2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011aa6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011aaa:	4640      	mov	r0, r8
 8011aac:	4649      	mov	r1, r9
 8011aae:	f7ee fd7f 	bl	80005b0 <__aeabi_dmul>
 8011ab2:	4602      	mov	r2, r0
 8011ab4:	460b      	mov	r3, r1
 8011ab6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011aba:	f7ee fbc1 	bl	8000240 <__aeabi_dsub>
 8011abe:	4632      	mov	r2, r6
 8011ac0:	463b      	mov	r3, r7
 8011ac2:	f7ee fd75 	bl	80005b0 <__aeabi_dmul>
 8011ac6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011aca:	f7ee fbb9 	bl	8000240 <__aeabi_dsub>
 8011ace:	a316      	add	r3, pc, #88	; (adr r3, 8011b28 <__kernel_sin+0x160>)
 8011ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ad4:	4606      	mov	r6, r0
 8011ad6:	460f      	mov	r7, r1
 8011ad8:	4640      	mov	r0, r8
 8011ada:	4649      	mov	r1, r9
 8011adc:	f7ee fd68 	bl	80005b0 <__aeabi_dmul>
 8011ae0:	4602      	mov	r2, r0
 8011ae2:	460b      	mov	r3, r1
 8011ae4:	4630      	mov	r0, r6
 8011ae6:	4639      	mov	r1, r7
 8011ae8:	f7ee fbac 	bl	8000244 <__adddf3>
 8011aec:	4602      	mov	r2, r0
 8011aee:	460b      	mov	r3, r1
 8011af0:	4650      	mov	r0, sl
 8011af2:	4621      	mov	r1, r4
 8011af4:	f7ee fba4 	bl	8000240 <__aeabi_dsub>
 8011af8:	e7c6      	b.n	8011a88 <__kernel_sin+0xc0>
 8011afa:	bf00      	nop
 8011afc:	f3af 8000 	nop.w
 8011b00:	5acfd57c 	.word	0x5acfd57c
 8011b04:	3de5d93a 	.word	0x3de5d93a
 8011b08:	8a2b9ceb 	.word	0x8a2b9ceb
 8011b0c:	3e5ae5e6 	.word	0x3e5ae5e6
 8011b10:	57b1fe7d 	.word	0x57b1fe7d
 8011b14:	3ec71de3 	.word	0x3ec71de3
 8011b18:	19c161d5 	.word	0x19c161d5
 8011b1c:	3f2a01a0 	.word	0x3f2a01a0
 8011b20:	1110f8a6 	.word	0x1110f8a6
 8011b24:	3f811111 	.word	0x3f811111
 8011b28:	55555549 	.word	0x55555549
 8011b2c:	3fc55555 	.word	0x3fc55555
 8011b30:	3fe00000 	.word	0x3fe00000

08011b34 <fabs>:
 8011b34:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011b38:	4770      	bx	lr
 8011b3a:	0000      	movs	r0, r0
 8011b3c:	0000      	movs	r0, r0
	...

08011b40 <floor>:
 8011b40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b44:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8011b48:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8011b4c:	2e13      	cmp	r6, #19
 8011b4e:	4602      	mov	r2, r0
 8011b50:	460b      	mov	r3, r1
 8011b52:	4607      	mov	r7, r0
 8011b54:	460c      	mov	r4, r1
 8011b56:	4605      	mov	r5, r0
 8011b58:	dc33      	bgt.n	8011bc2 <floor+0x82>
 8011b5a:	2e00      	cmp	r6, #0
 8011b5c:	da14      	bge.n	8011b88 <floor+0x48>
 8011b5e:	a334      	add	r3, pc, #208	; (adr r3, 8011c30 <floor+0xf0>)
 8011b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b64:	f7ee fb6e 	bl	8000244 <__adddf3>
 8011b68:	2200      	movs	r2, #0
 8011b6a:	2300      	movs	r3, #0
 8011b6c:	f7ee ffb0 	bl	8000ad0 <__aeabi_dcmpgt>
 8011b70:	b138      	cbz	r0, 8011b82 <floor+0x42>
 8011b72:	2c00      	cmp	r4, #0
 8011b74:	da58      	bge.n	8011c28 <floor+0xe8>
 8011b76:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8011b7a:	431d      	orrs	r5, r3
 8011b7c:	d001      	beq.n	8011b82 <floor+0x42>
 8011b7e:	2500      	movs	r5, #0
 8011b80:	4c2d      	ldr	r4, [pc, #180]	; (8011c38 <floor+0xf8>)
 8011b82:	4623      	mov	r3, r4
 8011b84:	462f      	mov	r7, r5
 8011b86:	e025      	b.n	8011bd4 <floor+0x94>
 8011b88:	4a2c      	ldr	r2, [pc, #176]	; (8011c3c <floor+0xfc>)
 8011b8a:	fa42 f806 	asr.w	r8, r2, r6
 8011b8e:	ea01 0208 	and.w	r2, r1, r8
 8011b92:	4302      	orrs	r2, r0
 8011b94:	d01e      	beq.n	8011bd4 <floor+0x94>
 8011b96:	a326      	add	r3, pc, #152	; (adr r3, 8011c30 <floor+0xf0>)
 8011b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b9c:	f7ee fb52 	bl	8000244 <__adddf3>
 8011ba0:	2200      	movs	r2, #0
 8011ba2:	2300      	movs	r3, #0
 8011ba4:	f7ee ff94 	bl	8000ad0 <__aeabi_dcmpgt>
 8011ba8:	2800      	cmp	r0, #0
 8011baa:	d0ea      	beq.n	8011b82 <floor+0x42>
 8011bac:	2c00      	cmp	r4, #0
 8011bae:	bfbe      	ittt	lt
 8011bb0:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8011bb4:	fa43 f606 	asrlt.w	r6, r3, r6
 8011bb8:	19a4      	addlt	r4, r4, r6
 8011bba:	2500      	movs	r5, #0
 8011bbc:	ea24 0408 	bic.w	r4, r4, r8
 8011bc0:	e7df      	b.n	8011b82 <floor+0x42>
 8011bc2:	2e33      	cmp	r6, #51	; 0x33
 8011bc4:	dd0a      	ble.n	8011bdc <floor+0x9c>
 8011bc6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8011bca:	d103      	bne.n	8011bd4 <floor+0x94>
 8011bcc:	f7ee fb3a 	bl	8000244 <__adddf3>
 8011bd0:	4607      	mov	r7, r0
 8011bd2:	460b      	mov	r3, r1
 8011bd4:	4638      	mov	r0, r7
 8011bd6:	4619      	mov	r1, r3
 8011bd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8011be0:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8011be4:	fa22 f808 	lsr.w	r8, r2, r8
 8011be8:	ea18 0f00 	tst.w	r8, r0
 8011bec:	d0f2      	beq.n	8011bd4 <floor+0x94>
 8011bee:	a310      	add	r3, pc, #64	; (adr r3, 8011c30 <floor+0xf0>)
 8011bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bf4:	f7ee fb26 	bl	8000244 <__adddf3>
 8011bf8:	2200      	movs	r2, #0
 8011bfa:	2300      	movs	r3, #0
 8011bfc:	f7ee ff68 	bl	8000ad0 <__aeabi_dcmpgt>
 8011c00:	2800      	cmp	r0, #0
 8011c02:	d0be      	beq.n	8011b82 <floor+0x42>
 8011c04:	2c00      	cmp	r4, #0
 8011c06:	da02      	bge.n	8011c0e <floor+0xce>
 8011c08:	2e14      	cmp	r6, #20
 8011c0a:	d103      	bne.n	8011c14 <floor+0xd4>
 8011c0c:	3401      	adds	r4, #1
 8011c0e:	ea25 0508 	bic.w	r5, r5, r8
 8011c12:	e7b6      	b.n	8011b82 <floor+0x42>
 8011c14:	2301      	movs	r3, #1
 8011c16:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8011c1a:	fa03 f606 	lsl.w	r6, r3, r6
 8011c1e:	4435      	add	r5, r6
 8011c20:	42bd      	cmp	r5, r7
 8011c22:	bf38      	it	cc
 8011c24:	18e4      	addcc	r4, r4, r3
 8011c26:	e7f2      	b.n	8011c0e <floor+0xce>
 8011c28:	2500      	movs	r5, #0
 8011c2a:	462c      	mov	r4, r5
 8011c2c:	e7a9      	b.n	8011b82 <floor+0x42>
 8011c2e:	bf00      	nop
 8011c30:	8800759c 	.word	0x8800759c
 8011c34:	7e37e43c 	.word	0x7e37e43c
 8011c38:	bff00000 	.word	0xbff00000
 8011c3c:	000fffff 	.word	0x000fffff

08011c40 <scalbn>:
 8011c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c42:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8011c46:	4604      	mov	r4, r0
 8011c48:	460d      	mov	r5, r1
 8011c4a:	4617      	mov	r7, r2
 8011c4c:	460b      	mov	r3, r1
 8011c4e:	b996      	cbnz	r6, 8011c76 <scalbn+0x36>
 8011c50:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011c54:	4303      	orrs	r3, r0
 8011c56:	d039      	beq.n	8011ccc <scalbn+0x8c>
 8011c58:	4b33      	ldr	r3, [pc, #204]	; (8011d28 <scalbn+0xe8>)
 8011c5a:	2200      	movs	r2, #0
 8011c5c:	f7ee fca8 	bl	80005b0 <__aeabi_dmul>
 8011c60:	4b32      	ldr	r3, [pc, #200]	; (8011d2c <scalbn+0xec>)
 8011c62:	4604      	mov	r4, r0
 8011c64:	429f      	cmp	r7, r3
 8011c66:	460d      	mov	r5, r1
 8011c68:	da0f      	bge.n	8011c8a <scalbn+0x4a>
 8011c6a:	a32b      	add	r3, pc, #172	; (adr r3, 8011d18 <scalbn+0xd8>)
 8011c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c70:	f7ee fc9e 	bl	80005b0 <__aeabi_dmul>
 8011c74:	e006      	b.n	8011c84 <scalbn+0x44>
 8011c76:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8011c7a:	4296      	cmp	r6, r2
 8011c7c:	d10a      	bne.n	8011c94 <scalbn+0x54>
 8011c7e:	4602      	mov	r2, r0
 8011c80:	f7ee fae0 	bl	8000244 <__adddf3>
 8011c84:	4604      	mov	r4, r0
 8011c86:	460d      	mov	r5, r1
 8011c88:	e020      	b.n	8011ccc <scalbn+0x8c>
 8011c8a:	460b      	mov	r3, r1
 8011c8c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8011c90:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8011c94:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8011c98:	19b9      	adds	r1, r7, r6
 8011c9a:	4291      	cmp	r1, r2
 8011c9c:	dd0e      	ble.n	8011cbc <scalbn+0x7c>
 8011c9e:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8011ca2:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8011ca6:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8011caa:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8011cae:	4820      	ldr	r0, [pc, #128]	; (8011d30 <scalbn+0xf0>)
 8011cb0:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8011cb4:	a31a      	add	r3, pc, #104	; (adr r3, 8011d20 <scalbn+0xe0>)
 8011cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cba:	e7d9      	b.n	8011c70 <scalbn+0x30>
 8011cbc:	2900      	cmp	r1, #0
 8011cbe:	dd08      	ble.n	8011cd2 <scalbn+0x92>
 8011cc0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011cc4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011cc8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8011ccc:	4620      	mov	r0, r4
 8011cce:	4629      	mov	r1, r5
 8011cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011cd2:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8011cd6:	da12      	bge.n	8011cfe <scalbn+0xbe>
 8011cd8:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011cdc:	429f      	cmp	r7, r3
 8011cde:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8011ce2:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 8011ce6:	dcdc      	bgt.n	8011ca2 <scalbn+0x62>
 8011ce8:	a30b      	add	r3, pc, #44	; (adr r3, 8011d18 <scalbn+0xd8>)
 8011cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cee:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8011cf2:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8011cf6:	480f      	ldr	r0, [pc, #60]	; (8011d34 <scalbn+0xf4>)
 8011cf8:	f041 011f 	orr.w	r1, r1, #31
 8011cfc:	e7b8      	b.n	8011c70 <scalbn+0x30>
 8011cfe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011d02:	3136      	adds	r1, #54	; 0x36
 8011d04:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011d08:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8011d0c:	4620      	mov	r0, r4
 8011d0e:	4629      	mov	r1, r5
 8011d10:	2200      	movs	r2, #0
 8011d12:	4b09      	ldr	r3, [pc, #36]	; (8011d38 <scalbn+0xf8>)
 8011d14:	e7ac      	b.n	8011c70 <scalbn+0x30>
 8011d16:	bf00      	nop
 8011d18:	c2f8f359 	.word	0xc2f8f359
 8011d1c:	01a56e1f 	.word	0x01a56e1f
 8011d20:	8800759c 	.word	0x8800759c
 8011d24:	7e37e43c 	.word	0x7e37e43c
 8011d28:	43500000 	.word	0x43500000
 8011d2c:	ffff3cb0 	.word	0xffff3cb0
 8011d30:	8800759c 	.word	0x8800759c
 8011d34:	c2f8f359 	.word	0xc2f8f359
 8011d38:	3c900000 	.word	0x3c900000

08011d3c <_init>:
 8011d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d3e:	bf00      	nop
 8011d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d42:	bc08      	pop	{r3}
 8011d44:	469e      	mov	lr, r3
 8011d46:	4770      	bx	lr

08011d48 <_fini>:
 8011d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d4a:	bf00      	nop
 8011d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d4e:	bc08      	pop	{r3}
 8011d50:	469e      	mov	lr, r3
 8011d52:	4770      	bx	lr
