/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [2:0] _02_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [11:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_48z;
  wire [8:0] celloutsig_0_50z;
  wire [15:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [4:0] celloutsig_0_54z;
  wire [17:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_4z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = _00_ ? celloutsig_0_10z : celloutsig_0_28z;
  assign celloutsig_0_53z = ~(celloutsig_0_14z & celloutsig_0_36z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[7] & celloutsig_0_1z[3]);
  assign celloutsig_0_25z = ~(celloutsig_0_15z & celloutsig_0_15z);
  assign celloutsig_0_34z = ~celloutsig_0_7z[1];
  assign celloutsig_0_35z = ~celloutsig_0_2z;
  assign celloutsig_1_0z = ~in_data[178];
  assign celloutsig_1_19z = ~celloutsig_1_4z[2];
  assign celloutsig_0_20z = ~celloutsig_0_15z;
  assign celloutsig_1_1z = in_data[180] | celloutsig_1_0z;
  assign celloutsig_1_18z = in_data[108] | celloutsig_1_2z[2];
  assign celloutsig_0_17z = { celloutsig_0_0z[5:1], celloutsig_0_16z } + { celloutsig_0_1z[12:10], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_15z };
  always_ff @(negedge celloutsig_1_4z[2], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  reg [7:0] _16_;
  always_ff @(negedge celloutsig_1_4z[2], negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 8'h00;
    else _16_ <= { celloutsig_0_0z[7:2], celloutsig_0_24z, celloutsig_0_29z };
  assign { _01_[7:1], _00_ } = _16_;
  assign celloutsig_0_50z = { celloutsig_0_7z[3:2], celloutsig_0_17z, celloutsig_0_3z } & { celloutsig_0_33z[2:0], celloutsig_0_37z, celloutsig_0_18z };
  assign celloutsig_0_51z = { celloutsig_0_48z, celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_34z } & { celloutsig_0_32z[10:5], celloutsig_0_42z, celloutsig_0_50z };
  assign celloutsig_0_18z = { celloutsig_0_8z, _02_, celloutsig_0_3z } & { celloutsig_0_13z[5:4], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_21z = { celloutsig_0_13z[13:11], celloutsig_0_19z, celloutsig_0_20z } & celloutsig_0_6z[16:12];
  assign celloutsig_0_23z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_10z } == celloutsig_0_1z[4:2];
  assign celloutsig_0_24z = celloutsig_0_21z == { _02_, celloutsig_0_16z, celloutsig_0_35z };
  assign celloutsig_0_3z = { in_data[67:66], celloutsig_0_1z } === { celloutsig_0_0z[8:3], celloutsig_0_0z };
  assign celloutsig_0_36z = { celloutsig_0_17z[1:0], celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_15z } === { celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_7z[6], _02_, celloutsig_0_0z } === { in_data[61:52], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_6z[9:3] === { celloutsig_0_7z[5:0], celloutsig_0_2z };
  assign celloutsig_0_29z = { celloutsig_0_7z[1:0], celloutsig_0_35z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_18z } === { celloutsig_0_13z[5:0], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_42z = celloutsig_0_12z & ~(in_data[79]);
  assign celloutsig_0_46z = celloutsig_0_21z[0] & ~(celloutsig_0_31z);
  assign celloutsig_0_19z = celloutsig_0_9z & ~(celloutsig_0_11z);
  assign celloutsig_0_38z = celloutsig_0_18z[4:2] * celloutsig_0_33z[3:1];
  assign celloutsig_0_6z = in_data[44:27] * { in_data[87:71], celloutsig_0_35z };
  assign celloutsig_0_37z = | { celloutsig_0_26z[13:11], celloutsig_0_9z, celloutsig_0_29z };
  assign celloutsig_0_43z = | { celloutsig_0_13z[8:4], celloutsig_0_42z };
  assign celloutsig_0_8z = celloutsig_0_2z & in_data[82];
  assign celloutsig_0_12z = celloutsig_0_8z & in_data[56];
  assign celloutsig_0_16z = celloutsig_0_14z & in_data[75];
  assign celloutsig_0_54z = celloutsig_0_51z[10:6] >> { celloutsig_0_38z[2], celloutsig_0_35z, celloutsig_0_43z, celloutsig_0_11z, celloutsig_0_37z };
  assign celloutsig_1_4z = in_data[152:149] >> { in_data[156:154], celloutsig_1_1z };
  assign celloutsig_0_26z = { _02_, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_21z } >> celloutsig_0_13z[16:1];
  assign celloutsig_0_0z = in_data[28:20] - in_data[46:38];
  assign celloutsig_0_33z = { celloutsig_0_0z[7:1], celloutsig_0_12z } - { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_18z };
  assign celloutsig_0_48z = { celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_46z, celloutsig_0_46z, celloutsig_0_45z } - { in_data[30:27], celloutsig_0_16z, celloutsig_0_23z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } - { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = in_data[57:48] - celloutsig_0_6z[12:3];
  assign celloutsig_0_1z = in_data[61:49] - { in_data[24:21], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_1z[11:5], celloutsig_0_10z, celloutsig_0_12z, _02_, celloutsig_0_10z, _02_, celloutsig_0_3z } - { in_data[21:18], celloutsig_0_35z, celloutsig_0_0z, _02_ };
  assign celloutsig_0_32z = { celloutsig_0_26z[11:1], celloutsig_0_35z } ^ { celloutsig_0_13z[8:6], celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_31z, celloutsig_0_29z, _02_ };
  assign celloutsig_0_45z = ~((celloutsig_0_28z & celloutsig_0_19z) | (celloutsig_0_20z & celloutsig_0_26z[14]));
  assign celloutsig_0_9z = ~((_02_[2] & celloutsig_0_1z[7]) | (celloutsig_0_3z & celloutsig_0_8z));
  assign celloutsig_0_10z = ~((celloutsig_0_2z & celloutsig_0_7z[8]) | (celloutsig_0_6z[4] & celloutsig_0_9z));
  assign celloutsig_0_15z = ~((in_data[81] & celloutsig_0_35z) | (celloutsig_0_10z & celloutsig_0_10z));
  assign celloutsig_0_28z = ~((celloutsig_0_6z[1] & celloutsig_0_25z) | (celloutsig_0_25z & celloutsig_0_25z));
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
