<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › mfd › abx500 › ab8500-sysctrl.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ab8500-sysctrl.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) ST-Ericsson SA 2010</span>
<span class="cm"> * Author: Mattias Nilsson &lt;mattias.i.nilsson@stericsson.com&gt; for ST Ericsson.</span>
<span class="cm"> * License terms: GNU General Public License (GPL) version 2</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __AB8500_SYSCTRL_H</span>
<span class="cp">#define __AB8500_SYSCTRL_H</span>

<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="cp">#ifdef CONFIG_AB8500_CORE</span>

<span class="kt">int</span> <span class="n">ab8500_sysctrl_read</span><span class="p">(</span><span class="n">u16</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">value</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">ab8500_sysctrl_write</span><span class="p">(</span><span class="n">u16</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u8</span> <span class="n">value</span><span class="p">);</span>

<span class="cp">#else</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">ab8500_sysctrl_read</span><span class="p">(</span><span class="n">u16</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">ab8500_sysctrl_write</span><span class="p">(</span><span class="n">u16</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u8</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_AB8500_CORE */</span><span class="cp"></span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">ab8500_sysctrl_set</span><span class="p">(</span><span class="n">u16</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ab8500_sysctrl_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">bits</span><span class="p">,</span> <span class="n">bits</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">ab8500_sysctrl_clear</span><span class="p">(</span><span class="n">u16</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ab8500_sysctrl_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">bits</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Registers */</span>
<span class="cp">#define AB8500_TURNONSTATUS		0x100</span>
<span class="cp">#define AB8500_RESETSTATUS		0x101</span>
<span class="cp">#define AB8500_PONKEY1PRESSSTATUS	0x102</span>
<span class="cp">#define AB8500_SYSCLKREQSTATUS		0x142</span>
<span class="cp">#define AB8500_STW4500CTRL1		0x180</span>
<span class="cp">#define AB8500_STW4500CTRL2		0x181</span>
<span class="cp">#define AB8500_STW4500CTRL3		0x200</span>
<span class="cp">#define AB8500_MAINWDOGCTRL		0x201</span>
<span class="cp">#define AB8500_MAINWDOGTIMER		0x202</span>
<span class="cp">#define AB8500_LOWBAT			0x203</span>
<span class="cp">#define AB8500_BATTOK			0x204</span>
<span class="cp">#define AB8500_SYSCLKTIMER		0x205</span>
<span class="cp">#define AB8500_SMPSCLKCTRL		0x206</span>
<span class="cp">#define AB8500_SMPSCLKSEL1		0x207</span>
<span class="cp">#define AB8500_SMPSCLKSEL2		0x208</span>
<span class="cp">#define AB8500_SMPSCLKSEL3		0x209</span>
<span class="cp">#define AB8500_SYSULPCLKCONF		0x20A</span>
<span class="cp">#define AB8500_SYSULPCLKCTRL1		0x20B</span>
<span class="cp">#define AB8500_SYSCLKCTRL		0x20C</span>
<span class="cp">#define AB8500_SYSCLKREQ1VALID		0x20D</span>
<span class="cp">#define AB8500_SYSTEMCTRLSUP		0x20F</span>
<span class="cp">#define AB8500_SYSCLKREQ1RFCLKBUF	0x210</span>
<span class="cp">#define AB8500_SYSCLKREQ2RFCLKBUF	0x211</span>
<span class="cp">#define AB8500_SYSCLKREQ3RFCLKBUF	0x212</span>
<span class="cp">#define AB8500_SYSCLKREQ4RFCLKBUF	0x213</span>
<span class="cp">#define AB8500_SYSCLKREQ5RFCLKBUF	0x214</span>
<span class="cp">#define AB8500_SYSCLKREQ6RFCLKBUF	0x215</span>
<span class="cp">#define AB8500_SYSCLKREQ7RFCLKBUF	0x216</span>
<span class="cp">#define AB8500_SYSCLKREQ8RFCLKBUF	0x217</span>
<span class="cp">#define AB8500_DITHERCLKCTRL		0x220</span>
<span class="cp">#define AB8500_SWATCTRL			0x230</span>
<span class="cp">#define AB8500_HIQCLKCTRL		0x232</span>
<span class="cp">#define AB8500_VSIMSYSCLKCTRL		0x233</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL		0x234</span>
<span class="cp">#define AB9540_SYSCLK12CONFCTRL		0x235</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL2		0x236</span>
<span class="cp">#define AB9540_SYSCLK12BUF1VALID	0x237</span>
<span class="cp">#define AB9540_SYSCLK12BUF2VALID	0x238</span>
<span class="cp">#define AB9540_SYSCLK12BUF3VALID	0x239</span>
<span class="cp">#define AB9540_SYSCLK12BUF4VALID	0x23A</span>

<span class="cm">/* Bits */</span>
<span class="cp">#define AB8500_TURNONSTATUS_PORNVBAT BIT(0)</span>
<span class="cp">#define AB8500_TURNONSTATUS_PONKEY1DBF BIT(1)</span>
<span class="cp">#define AB8500_TURNONSTATUS_PONKEY2DBF BIT(2)</span>
<span class="cp">#define AB8500_TURNONSTATUS_RTCALARM BIT(3)</span>
<span class="cp">#define AB8500_TURNONSTATUS_MAINCHDET BIT(4)</span>
<span class="cp">#define AB8500_TURNONSTATUS_VBUSDET BIT(5)</span>
<span class="cp">#define AB8500_TURNONSTATUS_USBIDDETECT BIT(6)</span>

<span class="cp">#define AB8500_RESETSTATUS_RESETN4500NSTATUS BIT(0)</span>
<span class="cp">#define AB8500_RESETSTATUS_SWRESETN4500NSTATUS BIT(2)</span>

<span class="cp">#define AB8500_PONKEY1PRESSSTATUS_PONKEY1PRESSTIME_MASK 0x7F</span>
<span class="cp">#define AB8500_PONKEY1PRESSSTATUS_PONKEY1PRESSTIME_SHIFT 0</span>

<span class="cp">#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ1STATUS BIT(0)</span>
<span class="cp">#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ2STATUS BIT(1)</span>
<span class="cp">#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ3STATUS BIT(2)</span>
<span class="cp">#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ4STATUS BIT(3)</span>
<span class="cp">#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ5STATUS BIT(4)</span>
<span class="cp">#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ6STATUS BIT(5)</span>
<span class="cp">#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ7STATUS BIT(6)</span>
<span class="cp">#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ8STATUS BIT(7)</span>

<span class="cp">#define AB8500_STW4500CTRL1_SWOFF BIT(0)</span>
<span class="cp">#define AB8500_STW4500CTRL1_SWRESET4500N BIT(1)</span>
<span class="cp">#define AB8500_STW4500CTRL1_THDB8500SWOFF BIT(2)</span>

<span class="cp">#define AB8500_STW4500CTRL2_RESETNVAUX1VALID BIT(0)</span>
<span class="cp">#define AB8500_STW4500CTRL2_RESETNVAUX2VALID BIT(1)</span>
<span class="cp">#define AB8500_STW4500CTRL2_RESETNVAUX3VALID BIT(2)</span>
<span class="cp">#define AB8500_STW4500CTRL2_RESETNVMODVALID BIT(3)</span>
<span class="cp">#define AB8500_STW4500CTRL2_RESETNVEXTSUPPLY1VALID BIT(4)</span>
<span class="cp">#define AB8500_STW4500CTRL2_RESETNVEXTSUPPLY2VALID BIT(5)</span>
<span class="cp">#define AB8500_STW4500CTRL2_RESETNVEXTSUPPLY3VALID BIT(6)</span>
<span class="cp">#define AB8500_STW4500CTRL2_RESETNVSMPS1VALID BIT(7)</span>

<span class="cp">#define AB8500_STW4500CTRL3_CLK32KOUT2DIS BIT(0)</span>
<span class="cp">#define AB8500_STW4500CTRL3_RESETAUDN BIT(1)</span>
<span class="cp">#define AB8500_STW4500CTRL3_RESETDENCN BIT(2)</span>
<span class="cp">#define AB8500_STW4500CTRL3_THSDENA BIT(3)</span>

<span class="cp">#define AB8500_MAINWDOGCTRL_MAINWDOGENA BIT(0)</span>
<span class="cp">#define AB8500_MAINWDOGCTRL_MAINWDOGKICK BIT(1)</span>
<span class="cp">#define AB8500_MAINWDOGCTRL_WDEXPTURNONVALID BIT(4)</span>

<span class="cp">#define AB8500_MAINWDOGTIMER_MAINWDOGTIMER_MASK 0x7F</span>
<span class="cp">#define AB8500_MAINWDOGTIMER_MAINWDOGTIMER_SHIFT 0</span>

<span class="cp">#define AB8500_LOWBAT_LOWBATENA BIT(0)</span>
<span class="cp">#define AB8500_LOWBAT_LOWBAT_MASK 0x7E</span>
<span class="cp">#define AB8500_LOWBAT_LOWBAT_SHIFT 1</span>

<span class="cp">#define AB8500_BATTOK_BATTOKSEL0THF_MASK 0x0F</span>
<span class="cp">#define AB8500_BATTOK_BATTOKSEL0THF_SHIFT 0</span>
<span class="cp">#define AB8500_BATTOK_BATTOKSEL1THF_MASK 0xF0</span>
<span class="cp">#define AB8500_BATTOK_BATTOKSEL1THF_SHIFT 4</span>

<span class="cp">#define AB8500_SYSCLKTIMER_SYSCLKTIMER_MASK 0x0F</span>
<span class="cp">#define AB8500_SYSCLKTIMER_SYSCLKTIMER_SHIFT 0</span>
<span class="cp">#define AB8500_SYSCLKTIMER_SYSCLKTIMERADJ_MASK 0xF0</span>
<span class="cp">#define AB8500_SYSCLKTIMER_SYSCLKTIMERADJ_SHIFT 4</span>

<span class="cp">#define AB8500_SMPSCLKCTRL_SMPSCLKINTSEL_MASK 0x03</span>
<span class="cp">#define AB8500_SMPSCLKCTRL_SMPSCLKINTSEL_SHIFT 0</span>
<span class="cp">#define AB8500_SMPSCLKCTRL_3M2CLKINTENA BIT(2)</span>

<span class="cp">#define AB8500_SMPSCLKSEL1_VARMCLKSEL_MASK 0x07</span>
<span class="cp">#define AB8500_SMPSCLKSEL1_VARMCLKSEL_SHIFT 0</span>
<span class="cp">#define AB8500_SMPSCLKSEL1_VAPECLKSEL_MASK 0x38</span>
<span class="cp">#define AB8500_SMPSCLKSEL1_VAPECLKSEL_SHIFT 3</span>

<span class="cp">#define AB8500_SMPSCLKSEL2_VMODCLKSEL_MASK 0x07</span>
<span class="cp">#define AB8500_SMPSCLKSEL2_VMODCLKSEL_SHIFT 0</span>
<span class="cp">#define AB8500_SMPSCLKSEL2_VSMPS1CLKSEL_MASK 0x38</span>
<span class="cp">#define AB8500_SMPSCLKSEL2_VSMPS1CLKSEL_SHIFT 3</span>

<span class="cp">#define AB8500_SMPSCLKSEL3_VSMPS2CLKSEL_MASK 0x07</span>
<span class="cp">#define AB8500_SMPSCLKSEL3_VSMPS2CLKSEL_SHIFT 0</span>
<span class="cp">#define AB8500_SMPSCLKSEL3_VSMPS3CLKSEL_MASK 0x38</span>
<span class="cp">#define AB8500_SMPSCLKSEL3_VSMPS3CLKSEL_SHIFT 3</span>

<span class="cp">#define AB8500_SYSULPCLKCONF_ULPCLKCONF_MASK 0x03</span>
<span class="cp">#define AB8500_SYSULPCLKCONF_ULPCLKCONF_SHIFT 0</span>
<span class="cp">#define AB8500_SYSULPCLKCONF_CLK27MHZSTRE BIT(2)</span>
<span class="cp">#define AB8500_SYSULPCLKCONF_TVOUTCLKDELN BIT(3)</span>
<span class="cp">#define AB8500_SYSULPCLKCONF_TVOUTCLKINV BIT(4)</span>
<span class="cp">#define AB8500_SYSULPCLKCONF_ULPCLKSTRE BIT(5)</span>
<span class="cp">#define AB8500_SYSULPCLKCONF_CLK27MHZBUFENA BIT(6)</span>
<span class="cp">#define AB8500_SYSULPCLKCONF_CLK27MHZPDENA BIT(7)</span>

<span class="cp">#define AB8500_SYSULPCLKCTRL1_SYSULPCLKINTSEL_MASK 0x03</span>
<span class="cp">#define AB8500_SYSULPCLKCTRL1_SYSULPCLKINTSEL_SHIFT 0</span>
<span class="cp">#define AB8500_SYSULPCLKCTRL1_ULPCLKREQ BIT(2)</span>
<span class="cp">#define AB8500_SYSULPCLKCTRL1_4500SYSCLKREQ BIT(3)</span>
<span class="cp">#define AB8500_SYSULPCLKCTRL1_AUDIOCLKENA BIT(4)</span>
<span class="cp">#define AB8500_SYSULPCLKCTRL1_SYSCLKBUF2REQ BIT(5)</span>
<span class="cp">#define AB8500_SYSULPCLKCTRL1_SYSCLKBUF3REQ BIT(6)</span>
<span class="cp">#define AB8500_SYSULPCLKCTRL1_SYSCLKBUF4REQ BIT(7)</span>

<span class="cp">#define AB8500_SYSCLKCTRL_TVOUTPLLENA BIT(0)</span>
<span class="cp">#define AB8500_SYSCLKCTRL_TVOUTCLKENA BIT(1)</span>
<span class="cp">#define AB8500_SYSCLKCTRL_USBCLKENA BIT(2)</span>

<span class="cp">#define AB8500_SYSCLKREQ1VALID_SYSCLKREQ1VALID BIT(0)</span>
<span class="cp">#define AB8500_SYSCLKREQ1VALID_ULPCLKREQ1VALID BIT(1)</span>
<span class="cp">#define AB8500_SYSCLKREQ1VALID_USBSYSCLKREQ1VALID BIT(2)</span>

<span class="cp">#define AB8500_SYSTEMCTRLSUP_EXTSUP12LPNCLKSEL_MASK 0x03</span>
<span class="cp">#define AB8500_SYSTEMCTRLSUP_EXTSUP12LPNCLKSEL_SHIFT 0</span>
<span class="cp">#define AB8500_SYSTEMCTRLSUP_EXTSUP3LPNCLKSEL_MASK 0x0C</span>
<span class="cp">#define AB8500_SYSTEMCTRLSUP_EXTSUP3LPNCLKSEL_SHIFT 2</span>
<span class="cp">#define AB8500_SYSTEMCTRLSUP_INTDB8500NOD BIT(4)</span>

<span class="cp">#define AB8500_SYSCLKREQ1RFCLKBUF_SYSCLKREQ1RFCLKBUF2 BIT(2)</span>
<span class="cp">#define AB8500_SYSCLKREQ1RFCLKBUF_SYSCLKREQ1RFCLKBUF3 BIT(3)</span>
<span class="cp">#define AB8500_SYSCLKREQ1RFCLKBUF_SYSCLKREQ1RFCLKBUF4 BIT(4)</span>

<span class="cp">#define AB8500_SYSCLKREQ2RFCLKBUF_SYSCLKREQ2RFCLKBUF2 BIT(2)</span>
<span class="cp">#define AB8500_SYSCLKREQ2RFCLKBUF_SYSCLKREQ2RFCLKBUF3 BIT(3)</span>
<span class="cp">#define AB8500_SYSCLKREQ2RFCLKBUF_SYSCLKREQ2RFCLKBUF4 BIT(4)</span>

<span class="cp">#define AB8500_SYSCLKREQ3RFCLKBUF_SYSCLKREQ3RFCLKBUF2 BIT(2)</span>
<span class="cp">#define AB8500_SYSCLKREQ3RFCLKBUF_SYSCLKREQ3RFCLKBUF3 BIT(3)</span>
<span class="cp">#define AB8500_SYSCLKREQ3RFCLKBUF_SYSCLKREQ3RFCLKBUF4 BIT(4)</span>

<span class="cp">#define AB8500_SYSCLKREQ4RFCLKBUF_SYSCLKREQ4RFCLKBUF2 BIT(2)</span>
<span class="cp">#define AB8500_SYSCLKREQ4RFCLKBUF_SYSCLKREQ4RFCLKBUF3 BIT(3)</span>
<span class="cp">#define AB8500_SYSCLKREQ4RFCLKBUF_SYSCLKREQ4RFCLKBUF4 BIT(4)</span>

<span class="cp">#define AB8500_SYSCLKREQ5RFCLKBUF_SYSCLKREQ5RFCLKBUF2 BIT(2)</span>
<span class="cp">#define AB8500_SYSCLKREQ5RFCLKBUF_SYSCLKREQ5RFCLKBUF3 BIT(3)</span>
<span class="cp">#define AB8500_SYSCLKREQ5RFCLKBUF_SYSCLKREQ5RFCLKBUF4 BIT(4)</span>

<span class="cp">#define AB8500_SYSCLKREQ6RFCLKBUF_SYSCLKREQ6RFCLKBUF2 BIT(2)</span>
<span class="cp">#define AB8500_SYSCLKREQ6RFCLKBUF_SYSCLKREQ6RFCLKBUF3 BIT(3)</span>
<span class="cp">#define AB8500_SYSCLKREQ6RFCLKBUF_SYSCLKREQ6RFCLKBUF4 BIT(4)</span>

<span class="cp">#define AB8500_SYSCLKREQ7RFCLKBUF_SYSCLKREQ7RFCLKBUF2 BIT(2)</span>
<span class="cp">#define AB8500_SYSCLKREQ7RFCLKBUF_SYSCLKREQ7RFCLKBUF3 BIT(3)</span>
<span class="cp">#define AB8500_SYSCLKREQ7RFCLKBUF_SYSCLKREQ7RFCLKBUF4 BIT(4)</span>

<span class="cp">#define AB8500_SYSCLKREQ8RFCLKBUF_SYSCLKREQ8RFCLKBUF2 BIT(2)</span>
<span class="cp">#define AB8500_SYSCLKREQ8RFCLKBUF_SYSCLKREQ8RFCLKBUF3 BIT(3)</span>
<span class="cp">#define AB8500_SYSCLKREQ8RFCLKBUF_SYSCLKREQ8RFCLKBUF4 BIT(4)</span>

<span class="cp">#define AB8500_DITHERCLKCTRL_VARMDITHERENA BIT(0)</span>
<span class="cp">#define AB8500_DITHERCLKCTRL_VSMPS3DITHERENA BIT(1)</span>
<span class="cp">#define AB8500_DITHERCLKCTRL_VSMPS1DITHERENA BIT(2)</span>
<span class="cp">#define AB8500_DITHERCLKCTRL_VSMPS2DITHERENA BIT(3)</span>
<span class="cp">#define AB8500_DITHERCLKCTRL_VMODDITHERENA BIT(4)</span>
<span class="cp">#define AB8500_DITHERCLKCTRL_VAPEDITHERENA BIT(5)</span>
<span class="cp">#define AB8500_DITHERCLKCTRL_DITHERDEL_MASK 0xC0</span>
<span class="cp">#define AB8500_DITHERCLKCTRL_DITHERDEL_SHIFT 6</span>

<span class="cp">#define AB8500_SWATCTRL_UPDATERF BIT(0)</span>
<span class="cp">#define AB8500_SWATCTRL_SWATENABLE BIT(1)</span>
<span class="cp">#define AB8500_SWATCTRL_RFOFFTIMER_MASK 0x1C</span>
<span class="cp">#define AB8500_SWATCTRL_RFOFFTIMER_SHIFT 2</span>
<span class="cp">#define AB8500_SWATCTRL_SWATBIT5 BIT(6)</span>

<span class="cp">#define AB8500_HIQCLKCTRL_SYSCLKREQ1HIQENAVALID BIT(0)</span>
<span class="cp">#define AB8500_HIQCLKCTRL_SYSCLKREQ2HIQENAVALID BIT(1)</span>
<span class="cp">#define AB8500_HIQCLKCTRL_SYSCLKREQ3HIQENAVALID BIT(2)</span>
<span class="cp">#define AB8500_HIQCLKCTRL_SYSCLKREQ4HIQENAVALID BIT(3)</span>
<span class="cp">#define AB8500_HIQCLKCTRL_SYSCLKREQ5HIQENAVALID BIT(4)</span>
<span class="cp">#define AB8500_HIQCLKCTRL_SYSCLKREQ6HIQENAVALID BIT(5)</span>
<span class="cp">#define AB8500_HIQCLKCTRL_SYSCLKREQ7HIQENAVALID BIT(6)</span>
<span class="cp">#define AB8500_HIQCLKCTRL_SYSCLKREQ8HIQENAVALID BIT(7)</span>

<span class="cp">#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ1VALID BIT(0)</span>
<span class="cp">#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ2VALID BIT(1)</span>
<span class="cp">#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ3VALID BIT(2)</span>
<span class="cp">#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ4VALID BIT(3)</span>
<span class="cp">#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ5VALID BIT(4)</span>
<span class="cp">#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ6VALID BIT(5)</span>
<span class="cp">#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ7VALID BIT(6)</span>
<span class="cp">#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ8VALID BIT(7)</span>

<span class="cp">#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF1ENA BIT(0)</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF2ENA BIT(1)</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF3ENA BIT(2)</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF4ENA BIT(3)</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUFENA_MASK 0x0F</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF1STRE BIT(4)</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF2STRE BIT(5)</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF3STRE BIT(6)</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF4STRE BIT(7)</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUFSTRE_MASK 0xF0</span>

<span class="cp">#define AB9540_SYSCLK12CONFCTRL_PLL26TO38ENA BIT(0)</span>
<span class="cp">#define AB9540_SYSCLK12CONFCTRL_SYSCLK12USBMUXSEL BIT(1)</span>
<span class="cp">#define AB9540_SYSCLK12CONFCTRL_INT384MHZMUXSEL_MASK 0x0C</span>
<span class="cp">#define AB9540_SYSCLK12CONFCTRL_INT384MHZMUXSEL_SHIFT 2</span>
<span class="cp">#define AB9540_SYSCLK12CONFCTRL_SYSCLK12BUFMUX BIT(4)</span>
<span class="cp">#define AB9540_SYSCLK12CONFCTRL_SYSCLK12PLLMUX BIT(5)</span>
<span class="cp">#define AB9540_SYSCLK12CONFCTRL_SYSCLK2MUXVALID BIT(6)</span>

<span class="cp">#define AB9540_SYSCLK12BUFCTRL2_SYSCLK12BUF1PDENA BIT(0)</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL2_SYSCLK12BUF2PDENA BIT(1)</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL2_SYSCLK12BUF3PDENA BIT(2)</span>
<span class="cp">#define AB9540_SYSCLK12BUFCTRL2_SYSCLK12BUF4PDENA BIT(3)</span>

<span class="cp">#define AB9540_SYSCLK12BUF1VALID_SYSCLK12BUF1VALID_MASK 0xFF</span>
<span class="cp">#define AB9540_SYSCLK12BUF1VALID_SYSCLK12BUF1VALID_SHIFT 0</span>

<span class="cp">#define AB9540_SYSCLK12BUF2VALID_SYSCLK12BUF2VALID_MASK 0xFF</span>
<span class="cp">#define AB9540_SYSCLK12BUF2VALID_SYSCLK12BUF2VALID_SHIFT 0</span>

<span class="cp">#define AB9540_SYSCLK12BUF3VALID_SYSCLK12BUF3VALID_MASK 0xFF</span>
<span class="cp">#define AB9540_SYSCLK12BUF3VALID_SYSCLK12BUF3VALID_SHIFT 0</span>

<span class="cp">#define AB9540_SYSCLK12BUF4VALID_SYSCLK12BUF4VALID_MASK 0xFF</span>
<span class="cp">#define AB9540_SYSCLK12BUF4VALID_SYSCLK12BUF4VALID_SHIFT 0</span>

<span class="cp">#endif </span><span class="cm">/* __AB8500_SYSCTRL_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
