\doxysection{DAC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structDAC__TypeDef}{}\label{structDAC__TypeDef}\index{DAC\_TypeDef@{DAC\_TypeDef}}


Digital to Analog Converter.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_a896bbb7153af0b67ad772360feaceeb4}{SWTRIGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_ac2bb55b037b800a25852736afdd7a258}{DHR12\+R1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_ae9028b8bcb5118b7073165fb50fcd559}{DHR12\+L1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_ad0a200e12acad17a5c7d2059159ea7e1}{DHR8\+R1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_af2b40c5e36a5e861490988275499e158}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_a1590b77e57f17e75193da259da72095e}{DHR12\+RD}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_acc269320aff0a6482730224a4b641a59}{DHR12\+LD}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_a9590269cba8412f1be96b0ddb846ef44}{DHR8\+RD}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_aa710505be03a41981c35bacc7ce20746}{DOR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_a27af4e9f888f0b7b1e8da7e002d98798}{MCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_a2f1b1c5dc8845e9975fd4e389f3d61df}{SHSR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_a32bcc4a8d05220fba0dc44a6cd289a5b}{SHHR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDAC__TypeDef_a0fa3fb0105403a3cc45c5199a7cf18aa}{SHRR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Digital to Analog Converter. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00320}{320}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structDAC__TypeDef_a5e1322e27c40bf91d172f9673f205c97}\label{structDAC__TypeDef_a5e1322e27c40bf91d172f9673f205c97} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}

DAC calibration control register, Address offset\+: 0x38 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00336}{336}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structDAC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

DAC control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00322}{322}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_ae9028b8bcb5118b7073165fb50fcd559}\label{structDAC__TypeDef_ae9028b8bcb5118b7073165fb50fcd559} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12L1@{DHR12L1}}
\index{DHR12L1@{DHR12L1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12L1}{DHR12L1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DHR12\+L1}

DAC channel1 12-\/bit left aligned data holding register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00325}{325}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_acc269320aff0a6482730224a4b641a59}\label{structDAC__TypeDef_acc269320aff0a6482730224a4b641a59} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12LD@{DHR12LD}}
\index{DHR12LD@{DHR12LD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12LD}{DHR12LD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DHR12\+LD}

DUAL DAC 12-\/bit left aligned data holding register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00331}{331}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_ac2bb55b037b800a25852736afdd7a258}\label{structDAC__TypeDef_ac2bb55b037b800a25852736afdd7a258} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12R1@{DHR12R1}}
\index{DHR12R1@{DHR12R1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12R1}{DHR12R1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DHR12\+R1}

DAC channel1 12-\/bit right-\/aligned data holding register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00324}{324}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_a1590b77e57f17e75193da259da72095e}\label{structDAC__TypeDef_a1590b77e57f17e75193da259da72095e} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12RD@{DHR12RD}}
\index{DHR12RD@{DHR12RD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR12RD}{DHR12RD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DHR12\+RD}

Dual DAC 12-\/bit right-\/aligned data holding register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00330}{330}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_ad0a200e12acad17a5c7d2059159ea7e1}\label{structDAC__TypeDef_ad0a200e12acad17a5c7d2059159ea7e1} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8R1@{DHR8R1}}
\index{DHR8R1@{DHR8R1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR8R1}{DHR8R1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DHR8\+R1}

DAC channel1 8-\/bit right aligned data holding register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00326}{326}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_a9590269cba8412f1be96b0ddb846ef44}\label{structDAC__TypeDef_a9590269cba8412f1be96b0ddb846ef44} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8RD@{DHR8RD}}
\index{DHR8RD@{DHR8RD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DHR8RD}{DHR8RD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DHR8\+RD}

DUAL DAC 8-\/bit right aligned data holding register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00332}{332}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_aa710505be03a41981c35bacc7ce20746}\label{structDAC__TypeDef_aa710505be03a41981c35bacc7ce20746} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DOR1@{DOR1}}
\index{DOR1@{DOR1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOR1}{DOR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DOR1}

DAC channel1 data output register, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00333}{333}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_a27af4e9f888f0b7b1e8da7e002d98798}\label{structDAC__TypeDef_a27af4e9f888f0b7b1e8da7e002d98798} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!MCR@{MCR}}
\index{MCR@{MCR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCR}

DAC mode control register, Address offset\+: 0x3C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00337}{337}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902}\label{structDAC__TypeDef_ac4ac04e673b5b8320d53f7b0947db902} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00327}{327}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}\label{structDAC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00328}{328}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_af2b40c5e36a5e861490988275499e158}\label{structDAC__TypeDef_af2b40c5e36a5e861490988275499e158} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}

Reserved Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00329}{329}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}\label{structDAC__TypeDef_ac0018930ee9f18afda25b695b9a4ec16} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}

Reserved Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00334}{334}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_adb4bebbe6b0ac5c1518bc6efb1086fd9}\label{structDAC__TypeDef_adb4bebbe6b0ac5c1518bc6efb1086fd9} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}

Reserved Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00339}{339}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_a32bcc4a8d05220fba0dc44a6cd289a5b}\label{structDAC__TypeDef_a32bcc4a8d05220fba0dc44a6cd289a5b} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SHHR@{SHHR}}
\index{SHHR@{SHHR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SHHR}{SHHR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHHR}

DAC Sample and Hold hold time register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00340}{340}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_a0fa3fb0105403a3cc45c5199a7cf18aa}\label{structDAC__TypeDef_a0fa3fb0105403a3cc45c5199a7cf18aa} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SHRR@{SHRR}}
\index{SHRR@{SHRR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SHRR}{SHRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHRR}

DAC Sample and Hold refresh time register, Address offset\+: 0x4C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00341}{341}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_a2f1b1c5dc8845e9975fd4e389f3d61df}\label{structDAC__TypeDef_a2f1b1c5dc8845e9975fd4e389f3d61df} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SHSR1@{SHSR1}}
\index{SHSR1@{SHSR1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SHSR1}{SHSR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHSR1}

DAC Sample and Hold sample time register 1, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00338}{338}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}\label{structDAC__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SR@{SR}}
\index{SR@{SR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

DAC status register, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00335}{335}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDAC__TypeDef_a896bbb7153af0b67ad772360feaceeb4}\label{structDAC__TypeDef_a896bbb7153af0b67ad772360feaceeb4} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SWTRIGR@{SWTRIGR}}
\index{SWTRIGR@{SWTRIGR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWTRIGR}{SWTRIGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SWTRIGR}

DAC software trigger register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00323}{323}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
