
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d818  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000dc88  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000578  20000008  6000dc90  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000000d0  20000580  6000e208  00018580  2**2
                  ALLOC
  5 .comment      000002db  00000000  00000000  00018580  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000200  00000000  00000000  0001885b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001811  00000000  00000000  00018a5b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000d773  00000000  00000000  0001a26c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001732  00000000  00000000  000279df  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003490  00000000  00000000  00029111  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002994  00000000  00000000  0002c5a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000472b  00000000  00000000  0002ef38  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000311c  00000000  00000000  00033663  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0005743f  00000000  00000000  0003677f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0008dbbe  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000030  00000000  00000000  0008dbe3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5380 	movw	r3, #1408	; 0x580
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <PWM_init>:
    pwm_instance_t * pwm_inst,
    addr_t base_addr,
    uint32_t prescale,
    uint32_t period
)
{
     4a0:	b580      	push	{r7, lr}
     4a2:	b088      	sub	sp, #32
     4a4:	af00      	add	r7, sp, #0
     4a6:	60f8      	str	r0, [r7, #12]
     4a8:	60b9      	str	r1, [r7, #8]
     4aa:	607a      	str	r2, [r7, #4]
     4ac:	603b      	str	r3, [r7, #0]
    pwm_inst->address = base_addr;
     4ae:	68fb      	ldr	r3, [r7, #12]
     4b0:	68ba      	ldr	r2, [r7, #8]
     4b2:	601a      	str	r2, [r3, #0]

    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_1, 0u );
     4b4:	68fb      	ldr	r3, [r7, #12]
     4b6:	681b      	ldr	r3, [r3, #0]
     4b8:	f103 0308 	add.w	r3, r3, #8
     4bc:	4618      	mov	r0, r3
     4be:	f04f 0100 	mov.w	r1, #0
     4c2:	f001 fd49 	bl	1f58 <HW_set_8bit_reg>
    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_2, 0u );
     4c6:	68fb      	ldr	r3, [r7, #12]
     4c8:	681b      	ldr	r3, [r3, #0]
     4ca:	f103 030c 	add.w	r3, r3, #12
     4ce:	4618      	mov	r0, r3
     4d0:	f04f 0100 	mov.w	r1, #0
     4d4:	f001 fd40 	bl	1f58 <HW_set_8bit_reg>

    HAL_set_32bit_reg( pwm_inst->address, PRESCALE, (uint_fast32_t)prescale );
     4d8:	68fb      	ldr	r3, [r7, #12]
     4da:	681b      	ldr	r3, [r3, #0]
     4dc:	4618      	mov	r0, r3
     4de:	6879      	ldr	r1, [r7, #4]
     4e0:	f001 fd0a 	bl	1ef8 <HW_set_32bit_reg>

    /*
     * The minimum allowed period parameter value is 1.
     * This simplifies the duty cycle and edge value calculations for the driver.
     */
    HAL_ASSERT( period >= 1 )
     4e4:	683b      	ldr	r3, [r7, #0]
     4e6:	2b00      	cmp	r3, #0
     4e8:	d111      	bne.n	50e <PWM_init+0x6e>
     4ea:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     4ee:	f2c0 0300 	movt	r3, #0
     4f2:	f107 0c10 	add.w	ip, r7, #16
     4f6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     4f8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     4fc:	f8ac 3000 	strh.w	r3, [ip]
     500:	f107 0310 	add.w	r3, r7, #16
     504:	4618      	mov	r0, r3
     506:	f04f 01ae 	mov.w	r1, #174	; 0xae
     50a:	f001 fce1 	bl	1ed0 <HAL_assert_fail>

    HAL_set_32bit_reg( pwm_inst->address, PERIOD, (uint_fast32_t)period );
     50e:	68fb      	ldr	r3, [r7, #12]
     510:	681b      	ldr	r3, [r3, #0]
     512:	f103 0304 	add.w	r3, r3, #4
     516:	4618      	mov	r0, r3
     518:	6839      	ldr	r1, [r7, #0]
     51a:	f001 fced 	bl	1ef8 <HW_set_32bit_reg>

    /* Set positive edge to 0 for all PWMs. */
    HAL_set_32bit_reg( pwm_inst->address, PWM1_POSEDGE, 0u );
     51e:	68fb      	ldr	r3, [r7, #12]
     520:	681b      	ldr	r3, [r3, #0]
     522:	f103 0310 	add.w	r3, r3, #16
     526:	4618      	mov	r0, r3
     528:	f04f 0100 	mov.w	r1, #0
     52c:	f001 fce4 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM2_POSEDGE, 0u );
     530:	68fb      	ldr	r3, [r7, #12]
     532:	681b      	ldr	r3, [r3, #0]
     534:	f103 0318 	add.w	r3, r3, #24
     538:	4618      	mov	r0, r3
     53a:	f04f 0100 	mov.w	r1, #0
     53e:	f001 fcdb 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM3_POSEDGE, 0u );
     542:	68fb      	ldr	r3, [r7, #12]
     544:	681b      	ldr	r3, [r3, #0]
     546:	f103 0320 	add.w	r3, r3, #32
     54a:	4618      	mov	r0, r3
     54c:	f04f 0100 	mov.w	r1, #0
     550:	f001 fcd2 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM4_POSEDGE, 0u );
     554:	68fb      	ldr	r3, [r7, #12]
     556:	681b      	ldr	r3, [r3, #0]
     558:	f103 0328 	add.w	r3, r3, #40	; 0x28
     55c:	4618      	mov	r0, r3
     55e:	f04f 0100 	mov.w	r1, #0
     562:	f001 fcc9 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM5_POSEDGE, 0u );
     566:	68fb      	ldr	r3, [r7, #12]
     568:	681b      	ldr	r3, [r3, #0]
     56a:	f103 0330 	add.w	r3, r3, #48	; 0x30
     56e:	4618      	mov	r0, r3
     570:	f04f 0100 	mov.w	r1, #0
     574:	f001 fcc0 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM6_POSEDGE, 0u );
     578:	68fb      	ldr	r3, [r7, #12]
     57a:	681b      	ldr	r3, [r3, #0]
     57c:	f103 0338 	add.w	r3, r3, #56	; 0x38
     580:	4618      	mov	r0, r3
     582:	f04f 0100 	mov.w	r1, #0
     586:	f001 fcb7 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM7_POSEDGE, 0u );
     58a:	68fb      	ldr	r3, [r7, #12]
     58c:	681b      	ldr	r3, [r3, #0]
     58e:	f103 0340 	add.w	r3, r3, #64	; 0x40
     592:	4618      	mov	r0, r3
     594:	f04f 0100 	mov.w	r1, #0
     598:	f001 fcae 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM8_POSEDGE, 0u );
     59c:	68fb      	ldr	r3, [r7, #12]
     59e:	681b      	ldr	r3, [r3, #0]
     5a0:	f103 0348 	add.w	r3, r3, #72	; 0x48
     5a4:	4618      	mov	r0, r3
     5a6:	f04f 0100 	mov.w	r1, #0
     5aa:	f001 fca5 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM9_POSEDGE, 0u );
     5ae:	68fb      	ldr	r3, [r7, #12]
     5b0:	681b      	ldr	r3, [r3, #0]
     5b2:	f103 0350 	add.w	r3, r3, #80	; 0x50
     5b6:	4618      	mov	r0, r3
     5b8:	f04f 0100 	mov.w	r1, #0
     5bc:	f001 fc9c 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM10_POSEDGE, 0u );
     5c0:	68fb      	ldr	r3, [r7, #12]
     5c2:	681b      	ldr	r3, [r3, #0]
     5c4:	f103 0358 	add.w	r3, r3, #88	; 0x58
     5c8:	4618      	mov	r0, r3
     5ca:	f04f 0100 	mov.w	r1, #0
     5ce:	f001 fc93 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM11_POSEDGE, 0u );
     5d2:	68fb      	ldr	r3, [r7, #12]
     5d4:	681b      	ldr	r3, [r3, #0]
     5d6:	f103 0360 	add.w	r3, r3, #96	; 0x60
     5da:	4618      	mov	r0, r3
     5dc:	f04f 0100 	mov.w	r1, #0
     5e0:	f001 fc8a 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM12_POSEDGE, 0u );
     5e4:	68fb      	ldr	r3, [r7, #12]
     5e6:	681b      	ldr	r3, [r3, #0]
     5e8:	f103 0368 	add.w	r3, r3, #104	; 0x68
     5ec:	4618      	mov	r0, r3
     5ee:	f04f 0100 	mov.w	r1, #0
     5f2:	f001 fc81 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM13_POSEDGE, 0u );
     5f6:	68fb      	ldr	r3, [r7, #12]
     5f8:	681b      	ldr	r3, [r3, #0]
     5fa:	f103 0370 	add.w	r3, r3, #112	; 0x70
     5fe:	4618      	mov	r0, r3
     600:	f04f 0100 	mov.w	r1, #0
     604:	f001 fc78 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM14_POSEDGE, 0u );
     608:	68fb      	ldr	r3, [r7, #12]
     60a:	681b      	ldr	r3, [r3, #0]
     60c:	f103 0378 	add.w	r3, r3, #120	; 0x78
     610:	4618      	mov	r0, r3
     612:	f04f 0100 	mov.w	r1, #0
     616:	f001 fc6f 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM15_POSEDGE, 0u );
     61a:	68fb      	ldr	r3, [r7, #12]
     61c:	681b      	ldr	r3, [r3, #0]
     61e:	f103 0380 	add.w	r3, r3, #128	; 0x80
     622:	4618      	mov	r0, r3
     624:	f04f 0100 	mov.w	r1, #0
     628:	f001 fc66 	bl	1ef8 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM16_POSEDGE, 0u );
     62c:	68fb      	ldr	r3, [r7, #12]
     62e:	681b      	ldr	r3, [r3, #0]
     630:	f103 0388 	add.w	r3, r3, #136	; 0x88
     634:	4618      	mov	r0, r3
     636:	f04f 0100 	mov.w	r1, #0
     63a:	f001 fc5d 	bl	1ef8 <HW_set_32bit_reg>
}
     63e:	f107 0720 	add.w	r7, r7, #32
     642:	46bd      	mov	sp, r7
     644:	bd80      	pop	{r7, pc}
     646:	bf00      	nop

00000648 <PWM_enable>:
void PWM_enable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     648:	b580      	push	{r7, lr}
     64a:	b08a      	sub	sp, #40	; 0x28
     64c:	af00      	add	r7, sp, #0
     64e:	6078      	str	r0, [r7, #4]
     650:	460b      	mov	r3, r1
     652:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     654:	78fb      	ldrb	r3, [r7, #3]
     656:	2b00      	cmp	r3, #0
     658:	d111      	bne.n	67e <PWM_enable+0x36>
     65a:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     65e:	f2c0 0300 	movt	r3, #0
     662:	f107 0c18 	add.w	ip, r7, #24
     666:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     668:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     66c:	f8ac 3000 	strh.w	r3, [ip]
     670:	f107 0318 	add.w	r3, r7, #24
     674:	4618      	mov	r0, r3
     676:	f04f 01d3 	mov.w	r1, #211	; 0xd3
     67a:	f001 fc29 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     67e:	78fb      	ldrb	r3, [r7, #3]
     680:	2b10      	cmp	r3, #16
     682:	d911      	bls.n	6a8 <PWM_enable+0x60>
     684:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     688:	f2c0 0300 	movt	r3, #0
     68c:	f107 0c08 	add.w	ip, r7, #8
     690:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     692:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     696:	f8ac 3000 	strh.w	r3, [ip]
     69a:	f107 0308 	add.w	r3, r7, #8
     69e:	4618      	mov	r0, r3
     6a0:	f04f 01d4 	mov.w	r1, #212	; 0xd4
     6a4:	f001 fc14 	bl	1ed0 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     6a8:	78fb      	ldrb	r3, [r7, #3]
     6aa:	2b00      	cmp	r3, #0
     6ac:	d046      	beq.n	73c <PWM_enable+0xf4>
     6ae:	78fb      	ldrb	r3, [r7, #3]
     6b0:	2b10      	cmp	r3, #16
     6b2:	d843      	bhi.n	73c <PWM_enable+0xf4>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     6b4:	78fa      	ldrb	r2, [r7, #3]
     6b6:	f24d 53d4 	movw	r3, #54740	; 0xd5d4
     6ba:	f2c0 0300 	movt	r3, #0
     6be:	5c9b      	ldrb	r3, [r3, r2]
     6c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if ( pwm_id < PWM_9 )
     6c4:	78fb      	ldrb	r3, [r7, #3]
     6c6:	2b08      	cmp	r3, #8
     6c8:	d81c      	bhi.n	704 <PWM_enable+0xbc>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     6ca:	687b      	ldr	r3, [r7, #4]
     6cc:	681b      	ldr	r3, [r3, #0]
     6ce:	f103 0308 	add.w	r3, r3, #8
     6d2:	4618      	mov	r0, r3
     6d4:	f001 fc42 	bl	1f5c <HW_get_8bit_reg>
     6d8:	4603      	mov	r3, r0
     6da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables |= pwm_id_mask;
     6de:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
     6e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     6e6:	ea42 0303 	orr.w	r3, r2, r3
     6ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     6ee:	687b      	ldr	r3, [r7, #4]
     6f0:	681b      	ldr	r3, [r3, #0]
     6f2:	f103 0208 	add.w	r2, r3, #8
     6f6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     6fa:	4610      	mov	r0, r2
     6fc:	4619      	mov	r1, r3
     6fe:	f001 fc2b 	bl	1f58 <HW_set_8bit_reg>
     702:	e01b      	b.n	73c <PWM_enable+0xf4>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     704:	687b      	ldr	r3, [r7, #4]
     706:	681b      	ldr	r3, [r3, #0]
     708:	f103 030c 	add.w	r3, r3, #12
     70c:	4618      	mov	r0, r3
     70e:	f001 fc25 	bl	1f5c <HW_get_8bit_reg>
     712:	4603      	mov	r3, r0
     714:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables |= pwm_id_mask;
     718:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
     71c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     720:	ea42 0303 	orr.w	r3, r2, r3
     724:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     728:	687b      	ldr	r3, [r7, #4]
     72a:	681b      	ldr	r3, [r3, #0]
     72c:	f103 020c 	add.w	r2, r3, #12
     730:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     734:	4610      	mov	r0, r2
     736:	4619      	mov	r1, r3
     738:	f001 fc0e 	bl	1f58 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
     73c:	f107 0728 	add.w	r7, r7, #40	; 0x28
     740:	46bd      	mov	sp, r7
     742:	bd80      	pop	{r7, pc}

00000744 <PWM_disable>:
void PWM_disable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     744:	b580      	push	{r7, lr}
     746:	b08a      	sub	sp, #40	; 0x28
     748:	af00      	add	r7, sp, #0
     74a:	6078      	str	r0, [r7, #4]
     74c:	460b      	mov	r3, r1
     74e:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     750:	78fb      	ldrb	r3, [r7, #3]
     752:	2b00      	cmp	r3, #0
     754:	d111      	bne.n	77a <PWM_disable+0x36>
     756:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     75a:	f2c0 0300 	movt	r3, #0
     75e:	f107 0c18 	add.w	ip, r7, #24
     762:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     764:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     768:	f8ac 3000 	strh.w	r3, [ip]
     76c:	f107 0318 	add.w	r3, r7, #24
     770:	4618      	mov	r0, r3
     772:	f240 1101 	movw	r1, #257	; 0x101
     776:	f001 fbab 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     77a:	78fb      	ldrb	r3, [r7, #3]
     77c:	2b10      	cmp	r3, #16
     77e:	d911      	bls.n	7a4 <PWM_disable+0x60>
     780:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     784:	f2c0 0300 	movt	r3, #0
     788:	f107 0c08 	add.w	ip, r7, #8
     78c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     78e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     792:	f8ac 3000 	strh.w	r3, [ip]
     796:	f107 0308 	add.w	r3, r7, #8
     79a:	4618      	mov	r0, r3
     79c:	f44f 7181 	mov.w	r1, #258	; 0x102
     7a0:	f001 fb96 	bl	1ed0 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     7a4:	78fb      	ldrb	r3, [r7, #3]
     7a6:	2b00      	cmp	r3, #0
     7a8:	d04c      	beq.n	844 <PWM_disable+0x100>
     7aa:	78fb      	ldrb	r3, [r7, #3]
     7ac:	2b10      	cmp	r3, #16
     7ae:	d849      	bhi.n	844 <PWM_disable+0x100>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     7b0:	78fa      	ldrb	r2, [r7, #3]
     7b2:	f24d 53d4 	movw	r3, #54740	; 0xd5d4
     7b6:	f2c0 0300 	movt	r3, #0
     7ba:	5c9b      	ldrb	r3, [r3, r2]
     7bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if ( pwm_id < PWM_9 )
     7c0:	78fb      	ldrb	r3, [r7, #3]
     7c2:	2b08      	cmp	r3, #8
     7c4:	d81f      	bhi.n	806 <PWM_disable+0xc2>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     7c6:	687b      	ldr	r3, [r7, #4]
     7c8:	681b      	ldr	r3, [r3, #0]
     7ca:	f103 0308 	add.w	r3, r3, #8
     7ce:	4618      	mov	r0, r3
     7d0:	f001 fbc4 	bl	1f5c <HW_get_8bit_reg>
     7d4:	4603      	mov	r3, r0
     7d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables &= (uint8_t)~pwm_id_mask;
     7da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     7de:	ea6f 0303 	mvn.w	r3, r3
     7e2:	b2da      	uxtb	r2, r3
     7e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     7e8:	ea02 0303 	and.w	r3, r2, r3
     7ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     7f0:	687b      	ldr	r3, [r7, #4]
     7f2:	681b      	ldr	r3, [r3, #0]
     7f4:	f103 0208 	add.w	r2, r3, #8
     7f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     7fc:	4610      	mov	r0, r2
     7fe:	4619      	mov	r1, r3
     800:	f001 fbaa 	bl	1f58 <HW_set_8bit_reg>
     804:	e01e      	b.n	844 <PWM_disable+0x100>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     806:	687b      	ldr	r3, [r7, #4]
     808:	681b      	ldr	r3, [r3, #0]
     80a:	f103 030c 	add.w	r3, r3, #12
     80e:	4618      	mov	r0, r3
     810:	f001 fba4 	bl	1f5c <HW_get_8bit_reg>
     814:	4603      	mov	r3, r0
     816:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables &= (uint8_t)~pwm_id_mask;
     81a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
     81e:	ea6f 0303 	mvn.w	r3, r3
     822:	b2da      	uxtb	r2, r3
     824:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     828:	ea02 0303 	and.w	r3, r2, r3
     82c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
     830:	687b      	ldr	r3, [r7, #4]
     832:	681b      	ldr	r3, [r3, #0]
     834:	f103 020c 	add.w	r2, r3, #12
     838:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
     83c:	4610      	mov	r0, r2
     83e:	4619      	mov	r1, r3
     840:	f001 fb8a 	bl	1f58 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
     844:	f107 0728 	add.w	r7, r7, #40	; 0x28
     848:	46bd      	mov	sp, r7
     84a:	bd80      	pop	{r7, pc}

0000084c <PWM_enable_synch_update>:
 */
void PWM_enable_synch_update
(
    pwm_instance_t * pwm_inst
)
{
     84c:	b580      	push	{r7, lr}
     84e:	b086      	sub	sp, #24
     850:	af00      	add	r7, sp, #0
     852:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 1u );
     854:	687b      	ldr	r3, [r7, #4]
     856:	681b      	ldr	r3, [r3, #0]
     858:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     85c:	4618      	mov	r0, r3
     85e:	f04f 0101 	mov.w	r1, #1
     862:	f001 fb61 	bl	1f28 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 1u)
     866:	687b      	ldr	r3, [r7, #4]
     868:	681b      	ldr	r3, [r3, #0]
     86a:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     86e:	4618      	mov	r0, r3
     870:	f001 fb5c 	bl	1f2c <HW_get_16bit_reg>
     874:	4603      	mov	r3, r0
     876:	2b01      	cmp	r3, #1
     878:	d011      	beq.n	89e <PWM_enable_synch_update+0x52>
     87a:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     87e:	f2c0 0300 	movt	r3, #0
     882:	f107 0c08 	add.w	ip, r7, #8
     886:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     888:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     88c:	f8ac 3000 	strh.w	r3, [ip]
     890:	f107 0308 	add.w	r3, r7, #8
     894:	4618      	mov	r0, r3
     896:	f44f 7198 	mov.w	r1, #304	; 0x130
     89a:	f001 fb19 	bl	1ed0 <HAL_assert_fail>
}
     89e:	f107 0718 	add.w	r7, r7, #24
     8a2:	46bd      	mov	sp, r7
     8a4:	bd80      	pop	{r7, pc}
     8a6:	bf00      	nop

000008a8 <PWM_disable_synch_update>:
 */
void PWM_disable_synch_update
(
   pwm_instance_t * pwm_inst
)
{
     8a8:	b580      	push	{r7, lr}
     8aa:	b086      	sub	sp, #24
     8ac:	af00      	add	r7, sp, #0
     8ae:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 0u );
     8b0:	687b      	ldr	r3, [r7, #4]
     8b2:	681b      	ldr	r3, [r3, #0]
     8b4:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     8b8:	4618      	mov	r0, r3
     8ba:	f04f 0100 	mov.w	r1, #0
     8be:	f001 fb33 	bl	1f28 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 0u)
     8c2:	687b      	ldr	r3, [r7, #4]
     8c4:	681b      	ldr	r3, [r3, #0]
     8c6:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     8ca:	4618      	mov	r0, r3
     8cc:	f001 fb2e 	bl	1f2c <HW_get_16bit_reg>
     8d0:	4603      	mov	r3, r0
     8d2:	2b00      	cmp	r3, #0
     8d4:	d011      	beq.n	8fa <PWM_disable_synch_update+0x52>
     8d6:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     8da:	f2c0 0300 	movt	r3, #0
     8de:	f107 0c08 	add.w	ip, r7, #8
     8e2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     8e4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     8e8:	f8ac 3000 	strh.w	r3, [ip]
     8ec:	f107 0308 	add.w	r3, r7, #8
     8f0:	4618      	mov	r0, r3
     8f2:	f44f 71a1 	mov.w	r1, #322	; 0x142
     8f6:	f001 faeb 	bl	1ed0 <HAL_assert_fail>
}
     8fa:	f107 0718 	add.w	r7, r7, #24
     8fe:	46bd      	mov	sp, r7
     900:	bd80      	pop	{r7, pc}
     902:	bf00      	nop

00000904 <PWM_set_duty_cycle>:
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle
)
{
     904:	b580      	push	{r7, lr}
     906:	b098      	sub	sp, #96	; 0x60
     908:	af00      	add	r7, sp, #0
     90a:	60f8      	str	r0, [r7, #12]
     90c:	460b      	mov	r3, r1
     90e:	607a      	str	r2, [r7, #4]
     910:	72fb      	strb	r3, [r7, #11]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     912:	7afb      	ldrb	r3, [r7, #11]
     914:	2b00      	cmp	r3, #0
     916:	d111      	bne.n	93c <PWM_set_duty_cycle+0x38>
     918:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     91c:	f2c0 0300 	movt	r3, #0
     920:	f107 0c44 	add.w	ip, r7, #68	; 0x44
     924:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     926:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     92a:	f8ac 3000 	strh.w	r3, [ip]
     92e:	f107 0344 	add.w	r3, r7, #68	; 0x44
     932:	4618      	mov	r0, r3
     934:	f44f 71a9 	mov.w	r1, #338	; 0x152
     938:	f001 faca 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     93c:	7afb      	ldrb	r3, [r7, #11]
     93e:	2b10      	cmp	r3, #16
     940:	d911      	bls.n	966 <PWM_set_duty_cycle+0x62>
     942:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     946:	f2c0 0300 	movt	r3, #0
     94a:	f107 0c34 	add.w	ip, r7, #52	; 0x34
     94e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     950:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     954:	f8ac 3000 	strh.w	r3, [ip]
     958:	f107 0334 	add.w	r3, r7, #52	; 0x34
     95c:	4618      	mov	r0, r3
     95e:	f240 1153 	movw	r1, #339	; 0x153
     962:	f001 fab5 	bl	1ed0 <HAL_assert_fail>

    /* Assertion will ensure duty cycle is less than or equal to period value. */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     966:	68fb      	ldr	r3, [r7, #12]
     968:	681b      	ldr	r3, [r3, #0]
     96a:	f103 0304 	add.w	r3, r3, #4
     96e:	4618      	mov	r0, r3
     970:	f001 fac4 	bl	1efc <HW_get_32bit_reg>
     974:	4603      	mov	r3, r0
     976:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_ASSERT( duty_cycle <= period );
     978:	687a      	ldr	r2, [r7, #4]
     97a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     97c:	429a      	cmp	r2, r3
     97e:	d911      	bls.n	9a4 <PWM_set_duty_cycle+0xa0>
     980:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     984:	f2c0 0300 	movt	r3, #0
     988:	f107 0c24 	add.w	ip, r7, #36	; 0x24
     98c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     98e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     992:	f8ac 3000 	strh.w	r3, [ip]
     996:	f107 0324 	add.w	r3, r7, #36	; 0x24
     99a:	4618      	mov	r0, r3
     99c:	f44f 71ad 	mov.w	r1, #346	; 0x15a
     9a0:	f001 fa96 	bl	1ed0 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     9a4:	7afb      	ldrb	r3, [r7, #11]
     9a6:	2b00      	cmp	r3, #0
     9a8:	d057      	beq.n	a5a <PWM_set_duty_cycle+0x156>
     9aa:	7afb      	ldrb	r3, [r7, #11]
     9ac:	2b10      	cmp	r3, #16
     9ae:	d854      	bhi.n	a5a <PWM_set_duty_cycle+0x156>
    {
        if ( duty_cycle == 0u )
     9b0:	687b      	ldr	r3, [r7, #4]
     9b2:	2b00      	cmp	r3, #0
     9b4:	d105      	bne.n	9c2 <PWM_set_duty_cycle+0xbe>
        {
            PWM_disable( pwm_inst, pwm_id );
     9b6:	7afb      	ldrb	r3, [r7, #11]
     9b8:	68f8      	ldr	r0, [r7, #12]
     9ba:	4619      	mov	r1, r3
     9bc:	f7ff fec2 	bl	744 <PWM_disable>
     9c0:	e04b      	b.n	a5a <PWM_set_duty_cycle+0x156>
        }
        else
        {
            HW_set_32bit_reg
     9c2:	68fb      	ldr	r3, [r7, #12]
     9c4:	681a      	ldr	r2, [r3, #0]
     9c6:	7af9      	ldrb	r1, [r7, #11]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     9c8:	f24d 630c 	movw	r3, #54796	; 0xd60c
     9cc:	f2c0 0300 	movt	r3, #0
     9d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        {
            PWM_disable( pwm_inst, pwm_id );
        }
        else
        {
            HW_set_32bit_reg
     9d4:	4413      	add	r3, r2
     9d6:	4618      	mov	r0, r3
     9d8:	f04f 0100 	mov.w	r1, #0
     9dc:	f001 fa8c 	bl	1ef8 <HW_set_32bit_reg>
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
     9e0:	68fb      	ldr	r3, [r7, #12]
     9e2:	681a      	ldr	r2, [r3, #0]
     9e4:	7af9      	ldrb	r1, [r7, #11]
               (
                 pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     9e6:	f24d 6350 	movw	r3, #54864	; 0xd650
     9ea:	f2c0 0300 	movt	r3, #0
     9ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
     9f2:	4413      	add	r3, r2
     9f4:	4618      	mov	r0, r3
     9f6:	6879      	ldr	r1, [r7, #4]
     9f8:	f001 fa7e 	bl	1ef8 <HW_set_32bit_reg>
#ifndef NDEBUG
        {
            uint8_t edge_value ;
            addr_t neg_addr;

            neg_addr = g_pwm_negedge_offset_lut[pwm_id] ;
     9fc:	7afa      	ldrb	r2, [r7, #11]
     9fe:	f24d 6350 	movw	r3, #54864	; 0xd650
     a02:	f2c0 0300 	movt	r3, #0
     a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     a0a:	65fb      	str	r3, [r7, #92]	; 0x5c
            edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
     a0c:	68fb      	ldr	r3, [r7, #12]
     a0e:	681a      	ldr	r2, [r3, #0]
     a10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     a12:	4413      	add	r3, r2
     a14:	4618      	mov	r0, r3
     a16:	f001 faa1 	bl	1f5c <HW_get_8bit_reg>
     a1a:	4603      	mov	r3, r0
     a1c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
            HAL_ASSERT( edge_value == (uint8_t)duty_cycle )
     a20:	687b      	ldr	r3, [r7, #4]
     a22:	b2db      	uxtb	r3, r3
     a24:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
     a28:	429a      	cmp	r2, r3
     a2a:	d011      	beq.n	a50 <PWM_set_duty_cycle+0x14c>
     a2c:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     a30:	f2c0 0300 	movt	r3, #0
     a34:	f107 0c14 	add.w	ip, r7, #20
     a38:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     a3a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     a3e:	f8ac 3000 	strh.w	r3, [ip]
     a42:	f107 0314 	add.w	r3, r7, #20
     a46:	4618      	mov	r0, r3
     a48:	f240 117d 	movw	r1, #381	; 0x17d
     a4c:	f001 fa40 	bl	1ed0 <HAL_assert_fail>
        }
#endif
            PWM_enable( pwm_inst, pwm_id );
     a50:	7afb      	ldrb	r3, [r7, #11]
     a52:	68f8      	ldr	r0, [r7, #12]
     a54:	4619      	mov	r1, r3
     a56:	f7ff fdf7 	bl	648 <PWM_enable>
        }
    }
}
     a5a:	f107 0760 	add.w	r7, r7, #96	; 0x60
     a5e:	46bd      	mov	sp, r7
     a60:	bd80      	pop	{r7, pc}
     a62:	bf00      	nop

00000a64 <PWM_set_edges>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t pos_edge,
    uint32_t neg_edge
)
{
     a64:	b580      	push	{r7, lr}
     a66:	b0a2      	sub	sp, #136	; 0x88
     a68:	af00      	add	r7, sp, #0
     a6a:	60f8      	str	r0, [r7, #12]
     a6c:	607a      	str	r2, [r7, #4]
     a6e:	603b      	str	r3, [r7, #0]
     a70:	460b      	mov	r3, r1
     a72:	72fb      	strb	r3, [r7, #11]
    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     a74:	7afb      	ldrb	r3, [r7, #11]
     a76:	2b00      	cmp	r3, #0
     a78:	d111      	bne.n	a9e <PWM_set_edges+0x3a>
     a7a:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     a7e:	f2c0 0300 	movt	r3, #0
     a82:	f107 0c64 	add.w	ip, r7, #100	; 0x64
     a86:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     a88:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     a8c:	f8ac 3000 	strh.w	r3, [ip]
     a90:	f107 0364 	add.w	r3, r7, #100	; 0x64
     a94:	4618      	mov	r0, r3
     a96:	f44f 71c9 	mov.w	r1, #402	; 0x192
     a9a:	f001 fa19 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     a9e:	7afb      	ldrb	r3, [r7, #11]
     aa0:	2b10      	cmp	r3, #16
     aa2:	d911      	bls.n	ac8 <PWM_set_edges+0x64>
     aa4:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     aa8:	f2c0 0300 	movt	r3, #0
     aac:	f107 0c54 	add.w	ip, r7, #84	; 0x54
     ab0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     ab2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     ab6:	f8ac 3000 	strh.w	r3, [ip]
     aba:	f107 0354 	add.w	r3, r7, #84	; 0x54
     abe:	4618      	mov	r0, r3
     ac0:	f240 1193 	movw	r1, #403	; 0x193
     ac4:	f001 fa04 	bl	1ed0 <HAL_assert_fail>
     * period value.
     */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     ac8:	68fb      	ldr	r3, [r7, #12]
     aca:	681b      	ldr	r3, [r3, #0]
     acc:	f103 0304 	add.w	r3, r3, #4
     ad0:	4618      	mov	r0, r3
     ad2:	f001 fa13 	bl	1efc <HW_get_32bit_reg>
     ad6:	4603      	mov	r3, r0
     ad8:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_ASSERT( pos_edge <= period );
     ada:	687a      	ldr	r2, [r7, #4]
     adc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     ade:	429a      	cmp	r2, r3
     ae0:	d911      	bls.n	b06 <PWM_set_edges+0xa2>
     ae2:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     ae6:	f2c0 0300 	movt	r3, #0
     aea:	f107 0c44 	add.w	ip, r7, #68	; 0x44
     aee:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     af0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     af4:	f8ac 3000 	strh.w	r3, [ip]
     af8:	f107 0344 	add.w	r3, r7, #68	; 0x44
     afc:	4618      	mov	r0, r3
     afe:	f240 119d 	movw	r1, #413	; 0x19d
     b02:	f001 f9e5 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( neg_edge <= period );
     b06:	683a      	ldr	r2, [r7, #0]
     b08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     b0a:	429a      	cmp	r2, r3
     b0c:	d911      	bls.n	b32 <PWM_set_edges+0xce>
     b0e:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     b12:	f2c0 0300 	movt	r3, #0
     b16:	f107 0c34 	add.w	ip, r7, #52	; 0x34
     b1a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     b1c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     b20:	f8ac 3000 	strh.w	r3, [ip]
     b24:	f107 0334 	add.w	r3, r7, #52	; 0x34
     b28:	4618      	mov	r0, r3
     b2a:	f44f 71cf 	mov.w	r1, #414	; 0x19e
     b2e:	f001 f9cf 	bl	1ed0 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     b32:	7afb      	ldrb	r3, [r7, #11]
     b34:	2b00      	cmp	r3, #0
     b36:	d074      	beq.n	c22 <PWM_set_edges+0x1be>
     b38:	7afb      	ldrb	r3, [r7, #11]
     b3a:	2b10      	cmp	r3, #16
     b3c:	d871      	bhi.n	c22 <PWM_set_edges+0x1be>
    {
        HW_set_32bit_reg
     b3e:	68fb      	ldr	r3, [r7, #12]
     b40:	681a      	ldr	r2, [r3, #0]
     b42:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     b44:	f24d 630c 	movw	r3, #54796	; 0xd60c
     b48:	f2c0 0300 	movt	r3, #0
     b4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    {
        HW_set_32bit_reg
     b50:	4413      	add	r3, r2
     b52:	4618      	mov	r0, r3
     b54:	6879      	ldr	r1, [r7, #4]
     b56:	f001 f9cf 	bl	1ef8 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t pos_addr;

        pos_addr = g_pwm_posedge_offset_lut[pwm_id];
     b5a:	7afa      	ldrb	r2, [r7, #11]
     b5c:	f24d 630c 	movw	r3, #54796	; 0xd60c
     b60:	f2c0 0300 	movt	r3, #0
     b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     b68:	67fb      	str	r3, [r7, #124]	; 0x7c
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
     b6a:	68fb      	ldr	r3, [r7, #12]
     b6c:	681a      	ldr	r2, [r3, #0]
     b6e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
     b70:	4413      	add	r3, r2
     b72:	4618      	mov	r0, r3
     b74:	f001 f9f2 	bl	1f5c <HW_get_8bit_reg>
     b78:	4603      	mov	r3, r0
     b7a:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
     b7e:	687b      	ldr	r3, [r7, #4]
     b80:	b2db      	uxtb	r3, r3
     b82:	f897 207b 	ldrb.w	r2, [r7, #123]	; 0x7b
     b86:	429a      	cmp	r2, r3
     b88:	d011      	beq.n	bae <PWM_set_edges+0x14a>
     b8a:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     b8e:	f2c0 0300 	movt	r3, #0
     b92:	f107 0c24 	add.w	ip, r7, #36	; 0x24
     b96:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     b98:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     b9c:	f8ac 3000 	strh.w	r3, [ip]
     ba0:	f107 0324 	add.w	r3, r7, #36	; 0x24
     ba4:	4618      	mov	r0, r3
     ba6:	f240 11b5 	movw	r1, #437	; 0x1b5
     baa:	f001 f991 	bl	1ed0 <HAL_assert_fail>
    }
#endif

        HW_set_32bit_reg
     bae:	68fb      	ldr	r3, [r7, #12]
     bb0:	681a      	ldr	r2, [r3, #0]
     bb2:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     bb4:	f24d 6350 	movw	r3, #54864	; 0xd650
     bb8:	f2c0 0300 	movt	r3, #0
     bbc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    }
#endif

        HW_set_32bit_reg
     bc0:	4413      	add	r3, r2
     bc2:	4618      	mov	r0, r3
     bc4:	6839      	ldr	r1, [r7, #0]
     bc6:	f001 f997 	bl	1ef8 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t neg_addr;

        neg_addr = g_pwm_negedge_offset_lut[pwm_id];
     bca:	7afa      	ldrb	r2, [r7, #11]
     bcc:	f24d 6350 	movw	r3, #54864	; 0xd650
     bd0:	f2c0 0300 	movt	r3, #0
     bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     bd8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
     bdc:	68fb      	ldr	r3, [r7, #12]
     bde:	681a      	ldr	r2, [r3, #0]
     be0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
     be4:	4413      	add	r3, r2
     be6:	4618      	mov	r0, r3
     be8:	f001 f9b8 	bl	1f5c <HW_get_8bit_reg>
     bec:	4603      	mov	r3, r0
     bee:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
        HAL_ASSERT( edge_value == (uint8_t)neg_edge )
     bf2:	683b      	ldr	r3, [r7, #0]
     bf4:	b2db      	uxtb	r3, r3
     bf6:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
     bfa:	429a      	cmp	r2, r3
     bfc:	d011      	beq.n	c22 <PWM_set_edges+0x1be>
     bfe:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     c02:	f2c0 0300 	movt	r3, #0
     c06:	f107 0c14 	add.w	ip, r7, #20
     c0a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     c0c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     c10:	f8ac 3000 	strh.w	r3, [ip]
     c14:	f107 0314 	add.w	r3, r7, #20
     c18:	4618      	mov	r0, r3
     c1a:	f44f 71e5 	mov.w	r1, #458	; 0x1ca
     c1e:	f001 f957 	bl	1ed0 <HAL_assert_fail>
    }
#endif
    }
}
     c22:	f107 0788 	add.w	r7, r7, #136	; 0x88
     c26:	46bd      	mov	sp, r7
     c28:	bd80      	pop	{r7, pc}
     c2a:	bf00      	nop

00000c2c <PWM_get_duty_cycle>:
uint32_t PWM_get_duty_cycle
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     c2c:	b580      	push	{r7, lr}
     c2e:	b090      	sub	sp, #64	; 0x40
     c30:	af00      	add	r7, sp, #0
     c32:	6078      	str	r0, [r7, #4]
     c34:	460b      	mov	r3, r1
     c36:	70fb      	strb	r3, [r7, #3]
    uint32_t pos_edge ;
    uint32_t neg_edge ;
    uint32_t duty_cycle = 0u;
     c38:	f04f 0300 	mov.w	r3, #0
     c3c:	637b      	str	r3, [r7, #52]	; 0x34
    uint32_t period ;
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     c3e:	78fb      	ldrb	r3, [r7, #3]
     c40:	2b00      	cmp	r3, #0
     c42:	d111      	bne.n	c68 <PWM_get_duty_cycle+0x3c>
     c44:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     c48:	f2c0 0300 	movt	r3, #0
     c4c:	f107 0c1c 	add.w	ip, r7, #28
     c50:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     c52:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     c56:	f8ac 3000 	strh.w	r3, [ip]
     c5a:	f107 031c 	add.w	r3, r7, #28
     c5e:	4618      	mov	r0, r3
     c60:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
     c64:	f001 f934 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     c68:	78fb      	ldrb	r3, [r7, #3]
     c6a:	2b10      	cmp	r3, #16
     c6c:	d911      	bls.n	c92 <PWM_get_duty_cycle+0x66>
     c6e:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     c72:	f2c0 0300 	movt	r3, #0
     c76:	f107 0c0c 	add.w	ip, r7, #12
     c7a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     c7c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     c80:	f8ac 3000 	strh.w	r3, [ip]
     c84:	f107 030c 	add.w	r3, r7, #12
     c88:	4618      	mov	r0, r3
     c8a:	f240 11e3 	movw	r1, #483	; 0x1e3
     c8e:	f001 f91f 	bl	1ed0 <HAL_assert_fail>

    if ((pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     c92:	78fb      	ldrb	r3, [r7, #3]
     c94:	2b00      	cmp	r3, #0
     c96:	d070      	beq.n	d7a <PWM_get_duty_cycle+0x14e>
     c98:	78fb      	ldrb	r3, [r7, #3]
     c9a:	2b10      	cmp	r3, #16
     c9c:	d86d      	bhi.n	d7a <PWM_get_duty_cycle+0x14e>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     c9e:	78fa      	ldrb	r2, [r7, #3]
     ca0:	f24d 53d4 	movw	r3, #54740	; 0xd5d4
     ca4:	f2c0 0300 	movt	r3, #0
     ca8:	5c9b      	ldrb	r3, [r3, r2]
     caa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

        /* Find out if the PWM output is enabled or disabled */
        if (pwm_id < PWM_9)
     cae:	78fb      	ldrb	r3, [r7, #3]
     cb0:	2b08      	cmp	r3, #8
     cb2:	d812      	bhi.n	cda <PWM_get_duty_cycle+0xae>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     cb4:	687b      	ldr	r3, [r7, #4]
     cb6:	681b      	ldr	r3, [r3, #0]
     cb8:	f103 0308 	add.w	r3, r3, #8
     cbc:	4618      	mov	r0, r3
     cbe:	f001 f94d 	bl	1f5c <HW_get_8bit_reg>
     cc2:	4603      	mov	r3, r0
     cc4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            pwm_enables &= pwm_id_mask;
     cc8:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
     ccc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
     cd0:	ea02 0303 	and.w	r3, r2, r3
     cd4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
     cd8:	e011      	b.n	cfe <PWM_get_duty_cycle+0xd2>
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     cda:	687b      	ldr	r3, [r7, #4]
     cdc:	681b      	ldr	r3, [r3, #0]
     cde:	f103 030c 	add.w	r3, r3, #12
     ce2:	4618      	mov	r0, r3
     ce4:	f001 f93a 	bl	1f5c <HW_get_8bit_reg>
     ce8:	4603      	mov	r3, r0
     cea:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            pwm_enables &= pwm_id_mask;
     cee:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
     cf2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
     cf6:	ea02 0303 	and.w	r3, r2, r3
     cfa:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
         *   requested.
         *
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
     cfe:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
     d02:	2b00      	cmp	r3, #0
     d04:	d039      	beq.n	d7a <PWM_get_duty_cycle+0x14e>
        {
            pos_edge = HW_get_32bit_reg
     d06:	687b      	ldr	r3, [r7, #4]
     d08:	681a      	ldr	r2, [r3, #0]
     d0a:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
     d0c:	f24d 630c 	movw	r3, #54796	; 0xd60c
     d10:	f2c0 0300 	movt	r3, #0
     d14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
        {
            pos_edge = HW_get_32bit_reg
     d18:	4413      	add	r3, r2
     d1a:	4618      	mov	r0, r3
     d1c:	f001 f8ee 	bl	1efc <HW_get_32bit_reg>
     d20:	4603      	mov	r3, r0
     d22:	62fb      	str	r3, [r7, #44]	; 0x2c
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
     d24:	687b      	ldr	r3, [r7, #4]
     d26:	681a      	ldr	r2, [r3, #0]
     d28:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
     d2a:	f24d 6350 	movw	r3, #54864	; 0xd650
     d2e:	f2c0 0300 	movt	r3, #0
     d32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            pos_edge = HW_get_32bit_reg
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
     d36:	4413      	add	r3, r2
     d38:	4618      	mov	r0, r3
     d3a:	f001 f8df 	bl	1efc <HW_get_32bit_reg>
     d3e:	4603      	mov	r3, r0
     d40:	633b      	str	r3, [r7, #48]	; 0x30
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
                        );

            period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     d42:	687b      	ldr	r3, [r7, #4]
     d44:	681b      	ldr	r3, [r3, #0]
     d46:	f103 0304 	add.w	r3, r3, #4
     d4a:	4618      	mov	r0, r3
     d4c:	f001 f8d6 	bl	1efc <HW_get_32bit_reg>
     d50:	4603      	mov	r3, r0
     d52:	63bb      	str	r3, [r7, #56]	; 0x38
             *   and this is also the reset state for the edge registers. The
             *   PWM_set_duty_cycle() and PWM_generate_aligned_wave() functions
             *   cannot set pos_edge = neg_edge, instead they simply disable
             *   the PWM output when duty_cycle = 0 is requested.
             */
            if (pos_edge <= neg_edge)
     d54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     d58:	429a      	cmp	r2, r3
     d5a:	d805      	bhi.n	d68 <PWM_get_duty_cycle+0x13c>
            {
                duty_cycle = neg_edge - pos_edge ;
     d5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     d60:	ebc3 0302 	rsb	r3, r3, r2
     d64:	637b      	str	r3, [r7, #52]	; 0x34
     d66:	e008      	b.n	d7a <PWM_get_duty_cycle+0x14e>
            }
            else
            {
                duty_cycle = (period - (pos_edge - neg_edge))+1u ;
     d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     d6c:	ebc3 0202 	rsb	r2, r3, r2
     d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     d72:	4413      	add	r3, r2
     d74:	f103 0301 	add.w	r3, r3, #1
     d78:	637b      	str	r3, [r7, #52]	; 0x34
            }
        }
    }

    return(duty_cycle);
     d7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
     d7c:	4618      	mov	r0, r3
     d7e:	f107 0740 	add.w	r7, r7, #64	; 0x40
     d82:	46bd      	mov	sp, r7
     d84:	bd80      	pop	{r7, pc}
     d86:	bf00      	nop

00000d88 <PWM_generate_aligned_wave>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle,
    pwm_wave_align_t alignment_type
)
{
     d88:	b580      	push	{r7, lr}
     d8a:	b09e      	sub	sp, #120	; 0x78
     d8c:	af00      	add	r7, sp, #0
     d8e:	60f8      	str	r0, [r7, #12]
     d90:	607a      	str	r2, [r7, #4]
     d92:	460a      	mov	r2, r1
     d94:	72fa      	strb	r2, [r7, #11]
     d96:	70fb      	strb	r3, [r7, #3]
    uint32_t period;
    uint32_t pos_edge = 0u;
     d98:	f04f 0300 	mov.w	r3, #0
     d9c:	66bb      	str	r3, [r7, #104]	; 0x68
    uint32_t neg_edge = 0u;
     d9e:	f04f 0300 	mov.w	r3, #0
     da2:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     da4:	7afb      	ldrb	r3, [r7, #11]
     da6:	2b00      	cmp	r3, #0
     da8:	d111      	bne.n	dce <PWM_generate_aligned_wave+0x46>
     daa:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     dae:	f2c0 0300 	movt	r3, #0
     db2:	f107 0c54 	add.w	ip, r7, #84	; 0x54
     db6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     db8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     dbc:	f8ac 3000 	strh.w	r3, [ip]
     dc0:	f107 0354 	add.w	r3, r7, #84	; 0x54
     dc4:	4618      	mov	r0, r3
     dc6:	f240 215e 	movw	r1, #606	; 0x25e
     dca:	f001 f881 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     dce:	7afb      	ldrb	r3, [r7, #11]
     dd0:	2b10      	cmp	r3, #16
     dd2:	d911      	bls.n	df8 <PWM_generate_aligned_wave+0x70>
     dd4:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     dd8:	f2c0 0300 	movt	r3, #0
     ddc:	f107 0c44 	add.w	ip, r7, #68	; 0x44
     de0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     de2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     de6:	f8ac 3000 	strh.w	r3, [ip]
     dea:	f107 0344 	add.w	r3, r7, #68	; 0x44
     dee:	4618      	mov	r0, r3
     df0:	f240 215f 	movw	r1, #607	; 0x25f
     df4:	f001 f86c 	bl	1ed0 <HAL_assert_fail>

    if( (pwm_id >= PWM_1) && (pwm_id <= PWM_16) )
     df8:	7afb      	ldrb	r3, [r7, #11]
     dfa:	2b00      	cmp	r3, #0
     dfc:	f000 80db 	beq.w	fb6 <PWM_generate_aligned_wave+0x22e>
     e00:	7afb      	ldrb	r3, [r7, #11]
     e02:	2b10      	cmp	r3, #16
     e04:	f200 80d7 	bhi.w	fb6 <PWM_generate_aligned_wave+0x22e>
    {
        period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     e08:	68fb      	ldr	r3, [r7, #12]
     e0a:	681b      	ldr	r3, [r3, #0]
     e0c:	f103 0304 	add.w	r3, r3, #4
     e10:	4618      	mov	r0, r3
     e12:	f001 f873 	bl	1efc <HW_get_32bit_reg>
     e16:	4603      	mov	r3, r0
     e18:	667b      	str	r3, [r7, #100]	; 0x64

        /*
         * Assertion will ensure duty cycle is less than or equal to
         * period value.
         */
        HAL_ASSERT( duty_cycle <= period );
     e1a:	687a      	ldr	r2, [r7, #4]
     e1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
     e1e:	429a      	cmp	r2, r3
     e20:	d911      	bls.n	e46 <PWM_generate_aligned_wave+0xbe>
     e22:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     e26:	f2c0 0300 	movt	r3, #0
     e2a:	f107 0c34 	add.w	ip, r7, #52	; 0x34
     e2e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     e30:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     e34:	f8ac 3000 	strh.w	r3, [ip]
     e38:	f107 0334 	add.w	r3, r7, #52	; 0x34
     e3c:	4618      	mov	r0, r3
     e3e:	f240 2169 	movw	r1, #617	; 0x269
     e42:	f001 f845 	bl	1ed0 <HAL_assert_fail>

        if( 0u == duty_cycle)
     e46:	687b      	ldr	r3, [r7, #4]
     e48:	2b00      	cmp	r3, #0
     e4a:	d105      	bne.n	e58 <PWM_generate_aligned_wave+0xd0>
             * this is the setting for PWM output toggle mode (50% duty cycle).
             * See CorePWM Handbook, Fig1-3, PWM4, for a description of toggle
             * mode.
             * Instead, for a duty cycle of 0, disable the PWM output.
             */
            PWM_disable( pwm_inst, pwm_id );
     e4c:	7afb      	ldrb	r3, [r7, #11]
     e4e:	68f8      	ldr	r0, [r7, #12]
     e50:	4619      	mov	r1, r3
     e52:	f7ff fc77 	bl	744 <PWM_disable>
     e56:	e0ae      	b.n	fb6 <PWM_generate_aligned_wave+0x22e>
        }
        else
        {
            switch(alignment_type)
     e58:	78fb      	ldrb	r3, [r7, #3]
     e5a:	2b01      	cmp	r3, #1
     e5c:	d009      	beq.n	e72 <PWM_generate_aligned_wave+0xea>
     e5e:	2b02      	cmp	r3, #2
     e60:	d02a      	beq.n	eb8 <PWM_generate_aligned_wave+0x130>
     e62:	2b00      	cmp	r3, #0
     e64:	d132      	bne.n	ecc <PWM_generate_aligned_wave+0x144>
            {
                case PWM_LEFT_ALIGN :
                    pos_edge = 0u;
     e66:	f04f 0300 	mov.w	r3, #0
     e6a:	66bb      	str	r3, [r7, #104]	; 0x68
                    neg_edge = duty_cycle;
     e6c:	687b      	ldr	r3, [r7, #4]
     e6e:	66fb      	str	r3, [r7, #108]	; 0x6c
                    break;
     e70:	e02c      	b.n	ecc <PWM_generate_aligned_wave+0x144>

                case PWM_CENTER_ALIGN :
                    if( (uint32_t)0x1 & (period ^ duty_cycle))
     e72:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     e74:	687b      	ldr	r3, [r7, #4]
     e76:	ea82 0303 	eor.w	r3, r2, r3
     e7a:	f003 0301 	and.w	r3, r3, #1
     e7e:	b2db      	uxtb	r3, r3
     e80:	2b00      	cmp	r3, #0
     e82:	d00d      	beq.n	ea0 <PWM_generate_aligned_wave+0x118>
                         * an odd number, then the duty cycle can
                         * be exactly centered in the period. The
                         * test for an "odd sum" may be expressed as,
                         * (lsb of period) XOR (lsb of duty_cycle) = 1
                         */
                        pos_edge = ((period - duty_cycle) +1u) >> 1 ;
     e84:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     e86:	687b      	ldr	r3, [r7, #4]
     e88:	ebc3 0302 	rsb	r3, r3, r2
     e8c:	f103 0301 	add.w	r3, r3, #1
     e90:	ea4f 0353 	mov.w	r3, r3, lsr #1
     e94:	66bb      	str	r3, [r7, #104]	; 0x68
                        neg_edge = pos_edge + duty_cycle ;
     e96:	6eba      	ldr	r2, [r7, #104]	; 0x68
     e98:	687b      	ldr	r3, [r7, #4]
     e9a:	4413      	add	r3, r2
     e9c:	66fb      	str	r3, [r7, #108]	; 0x6c
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
                        neg_edge = pos_edge + duty_cycle ;
#endif
                    }
                    break;
     e9e:	e015      	b.n	ecc <PWM_generate_aligned_wave+0x144>
                             */
                            neg_edge = 0u;
                        }
#else
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
     ea0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     ea2:	687b      	ldr	r3, [r7, #4]
     ea4:	ebc3 0302 	rsb	r3, r3, r2
     ea8:	ea4f 0353 	mov.w	r3, r3, lsr #1
     eac:	66bb      	str	r3, [r7, #104]	; 0x68
                        neg_edge = pos_edge + duty_cycle ;
     eae:	6eba      	ldr	r2, [r7, #104]	; 0x68
     eb0:	687b      	ldr	r3, [r7, #4]
     eb2:	4413      	add	r3, r2
     eb4:	66fb      	str	r3, [r7, #108]	; 0x6c
#endif
                    }
                    break;
     eb6:	e009      	b.n	ecc <PWM_generate_aligned_wave+0x144>

                case PWM_RIGHT_ALIGN :
                    pos_edge = (period-duty_cycle) + 1u;
     eb8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     eba:	687b      	ldr	r3, [r7, #4]
     ebc:	ebc3 0302 	rsb	r3, r3, r2
     ec0:	f103 0301 	add.w	r3, r3, #1
     ec4:	66bb      	str	r3, [r7, #104]	; 0x68
                    neg_edge = 0u ;
     ec6:	f04f 0300 	mov.w	r3, #0
     eca:	66fb      	str	r3, [r7, #108]	; 0x6c

                default :
                    break ;
            }

            HW_set_32bit_reg
     ecc:	68fb      	ldr	r3, [r7, #12]
     ece:	681a      	ldr	r2, [r3, #0]
     ed0:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     ed2:	f24d 630c 	movw	r3, #54796	; 0xd60c
     ed6:	f2c0 0300 	movt	r3, #0
     eda:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]

                default :
                    break ;
            }

            HW_set_32bit_reg
     ede:	4413      	add	r3, r2
     ee0:	4618      	mov	r0, r3
     ee2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
     ee4:	f001 f808 	bl	1ef8 <HW_set_32bit_reg>
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
     ee8:	68fb      	ldr	r3, [r7, #12]
     eea:	681a      	ldr	r2, [r3, #0]
     eec:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     eee:	f24d 6350 	movw	r3, #54864	; 0xd650
     ef2:	f2c0 0300 	movt	r3, #0
     ef6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
     efa:	4413      	add	r3, r2
     efc:	4618      	mov	r0, r3
     efe:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
     f00:	f000 fffa 	bl	1ef8 <HW_set_32bit_reg>
#ifndef NDEBUG
            {
            uint8_t edge_value ;
            addr_t edge_addr;

            edge_addr = g_pwm_posedge_offset_lut[pwm_id];
     f04:	7afa      	ldrb	r2, [r7, #11]
     f06:	f24d 630c 	movw	r3, #54796	; 0xd60c
     f0a:	f2c0 0300 	movt	r3, #0
     f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     f12:	677b      	str	r3, [r7, #116]	; 0x74
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
     f14:	68fb      	ldr	r3, [r7, #12]
     f16:	681a      	ldr	r2, [r3, #0]
     f18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     f1a:	4413      	add	r3, r2
     f1c:	4618      	mov	r0, r3
     f1e:	f001 f81d 	bl	1f5c <HW_get_8bit_reg>
     f22:	4603      	mov	r3, r0
     f24:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
            HAL_ASSERT( edge_value == (uint8_t)pos_edge )
     f28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
     f2a:	b2db      	uxtb	r3, r3
     f2c:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
     f30:	429a      	cmp	r2, r3
     f32:	d011      	beq.n	f58 <PWM_generate_aligned_wave+0x1d0>
     f34:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     f38:	f2c0 0300 	movt	r3, #0
     f3c:	f107 0c24 	add.w	ip, r7, #36	; 0x24
     f40:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     f42:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     f46:	f8ac 3000 	strh.w	r3, [ip]
     f4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
     f4e:	4618      	mov	r0, r3
     f50:	f240 21cb 	movw	r1, #715	; 0x2cb
     f54:	f000 ffbc 	bl	1ed0 <HAL_assert_fail>

            edge_addr = g_pwm_negedge_offset_lut[pwm_id];
     f58:	7afa      	ldrb	r2, [r7, #11]
     f5a:	f24d 6350 	movw	r3, #54864	; 0xd650
     f5e:	f2c0 0300 	movt	r3, #0
     f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     f66:	677b      	str	r3, [r7, #116]	; 0x74
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
     f68:	68fb      	ldr	r3, [r7, #12]
     f6a:	681a      	ldr	r2, [r3, #0]
     f6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
     f6e:	4413      	add	r3, r2
     f70:	4618      	mov	r0, r3
     f72:	f000 fff3 	bl	1f5c <HW_get_8bit_reg>
     f76:	4603      	mov	r3, r0
     f78:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
            HAL_ASSERT( edge_value == (uint8_t)neg_edge )
     f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
     f7e:	b2db      	uxtb	r3, r3
     f80:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
     f84:	429a      	cmp	r2, r3
     f86:	d011      	beq.n	fac <PWM_generate_aligned_wave+0x224>
     f88:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     f8c:	f2c0 0300 	movt	r3, #0
     f90:	f107 0c14 	add.w	ip, r7, #20
     f94:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     f96:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     f9a:	f8ac 3000 	strh.w	r3, [ip]
     f9e:	f107 0314 	add.w	r3, r7, #20
     fa2:	4618      	mov	r0, r3
     fa4:	f240 21cf 	movw	r1, #719	; 0x2cf
     fa8:	f000 ff92 	bl	1ed0 <HAL_assert_fail>
            }
#endif
            PWM_enable( pwm_inst, pwm_id );
     fac:	7afb      	ldrb	r3, [r7, #11]
     fae:	68f8      	ldr	r0, [r7, #12]
     fb0:	4619      	mov	r1, r3
     fb2:	f7ff fb49 	bl	648 <PWM_enable>
        }
    }
}
     fb6:	f107 0778 	add.w	r7, r7, #120	; 0x78
     fba:	46bd      	mov	sp, r7
     fbc:	bd80      	pop	{r7, pc}
     fbe:	bf00      	nop

00000fc0 <PWM_enable_stretch_pulse>:
void PWM_enable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     fc0:	b580      	push	{r7, lr}
     fc2:	b090      	sub	sp, #64	; 0x40
     fc4:	af00      	add	r7, sp, #0
     fc6:	6078      	str	r0, [r7, #4]
     fc8:	460b      	mov	r3, r1
     fca:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
     fcc:	78fb      	ldrb	r3, [r7, #3]
     fce:	2b00      	cmp	r3, #0
     fd0:	d111      	bne.n	ff6 <PWM_enable_stretch_pulse+0x36>
     fd2:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
     fd6:	f2c0 0300 	movt	r3, #0
     fda:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
     fde:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
     fe0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
     fe4:	f8ac 3000 	strh.w	r3, [ip]
     fe8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
     fec:	4618      	mov	r0, r3
     fee:	f240 21e5 	movw	r1, #741	; 0x2e5
     ff2:	f000 ff6d 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
     ff6:	78fb      	ldrb	r3, [r7, #3]
     ff8:	2b10      	cmp	r3, #16
     ffa:	d911      	bls.n	1020 <PROCESS_STACK_SIZE+0x20>
     ffc:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    1000:	f2c0 0300 	movt	r3, #0
    1004:	f107 0c1c 	add.w	ip, r7, #28
    1008:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    100a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    100e:	f8ac 3000 	strh.w	r3, [ip]
    1012:	f107 031c 	add.w	r3, r7, #28
    1016:	4618      	mov	r0, r3
    1018:	f240 21e6 	movw	r1, #742	; 0x2e6
    101c:	f000 ff58 	bl	1ed0 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    1020:	78fb      	ldrb	r3, [r7, #3]
    1022:	2b00      	cmp	r3, #0
    1024:	d040      	beq.n	10a8 <PROCESS_STACK_SIZE+0xa8>
    1026:	78fb      	ldrb	r3, [r7, #3]
    1028:	2b10      	cmp	r3, #16
    102a:	d83d      	bhi.n	10a8 <PROCESS_STACK_SIZE+0xa8>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    102c:	78fa      	ldrb	r2, [r7, #3]
    102e:	f24d 53e8 	movw	r3, #54760	; 0xd5e8
    1032:	f2c0 0300 	movt	r3, #0
    1036:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    103a:	87bb      	strh	r3, [r7, #60]	; 0x3c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    103c:	687b      	ldr	r3, [r7, #4]
    103e:	681b      	ldr	r3, [r3, #0]
    1040:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1044:	4618      	mov	r0, r3
    1046:	f000 ff71 	bl	1f2c <HW_get_16bit_reg>
    104a:	4603      	mov	r3, r0
    104c:	877b      	strh	r3, [r7, #58]	; 0x3a
        stretch_value |= pwm_id_mask;
    104e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    1050:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    1052:	ea42 0303 	orr.w	r3, r2, r3
    1056:	877b      	strh	r3, [r7, #58]	; 0x3a

        HAL_set_16bit_reg
    1058:	687b      	ldr	r3, [r7, #4]
    105a:	681b      	ldr	r3, [r3, #0]
    105c:	f103 0290 	add.w	r2, r3, #144	; 0x90
    1060:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1062:	4610      	mov	r0, r2
    1064:	4619      	mov	r1, r3
    1066:	f000 ff5f 	bl	1f28 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    106a:	687b      	ldr	r3, [r7, #4]
    106c:	681b      	ldr	r3, [r3, #0]
    106e:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1072:	4618      	mov	r0, r3
    1074:	f000 ff5a 	bl	1f2c <HW_get_16bit_reg>
    1078:	4603      	mov	r3, r0
    107a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( pwm_stretch == stretch_value )
    107c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    107e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1080:	429a      	cmp	r2, r3
    1082:	d011      	beq.n	10a8 <PROCESS_STACK_SIZE+0xa8>
    1084:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    1088:	f2c0 0300 	movt	r3, #0
    108c:	f107 0c0c 	add.w	ip, r7, #12
    1090:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1092:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1096:	f8ac 3000 	strh.w	r3, [ip]
    109a:	f107 030c 	add.w	r3, r7, #12
    109e:	4618      	mov	r0, r3
    10a0:	f240 21fe 	movw	r1, #766	; 0x2fe
    10a4:	f000 ff14 	bl	1ed0 <HAL_assert_fail>
    }
#endif
    }
}
    10a8:	f107 0740 	add.w	r7, r7, #64	; 0x40
    10ac:	46bd      	mov	sp, r7
    10ae:	bd80      	pop	{r7, pc}

000010b0 <PWM_disable_stretch_pulse>:
void PWM_disable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    10b0:	b580      	push	{r7, lr}
    10b2:	b090      	sub	sp, #64	; 0x40
    10b4:	af00      	add	r7, sp, #0
    10b6:	6078      	str	r0, [r7, #4]
    10b8:	460b      	mov	r3, r1
    10ba:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    10bc:	78fb      	ldrb	r3, [r7, #3]
    10be:	2b00      	cmp	r3, #0
    10c0:	d111      	bne.n	10e6 <PWM_disable_stretch_pulse+0x36>
    10c2:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    10c6:	f2c0 0300 	movt	r3, #0
    10ca:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    10ce:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    10d0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    10d4:	f8ac 3000 	strh.w	r3, [ip]
    10d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    10dc:	4618      	mov	r0, r3
    10de:	f240 3112 	movw	r1, #786	; 0x312
    10e2:	f000 fef5 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    10e6:	78fb      	ldrb	r3, [r7, #3]
    10e8:	2b10      	cmp	r3, #16
    10ea:	d911      	bls.n	1110 <PWM_disable_stretch_pulse+0x60>
    10ec:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    10f0:	f2c0 0300 	movt	r3, #0
    10f4:	f107 0c1c 	add.w	ip, r7, #28
    10f8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    10fa:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    10fe:	f8ac 3000 	strh.w	r3, [ip]
    1102:	f107 031c 	add.w	r3, r7, #28
    1106:	4618      	mov	r0, r3
    1108:	f240 3113 	movw	r1, #787	; 0x313
    110c:	f000 fee0 	bl	1ed0 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    1110:	78fb      	ldrb	r3, [r7, #3]
    1112:	2b00      	cmp	r3, #0
    1114:	d043      	beq.n	119e <PWM_disable_stretch_pulse+0xee>
    1116:	78fb      	ldrb	r3, [r7, #3]
    1118:	2b10      	cmp	r3, #16
    111a:	d840      	bhi.n	119e <PWM_disable_stretch_pulse+0xee>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    111c:	78fa      	ldrb	r2, [r7, #3]
    111e:	f24d 53e8 	movw	r3, #54760	; 0xd5e8
    1122:	f2c0 0300 	movt	r3, #0
    1126:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    112a:	87bb      	strh	r3, [r7, #60]	; 0x3c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    112c:	687b      	ldr	r3, [r7, #4]
    112e:	681b      	ldr	r3, [r3, #0]
    1130:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1134:	4618      	mov	r0, r3
    1136:	f000 fef9 	bl	1f2c <HW_get_16bit_reg>
    113a:	4603      	mov	r3, r0
    113c:	877b      	strh	r3, [r7, #58]	; 0x3a
        stretch_value &= (uint16_t)~pwm_id_mask;
    113e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    1140:	ea6f 0303 	mvn.w	r3, r3
    1144:	b29a      	uxth	r2, r3
    1146:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1148:	ea02 0303 	and.w	r3, r2, r3
    114c:	877b      	strh	r3, [r7, #58]	; 0x3a

        HAL_set_16bit_reg
    114e:	687b      	ldr	r3, [r7, #4]
    1150:	681b      	ldr	r3, [r3, #0]
    1152:	f103 0290 	add.w	r2, r3, #144	; 0x90
    1156:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1158:	4610      	mov	r0, r2
    115a:	4619      	mov	r1, r3
    115c:	f000 fee4 	bl	1f28 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    1160:	687b      	ldr	r3, [r7, #4]
    1162:	681b      	ldr	r3, [r3, #0]
    1164:	f103 0390 	add.w	r3, r3, #144	; 0x90
    1168:	4618      	mov	r0, r3
    116a:	f000 fedf 	bl	1f2c <HW_get_16bit_reg>
    116e:	4603      	mov	r3, r0
    1170:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( pwm_stretch == stretch_value )
    1172:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    1174:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1176:	429a      	cmp	r2, r3
    1178:	d011      	beq.n	119e <PWM_disable_stretch_pulse+0xee>
    117a:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    117e:	f2c0 0300 	movt	r3, #0
    1182:	f107 0c0c 	add.w	ip, r7, #12
    1186:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1188:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    118c:	f8ac 3000 	strh.w	r3, [ip]
    1190:	f107 030c 	add.w	r3, r7, #12
    1194:	4618      	mov	r0, r3
    1196:	f240 312b 	movw	r1, #811	; 0x32b
    119a:	f000 fe99 	bl	1ed0 <HAL_assert_fail>
    }
#endif
    }
}
    119e:	f107 0740 	add.w	r7, r7, #64	; 0x40
    11a2:	46bd      	mov	sp, r7
    11a4:	bd80      	pop	{r7, pc}
    11a6:	bf00      	nop

000011a8 <PWM_tach_init>:
void PWM_tach_init
(
    pwm_instance_t * pwm_inst,
    pwm_tach_prescale_t tach_prescale
)
{
    11a8:	b580      	push	{r7, lr}
    11aa:	b086      	sub	sp, #24
    11ac:	af00      	add	r7, sp, #0
    11ae:	6078      	str	r0, [r7, #4]
    11b0:	460b      	mov	r3, r1
    11b2:	70fb      	strb	r3, [r7, #3]
    HAL_set_16bit_reg
    11b4:	687b      	ldr	r3, [r7, #4]
    11b6:	681b      	ldr	r3, [r3, #0]
    11b8:	f103 0294 	add.w	r2, r3, #148	; 0x94
    11bc:	78fb      	ldrb	r3, [r7, #3]
    11be:	4610      	mov	r0, r2
    11c0:	4619      	mov	r1, r3
    11c2:	f000 feb1 	bl	1f28 <HW_set_16bit_reg>
     * for CorePWM hardware instance.
     */
#ifndef NDEBUG
{
    uint16_t prescale ;
    prescale = HAL_get_16bit_reg(pwm_inst->address,TACHPRESCALE);
    11c6:	687b      	ldr	r3, [r7, #4]
    11c8:	681b      	ldr	r3, [r3, #0]
    11ca:	f103 0394 	add.w	r3, r3, #148	; 0x94
    11ce:	4618      	mov	r0, r3
    11d0:	f000 feac 	bl	1f2c <HW_get_16bit_reg>
    11d4:	4603      	mov	r3, r0
    11d6:	82fb      	strh	r3, [r7, #22]
    HAL_ASSERT( (pwm_tach_prescale_t)prescale == tach_prescale )
    11d8:	8afb      	ldrh	r3, [r7, #22]
    11da:	b2db      	uxtb	r3, r3
    11dc:	78fa      	ldrb	r2, [r7, #3]
    11de:	429a      	cmp	r2, r3
    11e0:	d011      	beq.n	1206 <PWM_tach_init+0x5e>
    11e2:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    11e6:	f2c0 0300 	movt	r3, #0
    11ea:	f107 0c08 	add.w	ip, r7, #8
    11ee:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    11f0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    11f4:	f8ac 3000 	strh.w	r3, [ip]
    11f8:	f107 0308 	add.w	r3, r7, #8
    11fc:	4618      	mov	r0, r3
    11fe:	f240 314a 	movw	r1, #842	; 0x34a
    1202:	f000 fe65 	bl	1ed0 <HAL_assert_fail>

    /*
     * Tachometer mode and IRQ mask registers are updated with default value.
     * So no need to check assertion.
     */
    HAL_set_16bit_reg(pwm_inst->address,TACHMODE,COREPWM_TACHMODE_DEFAULT );
    1206:	687b      	ldr	r3, [r7, #4]
    1208:	681b      	ldr	r3, [r3, #0]
    120a:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    120e:	4618      	mov	r0, r3
    1210:	f04f 0100 	mov.w	r1, #0
    1214:	f000 fe88 	bl	1f28 <HW_set_16bit_reg>
    HAL_set_16bit_reg(pwm_inst->address,TACHIRQMASK,COREPWM_TACHIRQMASK_DEFAULT);
    1218:	687b      	ldr	r3, [r7, #4]
    121a:	681b      	ldr	r3, [r3, #0]
    121c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1220:	4618      	mov	r0, r3
    1222:	f04f 0100 	mov.w	r1, #0
    1226:	f000 fe7f 	bl	1f28 <HW_set_16bit_reg>

    /* Clear any pending interrupts for all the tachometer inputs.*/
    HAL_set_16bit_reg(pwm_inst->address,TACHSTATUS,COREPWM_TACHSTATUS_DEFAULT );
    122a:	687b      	ldr	r3, [r7, #4]
    122c:	681b      	ldr	r3, [r3, #0]
    122e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    1232:	4618      	mov	r0, r3
    1234:	f64f 71ff 	movw	r1, #65535	; 0xffff
    1238:	f000 fe76 	bl	1f28 <HW_set_16bit_reg>

}
    123c:	f107 0718 	add.w	r7, r7, #24
    1240:	46bd      	mov	sp, r7
    1242:	bd80      	pop	{r7, pc}

00001244 <PWM_tach_set_mode>:
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id,
    uint16_t       pwm_tachmode
)
{
    1244:	b580      	push	{r7, lr}
    1246:	b090      	sub	sp, #64	; 0x40
    1248:	af00      	add	r7, sp, #0
    124a:	6078      	str	r0, [r7, #4]
    124c:	4613      	mov	r3, r2
    124e:	460a      	mov	r2, r1
    1250:	70fa      	strb	r2, [r7, #3]
    1252:	803b      	strh	r3, [r7, #0]
    uint16_t pwm_tach_config;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    1254:	78fb      	ldrb	r3, [r7, #3]
    1256:	2b00      	cmp	r3, #0
    1258:	d111      	bne.n	127e <PWM_tach_set_mode+0x3a>
    125a:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    125e:	f2c0 0300 	movt	r3, #0
    1262:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    1266:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1268:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    126c:	f8ac 3000 	strh.w	r3, [ip]
    1270:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    1274:	4618      	mov	r0, r3
    1276:	f240 3169 	movw	r1, #873	; 0x369
    127a:	f000 fe29 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    127e:	78fb      	ldrb	r3, [r7, #3]
    1280:	2b10      	cmp	r3, #16
    1282:	d911      	bls.n	12a8 <PWM_tach_set_mode+0x64>
    1284:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    1288:	f2c0 0300 	movt	r3, #0
    128c:	f107 0c1c 	add.w	ip, r7, #28
    1290:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1292:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1296:	f8ac 3000 	strh.w	r3, [ip]
    129a:	f107 031c 	add.w	r3, r7, #28
    129e:	4618      	mov	r0, r3
    12a0:	f240 316a 	movw	r1, #874	; 0x36a
    12a4:	f000 fe14 	bl	1ed0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    12a8:	78fb      	ldrb	r3, [r7, #3]
    12aa:	2b00      	cmp	r3, #0
    12ac:	d04c      	beq.n	1348 <PWM_tach_set_mode+0x104>
    12ae:	78fb      	ldrb	r3, [r7, #3]
    12b0:	2b10      	cmp	r3, #16
    12b2:	d849      	bhi.n	1348 <PWM_tach_set_mode+0x104>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    12b4:	78fa      	ldrb	r2, [r7, #3]
    12b6:	f24d 53e8 	movw	r3, #54760	; 0xd5e8
    12ba:	f2c0 0300 	movt	r3, #0
    12be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    12c2:	87bb      	strh	r3, [r7, #60]	; 0x3c

        pwm_tach_config = HAL_get_16bit_reg( pwm_inst->address, TACHMODE );
    12c4:	687b      	ldr	r3, [r7, #4]
    12c6:	681b      	ldr	r3, [r3, #0]
    12c8:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    12cc:	4618      	mov	r0, r3
    12ce:	f000 fe2d 	bl	1f2c <HW_get_16bit_reg>
    12d2:	4603      	mov	r3, r0
    12d4:	877b      	strh	r3, [r7, #58]	; 0x3a
        if (pwm_tachmode)
    12d6:	883b      	ldrh	r3, [r7, #0]
    12d8:	2b00      	cmp	r3, #0
    12da:	d005      	beq.n	12e8 <PWM_tach_set_mode+0xa4>
        {
            pwm_tach_config |= pwm_tach_id_mask;
    12dc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    12de:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    12e0:	ea42 0303 	orr.w	r3, r2, r3
    12e4:	877b      	strh	r3, [r7, #58]	; 0x3a
    12e6:	e007      	b.n	12f8 <PWM_tach_set_mode+0xb4>
        }
        else
        {
            pwm_tach_config &= (uint16_t)~pwm_tach_id_mask;
    12e8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    12ea:	ea6f 0303 	mvn.w	r3, r3
    12ee:	b29a      	uxth	r2, r3
    12f0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    12f2:	ea02 0303 	and.w	r3, r2, r3
    12f6:	877b      	strh	r3, [r7, #58]	; 0x3a
        }

        HAL_set_16bit_reg(pwm_inst->address,TACHMODE,(uint_fast16_t)pwm_tach_config);
    12f8:	687b      	ldr	r3, [r7, #4]
    12fa:	681b      	ldr	r3, [r3, #0]
    12fc:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
    1300:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1302:	4610      	mov	r0, r2
    1304:	4619      	mov	r1, r3
    1306:	f000 fe0f 	bl	1f28 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_mode;
        tach_mode = HAL_get_16bit_reg( pwm_inst->address, TACHMODE);
    130a:	687b      	ldr	r3, [r7, #4]
    130c:	681b      	ldr	r3, [r3, #0]
    130e:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    1312:	4618      	mov	r0, r3
    1314:	f000 fe0a 	bl	1f2c <HW_get_16bit_reg>
    1318:	4603      	mov	r3, r0
    131a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_mode == pwm_tach_config )
    131c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    131e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1320:	429a      	cmp	r2, r3
    1322:	d011      	beq.n	1348 <PWM_tach_set_mode+0x104>
    1324:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    1328:	f2c0 0300 	movt	r3, #0
    132c:	f107 0c0c 	add.w	ip, r7, #12
    1330:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1332:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1336:	f8ac 3000 	strh.w	r3, [ip]
    133a:	f107 030c 	add.w	r3, r7, #12
    133e:	4618      	mov	r0, r3
    1340:	f44f 7161 	mov.w	r1, #900	; 0x384
    1344:	f000 fdc4 	bl	1ed0 <HAL_assert_fail>
    }
#endif
    }
}
    1348:	f107 0740 	add.w	r7, r7, #64	; 0x40
    134c:	46bd      	mov	sp, r7
    134e:	bd80      	pop	{r7, pc}

00001350 <PWM_tach_read_value>:
uint16_t PWM_tach_read_value
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    1350:	b580      	push	{r7, lr}
    1352:	b08a      	sub	sp, #40	; 0x28
    1354:	af00      	add	r7, sp, #0
    1356:	6078      	str	r0, [r7, #4]
    1358:	460b      	mov	r3, r1
    135a:	70fb      	strb	r3, [r7, #3]
    uint16_t tach_value = 0u;
    135c:	f04f 0300 	mov.w	r3, #0
    1360:	84fb      	strh	r3, [r7, #38]	; 0x26

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    1362:	78fb      	ldrb	r3, [r7, #3]
    1364:	2b00      	cmp	r3, #0
    1366:	d111      	bne.n	138c <PWM_tach_read_value+0x3c>
    1368:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    136c:	f2c0 0300 	movt	r3, #0
    1370:	f107 0c18 	add.w	ip, r7, #24
    1374:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1376:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    137a:	f8ac 3000 	strh.w	r3, [ip]
    137e:	f107 0318 	add.w	r3, r7, #24
    1382:	4618      	mov	r0, r3
    1384:	f44f 7166 	mov.w	r1, #920	; 0x398
    1388:	f000 fda2 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    138c:	78fb      	ldrb	r3, [r7, #3]
    138e:	2b10      	cmp	r3, #16
    1390:	d911      	bls.n	13b6 <PWM_tach_read_value+0x66>
    1392:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    1396:	f2c0 0300 	movt	r3, #0
    139a:	f107 0c08 	add.w	ip, r7, #8
    139e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    13a0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    13a4:	f8ac 3000 	strh.w	r3, [ip]
    13a8:	f107 0308 	add.w	r3, r7, #8
    13ac:	4618      	mov	r0, r3
    13ae:	f240 3199 	movw	r1, #921	; 0x399
    13b2:	f000 fd8d 	bl	1ed0 <HAL_assert_fail>

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    13b6:	78fb      	ldrb	r3, [r7, #3]
    13b8:	2b00      	cmp	r3, #0
    13ba:	d011      	beq.n	13e0 <PWM_tach_read_value+0x90>
    13bc:	78fb      	ldrb	r3, [r7, #3]
    13be:	2b10      	cmp	r3, #16
    13c0:	d80e      	bhi.n	13e0 <PWM_tach_read_value+0x90>
    {
        tach_value = HW_get_16bit_reg
    13c2:	687b      	ldr	r3, [r7, #4]
    13c4:	681a      	ldr	r2, [r3, #0]
    13c6:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
    13c8:	f24d 6394 	movw	r3, #54932	; 0xd694
    13cc:	f2c0 0300 	movt	r3, #0
    13d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    {
        tach_value = HW_get_16bit_reg
    13d4:	4413      	add	r3, r2
    13d6:	4618      	mov	r0, r3
    13d8:	f000 fda8 	bl	1f2c <HW_get_16bit_reg>
    13dc:	4603      	mov	r3, r0
    13de:	84fb      	strh	r3, [r7, #38]	; 0x26
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
                         );
    }
    return( tach_value );
    13e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
    13e2:	4618      	mov	r0, r3
    13e4:	f107 0728 	add.w	r7, r7, #40	; 0x28
    13e8:	46bd      	mov	sp, r7
    13ea:	bd80      	pop	{r7, pc}

000013ec <PWM_tach_clear_status>:
void PWM_tach_clear_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    13ec:	b580      	push	{r7, lr}
    13ee:	b08a      	sub	sp, #40	; 0x28
    13f0:	af00      	add	r7, sp, #0
    13f2:	6078      	str	r0, [r7, #4]
    13f4:	460b      	mov	r3, r1
    13f6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    13f8:	78fb      	ldrb	r3, [r7, #3]
    13fa:	2b00      	cmp	r3, #0
    13fc:	d111      	bne.n	1422 <PWM_tach_clear_status+0x36>
    13fe:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    1402:	f2c0 0300 	movt	r3, #0
    1406:	f107 0c18 	add.w	ip, r7, #24
    140a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    140c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1410:	f8ac 3000 	strh.w	r3, [ip]
    1414:	f107 0318 	add.w	r3, r7, #24
    1418:	4618      	mov	r0, r3
    141a:	f240 31b3 	movw	r1, #947	; 0x3b3
    141e:	f000 fd57 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    1422:	78fb      	ldrb	r3, [r7, #3]
    1424:	2b10      	cmp	r3, #16
    1426:	d911      	bls.n	144c <PWM_tach_clear_status+0x60>
    1428:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    142c:	f2c0 0300 	movt	r3, #0
    1430:	f107 0c08 	add.w	ip, r7, #8
    1434:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1436:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    143a:	f8ac 3000 	strh.w	r3, [ip]
    143e:	f107 0308 	add.w	r3, r7, #8
    1442:	4618      	mov	r0, r3
    1444:	f44f 716d 	mov.w	r1, #948	; 0x3b4
    1448:	f000 fd42 	bl	1ed0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    144c:	78fb      	ldrb	r3, [r7, #3]
    144e:	2b00      	cmp	r3, #0
    1450:	d013      	beq.n	147a <PWM_tach_clear_status+0x8e>
    1452:	78fb      	ldrb	r3, [r7, #3]
    1454:	2b10      	cmp	r3, #16
    1456:	d810      	bhi.n	147a <PWM_tach_clear_status+0x8e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1458:	78fa      	ldrb	r2, [r7, #3]
    145a:	f24d 53e8 	movw	r3, #54760	; 0xd5e8
    145e:	f2c0 0300 	movt	r3, #0
    1462:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1466:	84fb      	strh	r3, [r7, #38]	; 0x26

        /* 0 does not have any effect. So, write 1 to the right one */
        HAL_set_16bit_reg
    1468:	687b      	ldr	r3, [r7, #4]
    146a:	681b      	ldr	r3, [r3, #0]
    146c:	f103 0298 	add.w	r2, r3, #152	; 0x98
    1470:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1472:	4610      	mov	r0, r2
    1474:	4619      	mov	r1, r3
    1476:	f000 fd57 	bl	1f28 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t) pwm_tach_id_mask
            );
    }
}
    147a:	f107 0728 	add.w	r7, r7, #40	; 0x28
    147e:	46bd      	mov	sp, r7
    1480:	bd80      	pop	{r7, pc}
    1482:	bf00      	nop

00001484 <PWM_tach_read_status>:
uint16_t PWM_tach_read_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    1484:	b580      	push	{r7, lr}
    1486:	b08c      	sub	sp, #48	; 0x30
    1488:	af00      	add	r7, sp, #0
    148a:	6078      	str	r0, [r7, #4]
    148c:	460b      	mov	r3, r1
    148e:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask ;
    uint16_t pwm_tach_status = 0u;
    1490:	f04f 0300 	mov.w	r3, #0
    1494:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    1496:	78fb      	ldrb	r3, [r7, #3]
    1498:	2b00      	cmp	r3, #0
    149a:	d111      	bne.n	14c0 <PWM_tach_read_status+0x3c>
    149c:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    14a0:	f2c0 0300 	movt	r3, #0
    14a4:	f107 0c1c 	add.w	ip, r7, #28
    14a8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    14aa:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    14ae:	f8ac 3000 	strh.w	r3, [ip]
    14b2:	f107 031c 	add.w	r3, r7, #28
    14b6:	4618      	mov	r0, r3
    14b8:	f240 31d3 	movw	r1, #979	; 0x3d3
    14bc:	f000 fd08 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    14c0:	78fb      	ldrb	r3, [r7, #3]
    14c2:	2b10      	cmp	r3, #16
    14c4:	d911      	bls.n	14ea <PWM_tach_read_status+0x66>
    14c6:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    14ca:	f2c0 0300 	movt	r3, #0
    14ce:	f107 0c0c 	add.w	ip, r7, #12
    14d2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    14d4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    14d8:	f8ac 3000 	strh.w	r3, [ip]
    14dc:	f107 030c 	add.w	r3, r7, #12
    14e0:	4618      	mov	r0, r3
    14e2:	f44f 7175 	mov.w	r1, #980	; 0x3d4
    14e6:	f000 fcf3 	bl	1ed0 <HAL_assert_fail>

    if((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    14ea:	78fb      	ldrb	r3, [r7, #3]
    14ec:	2b00      	cmp	r3, #0
    14ee:	d018      	beq.n	1522 <PWM_tach_read_status+0x9e>
    14f0:	78fb      	ldrb	r3, [r7, #3]
    14f2:	2b10      	cmp	r3, #16
    14f4:	d815      	bhi.n	1522 <PWM_tach_read_status+0x9e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    14f6:	78fa      	ldrb	r2, [r7, #3]
    14f8:	f24d 53e8 	movw	r3, #54760	; 0xd5e8
    14fc:	f2c0 0300 	movt	r3, #0
    1500:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1504:	85bb      	strh	r3, [r7, #44]	; 0x2c
        pwm_tach_status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS);
    1506:	687b      	ldr	r3, [r7, #4]
    1508:	681b      	ldr	r3, [r3, #0]
    150a:	f103 0398 	add.w	r3, r3, #152	; 0x98
    150e:	4618      	mov	r0, r3
    1510:	f000 fd0c 	bl	1f2c <HW_get_16bit_reg>
    1514:	4603      	mov	r3, r0
    1516:	85fb      	strh	r3, [r7, #46]	; 0x2e
        pwm_tach_status = ( pwm_tach_status & pwm_tach_id_mask);
    1518:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
    151a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
    151c:	ea02 0303 	and.w	r3, r2, r3
    1520:	85fb      	strh	r3, [r7, #46]	; 0x2e
    }
    return ( pwm_tach_status );
    1522:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
}
    1524:	4618      	mov	r0, r3
    1526:	f107 0730 	add.w	r7, r7, #48	; 0x30
    152a:	46bd      	mov	sp, r7
    152c:	bd80      	pop	{r7, pc}
    152e:	bf00      	nop

00001530 <PWM_tach_get_irq_source>:
 */
pwm_tach_id_t PWM_tach_get_irq_source
(
    pwm_instance_t * pwm_inst
)
{
    1530:	b580      	push	{r7, lr}
    1532:	b084      	sub	sp, #16
    1534:	af00      	add	r7, sp, #0
    1536:	6078      	str	r0, [r7, #4]
    uint16_t status;
    uint16_t irq_mask;
    pwm_tach_id_t tach_id;
    uint16_t n;

    irq_mask = HAL_get_16bit_reg( pwm_inst->address , TACHIRQMASK );
    1538:	687b      	ldr	r3, [r7, #4]
    153a:	681b      	ldr	r3, [r3, #0]
    153c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1540:	4618      	mov	r0, r3
    1542:	f000 fcf3 	bl	1f2c <HW_get_16bit_reg>
    1546:	4603      	mov	r3, r0
    1548:	817b      	strh	r3, [r7, #10]
    status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS );
    154a:	687b      	ldr	r3, [r7, #4]
    154c:	681b      	ldr	r3, [r3, #0]
    154e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    1552:	4618      	mov	r0, r3
    1554:	f000 fcea 	bl	1f2c <HW_get_16bit_reg>
    1558:	4603      	mov	r3, r0
    155a:	813b      	strh	r3, [r7, #8]
    status = status & irq_mask;
    155c:	893a      	ldrh	r2, [r7, #8]
    155e:	897b      	ldrh	r3, [r7, #10]
    1560:	ea02 0303 	and.w	r3, r2, r3
    1564:	813b      	strh	r3, [r7, #8]

    if(0u == status)
    1566:	893b      	ldrh	r3, [r7, #8]
    1568:	2b00      	cmp	r3, #0
    156a:	d103      	bne.n	1574 <PWM_tach_get_irq_source+0x44>
    {
        tach_id = PWM_TACH_INVALID;
    156c:	f04f 0300 	mov.w	r3, #0
    1570:	737b      	strb	r3, [r7, #13]
    1572:	e034      	b.n	15de <PWM_tach_get_irq_source+0xae>
    }
    else
    {
        n = 1u;
    1574:	f04f 0301 	mov.w	r3, #1
    1578:	81fb      	strh	r3, [r7, #14]
        if((status & 0x00FFu) == 0u) {n = n + 8u; status = status >> 8;}
    157a:	893b      	ldrh	r3, [r7, #8]
    157c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    1580:	2b00      	cmp	r3, #0
    1582:	d107      	bne.n	1594 <PWM_tach_get_irq_source+0x64>
    1584:	89fb      	ldrh	r3, [r7, #14]
    1586:	f103 0308 	add.w	r3, r3, #8
    158a:	81fb      	strh	r3, [r7, #14]
    158c:	893b      	ldrh	r3, [r7, #8]
    158e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1592:	813b      	strh	r3, [r7, #8]
        if((status & 0x000Fu) == 0u) {n = n + 4u; status = status >> 4;}
    1594:	893b      	ldrh	r3, [r7, #8]
    1596:	f003 030f 	and.w	r3, r3, #15
    159a:	2b00      	cmp	r3, #0
    159c:	d107      	bne.n	15ae <PWM_tach_get_irq_source+0x7e>
    159e:	89fb      	ldrh	r3, [r7, #14]
    15a0:	f103 0304 	add.w	r3, r3, #4
    15a4:	81fb      	strh	r3, [r7, #14]
    15a6:	893b      	ldrh	r3, [r7, #8]
    15a8:	ea4f 1313 	mov.w	r3, r3, lsr #4
    15ac:	813b      	strh	r3, [r7, #8]
        if((status & 0x0003u) == 0u) {n = n + 2u; status = status >> 2;}
    15ae:	893b      	ldrh	r3, [r7, #8]
    15b0:	f003 0303 	and.w	r3, r3, #3
    15b4:	2b00      	cmp	r3, #0
    15b6:	d107      	bne.n	15c8 <PWM_tach_get_irq_source+0x98>
    15b8:	89fb      	ldrh	r3, [r7, #14]
    15ba:	f103 0302 	add.w	r3, r3, #2
    15be:	81fb      	strh	r3, [r7, #14]
    15c0:	893b      	ldrh	r3, [r7, #8]
    15c2:	ea4f 0393 	mov.w	r3, r3, lsr #2
    15c6:	813b      	strh	r3, [r7, #8]
        if((status & 0x0001u) == 0u) {n = n + 1u;}
    15c8:	893b      	ldrh	r3, [r7, #8]
    15ca:	f003 0301 	and.w	r3, r3, #1
    15ce:	2b00      	cmp	r3, #0
    15d0:	d103      	bne.n	15da <PWM_tach_get_irq_source+0xaa>
    15d2:	89fb      	ldrh	r3, [r7, #14]
    15d4:	f103 0301 	add.w	r3, r3, #1
    15d8:	81fb      	strh	r3, [r7, #14]
        tach_id = (pwm_tach_id_t)n ;
    15da:	89fb      	ldrh	r3, [r7, #14]
    15dc:	737b      	strb	r3, [r7, #13]
    }

    return tach_id;
    15de:	7b7b      	ldrb	r3, [r7, #13]
}
    15e0:	4618      	mov	r0, r3
    15e2:	f107 0710 	add.w	r7, r7, #16
    15e6:	46bd      	mov	sp, r7
    15e8:	bd80      	pop	{r7, pc}
    15ea:	bf00      	nop

000015ec <PWM_tach_enable_irq>:
void PWM_tach_enable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    15ec:	b580      	push	{r7, lr}
    15ee:	b090      	sub	sp, #64	; 0x40
    15f0:	af00      	add	r7, sp, #0
    15f2:	6078      	str	r0, [r7, #4]
    15f4:	460b      	mov	r3, r1
    15f6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    15f8:	78fb      	ldrb	r3, [r7, #3]
    15fa:	2b00      	cmp	r3, #0
    15fc:	d111      	bne.n	1622 <PWM_tach_enable_irq+0x36>
    15fe:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    1602:	f2c0 0300 	movt	r3, #0
    1606:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    160a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    160c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1610:	f8ac 3000 	strh.w	r3, [ip]
    1614:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    1618:	4618      	mov	r0, r3
    161a:	f44f 6182 	mov.w	r1, #1040	; 0x410
    161e:	f000 fc57 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    1622:	78fb      	ldrb	r3, [r7, #3]
    1624:	2b10      	cmp	r3, #16
    1626:	d911      	bls.n	164c <PWM_tach_enable_irq+0x60>
    1628:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    162c:	f2c0 0300 	movt	r3, #0
    1630:	f107 0c1c 	add.w	ip, r7, #28
    1634:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1636:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    163a:	f8ac 3000 	strh.w	r3, [ip]
    163e:	f107 031c 	add.w	r3, r7, #28
    1642:	4618      	mov	r0, r3
    1644:	f240 4111 	movw	r1, #1041	; 0x411
    1648:	f000 fc42 	bl	1ed0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    164c:	78fb      	ldrb	r3, [r7, #3]
    164e:	2b00      	cmp	r3, #0
    1650:	d040      	beq.n	16d4 <PWM_tach_enable_irq+0xe8>
    1652:	78fb      	ldrb	r3, [r7, #3]
    1654:	2b10      	cmp	r3, #16
    1656:	d83d      	bhi.n	16d4 <PWM_tach_enable_irq+0xe8>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1658:	78fa      	ldrb	r2, [r7, #3]
    165a:	f24d 53e8 	movw	r3, #54760	; 0xd5e8
    165e:	f2c0 0300 	movt	r3, #0
    1662:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1666:	87bb      	strh	r3, [r7, #60]	; 0x3c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    1668:	687b      	ldr	r3, [r7, #4]
    166a:	681b      	ldr	r3, [r3, #0]
    166c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1670:	4618      	mov	r0, r3
    1672:	f000 fc5b 	bl	1f2c <HW_get_16bit_reg>
    1676:	4603      	mov	r3, r0
    1678:	877b      	strh	r3, [r7, #58]	; 0x3a
        pwm_tach_irq |= pwm_tach_id_mask;
    167a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    167c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    167e:	ea42 0303 	orr.w	r3, r2, r3
    1682:	877b      	strh	r3, [r7, #58]	; 0x3a
        HAL_set_16bit_reg
    1684:	687b      	ldr	r3, [r7, #4]
    1686:	681b      	ldr	r3, [r3, #0]
    1688:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    168c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    168e:	4610      	mov	r0, r2
    1690:	4619      	mov	r1, r3
    1692:	f000 fc49 	bl	1f28 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    1696:	687b      	ldr	r3, [r7, #4]
    1698:	681b      	ldr	r3, [r3, #0]
    169a:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    169e:	4618      	mov	r0, r3
    16a0:	f000 fc44 	bl	1f2c <HW_get_16bit_reg>
    16a4:	4603      	mov	r3, r0
    16a6:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    16a8:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    16aa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    16ac:	429a      	cmp	r2, r3
    16ae:	d011      	beq.n	16d4 <PWM_tach_enable_irq+0xe8>
    16b0:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    16b4:	f2c0 0300 	movt	r3, #0
    16b8:	f107 0c0c 	add.w	ip, r7, #12
    16bc:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    16be:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    16c2:	f8ac 3000 	strh.w	r3, [ip]
    16c6:	f107 030c 	add.w	r3, r7, #12
    16ca:	4618      	mov	r0, r3
    16cc:	f240 4127 	movw	r1, #1063	; 0x427
    16d0:	f000 fbfe 	bl	1ed0 <HAL_assert_fail>
    }
#endif
    }
}
    16d4:	f107 0740 	add.w	r7, r7, #64	; 0x40
    16d8:	46bd      	mov	sp, r7
    16da:	bd80      	pop	{r7, pc}

000016dc <PWM_tach_disable_irq>:
void PWM_tach_disable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    16dc:	b580      	push	{r7, lr}
    16de:	b090      	sub	sp, #64	; 0x40
    16e0:	af00      	add	r7, sp, #0
    16e2:	6078      	str	r0, [r7, #4]
    16e4:	460b      	mov	r3, r1
    16e6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    16e8:	78fb      	ldrb	r3, [r7, #3]
    16ea:	2b00      	cmp	r3, #0
    16ec:	d111      	bne.n	1712 <PWM_tach_disable_irq+0x36>
    16ee:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    16f2:	f2c0 0300 	movt	r3, #0
    16f6:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    16fa:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    16fc:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1700:	f8ac 3000 	strh.w	r3, [ip]
    1704:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    1708:	4618      	mov	r0, r3
    170a:	f240 413b 	movw	r1, #1083	; 0x43b
    170e:	f000 fbdf 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    1712:	78fb      	ldrb	r3, [r7, #3]
    1714:	2b10      	cmp	r3, #16
    1716:	d911      	bls.n	173c <PWM_tach_disable_irq+0x60>
    1718:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    171c:	f2c0 0300 	movt	r3, #0
    1720:	f107 0c1c 	add.w	ip, r7, #28
    1724:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1726:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    172a:	f8ac 3000 	strh.w	r3, [ip]
    172e:	f107 031c 	add.w	r3, r7, #28
    1732:	4618      	mov	r0, r3
    1734:	f240 413c 	movw	r1, #1084	; 0x43c
    1738:	f000 fbca 	bl	1ed0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    173c:	78fb      	ldrb	r3, [r7, #3]
    173e:	2b00      	cmp	r3, #0
    1740:	d043      	beq.n	17ca <PWM_tach_disable_irq+0xee>
    1742:	78fb      	ldrb	r3, [r7, #3]
    1744:	2b10      	cmp	r3, #16
    1746:	d840      	bhi.n	17ca <PWM_tach_disable_irq+0xee>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1748:	78fa      	ldrb	r2, [r7, #3]
    174a:	f24d 53e8 	movw	r3, #54760	; 0xd5e8
    174e:	f2c0 0300 	movt	r3, #0
    1752:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1756:	87bb      	strh	r3, [r7, #60]	; 0x3c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    1758:	687b      	ldr	r3, [r7, #4]
    175a:	681b      	ldr	r3, [r3, #0]
    175c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1760:	4618      	mov	r0, r3
    1762:	f000 fbe3 	bl	1f2c <HW_get_16bit_reg>
    1766:	4603      	mov	r3, r0
    1768:	877b      	strh	r3, [r7, #58]	; 0x3a
        pwm_tach_irq &= (uint16_t)~pwm_tach_id_mask;
    176a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
    176c:	ea6f 0303 	mvn.w	r3, r3
    1770:	b29a      	uxth	r2, r3
    1772:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1774:	ea02 0303 	and.w	r3, r2, r3
    1778:	877b      	strh	r3, [r7, #58]	; 0x3a
        HAL_set_16bit_reg
    177a:	687b      	ldr	r3, [r7, #4]
    177c:	681b      	ldr	r3, [r3, #0]
    177e:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    1782:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    1784:	4610      	mov	r0, r2
    1786:	4619      	mov	r1, r3
    1788:	f000 fbce 	bl	1f28 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    178c:	687b      	ldr	r3, [r7, #4]
    178e:	681b      	ldr	r3, [r3, #0]
    1790:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    1794:	4618      	mov	r0, r3
    1796:	f000 fbc9 	bl	1f2c <HW_get_16bit_reg>
    179a:	4603      	mov	r3, r0
    179c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    179e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    17a0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    17a2:	429a      	cmp	r2, r3
    17a4:	d011      	beq.n	17ca <PWM_tach_disable_irq+0xee>
    17a6:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    17aa:	f2c0 0300 	movt	r3, #0
    17ae:	f107 0c0c 	add.w	ip, r7, #12
    17b2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    17b4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    17b8:	f8ac 3000 	strh.w	r3, [ip]
    17bc:	f107 030c 	add.w	r3, r7, #12
    17c0:	4618      	mov	r0, r3
    17c2:	f240 4152 	movw	r1, #1106	; 0x452
    17c6:	f000 fb83 	bl	1ed0 <HAL_assert_fail>
    }
#endif
    }
}
    17ca:	f107 0740 	add.w	r7, r7, #64	; 0x40
    17ce:	46bd      	mov	sp, r7
    17d0:	bd80      	pop	{r7, pc}
    17d2:	bf00      	nop

000017d4 <PWM_tach_clear_irq>:
void PWM_tach_clear_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    17d4:	b580      	push	{r7, lr}
    17d6:	b08a      	sub	sp, #40	; 0x28
    17d8:	af00      	add	r7, sp, #0
    17da:	6078      	str	r0, [r7, #4]
    17dc:	460b      	mov	r3, r1
    17de:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    17e0:	78fb      	ldrb	r3, [r7, #3]
    17e2:	2b00      	cmp	r3, #0
    17e4:	d111      	bne.n	180a <PWM_tach_clear_irq+0x36>
    17e6:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    17ea:	f2c0 0300 	movt	r3, #0
    17ee:	f107 0c18 	add.w	ip, r7, #24
    17f2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    17f4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    17f8:	f8ac 3000 	strh.w	r3, [ip]
    17fc:	f107 0318 	add.w	r3, r7, #24
    1800:	4618      	mov	r0, r3
    1802:	f240 4166 	movw	r1, #1126	; 0x466
    1806:	f000 fb63 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    180a:	78fb      	ldrb	r3, [r7, #3]
    180c:	2b10      	cmp	r3, #16
    180e:	d911      	bls.n	1834 <PWM_tach_clear_irq+0x60>
    1810:	f24d 63d8 	movw	r3, #55000	; 0xd6d8
    1814:	f2c0 0300 	movt	r3, #0
    1818:	f107 0c08 	add.w	ip, r7, #8
    181c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    181e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    1822:	f8ac 3000 	strh.w	r3, [ip]
    1826:	f107 0308 	add.w	r3, r7, #8
    182a:	4618      	mov	r0, r3
    182c:	f240 4167 	movw	r1, #1127	; 0x467
    1830:	f000 fb4e 	bl	1ed0 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    1834:	78fb      	ldrb	r3, [r7, #3]
    1836:	2b00      	cmp	r3, #0
    1838:	d013      	beq.n	1862 <PWM_tach_clear_irq+0x8e>
    183a:	78fb      	ldrb	r3, [r7, #3]
    183c:	2b10      	cmp	r3, #16
    183e:	d810      	bhi.n	1862 <PWM_tach_clear_irq+0x8e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    1840:	78fa      	ldrb	r2, [r7, #3]
    1842:	f24d 53e8 	movw	r3, #54760	; 0xd5e8
    1846:	f2c0 0300 	movt	r3, #0
    184a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    184e:	84fb      	strh	r3, [r7, #38]	; 0x26

        /* 0 does not have any effect. So, write 1 to the right one. */
        HAL_set_16bit_reg
    1850:	687b      	ldr	r3, [r7, #4]
    1852:	681b      	ldr	r3, [r3, #0]
    1854:	f103 0298 	add.w	r2, r3, #152	; 0x98
    1858:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    185a:	4610      	mov	r0, r2
    185c:	4619      	mov	r1, r3
    185e:	f000 fb63 	bl	1f28 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t)pwm_tach_id_mask
             );
    }
}
    1862:	f107 0728 	add.w	r7, r7, #40	; 0x28
    1866:	46bd      	mov	sp, r7
    1868:	bd80      	pop	{r7, pc}
    186a:	bf00      	nop
    186c:	0000      	lsls	r0, r0, #0
	...

00001870 <start_gun>:
ace_channel_handle_t adc_handler;
pwm_instance_t motors;
pwm_instance_t servos;
UART_instance_t g_uart;

void start_gun(){
    1870:	b580      	push	{r7, lr}
    1872:	af00      	add	r7, sp, #0
//EFFECT: Starts gun motors
	MSS_GPIO_set_output(MSS_GPIO_31, 1);
    1874:	f04f 001f 	mov.w	r0, #31
    1878:	f04f 0101 	mov.w	r1, #1
    187c:	f001 fb84 	bl	2f88 <MSS_GPIO_set_output>
	firing = 1;
    1880:	f240 53f0 	movw	r3, #1520	; 0x5f0
    1884:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1888:	f04f 0201 	mov.w	r2, #1
    188c:	601a      	str	r2, [r3, #0]
	fire_counter = 0;
    188e:	f240 53f8 	movw	r3, #1528	; 0x5f8
    1892:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1896:	f04f 0200 	mov.w	r2, #0
    189a:	601a      	str	r2, [r3, #0]
	return;
}
    189c:	bd80      	pop	{r7, pc}
    189e:	bf00      	nop

000018a0 <stop_gun>:

void stop_gun(){
    18a0:	b580      	push	{r7, lr}
    18a2:	af00      	add	r7, sp, #0
//EFFECT: Stops gun motors
	MSS_GPIO_set_output(MSS_GPIO_31, 0);
    18a4:	f04f 001f 	mov.w	r0, #31
    18a8:	f04f 0100 	mov.w	r1, #0
    18ac:	f001 fb6c 	bl	2f88 <MSS_GPIO_set_output>
	firing = 0;
    18b0:	f240 53f0 	movw	r3, #1520	; 0x5f0
    18b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18b8:	f04f 0200 	mov.w	r2, #0
    18bc:	601a      	str	r2, [r3, #0]
	return;
}
    18be:	bd80      	pop	{r7, pc}

000018c0 <pwm_init>:

void pwm_init(){
    18c0:	b580      	push	{r7, lr}
    18c2:	af00      	add	r7, sp, #0
//EFFECT: Initializes PWM outputs
	//PWM_init(&s94156_pwm, FPIN_0, PWM_PRESCALE, PWM_SERVO_PERIOD);
	PWM_init(&motors, MOTOR_PWM_ADDRESS, MOTOR_PRESCALE, MOTOR_PERIOD);
    18c4:	f240 50e8 	movw	r0, #1512	; 0x5e8
    18c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18cc:	f240 0100 	movw	r1, #0
    18d0:	f2c4 0105 	movt	r1, #16389	; 0x4005
    18d4:	f24f 52e1 	movw	r2, #62945	; 0xf5e1
    18d8:	f2c0 0205 	movt	r2, #5
    18dc:	f44f 7380 	mov.w	r3, #256	; 0x100
    18e0:	f7fe fdde 	bl	4a0 <PWM_init>
	PWM_init(&servos, SERVO_PWM_ADDRESS, SERVO_PRESCALE, SERVO_PERIOD);
    18e4:	f240 50ec 	movw	r0, #1516	; 0x5ec
    18e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18ec:	f240 1100 	movw	r1, #256	; 0x100
    18f0:	f2c4 0105 	movt	r1, #16389	; 0x4005
    18f4:	f240 32e7 	movw	r2, #999	; 0x3e7
    18f8:	f240 73cf 	movw	r3, #1999	; 0x7cf
    18fc:	f7fe fdd0 	bl	4a0 <PWM_init>
}
    1900:	bd80      	pop	{r7, pc}
    1902:	bf00      	nop

00001904 <wheel1>:

void wheel1(int pwm){
    1904:	b580      	push	{r7, lr}
    1906:	b082      	sub	sp, #8
    1908:	af00      	add	r7, sp, #0
    190a:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel1 
	if (pwm == 0){
    190c:	687b      	ldr	r3, [r7, #4]
    190e:	2b00      	cmp	r3, #0
    1910:	d110      	bne.n	1934 <wheel1+0x30>
		PWM_disable(&motors, PWM_1);
    1912:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1916:	f2c2 0000 	movt	r0, #8192	; 0x2000
    191a:	f04f 0101 	mov.w	r1, #1
    191e:	f7fe ff11 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_2);
    1922:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1926:	f2c2 0000 	movt	r0, #8192	; 0x2000
    192a:	f04f 0102 	mov.w	r1, #2
    192e:	f7fe ff09 	bl	744 <PWM_disable>
    1932:	e03b      	b.n	19ac <wheel1+0xa8>
	}
	else if (pwm > 0){
    1934:	687b      	ldr	r3, [r7, #4]
    1936:	2b00      	cmp	r3, #0
    1938:	dd1a      	ble.n	1970 <wheel1+0x6c>
		PWM_set_duty_cycle(&motors, PWM_1, pwm);
    193a:	687b      	ldr	r3, [r7, #4]
    193c:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1940:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1944:	f04f 0101 	mov.w	r1, #1
    1948:	461a      	mov	r2, r3
    194a:	f7fe ffdb 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_1);
    194e:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1952:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1956:	f04f 0101 	mov.w	r1, #1
    195a:	f7fe fe75 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_2);
    195e:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1962:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1966:	f04f 0102 	mov.w	r1, #2
    196a:	f7fe feeb 	bl	744 <PWM_disable>
    196e:	e01d      	b.n	19ac <wheel1+0xa8>
	}
	else {
		pwm = pwm * -1;
    1970:	687b      	ldr	r3, [r7, #4]
    1972:	f1c3 0300 	rsb	r3, r3, #0
    1976:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_2, pwm);
    1978:	687b      	ldr	r3, [r7, #4]
    197a:	f240 50e8 	movw	r0, #1512	; 0x5e8
    197e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1982:	f04f 0102 	mov.w	r1, #2
    1986:	461a      	mov	r2, r3
    1988:	f7fe ffbc 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_2);
    198c:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1990:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1994:	f04f 0102 	mov.w	r1, #2
    1998:	f7fe fe56 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_1);
    199c:	f240 50e8 	movw	r0, #1512	; 0x5e8
    19a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19a4:	f04f 0101 	mov.w	r1, #1
    19a8:	f7fe fecc 	bl	744 <PWM_disable>
	}
	return;
}
    19ac:	f107 0708 	add.w	r7, r7, #8
    19b0:	46bd      	mov	sp, r7
    19b2:	bd80      	pop	{r7, pc}

000019b4 <wheel2>:

void wheel2(int pwm){
    19b4:	b580      	push	{r7, lr}
    19b6:	b082      	sub	sp, #8
    19b8:	af00      	add	r7, sp, #0
    19ba:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel2
	if (pwm == 0){
    19bc:	687b      	ldr	r3, [r7, #4]
    19be:	2b00      	cmp	r3, #0
    19c0:	d110      	bne.n	19e4 <wheel2+0x30>
		PWM_disable(&motors, PWM_3);
    19c2:	f240 50e8 	movw	r0, #1512	; 0x5e8
    19c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19ca:	f04f 0103 	mov.w	r1, #3
    19ce:	f7fe feb9 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_4);
    19d2:	f240 50e8 	movw	r0, #1512	; 0x5e8
    19d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19da:	f04f 0104 	mov.w	r1, #4
    19de:	f7fe feb1 	bl	744 <PWM_disable>
    19e2:	e03b      	b.n	1a5c <wheel2+0xa8>
	}
	else if (pwm > 0){
    19e4:	687b      	ldr	r3, [r7, #4]
    19e6:	2b00      	cmp	r3, #0
    19e8:	dd1a      	ble.n	1a20 <wheel2+0x6c>
		PWM_set_duty_cycle(&motors, PWM_3, pwm);
    19ea:	687b      	ldr	r3, [r7, #4]
    19ec:	f240 50e8 	movw	r0, #1512	; 0x5e8
    19f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19f4:	f04f 0103 	mov.w	r1, #3
    19f8:	461a      	mov	r2, r3
    19fa:	f7fe ff83 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_3);
    19fe:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1a02:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a06:	f04f 0103 	mov.w	r1, #3
    1a0a:	f7fe fe1d 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_4);
    1a0e:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1a12:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a16:	f04f 0104 	mov.w	r1, #4
    1a1a:	f7fe fe93 	bl	744 <PWM_disable>
    1a1e:	e01d      	b.n	1a5c <wheel2+0xa8>
	}
	else {
		pwm = pwm * -1;
    1a20:	687b      	ldr	r3, [r7, #4]
    1a22:	f1c3 0300 	rsb	r3, r3, #0
    1a26:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_4, pwm);
    1a28:	687b      	ldr	r3, [r7, #4]
    1a2a:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1a2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a32:	f04f 0104 	mov.w	r1, #4
    1a36:	461a      	mov	r2, r3
    1a38:	f7fe ff64 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_4);
    1a3c:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1a40:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a44:	f04f 0104 	mov.w	r1, #4
    1a48:	f7fe fdfe 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_3);
    1a4c:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1a50:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a54:	f04f 0103 	mov.w	r1, #3
    1a58:	f7fe fe74 	bl	744 <PWM_disable>
	}
	return;
}
    1a5c:	f107 0708 	add.w	r7, r7, #8
    1a60:	46bd      	mov	sp, r7
    1a62:	bd80      	pop	{r7, pc}

00001a64 <wheel3>:

void wheel3(int pwm){
    1a64:	b580      	push	{r7, lr}
    1a66:	b082      	sub	sp, #8
    1a68:	af00      	add	r7, sp, #0
    1a6a:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel3
	if (pwm == 0){
    1a6c:	687b      	ldr	r3, [r7, #4]
    1a6e:	2b00      	cmp	r3, #0
    1a70:	d110      	bne.n	1a94 <wheel3+0x30>
		PWM_disable(&motors, PWM_5);
    1a72:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1a76:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a7a:	f04f 0105 	mov.w	r1, #5
    1a7e:	f7fe fe61 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_6);
    1a82:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1a86:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a8a:	f04f 0106 	mov.w	r1, #6
    1a8e:	f7fe fe59 	bl	744 <PWM_disable>
    1a92:	e03b      	b.n	1b0c <wheel3+0xa8>
	}
	else if (pwm > 0){
    1a94:	687b      	ldr	r3, [r7, #4]
    1a96:	2b00      	cmp	r3, #0
    1a98:	dd1a      	ble.n	1ad0 <wheel3+0x6c>
		PWM_set_duty_cycle(&motors, PWM_5, pwm);
    1a9a:	687b      	ldr	r3, [r7, #4]
    1a9c:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1aa0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1aa4:	f04f 0105 	mov.w	r1, #5
    1aa8:	461a      	mov	r2, r3
    1aaa:	f7fe ff2b 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_5);
    1aae:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1ab2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ab6:	f04f 0105 	mov.w	r1, #5
    1aba:	f7fe fdc5 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_6);
    1abe:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1ac2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ac6:	f04f 0106 	mov.w	r1, #6
    1aca:	f7fe fe3b 	bl	744 <PWM_disable>
    1ace:	e01d      	b.n	1b0c <wheel3+0xa8>
	}
	else {
		pwm *= -1;
    1ad0:	687b      	ldr	r3, [r7, #4]
    1ad2:	f1c3 0300 	rsb	r3, r3, #0
    1ad6:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_6, pwm);
    1ad8:	687b      	ldr	r3, [r7, #4]
    1ada:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1ade:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ae2:	f04f 0106 	mov.w	r1, #6
    1ae6:	461a      	mov	r2, r3
    1ae8:	f7fe ff0c 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_6);
    1aec:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1af0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1af4:	f04f 0106 	mov.w	r1, #6
    1af8:	f7fe fda6 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_5);
    1afc:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1b00:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b04:	f04f 0105 	mov.w	r1, #5
    1b08:	f7fe fe1c 	bl	744 <PWM_disable>
	}
	return;
}
    1b0c:	f107 0708 	add.w	r7, r7, #8
    1b10:	46bd      	mov	sp, r7
    1b12:	bd80      	pop	{r7, pc}

00001b14 <wheel4>:

void wheel4(int pwm){
    1b14:	b580      	push	{r7, lr}
    1b16:	b082      	sub	sp, #8
    1b18:	af00      	add	r7, sp, #0
    1b1a:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          Takes a number from -255 to 255 where 0 is stopped and 
//          255 is full speed ahead
//EFFECTS: Modifies the speed of wheel4
	if (pwm == 0){
    1b1c:	687b      	ldr	r3, [r7, #4]
    1b1e:	2b00      	cmp	r3, #0
    1b20:	d110      	bne.n	1b44 <wheel4+0x30>
		PWM_disable(&motors, PWM_7);
    1b22:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1b26:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b2a:	f04f 0107 	mov.w	r1, #7
    1b2e:	f7fe fe09 	bl	744 <PWM_disable>
		PWM_disable(&motors, PWM_8);
    1b32:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1b36:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b3a:	f04f 0108 	mov.w	r1, #8
    1b3e:	f7fe fe01 	bl	744 <PWM_disable>
    1b42:	e03b      	b.n	1bbc <wheel4+0xa8>
	}
	else if (pwm > 0){
    1b44:	687b      	ldr	r3, [r7, #4]
    1b46:	2b00      	cmp	r3, #0
    1b48:	dd1a      	ble.n	1b80 <wheel4+0x6c>
		PWM_set_duty_cycle(&motors, PWM_7, pwm);
    1b4a:	687b      	ldr	r3, [r7, #4]
    1b4c:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1b50:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b54:	f04f 0107 	mov.w	r1, #7
    1b58:	461a      	mov	r2, r3
    1b5a:	f7fe fed3 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_7);
    1b5e:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1b62:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b66:	f04f 0107 	mov.w	r1, #7
    1b6a:	f7fe fd6d 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_8);
    1b6e:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1b72:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b76:	f04f 0108 	mov.w	r1, #8
    1b7a:	f7fe fde3 	bl	744 <PWM_disable>
    1b7e:	e01d      	b.n	1bbc <wheel4+0xa8>
	}
	else {
		pwm = pwm * -1;
    1b80:	687b      	ldr	r3, [r7, #4]
    1b82:	f1c3 0300 	rsb	r3, r3, #0
    1b86:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_8, pwm);
    1b88:	687b      	ldr	r3, [r7, #4]
    1b8a:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1b8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b92:	f04f 0108 	mov.w	r1, #8
    1b96:	461a      	mov	r2, r3
    1b98:	f7fe feb4 	bl	904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_8);
    1b9c:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1ba0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ba4:	f04f 0108 	mov.w	r1, #8
    1ba8:	f7fe fd4e 	bl	648 <PWM_enable>
		PWM_disable(&motors, PWM_7);
    1bac:	f240 50e8 	movw	r0, #1512	; 0x5e8
    1bb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bb4:	f04f 0107 	mov.w	r1, #7
    1bb8:	f7fe fdc4 	bl	744 <PWM_disable>
	}
	return;
}
    1bbc:	f107 0708 	add.w	r7, r7, #8
    1bc0:	46bd      	mov	sp, r7
    1bc2:	bd80      	pop	{r7, pc}

00001bc4 <set_gun_angle>:

void set_gun_angle(int angle){
    1bc4:	b580      	push	{r7, lr}
    1bc6:	b082      	sub	sp, #8
    1bc8:	af00      	add	r7, sp, #0
    1bca:	6078      	str	r0, [r7, #4]
//REQUIRES: pwm_init() has been called
//          angle is a number between 0 and 204
//EFFECTS: Sets angle of gun on robot
	angle += 46;
    1bcc:	687b      	ldr	r3, [r7, #4]
    1bce:	f103 032e 	add.w	r3, r3, #46	; 0x2e
    1bd2:	607b      	str	r3, [r7, #4]
	PWM_set_duty_cycle(&servos, PWM_1, angle);
    1bd4:	687b      	ldr	r3, [r7, #4]
    1bd6:	f240 50ec 	movw	r0, #1516	; 0x5ec
    1bda:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bde:	f04f 0101 	mov.w	r1, #1
    1be2:	461a      	mov	r2, r3
    1be4:	f7fe fe8e 	bl	904 <PWM_set_duty_cycle>
	return;
}
    1be8:	f107 0708 	add.w	r7, r7, #8
    1bec:	46bd      	mov	sp, r7
    1bee:	bd80      	pop	{r7, pc}

00001bf0 <range_init>:

void range_init() {
    1bf0:	b580      	push	{r7, lr}
    1bf2:	af00      	add	r7, sp, #0
	ACE_init();
    1bf4:	f003 fb7e 	bl	52f4 <ACE_init>
	adc_handler = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    1bf8:	f24d 60e8 	movw	r0, #55016	; 0xd6e8
    1bfc:	f2c0 0000 	movt	r0, #0
    1c00:	f004 f93e 	bl	5e80 <ACE_get_channel_handle>
    1c04:	4603      	mov	r3, r0
    1c06:	461a      	mov	r2, r3
    1c08:	f240 53f4 	movw	r3, #1524	; 0x5f4
    1c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c10:	701a      	strb	r2, [r3, #0]
}
    1c12:	bd80      	pop	{r7, pc}

00001c14 <wait>:

void wait(int x) {
    1c14:	b480      	push	{r7}
    1c16:	b083      	sub	sp, #12
    1c18:	af00      	add	r7, sp, #0
    1c1a:	6078      	str	r0, [r7, #4]
	for (; x > 0; x--);
    1c1c:	e003      	b.n	1c26 <wait+0x12>
    1c1e:	687b      	ldr	r3, [r7, #4]
    1c20:	f103 33ff 	add.w	r3, r3, #4294967295
    1c24:	607b      	str	r3, [r7, #4]
    1c26:	687b      	ldr	r3, [r7, #4]
    1c28:	2b00      	cmp	r3, #0
    1c2a:	dcf8      	bgt.n	1c1e <wait+0xa>
}
    1c2c:	f107 070c 	add.w	r7, r7, #12
    1c30:	46bd      	mov	sp, r7
    1c32:	bc80      	pop	{r7}
    1c34:	4770      	bx	lr
    1c36:	bf00      	nop

00001c38 <get_range>:

int get_range() {
    1c38:	b580      	push	{r7, lr}
    1c3a:	b086      	sub	sp, #24
    1c3c:	af00      	add	r7, sp, #0
	int to_return;
	uint16_t adc_data = ACE_get_ppe_sample(adc_handler);
    1c3e:	f240 53f4 	movw	r3, #1524	; 0x5f4
    1c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c46:	781b      	ldrb	r3, [r3, #0]
    1c48:	4618      	mov	r0, r3
    1c4a:	f004 f97d 	bl	5f48 <ACE_get_ppe_sample>
    1c4e:	4603      	mov	r3, r0
    1c50:	80fb      	strh	r3, [r7, #6]
	double voltage = ((double)(adc_data))/4095 * 5;
    1c52:	88fb      	ldrh	r3, [r7, #6]
    1c54:	4618      	mov	r0, r3
    1c56:	f005 fb69 	bl	732c <__aeabi_ui2d>
    1c5a:	4602      	mov	r2, r0
    1c5c:	460b      	mov	r3, r1
    1c5e:	4610      	mov	r0, r2
    1c60:	4619      	mov	r1, r3
    1c62:	a329      	add	r3, pc, #164	; (adr r3, 1d08 <get_range+0xd0>)
    1c64:	e9d3 2300 	ldrd	r2, r3, [r3]
    1c68:	f005 fd00 	bl	766c <__aeabi_ddiv>
    1c6c:	4602      	mov	r2, r0
    1c6e:	460b      	mov	r3, r1
    1c70:	4610      	mov	r0, r2
    1c72:	4619      	mov	r1, r3
    1c74:	f04f 0200 	mov.w	r2, #0
    1c78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1c7c:	f503 13a0 	add.w	r3, r3, #1310720	; 0x140000
    1c80:	f005 fbca 	bl	7418 <__aeabi_dmul>
    1c84:	4602      	mov	r2, r0
    1c86:	460b      	mov	r3, r1
    1c88:	e9c7 2302 	strd	r2, r3, [r7, #8]
	int inches = voltage * (512/5);
    1c8c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    1c90:	a31f      	add	r3, pc, #124	; (adr r3, 1d10 <get_range+0xd8>)
    1c92:	e9d3 2300 	ldrd	r2, r3, [r3]
    1c96:	f005 fbbf 	bl	7418 <__aeabi_dmul>
    1c9a:	4602      	mov	r2, r0
    1c9c:	460b      	mov	r3, r1
    1c9e:	4610      	mov	r0, r2
    1ca0:	4619      	mov	r1, r3
    1ca2:	f005 fdcb 	bl	783c <__aeabi_d2iz>
    1ca6:	4603      	mov	r3, r0
    1ca8:	613b      	str	r3, [r7, #16]
	to_return = inches;
    1caa:	693b      	ldr	r3, [r7, #16]
    1cac:	603b      	str	r3, [r7, #0]
	int feet = inches/12;
    1cae:	693a      	ldr	r2, [r7, #16]
    1cb0:	f64a 23ab 	movw	r3, #43691	; 0xaaab
    1cb4:	f6c2 23aa 	movt	r3, #10922	; 0x2aaa
    1cb8:	fb83 1302 	smull	r1, r3, r3, r2
    1cbc:	ea4f 0163 	mov.w	r1, r3, asr #1
    1cc0:	ea4f 73e2 	mov.w	r3, r2, asr #31
    1cc4:	ebc3 0301 	rsb	r3, r3, r1
    1cc8:	617b      	str	r3, [r7, #20]
	inches %= 12;
    1cca:	693a      	ldr	r2, [r7, #16]
    1ccc:	f64a 23ab 	movw	r3, #43691	; 0xaaab
    1cd0:	f6c2 23aa 	movt	r3, #10922	; 0x2aaa
    1cd4:	fb83 1302 	smull	r1, r3, r3, r2
    1cd8:	ea4f 0163 	mov.w	r1, r3, asr #1
    1cdc:	ea4f 73e2 	mov.w	r3, r2, asr #31
    1ce0:	ebc3 0101 	rsb	r1, r3, r1
    1ce4:	460b      	mov	r3, r1
    1ce6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1cea:	440b      	add	r3, r1
    1cec:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1cf0:	ebc3 0302 	rsb	r3, r3, r2
    1cf4:	613b      	str	r3, [r7, #16]
	//printf("Adc_data: %d, voltage: %f, Distance: %d\' %d\"\n\r", adc_data, voltage, feet, inches);
	return inches;
    1cf6:	693b      	ldr	r3, [r7, #16]
}
    1cf8:	4618      	mov	r0, r3
    1cfa:	f107 0718 	add.w	r7, r7, #24
    1cfe:	46bd      	mov	sp, r7
    1d00:	bd80      	pop	{r7, pc}
    1d02:	bf00      	nop
    1d04:	f3af 8000 	nop.w
    1d08:	00000000 	.word	0x00000000
    1d0c:	40affe00 	.word	0x40affe00
    1d10:	00000000 	.word	0x00000000
    1d14:	40598000 	.word	0x40598000

00001d18 <main>:

int main(){
    1d18:	b580      	push	{r7, lr}
    1d1a:	b0e6      	sub	sp, #408	; 0x198
    1d1c:	af00      	add	r7, sp, #0
	pwm_init();
    1d1e:	f7ff fdcf 	bl	18c0 <pwm_init>
	MSS_GPIO_init();
    1d22:	f001 f8dd 	bl	2ee0 <MSS_GPIO_init>
	range_init();
    1d26:	f7ff ff63 	bl	1bf0 <range_init>
	MSS_GPIO_config(MSS_GPIO_31, MSS_GPIO_OUTPUT_MODE);
    1d2a:	f04f 001f 	mov.w	r0, #31
    1d2e:	f04f 0105 	mov.w	r1, #5
    1d32:	f001 f90b 	bl	2f4c <MSS_GPIO_config>
	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, 162, (DATA_8_BITS | NO_PARITY));
    1d36:	f240 50e0 	movw	r0, #1504	; 0x5e0
    1d3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1d3e:	f240 2100 	movw	r1, #512	; 0x200
    1d42:	f2c4 0105 	movt	r1, #16389	; 0x4005
    1d46:	f04f 02a2 	mov.w	r2, #162	; 0xa2
    1d4a:	f04f 0301 	mov.w	r3, #1
    1d4e:	f004 f925 	bl	5f9c <UART_init>

	uint8_t buff[BUFFER_SIZE];
	int offset = 0;
    1d52:	f04f 0300 	mov.w	r3, #0
    1d56:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
	size_t received;
	int joyx, joyy, cx, cy, start, fire;
	int startDown = 0;
    1d5a:	f04f 0300 	mov.w	r3, #0
    1d5e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
	int mode = 0; // 0 for manual, 1 for automatic
    1d62:	f04f 0300 	mov.w	r3, #0
    1d66:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
	uint8_t tx[100];
	int txSize;
	firing = 0;
    1d6a:	f240 53f0 	movw	r3, #1520	; 0x5f0
    1d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d72:	f04f 0200 	mov.w	r2, #0
    1d76:	601a      	str	r2, [r3, #0]

	while(1) {
		int i;
		for (i=0; i < 255; i++) {
    1d78:	f04f 0300 	mov.w	r3, #0
    1d7c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
    1d80:	e017      	b.n	1db2 <main+0x9a>
			wheel3(i);
    1d82:	f8d7 0194 	ldr.w	r0, [r7, #404]	; 0x194
    1d86:	f7ff fe6d 	bl	1a64 <wheel3>
			wait(100000);
    1d8a:	f248 60a0 	movw	r0, #34464	; 0x86a0
    1d8e:	f2c0 0001 	movt	r0, #1
    1d92:	f7ff ff3f 	bl	1c14 <wait>
			printf("%d", i);
    1d96:	f24d 60fc 	movw	r0, #55036	; 0xd6fc
    1d9a:	f2c0 0000 	movt	r0, #0
    1d9e:	f8d7 1194 	ldr.w	r1, [r7, #404]	; 0x194
    1da2:	f005 fda1 	bl	78e8 <printf>
	int txSize;
	firing = 0;

	while(1) {
		int i;
		for (i=0; i < 255; i++) {
    1da6:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
    1daa:	f103 0301 	add.w	r3, r3, #1
    1dae:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
    1db2:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
    1db6:	2bfe      	cmp	r3, #254	; 0xfe
    1db8:	dde3      	ble.n	1d82 <main+0x6a>
			wheel3(i);
			wait(100000);
			printf("%d", i);
		}
		for (i=255; i > -255; i--) {
    1dba:	f04f 03ff 	mov.w	r3, #255	; 0xff
    1dbe:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
    1dc2:	e017      	b.n	1df4 <main+0xdc>
			wheel3(i);
    1dc4:	f8d7 0194 	ldr.w	r0, [r7, #404]	; 0x194
    1dc8:	f7ff fe4c 	bl	1a64 <wheel3>
			wait(100000);
    1dcc:	f248 60a0 	movw	r0, #34464	; 0x86a0
    1dd0:	f2c0 0001 	movt	r0, #1
    1dd4:	f7ff ff1e 	bl	1c14 <wait>
			printf("%d", i);
    1dd8:	f24d 60fc 	movw	r0, #55036	; 0xd6fc
    1ddc:	f2c0 0000 	movt	r0, #0
    1de0:	f8d7 1194 	ldr.w	r1, [r7, #404]	; 0x194
    1de4:	f005 fd80 	bl	78e8 <printf>
		for (i=0; i < 255; i++) {
			wheel3(i);
			wait(100000);
			printf("%d", i);
		}
		for (i=255; i > -255; i--) {
    1de8:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
    1dec:	f103 33ff 	add.w	r3, r3, #4294967295
    1df0:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
    1df4:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
    1df8:	f113 0ffe 	cmn.w	r3, #254	; 0xfe
    1dfc:	dae2      	bge.n	1dc4 <main+0xac>
			wheel3(i);
			wait(100000);
			printf("%d", i);
		}
		for (i=-255; i < 0; i++) {
    1dfe:	f06f 03fe 	mvn.w	r3, #254	; 0xfe
    1e02:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
    1e06:	e017      	b.n	1e38 <main+0x120>
			wheel3(i);
    1e08:	f8d7 0194 	ldr.w	r0, [r7, #404]	; 0x194
    1e0c:	f7ff fe2a 	bl	1a64 <wheel3>
			printf("%d", i);
    1e10:	f24d 60fc 	movw	r0, #55036	; 0xd6fc
    1e14:	f2c0 0000 	movt	r0, #0
    1e18:	f8d7 1194 	ldr.w	r1, [r7, #404]	; 0x194
    1e1c:	f005 fd64 	bl	78e8 <printf>
			wait(100000);
    1e20:	f248 60a0 	movw	r0, #34464	; 0x86a0
    1e24:	f2c0 0001 	movt	r0, #1
    1e28:	f7ff fef4 	bl	1c14 <wait>
		for (i=255; i > -255; i--) {
			wheel3(i);
			wait(100000);
			printf("%d", i);
		}
		for (i=-255; i < 0; i++) {
    1e2c:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
    1e30:	f103 0301 	add.w	r3, r3, #1
    1e34:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
    1e38:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
    1e3c:	2b00      	cmp	r3, #0
    1e3e:	dbe3      	blt.n	1e08 <main+0xf0>
			wheel3(i);
			printf("%d", i);
			wait(100000);
		}
	}
    1e40:	e79a      	b.n	1d78 <main+0x60>
    1e42:	bf00      	nop
    1e44:	f3af 8000 	nop.w

00001e48 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    1e48:	b480      	push	{r7}
    1e4a:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    1e4c:	be00      	bkpt	0x0000
}
    1e4e:	46bd      	mov	sp, r7
    1e50:	bc80      	pop	{r7}
    1e52:	4770      	bx	lr

00001e54 <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    1e54:	b480      	push	{r7}
    1e56:	b083      	sub	sp, #12
    1e58:	af00      	add	r7, sp, #0
    1e5a:	6078      	str	r0, [r7, #4]
    1e5c:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    1e5e:	be00      	bkpt	0x0000
}
    1e60:	f107 070c 	add.w	r7, r7, #12
    1e64:	46bd      	mov	sp, r7
    1e66:	bc80      	pop	{r7}
    1e68:	4770      	bx	lr
    1e6a:	bf00      	nop

00001e6c <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    1e6c:	b480      	push	{r7}
    1e6e:	b083      	sub	sp, #12
    1e70:	af00      	add	r7, sp, #0
    1e72:	6078      	str	r0, [r7, #4]
    1e74:	460b      	mov	r3, r1
    1e76:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1e78:	be00      	bkpt	0x0000
}
    1e7a:	f107 070c 	add.w	r7, r7, #12
    1e7e:	46bd      	mov	sp, r7
    1e80:	bc80      	pop	{r7}
    1e82:	4770      	bx	lr

00001e84 <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    1e84:	b480      	push	{r7}
    1e86:	b083      	sub	sp, #12
    1e88:	af00      	add	r7, sp, #0
    1e8a:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1e8c:	be00      	bkpt	0x0000
}
    1e8e:	f107 070c 	add.w	r7, r7, #12
    1e92:	46bd      	mov	sp, r7
    1e94:	bc80      	pop	{r7}
    1e96:	4770      	bx	lr

00001e98 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    1e98:	b480      	push	{r7}
    1e9a:	b083      	sub	sp, #12
    1e9c:	af00      	add	r7, sp, #0
    1e9e:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1ea0:	be00      	bkpt	0x0000
}
    1ea2:	f107 070c 	add.w	r7, r7, #12
    1ea6:	46bd      	mov	sp, r7
    1ea8:	bc80      	pop	{r7}
    1eaa:	4770      	bx	lr

00001eac <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    1eac:	b480      	push	{r7}
    1eae:	b083      	sub	sp, #12
    1eb0:	af00      	add	r7, sp, #0
    1eb2:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1eb4:	be00      	bkpt	0x0000
}
    1eb6:	f107 070c 	add.w	r7, r7, #12
    1eba:	46bd      	mov	sp, r7
    1ebc:	bc80      	pop	{r7}
    1ebe:	4770      	bx	lr

00001ec0 <HAL_disable_interrupts>:
    1ec0:	f3ef 8010 	mrs	r0, PRIMASK
    1ec4:	b672      	cpsid	i
    1ec6:	4770      	bx	lr

00001ec8 <HAL_restore_interrupts>:
    1ec8:	f380 8810 	msr	PRIMASK, r0
    1ecc:	4770      	bx	lr
	...

00001ed0 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    1ed0:	b480      	push	{r7}
    1ed2:	b087      	sub	sp, #28
    1ed4:	af00      	add	r7, sp, #0
    1ed6:	6078      	str	r0, [r7, #4]
    1ed8:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    1eda:	687b      	ldr	r3, [r7, #4]
    1edc:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    1ede:	683b      	ldr	r3, [r7, #0]
    1ee0:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    1ee2:	697b      	ldr	r3, [r7, #20]
    1ee4:	781b      	ldrb	r3, [r3, #0]
    1ee6:	b2db      	uxtb	r3, r3
    1ee8:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    1eea:	693b      	ldr	r3, [r7, #16]
    1eec:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    1eee:	68bb      	ldr	r3, [r7, #8]
    1ef0:	f103 0301 	add.w	r3, r3, #1
    1ef4:	60bb      	str	r3, [r7, #8]
    }
    1ef6:	e7f0      	b.n	1eda <HAL_assert_fail+0xa>

00001ef8 <HW_set_32bit_reg>:
    1ef8:	6001      	str	r1, [r0, #0]
    1efa:	4770      	bx	lr

00001efc <HW_get_32bit_reg>:
    1efc:	6800      	ldr	r0, [r0, #0]
    1efe:	4770      	bx	lr

00001f00 <HW_set_32bit_reg_field>:
    1f00:	b50e      	push	{r1, r2, r3, lr}
    1f02:	fa03 f301 	lsl.w	r3, r3, r1
    1f06:	ea03 0302 	and.w	r3, r3, r2
    1f0a:	6801      	ldr	r1, [r0, #0]
    1f0c:	ea6f 0202 	mvn.w	r2, r2
    1f10:	ea01 0102 	and.w	r1, r1, r2
    1f14:	ea41 0103 	orr.w	r1, r1, r3
    1f18:	6001      	str	r1, [r0, #0]
    1f1a:	bd0e      	pop	{r1, r2, r3, pc}

00001f1c <HW_get_32bit_reg_field>:
    1f1c:	6800      	ldr	r0, [r0, #0]
    1f1e:	ea00 0002 	and.w	r0, r0, r2
    1f22:	fa20 f001 	lsr.w	r0, r0, r1
    1f26:	4770      	bx	lr

00001f28 <HW_set_16bit_reg>:
    1f28:	8001      	strh	r1, [r0, #0]
    1f2a:	4770      	bx	lr

00001f2c <HW_get_16bit_reg>:
    1f2c:	8800      	ldrh	r0, [r0, #0]
    1f2e:	4770      	bx	lr

00001f30 <HW_set_16bit_reg_field>:
    1f30:	b50e      	push	{r1, r2, r3, lr}
    1f32:	fa03 f301 	lsl.w	r3, r3, r1
    1f36:	ea03 0302 	and.w	r3, r3, r2
    1f3a:	8801      	ldrh	r1, [r0, #0]
    1f3c:	ea6f 0202 	mvn.w	r2, r2
    1f40:	ea01 0102 	and.w	r1, r1, r2
    1f44:	ea41 0103 	orr.w	r1, r1, r3
    1f48:	8001      	strh	r1, [r0, #0]
    1f4a:	bd0e      	pop	{r1, r2, r3, pc}

00001f4c <HW_get_16bit_reg_field>:
    1f4c:	8800      	ldrh	r0, [r0, #0]
    1f4e:	ea00 0002 	and.w	r0, r0, r2
    1f52:	fa20 f001 	lsr.w	r0, r0, r1
    1f56:	4770      	bx	lr

00001f58 <HW_set_8bit_reg>:
    1f58:	7001      	strb	r1, [r0, #0]
    1f5a:	4770      	bx	lr

00001f5c <HW_get_8bit_reg>:
    1f5c:	7800      	ldrb	r0, [r0, #0]
    1f5e:	4770      	bx	lr

00001f60 <HW_set_8bit_reg_field>:
    1f60:	b50e      	push	{r1, r2, r3, lr}
    1f62:	fa03 f301 	lsl.w	r3, r3, r1
    1f66:	ea03 0302 	and.w	r3, r3, r2
    1f6a:	7801      	ldrb	r1, [r0, #0]
    1f6c:	ea6f 0202 	mvn.w	r2, r2
    1f70:	ea01 0102 	and.w	r1, r1, r2
    1f74:	ea41 0103 	orr.w	r1, r1, r3
    1f78:	7001      	strb	r1, [r0, #0]
    1f7a:	bd0e      	pop	{r1, r2, r3, pc}

00001f7c <HW_get_8bit_reg_field>:
    1f7c:	7800      	ldrb	r0, [r0, #0]
    1f7e:	ea00 0002 	and.w	r0, r0, r2
    1f82:	fa20 f001 	lsr.w	r0, r0, r1
    1f86:	4770      	bx	lr

00001f88 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1f88:	b480      	push	{r7}
    1f8a:	b083      	sub	sp, #12
    1f8c:	af00      	add	r7, sp, #0
    1f8e:	4603      	mov	r3, r0
    1f90:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1f92:	f24e 1300 	movw	r3, #57600	; 0xe100
    1f96:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1f9a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1f9e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1fa2:	88f9      	ldrh	r1, [r7, #6]
    1fa4:	f001 011f 	and.w	r1, r1, #31
    1fa8:	f04f 0001 	mov.w	r0, #1
    1fac:	fa00 f101 	lsl.w	r1, r0, r1
    1fb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1fb4:	f107 070c 	add.w	r7, r7, #12
    1fb8:	46bd      	mov	sp, r7
    1fba:	bc80      	pop	{r7}
    1fbc:	4770      	bx	lr
    1fbe:	bf00      	nop

00001fc0 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1fc0:	b480      	push	{r7}
    1fc2:	b083      	sub	sp, #12
    1fc4:	af00      	add	r7, sp, #0
    1fc6:	4603      	mov	r3, r0
    1fc8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1fca:	f24e 1300 	movw	r3, #57600	; 0xe100
    1fce:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1fd2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1fd6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1fda:	88f9      	ldrh	r1, [r7, #6]
    1fdc:	f001 011f 	and.w	r1, r1, #31
    1fe0:	f04f 0001 	mov.w	r0, #1
    1fe4:	fa00 f101 	lsl.w	r1, r0, r1
    1fe8:	f102 0220 	add.w	r2, r2, #32
    1fec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1ff0:	f107 070c 	add.w	r7, r7, #12
    1ff4:	46bd      	mov	sp, r7
    1ff6:	bc80      	pop	{r7}
    1ff8:	4770      	bx	lr
    1ffa:	bf00      	nop

00001ffc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1ffc:	b480      	push	{r7}
    1ffe:	b083      	sub	sp, #12
    2000:	af00      	add	r7, sp, #0
    2002:	4603      	mov	r3, r0
    2004:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2006:	f24e 1300 	movw	r3, #57600	; 0xe100
    200a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    200e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2012:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2016:	88f9      	ldrh	r1, [r7, #6]
    2018:	f001 011f 	and.w	r1, r1, #31
    201c:	f04f 0001 	mov.w	r0, #1
    2020:	fa00 f101 	lsl.w	r1, r0, r1
    2024:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2028:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    202c:	f107 070c 	add.w	r7, r7, #12
    2030:	46bd      	mov	sp, r7
    2032:	bc80      	pop	{r7}
    2034:	4770      	bx	lr
    2036:	bf00      	nop

00002038 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    2038:	b580      	push	{r7, lr}
    203a:	b088      	sub	sp, #32
    203c:	af00      	add	r7, sp, #0
    203e:	60f8      	str	r0, [r7, #12]
    2040:	60b9      	str	r1, [r7, #8]
    2042:	4613      	mov	r3, r2
    2044:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    2046:	f04f 0301 	mov.w	r3, #1
    204a:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    204c:	f04f 0300 	mov.w	r3, #0
    2050:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2052:	68fa      	ldr	r2, [r7, #12]
    2054:	f240 6324 	movw	r3, #1572	; 0x624
    2058:	f2c2 0300 	movt	r3, #8192	; 0x2000
    205c:	429a      	cmp	r2, r3
    205e:	d007      	beq.n	2070 <MSS_UART_init+0x38>
    2060:	68fa      	ldr	r2, [r7, #12]
    2062:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2066:	f2c2 0300 	movt	r3, #8192	; 0x2000
    206a:	429a      	cmp	r2, r3
    206c:	d000      	beq.n	2070 <MSS_UART_init+0x38>
    206e:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    2070:	68bb      	ldr	r3, [r7, #8]
    2072:	2b00      	cmp	r3, #0
    2074:	d100      	bne.n	2078 <MSS_UART_init+0x40>
    2076:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    2078:	f004 fd9a 	bl	6bb0 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    207c:	68fa      	ldr	r2, [r7, #12]
    207e:	f240 6324 	movw	r3, #1572	; 0x624
    2082:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2086:	429a      	cmp	r2, r3
    2088:	d12e      	bne.n	20e8 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    208a:	68fb      	ldr	r3, [r7, #12]
    208c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2090:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    2092:	68fb      	ldr	r3, [r7, #12]
    2094:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    2098:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    209a:	68fb      	ldr	r3, [r7, #12]
    209c:	f04f 020a 	mov.w	r2, #10
    20a0:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    20a2:	f240 0358 	movw	r3, #88	; 0x58
    20a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20aa:	681b      	ldr	r3, [r3, #0]
    20ac:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    20ae:	f242 0300 	movw	r3, #8192	; 0x2000
    20b2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20b6:	f242 0200 	movw	r2, #8192	; 0x2000
    20ba:	f2ce 0204 	movt	r2, #57348	; 0xe004
    20be:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    20c4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    20c6:	f04f 000a 	mov.w	r0, #10
    20ca:	f7ff ff97 	bl	1ffc <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    20ce:	f242 0300 	movw	r3, #8192	; 0x2000
    20d2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20d6:	f242 0200 	movw	r2, #8192	; 0x2000
    20da:	f2ce 0204 	movt	r2, #57348	; 0xe004
    20de:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    20e4:	631a      	str	r2, [r3, #48]	; 0x30
    20e6:	e031      	b.n	214c <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    20e8:	68fa      	ldr	r2, [r7, #12]
    20ea:	f240 0300 	movw	r3, #0
    20ee:	f2c4 0301 	movt	r3, #16385	; 0x4001
    20f2:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    20f4:	68fa      	ldr	r2, [r7, #12]
    20f6:	f240 0300 	movw	r3, #0
    20fa:	f2c4 2320 	movt	r3, #16928	; 0x4220
    20fe:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    2100:	68fb      	ldr	r3, [r7, #12]
    2102:	f04f 020b 	mov.w	r2, #11
    2106:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    2108:	f240 035c 	movw	r3, #92	; 0x5c
    210c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2110:	681b      	ldr	r3, [r3, #0]
    2112:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    2114:	f242 0300 	movw	r3, #8192	; 0x2000
    2118:	f2ce 0304 	movt	r3, #57348	; 0xe004
    211c:	f242 0200 	movw	r2, #8192	; 0x2000
    2120:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2124:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2126:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    212a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    212c:	f04f 000b 	mov.w	r0, #11
    2130:	f7ff ff64 	bl	1ffc <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    2134:	f242 0300 	movw	r3, #8192	; 0x2000
    2138:	f2ce 0304 	movt	r3, #57348	; 0xe004
    213c:	f242 0200 	movw	r2, #8192	; 0x2000
    2140:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2144:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2146:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    214a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    214c:	68fb      	ldr	r3, [r7, #12]
    214e:	681b      	ldr	r3, [r3, #0]
    2150:	f04f 0200 	mov.w	r2, #0
    2154:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    2156:	68bb      	ldr	r3, [r7, #8]
    2158:	2b00      	cmp	r3, #0
    215a:	d021      	beq.n	21a0 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    215c:	69ba      	ldr	r2, [r7, #24]
    215e:	68bb      	ldr	r3, [r7, #8]
    2160:	fbb2 f3f3 	udiv	r3, r2, r3
    2164:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    2166:	69fb      	ldr	r3, [r7, #28]
    2168:	f003 0308 	and.w	r3, r3, #8
    216c:	2b00      	cmp	r3, #0
    216e:	d006      	beq.n	217e <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    2170:	69fb      	ldr	r3, [r7, #28]
    2172:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2176:	f103 0301 	add.w	r3, r3, #1
    217a:	61fb      	str	r3, [r7, #28]
    217c:	e003      	b.n	2186 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    217e:	69fb      	ldr	r3, [r7, #28]
    2180:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2184:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    2186:	69fa      	ldr	r2, [r7, #28]
    2188:	f64f 73ff 	movw	r3, #65535	; 0xffff
    218c:	429a      	cmp	r2, r3
    218e:	d900      	bls.n	2192 <MSS_UART_init+0x15a>
    2190:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    2192:	69fa      	ldr	r2, [r7, #28]
    2194:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2198:	429a      	cmp	r2, r3
    219a:	d801      	bhi.n	21a0 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    219c:	69fb      	ldr	r3, [r7, #28]
    219e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    21a0:	68fb      	ldr	r3, [r7, #12]
    21a2:	685b      	ldr	r3, [r3, #4]
    21a4:	f04f 0201 	mov.w	r2, #1
    21a8:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    21ac:	68fb      	ldr	r3, [r7, #12]
    21ae:	681b      	ldr	r3, [r3, #0]
    21b0:	8afa      	ldrh	r2, [r7, #22]
    21b2:	ea4f 2212 	mov.w	r2, r2, lsr #8
    21b6:	b292      	uxth	r2, r2
    21b8:	b2d2      	uxtb	r2, r2
    21ba:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    21bc:	68fb      	ldr	r3, [r7, #12]
    21be:	681b      	ldr	r3, [r3, #0]
    21c0:	8afa      	ldrh	r2, [r7, #22]
    21c2:	b2d2      	uxtb	r2, r2
    21c4:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    21c6:	68fb      	ldr	r3, [r7, #12]
    21c8:	685b      	ldr	r3, [r3, #4]
    21ca:	f04f 0200 	mov.w	r2, #0
    21ce:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    21d2:	68fb      	ldr	r3, [r7, #12]
    21d4:	681b      	ldr	r3, [r3, #0]
    21d6:	79fa      	ldrb	r2, [r7, #7]
    21d8:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    21da:	68fb      	ldr	r3, [r7, #12]
    21dc:	681b      	ldr	r3, [r3, #0]
    21de:	f04f 020e 	mov.w	r2, #14
    21e2:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    21e4:	68fb      	ldr	r3, [r7, #12]
    21e6:	685b      	ldr	r3, [r3, #4]
    21e8:	f04f 0200 	mov.w	r2, #0
    21ec:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    21f0:	68fb      	ldr	r3, [r7, #12]
    21f2:	f04f 0200 	mov.w	r2, #0
    21f6:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    21f8:	68fb      	ldr	r3, [r7, #12]
    21fa:	f04f 0200 	mov.w	r2, #0
    21fe:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    2200:	68fb      	ldr	r3, [r7, #12]
    2202:	f04f 0200 	mov.w	r2, #0
    2206:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    2208:	68fb      	ldr	r3, [r7, #12]
    220a:	f04f 0200 	mov.w	r2, #0
    220e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    2210:	68fa      	ldr	r2, [r7, #12]
    2212:	f642 032d 	movw	r3, #10285	; 0x282d
    2216:	f2c0 0300 	movt	r3, #0
    221a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    221c:	68fb      	ldr	r3, [r7, #12]
    221e:	f04f 0200 	mov.w	r2, #0
    2222:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    2224:	68fb      	ldr	r3, [r7, #12]
    2226:	f04f 0200 	mov.w	r2, #0
    222a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    222c:	68fb      	ldr	r3, [r7, #12]
    222e:	f04f 0200 	mov.w	r2, #0
    2232:	729a      	strb	r2, [r3, #10]
}
    2234:	f107 0720 	add.w	r7, r7, #32
    2238:	46bd      	mov	sp, r7
    223a:	bd80      	pop	{r7, pc}

0000223c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    223c:	b480      	push	{r7}
    223e:	b089      	sub	sp, #36	; 0x24
    2240:	af00      	add	r7, sp, #0
    2242:	60f8      	str	r0, [r7, #12]
    2244:	60b9      	str	r1, [r7, #8]
    2246:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    2248:	f04f 0300 	mov.w	r3, #0
    224c:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    224e:	68fa      	ldr	r2, [r7, #12]
    2250:	f240 6324 	movw	r3, #1572	; 0x624
    2254:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2258:	429a      	cmp	r2, r3
    225a:	d007      	beq.n	226c <MSS_UART_polled_tx+0x30>
    225c:	68fa      	ldr	r2, [r7, #12]
    225e:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2262:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2266:	429a      	cmp	r2, r3
    2268:	d000      	beq.n	226c <MSS_UART_polled_tx+0x30>
    226a:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    226c:	68bb      	ldr	r3, [r7, #8]
    226e:	2b00      	cmp	r3, #0
    2270:	d100      	bne.n	2274 <MSS_UART_polled_tx+0x38>
    2272:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2274:	687b      	ldr	r3, [r7, #4]
    2276:	2b00      	cmp	r3, #0
    2278:	d100      	bne.n	227c <MSS_UART_polled_tx+0x40>
    227a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    227c:	68fa      	ldr	r2, [r7, #12]
    227e:	f240 6324 	movw	r3, #1572	; 0x624
    2282:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2286:	429a      	cmp	r2, r3
    2288:	d006      	beq.n	2298 <MSS_UART_polled_tx+0x5c>
    228a:	68fa      	ldr	r2, [r7, #12]
    228c:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2290:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2294:	429a      	cmp	r2, r3
    2296:	d13d      	bne.n	2314 <MSS_UART_polled_tx+0xd8>
    2298:	68bb      	ldr	r3, [r7, #8]
    229a:	2b00      	cmp	r3, #0
    229c:	d03a      	beq.n	2314 <MSS_UART_polled_tx+0xd8>
    229e:	687b      	ldr	r3, [r7, #4]
    22a0:	2b00      	cmp	r3, #0
    22a2:	d037      	beq.n	2314 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    22a4:	68fb      	ldr	r3, [r7, #12]
    22a6:	681b      	ldr	r3, [r3, #0]
    22a8:	7d1b      	ldrb	r3, [r3, #20]
    22aa:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    22ac:	68fb      	ldr	r3, [r7, #12]
    22ae:	7a9a      	ldrb	r2, [r3, #10]
    22b0:	7efb      	ldrb	r3, [r7, #27]
    22b2:	ea42 0303 	orr.w	r3, r2, r3
    22b6:	b2da      	uxtb	r2, r3
    22b8:	68fb      	ldr	r3, [r7, #12]
    22ba:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    22bc:	7efb      	ldrb	r3, [r7, #27]
    22be:	f003 0320 	and.w	r3, r3, #32
    22c2:	2b00      	cmp	r3, #0
    22c4:	d023      	beq.n	230e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    22c6:	f04f 0310 	mov.w	r3, #16
    22ca:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    22cc:	687b      	ldr	r3, [r7, #4]
    22ce:	2b0f      	cmp	r3, #15
    22d0:	d801      	bhi.n	22d6 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    22d2:	687b      	ldr	r3, [r7, #4]
    22d4:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    22d6:	f04f 0300 	mov.w	r3, #0
    22da:	617b      	str	r3, [r7, #20]
    22dc:	e00e      	b.n	22fc <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    22de:	68fb      	ldr	r3, [r7, #12]
    22e0:	681b      	ldr	r3, [r3, #0]
    22e2:	68b9      	ldr	r1, [r7, #8]
    22e4:	693a      	ldr	r2, [r7, #16]
    22e6:	440a      	add	r2, r1
    22e8:	7812      	ldrb	r2, [r2, #0]
    22ea:	701a      	strb	r2, [r3, #0]
    22ec:	693b      	ldr	r3, [r7, #16]
    22ee:	f103 0301 	add.w	r3, r3, #1
    22f2:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    22f4:	697b      	ldr	r3, [r7, #20]
    22f6:	f103 0301 	add.w	r3, r3, #1
    22fa:	617b      	str	r3, [r7, #20]
    22fc:	697a      	ldr	r2, [r7, #20]
    22fe:	69fb      	ldr	r3, [r7, #28]
    2300:	429a      	cmp	r2, r3
    2302:	d3ec      	bcc.n	22de <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    2304:	687a      	ldr	r2, [r7, #4]
    2306:	697b      	ldr	r3, [r7, #20]
    2308:	ebc3 0302 	rsb	r3, r3, r2
    230c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    230e:	687b      	ldr	r3, [r7, #4]
    2310:	2b00      	cmp	r3, #0
    2312:	d1c7      	bne.n	22a4 <MSS_UART_polled_tx+0x68>
    }
}
    2314:	f107 0724 	add.w	r7, r7, #36	; 0x24
    2318:	46bd      	mov	sp, r7
    231a:	bc80      	pop	{r7}
    231c:	4770      	bx	lr
    231e:	bf00      	nop

00002320 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    2320:	b480      	push	{r7}
    2322:	b087      	sub	sp, #28
    2324:	af00      	add	r7, sp, #0
    2326:	6078      	str	r0, [r7, #4]
    2328:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    232a:	f04f 0300 	mov.w	r3, #0
    232e:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2330:	687a      	ldr	r2, [r7, #4]
    2332:	f240 6324 	movw	r3, #1572	; 0x624
    2336:	f2c2 0300 	movt	r3, #8192	; 0x2000
    233a:	429a      	cmp	r2, r3
    233c:	d007      	beq.n	234e <MSS_UART_polled_tx_string+0x2e>
    233e:	687a      	ldr	r2, [r7, #4]
    2340:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2344:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2348:	429a      	cmp	r2, r3
    234a:	d000      	beq.n	234e <MSS_UART_polled_tx_string+0x2e>
    234c:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    234e:	683b      	ldr	r3, [r7, #0]
    2350:	2b00      	cmp	r3, #0
    2352:	d100      	bne.n	2356 <MSS_UART_polled_tx_string+0x36>
    2354:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2356:	687a      	ldr	r2, [r7, #4]
    2358:	f240 6324 	movw	r3, #1572	; 0x624
    235c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2360:	429a      	cmp	r2, r3
    2362:	d006      	beq.n	2372 <MSS_UART_polled_tx_string+0x52>
    2364:	687a      	ldr	r2, [r7, #4]
    2366:	f240 53fc 	movw	r3, #1532	; 0x5fc
    236a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    236e:	429a      	cmp	r2, r3
    2370:	d138      	bne.n	23e4 <MSS_UART_polled_tx_string+0xc4>
    2372:	683b      	ldr	r3, [r7, #0]
    2374:	2b00      	cmp	r3, #0
    2376:	d035      	beq.n	23e4 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2378:	683a      	ldr	r2, [r7, #0]
    237a:	68bb      	ldr	r3, [r7, #8]
    237c:	4413      	add	r3, r2
    237e:	781b      	ldrb	r3, [r3, #0]
    2380:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    2382:	e02c      	b.n	23de <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    2384:	687b      	ldr	r3, [r7, #4]
    2386:	681b      	ldr	r3, [r3, #0]
    2388:	7d1b      	ldrb	r3, [r3, #20]
    238a:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    238c:	687b      	ldr	r3, [r7, #4]
    238e:	7a9a      	ldrb	r2, [r3, #10]
    2390:	7dfb      	ldrb	r3, [r7, #23]
    2392:	ea42 0303 	orr.w	r3, r2, r3
    2396:	b2da      	uxtb	r2, r3
    2398:	687b      	ldr	r3, [r7, #4]
    239a:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    239c:	7dfb      	ldrb	r3, [r7, #23]
    239e:	f003 0320 	and.w	r3, r3, #32
    23a2:	2b00      	cmp	r3, #0
    23a4:	d0ee      	beq.n	2384 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    23a6:	f04f 0300 	mov.w	r3, #0
    23aa:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    23ac:	e011      	b.n	23d2 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    23ae:	687b      	ldr	r3, [r7, #4]
    23b0:	681b      	ldr	r3, [r3, #0]
    23b2:	693a      	ldr	r2, [r7, #16]
    23b4:	b2d2      	uxtb	r2, r2
    23b6:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    23b8:	68fb      	ldr	r3, [r7, #12]
    23ba:	f103 0301 	add.w	r3, r3, #1
    23be:	60fb      	str	r3, [r7, #12]
                char_idx++;
    23c0:	68bb      	ldr	r3, [r7, #8]
    23c2:	f103 0301 	add.w	r3, r3, #1
    23c6:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    23c8:	683a      	ldr	r2, [r7, #0]
    23ca:	68bb      	ldr	r3, [r7, #8]
    23cc:	4413      	add	r3, r2
    23ce:	781b      	ldrb	r3, [r3, #0]
    23d0:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    23d2:	693b      	ldr	r3, [r7, #16]
    23d4:	2b00      	cmp	r3, #0
    23d6:	d002      	beq.n	23de <MSS_UART_polled_tx_string+0xbe>
    23d8:	68fb      	ldr	r3, [r7, #12]
    23da:	2b0f      	cmp	r3, #15
    23dc:	d9e7      	bls.n	23ae <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    23de:	693b      	ldr	r3, [r7, #16]
    23e0:	2b00      	cmp	r3, #0
    23e2:	d1cf      	bne.n	2384 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    23e4:	f107 071c 	add.w	r7, r7, #28
    23e8:	46bd      	mov	sp, r7
    23ea:	bc80      	pop	{r7}
    23ec:	4770      	bx	lr
    23ee:	bf00      	nop

000023f0 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    23f0:	b580      	push	{r7, lr}
    23f2:	b084      	sub	sp, #16
    23f4:	af00      	add	r7, sp, #0
    23f6:	60f8      	str	r0, [r7, #12]
    23f8:	60b9      	str	r1, [r7, #8]
    23fa:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    23fc:	68fa      	ldr	r2, [r7, #12]
    23fe:	f240 6324 	movw	r3, #1572	; 0x624
    2402:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2406:	429a      	cmp	r2, r3
    2408:	d007      	beq.n	241a <MSS_UART_irq_tx+0x2a>
    240a:	68fa      	ldr	r2, [r7, #12]
    240c:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2410:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2414:	429a      	cmp	r2, r3
    2416:	d000      	beq.n	241a <MSS_UART_irq_tx+0x2a>
    2418:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    241a:	68bb      	ldr	r3, [r7, #8]
    241c:	2b00      	cmp	r3, #0
    241e:	d100      	bne.n	2422 <MSS_UART_irq_tx+0x32>
    2420:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2422:	687b      	ldr	r3, [r7, #4]
    2424:	2b00      	cmp	r3, #0
    2426:	d100      	bne.n	242a <MSS_UART_irq_tx+0x3a>
    2428:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    242a:	687b      	ldr	r3, [r7, #4]
    242c:	2b00      	cmp	r3, #0
    242e:	d032      	beq.n	2496 <MSS_UART_irq_tx+0xa6>
    2430:	68bb      	ldr	r3, [r7, #8]
    2432:	2b00      	cmp	r3, #0
    2434:	d02f      	beq.n	2496 <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    2436:	68fa      	ldr	r2, [r7, #12]
    2438:	f240 6324 	movw	r3, #1572	; 0x624
    243c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2440:	429a      	cmp	r2, r3
    2442:	d006      	beq.n	2452 <MSS_UART_irq_tx+0x62>
    2444:	68fa      	ldr	r2, [r7, #12]
    2446:	f240 53fc 	movw	r3, #1532	; 0x5fc
    244a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    244e:	429a      	cmp	r2, r3
    2450:	d121      	bne.n	2496 <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    2452:	68fb      	ldr	r3, [r7, #12]
    2454:	68ba      	ldr	r2, [r7, #8]
    2456:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    2458:	68fb      	ldr	r3, [r7, #12]
    245a:	687a      	ldr	r2, [r7, #4]
    245c:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    245e:	68fb      	ldr	r3, [r7, #12]
    2460:	f04f 0200 	mov.w	r2, #0
    2464:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2466:	68fb      	ldr	r3, [r7, #12]
    2468:	891b      	ldrh	r3, [r3, #8]
    246a:	b21b      	sxth	r3, r3
    246c:	4618      	mov	r0, r3
    246e:	f7ff fdc5 	bl	1ffc <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    2472:	68fa      	ldr	r2, [r7, #12]
    2474:	f642 032d 	movw	r3, #10285	; 0x282d
    2478:	f2c0 0300 	movt	r3, #0
    247c:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    247e:	68fb      	ldr	r3, [r7, #12]
    2480:	685b      	ldr	r3, [r3, #4]
    2482:	f04f 0201 	mov.w	r2, #1
    2486:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    248a:	68fb      	ldr	r3, [r7, #12]
    248c:	891b      	ldrh	r3, [r3, #8]
    248e:	b21b      	sxth	r3, r3
    2490:	4618      	mov	r0, r3
    2492:	f7ff fd79 	bl	1f88 <NVIC_EnableIRQ>
    }
}
    2496:	f107 0710 	add.w	r7, r7, #16
    249a:	46bd      	mov	sp, r7
    249c:	bd80      	pop	{r7, pc}
    249e:	bf00      	nop

000024a0 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    24a0:	b480      	push	{r7}
    24a2:	b085      	sub	sp, #20
    24a4:	af00      	add	r7, sp, #0
    24a6:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    24a8:	f04f 0300 	mov.w	r3, #0
    24ac:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    24ae:	f04f 0300 	mov.w	r3, #0
    24b2:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    24b4:	687a      	ldr	r2, [r7, #4]
    24b6:	f240 6324 	movw	r3, #1572	; 0x624
    24ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24be:	429a      	cmp	r2, r3
    24c0:	d007      	beq.n	24d2 <MSS_UART_tx_complete+0x32>
    24c2:	687a      	ldr	r2, [r7, #4]
    24c4:	f240 53fc 	movw	r3, #1532	; 0x5fc
    24c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24cc:	429a      	cmp	r2, r3
    24ce:	d000      	beq.n	24d2 <MSS_UART_tx_complete+0x32>
    24d0:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    24d2:	687a      	ldr	r2, [r7, #4]
    24d4:	f240 6324 	movw	r3, #1572	; 0x624
    24d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24dc:	429a      	cmp	r2, r3
    24de:	d006      	beq.n	24ee <MSS_UART_tx_complete+0x4e>
    24e0:	687a      	ldr	r2, [r7, #4]
    24e2:	f240 53fc 	movw	r3, #1532	; 0x5fc
    24e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24ea:	429a      	cmp	r2, r3
    24ec:	d117      	bne.n	251e <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    24ee:	687b      	ldr	r3, [r7, #4]
    24f0:	681b      	ldr	r3, [r3, #0]
    24f2:	7d1b      	ldrb	r3, [r3, #20]
    24f4:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    24f6:	687b      	ldr	r3, [r7, #4]
    24f8:	7a9a      	ldrb	r2, [r3, #10]
    24fa:	7bfb      	ldrb	r3, [r7, #15]
    24fc:	ea42 0303 	orr.w	r3, r2, r3
    2500:	b2da      	uxtb	r2, r3
    2502:	687b      	ldr	r3, [r7, #4]
    2504:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    2506:	687b      	ldr	r3, [r7, #4]
    2508:	691b      	ldr	r3, [r3, #16]
    250a:	2b00      	cmp	r3, #0
    250c:	d107      	bne.n	251e <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    250e:	7bfb      	ldrb	r3, [r7, #15]
    2510:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    2514:	2b00      	cmp	r3, #0
    2516:	d002      	beq.n	251e <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    2518:	f04f 0301 	mov.w	r3, #1
    251c:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    251e:	7bbb      	ldrb	r3, [r7, #14]
    2520:	b25b      	sxtb	r3, r3
}
    2522:	4618      	mov	r0, r3
    2524:	f107 0714 	add.w	r7, r7, #20
    2528:	46bd      	mov	sp, r7
    252a:	bc80      	pop	{r7}
    252c:	4770      	bx	lr
    252e:	bf00      	nop

00002530 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    2530:	b480      	push	{r7}
    2532:	b087      	sub	sp, #28
    2534:	af00      	add	r7, sp, #0
    2536:	60f8      	str	r0, [r7, #12]
    2538:	60b9      	str	r1, [r7, #8]
    253a:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    253c:	f04f 0300 	mov.w	r3, #0
    2540:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    2542:	f04f 0300 	mov.w	r3, #0
    2546:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2548:	68fa      	ldr	r2, [r7, #12]
    254a:	f240 6324 	movw	r3, #1572	; 0x624
    254e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2552:	429a      	cmp	r2, r3
    2554:	d007      	beq.n	2566 <MSS_UART_get_rx+0x36>
    2556:	68fa      	ldr	r2, [r7, #12]
    2558:	f240 53fc 	movw	r3, #1532	; 0x5fc
    255c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2560:	429a      	cmp	r2, r3
    2562:	d000      	beq.n	2566 <MSS_UART_get_rx+0x36>
    2564:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    2566:	68bb      	ldr	r3, [r7, #8]
    2568:	2b00      	cmp	r3, #0
    256a:	d100      	bne.n	256e <MSS_UART_get_rx+0x3e>
    256c:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    256e:	687b      	ldr	r3, [r7, #4]
    2570:	2b00      	cmp	r3, #0
    2572:	d100      	bne.n	2576 <MSS_UART_get_rx+0x46>
    2574:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2576:	68fa      	ldr	r2, [r7, #12]
    2578:	f240 6324 	movw	r3, #1572	; 0x624
    257c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2580:	429a      	cmp	r2, r3
    2582:	d006      	beq.n	2592 <MSS_UART_get_rx+0x62>
    2584:	68fa      	ldr	r2, [r7, #12]
    2586:	f240 53fc 	movw	r3, #1532	; 0x5fc
    258a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    258e:	429a      	cmp	r2, r3
    2590:	d134      	bne.n	25fc <MSS_UART_get_rx+0xcc>
    2592:	68bb      	ldr	r3, [r7, #8]
    2594:	2b00      	cmp	r3, #0
    2596:	d031      	beq.n	25fc <MSS_UART_get_rx+0xcc>
    2598:	687b      	ldr	r3, [r7, #4]
    259a:	2b00      	cmp	r3, #0
    259c:	d02e      	beq.n	25fc <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    259e:	68fb      	ldr	r3, [r7, #12]
    25a0:	681b      	ldr	r3, [r3, #0]
    25a2:	7d1b      	ldrb	r3, [r3, #20]
    25a4:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    25a6:	68fb      	ldr	r3, [r7, #12]
    25a8:	7a9a      	ldrb	r2, [r3, #10]
    25aa:	7dfb      	ldrb	r3, [r7, #23]
    25ac:	ea42 0303 	orr.w	r3, r2, r3
    25b0:	b2da      	uxtb	r2, r3
    25b2:	68fb      	ldr	r3, [r7, #12]
    25b4:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    25b6:	e017      	b.n	25e8 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    25b8:	68ba      	ldr	r2, [r7, #8]
    25ba:	693b      	ldr	r3, [r7, #16]
    25bc:	4413      	add	r3, r2
    25be:	68fa      	ldr	r2, [r7, #12]
    25c0:	6812      	ldr	r2, [r2, #0]
    25c2:	7812      	ldrb	r2, [r2, #0]
    25c4:	b2d2      	uxtb	r2, r2
    25c6:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    25c8:	693b      	ldr	r3, [r7, #16]
    25ca:	f103 0301 	add.w	r3, r3, #1
    25ce:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    25d0:	68fb      	ldr	r3, [r7, #12]
    25d2:	681b      	ldr	r3, [r3, #0]
    25d4:	7d1b      	ldrb	r3, [r3, #20]
    25d6:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    25d8:	68fb      	ldr	r3, [r7, #12]
    25da:	7a9a      	ldrb	r2, [r3, #10]
    25dc:	7dfb      	ldrb	r3, [r7, #23]
    25de:	ea42 0303 	orr.w	r3, r2, r3
    25e2:	b2da      	uxtb	r2, r3
    25e4:	68fb      	ldr	r3, [r7, #12]
    25e6:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    25e8:	7dfb      	ldrb	r3, [r7, #23]
    25ea:	f003 0301 	and.w	r3, r3, #1
    25ee:	b2db      	uxtb	r3, r3
    25f0:	2b00      	cmp	r3, #0
    25f2:	d003      	beq.n	25fc <MSS_UART_get_rx+0xcc>
    25f4:	693a      	ldr	r2, [r7, #16]
    25f6:	687b      	ldr	r3, [r7, #4]
    25f8:	429a      	cmp	r2, r3
    25fa:	d3dd      	bcc.n	25b8 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    25fc:	693b      	ldr	r3, [r7, #16]
}
    25fe:	4618      	mov	r0, r3
    2600:	f107 071c 	add.w	r7, r7, #28
    2604:	46bd      	mov	sp, r7
    2606:	bc80      	pop	{r7}
    2608:	4770      	bx	lr
    260a:	bf00      	nop

0000260c <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    260c:	b580      	push	{r7, lr}
    260e:	b082      	sub	sp, #8
    2610:	af00      	add	r7, sp, #0
    2612:	6078      	str	r0, [r7, #4]
    2614:	460b      	mov	r3, r1
    2616:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2618:	687a      	ldr	r2, [r7, #4]
    261a:	f240 6324 	movw	r3, #1572	; 0x624
    261e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2622:	429a      	cmp	r2, r3
    2624:	d007      	beq.n	2636 <MSS_UART_enable_irq+0x2a>
    2626:	687a      	ldr	r2, [r7, #4]
    2628:	f240 53fc 	movw	r3, #1532	; 0x5fc
    262c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2630:	429a      	cmp	r2, r3
    2632:	d000      	beq.n	2636 <MSS_UART_enable_irq+0x2a>
    2634:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2636:	687a      	ldr	r2, [r7, #4]
    2638:	f240 6324 	movw	r3, #1572	; 0x624
    263c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2640:	429a      	cmp	r2, r3
    2642:	d006      	beq.n	2652 <MSS_UART_enable_irq+0x46>
    2644:	687a      	ldr	r2, [r7, #4]
    2646:	f240 53fc 	movw	r3, #1532	; 0x5fc
    264a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    264e:	429a      	cmp	r2, r3
    2650:	d116      	bne.n	2680 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2652:	687b      	ldr	r3, [r7, #4]
    2654:	891b      	ldrh	r3, [r3, #8]
    2656:	b21b      	sxth	r3, r3
    2658:	4618      	mov	r0, r3
    265a:	f7ff fccf 	bl	1ffc <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    265e:	687b      	ldr	r3, [r7, #4]
    2660:	681b      	ldr	r3, [r3, #0]
    2662:	687a      	ldr	r2, [r7, #4]
    2664:	6812      	ldr	r2, [r2, #0]
    2666:	7912      	ldrb	r2, [r2, #4]
    2668:	b2d1      	uxtb	r1, r2
    266a:	78fa      	ldrb	r2, [r7, #3]
    266c:	ea41 0202 	orr.w	r2, r1, r2
    2670:	b2d2      	uxtb	r2, r2
    2672:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2674:	687b      	ldr	r3, [r7, #4]
    2676:	891b      	ldrh	r3, [r3, #8]
    2678:	b21b      	sxth	r3, r3
    267a:	4618      	mov	r0, r3
    267c:	f7ff fc84 	bl	1f88 <NVIC_EnableIRQ>
    }
}
    2680:	f107 0708 	add.w	r7, r7, #8
    2684:	46bd      	mov	sp, r7
    2686:	bd80      	pop	{r7, pc}

00002688 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    2688:	b580      	push	{r7, lr}
    268a:	b082      	sub	sp, #8
    268c:	af00      	add	r7, sp, #0
    268e:	6078      	str	r0, [r7, #4]
    2690:	460b      	mov	r3, r1
    2692:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2694:	687a      	ldr	r2, [r7, #4]
    2696:	f240 6324 	movw	r3, #1572	; 0x624
    269a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    269e:	429a      	cmp	r2, r3
    26a0:	d007      	beq.n	26b2 <MSS_UART_disable_irq+0x2a>
    26a2:	687a      	ldr	r2, [r7, #4]
    26a4:	f240 53fc 	movw	r3, #1532	; 0x5fc
    26a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ac:	429a      	cmp	r2, r3
    26ae:	d000      	beq.n	26b2 <MSS_UART_disable_irq+0x2a>
    26b0:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    26b2:	687a      	ldr	r2, [r7, #4]
    26b4:	f240 6324 	movw	r3, #1572	; 0x624
    26b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26bc:	429a      	cmp	r2, r3
    26be:	d006      	beq.n	26ce <MSS_UART_disable_irq+0x46>
    26c0:	687a      	ldr	r2, [r7, #4]
    26c2:	f240 53fc 	movw	r3, #1532	; 0x5fc
    26c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ca:	429a      	cmp	r2, r3
    26cc:	d11c      	bne.n	2708 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    26ce:	687b      	ldr	r3, [r7, #4]
    26d0:	681b      	ldr	r3, [r3, #0]
    26d2:	687a      	ldr	r2, [r7, #4]
    26d4:	6812      	ldr	r2, [r2, #0]
    26d6:	7912      	ldrb	r2, [r2, #4]
    26d8:	b2d1      	uxtb	r1, r2
    26da:	78fa      	ldrb	r2, [r7, #3]
    26dc:	ea6f 0202 	mvn.w	r2, r2
    26e0:	b2d2      	uxtb	r2, r2
    26e2:	ea01 0202 	and.w	r2, r1, r2
    26e6:	b2d2      	uxtb	r2, r2
    26e8:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    26ea:	687b      	ldr	r3, [r7, #4]
    26ec:	891b      	ldrh	r3, [r3, #8]
    26ee:	b21b      	sxth	r3, r3
    26f0:	4618      	mov	r0, r3
    26f2:	f7ff fc83 	bl	1ffc <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    26f6:	78fb      	ldrb	r3, [r7, #3]
    26f8:	2b0f      	cmp	r3, #15
    26fa:	d105      	bne.n	2708 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    26fc:	687b      	ldr	r3, [r7, #4]
    26fe:	891b      	ldrh	r3, [r3, #8]
    2700:	b21b      	sxth	r3, r3
    2702:	4618      	mov	r0, r3
    2704:	f7ff fc5c 	bl	1fc0 <NVIC_DisableIRQ>

        }
    }
}
    2708:	f107 0708 	add.w	r7, r7, #8
    270c:	46bd      	mov	sp, r7
    270e:	bd80      	pop	{r7, pc}

00002710 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    2710:	b580      	push	{r7, lr}
    2712:	b084      	sub	sp, #16
    2714:	af00      	add	r7, sp, #0
    2716:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2718:	687a      	ldr	r2, [r7, #4]
    271a:	f240 6324 	movw	r3, #1572	; 0x624
    271e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2722:	429a      	cmp	r2, r3
    2724:	d007      	beq.n	2736 <MSS_UART_isr+0x26>
    2726:	687a      	ldr	r2, [r7, #4]
    2728:	f240 53fc 	movw	r3, #1532	; 0x5fc
    272c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2730:	429a      	cmp	r2, r3
    2732:	d000      	beq.n	2736 <MSS_UART_isr+0x26>
    2734:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2736:	687a      	ldr	r2, [r7, #4]
    2738:	f240 6324 	movw	r3, #1572	; 0x624
    273c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2740:	429a      	cmp	r2, r3
    2742:	d006      	beq.n	2752 <MSS_UART_isr+0x42>
    2744:	687a      	ldr	r2, [r7, #4]
    2746:	f240 53fc 	movw	r3, #1532	; 0x5fc
    274a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    274e:	429a      	cmp	r2, r3
    2750:	d167      	bne.n	2822 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    2752:	687b      	ldr	r3, [r7, #4]
    2754:	681b      	ldr	r3, [r3, #0]
    2756:	7a1b      	ldrb	r3, [r3, #8]
    2758:	b2db      	uxtb	r3, r3
    275a:	f003 030f 	and.w	r3, r3, #15
    275e:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    2760:	7bfb      	ldrb	r3, [r7, #15]
    2762:	2b0c      	cmp	r3, #12
    2764:	d854      	bhi.n	2810 <MSS_UART_isr+0x100>
    2766:	a201      	add	r2, pc, #4	; (adr r2, 276c <MSS_UART_isr+0x5c>)
    2768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    276c:	000027a1 	.word	0x000027a1
    2770:	00002811 	.word	0x00002811
    2774:	000027bd 	.word	0x000027bd
    2778:	00002811 	.word	0x00002811
    277c:	000027d9 	.word	0x000027d9
    2780:	00002811 	.word	0x00002811
    2784:	000027f5 	.word	0x000027f5
    2788:	00002811 	.word	0x00002811
    278c:	00002811 	.word	0x00002811
    2790:	00002811 	.word	0x00002811
    2794:	00002811 	.word	0x00002811
    2798:	00002811 	.word	0x00002811
    279c:	000027d9 	.word	0x000027d9
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    27a0:	687b      	ldr	r3, [r7, #4]
    27a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    27a4:	2b00      	cmp	r3, #0
    27a6:	d100      	bne.n	27aa <MSS_UART_isr+0x9a>
    27a8:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    27aa:	687b      	ldr	r3, [r7, #4]
    27ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    27ae:	2b00      	cmp	r3, #0
    27b0:	d030      	beq.n	2814 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    27b2:	687b      	ldr	r3, [r7, #4]
    27b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    27b6:	6878      	ldr	r0, [r7, #4]
    27b8:	4798      	blx	r3
                }
            }
            break;
    27ba:	e032      	b.n	2822 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    27bc:	687b      	ldr	r3, [r7, #4]
    27be:	6a1b      	ldr	r3, [r3, #32]
    27c0:	2b00      	cmp	r3, #0
    27c2:	d100      	bne.n	27c6 <MSS_UART_isr+0xb6>
    27c4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    27c6:	687b      	ldr	r3, [r7, #4]
    27c8:	6a1b      	ldr	r3, [r3, #32]
    27ca:	2b00      	cmp	r3, #0
    27cc:	d024      	beq.n	2818 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    27ce:	687b      	ldr	r3, [r7, #4]
    27d0:	6a1b      	ldr	r3, [r3, #32]
    27d2:	6878      	ldr	r0, [r7, #4]
    27d4:	4798      	blx	r3
                }
            }
            break;
    27d6:	e024      	b.n	2822 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    27d8:	687b      	ldr	r3, [r7, #4]
    27da:	69db      	ldr	r3, [r3, #28]
    27dc:	2b00      	cmp	r3, #0
    27de:	d100      	bne.n	27e2 <MSS_UART_isr+0xd2>
    27e0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    27e2:	687b      	ldr	r3, [r7, #4]
    27e4:	69db      	ldr	r3, [r3, #28]
    27e6:	2b00      	cmp	r3, #0
    27e8:	d018      	beq.n	281c <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    27ea:	687b      	ldr	r3, [r7, #4]
    27ec:	69db      	ldr	r3, [r3, #28]
    27ee:	6878      	ldr	r0, [r7, #4]
    27f0:	4798      	blx	r3
                }
            }
            break;
    27f2:	e016      	b.n	2822 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    27f4:	687b      	ldr	r3, [r7, #4]
    27f6:	699b      	ldr	r3, [r3, #24]
    27f8:	2b00      	cmp	r3, #0
    27fa:	d100      	bne.n	27fe <MSS_UART_isr+0xee>
    27fc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    27fe:	687b      	ldr	r3, [r7, #4]
    2800:	699b      	ldr	r3, [r3, #24]
    2802:	2b00      	cmp	r3, #0
    2804:	d00c      	beq.n	2820 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    2806:	687b      	ldr	r3, [r7, #4]
    2808:	699b      	ldr	r3, [r3, #24]
    280a:	6878      	ldr	r0, [r7, #4]
    280c:	4798      	blx	r3
                }
            }
            break;
    280e:	e008      	b.n	2822 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    2810:	be00      	bkpt	0x0000
    2812:	e006      	b.n	2822 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    2814:	bf00      	nop
    2816:	e004      	b.n	2822 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    2818:	bf00      	nop
    281a:	e002      	b.n	2822 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    281c:	bf00      	nop
    281e:	e000      	b.n	2822 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    2820:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    2822:	f107 0710 	add.w	r7, r7, #16
    2826:	46bd      	mov	sp, r7
    2828:	bd80      	pop	{r7, pc}
    282a:	bf00      	nop

0000282c <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    282c:	b480      	push	{r7}
    282e:	b087      	sub	sp, #28
    2830:	af00      	add	r7, sp, #0
    2832:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2834:	687a      	ldr	r2, [r7, #4]
    2836:	f240 6324 	movw	r3, #1572	; 0x624
    283a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    283e:	429a      	cmp	r2, r3
    2840:	d007      	beq.n	2852 <default_tx_handler+0x26>
    2842:	687a      	ldr	r2, [r7, #4]
    2844:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2848:	f2c2 0300 	movt	r3, #8192	; 0x2000
    284c:	429a      	cmp	r2, r3
    284e:	d000      	beq.n	2852 <default_tx_handler+0x26>
    2850:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    2852:	687b      	ldr	r3, [r7, #4]
    2854:	68db      	ldr	r3, [r3, #12]
    2856:	2b00      	cmp	r3, #0
    2858:	d100      	bne.n	285c <default_tx_handler+0x30>
    285a:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    285c:	687b      	ldr	r3, [r7, #4]
    285e:	691b      	ldr	r3, [r3, #16]
    2860:	2b00      	cmp	r3, #0
    2862:	d100      	bne.n	2866 <default_tx_handler+0x3a>
    2864:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2866:	687a      	ldr	r2, [r7, #4]
    2868:	f240 6324 	movw	r3, #1572	; 0x624
    286c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2870:	429a      	cmp	r2, r3
    2872:	d006      	beq.n	2882 <default_tx_handler+0x56>
    2874:	687a      	ldr	r2, [r7, #4]
    2876:	f240 53fc 	movw	r3, #1532	; 0x5fc
    287a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    287e:	429a      	cmp	r2, r3
    2880:	d152      	bne.n	2928 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    2882:	687b      	ldr	r3, [r7, #4]
    2884:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2886:	2b00      	cmp	r3, #0
    2888:	d04e      	beq.n	2928 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    288a:	687b      	ldr	r3, [r7, #4]
    288c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    288e:	2b00      	cmp	r3, #0
    2890:	d04a      	beq.n	2928 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2892:	687b      	ldr	r3, [r7, #4]
    2894:	681b      	ldr	r3, [r3, #0]
    2896:	7d1b      	ldrb	r3, [r3, #20]
    2898:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    289a:	687b      	ldr	r3, [r7, #4]
    289c:	7a9a      	ldrb	r2, [r3, #10]
    289e:	7afb      	ldrb	r3, [r7, #11]
    28a0:	ea42 0303 	orr.w	r3, r2, r3
    28a4:	b2da      	uxtb	r2, r3
    28a6:	687b      	ldr	r3, [r7, #4]
    28a8:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    28aa:	7afb      	ldrb	r3, [r7, #11]
    28ac:	f003 0320 	and.w	r3, r3, #32
    28b0:	2b00      	cmp	r3, #0
    28b2:	d029      	beq.n	2908 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    28b4:	f04f 0310 	mov.w	r3, #16
    28b8:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    28ba:	687b      	ldr	r3, [r7, #4]
    28bc:	691a      	ldr	r2, [r3, #16]
    28be:	687b      	ldr	r3, [r7, #4]
    28c0:	695b      	ldr	r3, [r3, #20]
    28c2:	ebc3 0302 	rsb	r3, r3, r2
    28c6:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    28c8:	697b      	ldr	r3, [r7, #20]
    28ca:	2b0f      	cmp	r3, #15
    28cc:	d801      	bhi.n	28d2 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    28ce:	697b      	ldr	r3, [r7, #20]
    28d0:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    28d2:	f04f 0300 	mov.w	r3, #0
    28d6:	60fb      	str	r3, [r7, #12]
    28d8:	e012      	b.n	2900 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    28da:	687b      	ldr	r3, [r7, #4]
    28dc:	681b      	ldr	r3, [r3, #0]
    28de:	687a      	ldr	r2, [r7, #4]
    28e0:	68d1      	ldr	r1, [r2, #12]
    28e2:	687a      	ldr	r2, [r7, #4]
    28e4:	6952      	ldr	r2, [r2, #20]
    28e6:	440a      	add	r2, r1
    28e8:	7812      	ldrb	r2, [r2, #0]
    28ea:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    28ec:	687b      	ldr	r3, [r7, #4]
    28ee:	695b      	ldr	r3, [r3, #20]
    28f0:	f103 0201 	add.w	r2, r3, #1
    28f4:	687b      	ldr	r3, [r7, #4]
    28f6:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    28f8:	68fb      	ldr	r3, [r7, #12]
    28fa:	f103 0301 	add.w	r3, r3, #1
    28fe:	60fb      	str	r3, [r7, #12]
    2900:	68fa      	ldr	r2, [r7, #12]
    2902:	693b      	ldr	r3, [r7, #16]
    2904:	429a      	cmp	r2, r3
    2906:	d3e8      	bcc.n	28da <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    2908:	687b      	ldr	r3, [r7, #4]
    290a:	695a      	ldr	r2, [r3, #20]
    290c:	687b      	ldr	r3, [r7, #4]
    290e:	691b      	ldr	r3, [r3, #16]
    2910:	429a      	cmp	r2, r3
    2912:	d109      	bne.n	2928 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    2914:	687b      	ldr	r3, [r7, #4]
    2916:	f04f 0200 	mov.w	r2, #0
    291a:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    291c:	687b      	ldr	r3, [r7, #4]
    291e:	685b      	ldr	r3, [r3, #4]
    2920:	f04f 0200 	mov.w	r2, #0
    2924:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    2928:	f107 071c 	add.w	r7, r7, #28
    292c:	46bd      	mov	sp, r7
    292e:	bc80      	pop	{r7}
    2930:	4770      	bx	lr
    2932:	bf00      	nop

00002934 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    2934:	b580      	push	{r7, lr}
    2936:	b084      	sub	sp, #16
    2938:	af00      	add	r7, sp, #0
    293a:	60f8      	str	r0, [r7, #12]
    293c:	60b9      	str	r1, [r7, #8]
    293e:	4613      	mov	r3, r2
    2940:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2942:	68fa      	ldr	r2, [r7, #12]
    2944:	f240 6324 	movw	r3, #1572	; 0x624
    2948:	f2c2 0300 	movt	r3, #8192	; 0x2000
    294c:	429a      	cmp	r2, r3
    294e:	d007      	beq.n	2960 <MSS_UART_set_rx_handler+0x2c>
    2950:	68fa      	ldr	r2, [r7, #12]
    2952:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2956:	f2c2 0300 	movt	r3, #8192	; 0x2000
    295a:	429a      	cmp	r2, r3
    295c:	d000      	beq.n	2960 <MSS_UART_set_rx_handler+0x2c>
    295e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2960:	68bb      	ldr	r3, [r7, #8]
    2962:	2b00      	cmp	r3, #0
    2964:	d100      	bne.n	2968 <MSS_UART_set_rx_handler+0x34>
    2966:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    2968:	79fb      	ldrb	r3, [r7, #7]
    296a:	2bc0      	cmp	r3, #192	; 0xc0
    296c:	d900      	bls.n	2970 <MSS_UART_set_rx_handler+0x3c>
    296e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2970:	68fa      	ldr	r2, [r7, #12]
    2972:	f240 6324 	movw	r3, #1572	; 0x624
    2976:	f2c2 0300 	movt	r3, #8192	; 0x2000
    297a:	429a      	cmp	r2, r3
    297c:	d006      	beq.n	298c <MSS_UART_set_rx_handler+0x58>
    297e:	68fa      	ldr	r2, [r7, #12]
    2980:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2984:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2988:	429a      	cmp	r2, r3
    298a:	d123      	bne.n	29d4 <MSS_UART_set_rx_handler+0xa0>
    298c:	68bb      	ldr	r3, [r7, #8]
    298e:	2b00      	cmp	r3, #0
    2990:	d020      	beq.n	29d4 <MSS_UART_set_rx_handler+0xa0>
    2992:	79fb      	ldrb	r3, [r7, #7]
    2994:	2bc0      	cmp	r3, #192	; 0xc0
    2996:	d81d      	bhi.n	29d4 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    2998:	68fb      	ldr	r3, [r7, #12]
    299a:	68ba      	ldr	r2, [r7, #8]
    299c:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    299e:	68fb      	ldr	r3, [r7, #12]
    29a0:	681a      	ldr	r2, [r3, #0]
    29a2:	79fb      	ldrb	r3, [r7, #7]
    29a4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    29a8:	f043 030a 	orr.w	r3, r3, #10
    29ac:	b2db      	uxtb	r3, r3
    29ae:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    29b0:	68fb      	ldr	r3, [r7, #12]
    29b2:	891b      	ldrh	r3, [r3, #8]
    29b4:	b21b      	sxth	r3, r3
    29b6:	4618      	mov	r0, r3
    29b8:	f7ff fb20 	bl	1ffc <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    29bc:	68fb      	ldr	r3, [r7, #12]
    29be:	685b      	ldr	r3, [r3, #4]
    29c0:	f04f 0201 	mov.w	r2, #1
    29c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    29c8:	68fb      	ldr	r3, [r7, #12]
    29ca:	891b      	ldrh	r3, [r3, #8]
    29cc:	b21b      	sxth	r3, r3
    29ce:	4618      	mov	r0, r3
    29d0:	f7ff fada 	bl	1f88 <NVIC_EnableIRQ>
    }
}
    29d4:	f107 0710 	add.w	r7, r7, #16
    29d8:	46bd      	mov	sp, r7
    29da:	bd80      	pop	{r7, pc}

000029dc <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    29dc:	b480      	push	{r7}
    29de:	b083      	sub	sp, #12
    29e0:	af00      	add	r7, sp, #0
    29e2:	6078      	str	r0, [r7, #4]
    29e4:	460b      	mov	r3, r1
    29e6:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    29e8:	687a      	ldr	r2, [r7, #4]
    29ea:	f240 6324 	movw	r3, #1572	; 0x624
    29ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29f2:	429a      	cmp	r2, r3
    29f4:	d007      	beq.n	2a06 <MSS_UART_set_loopback+0x2a>
    29f6:	687a      	ldr	r2, [r7, #4]
    29f8:	f240 53fc 	movw	r3, #1532	; 0x5fc
    29fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a00:	429a      	cmp	r2, r3
    2a02:	d000      	beq.n	2a06 <MSS_UART_set_loopback+0x2a>
    2a04:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2a06:	687a      	ldr	r2, [r7, #4]
    2a08:	f240 6324 	movw	r3, #1572	; 0x624
    2a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a10:	429a      	cmp	r2, r3
    2a12:	d006      	beq.n	2a22 <MSS_UART_set_loopback+0x46>
    2a14:	687a      	ldr	r2, [r7, #4]
    2a16:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a1e:	429a      	cmp	r2, r3
    2a20:	d10f      	bne.n	2a42 <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    2a22:	78fb      	ldrb	r3, [r7, #3]
    2a24:	2b00      	cmp	r3, #0
    2a26:	d106      	bne.n	2a36 <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    2a28:	687b      	ldr	r3, [r7, #4]
    2a2a:	685b      	ldr	r3, [r3, #4]
    2a2c:	f04f 0200 	mov.w	r2, #0
    2a30:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    2a34:	e005      	b.n	2a42 <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    2a36:	687b      	ldr	r3, [r7, #4]
    2a38:	685b      	ldr	r3, [r3, #4]
    2a3a:	f04f 0201 	mov.w	r2, #1
    2a3e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    2a42:	f107 070c 	add.w	r7, r7, #12
    2a46:	46bd      	mov	sp, r7
    2a48:	bc80      	pop	{r7}
    2a4a:	4770      	bx	lr

00002a4c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2a4c:	4668      	mov	r0, sp
    2a4e:	f020 0107 	bic.w	r1, r0, #7
    2a52:	468d      	mov	sp, r1
    2a54:	b589      	push	{r0, r3, r7, lr}
    2a56:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2a58:	f240 6024 	movw	r0, #1572	; 0x624
    2a5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a60:	f7ff fe56 	bl	2710 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    2a64:	f04f 000a 	mov.w	r0, #10
    2a68:	f7ff fac8 	bl	1ffc <NVIC_ClearPendingIRQ>
}
    2a6c:	46bd      	mov	sp, r7
    2a6e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a72:	4685      	mov	sp, r0
    2a74:	4770      	bx	lr
    2a76:	bf00      	nop

00002a78 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2a78:	4668      	mov	r0, sp
    2a7a:	f020 0107 	bic.w	r1, r0, #7
    2a7e:	468d      	mov	sp, r1
    2a80:	b589      	push	{r0, r3, r7, lr}
    2a82:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    2a84:	f240 50fc 	movw	r0, #1532	; 0x5fc
    2a88:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a8c:	f7ff fe40 	bl	2710 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2a90:	f04f 000b 	mov.w	r0, #11
    2a94:	f7ff fab2 	bl	1ffc <NVIC_ClearPendingIRQ>
}
    2a98:	46bd      	mov	sp, r7
    2a9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a9e:	4685      	mov	sp, r0
    2aa0:	4770      	bx	lr
    2aa2:	bf00      	nop

00002aa4 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2aa4:	b580      	push	{r7, lr}
    2aa6:	b082      	sub	sp, #8
    2aa8:	af00      	add	r7, sp, #0
    2aaa:	6078      	str	r0, [r7, #4]
    2aac:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2aae:	687a      	ldr	r2, [r7, #4]
    2ab0:	f240 6324 	movw	r3, #1572	; 0x624
    2ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ab8:	429a      	cmp	r2, r3
    2aba:	d007      	beq.n	2acc <MSS_UART_set_rxstatus_handler+0x28>
    2abc:	687a      	ldr	r2, [r7, #4]
    2abe:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ac6:	429a      	cmp	r2, r3
    2ac8:	d000      	beq.n	2acc <MSS_UART_set_rxstatus_handler+0x28>
    2aca:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2acc:	683b      	ldr	r3, [r7, #0]
    2ace:	2b00      	cmp	r3, #0
    2ad0:	d100      	bne.n	2ad4 <MSS_UART_set_rxstatus_handler+0x30>
    2ad2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2ad4:	687a      	ldr	r2, [r7, #4]
    2ad6:	f240 6324 	movw	r3, #1572	; 0x624
    2ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ade:	429a      	cmp	r2, r3
    2ae0:	d006      	beq.n	2af0 <MSS_UART_set_rxstatus_handler+0x4c>
    2ae2:	687a      	ldr	r2, [r7, #4]
    2ae4:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2ae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aec:	429a      	cmp	r2, r3
    2aee:	d117      	bne.n	2b20 <MSS_UART_set_rxstatus_handler+0x7c>
    2af0:	683b      	ldr	r3, [r7, #0]
    2af2:	2b00      	cmp	r3, #0
    2af4:	d014      	beq.n	2b20 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    2af6:	687b      	ldr	r3, [r7, #4]
    2af8:	683a      	ldr	r2, [r7, #0]
    2afa:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2afc:	687b      	ldr	r3, [r7, #4]
    2afe:	891b      	ldrh	r3, [r3, #8]
    2b00:	b21b      	sxth	r3, r3
    2b02:	4618      	mov	r0, r3
    2b04:	f7ff fa7a 	bl	1ffc <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    2b08:	687b      	ldr	r3, [r7, #4]
    2b0a:	685b      	ldr	r3, [r3, #4]
    2b0c:	f04f 0201 	mov.w	r2, #1
    2b10:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2b14:	687b      	ldr	r3, [r7, #4]
    2b16:	891b      	ldrh	r3, [r3, #8]
    2b18:	b21b      	sxth	r3, r3
    2b1a:	4618      	mov	r0, r3
    2b1c:	f7ff fa34 	bl	1f88 <NVIC_EnableIRQ>
    }
}
    2b20:	f107 0708 	add.w	r7, r7, #8
    2b24:	46bd      	mov	sp, r7
    2b26:	bd80      	pop	{r7, pc}

00002b28 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2b28:	b580      	push	{r7, lr}
    2b2a:	b082      	sub	sp, #8
    2b2c:	af00      	add	r7, sp, #0
    2b2e:	6078      	str	r0, [r7, #4]
    2b30:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2b32:	687a      	ldr	r2, [r7, #4]
    2b34:	f240 6324 	movw	r3, #1572	; 0x624
    2b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b3c:	429a      	cmp	r2, r3
    2b3e:	d007      	beq.n	2b50 <MSS_UART_set_tx_handler+0x28>
    2b40:	687a      	ldr	r2, [r7, #4]
    2b42:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b4a:	429a      	cmp	r2, r3
    2b4c:	d000      	beq.n	2b50 <MSS_UART_set_tx_handler+0x28>
    2b4e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2b50:	683b      	ldr	r3, [r7, #0]
    2b52:	2b00      	cmp	r3, #0
    2b54:	d100      	bne.n	2b58 <MSS_UART_set_tx_handler+0x30>
    2b56:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2b58:	687a      	ldr	r2, [r7, #4]
    2b5a:	f240 6324 	movw	r3, #1572	; 0x624
    2b5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b62:	429a      	cmp	r2, r3
    2b64:	d006      	beq.n	2b74 <MSS_UART_set_tx_handler+0x4c>
    2b66:	687a      	ldr	r2, [r7, #4]
    2b68:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b70:	429a      	cmp	r2, r3
    2b72:	d11f      	bne.n	2bb4 <MSS_UART_set_tx_handler+0x8c>
    2b74:	683b      	ldr	r3, [r7, #0]
    2b76:	2b00      	cmp	r3, #0
    2b78:	d01c      	beq.n	2bb4 <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    2b7a:	687b      	ldr	r3, [r7, #4]
    2b7c:	683a      	ldr	r2, [r7, #0]
    2b7e:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    2b80:	687b      	ldr	r3, [r7, #4]
    2b82:	f04f 0200 	mov.w	r2, #0
    2b86:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    2b88:	687b      	ldr	r3, [r7, #4]
    2b8a:	f04f 0200 	mov.w	r2, #0
    2b8e:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2b90:	687b      	ldr	r3, [r7, #4]
    2b92:	891b      	ldrh	r3, [r3, #8]
    2b94:	b21b      	sxth	r3, r3
    2b96:	4618      	mov	r0, r3
    2b98:	f7ff fa30 	bl	1ffc <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    2b9c:	687b      	ldr	r3, [r7, #4]
    2b9e:	685b      	ldr	r3, [r3, #4]
    2ba0:	f04f 0201 	mov.w	r2, #1
    2ba4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2ba8:	687b      	ldr	r3, [r7, #4]
    2baa:	891b      	ldrh	r3, [r3, #8]
    2bac:	b21b      	sxth	r3, r3
    2bae:	4618      	mov	r0, r3
    2bb0:	f7ff f9ea 	bl	1f88 <NVIC_EnableIRQ>
    }
}
    2bb4:	f107 0708 	add.w	r7, r7, #8
    2bb8:	46bd      	mov	sp, r7
    2bba:	bd80      	pop	{r7, pc}

00002bbc <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2bbc:	b580      	push	{r7, lr}
    2bbe:	b082      	sub	sp, #8
    2bc0:	af00      	add	r7, sp, #0
    2bc2:	6078      	str	r0, [r7, #4]
    2bc4:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2bc6:	687a      	ldr	r2, [r7, #4]
    2bc8:	f240 6324 	movw	r3, #1572	; 0x624
    2bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bd0:	429a      	cmp	r2, r3
    2bd2:	d007      	beq.n	2be4 <MSS_UART_set_modemstatus_handler+0x28>
    2bd4:	687a      	ldr	r2, [r7, #4]
    2bd6:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bde:	429a      	cmp	r2, r3
    2be0:	d000      	beq.n	2be4 <MSS_UART_set_modemstatus_handler+0x28>
    2be2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2be4:	683b      	ldr	r3, [r7, #0]
    2be6:	2b00      	cmp	r3, #0
    2be8:	d100      	bne.n	2bec <MSS_UART_set_modemstatus_handler+0x30>
    2bea:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2bec:	687a      	ldr	r2, [r7, #4]
    2bee:	f240 6324 	movw	r3, #1572	; 0x624
    2bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bf6:	429a      	cmp	r2, r3
    2bf8:	d006      	beq.n	2c08 <MSS_UART_set_modemstatus_handler+0x4c>
    2bfa:	687a      	ldr	r2, [r7, #4]
    2bfc:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c04:	429a      	cmp	r2, r3
    2c06:	d117      	bne.n	2c38 <MSS_UART_set_modemstatus_handler+0x7c>
    2c08:	683b      	ldr	r3, [r7, #0]
    2c0a:	2b00      	cmp	r3, #0
    2c0c:	d014      	beq.n	2c38 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    2c0e:	687b      	ldr	r3, [r7, #4]
    2c10:	683a      	ldr	r2, [r7, #0]
    2c12:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2c14:	687b      	ldr	r3, [r7, #4]
    2c16:	891b      	ldrh	r3, [r3, #8]
    2c18:	b21b      	sxth	r3, r3
    2c1a:	4618      	mov	r0, r3
    2c1c:	f7ff f9ee 	bl	1ffc <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    2c20:	687b      	ldr	r3, [r7, #4]
    2c22:	685b      	ldr	r3, [r3, #4]
    2c24:	f04f 0201 	mov.w	r2, #1
    2c28:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2c2c:	687b      	ldr	r3, [r7, #4]
    2c2e:	891b      	ldrh	r3, [r3, #8]
    2c30:	b21b      	sxth	r3, r3
    2c32:	4618      	mov	r0, r3
    2c34:	f7ff f9a8 	bl	1f88 <NVIC_EnableIRQ>
    }
}
    2c38:	f107 0708 	add.w	r7, r7, #8
    2c3c:	46bd      	mov	sp, r7
    2c3e:	bd80      	pop	{r7, pc}

00002c40 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2c40:	b480      	push	{r7}
    2c42:	b089      	sub	sp, #36	; 0x24
    2c44:	af00      	add	r7, sp, #0
    2c46:	60f8      	str	r0, [r7, #12]
    2c48:	60b9      	str	r1, [r7, #8]
    2c4a:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    2c4c:	f04f 0300 	mov.w	r3, #0
    2c50:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    2c52:	f04f 0300 	mov.w	r3, #0
    2c56:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2c58:	68fa      	ldr	r2, [r7, #12]
    2c5a:	f240 6324 	movw	r3, #1572	; 0x624
    2c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c62:	429a      	cmp	r2, r3
    2c64:	d007      	beq.n	2c76 <MSS_UART_fill_tx_fifo+0x36>
    2c66:	68fa      	ldr	r2, [r7, #12]
    2c68:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c70:	429a      	cmp	r2, r3
    2c72:	d000      	beq.n	2c76 <MSS_UART_fill_tx_fifo+0x36>
    2c74:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    2c76:	68bb      	ldr	r3, [r7, #8]
    2c78:	2b00      	cmp	r3, #0
    2c7a:	d100      	bne.n	2c7e <MSS_UART_fill_tx_fifo+0x3e>
    2c7c:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    2c7e:	687b      	ldr	r3, [r7, #4]
    2c80:	2b00      	cmp	r3, #0
    2c82:	d100      	bne.n	2c86 <MSS_UART_fill_tx_fifo+0x46>
    2c84:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    2c86:	68fa      	ldr	r2, [r7, #12]
    2c88:	f240 6324 	movw	r3, #1572	; 0x624
    2c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c90:	429a      	cmp	r2, r3
    2c92:	d006      	beq.n	2ca2 <MSS_UART_fill_tx_fifo+0x62>
    2c94:	68fa      	ldr	r2, [r7, #12]
    2c96:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c9e:	429a      	cmp	r2, r3
    2ca0:	d131      	bne.n	2d06 <MSS_UART_fill_tx_fifo+0xc6>
    2ca2:	68bb      	ldr	r3, [r7, #8]
    2ca4:	2b00      	cmp	r3, #0
    2ca6:	d02e      	beq.n	2d06 <MSS_UART_fill_tx_fifo+0xc6>
    2ca8:	687b      	ldr	r3, [r7, #4]
    2caa:	2b00      	cmp	r3, #0
    2cac:	d02b      	beq.n	2d06 <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    2cae:	68fb      	ldr	r3, [r7, #12]
    2cb0:	681b      	ldr	r3, [r3, #0]
    2cb2:	7d1b      	ldrb	r3, [r3, #20]
    2cb4:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    2cb6:	68fb      	ldr	r3, [r7, #12]
    2cb8:	7a9a      	ldrb	r2, [r3, #10]
    2cba:	7dfb      	ldrb	r3, [r7, #23]
    2cbc:	ea42 0303 	orr.w	r3, r2, r3
    2cc0:	b2da      	uxtb	r2, r3
    2cc2:	68fb      	ldr	r3, [r7, #12]
    2cc4:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    2cc6:	7dfb      	ldrb	r3, [r7, #23]
    2cc8:	f003 0320 	and.w	r3, r3, #32
    2ccc:	2b00      	cmp	r3, #0
    2cce:	d01a      	beq.n	2d06 <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    2cd0:	f04f 0310 	mov.w	r3, #16
    2cd4:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    2cd6:	687b      	ldr	r3, [r7, #4]
    2cd8:	2b0f      	cmp	r3, #15
    2cda:	d801      	bhi.n	2ce0 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    2cdc:	687b      	ldr	r3, [r7, #4]
    2cde:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2ce0:	f04f 0300 	mov.w	r3, #0
    2ce4:	61bb      	str	r3, [r7, #24]
    2ce6:	e00a      	b.n	2cfe <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    2ce8:	68fb      	ldr	r3, [r7, #12]
    2cea:	681b      	ldr	r3, [r3, #0]
    2cec:	68b9      	ldr	r1, [r7, #8]
    2cee:	69ba      	ldr	r2, [r7, #24]
    2cf0:	440a      	add	r2, r1
    2cf2:	7812      	ldrb	r2, [r2, #0]
    2cf4:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2cf6:	69bb      	ldr	r3, [r7, #24]
    2cf8:	f103 0301 	add.w	r3, r3, #1
    2cfc:	61bb      	str	r3, [r7, #24]
    2cfe:	69ba      	ldr	r2, [r7, #24]
    2d00:	69fb      	ldr	r3, [r7, #28]
    2d02:	429a      	cmp	r2, r3
    2d04:	d3f0      	bcc.n	2ce8 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    2d06:	69bb      	ldr	r3, [r7, #24]
}
    2d08:	4618      	mov	r0, r3
    2d0a:	f107 0724 	add.w	r7, r7, #36	; 0x24
    2d0e:	46bd      	mov	sp, r7
    2d10:	bc80      	pop	{r7}
    2d12:	4770      	bx	lr

00002d14 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    2d14:	b480      	push	{r7}
    2d16:	b085      	sub	sp, #20
    2d18:	af00      	add	r7, sp, #0
    2d1a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2d1c:	f04f 33ff 	mov.w	r3, #4294967295
    2d20:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2d22:	687a      	ldr	r2, [r7, #4]
    2d24:	f240 6324 	movw	r3, #1572	; 0x624
    2d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d2c:	429a      	cmp	r2, r3
    2d2e:	d007      	beq.n	2d40 <MSS_UART_get_rx_status+0x2c>
    2d30:	687a      	ldr	r2, [r7, #4]
    2d32:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d3a:	429a      	cmp	r2, r3
    2d3c:	d000      	beq.n	2d40 <MSS_UART_get_rx_status+0x2c>
    2d3e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2d40:	687a      	ldr	r2, [r7, #4]
    2d42:	f240 6324 	movw	r3, #1572	; 0x624
    2d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d4a:	429a      	cmp	r2, r3
    2d4c:	d006      	beq.n	2d5c <MSS_UART_get_rx_status+0x48>
    2d4e:	687a      	ldr	r2, [r7, #4]
    2d50:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2d54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d58:	429a      	cmp	r2, r3
    2d5a:	d113      	bne.n	2d84 <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    2d5c:	687b      	ldr	r3, [r7, #4]
    2d5e:	7a9a      	ldrb	r2, [r3, #10]
    2d60:	687b      	ldr	r3, [r7, #4]
    2d62:	681b      	ldr	r3, [r3, #0]
    2d64:	7d1b      	ldrb	r3, [r3, #20]
    2d66:	b2db      	uxtb	r3, r3
    2d68:	ea42 0303 	orr.w	r3, r2, r3
    2d6c:	b2da      	uxtb	r2, r3
    2d6e:	687b      	ldr	r3, [r7, #4]
    2d70:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    2d72:	687b      	ldr	r3, [r7, #4]
    2d74:	7a9b      	ldrb	r3, [r3, #10]
    2d76:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    2d7a:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    2d7c:	687b      	ldr	r3, [r7, #4]
    2d7e:	f04f 0200 	mov.w	r2, #0
    2d82:	729a      	strb	r2, [r3, #10]
    }
    return status;
    2d84:	7bfb      	ldrb	r3, [r7, #15]
}
    2d86:	4618      	mov	r0, r3
    2d88:	f107 0714 	add.w	r7, r7, #20
    2d8c:	46bd      	mov	sp, r7
    2d8e:	bc80      	pop	{r7}
    2d90:	4770      	bx	lr
    2d92:	bf00      	nop

00002d94 <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    2d94:	b480      	push	{r7}
    2d96:	b085      	sub	sp, #20
    2d98:	af00      	add	r7, sp, #0
    2d9a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2d9c:	f04f 33ff 	mov.w	r3, #4294967295
    2da0:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2da2:	687a      	ldr	r2, [r7, #4]
    2da4:	f240 6324 	movw	r3, #1572	; 0x624
    2da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dac:	429a      	cmp	r2, r3
    2dae:	d007      	beq.n	2dc0 <MSS_UART_get_modem_status+0x2c>
    2db0:	687a      	ldr	r2, [r7, #4]
    2db2:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dba:	429a      	cmp	r2, r3
    2dbc:	d000      	beq.n	2dc0 <MSS_UART_get_modem_status+0x2c>
    2dbe:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2dc0:	687a      	ldr	r2, [r7, #4]
    2dc2:	f240 6324 	movw	r3, #1572	; 0x624
    2dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dca:	429a      	cmp	r2, r3
    2dcc:	d006      	beq.n	2ddc <MSS_UART_get_modem_status+0x48>
    2dce:	687a      	ldr	r2, [r7, #4]
    2dd0:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dd8:	429a      	cmp	r2, r3
    2dda:	d103      	bne.n	2de4 <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    2ddc:	687b      	ldr	r3, [r7, #4]
    2dde:	681b      	ldr	r3, [r3, #0]
    2de0:	7e1b      	ldrb	r3, [r3, #24]
    2de2:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2de4:	7bfb      	ldrb	r3, [r7, #15]
}
    2de6:	4618      	mov	r0, r3
    2de8:	f107 0714 	add.w	r7, r7, #20
    2dec:	46bd      	mov	sp, r7
    2dee:	bc80      	pop	{r7}
    2df0:	4770      	bx	lr
    2df2:	bf00      	nop

00002df4 <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    2df4:	b480      	push	{r7}
    2df6:	b085      	sub	sp, #20
    2df8:	af00      	add	r7, sp, #0
    2dfa:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    2dfc:	f04f 0300 	mov.w	r3, #0
    2e00:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2e02:	687a      	ldr	r2, [r7, #4]
    2e04:	f240 6324 	movw	r3, #1572	; 0x624
    2e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e0c:	429a      	cmp	r2, r3
    2e0e:	d007      	beq.n	2e20 <MSS_UART_get_tx_status+0x2c>
    2e10:	687a      	ldr	r2, [r7, #4]
    2e12:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e1a:	429a      	cmp	r2, r3
    2e1c:	d000      	beq.n	2e20 <MSS_UART_get_tx_status+0x2c>
    2e1e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2e20:	687a      	ldr	r2, [r7, #4]
    2e22:	f240 6324 	movw	r3, #1572	; 0x624
    2e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e2a:	429a      	cmp	r2, r3
    2e2c:	d006      	beq.n	2e3c <MSS_UART_get_tx_status+0x48>
    2e2e:	687a      	ldr	r2, [r7, #4]
    2e30:	f240 53fc 	movw	r3, #1532	; 0x5fc
    2e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e38:	429a      	cmp	r2, r3
    2e3a:	d10f      	bne.n	2e5c <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2e3c:	687b      	ldr	r3, [r7, #4]
    2e3e:	681b      	ldr	r3, [r3, #0]
    2e40:	7d1b      	ldrb	r3, [r3, #20]
    2e42:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    2e44:	687b      	ldr	r3, [r7, #4]
    2e46:	7a9a      	ldrb	r2, [r3, #10]
    2e48:	7bfb      	ldrb	r3, [r7, #15]
    2e4a:	ea42 0303 	orr.w	r3, r2, r3
    2e4e:	b2da      	uxtb	r2, r3
    2e50:	687b      	ldr	r3, [r7, #4]
    2e52:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    2e54:	7bfb      	ldrb	r3, [r7, #15]
    2e56:	f003 0360 	and.w	r3, r3, #96	; 0x60
    2e5a:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2e5c:	7bfb      	ldrb	r3, [r7, #15]
}
    2e5e:	4618      	mov	r0, r3
    2e60:	f107 0714 	add.w	r7, r7, #20
    2e64:	46bd      	mov	sp, r7
    2e66:	bc80      	pop	{r7}
    2e68:	4770      	bx	lr
    2e6a:	bf00      	nop

00002e6c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2e6c:	b480      	push	{r7}
    2e6e:	b083      	sub	sp, #12
    2e70:	af00      	add	r7, sp, #0
    2e72:	4603      	mov	r3, r0
    2e74:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2e76:	f24e 1300 	movw	r3, #57600	; 0xe100
    2e7a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2e7e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2e82:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2e86:	88f9      	ldrh	r1, [r7, #6]
    2e88:	f001 011f 	and.w	r1, r1, #31
    2e8c:	f04f 0001 	mov.w	r0, #1
    2e90:	fa00 f101 	lsl.w	r1, r0, r1
    2e94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2e98:	f107 070c 	add.w	r7, r7, #12
    2e9c:	46bd      	mov	sp, r7
    2e9e:	bc80      	pop	{r7}
    2ea0:	4770      	bx	lr
    2ea2:	bf00      	nop

00002ea4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2ea4:	b480      	push	{r7}
    2ea6:	b083      	sub	sp, #12
    2ea8:	af00      	add	r7, sp, #0
    2eaa:	4603      	mov	r3, r0
    2eac:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2eae:	f24e 1300 	movw	r3, #57600	; 0xe100
    2eb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2eb6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2eba:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2ebe:	88f9      	ldrh	r1, [r7, #6]
    2ec0:	f001 011f 	and.w	r1, r1, #31
    2ec4:	f04f 0001 	mov.w	r0, #1
    2ec8:	fa00 f101 	lsl.w	r1, r0, r1
    2ecc:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2ed0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2ed4:	f107 070c 	add.w	r7, r7, #12
    2ed8:	46bd      	mov	sp, r7
    2eda:	bc80      	pop	{r7}
    2edc:	4770      	bx	lr
    2ede:	bf00      	nop

00002ee0 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    2ee0:	b580      	push	{r7, lr}
    2ee2:	b082      	sub	sp, #8
    2ee4:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    2ee6:	f242 0300 	movw	r3, #8192	; 0x2000
    2eea:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2eee:	f242 0200 	movw	r2, #8192	; 0x2000
    2ef2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2ef6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2ef8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    2efc:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2efe:	f04f 0300 	mov.w	r3, #0
    2f02:	607b      	str	r3, [r7, #4]
    2f04:	e00e      	b.n	2f24 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    2f06:	687a      	ldr	r2, [r7, #4]
    2f08:	f24d 73ec 	movw	r3, #55276	; 0xd7ec
    2f0c:	f2c0 0300 	movt	r3, #0
    2f10:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2f14:	b21b      	sxth	r3, r3
    2f16:	4618      	mov	r0, r3
    2f18:	f7ff ffc4 	bl	2ea4 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2f1c:	687b      	ldr	r3, [r7, #4]
    2f1e:	f103 0301 	add.w	r3, r3, #1
    2f22:	607b      	str	r3, [r7, #4]
    2f24:	687b      	ldr	r3, [r7, #4]
    2f26:	2b1f      	cmp	r3, #31
    2f28:	d9ed      	bls.n	2f06 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    2f2a:	f242 0300 	movw	r3, #8192	; 0x2000
    2f2e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2f32:	f242 0200 	movw	r2, #8192	; 0x2000
    2f36:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2f3a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2f3c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    2f40:	631a      	str	r2, [r3, #48]	; 0x30
}
    2f42:	f107 0708 	add.w	r7, r7, #8
    2f46:	46bd      	mov	sp, r7
    2f48:	bd80      	pop	{r7, pc}
    2f4a:	bf00      	nop

00002f4c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    2f4c:	b480      	push	{r7}
    2f4e:	b085      	sub	sp, #20
    2f50:	af00      	add	r7, sp, #0
    2f52:	4603      	mov	r3, r0
    2f54:	6039      	str	r1, [r7, #0]
    2f56:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2f58:	79fb      	ldrb	r3, [r7, #7]
    2f5a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2f5c:	68fb      	ldr	r3, [r7, #12]
    2f5e:	2b1f      	cmp	r3, #31
    2f60:	d900      	bls.n	2f64 <MSS_GPIO_config+0x18>
    2f62:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    2f64:	68fb      	ldr	r3, [r7, #12]
    2f66:	2b1f      	cmp	r3, #31
    2f68:	d808      	bhi.n	2f7c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    2f6a:	68fa      	ldr	r2, [r7, #12]
    2f6c:	f24d 736c 	movw	r3, #55148	; 0xd76c
    2f70:	f2c0 0300 	movt	r3, #0
    2f74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2f78:	683a      	ldr	r2, [r7, #0]
    2f7a:	601a      	str	r2, [r3, #0]
    }
}
    2f7c:	f107 0714 	add.w	r7, r7, #20
    2f80:	46bd      	mov	sp, r7
    2f82:	bc80      	pop	{r7}
    2f84:	4770      	bx	lr
    2f86:	bf00      	nop

00002f88 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    2f88:	b480      	push	{r7}
    2f8a:	b085      	sub	sp, #20
    2f8c:	af00      	add	r7, sp, #0
    2f8e:	4602      	mov	r2, r0
    2f90:	460b      	mov	r3, r1
    2f92:	71fa      	strb	r2, [r7, #7]
    2f94:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    2f96:	79fb      	ldrb	r3, [r7, #7]
    2f98:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2f9a:	68fb      	ldr	r3, [r7, #12]
    2f9c:	2b1f      	cmp	r3, #31
    2f9e:	d900      	bls.n	2fa2 <MSS_GPIO_set_output+0x1a>
    2fa0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2fa2:	68fb      	ldr	r3, [r7, #12]
    2fa4:	2b1f      	cmp	r3, #31
    2fa6:	d809      	bhi.n	2fbc <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    2fa8:	f240 0300 	movw	r3, #0
    2fac:	f2c4 2326 	movt	r3, #16934	; 0x4226
    2fb0:	68fa      	ldr	r2, [r7, #12]
    2fb2:	79b9      	ldrb	r1, [r7, #6]
    2fb4:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    2fb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    2fbc:	f107 0714 	add.w	r7, r7, #20
    2fc0:	46bd      	mov	sp, r7
    2fc2:	bc80      	pop	{r7}
    2fc4:	4770      	bx	lr
    2fc6:	bf00      	nop

00002fc8 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    2fc8:	b480      	push	{r7}
    2fca:	b087      	sub	sp, #28
    2fcc:	af00      	add	r7, sp, #0
    2fce:	4602      	mov	r2, r0
    2fd0:	460b      	mov	r3, r1
    2fd2:	71fa      	strb	r2, [r7, #7]
    2fd4:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    2fd6:	79fb      	ldrb	r3, [r7, #7]
    2fd8:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2fda:	697b      	ldr	r3, [r7, #20]
    2fdc:	2b1f      	cmp	r3, #31
    2fde:	d900      	bls.n	2fe2 <MSS_GPIO_drive_inout+0x1a>
    2fe0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2fe2:	697b      	ldr	r3, [r7, #20]
    2fe4:	2b1f      	cmp	r3, #31
    2fe6:	d87d      	bhi.n	30e4 <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    2fe8:	79bb      	ldrb	r3, [r7, #6]
    2fea:	2b01      	cmp	r3, #1
    2fec:	d004      	beq.n	2ff8 <MSS_GPIO_drive_inout+0x30>
    2fee:	2b02      	cmp	r3, #2
    2ff0:	d060      	beq.n	30b4 <MSS_GPIO_drive_inout+0xec>
    2ff2:	2b00      	cmp	r3, #0
    2ff4:	d02e      	beq.n	3054 <MSS_GPIO_drive_inout+0x8c>
    2ff6:	e074      	b.n	30e2 <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    2ff8:	f243 0300 	movw	r3, #12288	; 0x3000
    2ffc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3000:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    3004:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    3006:	697b      	ldr	r3, [r7, #20]
    3008:	f04f 0201 	mov.w	r2, #1
    300c:	fa02 f303 	lsl.w	r3, r2, r3
    3010:	68fa      	ldr	r2, [r7, #12]
    3012:	ea42 0303 	orr.w	r3, r2, r3
    3016:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    3018:	f243 0300 	movw	r3, #12288	; 0x3000
    301c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3020:	68fa      	ldr	r2, [r7, #12]
    3022:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    3026:	697a      	ldr	r2, [r7, #20]
    3028:	f24d 736c 	movw	r3, #55148	; 0xd76c
    302c:	f2c0 0300 	movt	r3, #0
    3030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3034:	681b      	ldr	r3, [r3, #0]
    3036:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    3038:	693b      	ldr	r3, [r7, #16]
    303a:	f043 0304 	orr.w	r3, r3, #4
    303e:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    3040:	697a      	ldr	r2, [r7, #20]
    3042:	f24d 736c 	movw	r3, #55148	; 0xd76c
    3046:	f2c0 0300 	movt	r3, #0
    304a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    304e:	693a      	ldr	r2, [r7, #16]
    3050:	601a      	str	r2, [r3, #0]
            break;
    3052:	e047      	b.n	30e4 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    3054:	f243 0300 	movw	r3, #12288	; 0x3000
    3058:	f2c4 0301 	movt	r3, #16385	; 0x4001
    305c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    3060:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    3062:	697b      	ldr	r3, [r7, #20]
    3064:	f04f 0201 	mov.w	r2, #1
    3068:	fa02 f303 	lsl.w	r3, r2, r3
    306c:	ea6f 0303 	mvn.w	r3, r3
    3070:	68fa      	ldr	r2, [r7, #12]
    3072:	ea02 0303 	and.w	r3, r2, r3
    3076:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    3078:	f243 0300 	movw	r3, #12288	; 0x3000
    307c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3080:	68fa      	ldr	r2, [r7, #12]
    3082:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    3086:	697a      	ldr	r2, [r7, #20]
    3088:	f24d 736c 	movw	r3, #55148	; 0xd76c
    308c:	f2c0 0300 	movt	r3, #0
    3090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3094:	681b      	ldr	r3, [r3, #0]
    3096:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    3098:	693b      	ldr	r3, [r7, #16]
    309a:	f043 0304 	orr.w	r3, r3, #4
    309e:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    30a0:	697a      	ldr	r2, [r7, #20]
    30a2:	f24d 736c 	movw	r3, #55148	; 0xd76c
    30a6:	f2c0 0300 	movt	r3, #0
    30aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    30ae:	693a      	ldr	r2, [r7, #16]
    30b0:	601a      	str	r2, [r3, #0]
            break;
    30b2:	e017      	b.n	30e4 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    30b4:	697a      	ldr	r2, [r7, #20]
    30b6:	f24d 736c 	movw	r3, #55148	; 0xd76c
    30ba:	f2c0 0300 	movt	r3, #0
    30be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    30c2:	681b      	ldr	r3, [r3, #0]
    30c4:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    30c6:	693b      	ldr	r3, [r7, #16]
    30c8:	f023 0304 	bic.w	r3, r3, #4
    30cc:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    30ce:	697a      	ldr	r2, [r7, #20]
    30d0:	f24d 736c 	movw	r3, #55148	; 0xd76c
    30d4:	f2c0 0300 	movt	r3, #0
    30d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    30dc:	693a      	ldr	r2, [r7, #16]
    30de:	601a      	str	r2, [r3, #0]
            break;
    30e0:	e000      	b.n	30e4 <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    30e2:	be00      	bkpt	0x0000
            break;
        }
    }
}
    30e4:	f107 071c 	add.w	r7, r7, #28
    30e8:	46bd      	mov	sp, r7
    30ea:	bc80      	pop	{r7}
    30ec:	4770      	bx	lr
    30ee:	bf00      	nop

000030f0 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    30f0:	b580      	push	{r7, lr}
    30f2:	b084      	sub	sp, #16
    30f4:	af00      	add	r7, sp, #0
    30f6:	4603      	mov	r3, r0
    30f8:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    30fa:	79fb      	ldrb	r3, [r7, #7]
    30fc:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    30fe:	68fb      	ldr	r3, [r7, #12]
    3100:	2b1f      	cmp	r3, #31
    3102:	d900      	bls.n	3106 <MSS_GPIO_enable_irq+0x16>
    3104:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3106:	68fb      	ldr	r3, [r7, #12]
    3108:	2b1f      	cmp	r3, #31
    310a:	d81e      	bhi.n	314a <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    310c:	68fa      	ldr	r2, [r7, #12]
    310e:	f24d 736c 	movw	r3, #55148	; 0xd76c
    3112:	f2c0 0300 	movt	r3, #0
    3116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    311a:	681b      	ldr	r3, [r3, #0]
    311c:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    311e:	68fa      	ldr	r2, [r7, #12]
    3120:	f24d 736c 	movw	r3, #55148	; 0xd76c
    3124:	f2c0 0300 	movt	r3, #0
    3128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    312c:	68ba      	ldr	r2, [r7, #8]
    312e:	f042 0208 	orr.w	r2, r2, #8
    3132:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    3134:	68fa      	ldr	r2, [r7, #12]
    3136:	f24d 73ec 	movw	r3, #55276	; 0xd7ec
    313a:	f2c0 0300 	movt	r3, #0
    313e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3142:	b21b      	sxth	r3, r3
    3144:	4618      	mov	r0, r3
    3146:	f7ff fe91 	bl	2e6c <NVIC_EnableIRQ>
    }
}
    314a:	f107 0710 	add.w	r7, r7, #16
    314e:	46bd      	mov	sp, r7
    3150:	bd80      	pop	{r7, pc}
    3152:	bf00      	nop

00003154 <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    3154:	b480      	push	{r7}
    3156:	b085      	sub	sp, #20
    3158:	af00      	add	r7, sp, #0
    315a:	4603      	mov	r3, r0
    315c:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    315e:	79fb      	ldrb	r3, [r7, #7]
    3160:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3162:	68fb      	ldr	r3, [r7, #12]
    3164:	2b1f      	cmp	r3, #31
    3166:	d900      	bls.n	316a <MSS_GPIO_disable_irq+0x16>
    3168:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    316a:	68fb      	ldr	r3, [r7, #12]
    316c:	2b1f      	cmp	r3, #31
    316e:	d813      	bhi.n	3198 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    3170:	68fa      	ldr	r2, [r7, #12]
    3172:	f24d 736c 	movw	r3, #55148	; 0xd76c
    3176:	f2c0 0300 	movt	r3, #0
    317a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    317e:	681b      	ldr	r3, [r3, #0]
    3180:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    3182:	68fa      	ldr	r2, [r7, #12]
    3184:	f24d 736c 	movw	r3, #55148	; 0xd76c
    3188:	f2c0 0300 	movt	r3, #0
    318c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3190:	68ba      	ldr	r2, [r7, #8]
    3192:	f022 0208 	bic.w	r2, r2, #8
    3196:	601a      	str	r2, [r3, #0]
    }
}
    3198:	f107 0714 	add.w	r7, r7, #20
    319c:	46bd      	mov	sp, r7
    319e:	bc80      	pop	{r7}
    31a0:	4770      	bx	lr
    31a2:	bf00      	nop

000031a4 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    31a4:	b580      	push	{r7, lr}
    31a6:	b084      	sub	sp, #16
    31a8:	af00      	add	r7, sp, #0
    31aa:	4603      	mov	r3, r0
    31ac:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    31ae:	79fb      	ldrb	r3, [r7, #7]
    31b0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    31b2:	68fb      	ldr	r3, [r7, #12]
    31b4:	2b1f      	cmp	r3, #31
    31b6:	d900      	bls.n	31ba <MSS_GPIO_clear_irq+0x16>
    31b8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    31ba:	68fb      	ldr	r3, [r7, #12]
    31bc:	2b1f      	cmp	r3, #31
    31be:	d815      	bhi.n	31ec <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    31c0:	f243 0300 	movw	r3, #12288	; 0x3000
    31c4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    31c8:	68fa      	ldr	r2, [r7, #12]
    31ca:	f04f 0101 	mov.w	r1, #1
    31ce:	fa01 f202 	lsl.w	r2, r1, r2
    31d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    31d6:	68fa      	ldr	r2, [r7, #12]
    31d8:	f24d 73ec 	movw	r3, #55276	; 0xd7ec
    31dc:	f2c0 0300 	movt	r3, #0
    31e0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    31e4:	b21b      	sxth	r3, r3
    31e6:	4618      	mov	r0, r3
    31e8:	f7ff fe5c 	bl	2ea4 <NVIC_ClearPendingIRQ>
    }
}
    31ec:	f107 0710 	add.w	r7, r7, #16
    31f0:	46bd      	mov	sp, r7
    31f2:	bd80      	pop	{r7, pc}

000031f4 <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    31f4:	b480      	push	{r7}
    31f6:	b085      	sub	sp, #20
    31f8:	af00      	add	r7, sp, #0
    31fa:	4603      	mov	r3, r0
    31fc:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    31fe:	f04f 0300 	mov.w	r3, #0
    3202:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3204:	79fb      	ldrb	r3, [r7, #7]
    3206:	2b00      	cmp	r3, #0
    3208:	d000      	beq.n	320c <ACE_get_channel_type+0x18>
    320a:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    320c:	79fb      	ldrb	r3, [r7, #7]
    320e:	2b00      	cmp	r3, #0
    3210:	d107      	bne.n	3222 <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    3212:	79fa      	ldrb	r2, [r7, #7]
    3214:	f240 5390 	movw	r3, #1424	; 0x590
    3218:	f2c2 0300 	movt	r3, #8192	; 0x2000
    321c:	5c9b      	ldrb	r3, [r3, r2]
    321e:	73fb      	strb	r3, [r7, #15]
    3220:	e002      	b.n	3228 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    3222:	f04f 0300 	mov.w	r3, #0
    3226:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    3228:	7bfb      	ldrb	r3, [r7, #15]
}
    322a:	4618      	mov	r0, r3
    322c:	f107 0714 	add.w	r7, r7, #20
    3230:	46bd      	mov	sp, r7
    3232:	bc80      	pop	{r7}
    3234:	4770      	bx	lr
    3236:	bf00      	nop

00003238 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3238:	b480      	push	{r7}
    323a:	b085      	sub	sp, #20
    323c:	af00      	add	r7, sp, #0
    323e:	4602      	mov	r2, r0
    3240:	460b      	mov	r3, r1
    3242:	71fa      	strb	r2, [r7, #7]
    3244:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3246:	79fa      	ldrb	r2, [r7, #7]
    3248:	f240 0318 	movw	r3, #24
    324c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3250:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3254:	4413      	add	r3, r2
    3256:	791b      	ldrb	r3, [r3, #4]
    3258:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    325a:	7bbb      	ldrb	r3, [r7, #14]
    325c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3260:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    3262:	7bfb      	ldrb	r3, [r7, #15]
    3264:	f240 0210 	movw	r2, #16
    3268:	f2c2 0200 	movt	r2, #8192	; 0x2000
    326c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3270:	4413      	add	r3, r2
    3272:	885b      	ldrh	r3, [r3, #2]
    3274:	88ba      	ldrh	r2, [r7, #4]
    3276:	fb02 f203 	mul.w	r2, r2, r3
    327a:	7bf9      	ldrb	r1, [r7, #15]
    327c:	f240 0310 	movw	r3, #16
    3280:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3284:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    3288:	fbb2 f3f3 	udiv	r3, r2, r3
    328c:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    328e:	68bb      	ldr	r3, [r7, #8]
}
    3290:	4618      	mov	r0, r3
    3292:	f107 0714 	add.w	r7, r7, #20
    3296:	46bd      	mov	sp, r7
    3298:	bc80      	pop	{r7}
    329a:	4770      	bx	lr

0000329c <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    329c:	b480      	push	{r7}
    329e:	b087      	sub	sp, #28
    32a0:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    32a2:	f240 0300 	movw	r3, #0
    32a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    32aa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    32ae:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    32b0:	f240 0300 	movw	r3, #0
    32b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    32b8:	f04f 0200 	mov.w	r2, #0
    32bc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    32c0:	f04f 0300 	mov.w	r3, #0
    32c4:	71fb      	strb	r3, [r7, #7]
    32c6:	e039      	b.n	333c <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    32c8:	79fb      	ldrb	r3, [r7, #7]
    32ca:	ea4f 0353 	mov.w	r3, r3, lsr #1
    32ce:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    32d0:	f240 0200 	movw	r2, #0
    32d4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    32d8:	7c79      	ldrb	r1, [r7, #17]
    32da:	460b      	mov	r3, r1
    32dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    32e0:	440b      	add	r3, r1
    32e2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    32e6:	4413      	add	r3, r2
    32e8:	f503 7308 	add.w	r3, r3, #544	; 0x220
    32ec:	791b      	ldrb	r3, [r3, #4]
    32ee:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    32f0:	79fb      	ldrb	r3, [r7, #7]
    32f2:	f003 0301 	and.w	r3, r3, #1
    32f6:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    32f8:	7cfb      	ldrb	r3, [r7, #19]
    32fa:	2b00      	cmp	r3, #0
    32fc:	d00d      	beq.n	331a <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    32fe:	79f9      	ldrb	r1, [r7, #7]
    3300:	7cbb      	ldrb	r3, [r7, #18]
    3302:	ea4f 1353 	mov.w	r3, r3, lsr #5
    3306:	b2db      	uxtb	r3, r3
    3308:	461a      	mov	r2, r3
    330a:	f002 0203 	and.w	r2, r2, #3
    330e:	f240 5384 	movw	r3, #1412	; 0x584
    3312:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3316:	545a      	strb	r2, [r3, r1]
    3318:	e00c      	b.n	3334 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    331a:	79f9      	ldrb	r1, [r7, #7]
    331c:	7cbb      	ldrb	r3, [r7, #18]
    331e:	ea4f 0353 	mov.w	r3, r3, lsr #1
    3322:	b2db      	uxtb	r3, r3
    3324:	461a      	mov	r2, r3
    3326:	f002 0203 	and.w	r2, r2, #3
    332a:	f240 5384 	movw	r3, #1412	; 0x584
    332e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3332:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    3334:	79fb      	ldrb	r3, [r7, #7]
    3336:	f103 0301 	add.w	r3, r3, #1
    333a:	71fb      	strb	r3, [r7, #7]
    333c:	79fb      	ldrb	r3, [r7, #7]
    333e:	2b09      	cmp	r3, #9
    3340:	d9c2      	bls.n	32c8 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    3342:	f04f 0300 	mov.w	r3, #0
    3346:	60bb      	str	r3, [r7, #8]
    3348:	e073      	b.n	3432 <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    334a:	68ba      	ldr	r2, [r7, #8]
    334c:	f240 0318 	movw	r3, #24
    3350:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3354:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3358:	4413      	add	r3, r2
    335a:	791b      	ldrb	r3, [r3, #4]
    335c:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    335e:	7dba      	ldrb	r2, [r7, #22]
    3360:	f64d 035c 	movw	r3, #55388	; 0xd85c
    3364:	f2c0 0300 	movt	r3, #0
    3368:	5c9b      	ldrb	r3, [r3, r2]
    336a:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    336c:	7dba      	ldrb	r2, [r7, #22]
    336e:	f64d 032c 	movw	r3, #55340	; 0xd82c
    3372:	f2c0 0300 	movt	r3, #0
    3376:	5c9b      	ldrb	r3, [r3, r2]
    3378:	2b01      	cmp	r3, #1
    337a:	d007      	beq.n	338c <ace_init_convert+0xf0>
    337c:	2b02      	cmp	r3, #2
    337e:	d027      	beq.n	33d0 <ace_init_convert+0x134>
    3380:	2b00      	cmp	r3, #0
    3382:	d147      	bne.n	3414 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    3384:	f04f 0300 	mov.w	r3, #0
    3388:	75fb      	strb	r3, [r7, #23]
                break;
    338a:	e047      	b.n	341c <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    338c:	7d3b      	ldrb	r3, [r7, #20]
    338e:	2bff      	cmp	r3, #255	; 0xff
    3390:	d100      	bne.n	3394 <ace_init_convert+0xf8>
    3392:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    3394:	f240 0200 	movw	r2, #0
    3398:	f2c4 0202 	movt	r2, #16386	; 0x4002
    339c:	7d39      	ldrb	r1, [r7, #20]
    339e:	460b      	mov	r3, r1
    33a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    33a4:	440b      	add	r3, r1
    33a6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    33aa:	4413      	add	r3, r2
    33ac:	f503 7308 	add.w	r3, r3, #544	; 0x220
    33b0:	7a1b      	ldrb	r3, [r3, #8]
    33b2:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    33b4:	7d7b      	ldrb	r3, [r7, #21]
    33b6:	f003 0301 	and.w	r3, r3, #1
    33ba:	b2db      	uxtb	r3, r3
    33bc:	2b00      	cmp	r3, #0
    33be:	d003      	beq.n	33c8 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    33c0:	f04f 0300 	mov.w	r3, #0
    33c4:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    33c6:	e029      	b.n	341c <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    33c8:	f04f 0301 	mov.w	r3, #1
    33cc:	75fb      	strb	r3, [r7, #23]
                }
                break;
    33ce:	e025      	b.n	341c <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    33d0:	7d3b      	ldrb	r3, [r7, #20]
    33d2:	2bff      	cmp	r3, #255	; 0xff
    33d4:	d100      	bne.n	33d8 <ace_init_convert+0x13c>
    33d6:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    33d8:	f240 0200 	movw	r2, #0
    33dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    33e0:	7d39      	ldrb	r1, [r7, #20]
    33e2:	460b      	mov	r3, r1
    33e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    33e8:	440b      	add	r3, r1
    33ea:	ea4f 1303 	mov.w	r3, r3, lsl #4
    33ee:	4413      	add	r3, r2
    33f0:	f503 730a 	add.w	r3, r3, #552	; 0x228
    33f4:	791b      	ldrb	r3, [r3, #4]
    33f6:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    33f8:	7d7b      	ldrb	r3, [r7, #21]
    33fa:	f003 0301 	and.w	r3, r3, #1
    33fe:	b2db      	uxtb	r3, r3
    3400:	2b00      	cmp	r3, #0
    3402:	d003      	beq.n	340c <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    3404:	f04f 0300 	mov.w	r3, #0
    3408:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    340a:	e007      	b.n	341c <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    340c:	f04f 0302 	mov.w	r3, #2
    3410:	75fb      	strb	r3, [r7, #23]
                }
                break;
    3412:	e003      	b.n	341c <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    3414:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    3416:	f04f 0300 	mov.w	r3, #0
    341a:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    341c:	68ba      	ldr	r2, [r7, #8]
    341e:	f240 5390 	movw	r3, #1424	; 0x590
    3422:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3426:	7df9      	ldrb	r1, [r7, #23]
    3428:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    342a:	68bb      	ldr	r3, [r7, #8]
    342c:	f103 0301 	add.w	r3, r3, #1
    3430:	60bb      	str	r3, [r7, #8]
    3432:	68bb      	ldr	r3, [r7, #8]
    3434:	2b00      	cmp	r3, #0
    3436:	dd88      	ble.n	334a <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    3438:	f240 0300 	movw	r3, #0
    343c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3440:	68fa      	ldr	r2, [r7, #12]
    3442:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    3446:	f107 071c 	add.w	r7, r7, #28
    344a:	46bd      	mov	sp, r7
    344c:	bc80      	pop	{r7}
    344e:	4770      	bx	lr

00003450 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3450:	b480      	push	{r7}
    3452:	b08d      	sub	sp, #52	; 0x34
    3454:	af00      	add	r7, sp, #0
    3456:	4602      	mov	r2, r0
    3458:	460b      	mov	r3, r1
    345a:	71fa      	strb	r2, [r7, #7]
    345c:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    345e:	79fa      	ldrb	r2, [r7, #7]
    3460:	f240 0318 	movw	r3, #24
    3464:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3468:	ea4f 1202 	mov.w	r2, r2, lsl #4
    346c:	4413      	add	r3, r2
    346e:	791b      	ldrb	r3, [r3, #4]
    3470:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    3472:	7cbb      	ldrb	r3, [r7, #18]
    3474:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3478:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    347a:	7cba      	ldrb	r2, [r7, #18]
    347c:	f64d 038c 	movw	r3, #55436	; 0xd88c
    3480:	f2c0 0300 	movt	r3, #0
    3484:	5c9b      	ldrb	r3, [r3, r2]
    3486:	2bff      	cmp	r3, #255	; 0xff
    3488:	d11c      	bne.n	34c4 <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    348a:	7cfb      	ldrb	r3, [r7, #19]
    348c:	f240 0210 	movw	r2, #16
    3490:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3494:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3498:	4413      	add	r3, r2
    349a:	885b      	ldrh	r3, [r3, #2]
    349c:	88ba      	ldrh	r2, [r7, #4]
    349e:	fb02 f203 	mul.w	r2, r2, r3
    34a2:	f240 1301 	movw	r3, #257	; 0x101
    34a6:	f2c0 0310 	movt	r3, #16
    34aa:	fba3 1302 	umull	r1, r3, r3, r2
    34ae:	ebc3 0202 	rsb	r2, r3, r2
    34b2:	ea4f 0252 	mov.w	r2, r2, lsr #1
    34b6:	4413      	add	r3, r2
    34b8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    34bc:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    34be:	697b      	ldr	r3, [r7, #20]
    34c0:	60fb      	str	r3, [r7, #12]
    34c2:	e03d      	b.n	3540 <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    34c4:	7cba      	ldrb	r2, [r7, #18]
    34c6:	f64d 03bc 	movw	r3, #55484	; 0xd8bc
    34ca:	f2c0 0300 	movt	r3, #0
    34ce:	5c9b      	ldrb	r3, [r3, r2]
    34d0:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    34d2:	7efa      	ldrb	r2, [r7, #27]
    34d4:	f240 5384 	movw	r3, #1412	; 0x584
    34d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34dc:	5c9b      	ldrb	r3, [r3, r2]
    34de:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    34e0:	88bb      	ldrh	r3, [r7, #4]
    34e2:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    34e4:	f640 73ff 	movw	r3, #4095	; 0xfff
    34e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    34ea:	7eba      	ldrb	r2, [r7, #26]
    34ec:	f64d 03ec 	movw	r3, #55532	; 0xd8ec
    34f0:	f2c0 0300 	movt	r3, #0
    34f4:	5c9b      	ldrb	r3, [r3, r2]
    34f6:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    34f8:	7eba      	ldrb	r2, [r7, #26]
    34fa:	f64d 03f0 	movw	r3, #55536	; 0xd8f0
    34fe:	f2c0 0300 	movt	r3, #0
    3502:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3506:	b21b      	sxth	r3, r3
    3508:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    350a:	7cfb      	ldrb	r3, [r7, #19]
    350c:	f240 0210 	movw	r2, #16
    3510:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3514:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3518:	4413      	add	r3, r2
    351a:	885b      	ldrh	r3, [r3, #2]
    351c:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    351e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    3520:	6abb      	ldr	r3, [r7, #40]	; 0x28
    3522:	ebc3 0302 	rsb	r3, r3, r2
    3526:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    3528:	6a39      	ldr	r1, [r7, #32]
    352a:	fb01 f202 	mul.w	r2, r1, r2
    352e:	fb02 f203 	mul.w	r2, r2, r3
    3532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3534:	fb92 f3f3 	sdiv	r3, r2, r3
    3538:	69fa      	ldr	r2, [r7, #28]
    353a:	ebc3 0302 	rsb	r3, r3, r2
    353e:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    3540:	68fb      	ldr	r3, [r7, #12]
}
    3542:	4618      	mov	r0, r3
    3544:	f107 0734 	add.w	r7, r7, #52	; 0x34
    3548:	46bd      	mov	sp, r7
    354a:	bc80      	pop	{r7}
    354c:	4770      	bx	lr
    354e:	bf00      	nop

00003550 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3550:	b580      	push	{r7, lr}
    3552:	b086      	sub	sp, #24
    3554:	af00      	add	r7, sp, #0
    3556:	4602      	mov	r2, r0
    3558:	460b      	mov	r3, r1
    355a:	71fa      	strb	r2, [r7, #7]
    355c:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    355e:	f04f 0300 	mov.w	r3, #0
    3562:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3564:	79fb      	ldrb	r3, [r7, #7]
    3566:	2b00      	cmp	r3, #0
    3568:	d000      	beq.n	356c <ACE_convert_to_mA+0x1c>
    356a:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    356c:	79fb      	ldrb	r3, [r7, #7]
    356e:	2b00      	cmp	r3, #0
    3570:	d142      	bne.n	35f8 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3572:	79fa      	ldrb	r2, [r7, #7]
    3574:	f240 0318 	movw	r3, #24
    3578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    357c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3580:	4413      	add	r3, r2
    3582:	791b      	ldrb	r3, [r3, #4]
    3584:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3586:	7bbb      	ldrb	r3, [r7, #14]
    3588:	2b2f      	cmp	r3, #47	; 0x2f
    358a:	d900      	bls.n	358e <ACE_convert_to_mA+0x3e>
    358c:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    358e:	7bba      	ldrb	r2, [r7, #14]
    3590:	f64d 032c 	movw	r3, #55340	; 0xd82c
    3594:	f2c0 0300 	movt	r3, #0
    3598:	5c9b      	ldrb	r3, [r3, r2]
    359a:	2b01      	cmp	r3, #1
    359c:	d12c      	bne.n	35f8 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    359e:	7bbb      	ldrb	r3, [r7, #14]
    35a0:	f003 0304 	and.w	r3, r3, #4
    35a4:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    35a8:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    35aa:	7bbb      	ldrb	r3, [r7, #14]
    35ac:	f003 0330 	and.w	r3, r3, #48	; 0x30
    35b0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    35b4:	b2db      	uxtb	r3, r3
    35b6:	4413      	add	r3, r2
    35b8:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    35ba:	7bfb      	ldrb	r3, [r7, #15]
    35bc:	2b03      	cmp	r3, #3
    35be:	d81b      	bhi.n	35f8 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    35c0:	7bfa      	ldrb	r2, [r7, #15]
    35c2:	f24d 7300 	movw	r3, #55040	; 0xd700
    35c6:	f2c0 0300 	movt	r3, #0
    35ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    35ce:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    35d0:	79fa      	ldrb	r2, [r7, #7]
    35d2:	88bb      	ldrh	r3, [r7, #4]
    35d4:	4610      	mov	r0, r2
    35d6:	4619      	mov	r1, r3
    35d8:	f7ff ff3a 	bl	3450 <ACE_convert_to_mV>
    35dc:	4603      	mov	r3, r0
    35de:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    35e0:	697a      	ldr	r2, [r7, #20]
    35e2:	4613      	mov	r3, r2
    35e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    35e8:	4413      	add	r3, r2
    35ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    35ee:	461a      	mov	r2, r3
    35f0:	693b      	ldr	r3, [r7, #16]
    35f2:	fbb2 f3f3 	udiv	r3, r2, r3
    35f6:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    35f8:	68bb      	ldr	r3, [r7, #8]
}
    35fa:	4618      	mov	r0, r3
    35fc:	f107 0718 	add.w	r7, r7, #24
    3600:	46bd      	mov	sp, r7
    3602:	bd80      	pop	{r7, pc}

00003604 <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3604:	b580      	push	{r7, lr}
    3606:	b086      	sub	sp, #24
    3608:	af00      	add	r7, sp, #0
    360a:	4602      	mov	r2, r0
    360c:	460b      	mov	r3, r1
    360e:	71fa      	strb	r2, [r7, #7]
    3610:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    3612:	f04f 0300 	mov.w	r3, #0
    3616:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3618:	79fb      	ldrb	r3, [r7, #7]
    361a:	2b00      	cmp	r3, #0
    361c:	d000      	beq.n	3620 <ACE_convert_to_uA+0x1c>
    361e:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    3620:	79fb      	ldrb	r3, [r7, #7]
    3622:	2b00      	cmp	r3, #0
    3624:	d13f      	bne.n	36a6 <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3626:	79fa      	ldrb	r2, [r7, #7]
    3628:	f240 0318 	movw	r3, #24
    362c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3630:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3634:	4413      	add	r3, r2
    3636:	791b      	ldrb	r3, [r3, #4]
    3638:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    363a:	7bbb      	ldrb	r3, [r7, #14]
    363c:	2b2f      	cmp	r3, #47	; 0x2f
    363e:	d900      	bls.n	3642 <ACE_convert_to_uA+0x3e>
    3640:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3642:	7bba      	ldrb	r2, [r7, #14]
    3644:	f64d 032c 	movw	r3, #55340	; 0xd82c
    3648:	f2c0 0300 	movt	r3, #0
    364c:	5c9b      	ldrb	r3, [r3, r2]
    364e:	2b01      	cmp	r3, #1
    3650:	d129      	bne.n	36a6 <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3652:	7bbb      	ldrb	r3, [r7, #14]
    3654:	f003 0304 	and.w	r3, r3, #4
    3658:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    365c:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    365e:	7bbb      	ldrb	r3, [r7, #14]
    3660:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3664:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    3668:	b2db      	uxtb	r3, r3
    366a:	4413      	add	r3, r2
    366c:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    366e:	7bfb      	ldrb	r3, [r7, #15]
    3670:	2b03      	cmp	r3, #3
    3672:	d818      	bhi.n	36a6 <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    3674:	7bfa      	ldrb	r2, [r7, #15]
    3676:	f24d 7300 	movw	r3, #55040	; 0xd700
    367a:	f2c0 0300 	movt	r3, #0
    367e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3682:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    3684:	79fa      	ldrb	r2, [r7, #7]
    3686:	88bb      	ldrh	r3, [r7, #4]
    3688:	4610      	mov	r0, r2
    368a:	4619      	mov	r1, r3
    368c:	f7ff fee0 	bl	3450 <ACE_convert_to_mV>
    3690:	4603      	mov	r3, r0
    3692:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    3694:	697b      	ldr	r3, [r7, #20]
    3696:	f644 6220 	movw	r2, #20000	; 0x4e20
    369a:	fb02 f203 	mul.w	r2, r2, r3
    369e:	693b      	ldr	r3, [r7, #16]
    36a0:	fbb2 f3f3 	udiv	r3, r2, r3
    36a4:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    36a6:	68bb      	ldr	r3, [r7, #8]
}
    36a8:	4618      	mov	r0, r3
    36aa:	f107 0718 	add.w	r7, r7, #24
    36ae:	46bd      	mov	sp, r7
    36b0:	bd80      	pop	{r7, pc}
    36b2:	bf00      	nop

000036b4 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    36b4:	b580      	push	{r7, lr}
    36b6:	b084      	sub	sp, #16
    36b8:	af00      	add	r7, sp, #0
    36ba:	4602      	mov	r2, r0
    36bc:	460b      	mov	r3, r1
    36be:	71fa      	strb	r2, [r7, #7]
    36c0:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    36c2:	79fa      	ldrb	r2, [r7, #7]
    36c4:	88bb      	ldrh	r3, [r7, #4]
    36c6:	4610      	mov	r0, r2
    36c8:	4619      	mov	r1, r3
    36ca:	f7ff fec1 	bl	3450 <ACE_convert_to_mV>
    36ce:	4603      	mov	r3, r0
    36d0:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    36d2:	68fa      	ldr	r2, [r7, #12]
    36d4:	4613      	mov	r3, r2
    36d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    36da:	4413      	add	r3, r2
    36dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    36e0:	461a      	mov	r2, r3
    36e2:	f248 531f 	movw	r3, #34079	; 0x851f
    36e6:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    36ea:	fba3 1302 	umull	r1, r3, r3, r2
    36ee:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    36f2:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    36f4:	68bb      	ldr	r3, [r7, #8]
}
    36f6:	4618      	mov	r0, r3
    36f8:	f107 0710 	add.w	r7, r7, #16
    36fc:	46bd      	mov	sp, r7
    36fe:	bd80      	pop	{r7, pc}

00003700 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3700:	b580      	push	{r7, lr}
    3702:	b084      	sub	sp, #16
    3704:	af00      	add	r7, sp, #0
    3706:	4602      	mov	r2, r0
    3708:	460b      	mov	r3, r1
    370a:	71fa      	strb	r2, [r7, #7]
    370c:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    370e:	79fa      	ldrb	r2, [r7, #7]
    3710:	88bb      	ldrh	r3, [r7, #4]
    3712:	4610      	mov	r0, r2
    3714:	4619      	mov	r1, r3
    3716:	f7ff fe9b 	bl	3450 <ACE_convert_to_mV>
    371a:	4603      	mov	r3, r0
    371c:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    371e:	68fb      	ldr	r3, [r7, #12]
    3720:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3724:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    3728:	f1a3 030b 	sub.w	r3, r3, #11
    372c:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    372e:	68bb      	ldr	r3, [r7, #8]
}
    3730:	4618      	mov	r0, r3
    3732:	f107 0710 	add.w	r7, r7, #16
    3736:	46bd      	mov	sp, r7
    3738:	bd80      	pop	{r7, pc}
    373a:	bf00      	nop

0000373c <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    373c:	b580      	push	{r7, lr}
    373e:	b084      	sub	sp, #16
    3740:	af00      	add	r7, sp, #0
    3742:	4602      	mov	r2, r0
    3744:	460b      	mov	r3, r1
    3746:	71fa      	strb	r2, [r7, #7]
    3748:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    374a:	79fa      	ldrb	r2, [r7, #7]
    374c:	88bb      	ldrh	r3, [r7, #4]
    374e:	4610      	mov	r0, r2
    3750:	4619      	mov	r1, r3
    3752:	f7ff ffaf 	bl	36b4 <ACE_convert_to_Kelvin>
    3756:	4603      	mov	r3, r0
    3758:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    375a:	68fa      	ldr	r2, [r7, #12]
    375c:	4613      	mov	r3, r2
    375e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3762:	441a      	add	r2, r3
    3764:	f246 6367 	movw	r3, #26215	; 0x6667
    3768:	f2c6 6366 	movt	r3, #26214	; 0x6666
    376c:	fb83 1302 	smull	r1, r3, r3, r2
    3770:	ea4f 0163 	mov.w	r1, r3, asr #1
    3774:	ea4f 73e2 	mov.w	r3, r2, asr #31
    3778:	ebc3 0301 	rsb	r3, r3, r1
    377c:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    3780:	f1a3 0303 	sub.w	r3, r3, #3
    3784:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    3786:	68fb      	ldr	r3, [r7, #12]
}
    3788:	4618      	mov	r0, r3
    378a:	f107 0710 	add.w	r7, r7, #16
    378e:	46bd      	mov	sp, r7
    3790:	bd80      	pop	{r7, pc}
    3792:	bf00      	nop

00003794 <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    3794:	b480      	push	{r7}
    3796:	b085      	sub	sp, #20
    3798:	af00      	add	r7, sp, #0
    379a:	4603      	mov	r3, r0
    379c:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    379e:	f04f 0300 	mov.w	r3, #0
    37a2:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    37a4:	79fb      	ldrb	r3, [r7, #7]
    37a6:	2b00      	cmp	r3, #0
    37a8:	d109      	bne.n	37be <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    37aa:	79fa      	ldrb	r2, [r7, #7]
    37ac:	f240 0318 	movw	r3, #24
    37b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37b4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    37b8:	4413      	add	r3, r2
    37ba:	681b      	ldr	r3, [r3, #0]
    37bc:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    37be:	68fb      	ldr	r3, [r7, #12]
}
    37c0:	4618      	mov	r0, r3
    37c2:	f107 0714 	add.w	r7, r7, #20
    37c6:	46bd      	mov	sp, r7
    37c8:	bc80      	pop	{r7}
    37ca:	4770      	bx	lr

000037cc <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    37cc:	b480      	push	{r7}
    37ce:	b087      	sub	sp, #28
    37d0:	af00      	add	r7, sp, #0
    37d2:	4603      	mov	r3, r0
    37d4:	6039      	str	r1, [r7, #0]
    37d6:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    37d8:	79fa      	ldrb	r2, [r7, #7]
    37da:	f240 0318 	movw	r3, #24
    37de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37e2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    37e6:	4413      	add	r3, r2
    37e8:	791b      	ldrb	r3, [r3, #4]
    37ea:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    37ec:	7bbb      	ldrb	r3, [r7, #14]
    37ee:	ea4f 1313 	mov.w	r3, r3, lsr #4
    37f2:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    37f4:	7bfb      	ldrb	r3, [r7, #15]
    37f6:	f240 0210 	movw	r2, #16
    37fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
    37fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3802:	4413      	add	r3, r2
    3804:	885b      	ldrh	r3, [r3, #2]
    3806:	461a      	mov	r2, r3
    3808:	683b      	ldr	r3, [r7, #0]
    380a:	429a      	cmp	r2, r3
    380c:	d20a      	bcs.n	3824 <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    380e:	7bfa      	ldrb	r2, [r7, #15]
    3810:	f240 0310 	movw	r3, #16
    3814:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3818:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    381c:	f103 33ff 	add.w	r3, r3, #4294967295
    3820:	81bb      	strh	r3, [r7, #12]
    3822:	e01b      	b.n	385c <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    3824:	7bfb      	ldrb	r3, [r7, #15]
    3826:	f240 0210 	movw	r2, #16
    382a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    382e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3832:	4413      	add	r3, r2
    3834:	885b      	ldrh	r3, [r3, #2]
    3836:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    3838:	7bfa      	ldrb	r2, [r7, #15]
    383a:	f240 0310 	movw	r3, #16
    383e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3842:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    3846:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    3848:	697b      	ldr	r3, [r7, #20]
    384a:	f103 33ff 	add.w	r3, r3, #4294967295
    384e:	683a      	ldr	r2, [r7, #0]
    3850:	fb02 f203 	mul.w	r2, r2, r3
    3854:	693b      	ldr	r3, [r7, #16]
    3856:	fbb2 f3f3 	udiv	r3, r2, r3
    385a:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    385c:	89bb      	ldrh	r3, [r7, #12]
}
    385e:	4618      	mov	r0, r3
    3860:	f107 071c 	add.w	r7, r7, #28
    3864:	46bd      	mov	sp, r7
    3866:	bc80      	pop	{r7}
    3868:	4770      	bx	lr
    386a:	bf00      	nop

0000386c <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    386c:	b480      	push	{r7}
    386e:	b085      	sub	sp, #20
    3870:	af00      	add	r7, sp, #0
    3872:	4603      	mov	r3, r0
    3874:	6039      	str	r1, [r7, #0]
    3876:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3878:	79fa      	ldrb	r2, [r7, #7]
    387a:	f240 0318 	movw	r3, #24
    387e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3882:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3886:	4413      	add	r3, r2
    3888:	791b      	ldrb	r3, [r3, #4]
    388a:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    388c:	7bbb      	ldrb	r3, [r7, #14]
    388e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3892:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    3894:	7bfb      	ldrb	r3, [r7, #15]
    3896:	f240 0210 	movw	r2, #16
    389a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    389e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38a2:	4413      	add	r3, r2
    38a4:	885b      	ldrh	r3, [r3, #2]
    38a6:	461a      	mov	r2, r3
    38a8:	683b      	ldr	r3, [r7, #0]
    38aa:	429a      	cmp	r2, r3
    38ac:	d203      	bcs.n	38b6 <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    38ae:	f640 73ff 	movw	r3, #4095	; 0xfff
    38b2:	81bb      	strh	r3, [r7, #12]
    38b4:	e011      	b.n	38da <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    38b6:	683a      	ldr	r2, [r7, #0]
    38b8:	4613      	mov	r3, r2
    38ba:	ea4f 3303 	mov.w	r3, r3, lsl #12
    38be:	ebc2 0103 	rsb	r1, r2, r3
    38c2:	7bfb      	ldrb	r3, [r7, #15]
    38c4:	f240 0210 	movw	r2, #16
    38c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    38cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38d0:	4413      	add	r3, r2
    38d2:	885b      	ldrh	r3, [r3, #2]
    38d4:	fbb1 f3f3 	udiv	r3, r1, r3
    38d8:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    38da:	89bb      	ldrh	r3, [r7, #12]
}
    38dc:	4618      	mov	r0, r3
    38de:	f107 0714 	add.w	r7, r7, #20
    38e2:	46bd      	mov	sp, r7
    38e4:	bc80      	pop	{r7}
    38e6:	4770      	bx	lr

000038e8 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    38e8:	b480      	push	{r7}
    38ea:	b08b      	sub	sp, #44	; 0x2c
    38ec:	af00      	add	r7, sp, #0
    38ee:	4603      	mov	r3, r0
    38f0:	6039      	str	r1, [r7, #0]
    38f2:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    38f4:	79fa      	ldrb	r2, [r7, #7]
    38f6:	f240 0318 	movw	r3, #24
    38fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38fe:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3902:	4413      	add	r3, r2
    3904:	791b      	ldrb	r3, [r3, #4]
    3906:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    3908:	7abb      	ldrb	r3, [r7, #10]
    390a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    390e:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    3910:	7aba      	ldrb	r2, [r7, #10]
    3912:	f64d 038c 	movw	r3, #55436	; 0xd88c
    3916:	f2c0 0300 	movt	r3, #0
    391a:	5c9b      	ldrb	r3, [r3, r2]
    391c:	2bff      	cmp	r3, #255	; 0xff
    391e:	d11b      	bne.n	3958 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    3920:	683b      	ldr	r3, [r7, #0]
    3922:	2b00      	cmp	r3, #0
    3924:	dd02      	ble.n	392c <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    3926:	683b      	ldr	r3, [r7, #0]
    3928:	60fb      	str	r3, [r7, #12]
    392a:	e002      	b.n	3932 <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    392c:	f04f 0300 	mov.w	r3, #0
    3930:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    3932:	68fa      	ldr	r2, [r7, #12]
    3934:	4613      	mov	r3, r2
    3936:	ea4f 3303 	mov.w	r3, r3, lsl #12
    393a:	ebc2 0103 	rsb	r1, r2, r3
    393e:	7afb      	ldrb	r3, [r7, #11]
    3940:	f240 0210 	movw	r2, #16
    3944:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3948:	ea4f 0383 	mov.w	r3, r3, lsl #2
    394c:	4413      	add	r3, r2
    394e:	885b      	ldrh	r3, [r3, #2]
    3950:	fbb1 f3f3 	udiv	r3, r1, r3
    3954:	813b      	strh	r3, [r7, #8]
    3956:	e03f      	b.n	39d8 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    3958:	7aba      	ldrb	r2, [r7, #10]
    395a:	f64d 03bc 	movw	r3, #55484	; 0xd8bc
    395e:	f2c0 0300 	movt	r3, #0
    3962:	5c9b      	ldrb	r3, [r3, r2]
    3964:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    3966:	7cba      	ldrb	r2, [r7, #18]
    3968:	f240 5384 	movw	r3, #1412	; 0x584
    396c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3970:	5c9b      	ldrb	r3, [r3, r2]
    3972:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    3974:	f640 73ff 	movw	r3, #4095	; 0xfff
    3978:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    397a:	7cfa      	ldrb	r2, [r7, #19]
    397c:	f64d 03ec 	movw	r3, #55532	; 0xd8ec
    3980:	f2c0 0300 	movt	r3, #0
    3984:	5c9b      	ldrb	r3, [r3, r2]
    3986:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    3988:	7cfa      	ldrb	r2, [r7, #19]
    398a:	f64d 03f0 	movw	r3, #55536	; 0xd8f0
    398e:	f2c0 0300 	movt	r3, #0
    3992:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3996:	b21b      	sxth	r3, r3
    3998:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    399a:	7afb      	ldrb	r3, [r7, #11]
    399c:	f240 0210 	movw	r2, #16
    39a0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    39a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39a8:	4413      	add	r3, r2
    39aa:	885b      	ldrh	r3, [r3, #2]
    39ac:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    39ae:	697a      	ldr	r2, [r7, #20]
    39b0:	683b      	ldr	r3, [r7, #0]
    39b2:	ebc3 0302 	rsb	r3, r3, r2
    39b6:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    39b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    39ba:	b29a      	uxth	r2, r3
    39bc:	69bb      	ldr	r3, [r7, #24]
    39be:	6a79      	ldr	r1, [r7, #36]	; 0x24
    39c0:	fb01 f103 	mul.w	r1, r1, r3
    39c4:	69fb      	ldr	r3, [r7, #28]
    39c6:	fbb1 f1f3 	udiv	r1, r1, r3
    39ca:	6a3b      	ldr	r3, [r7, #32]
    39cc:	fbb1 f3f3 	udiv	r3, r1, r3
    39d0:	b29b      	uxth	r3, r3
    39d2:	ebc3 0302 	rsb	r3, r3, r2
    39d6:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    39d8:	893a      	ldrh	r2, [r7, #8]
    39da:	f640 73ff 	movw	r3, #4095	; 0xfff
    39de:	429a      	cmp	r2, r3
    39e0:	d902      	bls.n	39e8 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    39e2:	f640 73ff 	movw	r3, #4095	; 0xfff
    39e6:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    39e8:	893b      	ldrh	r3, [r7, #8]
}
    39ea:	4618      	mov	r0, r3
    39ec:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    39f0:	46bd      	mov	sp, r7
    39f2:	bc80      	pop	{r7}
    39f4:	4770      	bx	lr
    39f6:	bf00      	nop

000039f8 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    39f8:	b580      	push	{r7, lr}
    39fa:	b086      	sub	sp, #24
    39fc:	af00      	add	r7, sp, #0
    39fe:	4603      	mov	r3, r0
    3a00:	6039      	str	r1, [r7, #0]
    3a02:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    3a04:	f04f 0300 	mov.w	r3, #0
    3a08:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    3a0a:	f04f 0301 	mov.w	r3, #1
    3a0e:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3a10:	79fb      	ldrb	r3, [r7, #7]
    3a12:	2b00      	cmp	r3, #0
    3a14:	d000      	beq.n	3a18 <ACE_convert_from_mA+0x20>
    3a16:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3a18:	79fa      	ldrb	r2, [r7, #7]
    3a1a:	f240 0318 	movw	r3, #24
    3a1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a22:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3a26:	4413      	add	r3, r2
    3a28:	791b      	ldrb	r3, [r3, #4]
    3a2a:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3a2c:	7dbb      	ldrb	r3, [r7, #22]
    3a2e:	2b2f      	cmp	r3, #47	; 0x2f
    3a30:	d900      	bls.n	3a34 <ACE_convert_from_mA+0x3c>
    3a32:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3a34:	7dba      	ldrb	r2, [r7, #22]
    3a36:	f64d 032c 	movw	r3, #55340	; 0xd82c
    3a3a:	f2c0 0300 	movt	r3, #0
    3a3e:	5c9b      	ldrb	r3, [r3, r2]
    3a40:	2b01      	cmp	r3, #1
    3a42:	d134      	bne.n	3aae <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3a44:	7dbb      	ldrb	r3, [r7, #22]
    3a46:	f003 0304 	and.w	r3, r3, #4
    3a4a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3a4e:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3a50:	7dbb      	ldrb	r3, [r7, #22]
    3a52:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3a56:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3a5a:	b2db      	uxtb	r3, r3
    3a5c:	4413      	add	r3, r2
    3a5e:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3a60:	7dfb      	ldrb	r3, [r7, #23]
    3a62:	2b03      	cmp	r3, #3
    3a64:	d823      	bhi.n	3aae <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    3a66:	7dfa      	ldrb	r2, [r7, #23]
    3a68:	f24d 7300 	movw	r3, #55040	; 0xd700
    3a6c:	f2c0 0300 	movt	r3, #0
    3a70:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3a74:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    3a76:	683b      	ldr	r3, [r7, #0]
    3a78:	693a      	ldr	r2, [r7, #16]
    3a7a:	fb02 f203 	mul.w	r2, r2, r3
    3a7e:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    3a82:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    3a86:	fba3 1302 	umull	r1, r3, r3, r2
    3a8a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3a8e:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3a90:	79fb      	ldrb	r3, [r7, #7]
    3a92:	4618      	mov	r0, r3
    3a94:	68f9      	ldr	r1, [r7, #12]
    3a96:	f7ff fee9 	bl	386c <convert_mV_to_ppe_value>
    3a9a:	4603      	mov	r3, r0
    3a9c:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3a9e:	897a      	ldrh	r2, [r7, #10]
    3aa0:	f640 73ff 	movw	r3, #4095	; 0xfff
    3aa4:	429a      	cmp	r2, r3
    3aa6:	d902      	bls.n	3aae <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    3aa8:	f640 73ff 	movw	r3, #4095	; 0xfff
    3aac:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    3aae:	897b      	ldrh	r3, [r7, #10]
}
    3ab0:	4618      	mov	r0, r3
    3ab2:	f107 0718 	add.w	r7, r7, #24
    3ab6:	46bd      	mov	sp, r7
    3ab8:	bd80      	pop	{r7, pc}
    3aba:	bf00      	nop

00003abc <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    3abc:	b580      	push	{r7, lr}
    3abe:	b086      	sub	sp, #24
    3ac0:	af00      	add	r7, sp, #0
    3ac2:	4603      	mov	r3, r0
    3ac4:	6039      	str	r1, [r7, #0]
    3ac6:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    3ac8:	f04f 0300 	mov.w	r3, #0
    3acc:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    3ace:	f04f 0301 	mov.w	r3, #1
    3ad2:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3ad4:	79fb      	ldrb	r3, [r7, #7]
    3ad6:	2b00      	cmp	r3, #0
    3ad8:	d000      	beq.n	3adc <ACE_convert_from_uA+0x20>
    3ada:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3adc:	79fa      	ldrb	r2, [r7, #7]
    3ade:	f240 0318 	movw	r3, #24
    3ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ae6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3aea:	4413      	add	r3, r2
    3aec:	791b      	ldrb	r3, [r3, #4]
    3aee:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3af0:	7dbb      	ldrb	r3, [r7, #22]
    3af2:	2b2f      	cmp	r3, #47	; 0x2f
    3af4:	d900      	bls.n	3af8 <ACE_convert_from_uA+0x3c>
    3af6:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3af8:	7dba      	ldrb	r2, [r7, #22]
    3afa:	f64d 032c 	movw	r3, #55340	; 0xd82c
    3afe:	f2c0 0300 	movt	r3, #0
    3b02:	5c9b      	ldrb	r3, [r3, r2]
    3b04:	2b01      	cmp	r3, #1
    3b06:	d134      	bne.n	3b72 <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3b08:	7dbb      	ldrb	r3, [r7, #22]
    3b0a:	f003 0304 	and.w	r3, r3, #4
    3b0e:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3b12:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3b14:	7dbb      	ldrb	r3, [r7, #22]
    3b16:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3b1a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3b1e:	b2db      	uxtb	r3, r3
    3b20:	4413      	add	r3, r2
    3b22:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3b24:	7dfb      	ldrb	r3, [r7, #23]
    3b26:	2b03      	cmp	r3, #3
    3b28:	d823      	bhi.n	3b72 <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    3b2a:	7dfa      	ldrb	r2, [r7, #23]
    3b2c:	f24d 7300 	movw	r3, #55040	; 0xd700
    3b30:	f2c0 0300 	movt	r3, #0
    3b34:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3b38:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    3b3a:	683b      	ldr	r3, [r7, #0]
    3b3c:	693a      	ldr	r2, [r7, #16]
    3b3e:	fb02 f203 	mul.w	r2, r2, r3
    3b42:	f241 7359 	movw	r3, #5977	; 0x1759
    3b46:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    3b4a:	fba3 1302 	umull	r1, r3, r3, r2
    3b4e:	ea4f 3393 	mov.w	r3, r3, lsr #14
    3b52:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3b54:	79fb      	ldrb	r3, [r7, #7]
    3b56:	4618      	mov	r0, r3
    3b58:	68f9      	ldr	r1, [r7, #12]
    3b5a:	f7ff fe87 	bl	386c <convert_mV_to_ppe_value>
    3b5e:	4603      	mov	r3, r0
    3b60:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3b62:	897a      	ldrh	r2, [r7, #10]
    3b64:	f640 73ff 	movw	r3, #4095	; 0xfff
    3b68:	429a      	cmp	r2, r3
    3b6a:	d902      	bls.n	3b72 <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    3b6c:	f640 73ff 	movw	r3, #4095	; 0xfff
    3b70:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    3b72:	897b      	ldrh	r3, [r7, #10]
}
    3b74:	4618      	mov	r0, r3
    3b76:	f107 0718 	add.w	r7, r7, #24
    3b7a:	46bd      	mov	sp, r7
    3b7c:	bd80      	pop	{r7, pc}
    3b7e:	bf00      	nop

00003b80 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    3b80:	b580      	push	{r7, lr}
    3b82:	b084      	sub	sp, #16
    3b84:	af00      	add	r7, sp, #0
    3b86:	4603      	mov	r3, r0
    3b88:	6039      	str	r1, [r7, #0]
    3b8a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    3b8c:	683a      	ldr	r2, [r7, #0]
    3b8e:	4613      	mov	r3, r2
    3b90:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b94:	4413      	add	r3, r2
    3b96:	ea4f 0283 	mov.w	r2, r3, lsl #2
    3b9a:	441a      	add	r2, r3
    3b9c:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    3ba0:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    3ba4:	fba3 1302 	umull	r1, r3, r3, r2
    3ba8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    3bac:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3bae:	79fb      	ldrb	r3, [r7, #7]
    3bb0:	4618      	mov	r0, r3
    3bb2:	68f9      	ldr	r1, [r7, #12]
    3bb4:	f7ff fe5a 	bl	386c <convert_mV_to_ppe_value>
    3bb8:	4603      	mov	r3, r0
    3bba:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3bbc:	897a      	ldrh	r2, [r7, #10]
    3bbe:	f640 73ff 	movw	r3, #4095	; 0xfff
    3bc2:	429a      	cmp	r2, r3
    3bc4:	d902      	bls.n	3bcc <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3bc6:	f640 73ff 	movw	r3, #4095	; 0xfff
    3bca:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3bcc:	897b      	ldrh	r3, [r7, #10]
}
    3bce:	4618      	mov	r0, r3
    3bd0:	f107 0710 	add.w	r7, r7, #16
    3bd4:	46bd      	mov	sp, r7
    3bd6:	bd80      	pop	{r7, pc}

00003bd8 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    3bd8:	b580      	push	{r7, lr}
    3bda:	b084      	sub	sp, #16
    3bdc:	af00      	add	r7, sp, #0
    3bde:	4603      	mov	r3, r0
    3be0:	6039      	str	r1, [r7, #0]
    3be2:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    3be4:	683b      	ldr	r3, [r7, #0]
    3be6:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    3bea:	f103 030b 	add.w	r3, r3, #11
    3bee:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    3bf0:	683b      	ldr	r3, [r7, #0]
    3bf2:	ea4f 0393 	mov.w	r3, r3, lsr #2
    3bf6:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3bf8:	79fb      	ldrb	r3, [r7, #7]
    3bfa:	4618      	mov	r0, r3
    3bfc:	68f9      	ldr	r1, [r7, #12]
    3bfe:	f7ff fe35 	bl	386c <convert_mV_to_ppe_value>
    3c02:	4603      	mov	r3, r0
    3c04:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3c06:	897a      	ldrh	r2, [r7, #10]
    3c08:	f640 73ff 	movw	r3, #4095	; 0xfff
    3c0c:	429a      	cmp	r2, r3
    3c0e:	d902      	bls.n	3c16 <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3c10:	f640 73ff 	movw	r3, #4095	; 0xfff
    3c14:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3c16:	897b      	ldrh	r3, [r7, #10]
}
    3c18:	4618      	mov	r0, r3
    3c1a:	f107 0710 	add.w	r7, r7, #16
    3c1e:	46bd      	mov	sp, r7
    3c20:	bd80      	pop	{r7, pc}
    3c22:	bf00      	nop

00003c24 <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    3c24:	b580      	push	{r7, lr}
    3c26:	b084      	sub	sp, #16
    3c28:	af00      	add	r7, sp, #0
    3c2a:	4603      	mov	r3, r0
    3c2c:	6039      	str	r1, [r7, #0]
    3c2e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    3c30:	683b      	ldr	r3, [r7, #0]
    3c32:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    3c36:	f103 0303 	add.w	r3, r3, #3
    3c3a:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    3c3c:	683b      	ldr	r3, [r7, #0]
    3c3e:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    3c40:	68fa      	ldr	r2, [r7, #12]
    3c42:	4613      	mov	r3, r2
    3c44:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3c48:	441a      	add	r2, r3
    3c4a:	f648 6339 	movw	r3, #36409	; 0x8e39
    3c4e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    3c52:	fba3 1302 	umull	r1, r3, r3, r2
    3c56:	ea4f 0353 	mov.w	r3, r3, lsr #1
    3c5a:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    3c5c:	79fb      	ldrb	r3, [r7, #7]
    3c5e:	4618      	mov	r0, r3
    3c60:	68f9      	ldr	r1, [r7, #12]
    3c62:	f7ff ff8d 	bl	3b80 <ACE_convert_from_Kelvin>
    3c66:	4603      	mov	r3, r0
    3c68:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3c6a:	897a      	ldrh	r2, [r7, #10]
    3c6c:	f640 73ff 	movw	r3, #4095	; 0xfff
    3c70:	429a      	cmp	r2, r3
    3c72:	d902      	bls.n	3c7a <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    3c74:	f640 73ff 	movw	r3, #4095	; 0xfff
    3c78:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3c7a:	897b      	ldrh	r3, [r7, #10]
}
    3c7c:	4618      	mov	r0, r3
    3c7e:	f107 0710 	add.w	r7, r7, #16
    3c82:	46bd      	mov	sp, r7
    3c84:	bd80      	pop	{r7, pc}
    3c86:	bf00      	nop

00003c88 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    3c88:	b480      	push	{r7}
    3c8a:	b085      	sub	sp, #20
    3c8c:	af00      	add	r7, sp, #0
    3c8e:	6078      	str	r0, [r7, #4]
    3c90:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    3c92:	687b      	ldr	r3, [r7, #4]
    3c94:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3c98:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    3c9a:	683b      	ldr	r3, [r7, #0]
    3c9c:	2b00      	cmp	r3, #0
    3c9e:	d005      	beq.n	3cac <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    3ca0:	687b      	ldr	r3, [r7, #4]
    3ca2:	ea4f 6313 	mov.w	r3, r3, lsr #24
    3ca6:	b2da      	uxtb	r2, r3
    3ca8:	683b      	ldr	r3, [r7, #0]
    3caa:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    3cac:	89fb      	ldrh	r3, [r7, #14]
}
    3cae:	4618      	mov	r0, r3
    3cb0:	f107 0714 	add.w	r7, r7, #20
    3cb4:	46bd      	mov	sp, r7
    3cb6:	bc80      	pop	{r7}
    3cb8:	4770      	bx	lr
    3cba:	bf00      	nop

00003cbc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3cbc:	b480      	push	{r7}
    3cbe:	b083      	sub	sp, #12
    3cc0:	af00      	add	r7, sp, #0
    3cc2:	4603      	mov	r3, r0
    3cc4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3cc6:	f24e 1300 	movw	r3, #57600	; 0xe100
    3cca:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3cce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3cd2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3cd6:	88f9      	ldrh	r1, [r7, #6]
    3cd8:	f001 011f 	and.w	r1, r1, #31
    3cdc:	f04f 0001 	mov.w	r0, #1
    3ce0:	fa00 f101 	lsl.w	r1, r0, r1
    3ce4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3ce8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3cec:	f107 070c 	add.w	r7, r7, #12
    3cf0:	46bd      	mov	sp, r7
    3cf2:	bc80      	pop	{r7}
    3cf4:	4770      	bx	lr
    3cf6:	bf00      	nop

00003cf8 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    3cf8:	b480      	push	{r7}
    3cfa:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    3cfc:	46bd      	mov	sp, r7
    3cfe:	bc80      	pop	{r7}
    3d00:	4770      	bx	lr
    3d02:	bf00      	nop

00003d04 <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    3d04:	b480      	push	{r7}
    3d06:	b085      	sub	sp, #20
    3d08:	af00      	add	r7, sp, #0
    3d0a:	4603      	mov	r3, r0
    3d0c:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    3d0e:	f04f 0300 	mov.w	r3, #0
    3d12:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    3d14:	68fb      	ldr	r3, [r7, #12]
}
    3d16:	4618      	mov	r0, r3
    3d18:	f107 0714 	add.w	r7, r7, #20
    3d1c:	46bd      	mov	sp, r7
    3d1e:	bc80      	pop	{r7}
    3d20:	4770      	bx	lr
    3d22:	bf00      	nop

00003d24 <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    3d24:	b480      	push	{r7}
    3d26:	b085      	sub	sp, #20
    3d28:	af00      	add	r7, sp, #0
    3d2a:	4603      	mov	r3, r0
    3d2c:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    3d2e:	f04f 0300 	mov.w	r3, #0
    3d32:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    3d34:	68fb      	ldr	r3, [r7, #12]
}
    3d36:	4618      	mov	r0, r3
    3d38:	f107 0714 	add.w	r7, r7, #20
    3d3c:	46bd      	mov	sp, r7
    3d3e:	bc80      	pop	{r7}
    3d40:	4770      	bx	lr
    3d42:	bf00      	nop

00003d44 <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    3d44:	b480      	push	{r7}
    3d46:	b083      	sub	sp, #12
    3d48:	af00      	add	r7, sp, #0
    3d4a:	4602      	mov	r2, r0
    3d4c:	460b      	mov	r3, r1
    3d4e:	71fa      	strb	r2, [r7, #7]
    3d50:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    3d52:	f107 070c 	add.w	r7, r7, #12
    3d56:	46bd      	mov	sp, r7
    3d58:	bc80      	pop	{r7}
    3d5a:	4770      	bx	lr

00003d5c <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    3d5c:	b480      	push	{r7}
    3d5e:	b083      	sub	sp, #12
    3d60:	af00      	add	r7, sp, #0
    3d62:	4602      	mov	r2, r0
    3d64:	460b      	mov	r3, r1
    3d66:	71fa      	strb	r2, [r7, #7]
    3d68:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    3d6a:	f107 070c 	add.w	r7, r7, #12
    3d6e:	46bd      	mov	sp, r7
    3d70:	bc80      	pop	{r7}
    3d72:	4770      	bx	lr

00003d74 <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    3d74:	b480      	push	{r7}
    3d76:	b083      	sub	sp, #12
    3d78:	af00      	add	r7, sp, #0
    3d7a:	4602      	mov	r2, r0
    3d7c:	460b      	mov	r3, r1
    3d7e:	71fa      	strb	r2, [r7, #7]
    3d80:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    3d82:	f107 070c 	add.w	r7, r7, #12
    3d86:	46bd      	mov	sp, r7
    3d88:	bc80      	pop	{r7}
    3d8a:	4770      	bx	lr

00003d8c <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    3d8c:	b480      	push	{r7}
    3d8e:	b083      	sub	sp, #12
    3d90:	af00      	add	r7, sp, #0
    3d92:	4602      	mov	r2, r0
    3d94:	460b      	mov	r3, r1
    3d96:	71fa      	strb	r2, [r7, #7]
    3d98:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    3d9a:	f107 070c 	add.w	r7, r7, #12
    3d9e:	46bd      	mov	sp, r7
    3da0:	bc80      	pop	{r7}
    3da2:	4770      	bx	lr

00003da4 <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    3da4:	b480      	push	{r7}
    3da6:	b083      	sub	sp, #12
    3da8:	af00      	add	r7, sp, #0
    3daa:	4602      	mov	r2, r0
    3dac:	460b      	mov	r3, r1
    3dae:	71fa      	strb	r2, [r7, #7]
    3db0:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    3db2:	f107 070c 	add.w	r7, r7, #12
    3db6:	46bd      	mov	sp, r7
    3db8:	bc80      	pop	{r7}
    3dba:	4770      	bx	lr

00003dbc <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    3dbc:	b480      	push	{r7}
    3dbe:	b085      	sub	sp, #20
    3dc0:	af00      	add	r7, sp, #0
    3dc2:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    3dc4:	f04f 0300 	mov.w	r3, #0
    3dc8:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    3dca:	7bfb      	ldrb	r3, [r7, #15]
}
    3dcc:	4618      	mov	r0, r3
    3dce:	f107 0714 	add.w	r7, r7, #20
    3dd2:	46bd      	mov	sp, r7
    3dd4:	bc80      	pop	{r7}
    3dd6:	4770      	bx	lr

00003dd8 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    3dd8:	b480      	push	{r7}
    3dda:	b085      	sub	sp, #20
    3ddc:	af00      	add	r7, sp, #0
    3dde:	4603      	mov	r3, r0
    3de0:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    3de2:	f04f 33ff 	mov.w	r3, #4294967295
    3de6:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    3de8:	68fb      	ldr	r3, [r7, #12]
}
    3dea:	4618      	mov	r0, r3
    3dec:	f107 0714 	add.w	r7, r7, #20
    3df0:	46bd      	mov	sp, r7
    3df2:	bc80      	pop	{r7}
    3df4:	4770      	bx	lr
    3df6:	bf00      	nop

00003df8 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    3df8:	b480      	push	{r7}
    3dfa:	b085      	sub	sp, #20
    3dfc:	af00      	add	r7, sp, #0
    3dfe:	4603      	mov	r3, r0
    3e00:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    3e02:	f04f 0300 	mov.w	r3, #0
    3e06:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    3e08:	68fb      	ldr	r3, [r7, #12]
}
    3e0a:	4618      	mov	r0, r3
    3e0c:	f107 0714 	add.w	r7, r7, #20
    3e10:	46bd      	mov	sp, r7
    3e12:	bc80      	pop	{r7}
    3e14:	4770      	bx	lr
    3e16:	bf00      	nop

00003e18 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    3e18:	b480      	push	{r7}
    3e1a:	b085      	sub	sp, #20
    3e1c:	af00      	add	r7, sp, #0
    3e1e:	4603      	mov	r3, r0
    3e20:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    3e22:	f04f 0301 	mov.w	r3, #1
    3e26:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    3e28:	7bfb      	ldrb	r3, [r7, #15]
}
    3e2a:	4618      	mov	r0, r3
    3e2c:	f107 0714 	add.w	r7, r7, #20
    3e30:	46bd      	mov	sp, r7
    3e32:	bc80      	pop	{r7}
    3e34:	4770      	bx	lr
    3e36:	bf00      	nop

00003e38 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    3e38:	b480      	push	{r7}
    3e3a:	b085      	sub	sp, #20
    3e3c:	af00      	add	r7, sp, #0
    3e3e:	4603      	mov	r3, r0
    3e40:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    3e42:	f04f 0300 	mov.w	r3, #0
    3e46:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    3e48:	68fb      	ldr	r3, [r7, #12]
}
    3e4a:	4618      	mov	r0, r3
    3e4c:	f107 0714 	add.w	r7, r7, #20
    3e50:	46bd      	mov	sp, r7
    3e52:	bc80      	pop	{r7}
    3e54:	4770      	bx	lr
    3e56:	bf00      	nop

00003e58 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    3e58:	b480      	push	{r7}
    3e5a:	b085      	sub	sp, #20
    3e5c:	af00      	add	r7, sp, #0
    3e5e:	4603      	mov	r3, r0
    3e60:	6039      	str	r1, [r7, #0]
    3e62:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    3e64:	f04f 0300 	mov.w	r3, #0
    3e68:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    3e6a:	7bfb      	ldrb	r3, [r7, #15]
}
    3e6c:	4618      	mov	r0, r3
    3e6e:	f107 0714 	add.w	r7, r7, #20
    3e72:	46bd      	mov	sp, r7
    3e74:	bc80      	pop	{r7}
    3e76:	4770      	bx	lr

00003e78 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    3e78:	b480      	push	{r7}
    3e7a:	b085      	sub	sp, #20
    3e7c:	af00      	add	r7, sp, #0
    3e7e:	4603      	mov	r3, r0
    3e80:	6039      	str	r1, [r7, #0]
    3e82:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    3e84:	f04f 0300 	mov.w	r3, #0
    3e88:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    3e8a:	7bfb      	ldrb	r3, [r7, #15]
}
    3e8c:	4618      	mov	r0, r3
    3e8e:	f107 0714 	add.w	r7, r7, #20
    3e92:	46bd      	mov	sp, r7
    3e94:	bc80      	pop	{r7}
    3e96:	4770      	bx	lr

00003e98 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3e98:	b480      	push	{r7}
    3e9a:	b083      	sub	sp, #12
    3e9c:	af00      	add	r7, sp, #0
    3e9e:	4603      	mov	r3, r0
    3ea0:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    3ea2:	f107 070c 	add.w	r7, r7, #12
    3ea6:	46bd      	mov	sp, r7
    3ea8:	bc80      	pop	{r7}
    3eaa:	4770      	bx	lr

00003eac <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3eac:	b480      	push	{r7}
    3eae:	b083      	sub	sp, #12
    3eb0:	af00      	add	r7, sp, #0
    3eb2:	4603      	mov	r3, r0
    3eb4:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    3eb6:	f107 070c 	add.w	r7, r7, #12
    3eba:	46bd      	mov	sp, r7
    3ebc:	bc80      	pop	{r7}
    3ebe:	4770      	bx	lr

00003ec0 <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3ec0:	b480      	push	{r7}
    3ec2:	b083      	sub	sp, #12
    3ec4:	af00      	add	r7, sp, #0
    3ec6:	4603      	mov	r3, r0
    3ec8:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    3eca:	f107 070c 	add.w	r7, r7, #12
    3ece:	46bd      	mov	sp, r7
    3ed0:	bc80      	pop	{r7}
    3ed2:	4770      	bx	lr

00003ed4 <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3ed4:	b480      	push	{r7}
    3ed6:	b083      	sub	sp, #12
    3ed8:	af00      	add	r7, sp, #0
    3eda:	4603      	mov	r3, r0
    3edc:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    3ede:	f107 070c 	add.w	r7, r7, #12
    3ee2:	46bd      	mov	sp, r7
    3ee4:	bc80      	pop	{r7}
    3ee6:	4770      	bx	lr

00003ee8 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3ee8:	b480      	push	{r7}
    3eea:	b083      	sub	sp, #12
    3eec:	af00      	add	r7, sp, #0
    3eee:	4603      	mov	r3, r0
    3ef0:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3ef2:	f107 070c 	add.w	r7, r7, #12
    3ef6:	46bd      	mov	sp, r7
    3ef8:	bc80      	pop	{r7}
    3efa:	4770      	bx	lr

00003efc <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3efc:	b480      	push	{r7}
    3efe:	b083      	sub	sp, #12
    3f00:	af00      	add	r7, sp, #0
    3f02:	4603      	mov	r3, r0
    3f04:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3f06:	f107 070c 	add.w	r7, r7, #12
    3f0a:	46bd      	mov	sp, r7
    3f0c:	bc80      	pop	{r7}
    3f0e:	4770      	bx	lr

00003f10 <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    3f10:	b480      	push	{r7}
    3f12:	b083      	sub	sp, #12
    3f14:	af00      	add	r7, sp, #0
    3f16:	4603      	mov	r3, r0
    3f18:	6039      	str	r1, [r7, #0]
    3f1a:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    3f1c:	f107 070c 	add.w	r7, r7, #12
    3f20:	46bd      	mov	sp, r7
    3f22:	bc80      	pop	{r7}
    3f24:	4770      	bx	lr
    3f26:	bf00      	nop

00003f28 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    3f28:	b480      	push	{r7}
    3f2a:	b083      	sub	sp, #12
    3f2c:	af00      	add	r7, sp, #0
    3f2e:	4603      	mov	r3, r0
    3f30:	6039      	str	r1, [r7, #0]
    3f32:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    3f34:	f107 070c 	add.w	r7, r7, #12
    3f38:	46bd      	mov	sp, r7
    3f3a:	bc80      	pop	{r7}
    3f3c:	4770      	bx	lr
    3f3e:	bf00      	nop

00003f40 <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    3f40:	b480      	push	{r7}
    3f42:	b083      	sub	sp, #12
    3f44:	af00      	add	r7, sp, #0
    3f46:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    3f48:	f107 070c 	add.w	r7, r7, #12
    3f4c:	46bd      	mov	sp, r7
    3f4e:	bc80      	pop	{r7}
    3f50:	4770      	bx	lr
    3f52:	bf00      	nop

00003f54 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    3f54:	b480      	push	{r7}
    3f56:	b083      	sub	sp, #12
    3f58:	af00      	add	r7, sp, #0
    3f5a:	4603      	mov	r3, r0
    3f5c:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3f5e:	f107 070c 	add.w	r7, r7, #12
    3f62:	46bd      	mov	sp, r7
    3f64:	bc80      	pop	{r7}
    3f66:	4770      	bx	lr

00003f68 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    3f68:	4668      	mov	r0, sp
    3f6a:	f020 0107 	bic.w	r1, r0, #7
    3f6e:	468d      	mov	sp, r1
    3f70:	b589      	push	{r0, r3, r7, lr}
    3f72:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    3f74:	f04f 0000 	mov.w	r0, #0
    3f78:	f7ff ffec 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    3f7c:	f04f 0076 	mov.w	r0, #118	; 0x76
    3f80:	f7ff fe9c 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    3f84:	46bd      	mov	sp, r7
    3f86:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3f8a:	4685      	mov	sp, r0
    3f8c:	4770      	bx	lr
    3f8e:	bf00      	nop

00003f90 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    3f90:	4668      	mov	r0, sp
    3f92:	f020 0107 	bic.w	r1, r0, #7
    3f96:	468d      	mov	sp, r1
    3f98:	b589      	push	{r0, r3, r7, lr}
    3f9a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    3f9c:	f04f 0001 	mov.w	r0, #1
    3fa0:	f7ff ffd8 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    3fa4:	f04f 0077 	mov.w	r0, #119	; 0x77
    3fa8:	f7ff fe88 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    3fac:	46bd      	mov	sp, r7
    3fae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3fb2:	4685      	mov	sp, r0
    3fb4:	4770      	bx	lr
    3fb6:	bf00      	nop

00003fb8 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    3fb8:	4668      	mov	r0, sp
    3fba:	f020 0107 	bic.w	r1, r0, #7
    3fbe:	468d      	mov	sp, r1
    3fc0:	b589      	push	{r0, r3, r7, lr}
    3fc2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    3fc4:	f04f 0002 	mov.w	r0, #2
    3fc8:	f7ff ffc4 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    3fcc:	f04f 0078 	mov.w	r0, #120	; 0x78
    3fd0:	f7ff fe74 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    3fd4:	46bd      	mov	sp, r7
    3fd6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3fda:	4685      	mov	sp, r0
    3fdc:	4770      	bx	lr
    3fde:	bf00      	nop

00003fe0 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    3fe0:	4668      	mov	r0, sp
    3fe2:	f020 0107 	bic.w	r1, r0, #7
    3fe6:	468d      	mov	sp, r1
    3fe8:	b589      	push	{r0, r3, r7, lr}
    3fea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    3fec:	f04f 0003 	mov.w	r0, #3
    3ff0:	f7ff ffb0 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    3ff4:	f04f 0079 	mov.w	r0, #121	; 0x79
    3ff8:	f7ff fe60 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    3ffc:	46bd      	mov	sp, r7
    3ffe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4002:	4685      	mov	sp, r0
    4004:	4770      	bx	lr
    4006:	bf00      	nop

00004008 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    4008:	4668      	mov	r0, sp
    400a:	f020 0107 	bic.w	r1, r0, #7
    400e:	468d      	mov	sp, r1
    4010:	b589      	push	{r0, r3, r7, lr}
    4012:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    4014:	f04f 0004 	mov.w	r0, #4
    4018:	f7ff ff9c 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    401c:	f04f 007a 	mov.w	r0, #122	; 0x7a
    4020:	f7ff fe4c 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    4024:	46bd      	mov	sp, r7
    4026:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    402a:	4685      	mov	sp, r0
    402c:	4770      	bx	lr
    402e:	bf00      	nop

00004030 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    4030:	4668      	mov	r0, sp
    4032:	f020 0107 	bic.w	r1, r0, #7
    4036:	468d      	mov	sp, r1
    4038:	b589      	push	{r0, r3, r7, lr}
    403a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    403c:	f04f 0005 	mov.w	r0, #5
    4040:	f7ff ff88 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    4044:	f04f 007b 	mov.w	r0, #123	; 0x7b
    4048:	f7ff fe38 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    404c:	46bd      	mov	sp, r7
    404e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4052:	4685      	mov	sp, r0
    4054:	4770      	bx	lr
    4056:	bf00      	nop

00004058 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    4058:	4668      	mov	r0, sp
    405a:	f020 0107 	bic.w	r1, r0, #7
    405e:	468d      	mov	sp, r1
    4060:	b589      	push	{r0, r3, r7, lr}
    4062:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    4064:	f04f 0006 	mov.w	r0, #6
    4068:	f7ff ff74 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    406c:	f04f 007c 	mov.w	r0, #124	; 0x7c
    4070:	f7ff fe24 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    4074:	46bd      	mov	sp, r7
    4076:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    407a:	4685      	mov	sp, r0
    407c:	4770      	bx	lr
    407e:	bf00      	nop

00004080 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    4080:	4668      	mov	r0, sp
    4082:	f020 0107 	bic.w	r1, r0, #7
    4086:	468d      	mov	sp, r1
    4088:	b589      	push	{r0, r3, r7, lr}
    408a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    408c:	f04f 0007 	mov.w	r0, #7
    4090:	f7ff ff60 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    4094:	f04f 007d 	mov.w	r0, #125	; 0x7d
    4098:	f7ff fe10 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    409c:	46bd      	mov	sp, r7
    409e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    40a2:	4685      	mov	sp, r0
    40a4:	4770      	bx	lr
    40a6:	bf00      	nop

000040a8 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    40a8:	4668      	mov	r0, sp
    40aa:	f020 0107 	bic.w	r1, r0, #7
    40ae:	468d      	mov	sp, r1
    40b0:	b589      	push	{r0, r3, r7, lr}
    40b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    40b4:	f04f 0008 	mov.w	r0, #8
    40b8:	f7ff ff4c 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    40bc:	f04f 007e 	mov.w	r0, #126	; 0x7e
    40c0:	f7ff fdfc 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    40c4:	46bd      	mov	sp, r7
    40c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    40ca:	4685      	mov	sp, r0
    40cc:	4770      	bx	lr
    40ce:	bf00      	nop

000040d0 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    40d0:	4668      	mov	r0, sp
    40d2:	f020 0107 	bic.w	r1, r0, #7
    40d6:	468d      	mov	sp, r1
    40d8:	b589      	push	{r0, r3, r7, lr}
    40da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    40dc:	f04f 0009 	mov.w	r0, #9
    40e0:	f7ff ff38 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    40e4:	f04f 007f 	mov.w	r0, #127	; 0x7f
    40e8:	f7ff fde8 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    40ec:	46bd      	mov	sp, r7
    40ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    40f2:	4685      	mov	sp, r0
    40f4:	4770      	bx	lr
    40f6:	bf00      	nop

000040f8 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    40f8:	4668      	mov	r0, sp
    40fa:	f020 0107 	bic.w	r1, r0, #7
    40fe:	468d      	mov	sp, r1
    4100:	b589      	push	{r0, r3, r7, lr}
    4102:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    4104:	f04f 000a 	mov.w	r0, #10
    4108:	f7ff ff24 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    410c:	f04f 0080 	mov.w	r0, #128	; 0x80
    4110:	f7ff fdd4 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    4114:	46bd      	mov	sp, r7
    4116:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    411a:	4685      	mov	sp, r0
    411c:	4770      	bx	lr
    411e:	bf00      	nop

00004120 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    4120:	4668      	mov	r0, sp
    4122:	f020 0107 	bic.w	r1, r0, #7
    4126:	468d      	mov	sp, r1
    4128:	b589      	push	{r0, r3, r7, lr}
    412a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    412c:	f04f 000b 	mov.w	r0, #11
    4130:	f7ff ff10 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    4134:	f04f 0081 	mov.w	r0, #129	; 0x81
    4138:	f7ff fdc0 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    413c:	46bd      	mov	sp, r7
    413e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4142:	4685      	mov	sp, r0
    4144:	4770      	bx	lr
    4146:	bf00      	nop

00004148 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    4148:	4668      	mov	r0, sp
    414a:	f020 0107 	bic.w	r1, r0, #7
    414e:	468d      	mov	sp, r1
    4150:	b589      	push	{r0, r3, r7, lr}
    4152:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    4154:	f04f 000c 	mov.w	r0, #12
    4158:	f7ff fefc 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    415c:	f04f 0082 	mov.w	r0, #130	; 0x82
    4160:	f7ff fdac 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    4164:	46bd      	mov	sp, r7
    4166:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    416a:	4685      	mov	sp, r0
    416c:	4770      	bx	lr
    416e:	bf00      	nop

00004170 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    4170:	4668      	mov	r0, sp
    4172:	f020 0107 	bic.w	r1, r0, #7
    4176:	468d      	mov	sp, r1
    4178:	b589      	push	{r0, r3, r7, lr}
    417a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    417c:	f04f 000d 	mov.w	r0, #13
    4180:	f7ff fee8 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    4184:	f04f 0083 	mov.w	r0, #131	; 0x83
    4188:	f7ff fd98 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    418c:	46bd      	mov	sp, r7
    418e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4192:	4685      	mov	sp, r0
    4194:	4770      	bx	lr
    4196:	bf00      	nop

00004198 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    4198:	4668      	mov	r0, sp
    419a:	f020 0107 	bic.w	r1, r0, #7
    419e:	468d      	mov	sp, r1
    41a0:	b589      	push	{r0, r3, r7, lr}
    41a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    41a4:	f04f 000e 	mov.w	r0, #14
    41a8:	f7ff fed4 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    41ac:	f04f 0084 	mov.w	r0, #132	; 0x84
    41b0:	f7ff fd84 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    41b4:	46bd      	mov	sp, r7
    41b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    41ba:	4685      	mov	sp, r0
    41bc:	4770      	bx	lr
    41be:	bf00      	nop

000041c0 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    41c0:	4668      	mov	r0, sp
    41c2:	f020 0107 	bic.w	r1, r0, #7
    41c6:	468d      	mov	sp, r1
    41c8:	b589      	push	{r0, r3, r7, lr}
    41ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    41cc:	f04f 000f 	mov.w	r0, #15
    41d0:	f7ff fec0 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    41d4:	f04f 0085 	mov.w	r0, #133	; 0x85
    41d8:	f7ff fd70 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    41dc:	46bd      	mov	sp, r7
    41de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    41e2:	4685      	mov	sp, r0
    41e4:	4770      	bx	lr
    41e6:	bf00      	nop

000041e8 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    41e8:	4668      	mov	r0, sp
    41ea:	f020 0107 	bic.w	r1, r0, #7
    41ee:	468d      	mov	sp, r1
    41f0:	b589      	push	{r0, r3, r7, lr}
    41f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    41f4:	f04f 0010 	mov.w	r0, #16
    41f8:	f7ff feac 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    41fc:	f04f 0086 	mov.w	r0, #134	; 0x86
    4200:	f7ff fd5c 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    4204:	46bd      	mov	sp, r7
    4206:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    420a:	4685      	mov	sp, r0
    420c:	4770      	bx	lr
    420e:	bf00      	nop

00004210 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    4210:	4668      	mov	r0, sp
    4212:	f020 0107 	bic.w	r1, r0, #7
    4216:	468d      	mov	sp, r1
    4218:	b589      	push	{r0, r3, r7, lr}
    421a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    421c:	f04f 0011 	mov.w	r0, #17
    4220:	f7ff fe98 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    4224:	f04f 0087 	mov.w	r0, #135	; 0x87
    4228:	f7ff fd48 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    422c:	46bd      	mov	sp, r7
    422e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4232:	4685      	mov	sp, r0
    4234:	4770      	bx	lr
    4236:	bf00      	nop

00004238 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    4238:	4668      	mov	r0, sp
    423a:	f020 0107 	bic.w	r1, r0, #7
    423e:	468d      	mov	sp, r1
    4240:	b589      	push	{r0, r3, r7, lr}
    4242:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    4244:	f04f 0012 	mov.w	r0, #18
    4248:	f7ff fe84 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    424c:	f04f 0088 	mov.w	r0, #136	; 0x88
    4250:	f7ff fd34 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    4254:	46bd      	mov	sp, r7
    4256:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    425a:	4685      	mov	sp, r0
    425c:	4770      	bx	lr
    425e:	bf00      	nop

00004260 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    4260:	4668      	mov	r0, sp
    4262:	f020 0107 	bic.w	r1, r0, #7
    4266:	468d      	mov	sp, r1
    4268:	b589      	push	{r0, r3, r7, lr}
    426a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    426c:	f04f 0013 	mov.w	r0, #19
    4270:	f7ff fe70 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    4274:	f04f 0089 	mov.w	r0, #137	; 0x89
    4278:	f7ff fd20 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    427c:	46bd      	mov	sp, r7
    427e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4282:	4685      	mov	sp, r0
    4284:	4770      	bx	lr
    4286:	bf00      	nop

00004288 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    4288:	4668      	mov	r0, sp
    428a:	f020 0107 	bic.w	r1, r0, #7
    428e:	468d      	mov	sp, r1
    4290:	b589      	push	{r0, r3, r7, lr}
    4292:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    4294:	f04f 0014 	mov.w	r0, #20
    4298:	f7ff fe5c 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    429c:	f04f 008a 	mov.w	r0, #138	; 0x8a
    42a0:	f7ff fd0c 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    42a4:	46bd      	mov	sp, r7
    42a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42aa:	4685      	mov	sp, r0
    42ac:	4770      	bx	lr
    42ae:	bf00      	nop

000042b0 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    42b0:	4668      	mov	r0, sp
    42b2:	f020 0107 	bic.w	r1, r0, #7
    42b6:	468d      	mov	sp, r1
    42b8:	b589      	push	{r0, r3, r7, lr}
    42ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    42bc:	f04f 0015 	mov.w	r0, #21
    42c0:	f7ff fe48 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    42c4:	f04f 008b 	mov.w	r0, #139	; 0x8b
    42c8:	f7ff fcf8 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    42cc:	46bd      	mov	sp, r7
    42ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42d2:	4685      	mov	sp, r0
    42d4:	4770      	bx	lr
    42d6:	bf00      	nop

000042d8 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    42d8:	4668      	mov	r0, sp
    42da:	f020 0107 	bic.w	r1, r0, #7
    42de:	468d      	mov	sp, r1
    42e0:	b589      	push	{r0, r3, r7, lr}
    42e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    42e4:	f04f 0016 	mov.w	r0, #22
    42e8:	f7ff fe34 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    42ec:	f04f 008c 	mov.w	r0, #140	; 0x8c
    42f0:	f7ff fce4 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    42f4:	46bd      	mov	sp, r7
    42f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    42fa:	4685      	mov	sp, r0
    42fc:	4770      	bx	lr
    42fe:	bf00      	nop

00004300 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    4300:	4668      	mov	r0, sp
    4302:	f020 0107 	bic.w	r1, r0, #7
    4306:	468d      	mov	sp, r1
    4308:	b589      	push	{r0, r3, r7, lr}
    430a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    430c:	f04f 0017 	mov.w	r0, #23
    4310:	f7ff fe20 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    4314:	f04f 008d 	mov.w	r0, #141	; 0x8d
    4318:	f7ff fcd0 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    431c:	46bd      	mov	sp, r7
    431e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4322:	4685      	mov	sp, r0
    4324:	4770      	bx	lr
    4326:	bf00      	nop

00004328 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    4328:	4668      	mov	r0, sp
    432a:	f020 0107 	bic.w	r1, r0, #7
    432e:	468d      	mov	sp, r1
    4330:	b589      	push	{r0, r3, r7, lr}
    4332:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    4334:	f04f 0018 	mov.w	r0, #24
    4338:	f7ff fe0c 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    433c:	f04f 008e 	mov.w	r0, #142	; 0x8e
    4340:	f7ff fcbc 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    4344:	46bd      	mov	sp, r7
    4346:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    434a:	4685      	mov	sp, r0
    434c:	4770      	bx	lr
    434e:	bf00      	nop

00004350 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    4350:	4668      	mov	r0, sp
    4352:	f020 0107 	bic.w	r1, r0, #7
    4356:	468d      	mov	sp, r1
    4358:	b589      	push	{r0, r3, r7, lr}
    435a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    435c:	f04f 0019 	mov.w	r0, #25
    4360:	f7ff fdf8 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    4364:	f04f 008f 	mov.w	r0, #143	; 0x8f
    4368:	f7ff fca8 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    436c:	46bd      	mov	sp, r7
    436e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4372:	4685      	mov	sp, r0
    4374:	4770      	bx	lr
    4376:	bf00      	nop

00004378 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    4378:	4668      	mov	r0, sp
    437a:	f020 0107 	bic.w	r1, r0, #7
    437e:	468d      	mov	sp, r1
    4380:	b589      	push	{r0, r3, r7, lr}
    4382:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    4384:	f04f 001a 	mov.w	r0, #26
    4388:	f7ff fde4 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    438c:	f04f 0090 	mov.w	r0, #144	; 0x90
    4390:	f7ff fc94 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    4394:	46bd      	mov	sp, r7
    4396:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    439a:	4685      	mov	sp, r0
    439c:	4770      	bx	lr
    439e:	bf00      	nop

000043a0 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    43a0:	4668      	mov	r0, sp
    43a2:	f020 0107 	bic.w	r1, r0, #7
    43a6:	468d      	mov	sp, r1
    43a8:	b589      	push	{r0, r3, r7, lr}
    43aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    43ac:	f04f 001b 	mov.w	r0, #27
    43b0:	f7ff fdd0 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    43b4:	f04f 0091 	mov.w	r0, #145	; 0x91
    43b8:	f7ff fc80 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    43bc:	46bd      	mov	sp, r7
    43be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    43c2:	4685      	mov	sp, r0
    43c4:	4770      	bx	lr
    43c6:	bf00      	nop

000043c8 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    43c8:	4668      	mov	r0, sp
    43ca:	f020 0107 	bic.w	r1, r0, #7
    43ce:	468d      	mov	sp, r1
    43d0:	b589      	push	{r0, r3, r7, lr}
    43d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    43d4:	f04f 001c 	mov.w	r0, #28
    43d8:	f7ff fdbc 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    43dc:	f04f 0092 	mov.w	r0, #146	; 0x92
    43e0:	f7ff fc6c 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    43e4:	46bd      	mov	sp, r7
    43e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    43ea:	4685      	mov	sp, r0
    43ec:	4770      	bx	lr
    43ee:	bf00      	nop

000043f0 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    43f0:	4668      	mov	r0, sp
    43f2:	f020 0107 	bic.w	r1, r0, #7
    43f6:	468d      	mov	sp, r1
    43f8:	b589      	push	{r0, r3, r7, lr}
    43fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    43fc:	f04f 001d 	mov.w	r0, #29
    4400:	f7ff fda8 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    4404:	f04f 0093 	mov.w	r0, #147	; 0x93
    4408:	f7ff fc58 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    440c:	46bd      	mov	sp, r7
    440e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4412:	4685      	mov	sp, r0
    4414:	4770      	bx	lr
    4416:	bf00      	nop

00004418 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    4418:	4668      	mov	r0, sp
    441a:	f020 0107 	bic.w	r1, r0, #7
    441e:	468d      	mov	sp, r1
    4420:	b589      	push	{r0, r3, r7, lr}
    4422:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    4424:	f04f 001e 	mov.w	r0, #30
    4428:	f7ff fd94 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    442c:	f04f 0094 	mov.w	r0, #148	; 0x94
    4430:	f7ff fc44 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    4434:	46bd      	mov	sp, r7
    4436:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    443a:	4685      	mov	sp, r0
    443c:	4770      	bx	lr
    443e:	bf00      	nop

00004440 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    4440:	4668      	mov	r0, sp
    4442:	f020 0107 	bic.w	r1, r0, #7
    4446:	468d      	mov	sp, r1
    4448:	b589      	push	{r0, r3, r7, lr}
    444a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    444c:	f04f 001f 	mov.w	r0, #31
    4450:	f7ff fd80 	bl	3f54 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    4454:	f04f 0095 	mov.w	r0, #149	; 0x95
    4458:	f7ff fc30 	bl	3cbc <NVIC_ClearPendingIRQ>
}
    445c:	46bd      	mov	sp, r7
    445e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4462:	4685      	mov	sp, r0
    4464:	4770      	bx	lr
    4466:	bf00      	nop

00004468 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    4468:	b580      	push	{r7, lr}
    446a:	b084      	sub	sp, #16
    446c:	af00      	add	r7, sp, #0
    446e:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    4470:	f64f 73ff 	movw	r3, #65535	; 0xffff
    4474:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    4476:	f04f 0300 	mov.w	r3, #0
    447a:	813b      	strh	r3, [r7, #8]
    447c:	e02d      	b.n	44da <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    447e:	8939      	ldrh	r1, [r7, #8]
    4480:	f240 0228 	movw	r2, #40	; 0x28
    4484:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4488:	460b      	mov	r3, r1
    448a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    448e:	440b      	add	r3, r1
    4490:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4494:	4413      	add	r3, r2
    4496:	681b      	ldr	r3, [r3, #0]
    4498:	2b00      	cmp	r3, #0
    449a:	d01a      	beq.n	44d2 <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    449c:	8939      	ldrh	r1, [r7, #8]
    449e:	f240 0228 	movw	r2, #40	; 0x28
    44a2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    44a6:	460b      	mov	r3, r1
    44a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    44ac:	440b      	add	r3, r1
    44ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
    44b2:	4413      	add	r3, r2
    44b4:	681b      	ldr	r3, [r3, #0]
    44b6:	6878      	ldr	r0, [r7, #4]
    44b8:	4619      	mov	r1, r3
    44ba:	f04f 0209 	mov.w	r2, #9
    44be:	f003 fa45 	bl	794c <strncmp>
    44c2:	4603      	mov	r3, r0
    44c4:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    44c6:	68fb      	ldr	r3, [r7, #12]
    44c8:	2b00      	cmp	r3, #0
    44ca:	d102      	bne.n	44d2 <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    44cc:	893b      	ldrh	r3, [r7, #8]
    44ce:	817b      	strh	r3, [r7, #10]
                break;
    44d0:	e006      	b.n	44e0 <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    44d2:	893b      	ldrh	r3, [r7, #8]
    44d4:	f103 0301 	add.w	r3, r3, #1
    44d8:	813b      	strh	r3, [r7, #8]
    44da:	893b      	ldrh	r3, [r7, #8]
    44dc:	2b01      	cmp	r3, #1
    44de:	d9ce      	bls.n	447e <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    44e0:	897b      	ldrh	r3, [r7, #10]
}
    44e2:	4618      	mov	r0, r3
    44e4:	f107 0710 	add.w	r7, r7, #16
    44e8:	46bd      	mov	sp, r7
    44ea:	bd80      	pop	{r7, pc}

000044ec <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    44ec:	b480      	push	{r7}
    44ee:	b085      	sub	sp, #20
    44f0:	af00      	add	r7, sp, #0
    44f2:	4603      	mov	r3, r0
    44f4:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    44f6:	88fb      	ldrh	r3, [r7, #6]
    44f8:	2b01      	cmp	r3, #1
    44fa:	d900      	bls.n	44fe <ACE_load_sse+0x12>
    44fc:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    44fe:	88fb      	ldrh	r3, [r7, #6]
    4500:	2b01      	cmp	r3, #1
    4502:	f200 8085 	bhi.w	4610 <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    4506:	88f9      	ldrh	r1, [r7, #6]
    4508:	f240 0228 	movw	r2, #40	; 0x28
    450c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4510:	460b      	mov	r3, r1
    4512:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4516:	440b      	add	r3, r1
    4518:	ea4f 0383 	mov.w	r3, r3, lsl #2
    451c:	4413      	add	r3, r2
    451e:	f103 0310 	add.w	r3, r3, #16
    4522:	781b      	ldrb	r3, [r3, #0]
    4524:	2b02      	cmp	r3, #2
    4526:	d900      	bls.n	452a <ACE_load_sse+0x3e>
    4528:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    452a:	88f9      	ldrh	r1, [r7, #6]
    452c:	f240 0228 	movw	r2, #40	; 0x28
    4530:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4534:	460b      	mov	r3, r1
    4536:	ea4f 0383 	mov.w	r3, r3, lsl #2
    453a:	440b      	add	r3, r1
    453c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4540:	4413      	add	r3, r2
    4542:	f103 0310 	add.w	r3, r3, #16
    4546:	781b      	ldrb	r3, [r3, #0]
    4548:	2b02      	cmp	r3, #2
    454a:	d861      	bhi.n	4610 <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    454c:	88f9      	ldrh	r1, [r7, #6]
    454e:	f240 0228 	movw	r2, #40	; 0x28
    4552:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4556:	460b      	mov	r3, r1
    4558:	ea4f 0383 	mov.w	r3, r3, lsl #2
    455c:	440b      	add	r3, r1
    455e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4562:	4413      	add	r3, r2
    4564:	f103 0310 	add.w	r3, r3, #16
    4568:	781b      	ldrb	r3, [r3, #0]
    456a:	461a      	mov	r2, r3
    456c:	f64d 03f8 	movw	r3, #55544	; 0xd8f8
    4570:	f2c0 0300 	movt	r3, #0
    4574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4578:	f04f 0200 	mov.w	r2, #0
    457c:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    457e:	88f9      	ldrh	r1, [r7, #6]
    4580:	f240 0228 	movw	r2, #40	; 0x28
    4584:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4588:	460b      	mov	r3, r1
    458a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    458e:	440b      	add	r3, r1
    4590:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4594:	4413      	add	r3, r2
    4596:	f103 030c 	add.w	r3, r3, #12
    459a:	681b      	ldr	r3, [r3, #0]
    459c:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    459e:	88f9      	ldrh	r1, [r7, #6]
    45a0:	f240 0228 	movw	r2, #40	; 0x28
    45a4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    45a8:	460b      	mov	r3, r1
    45aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    45ae:	440b      	add	r3, r1
    45b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    45b4:	4413      	add	r3, r2
    45b6:	88db      	ldrh	r3, [r3, #6]
    45b8:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    45ba:	f04f 0300 	mov.w	r3, #0
    45be:	813b      	strh	r3, [r7, #8]
    45c0:	e014      	b.n	45ec <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    45c2:	f240 0300 	movw	r3, #0
    45c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    45ca:	8979      	ldrh	r1, [r7, #10]
    45cc:	893a      	ldrh	r2, [r7, #8]
    45ce:	440a      	add	r2, r1
    45d0:	68f9      	ldr	r1, [r7, #12]
    45d2:	8809      	ldrh	r1, [r1, #0]
    45d4:	f502 7200 	add.w	r2, r2, #512	; 0x200
    45d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    45dc:	68fb      	ldr	r3, [r7, #12]
    45de:	f103 0302 	add.w	r3, r3, #2
    45e2:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    45e4:	893b      	ldrh	r3, [r7, #8]
    45e6:	f103 0301 	add.w	r3, r3, #1
    45ea:	813b      	strh	r3, [r7, #8]
    45ec:	88f9      	ldrh	r1, [r7, #6]
    45ee:	f240 0228 	movw	r2, #40	; 0x28
    45f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    45f6:	460b      	mov	r3, r1
    45f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    45fc:	440b      	add	r3, r1
    45fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4602:	4413      	add	r3, r2
    4604:	f103 0308 	add.w	r3, r3, #8
    4608:	881b      	ldrh	r3, [r3, #0]
    460a:	893a      	ldrh	r2, [r7, #8]
    460c:	429a      	cmp	r2, r3
    460e:	d3d8      	bcc.n	45c2 <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    4610:	f107 0714 	add.w	r7, r7, #20
    4614:	46bd      	mov	sp, r7
    4616:	bc80      	pop	{r7}
    4618:	4770      	bx	lr
    461a:	bf00      	nop

0000461c <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    461c:	b480      	push	{r7}
    461e:	b085      	sub	sp, #20
    4620:	af00      	add	r7, sp, #0
    4622:	4603      	mov	r3, r0
    4624:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    4626:	88fb      	ldrh	r3, [r7, #6]
    4628:	2b01      	cmp	r3, #1
    462a:	d900      	bls.n	462e <ACE_start_sse+0x12>
    462c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    462e:	88fb      	ldrh	r3, [r7, #6]
    4630:	2b01      	cmp	r3, #1
    4632:	f200 808d 	bhi.w	4750 <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    4636:	88f9      	ldrh	r1, [r7, #6]
    4638:	f240 0228 	movw	r2, #40	; 0x28
    463c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4640:	460b      	mov	r3, r1
    4642:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4646:	440b      	add	r3, r1
    4648:	ea4f 0383 	mov.w	r3, r3, lsl #2
    464c:	4413      	add	r3, r2
    464e:	f103 0310 	add.w	r3, r3, #16
    4652:	781b      	ldrb	r3, [r3, #0]
    4654:	2b02      	cmp	r3, #2
    4656:	d900      	bls.n	465a <ACE_start_sse+0x3e>
    4658:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    465a:	88f9      	ldrh	r1, [r7, #6]
    465c:	f240 0228 	movw	r2, #40	; 0x28
    4660:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4664:	460b      	mov	r3, r1
    4666:	ea4f 0383 	mov.w	r3, r3, lsl #2
    466a:	440b      	add	r3, r1
    466c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4670:	4413      	add	r3, r2
    4672:	88da      	ldrh	r2, [r3, #6]
    4674:	f240 13ff 	movw	r3, #511	; 0x1ff
    4678:	429a      	cmp	r2, r3
    467a:	d900      	bls.n	467e <ACE_start_sse+0x62>
    467c:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    467e:	88f9      	ldrh	r1, [r7, #6]
    4680:	f240 0228 	movw	r2, #40	; 0x28
    4684:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4688:	460b      	mov	r3, r1
    468a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    468e:	440b      	add	r3, r1
    4690:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4694:	4413      	add	r3, r2
    4696:	88db      	ldrh	r3, [r3, #6]
    4698:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    469a:	89fb      	ldrh	r3, [r7, #14]
    469c:	2bff      	cmp	r3, #255	; 0xff
    469e:	d818      	bhi.n	46d2 <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    46a0:	88f9      	ldrh	r1, [r7, #6]
    46a2:	f240 0228 	movw	r2, #40	; 0x28
    46a6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    46aa:	460b      	mov	r3, r1
    46ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    46b0:	440b      	add	r3, r1
    46b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    46b6:	4413      	add	r3, r2
    46b8:	f103 0310 	add.w	r3, r3, #16
    46bc:	781b      	ldrb	r3, [r3, #0]
    46be:	461a      	mov	r2, r3
    46c0:	f64d 1304 	movw	r3, #55556	; 0xd904
    46c4:	f2c0 0300 	movt	r3, #0
    46c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    46cc:	89fa      	ldrh	r2, [r7, #14]
    46ce:	601a      	str	r2, [r3, #0]
    46d0:	e019      	b.n	4706 <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    46d2:	88f9      	ldrh	r1, [r7, #6]
    46d4:	f240 0228 	movw	r2, #40	; 0x28
    46d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    46dc:	460b      	mov	r3, r1
    46de:	ea4f 0383 	mov.w	r3, r3, lsl #2
    46e2:	440b      	add	r3, r1
    46e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    46e8:	4413      	add	r3, r2
    46ea:	f103 0310 	add.w	r3, r3, #16
    46ee:	781b      	ldrb	r3, [r3, #0]
    46f0:	461a      	mov	r2, r3
    46f2:	f64d 1310 	movw	r3, #55568	; 0xd910
    46f6:	f2c0 0300 	movt	r3, #0
    46fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    46fe:	89fa      	ldrh	r2, [r7, #14]
    4700:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    4704:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    4706:	88f9      	ldrh	r1, [r7, #6]
    4708:	f240 0228 	movw	r2, #40	; 0x28
    470c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4710:	460b      	mov	r3, r1
    4712:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4716:	440b      	add	r3, r1
    4718:	ea4f 0383 	mov.w	r3, r3, lsl #2
    471c:	4413      	add	r3, r2
    471e:	f103 0310 	add.w	r3, r3, #16
    4722:	781b      	ldrb	r3, [r3, #0]
    4724:	461a      	mov	r2, r3
    4726:	f64d 03f8 	movw	r3, #55544	; 0xd8f8
    472a:	f2c0 0300 	movt	r3, #0
    472e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4732:	f04f 0201 	mov.w	r2, #1
    4736:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    4738:	f240 0300 	movw	r3, #0
    473c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4740:	f240 0200 	movw	r2, #0
    4744:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4748:	6852      	ldr	r2, [r2, #4]
    474a:	f042 0201 	orr.w	r2, r2, #1
    474e:	605a      	str	r2, [r3, #4]
    }
}
    4750:	f107 0714 	add.w	r7, r7, #20
    4754:	46bd      	mov	sp, r7
    4756:	bc80      	pop	{r7}
    4758:	4770      	bx	lr
    475a:	bf00      	nop

0000475c <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    475c:	b480      	push	{r7}
    475e:	b085      	sub	sp, #20
    4760:	af00      	add	r7, sp, #0
    4762:	4603      	mov	r3, r0
    4764:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    4766:	88fb      	ldrh	r3, [r7, #6]
    4768:	2b01      	cmp	r3, #1
    476a:	d900      	bls.n	476e <ACE_restart_sse+0x12>
    476c:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    476e:	88f9      	ldrh	r1, [r7, #6]
    4770:	f240 0228 	movw	r2, #40	; 0x28
    4774:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4778:	460b      	mov	r3, r1
    477a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    477e:	440b      	add	r3, r1
    4780:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4784:	4413      	add	r3, r2
    4786:	f103 0310 	add.w	r3, r3, #16
    478a:	781b      	ldrb	r3, [r3, #0]
    478c:	2b02      	cmp	r3, #2
    478e:	d900      	bls.n	4792 <ACE_restart_sse+0x36>
    4790:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    4792:	88f9      	ldrh	r1, [r7, #6]
    4794:	f240 0228 	movw	r2, #40	; 0x28
    4798:	f2c2 0200 	movt	r2, #8192	; 0x2000
    479c:	460b      	mov	r3, r1
    479e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47a2:	440b      	add	r3, r1
    47a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47a8:	4413      	add	r3, r2
    47aa:	88da      	ldrh	r2, [r3, #6]
    47ac:	f240 13ff 	movw	r3, #511	; 0x1ff
    47b0:	429a      	cmp	r2, r3
    47b2:	d900      	bls.n	47b6 <ACE_restart_sse+0x5a>
    47b4:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    47b6:	88fb      	ldrh	r3, [r7, #6]
    47b8:	2b01      	cmp	r3, #1
    47ba:	d85c      	bhi.n	4876 <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    47bc:	88f9      	ldrh	r1, [r7, #6]
    47be:	f240 0228 	movw	r2, #40	; 0x28
    47c2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    47c6:	460b      	mov	r3, r1
    47c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47cc:	440b      	add	r3, r1
    47ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47d2:	4413      	add	r3, r2
    47d4:	889b      	ldrh	r3, [r3, #4]
    47d6:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    47d8:	89fb      	ldrh	r3, [r7, #14]
    47da:	2bff      	cmp	r3, #255	; 0xff
    47dc:	d818      	bhi.n	4810 <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    47de:	88f9      	ldrh	r1, [r7, #6]
    47e0:	f240 0228 	movw	r2, #40	; 0x28
    47e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    47e8:	460b      	mov	r3, r1
    47ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47ee:	440b      	add	r3, r1
    47f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    47f4:	4413      	add	r3, r2
    47f6:	f103 0310 	add.w	r3, r3, #16
    47fa:	781b      	ldrb	r3, [r3, #0]
    47fc:	461a      	mov	r2, r3
    47fe:	f64d 1304 	movw	r3, #55556	; 0xd904
    4802:	f2c0 0300 	movt	r3, #0
    4806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    480a:	89fa      	ldrh	r2, [r7, #14]
    480c:	601a      	str	r2, [r3, #0]
    480e:	e019      	b.n	4844 <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    4810:	88f9      	ldrh	r1, [r7, #6]
    4812:	f240 0228 	movw	r2, #40	; 0x28
    4816:	f2c2 0200 	movt	r2, #8192	; 0x2000
    481a:	460b      	mov	r3, r1
    481c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4820:	440b      	add	r3, r1
    4822:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4826:	4413      	add	r3, r2
    4828:	f103 0310 	add.w	r3, r3, #16
    482c:	781b      	ldrb	r3, [r3, #0]
    482e:	461a      	mov	r2, r3
    4830:	f64d 1310 	movw	r3, #55568	; 0xd910
    4834:	f2c0 0300 	movt	r3, #0
    4838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    483c:	89fa      	ldrh	r2, [r7, #14]
    483e:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    4842:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    4844:	88f9      	ldrh	r1, [r7, #6]
    4846:	f240 0228 	movw	r2, #40	; 0x28
    484a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    484e:	460b      	mov	r3, r1
    4850:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4854:	440b      	add	r3, r1
    4856:	ea4f 0383 	mov.w	r3, r3, lsl #2
    485a:	4413      	add	r3, r2
    485c:	f103 0310 	add.w	r3, r3, #16
    4860:	781b      	ldrb	r3, [r3, #0]
    4862:	461a      	mov	r2, r3
    4864:	f64d 03f8 	movw	r3, #55544	; 0xd8f8
    4868:	f2c0 0300 	movt	r3, #0
    486c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4870:	f04f 0201 	mov.w	r2, #1
    4874:	601a      	str	r2, [r3, #0]
    }
}
    4876:	f107 0714 	add.w	r7, r7, #20
    487a:	46bd      	mov	sp, r7
    487c:	bc80      	pop	{r7}
    487e:	4770      	bx	lr

00004880 <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    4880:	b480      	push	{r7}
    4882:	b083      	sub	sp, #12
    4884:	af00      	add	r7, sp, #0
    4886:	4603      	mov	r3, r0
    4888:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    488a:	88fb      	ldrh	r3, [r7, #6]
    488c:	2b01      	cmp	r3, #1
    488e:	d900      	bls.n	4892 <ACE_stop_sse+0x12>
    4890:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    4892:	88fb      	ldrh	r3, [r7, #6]
    4894:	2b01      	cmp	r3, #1
    4896:	d818      	bhi.n	48ca <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    4898:	88f9      	ldrh	r1, [r7, #6]
    489a:	f240 0228 	movw	r2, #40	; 0x28
    489e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    48a2:	460b      	mov	r3, r1
    48a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    48a8:	440b      	add	r3, r1
    48aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    48ae:	4413      	add	r3, r2
    48b0:	f103 0310 	add.w	r3, r3, #16
    48b4:	781b      	ldrb	r3, [r3, #0]
    48b6:	461a      	mov	r2, r3
    48b8:	f64d 03f8 	movw	r3, #55544	; 0xd8f8
    48bc:	f2c0 0300 	movt	r3, #0
    48c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    48c4:	f04f 0200 	mov.w	r2, #0
    48c8:	601a      	str	r2, [r3, #0]
    }
}
    48ca:	f107 070c 	add.w	r7, r7, #12
    48ce:	46bd      	mov	sp, r7
    48d0:	bc80      	pop	{r7}
    48d2:	4770      	bx	lr

000048d4 <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    48d4:	b480      	push	{r7}
    48d6:	b083      	sub	sp, #12
    48d8:	af00      	add	r7, sp, #0
    48da:	4603      	mov	r3, r0
    48dc:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    48de:	88fb      	ldrh	r3, [r7, #6]
    48e0:	2b01      	cmp	r3, #1
    48e2:	d900      	bls.n	48e6 <ACE_resume_sse+0x12>
    48e4:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    48e6:	88fb      	ldrh	r3, [r7, #6]
    48e8:	2b01      	cmp	r3, #1
    48ea:	d818      	bhi.n	491e <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    48ec:	88f9      	ldrh	r1, [r7, #6]
    48ee:	f240 0228 	movw	r2, #40	; 0x28
    48f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    48f6:	460b      	mov	r3, r1
    48f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    48fc:	440b      	add	r3, r1
    48fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4902:	4413      	add	r3, r2
    4904:	f103 0310 	add.w	r3, r3, #16
    4908:	781b      	ldrb	r3, [r3, #0]
    490a:	461a      	mov	r2, r3
    490c:	f64d 03f8 	movw	r3, #55544	; 0xd8f8
    4910:	f2c0 0300 	movt	r3, #0
    4914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4918:	f04f 0201 	mov.w	r2, #1
    491c:	601a      	str	r2, [r3, #0]
    }
}
    491e:	f107 070c 	add.w	r7, r7, #12
    4922:	46bd      	mov	sp, r7
    4924:	bc80      	pop	{r7}
    4926:	4770      	bx	lr

00004928 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    4928:	b480      	push	{r7}
    492a:	b083      	sub	sp, #12
    492c:	af00      	add	r7, sp, #0
    492e:	4603      	mov	r3, r0
    4930:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    4932:	79fb      	ldrb	r3, [r7, #7]
    4934:	2b14      	cmp	r3, #20
    4936:	d900      	bls.n	493a <ACE_enable_sse_irq+0x12>
    4938:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    493a:	f240 0300 	movw	r3, #0
    493e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4942:	f240 0200 	movw	r2, #0
    4946:	f2c4 0202 	movt	r2, #16386	; 0x4002
    494a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    494e:	6811      	ldr	r1, [r2, #0]
    4950:	79fa      	ldrb	r2, [r7, #7]
    4952:	f04f 0001 	mov.w	r0, #1
    4956:	fa00 f202 	lsl.w	r2, r0, r2
    495a:	ea41 0202 	orr.w	r2, r1, r2
    495e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4962:	601a      	str	r2, [r3, #0]
}
    4964:	f107 070c 	add.w	r7, r7, #12
    4968:	46bd      	mov	sp, r7
    496a:	bc80      	pop	{r7}
    496c:	4770      	bx	lr
    496e:	bf00      	nop

00004970 <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    4970:	b480      	push	{r7}
    4972:	b085      	sub	sp, #20
    4974:	af00      	add	r7, sp, #0
    4976:	4603      	mov	r3, r0
    4978:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    497a:	79fb      	ldrb	r3, [r7, #7]
    497c:	2b14      	cmp	r3, #20
    497e:	d900      	bls.n	4982 <ACE_disable_sse_irq+0x12>
    4980:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    4982:	f240 0300 	movw	r3, #0
    4986:	f2c4 0302 	movt	r3, #16386	; 0x4002
    498a:	f240 0200 	movw	r2, #0
    498e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4992:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4996:	6811      	ldr	r1, [r2, #0]
    4998:	79fa      	ldrb	r2, [r7, #7]
    499a:	f04f 0001 	mov.w	r0, #1
    499e:	fa00 f202 	lsl.w	r2, r0, r2
    49a2:	ea6f 0202 	mvn.w	r2, r2
    49a6:	ea01 0202 	and.w	r2, r1, r2
    49aa:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    49ae:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    49b0:	f240 0300 	movw	r3, #0
    49b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    49b8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    49bc:	681b      	ldr	r3, [r3, #0]
    49be:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    49c0:	68fb      	ldr	r3, [r7, #12]
    49c2:	f103 0301 	add.w	r3, r3, #1
    49c6:	60fb      	str	r3, [r7, #12]
}
    49c8:	f107 0714 	add.w	r7, r7, #20
    49cc:	46bd      	mov	sp, r7
    49ce:	bc80      	pop	{r7}
    49d0:	4770      	bx	lr
    49d2:	bf00      	nop

000049d4 <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    49d4:	b480      	push	{r7}
    49d6:	b085      	sub	sp, #20
    49d8:	af00      	add	r7, sp, #0
    49da:	4603      	mov	r3, r0
    49dc:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    49de:	79fb      	ldrb	r3, [r7, #7]
    49e0:	2b14      	cmp	r3, #20
    49e2:	d900      	bls.n	49e6 <ACE_clear_sse_irq+0x12>
    49e4:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    49e6:	f240 0300 	movw	r3, #0
    49ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
    49ee:	f240 0200 	movw	r2, #0
    49f2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    49f6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    49fa:	f102 0208 	add.w	r2, r2, #8
    49fe:	6811      	ldr	r1, [r2, #0]
    4a00:	79fa      	ldrb	r2, [r7, #7]
    4a02:	f04f 0001 	mov.w	r0, #1
    4a06:	fa00 f202 	lsl.w	r2, r0, r2
    4a0a:	ea41 0202 	orr.w	r2, r1, r2
    4a0e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4a12:	f103 0308 	add.w	r3, r3, #8
    4a16:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    4a18:	f240 0300 	movw	r3, #0
    4a1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a20:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4a24:	f103 0308 	add.w	r3, r3, #8
    4a28:	681b      	ldr	r3, [r3, #0]
    4a2a:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4a2c:	68fb      	ldr	r3, [r7, #12]
    4a2e:	f103 0301 	add.w	r3, r3, #1
    4a32:	60fb      	str	r3, [r7, #12]
}
    4a34:	f107 0714 	add.w	r7, r7, #20
    4a38:	46bd      	mov	sp, r7
    4a3a:	bc80      	pop	{r7}
    4a3c:	4770      	bx	lr
    4a3e:	bf00      	nop

00004a40 <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    4a40:	b480      	push	{r7}
    4a42:	b083      	sub	sp, #12
    4a44:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    4a46:	f240 0300 	movw	r3, #0
    4a4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a4e:	685b      	ldr	r3, [r3, #4]
    4a50:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    4a52:	f240 0300 	movw	r3, #0
    4a56:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a5a:	f240 0200 	movw	r2, #0
    4a5e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4a62:	6852      	ldr	r2, [r2, #4]
    4a64:	f022 0201 	bic.w	r2, r2, #1
    4a68:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    4a6a:	f240 0300 	movw	r3, #0
    4a6e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a72:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4a76:	f103 0304 	add.w	r3, r3, #4
    4a7a:	681b      	ldr	r3, [r3, #0]
    4a7c:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    4a7e:	f240 0300 	movw	r3, #0
    4a82:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a86:	f240 0200 	movw	r2, #0
    4a8a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4a8e:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    4a92:	f102 0204 	add.w	r2, r2, #4
    4a96:	6812      	ldr	r2, [r2, #0]
    4a98:	f022 0201 	bic.w	r2, r2, #1
    4a9c:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4aa0:	f103 0304 	add.w	r3, r3, #4
    4aa4:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    4aa6:	f240 0300 	movw	r3, #0
    4aaa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4aae:	f240 0200 	movw	r2, #0
    4ab2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4ab6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    4ab8:	f042 0210 	orr.w	r2, r2, #16
    4abc:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    4abe:	f240 0300 	movw	r3, #0
    4ac2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ac6:	f240 0200 	movw	r2, #0
    4aca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4ace:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    4ad2:	f042 0210 	orr.w	r2, r2, #16
    4ad6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    4ada:	f240 0300 	movw	r3, #0
    4ade:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ae2:	f240 0200 	movw	r2, #0
    4ae6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4aea:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    4aee:	f042 0210 	orr.w	r2, r2, #16
    4af2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    4af6:	f240 0300 	movw	r3, #0
    4afa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4afe:	f240 0200 	movw	r2, #0
    4b02:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b06:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    4b0a:	f102 0210 	add.w	r2, r2, #16
    4b0e:	6812      	ldr	r2, [r2, #0]
    4b10:	f042 0204 	orr.w	r2, r2, #4
    4b14:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    4b18:	f103 0310 	add.w	r3, r3, #16
    4b1c:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    4b1e:	f240 0300 	movw	r3, #0
    4b22:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b26:	f240 0200 	movw	r2, #0
    4b2a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b2e:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    4b32:	f102 021c 	add.w	r2, r2, #28
    4b36:	6812      	ldr	r2, [r2, #0]
    4b38:	f042 0204 	orr.w	r2, r2, #4
    4b3c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    4b40:	f103 031c 	add.w	r3, r3, #28
    4b44:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    4b46:	f240 0300 	movw	r3, #0
    4b4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b4e:	f240 0200 	movw	r2, #0
    4b52:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b56:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    4b5a:	f102 0228 	add.w	r2, r2, #40	; 0x28
    4b5e:	6812      	ldr	r2, [r2, #0]
    4b60:	f042 0204 	orr.w	r2, r2, #4
    4b64:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    4b68:	f103 0328 	add.w	r3, r3, #40	; 0x28
    4b6c:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    4b6e:	f240 0300 	movw	r3, #0
    4b72:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b76:	f240 0200 	movw	r2, #0
    4b7a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b7e:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    4b82:	6812      	ldr	r2, [r2, #0]
    4b84:	f042 0204 	orr.w	r2, r2, #4
    4b88:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    4b8c:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    4b8e:	f240 0300 	movw	r3, #0
    4b92:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b96:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4b9a:	f103 0304 	add.w	r3, r3, #4
    4b9e:	687a      	ldr	r2, [r7, #4]
    4ba0:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    4ba2:	f240 0300 	movw	r3, #0
    4ba6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4baa:	683a      	ldr	r2, [r7, #0]
    4bac:	605a      	str	r2, [r3, #4]
}
    4bae:	f107 070c 	add.w	r7, r7, #12
    4bb2:	46bd      	mov	sp, r7
    4bb4:	bc80      	pop	{r7}
    4bb6:	4770      	bx	lr

00004bb8 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    4bb8:	b480      	push	{r7}
    4bba:	b083      	sub	sp, #12
    4bbc:	af00      	add	r7, sp, #0
    4bbe:	4603      	mov	r3, r0
    4bc0:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    4bc2:	79fb      	ldrb	r3, [r7, #7]
    4bc4:	2b00      	cmp	r3, #0
    4bc6:	d000      	beq.n	4bca <ACE_get_default_m_factor+0x12>
    4bc8:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    4bca:	79fa      	ldrb	r2, [r7, #7]
    4bcc:	f24d 7320 	movw	r3, #55072	; 0xd720
    4bd0:	f2c0 0300 	movt	r3, #0
    4bd4:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    4bd8:	b21b      	sxth	r3, r3
}
    4bda:	4618      	mov	r0, r3
    4bdc:	f107 070c 	add.w	r7, r7, #12
    4be0:	46bd      	mov	sp, r7
    4be2:	bc80      	pop	{r7}
    4be4:	4770      	bx	lr
    4be6:	bf00      	nop

00004be8 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    4be8:	b480      	push	{r7}
    4bea:	b083      	sub	sp, #12
    4bec:	af00      	add	r7, sp, #0
    4bee:	4603      	mov	r3, r0
    4bf0:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    4bf2:	79fb      	ldrb	r3, [r7, #7]
    4bf4:	2b00      	cmp	r3, #0
    4bf6:	d000      	beq.n	4bfa <ACE_get_default_c_offset+0x12>
    4bf8:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    4bfa:	79fb      	ldrb	r3, [r7, #7]
    4bfc:	f24d 7220 	movw	r2, #55072	; 0xd720
    4c00:	f2c0 0200 	movt	r2, #0
    4c04:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4c08:	4413      	add	r3, r2
    4c0a:	885b      	ldrh	r3, [r3, #2]
    4c0c:	b21b      	sxth	r3, r3
}
    4c0e:	4618      	mov	r0, r3
    4c10:	f107 070c 	add.w	r7, r7, #12
    4c14:	46bd      	mov	sp, r7
    4c16:	bc80      	pop	{r7}
    4c18:	4770      	bx	lr
    4c1a:	bf00      	nop

00004c1c <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    4c1c:	b5b0      	push	{r4, r5, r7, lr}
    4c1e:	b092      	sub	sp, #72	; 0x48
    4c20:	af00      	add	r7, sp, #0
    4c22:	4613      	mov	r3, r2
    4c24:	4602      	mov	r2, r0
    4c26:	71fa      	strb	r2, [r7, #7]
    4c28:	460a      	mov	r2, r1
    4c2a:	80ba      	strh	r2, [r7, #4]
    4c2c:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    4c2e:	f64d 1270 	movw	r2, #55664	; 0xd970
    4c32:	f2c0 0200 	movt	r2, #0
    4c36:	f107 030c 	add.w	r3, r7, #12
    4c3a:	e892 0003 	ldmia.w	r2, {r0, r1}
    4c3e:	6018      	str	r0, [r3, #0]
    4c40:	f103 0304 	add.w	r3, r3, #4
    4c44:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    4c46:	79fb      	ldrb	r3, [r7, #7]
    4c48:	2b00      	cmp	r3, #0
    4c4a:	d000      	beq.n	4c4e <ACE_set_linear_transform+0x32>
    4c4c:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    4c4e:	79fb      	ldrb	r3, [r7, #7]
    4c50:	2b00      	cmp	r3, #0
    4c52:	f040 809d 	bne.w	4d90 <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    4c56:	79fa      	ldrb	r2, [r7, #7]
    4c58:	f240 0318 	movw	r3, #24
    4c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c60:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4c64:	4413      	add	r3, r2
    4c66:	791b      	ldrb	r3, [r3, #4]
    4c68:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    4c6a:	7cfa      	ldrb	r2, [r7, #19]
    4c6c:	f107 030c 	add.w	r3, r7, #12
    4c70:	4610      	mov	r0, r2
    4c72:	4619      	mov	r1, r3
    4c74:	f000 f928 	bl	4ec8 <get_calibration>
        
        m1 = calibration.m1;
    4c78:	89fb      	ldrh	r3, [r7, #14]
    4c7a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    4c7e:	8a3b      	ldrh	r3, [r7, #16]
    4c80:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    4c84:	89bb      	ldrh	r3, [r7, #12]
    4c86:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    4c8a:	88bb      	ldrh	r3, [r7, #4]
    4c8c:	4618      	mov	r0, r3
    4c8e:	f000 f883 	bl	4d98 <extend_sign>
    4c92:	4604      	mov	r4, r0
    4c94:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    4c98:	4618      	mov	r0, r3
    4c9a:	f000 f87d 	bl	4d98 <extend_sign>
    4c9e:	4603      	mov	r3, r0
    4ca0:	fb03 f304 	mul.w	r3, r3, r4
    4ca4:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    4ca6:	69fb      	ldr	r3, [r7, #28]
    4ca8:	461c      	mov	r4, r3
    4caa:	ea4f 75e4 	mov.w	r5, r4, asr #31
    4cae:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    4cb2:	4618      	mov	r0, r3
    4cb4:	f000 f870 	bl	4d98 <extend_sign>
    4cb8:	4603      	mov	r3, r0
    4cba:	461a      	mov	r2, r3
    4cbc:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4cc0:	fb02 f105 	mul.w	r1, r2, r5
    4cc4:	fb04 f003 	mul.w	r0, r4, r3
    4cc8:	4401      	add	r1, r0
    4cca:	fba4 2302 	umull	r2, r3, r4, r2
    4cce:	4419      	add	r1, r3
    4cd0:	460b      	mov	r3, r1
    4cd2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    4cd6:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    4cda:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    4cde:	f000 f8b3 	bl	4e48 <adjust_to_16bit_ace_format>
    4ce2:	4603      	mov	r3, r0
    4ce4:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    4ce6:	88bb      	ldrh	r3, [r7, #4]
    4ce8:	4618      	mov	r0, r3
    4cea:	f000 f855 	bl	4d98 <extend_sign>
    4cee:	4604      	mov	r4, r0
    4cf0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    4cf4:	4618      	mov	r0, r3
    4cf6:	f000 f84f 	bl	4d98 <extend_sign>
    4cfa:	4603      	mov	r3, r0
    4cfc:	fb03 f304 	mul.w	r3, r3, r4
    4d00:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    4d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    4d04:	461c      	mov	r4, r3
    4d06:	ea4f 75e4 	mov.w	r5, r4, asr #31
    4d0a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    4d0e:	4618      	mov	r0, r3
    4d10:	f000 f842 	bl	4d98 <extend_sign>
    4d14:	4603      	mov	r3, r0
    4d16:	461a      	mov	r2, r3
    4d18:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4d1c:	fb02 f105 	mul.w	r1, r2, r5
    4d20:	fb04 f003 	mul.w	r0, r4, r3
    4d24:	4401      	add	r1, r0
    4d26:	fba4 2302 	umull	r2, r3, r4, r2
    4d2a:	4419      	add	r1, r3
    4d2c:	460b      	mov	r3, r1
    4d2e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    4d32:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    4d36:	887b      	ldrh	r3, [r7, #2]
    4d38:	4618      	mov	r0, r3
    4d3a:	f000 f82d 	bl	4d98 <extend_sign>
    4d3e:	4604      	mov	r4, r0
    4d40:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    4d44:	4618      	mov	r0, r3
    4d46:	f000 f827 	bl	4d98 <extend_sign>
    4d4a:	4603      	mov	r3, r0
    4d4c:	fb03 f304 	mul.w	r3, r3, r4
    4d50:	461a      	mov	r2, r3
    4d52:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4d56:	ea4f 4192 	mov.w	r1, r2, lsr #18
    4d5a:	ea4f 3083 	mov.w	r0, r3, lsl #14
    4d5e:	ea40 0101 	orr.w	r1, r0, r1
    4d62:	63f9      	str	r1, [r7, #60]	; 0x3c
    4d64:	ea4f 3382 	mov.w	r3, r2, lsl #14
    4d68:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    4d6a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    4d6e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    4d72:	1812      	adds	r2, r2, r0
    4d74:	eb43 0301 	adc.w	r3, r3, r1
    4d78:	4610      	mov	r0, r2
    4d7a:	4619      	mov	r1, r3
    4d7c:	f000 f824 	bl	4dc8 <adjust_to_24bit_ace_format>
    4d80:	4603      	mov	r3, r0
    4d82:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    4d84:	79fb      	ldrb	r3, [r7, #7]
    4d86:	4618      	mov	r0, r3
    4d88:	6979      	ldr	r1, [r7, #20]
    4d8a:	69ba      	ldr	r2, [r7, #24]
    4d8c:	f000 fa5c 	bl	5248 <write_transform_coefficients>
    }
}
    4d90:	f107 0748 	add.w	r7, r7, #72	; 0x48
    4d94:	46bd      	mov	sp, r7
    4d96:	bdb0      	pop	{r4, r5, r7, pc}

00004d98 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    4d98:	b480      	push	{r7}
    4d9a:	b085      	sub	sp, #20
    4d9c:	af00      	add	r7, sp, #0
    4d9e:	4603      	mov	r3, r0
    4da0:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    4da2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    4da6:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    4da8:	88fa      	ldrh	r2, [r7, #6]
    4daa:	68fb      	ldr	r3, [r7, #12]
    4dac:	ea82 0203 	eor.w	r2, r2, r3
    4db0:	68fb      	ldr	r3, [r7, #12]
    4db2:	ebc3 0302 	rsb	r3, r3, r2
    4db6:	60bb      	str	r3, [r7, #8]
    
    return y;
    4db8:	68bb      	ldr	r3, [r7, #8]
}
    4dba:	4618      	mov	r0, r3
    4dbc:	f107 0714 	add.w	r7, r7, #20
    4dc0:	46bd      	mov	sp, r7
    4dc2:	bc80      	pop	{r7}
    4dc4:	4770      	bx	lr
    4dc6:	bf00      	nop

00004dc8 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    4dc8:	b4b0      	push	{r4, r5, r7}
    4dca:	b089      	sub	sp, #36	; 0x24
    4dcc:	af00      	add	r7, sp, #0
    4dce:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    4dd2:	f04f 30ff 	mov.w	r0, #4294967295
    4dd6:	f641 71ff 	movw	r1, #8191	; 0x1fff
    4dda:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    4dde:	f04f 0000 	mov.w	r0, #0
    4de2:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    4de6:	ea4f 31e1 	mov.w	r1, r1, asr #15
    4dea:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    4dee:	e9d7 0100 	ldrd	r0, r1, [r7]
    4df2:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    4df6:	4284      	cmp	r4, r0
    4df8:	eb75 0c01 	sbcs.w	ip, r5, r1
    4dfc:	da04      	bge.n	4e08 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    4dfe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    4e02:	e9c7 0100 	strd	r0, r1, [r7]
    4e06:	e00b      	b.n	4e20 <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    4e08:	e9d7 4500 	ldrd	r4, r5, [r7]
    4e0c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4e10:	4284      	cmp	r4, r0
    4e12:	eb75 0c01 	sbcs.w	ip, r5, r1
    4e16:	da03      	bge.n	4e20 <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    4e18:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4e1c:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    4e20:	6879      	ldr	r1, [r7, #4]
    4e22:	ea4f 4181 	mov.w	r1, r1, lsl #18
    4e26:	6838      	ldr	r0, [r7, #0]
    4e28:	ea4f 3290 	mov.w	r2, r0, lsr #14
    4e2c:	ea41 0202 	orr.w	r2, r1, r2
    4e30:	6879      	ldr	r1, [r7, #4]
    4e32:	ea4f 33a1 	mov.w	r3, r1, asr #14
    4e36:	4613      	mov	r3, r2
    4e38:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    4e3a:	68fb      	ldr	r3, [r7, #12]
}
    4e3c:	4618      	mov	r0, r3
    4e3e:	f107 0724 	add.w	r7, r7, #36	; 0x24
    4e42:	46bd      	mov	sp, r7
    4e44:	bcb0      	pop	{r4, r5, r7}
    4e46:	4770      	bx	lr

00004e48 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    4e48:	b4b0      	push	{r4, r5, r7}
    4e4a:	b089      	sub	sp, #36	; 0x24
    4e4c:	af00      	add	r7, sp, #0
    4e4e:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    4e52:	f04f 30ff 	mov.w	r0, #4294967295
    4e56:	f641 71ff 	movw	r1, #8191	; 0x1fff
    4e5a:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    4e5e:	f04f 0000 	mov.w	r0, #0
    4e62:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    4e66:	ea4f 31e1 	mov.w	r1, r1, asr #15
    4e6a:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    4e6e:	e9d7 0100 	ldrd	r0, r1, [r7]
    4e72:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    4e76:	4284      	cmp	r4, r0
    4e78:	eb75 0c01 	sbcs.w	ip, r5, r1
    4e7c:	da04      	bge.n	4e88 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    4e7e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    4e82:	e9c7 0100 	strd	r0, r1, [r7]
    4e86:	e00b      	b.n	4ea0 <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    4e88:	e9d7 4500 	ldrd	r4, r5, [r7]
    4e8c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4e90:	4284      	cmp	r4, r0
    4e92:	eb75 0c01 	sbcs.w	ip, r5, r1
    4e96:	da03      	bge.n	4ea0 <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    4e98:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4e9c:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    4ea0:	6879      	ldr	r1, [r7, #4]
    4ea2:	ea4f 3101 	mov.w	r1, r1, lsl #12
    4ea6:	6838      	ldr	r0, [r7, #0]
    4ea8:	ea4f 5210 	mov.w	r2, r0, lsr #20
    4eac:	ea41 0202 	orr.w	r2, r1, r2
    4eb0:	6879      	ldr	r1, [r7, #4]
    4eb2:	ea4f 5321 	mov.w	r3, r1, asr #20
    4eb6:	4613      	mov	r3, r2
    4eb8:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    4eba:	68fb      	ldr	r3, [r7, #12]
}
    4ebc:	4618      	mov	r0, r3
    4ebe:	f107 0724 	add.w	r7, r7, #36	; 0x24
    4ec2:	46bd      	mov	sp, r7
    4ec4:	bcb0      	pop	{r4, r5, r7}
    4ec6:	4770      	bx	lr

00004ec8 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    4ec8:	b490      	push	{r4, r7}
    4eca:	b0a4      	sub	sp, #144	; 0x90
    4ecc:	af00      	add	r7, sp, #0
    4ece:	4603      	mov	r3, r0
    4ed0:	6039      	str	r1, [r7, #0]
    4ed2:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    4ed4:	f04f 030f 	mov.w	r3, #15
    4ed8:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    4eda:	f04f 0301 	mov.w	r3, #1
    4ede:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    4ee0:	f04f 0301 	mov.w	r3, #1
    4ee4:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    4ee6:	f64d 1320 	movw	r3, #55584	; 0xd920
    4eea:	f2c0 0300 	movt	r3, #0
    4eee:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    4ef2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    4ef4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    4ef8:	f04f 0300 	mov.w	r3, #0
    4efc:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    4efe:	79fa      	ldrb	r2, [r7, #7]
    4f00:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    4f02:	ea02 0303 	and.w	r3, r2, r3
    4f06:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    4f08:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4f0a:	f107 0290 	add.w	r2, r7, #144	; 0x90
    4f0e:	4413      	add	r3, r2
    4f10:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    4f14:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    4f18:	79fb      	ldrb	r3, [r7, #7]
    4f1a:	f003 0330 	and.w	r3, r3, #48	; 0x30
    4f1e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    4f22:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    4f24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    4f26:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4f2a:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    4f2c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4f2e:	2b04      	cmp	r3, #4
    4f30:	d906      	bls.n	4f40 <get_calibration+0x78>
    4f32:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4f34:	2b08      	cmp	r3, #8
    4f36:	d803      	bhi.n	4f40 <get_calibration+0x78>
    4f38:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4f3a:	f103 0301 	add.w	r3, r3, #1
    4f3e:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    4f40:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    4f44:	2b05      	cmp	r3, #5
    4f46:	f200 8151 	bhi.w	51ec <get_calibration+0x324>
    4f4a:	a201      	add	r2, pc, #4	; (adr r2, 4f50 <get_calibration+0x88>)
    4f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4f50:	00004f69 	.word	0x00004f69
    4f54:	00004fb7 	.word	0x00004fb7
    4f58:	0000500d 	.word	0x0000500d
    4f5c:	00005073 	.word	0x00005073
    4f60:	000050e5 	.word	0x000050e5
    4f64:	0000514d 	.word	0x0000514d
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    4f68:	f240 0200 	movw	r2, #0
    4f6c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4f70:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4f72:	460b      	mov	r3, r1
    4f74:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4f78:	440b      	add	r3, r1
    4f7a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4f7e:	4413      	add	r3, r2
    4f80:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4f84:	791b      	ldrb	r3, [r3, #4]
    4f86:	b2db      	uxtb	r3, r3
    4f88:	f003 0306 	and.w	r3, r3, #6
    4f8c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    4f90:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    4f92:	f64d 131c 	movw	r3, #55580	; 0xd91c
    4f96:	f2c0 0300 	movt	r3, #0
    4f9a:	681b      	ldr	r3, [r3, #0]
    4f9c:	f103 0390 	add.w	r3, r3, #144	; 0x90
    4fa0:	461a      	mov	r2, r3
    4fa2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4fa4:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    4fa8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    4faa:	440b      	add	r3, r1
    4fac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4fb0:	4413      	add	r3, r2
    4fb2:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    4fb4:	e122      	b.n	51fc <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    4fb6:	f240 0200 	movw	r2, #0
    4fba:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4fbe:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4fc0:	460b      	mov	r3, r1
    4fc2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4fc6:	440b      	add	r3, r1
    4fc8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4fcc:	4413      	add	r3, r2
    4fce:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4fd2:	791b      	ldrb	r3, [r3, #4]
    4fd4:	b2db      	uxtb	r3, r3
    4fd6:	f003 0360 	and.w	r3, r3, #96	; 0x60
    4fda:	ea4f 1353 	mov.w	r3, r3, lsr #5
    4fde:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    4fe0:	f64d 131c 	movw	r3, #55580	; 0xd91c
    4fe4:	f2c0 0300 	movt	r3, #0
    4fe8:	681b      	ldr	r3, [r3, #0]
    4fea:	f103 0390 	add.w	r3, r3, #144	; 0x90
    4fee:	461a      	mov	r2, r3
    4ff0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4ff2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4ff6:	f103 0301 	add.w	r3, r3, #1
    4ffa:	ea4f 0183 	mov.w	r1, r3, lsl #2
    4ffe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    5000:	440b      	add	r3, r1
    5002:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5006:	4413      	add	r3, r2
    5008:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    500a:	e0f7      	b.n	51fc <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    500c:	f240 0200 	movw	r2, #0
    5010:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5014:	6f79      	ldr	r1, [r7, #116]	; 0x74
    5016:	460b      	mov	r3, r1
    5018:	ea4f 0343 	mov.w	r3, r3, lsl #1
    501c:	440b      	add	r3, r1
    501e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5022:	4413      	add	r3, r2
    5024:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5028:	7a1b      	ldrb	r3, [r3, #8]
    502a:	b2db      	uxtb	r3, r3
    502c:	461a      	mov	r2, r3
    502e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    5030:	ea02 0303 	and.w	r3, r2, r3
    5034:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    5036:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    5038:	2b00      	cmp	r3, #0
    503a:	d10c      	bne.n	5056 <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    503c:	f64d 131c 	movw	r3, #55580	; 0xd91c
    5040:	f2c0 0300 	movt	r3, #0
    5044:	681b      	ldr	r3, [r3, #0]
    5046:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    504a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    504c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5050:	4413      	add	r3, r2
    5052:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    5054:	e0d2      	b.n	51fc <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    5056:	f64d 131c 	movw	r3, #55580	; 0xd91c
    505a:	f2c0 0300 	movt	r3, #0
    505e:	681b      	ldr	r3, [r3, #0]
    5060:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    5064:	461a      	mov	r2, r3
    5066:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    5068:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    506c:	4413      	add	r3, r2
    506e:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    5070:	e0c4      	b.n	51fc <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    5072:	f240 0200 	movw	r2, #0
    5076:	f2c4 0202 	movt	r2, #16386	; 0x4002
    507a:	6f79      	ldr	r1, [r7, #116]	; 0x74
    507c:	460b      	mov	r3, r1
    507e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5082:	440b      	add	r3, r1
    5084:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5088:	4413      	add	r3, r2
    508a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    508e:	791b      	ldrb	r3, [r3, #4]
    5090:	b2db      	uxtb	r3, r3
    5092:	461a      	mov	r2, r3
    5094:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5096:	ea02 0303 	and.w	r3, r2, r3
    509a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    509e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    50a2:	2b00      	cmp	r3, #0
    50a4:	d10c      	bne.n	50c0 <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    50a6:	f64d 131c 	movw	r3, #55580	; 0xd91c
    50aa:	f2c0 0300 	movt	r3, #0
    50ae:	681b      	ldr	r3, [r3, #0]
    50b0:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    50b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    50b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    50ba:	4413      	add	r3, r2
    50bc:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    50be:	e09d      	b.n	51fc <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    50c0:	f64d 131c 	movw	r3, #55580	; 0xd91c
    50c4:	f2c0 0300 	movt	r3, #0
    50c8:	681b      	ldr	r3, [r3, #0]
    50ca:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    50ce:	461a      	mov	r2, r3
    50d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    50d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    50d6:	f103 0301 	add.w	r3, r3, #1
    50da:	ea4f 0383 	mov.w	r3, r3, lsl #2
    50de:	4413      	add	r3, r2
    50e0:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    50e2:	e08b      	b.n	51fc <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    50e4:	f64d 1330 	movw	r3, #55600	; 0xd930
    50e8:	f2c0 0300 	movt	r3, #0
    50ec:	f107 0c08 	add.w	ip, r7, #8
    50f0:	461c      	mov	r4, r3
    50f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    50f4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    50f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    50fa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    50fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    5100:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5104:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    5108:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    510c:	79fa      	ldrb	r2, [r7, #7]
    510e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    5110:	ea02 0303 	and.w	r3, r2, r3
    5114:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5118:	f107 0290 	add.w	r2, r7, #144	; 0x90
    511c:	4413      	add	r3, r2
    511e:	f853 3c88 	ldr.w	r3, [r3, #-136]
    5122:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    5126:	f64d 131c 	movw	r3, #55580	; 0xd91c
    512a:	f2c0 0300 	movt	r3, #0
    512e:	681b      	ldr	r3, [r3, #0]
    5130:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    5134:	461a      	mov	r2, r3
    5136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    5138:	ea4f 0183 	mov.w	r1, r3, lsl #2
    513c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    5140:	440b      	add	r3, r1
    5142:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5146:	4413      	add	r3, r2
    5148:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    514a:	e057      	b.n	51fc <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    514c:	f240 0200 	movw	r2, #0
    5150:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5154:	6f79      	ldr	r1, [r7, #116]	; 0x74
    5156:	460b      	mov	r3, r1
    5158:	ea4f 0343 	mov.w	r3, r3, lsl #1
    515c:	440b      	add	r3, r1
    515e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5162:	4413      	add	r3, r2
    5164:	f503 7306 	add.w	r3, r3, #536	; 0x218
    5168:	791b      	ldrb	r3, [r3, #4]
    516a:	b2db      	uxtb	r3, r3
    516c:	f003 0301 	and.w	r3, r3, #1
    5170:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    5174:	f240 0200 	movw	r2, #0
    5178:	f2c4 0202 	movt	r2, #16386	; 0x4002
    517c:	6f79      	ldr	r1, [r7, #116]	; 0x74
    517e:	460b      	mov	r3, r1
    5180:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5184:	440b      	add	r3, r1
    5186:	ea4f 1303 	mov.w	r3, r3, lsl #4
    518a:	4413      	add	r3, r2
    518c:	f503 7306 	add.w	r3, r3, #536	; 0x218
    5190:	791b      	ldrb	r3, [r3, #4]
    5192:	b2db      	uxtb	r3, r3
    5194:	f003 0302 	and.w	r3, r3, #2
    5198:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    519c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    51a0:	2b00      	cmp	r3, #0
    51a2:	d003      	beq.n	51ac <get_calibration+0x2e4>
            {
                obd_mode = 1;
    51a4:	f04f 0301 	mov.w	r3, #1
    51a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    51ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    51b0:	2b00      	cmp	r3, #0
    51b2:	d003      	beq.n	51bc <get_calibration+0x2f4>
            {
                chopping_option = 1;
    51b4:	f04f 0301 	mov.w	r3, #1
    51b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    51bc:	f64d 131c 	movw	r3, #55580	; 0xd91c
    51c0:	f2c0 0300 	movt	r3, #0
    51c4:	681b      	ldr	r3, [r3, #0]
    51c6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    51ca:	461a      	mov	r2, r3
    51cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    51ce:	ea4f 0143 	mov.w	r1, r3, lsl #1
    51d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    51d6:	440b      	add	r3, r1
    51d8:	ea4f 0143 	mov.w	r1, r3, lsl #1
    51dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    51e0:	440b      	add	r3, r1
    51e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    51e6:	4413      	add	r3, r2
    51e8:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    51ea:	e007      	b.n	51fc <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    51ec:	683b      	ldr	r3, [r7, #0]
    51ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    51f2:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    51f4:	683b      	ldr	r3, [r7, #0]
    51f6:	f04f 0200 	mov.w	r2, #0
    51fa:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    51fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    51fe:	2b00      	cmp	r3, #0
    5200:	d007      	beq.n	5212 <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    5202:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    5204:	881a      	ldrh	r2, [r3, #0]
    5206:	683b      	ldr	r3, [r7, #0]
    5208:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    520a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    520c:	885a      	ldrh	r2, [r3, #2]
    520e:	683b      	ldr	r3, [r7, #0]
    5210:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    5212:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    5214:	f24d 7308 	movw	r3, #55048	; 0xd708
    5218:	f2c0 0300 	movt	r3, #0
    521c:	5c9b      	ldrb	r3, [r3, r2]
    521e:	2b00      	cmp	r3, #0
    5220:	d008      	beq.n	5234 <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    5222:	f64d 131c 	movw	r3, #55580	; 0xd91c
    5226:	f2c0 0300 	movt	r3, #0
    522a:	681b      	ldr	r3, [r3, #0]
    522c:	8b9a      	ldrh	r2, [r3, #28]
    522e:	683b      	ldr	r3, [r7, #0]
    5230:	801a      	strh	r2, [r3, #0]
    5232:	e003      	b.n	523c <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    5234:	683b      	ldr	r3, [r7, #0]
    5236:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    523a:	801a      	strh	r2, [r3, #0]
    }
}
    523c:	f107 0790 	add.w	r7, r7, #144	; 0x90
    5240:	46bd      	mov	sp, r7
    5242:	bc90      	pop	{r4, r7}
    5244:	4770      	bx	lr
    5246:	bf00      	nop

00005248 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    5248:	b480      	push	{r7}
    524a:	b087      	sub	sp, #28
    524c:	af00      	add	r7, sp, #0
    524e:	4603      	mov	r3, r0
    5250:	60b9      	str	r1, [r7, #8]
    5252:	607a      	str	r2, [r7, #4]
    5254:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    5256:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    525a:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    525c:	7bfa      	ldrb	r2, [r7, #15]
    525e:	f24d 7320 	movw	r3, #55072	; 0xd720
    5262:	f2c0 0300 	movt	r3, #0
    5266:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    526a:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    526c:	7bfb      	ldrb	r3, [r7, #15]
    526e:	f24d 7220 	movw	r2, #55072	; 0xd720
    5272:	f2c0 0200 	movt	r2, #0
    5276:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    527a:	4413      	add	r3, r2
    527c:	885b      	ldrh	r3, [r3, #2]
    527e:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    5280:	f240 0300 	movw	r3, #0
    5284:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5288:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    528a:	f240 0200 	movw	r2, #0
    528e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5292:	8a39      	ldrh	r1, [r7, #16]
    5294:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    5298:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    529c:	697a      	ldr	r2, [r7, #20]
    529e:	ea01 0102 	and.w	r1, r1, r2
    52a2:	68ba      	ldr	r2, [r7, #8]
    52a4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    52a8:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    52ac:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    52b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    52b4:	f240 0300 	movw	r3, #0
    52b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    52bc:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    52be:	f240 0200 	movw	r2, #0
    52c2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    52c6:	8a79      	ldrh	r1, [r7, #18]
    52c8:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    52cc:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    52d0:	697a      	ldr	r2, [r7, #20]
    52d2:	ea01 0102 	and.w	r1, r1, r2
    52d6:	687a      	ldr	r2, [r7, #4]
    52d8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    52dc:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    52e0:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    52e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    52e8:	f107 071c 	add.w	r7, r7, #28
    52ec:	46bd      	mov	sp, r7
    52ee:	bc80      	pop	{r7}
    52f0:	4770      	bx	lr
    52f2:	bf00      	nop

000052f4 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    52f4:	b580      	push	{r7, lr}
    52f6:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    52f8:	f7fe fcfe 	bl	3cf8 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    52fc:	f7fd ffce 	bl	329c <ace_init_convert>
}
    5300:	bd80      	pop	{r7, pc}
    5302:	bf00      	nop

00005304 <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    5304:	b480      	push	{r7}
    5306:	b083      	sub	sp, #12
    5308:	af00      	add	r7, sp, #0
    530a:	4603      	mov	r3, r0
    530c:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    530e:	f240 0300 	movw	r3, #0
    5312:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5316:	79fa      	ldrb	r2, [r7, #7]
    5318:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    531c:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    5320:	b2d2      	uxtb	r2, r2
    5322:	651a      	str	r2, [r3, #80]	; 0x50
}
    5324:	f107 070c 	add.w	r7, r7, #12
    5328:	46bd      	mov	sp, r7
    532a:	bc80      	pop	{r7}
    532c:	4770      	bx	lr
    532e:	bf00      	nop

00005330 <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    5330:	b480      	push	{r7}
    5332:	b085      	sub	sp, #20
    5334:	af00      	add	r7, sp, #0
    5336:	4603      	mov	r3, r0
    5338:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    533a:	f04f 0300 	mov.w	r3, #0
    533e:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    5340:	79fb      	ldrb	r3, [r7, #7]
    5342:	2b02      	cmp	r3, #2
    5344:	d900      	bls.n	5348 <ACE_get_adc_result+0x18>
    5346:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    5348:	79fb      	ldrb	r3, [r7, #7]
    534a:	2b02      	cmp	r3, #2
    534c:	d81b      	bhi.n	5386 <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    534e:	79fa      	ldrb	r2, [r7, #7]
    5350:	f64d 1378 	movw	r3, #55672	; 0xd978
    5354:	f2c0 0300 	movt	r3, #0
    5358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    535c:	681b      	ldr	r3, [r3, #0]
    535e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    5362:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    5364:	68fb      	ldr	r3, [r7, #12]
    5366:	2b00      	cmp	r3, #0
    5368:	d0f1      	beq.n	534e <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    536a:	79fa      	ldrb	r2, [r7, #7]
    536c:	f64d 1378 	movw	r3, #55672	; 0xd978
    5370:	f2c0 0300 	movt	r3, #0
    5374:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5378:	681b      	ldr	r3, [r3, #0]
    537a:	b29b      	uxth	r3, r3
    537c:	ea4f 5303 	mov.w	r3, r3, lsl #20
    5380:	ea4f 5313 	mov.w	r3, r3, lsr #20
    5384:	817b      	strh	r3, [r7, #10]
    }
    return result;
    5386:	897b      	ldrh	r3, [r7, #10]
}
    5388:	4618      	mov	r0, r3
    538a:	f107 0714 	add.w	r7, r7, #20
    538e:	46bd      	mov	sp, r7
    5390:	bc80      	pop	{r7}
    5392:	4770      	bx	lr

00005394 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    5394:	b490      	push	{r4, r7}
    5396:	b086      	sub	sp, #24
    5398:	af00      	add	r7, sp, #0
    539a:	71f8      	strb	r0, [r7, #7]
    539c:	71b9      	strb	r1, [r7, #6]
    539e:	717a      	strb	r2, [r7, #5]
    53a0:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    53a2:	79fb      	ldrb	r3, [r7, #7]
    53a4:	2b02      	cmp	r3, #2
    53a6:	d900      	bls.n	53aa <ACE_configure_sdd+0x16>
    53a8:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    53aa:	79fb      	ldrb	r3, [r7, #7]
    53ac:	2b02      	cmp	r3, #2
    53ae:	f200 80bc 	bhi.w	552a <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    53b2:	f64d 12c4 	movw	r2, #55748	; 0xd9c4
    53b6:	f2c0 0200 	movt	r2, #0
    53ba:	f107 030c 	add.w	r3, r7, #12
    53be:	6812      	ldr	r2, [r2, #0]
    53c0:	4611      	mov	r1, r2
    53c2:	8019      	strh	r1, [r3, #0]
    53c4:	f103 0302 	add.w	r3, r3, #2
    53c8:	ea4f 4212 	mov.w	r2, r2, lsr #16
    53cc:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    53ce:	f04f 0301 	mov.w	r3, #1
    53d2:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    53d4:	f04f 0300 	mov.w	r3, #0
    53d8:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    53da:	79fb      	ldrb	r3, [r7, #7]
    53dc:	f107 0218 	add.w	r2, r7, #24
    53e0:	4413      	add	r3, r2
    53e2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    53e6:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    53e8:	f240 0300 	movw	r3, #0
    53ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
    53f0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    53f4:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    53f6:	f240 0300 	movw	r3, #0
    53fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    53fe:	f04f 0200 	mov.w	r2, #0
    5402:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    5406:	f240 0200 	movw	r2, #0
    540a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    540e:	7c79      	ldrb	r1, [r7, #17]
    5410:	460b      	mov	r3, r1
    5412:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5416:	440b      	add	r3, r1
    5418:	ea4f 1303 	mov.w	r3, r3, lsl #4
    541c:	4413      	add	r3, r2
    541e:	f503 7306 	add.w	r3, r3, #536	; 0x218
    5422:	797a      	ldrb	r2, [r7, #5]
    5424:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    5426:	797b      	ldrb	r3, [r7, #5]
    5428:	f003 0301 	and.w	r3, r3, #1
    542c:	b2db      	uxtb	r3, r3
    542e:	2b00      	cmp	r3, #0
    5430:	d002      	beq.n	5438 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    5432:	f04f 0300 	mov.w	r3, #0
    5436:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    5438:	797b      	ldrb	r3, [r7, #5]
    543a:	f003 0302 	and.w	r3, r3, #2
    543e:	2b00      	cmp	r3, #0
    5440:	d002      	beq.n	5448 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    5442:	f04f 0301 	mov.w	r3, #1
    5446:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    5448:	f240 0200 	movw	r2, #0
    544c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5450:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    5452:	f64d 13b4 	movw	r3, #55732	; 0xd9b4
    5456:	f2c0 0300 	movt	r3, #0
    545a:	681b      	ldr	r3, [r3, #0]
    545c:	79fc      	ldrb	r4, [r7, #7]
    545e:	f897 c012 	ldrb.w	ip, [r7, #18]
    5462:	7cf8      	ldrb	r0, [r7, #19]
    5464:	ea4f 0444 	mov.w	r4, r4, lsl #1
    5468:	44a4      	add	ip, r4
    546a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    546e:	4460      	add	r0, ip
    5470:	4403      	add	r3, r0
    5472:	f103 0380 	add.w	r3, r3, #128	; 0x80
    5476:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    5478:	460b      	mov	r3, r1
    547a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    547e:	440b      	add	r3, r1
    5480:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5484:	4413      	add	r3, r2
    5486:	f503 7304 	add.w	r3, r3, #528	; 0x210
    548a:	4602      	mov	r2, r0
    548c:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    548e:	f240 0300 	movw	r3, #0
    5492:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5496:	697a      	ldr	r2, [r7, #20]
    5498:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    549c:	79fa      	ldrb	r2, [r7, #7]
    549e:	f64d 1384 	movw	r3, #55684	; 0xd984
    54a2:	f2c0 0300 	movt	r3, #0
    54a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    54aa:	79ba      	ldrb	r2, [r7, #6]
    54ac:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    54ae:	79fa      	ldrb	r2, [r7, #7]
    54b0:	f64d 1384 	movw	r3, #55684	; 0xd984
    54b4:	f2c0 0300 	movt	r3, #0
    54b8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    54bc:	79f9      	ldrb	r1, [r7, #7]
    54be:	f64d 1384 	movw	r3, #55684	; 0xd984
    54c2:	f2c0 0300 	movt	r3, #0
    54c6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    54ca:	681b      	ldr	r3, [r3, #0]
    54cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    54d0:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    54d2:	793b      	ldrb	r3, [r7, #4]
    54d4:	2b00      	cmp	r3, #0
    54d6:	d115      	bne.n	5504 <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    54d8:	f240 0300 	movw	r3, #0
    54dc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    54e0:	f240 0200 	movw	r2, #0
    54e4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    54e8:	6911      	ldr	r1, [r2, #16]
    54ea:	79f8      	ldrb	r0, [r7, #7]
    54ec:	f64d 1290 	movw	r2, #55696	; 0xd990
    54f0:	f2c0 0200 	movt	r2, #0
    54f4:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    54f8:	ea6f 0202 	mvn.w	r2, r2
    54fc:	ea01 0202 	and.w	r2, r1, r2
    5500:	611a      	str	r2, [r3, #16]
    5502:	e012      	b.n	552a <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    5504:	f240 0300 	movw	r3, #0
    5508:	f2c4 0302 	movt	r3, #16386	; 0x4002
    550c:	f240 0200 	movw	r2, #0
    5510:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5514:	6911      	ldr	r1, [r2, #16]
    5516:	79f8      	ldrb	r0, [r7, #7]
    5518:	f64d 1290 	movw	r2, #55696	; 0xd990
    551c:	f2c0 0200 	movt	r2, #0
    5520:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    5524:	ea41 0202 	orr.w	r2, r1, r2
    5528:	611a      	str	r2, [r3, #16]
        }
    }
}
    552a:	f107 0718 	add.w	r7, r7, #24
    552e:	46bd      	mov	sp, r7
    5530:	bc90      	pop	{r4, r7}
    5532:	4770      	bx	lr

00005534 <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    5534:	b480      	push	{r7}
    5536:	b083      	sub	sp, #12
    5538:	af00      	add	r7, sp, #0
    553a:	4603      	mov	r3, r0
    553c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    553e:	79fb      	ldrb	r3, [r7, #7]
    5540:	2b02      	cmp	r3, #2
    5542:	d900      	bls.n	5546 <ACE_enable_sdd+0x12>
    5544:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    5546:	79fb      	ldrb	r3, [r7, #7]
    5548:	2b02      	cmp	r3, #2
    554a:	d811      	bhi.n	5570 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    554c:	79fa      	ldrb	r2, [r7, #7]
    554e:	f64d 1384 	movw	r3, #55684	; 0xd984
    5552:	f2c0 0300 	movt	r3, #0
    5556:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    555a:	79f9      	ldrb	r1, [r7, #7]
    555c:	f64d 1384 	movw	r3, #55684	; 0xd984
    5560:	f2c0 0300 	movt	r3, #0
    5564:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    5568:	681b      	ldr	r3, [r3, #0]
    556a:	f043 0320 	orr.w	r3, r3, #32
    556e:	6013      	str	r3, [r2, #0]
    }
}
    5570:	f107 070c 	add.w	r7, r7, #12
    5574:	46bd      	mov	sp, r7
    5576:	bc80      	pop	{r7}
    5578:	4770      	bx	lr
    557a:	bf00      	nop

0000557c <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    557c:	b480      	push	{r7}
    557e:	b083      	sub	sp, #12
    5580:	af00      	add	r7, sp, #0
    5582:	4603      	mov	r3, r0
    5584:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    5586:	79fb      	ldrb	r3, [r7, #7]
    5588:	2b02      	cmp	r3, #2
    558a:	d900      	bls.n	558e <ACE_disable_sdd+0x12>
    558c:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    558e:	79fb      	ldrb	r3, [r7, #7]
    5590:	2b02      	cmp	r3, #2
    5592:	d811      	bhi.n	55b8 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    5594:	79fa      	ldrb	r2, [r7, #7]
    5596:	f64d 1384 	movw	r3, #55684	; 0xd984
    559a:	f2c0 0300 	movt	r3, #0
    559e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    55a2:	79f9      	ldrb	r1, [r7, #7]
    55a4:	f64d 1384 	movw	r3, #55684	; 0xd984
    55a8:	f2c0 0300 	movt	r3, #0
    55ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    55b0:	681b      	ldr	r3, [r3, #0]
    55b2:	f023 0320 	bic.w	r3, r3, #32
    55b6:	6013      	str	r3, [r2, #0]
    }
}
    55b8:	f107 070c 	add.w	r7, r7, #12
    55bc:	46bd      	mov	sp, r7
    55be:	bc80      	pop	{r7}
    55c0:	4770      	bx	lr
    55c2:	bf00      	nop

000055c4 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    55c4:	b480      	push	{r7}
    55c6:	b083      	sub	sp, #12
    55c8:	af00      	add	r7, sp, #0
    55ca:	4603      	mov	r3, r0
    55cc:	6039      	str	r1, [r7, #0]
    55ce:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    55d0:	79fb      	ldrb	r3, [r7, #7]
    55d2:	2b02      	cmp	r3, #2
    55d4:	d900      	bls.n	55d8 <ACE_set_sdd_value+0x14>
    55d6:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    55d8:	79fb      	ldrb	r3, [r7, #7]
    55da:	2b02      	cmp	r3, #2
    55dc:	d813      	bhi.n	5606 <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    55de:	79fa      	ldrb	r2, [r7, #7]
    55e0:	f64d 13a8 	movw	r3, #55720	; 0xd9a8
    55e4:	f2c0 0300 	movt	r3, #0
    55e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    55ec:	683a      	ldr	r2, [r7, #0]
    55ee:	ea4f 4212 	mov.w	r2, r2, lsr #16
    55f2:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    55f4:	79fa      	ldrb	r2, [r7, #7]
    55f6:	f64d 139c 	movw	r3, #55708	; 0xd99c
    55fa:	f2c0 0300 	movt	r3, #0
    55fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5602:	683a      	ldr	r2, [r7, #0]
    5604:	601a      	str	r2, [r3, #0]
    }
}
    5606:	f107 070c 	add.w	r7, r7, #12
    560a:	46bd      	mov	sp, r7
    560c:	bc80      	pop	{r7}
    560e:	4770      	bx	lr

00005610 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    5610:	b480      	push	{r7}
    5612:	b087      	sub	sp, #28
    5614:	af00      	add	r7, sp, #0
    5616:	60f8      	str	r0, [r7, #12]
    5618:	60b9      	str	r1, [r7, #8]
    561a:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    561c:	f240 0300 	movw	r3, #0
    5620:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5624:	691b      	ldr	r3, [r3, #16]
    5626:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    5628:	68fb      	ldr	r3, [r7, #12]
    562a:	f1b3 3fff 	cmp.w	r3, #4294967295
    562e:	d012      	beq.n	5656 <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    5630:	f240 0300 	movw	r3, #0
    5634:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5638:	68fa      	ldr	r2, [r7, #12]
    563a:	ea4f 4212 	mov.w	r2, r2, lsr #16
    563e:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    5640:	f240 0300 	movw	r3, #0
    5644:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5648:	68fa      	ldr	r2, [r7, #12]
    564a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    564e:	697b      	ldr	r3, [r7, #20]
    5650:	f043 0301 	orr.w	r3, r3, #1
    5654:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    5656:	68bb      	ldr	r3, [r7, #8]
    5658:	f1b3 3fff 	cmp.w	r3, #4294967295
    565c:	d013      	beq.n	5686 <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    565e:	f240 0300 	movw	r3, #0
    5662:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5666:	68ba      	ldr	r2, [r7, #8]
    5668:	ea4f 4212 	mov.w	r2, r2, lsr #16
    566c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    5670:	f240 0300 	movw	r3, #0
    5674:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5678:	68ba      	ldr	r2, [r7, #8]
    567a:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    567e:	697b      	ldr	r3, [r7, #20]
    5680:	f043 0302 	orr.w	r3, r3, #2
    5684:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    5686:	687b      	ldr	r3, [r7, #4]
    5688:	f1b3 3fff 	cmp.w	r3, #4294967295
    568c:	d01c      	beq.n	56c8 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    568e:	f240 0300 	movw	r3, #0
    5692:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5696:	687a      	ldr	r2, [r7, #4]
    5698:	ea4f 4212 	mov.w	r2, r2, lsr #16
    569c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    56a0:	f240 0300 	movw	r3, #0
    56a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    56a8:	687a      	ldr	r2, [r7, #4]
    56aa:	ea4f 2212 	mov.w	r2, r2, lsr #8
    56ae:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    56b2:	f240 0300 	movw	r3, #0
    56b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    56ba:	687a      	ldr	r2, [r7, #4]
    56bc:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    56c0:	697b      	ldr	r3, [r7, #20]
    56c2:	f043 0304 	orr.w	r3, r3, #4
    56c6:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    56c8:	f240 0300 	movw	r3, #0
    56cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    56d0:	697a      	ldr	r2, [r7, #20]
    56d2:	611a      	str	r2, [r3, #16]
}
    56d4:	f107 071c 	add.w	r7, r7, #28
    56d8:	46bd      	mov	sp, r7
    56da:	bc80      	pop	{r7}
    56dc:	4770      	bx	lr
    56de:	bf00      	nop

000056e0 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    56e0:	b480      	push	{r7}
    56e2:	b087      	sub	sp, #28
    56e4:	af00      	add	r7, sp, #0
    56e6:	4602      	mov	r2, r0
    56e8:	460b      	mov	r3, r1
    56ea:	71fa      	strb	r2, [r7, #7]
    56ec:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    56ee:	79fb      	ldrb	r3, [r7, #7]
    56f0:	f003 0301 	and.w	r3, r3, #1
    56f4:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    56f6:	79fb      	ldrb	r3, [r7, #7]
    56f8:	2b09      	cmp	r3, #9
    56fa:	d900      	bls.n	56fe <ACE_set_comp_reference+0x1e>
    56fc:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    56fe:	79bb      	ldrb	r3, [r7, #6]
    5700:	2b03      	cmp	r3, #3
    5702:	d900      	bls.n	5706 <ACE_set_comp_reference+0x26>
    5704:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    5706:	693b      	ldr	r3, [r7, #16]
    5708:	2b00      	cmp	r3, #0
    570a:	d100      	bne.n	570e <ACE_set_comp_reference+0x2e>
    570c:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    570e:	79fb      	ldrb	r3, [r7, #7]
    5710:	2b09      	cmp	r3, #9
    5712:	f200 80b9 	bhi.w	5888 <ACE_set_comp_reference+0x1a8>
    5716:	79bb      	ldrb	r3, [r7, #6]
    5718:	2b03      	cmp	r3, #3
    571a:	f200 80b5 	bhi.w	5888 <ACE_set_comp_reference+0x1a8>
    571e:	693b      	ldr	r3, [r7, #16]
    5720:	2b00      	cmp	r3, #0
    5722:	f000 80b1 	beq.w	5888 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    5726:	79fa      	ldrb	r2, [r7, #7]
    5728:	f64d 13b8 	movw	r3, #55736	; 0xd9b8
    572c:	f2c0 0300 	movt	r3, #0
    5730:	5c9b      	ldrb	r3, [r3, r2]
    5732:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    5734:	f240 0300 	movw	r3, #0
    5738:	f2c4 0302 	movt	r3, #16386	; 0x4002
    573c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5740:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    5742:	f240 0300 	movw	r3, #0
    5746:	f2c4 0302 	movt	r3, #16386	; 0x4002
    574a:	f04f 0200 	mov.w	r2, #0
    574e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    5752:	79bb      	ldrb	r3, [r7, #6]
    5754:	2b03      	cmp	r3, #3
    5756:	d146      	bne.n	57e6 <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    5758:	f240 0100 	movw	r1, #0
    575c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5760:	7bf8      	ldrb	r0, [r7, #15]
    5762:	f240 0200 	movw	r2, #0
    5766:	f2c4 0202 	movt	r2, #16386	; 0x4002
    576a:	f897 c00f 	ldrb.w	ip, [r7, #15]
    576e:	4663      	mov	r3, ip
    5770:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5774:	4463      	add	r3, ip
    5776:	ea4f 1303 	mov.w	r3, r3, lsl #4
    577a:	4413      	add	r3, r2
    577c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5780:	791b      	ldrb	r3, [r3, #4]
    5782:	b2db      	uxtb	r3, r3
    5784:	461a      	mov	r2, r3
    5786:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    578a:	4603      	mov	r3, r0
    578c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5790:	4403      	add	r3, r0
    5792:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5796:	440b      	add	r3, r1
    5798:	f503 730a 	add.w	r3, r3, #552	; 0x228
    579c:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    579e:	f240 0100 	movw	r1, #0
    57a2:	f2c4 0102 	movt	r1, #16386	; 0x4002
    57a6:	7bf8      	ldrb	r0, [r7, #15]
    57a8:	f240 0200 	movw	r2, #0
    57ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
    57b0:	f897 c00f 	ldrb.w	ip, [r7, #15]
    57b4:	4663      	mov	r3, ip
    57b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    57ba:	4463      	add	r3, ip
    57bc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    57c0:	4413      	add	r3, r2
    57c2:	f503 730a 	add.w	r3, r3, #552	; 0x228
    57c6:	7a1b      	ldrb	r3, [r3, #8]
    57c8:	b2db      	uxtb	r3, r3
    57ca:	461a      	mov	r2, r3
    57cc:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    57d0:	4603      	mov	r3, r0
    57d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    57d6:	4403      	add	r3, r0
    57d8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    57dc:	440b      	add	r3, r1
    57de:	f503 730a 	add.w	r3, r3, #552	; 0x228
    57e2:	721a      	strb	r2, [r3, #8]
    57e4:	e049      	b.n	587a <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    57e6:	f240 0200 	movw	r2, #0
    57ea:	f2c4 0202 	movt	r2, #16386	; 0x4002
    57ee:	7bf8      	ldrb	r0, [r7, #15]
    57f0:	f240 0100 	movw	r1, #0
    57f4:	f2c4 0102 	movt	r1, #16386	; 0x4002
    57f8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    57fc:	4663      	mov	r3, ip
    57fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5802:	4463      	add	r3, ip
    5804:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5808:	440b      	add	r3, r1
    580a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    580e:	791b      	ldrb	r3, [r3, #4]
    5810:	b2db      	uxtb	r3, r3
    5812:	f043 0320 	orr.w	r3, r3, #32
    5816:	b2d9      	uxtb	r1, r3
    5818:	4603      	mov	r3, r0
    581a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    581e:	4403      	add	r3, r0
    5820:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5824:	4413      	add	r3, r2
    5826:	f503 730a 	add.w	r3, r3, #552	; 0x228
    582a:	460a      	mov	r2, r1
    582c:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    582e:	f240 0200 	movw	r2, #0
    5832:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5836:	7bf8      	ldrb	r0, [r7, #15]
    5838:	f240 0100 	movw	r1, #0
    583c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5840:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5844:	4663      	mov	r3, ip
    5846:	ea4f 0343 	mov.w	r3, r3, lsl #1
    584a:	4463      	add	r3, ip
    584c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5850:	440b      	add	r3, r1
    5852:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5856:	7a1b      	ldrb	r3, [r3, #8]
    5858:	b2db      	uxtb	r3, r3
    585a:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    585e:	79b9      	ldrb	r1, [r7, #6]
    5860:	440b      	add	r3, r1
    5862:	b2d9      	uxtb	r1, r3
    5864:	4603      	mov	r3, r0
    5866:	ea4f 0343 	mov.w	r3, r3, lsl #1
    586a:	4403      	add	r3, r0
    586c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5870:	4413      	add	r3, r2
    5872:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5876:	460a      	mov	r2, r1
    5878:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    587a:	f240 0300 	movw	r3, #0
    587e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5882:	697a      	ldr	r2, [r7, #20]
    5884:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5888:	f107 071c 	add.w	r7, r7, #28
    588c:	46bd      	mov	sp, r7
    588e:	bc80      	pop	{r7}
    5890:	4770      	bx	lr
    5892:	bf00      	nop

00005894 <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    5894:	b480      	push	{r7}
    5896:	b087      	sub	sp, #28
    5898:	af00      	add	r7, sp, #0
    589a:	4602      	mov	r2, r0
    589c:	460b      	mov	r3, r1
    589e:	71fa      	strb	r2, [r7, #7]
    58a0:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    58a2:	79fb      	ldrb	r3, [r7, #7]
    58a4:	2b09      	cmp	r3, #9
    58a6:	d900      	bls.n	58aa <ACE_set_comp_hysteresis+0x16>
    58a8:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    58aa:	79bb      	ldrb	r3, [r7, #6]
    58ac:	2b03      	cmp	r3, #3
    58ae:	d900      	bls.n	58b2 <ACE_set_comp_hysteresis+0x1e>
    58b0:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    58b2:	79fb      	ldrb	r3, [r7, #7]
    58b4:	2b09      	cmp	r3, #9
    58b6:	d87b      	bhi.n	59b0 <ACE_set_comp_hysteresis+0x11c>
    58b8:	79bb      	ldrb	r3, [r7, #6]
    58ba:	2b03      	cmp	r3, #3
    58bc:	d878      	bhi.n	59b0 <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    58be:	79fa      	ldrb	r2, [r7, #7]
    58c0:	f64d 13b8 	movw	r3, #55736	; 0xd9b8
    58c4:	f2c0 0300 	movt	r3, #0
    58c8:	5c9b      	ldrb	r3, [r3, r2]
    58ca:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    58cc:	79fb      	ldrb	r3, [r7, #7]
    58ce:	f003 0301 	and.w	r3, r3, #1
    58d2:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    58d4:	f240 0300 	movw	r3, #0
    58d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    58dc:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    58e0:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    58e2:	f240 0300 	movw	r3, #0
    58e6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    58ea:	f04f 0200 	mov.w	r2, #0
    58ee:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    58f2:	693b      	ldr	r3, [r7, #16]
    58f4:	2b00      	cmp	r3, #0
    58f6:	d02a      	beq.n	594e <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    58f8:	f240 0200 	movw	r2, #0
    58fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5900:	7bf8      	ldrb	r0, [r7, #15]
    5902:	f240 0100 	movw	r1, #0
    5906:	f2c4 0102 	movt	r1, #16386	; 0x4002
    590a:	f897 c00f 	ldrb.w	ip, [r7, #15]
    590e:	4663      	mov	r3, ip
    5910:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5914:	4463      	add	r3, ip
    5916:	ea4f 1303 	mov.w	r3, r3, lsl #4
    591a:	440b      	add	r3, r1
    591c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5920:	791b      	ldrb	r3, [r3, #4]
    5922:	b2db      	uxtb	r3, r3
    5924:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    5928:	79b9      	ldrb	r1, [r7, #6]
    592a:	ea4f 1181 	mov.w	r1, r1, lsl #6
    592e:	b2c9      	uxtb	r1, r1
    5930:	ea43 0301 	orr.w	r3, r3, r1
    5934:	b2d9      	uxtb	r1, r3
    5936:	4603      	mov	r3, r0
    5938:	ea4f 0343 	mov.w	r3, r3, lsl #1
    593c:	4403      	add	r3, r0
    593e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5942:	4413      	add	r3, r2
    5944:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5948:	460a      	mov	r2, r1
    594a:	711a      	strb	r2, [r3, #4]
    594c:	e029      	b.n	59a2 <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    594e:	f240 0200 	movw	r2, #0
    5952:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5956:	7bf8      	ldrb	r0, [r7, #15]
    5958:	f240 0100 	movw	r1, #0
    595c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5960:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5964:	4663      	mov	r3, ip
    5966:	ea4f 0343 	mov.w	r3, r3, lsl #1
    596a:	4463      	add	r3, ip
    596c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5970:	440b      	add	r3, r1
    5972:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5976:	7a1b      	ldrb	r3, [r3, #8]
    5978:	b2db      	uxtb	r3, r3
    597a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    597e:	79b9      	ldrb	r1, [r7, #6]
    5980:	ea4f 1181 	mov.w	r1, r1, lsl #6
    5984:	b2c9      	uxtb	r1, r1
    5986:	ea43 0301 	orr.w	r3, r3, r1
    598a:	b2d9      	uxtb	r1, r3
    598c:	4603      	mov	r3, r0
    598e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5992:	4403      	add	r3, r0
    5994:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5998:	4413      	add	r3, r2
    599a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    599e:	460a      	mov	r2, r1
    59a0:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    59a2:	f240 0300 	movw	r3, #0
    59a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    59aa:	697a      	ldr	r2, [r7, #20]
    59ac:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    59b0:	f107 071c 	add.w	r7, r7, #28
    59b4:	46bd      	mov	sp, r7
    59b6:	bc80      	pop	{r7}
    59b8:	4770      	bx	lr
    59ba:	bf00      	nop

000059bc <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    59bc:	b480      	push	{r7}
    59be:	b087      	sub	sp, #28
    59c0:	af00      	add	r7, sp, #0
    59c2:	4603      	mov	r3, r0
    59c4:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    59c6:	79fb      	ldrb	r3, [r7, #7]
    59c8:	2b09      	cmp	r3, #9
    59ca:	d900      	bls.n	59ce <ACE_enable_comp+0x12>
    59cc:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    59ce:	79fb      	ldrb	r3, [r7, #7]
    59d0:	2b09      	cmp	r3, #9
    59d2:	d86c      	bhi.n	5aae <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    59d4:	79fa      	ldrb	r2, [r7, #7]
    59d6:	f64d 13b8 	movw	r3, #55736	; 0xd9b8
    59da:	f2c0 0300 	movt	r3, #0
    59de:	5c9b      	ldrb	r3, [r3, r2]
    59e0:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    59e2:	79fb      	ldrb	r3, [r7, #7]
    59e4:	f003 0301 	and.w	r3, r3, #1
    59e8:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    59ea:	f240 0300 	movw	r3, #0
    59ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
    59f2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    59f6:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    59f8:	f240 0300 	movw	r3, #0
    59fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5a00:	f04f 0200 	mov.w	r2, #0
    5a04:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    5a08:	693b      	ldr	r3, [r7, #16]
    5a0a:	2b00      	cmp	r3, #0
    5a0c:	d024      	beq.n	5a58 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    5a0e:	f240 0200 	movw	r2, #0
    5a12:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5a16:	7bf8      	ldrb	r0, [r7, #15]
    5a18:	f240 0100 	movw	r1, #0
    5a1c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5a20:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5a24:	4663      	mov	r3, ip
    5a26:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a2a:	4463      	add	r3, ip
    5a2c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5a30:	440b      	add	r3, r1
    5a32:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5a36:	791b      	ldrb	r3, [r3, #4]
    5a38:	b2db      	uxtb	r3, r3
    5a3a:	f043 0310 	orr.w	r3, r3, #16
    5a3e:	b2d9      	uxtb	r1, r3
    5a40:	4603      	mov	r3, r0
    5a42:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a46:	4403      	add	r3, r0
    5a48:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5a4c:	4413      	add	r3, r2
    5a4e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5a52:	460a      	mov	r2, r1
    5a54:	711a      	strb	r2, [r3, #4]
    5a56:	e023      	b.n	5aa0 <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    5a58:	f240 0200 	movw	r2, #0
    5a5c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5a60:	7bf8      	ldrb	r0, [r7, #15]
    5a62:	f240 0100 	movw	r1, #0
    5a66:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5a6a:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5a6e:	4663      	mov	r3, ip
    5a70:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a74:	4463      	add	r3, ip
    5a76:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5a7a:	440b      	add	r3, r1
    5a7c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5a80:	7a1b      	ldrb	r3, [r3, #8]
    5a82:	b2db      	uxtb	r3, r3
    5a84:	f043 0310 	orr.w	r3, r3, #16
    5a88:	b2d9      	uxtb	r1, r3
    5a8a:	4603      	mov	r3, r0
    5a8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5a90:	4403      	add	r3, r0
    5a92:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5a96:	4413      	add	r3, r2
    5a98:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5a9c:	460a      	mov	r2, r1
    5a9e:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5aa0:	f240 0300 	movw	r3, #0
    5aa4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5aa8:	697a      	ldr	r2, [r7, #20]
    5aaa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5aae:	f107 071c 	add.w	r7, r7, #28
    5ab2:	46bd      	mov	sp, r7
    5ab4:	bc80      	pop	{r7}
    5ab6:	4770      	bx	lr

00005ab8 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    5ab8:	b480      	push	{r7}
    5aba:	b087      	sub	sp, #28
    5abc:	af00      	add	r7, sp, #0
    5abe:	4603      	mov	r3, r0
    5ac0:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5ac2:	79fb      	ldrb	r3, [r7, #7]
    5ac4:	2b09      	cmp	r3, #9
    5ac6:	d900      	bls.n	5aca <ACE_disable_comp+0x12>
    5ac8:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    5aca:	79fb      	ldrb	r3, [r7, #7]
    5acc:	2b09      	cmp	r3, #9
    5ace:	d86a      	bhi.n	5ba6 <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    5ad0:	79fa      	ldrb	r2, [r7, #7]
    5ad2:	f64d 13b8 	movw	r3, #55736	; 0xd9b8
    5ad6:	f2c0 0300 	movt	r3, #0
    5ada:	5c9b      	ldrb	r3, [r3, r2]
    5adc:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    5ade:	79fb      	ldrb	r3, [r7, #7]
    5ae0:	f003 0301 	and.w	r3, r3, #1
    5ae4:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    5ae6:	f240 0300 	movw	r3, #0
    5aea:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5aee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5af2:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    5af4:	f240 0300 	movw	r3, #0
    5af8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5afc:	f04f 0200 	mov.w	r2, #0
    5b00:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    5b04:	693b      	ldr	r3, [r7, #16]
    5b06:	2b00      	cmp	r3, #0
    5b08:	d023      	beq.n	5b52 <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    5b0a:	f240 0100 	movw	r1, #0
    5b0e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5b12:	7bf8      	ldrb	r0, [r7, #15]
    5b14:	f240 0200 	movw	r2, #0
    5b18:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5b1c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5b20:	4663      	mov	r3, ip
    5b22:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5b26:	4463      	add	r3, ip
    5b28:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5b2c:	4413      	add	r3, r2
    5b2e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5b32:	791b      	ldrb	r3, [r3, #4]
    5b34:	b2db      	uxtb	r3, r3
    5b36:	461a      	mov	r2, r3
    5b38:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    5b3c:	4603      	mov	r3, r0
    5b3e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5b42:	4403      	add	r3, r0
    5b44:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5b48:	440b      	add	r3, r1
    5b4a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5b4e:	711a      	strb	r2, [r3, #4]
    5b50:	e022      	b.n	5b98 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    5b52:	f240 0100 	movw	r1, #0
    5b56:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5b5a:	7bf8      	ldrb	r0, [r7, #15]
    5b5c:	f240 0200 	movw	r2, #0
    5b60:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5b64:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5b68:	4663      	mov	r3, ip
    5b6a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5b6e:	4463      	add	r3, ip
    5b70:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5b74:	4413      	add	r3, r2
    5b76:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5b7a:	7a1b      	ldrb	r3, [r3, #8]
    5b7c:	b2db      	uxtb	r3, r3
    5b7e:	461a      	mov	r2, r3
    5b80:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    5b84:	4603      	mov	r3, r0
    5b86:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5b8a:	4403      	add	r3, r0
    5b8c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5b90:	440b      	add	r3, r1
    5b92:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5b96:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5b98:	f240 0300 	movw	r3, #0
    5b9c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5ba0:	697a      	ldr	r2, [r7, #20]
    5ba2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5ba6:	f107 071c 	add.w	r7, r7, #28
    5baa:	46bd      	mov	sp, r7
    5bac:	bc80      	pop	{r7}
    5bae:	4770      	bx	lr

00005bb0 <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5bb0:	b480      	push	{r7}
    5bb2:	b083      	sub	sp, #12
    5bb4:	af00      	add	r7, sp, #0
    5bb6:	4603      	mov	r3, r0
    5bb8:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5bba:	79fb      	ldrb	r3, [r7, #7]
    5bbc:	2b09      	cmp	r3, #9
    5bbe:	d900      	bls.n	5bc2 <ACE_enable_comp_rise_irq+0x12>
    5bc0:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    5bc2:	f240 0300 	movw	r3, #0
    5bc6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5bca:	f240 0200 	movw	r2, #0
    5bce:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5bd2:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5bd6:	f102 020c 	add.w	r2, r2, #12
    5bda:	6811      	ldr	r1, [r2, #0]
    5bdc:	79fa      	ldrb	r2, [r7, #7]
    5bde:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    5be2:	fa00 f202 	lsl.w	r2, r0, r2
    5be6:	ea41 0202 	orr.w	r2, r1, r2
    5bea:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5bee:	f103 030c 	add.w	r3, r3, #12
    5bf2:	601a      	str	r2, [r3, #0]
}
    5bf4:	f107 070c 	add.w	r7, r7, #12
    5bf8:	46bd      	mov	sp, r7
    5bfa:	bc80      	pop	{r7}
    5bfc:	4770      	bx	lr
    5bfe:	bf00      	nop

00005c00 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5c00:	b480      	push	{r7}
    5c02:	b085      	sub	sp, #20
    5c04:	af00      	add	r7, sp, #0
    5c06:	4603      	mov	r3, r0
    5c08:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5c0a:	79fb      	ldrb	r3, [r7, #7]
    5c0c:	2b09      	cmp	r3, #9
    5c0e:	d900      	bls.n	5c12 <ACE_disable_comp_rise_irq+0x12>
    5c10:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    5c12:	f240 0300 	movw	r3, #0
    5c16:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5c1a:	f240 0200 	movw	r2, #0
    5c1e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5c22:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5c26:	f102 020c 	add.w	r2, r2, #12
    5c2a:	6811      	ldr	r1, [r2, #0]
    5c2c:	79fa      	ldrb	r2, [r7, #7]
    5c2e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    5c32:	fa00 f202 	lsl.w	r2, r0, r2
    5c36:	ea6f 0202 	mvn.w	r2, r2
    5c3a:	ea01 0202 	and.w	r2, r1, r2
    5c3e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5c42:	f103 030c 	add.w	r3, r3, #12
    5c46:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    5c48:	f240 0300 	movw	r3, #0
    5c4c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5c50:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5c54:	f103 030c 	add.w	r3, r3, #12
    5c58:	681b      	ldr	r3, [r3, #0]
    5c5a:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5c5c:	68fb      	ldr	r3, [r7, #12]
    5c5e:	f103 0301 	add.w	r3, r3, #1
    5c62:	60fb      	str	r3, [r7, #12]
}
    5c64:	f107 0714 	add.w	r7, r7, #20
    5c68:	46bd      	mov	sp, r7
    5c6a:	bc80      	pop	{r7}
    5c6c:	4770      	bx	lr
    5c6e:	bf00      	nop

00005c70 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5c70:	b480      	push	{r7}
    5c72:	b085      	sub	sp, #20
    5c74:	af00      	add	r7, sp, #0
    5c76:	4603      	mov	r3, r0
    5c78:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5c7a:	79fb      	ldrb	r3, [r7, #7]
    5c7c:	2b09      	cmp	r3, #9
    5c7e:	d900      	bls.n	5c82 <ACE_clear_comp_rise_irq+0x12>
    5c80:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    5c82:	f240 0300 	movw	r3, #0
    5c86:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5c8a:	f240 0200 	movw	r2, #0
    5c8e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5c92:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5c96:	f102 0214 	add.w	r2, r2, #20
    5c9a:	6811      	ldr	r1, [r2, #0]
    5c9c:	79fa      	ldrb	r2, [r7, #7]
    5c9e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    5ca2:	fa00 f202 	lsl.w	r2, r0, r2
    5ca6:	ea41 0202 	orr.w	r2, r1, r2
    5caa:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5cae:	f103 0314 	add.w	r3, r3, #20
    5cb2:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    5cb4:	f240 0300 	movw	r3, #0
    5cb8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5cbc:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5cc0:	f103 0314 	add.w	r3, r3, #20
    5cc4:	681b      	ldr	r3, [r3, #0]
    5cc6:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5cc8:	68fb      	ldr	r3, [r7, #12]
    5cca:	f103 0301 	add.w	r3, r3, #1
    5cce:	60fb      	str	r3, [r7, #12]
}
    5cd0:	f107 0714 	add.w	r7, r7, #20
    5cd4:	46bd      	mov	sp, r7
    5cd6:	bc80      	pop	{r7}
    5cd8:	4770      	bx	lr
    5cda:	bf00      	nop

00005cdc <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5cdc:	b480      	push	{r7}
    5cde:	b083      	sub	sp, #12
    5ce0:	af00      	add	r7, sp, #0
    5ce2:	4603      	mov	r3, r0
    5ce4:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5ce6:	79fb      	ldrb	r3, [r7, #7]
    5ce8:	2b09      	cmp	r3, #9
    5cea:	d900      	bls.n	5cee <ACE_enable_comp_fall_irq+0x12>
    5cec:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5cee:	f240 0300 	movw	r3, #0
    5cf2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5cf6:	f240 0200 	movw	r2, #0
    5cfa:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5cfe:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5d02:	f102 020c 	add.w	r2, r2, #12
    5d06:	6811      	ldr	r1, [r2, #0]
    5d08:	79fa      	ldrb	r2, [r7, #7]
    5d0a:	f04f 0001 	mov.w	r0, #1
    5d0e:	fa00 f202 	lsl.w	r2, r0, r2
    5d12:	ea41 0202 	orr.w	r2, r1, r2
    5d16:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5d1a:	f103 030c 	add.w	r3, r3, #12
    5d1e:	601a      	str	r2, [r3, #0]
}
    5d20:	f107 070c 	add.w	r7, r7, #12
    5d24:	46bd      	mov	sp, r7
    5d26:	bc80      	pop	{r7}
    5d28:	4770      	bx	lr
    5d2a:	bf00      	nop

00005d2c <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5d2c:	b480      	push	{r7}
    5d2e:	b085      	sub	sp, #20
    5d30:	af00      	add	r7, sp, #0
    5d32:	4603      	mov	r3, r0
    5d34:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5d36:	79fb      	ldrb	r3, [r7, #7]
    5d38:	2b09      	cmp	r3, #9
    5d3a:	d900      	bls.n	5d3e <ACE_disable_comp_fall_irq+0x12>
    5d3c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5d3e:	f240 0300 	movw	r3, #0
    5d42:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5d46:	f240 0200 	movw	r2, #0
    5d4a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5d4e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5d52:	f102 020c 	add.w	r2, r2, #12
    5d56:	6811      	ldr	r1, [r2, #0]
    5d58:	79fa      	ldrb	r2, [r7, #7]
    5d5a:	f04f 0001 	mov.w	r0, #1
    5d5e:	fa00 f202 	lsl.w	r2, r0, r2
    5d62:	ea6f 0202 	mvn.w	r2, r2
    5d66:	ea01 0202 	and.w	r2, r1, r2
    5d6a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5d6e:	f103 030c 	add.w	r3, r3, #12
    5d72:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    5d74:	f240 0300 	movw	r3, #0
    5d78:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5d7c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5d80:	f103 030c 	add.w	r3, r3, #12
    5d84:	681b      	ldr	r3, [r3, #0]
    5d86:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5d88:	68fb      	ldr	r3, [r7, #12]
    5d8a:	f103 0301 	add.w	r3, r3, #1
    5d8e:	60fb      	str	r3, [r7, #12]
}
    5d90:	f107 0714 	add.w	r7, r7, #20
    5d94:	46bd      	mov	sp, r7
    5d96:	bc80      	pop	{r7}
    5d98:	4770      	bx	lr
    5d9a:	bf00      	nop

00005d9c <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5d9c:	b480      	push	{r7}
    5d9e:	b085      	sub	sp, #20
    5da0:	af00      	add	r7, sp, #0
    5da2:	4603      	mov	r3, r0
    5da4:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5da6:	79fb      	ldrb	r3, [r7, #7]
    5da8:	2b09      	cmp	r3, #9
    5daa:	d900      	bls.n	5dae <ACE_clear_comp_fall_irq+0x12>
    5dac:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5dae:	f240 0300 	movw	r3, #0
    5db2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5db6:	f240 0200 	movw	r2, #0
    5dba:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5dbe:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    5dc2:	f102 0214 	add.w	r2, r2, #20
    5dc6:	6811      	ldr	r1, [r2, #0]
    5dc8:	79fa      	ldrb	r2, [r7, #7]
    5dca:	f04f 0001 	mov.w	r0, #1
    5dce:	fa00 f202 	lsl.w	r2, r0, r2
    5dd2:	ea41 0202 	orr.w	r2, r1, r2
    5dd6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5dda:	f103 0314 	add.w	r3, r3, #20
    5dde:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    5de0:	f240 0300 	movw	r3, #0
    5de4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5de8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5dec:	f103 0314 	add.w	r3, r3, #20
    5df0:	681b      	ldr	r3, [r3, #0]
    5df2:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5df4:	68fb      	ldr	r3, [r7, #12]
    5df6:	f103 0301 	add.w	r3, r3, #1
    5dfa:	60fb      	str	r3, [r7, #12]
}
    5dfc:	f107 0714 	add.w	r7, r7, #20
    5e00:	46bd      	mov	sp, r7
    5e02:	bc80      	pop	{r7}
    5e04:	4770      	bx	lr
    5e06:	bf00      	nop

00005e08 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    5e08:	b480      	push	{r7}
    5e0a:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    5e0c:	f240 0300 	movw	r3, #0
    5e10:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5e14:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5e18:	f103 0310 	add.w	r3, r3, #16
    5e1c:	681b      	ldr	r3, [r3, #0]
}
    5e1e:	4618      	mov	r0, r3
    5e20:	46bd      	mov	sp, r7
    5e22:	bc80      	pop	{r7}
    5e24:	4770      	bx	lr
    5e26:	bf00      	nop

00005e28 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    5e28:	b480      	push	{r7}
    5e2a:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    5e2c:	f04f 0301 	mov.w	r3, #1
}
    5e30:	4618      	mov	r0, r3
    5e32:	46bd      	mov	sp, r7
    5e34:	bc80      	pop	{r7}
    5e36:	4770      	bx	lr

00005e38 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    5e38:	b480      	push	{r7}
    5e3a:	b083      	sub	sp, #12
    5e3c:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    5e3e:	f04f 0300 	mov.w	r3, #0
    5e42:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    5e44:	79fb      	ldrb	r3, [r7, #7]
}
    5e46:	4618      	mov	r0, r3
    5e48:	f107 070c 	add.w	r7, r7, #12
    5e4c:	46bd      	mov	sp, r7
    5e4e:	bc80      	pop	{r7}
    5e50:	4770      	bx	lr
    5e52:	bf00      	nop

00005e54 <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    5e54:	b480      	push	{r7}
    5e56:	b083      	sub	sp, #12
    5e58:	af00      	add	r7, sp, #0
    5e5a:	4603      	mov	r3, r0
    5e5c:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    5e5e:	79fb      	ldrb	r3, [r7, #7]
    5e60:	f103 0301 	add.w	r3, r3, #1
    5e64:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    5e66:	79fb      	ldrb	r3, [r7, #7]
    5e68:	2b00      	cmp	r3, #0
    5e6a:	d002      	beq.n	5e72 <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    5e6c:	f04f 0300 	mov.w	r3, #0
    5e70:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    5e72:	79fb      	ldrb	r3, [r7, #7]
}
    5e74:	4618      	mov	r0, r3
    5e76:	f107 070c 	add.w	r7, r7, #12
    5e7a:	46bd      	mov	sp, r7
    5e7c:	bc80      	pop	{r7}
    5e7e:	4770      	bx	lr

00005e80 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    5e80:	b580      	push	{r7, lr}
    5e82:	b084      	sub	sp, #16
    5e84:	af00      	add	r7, sp, #0
    5e86:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    5e88:	f04f 0301 	mov.w	r3, #1
    5e8c:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5e8e:	f04f 0300 	mov.w	r3, #0
    5e92:	813b      	strh	r3, [r7, #8]
    5e94:	e025      	b.n	5ee2 <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    5e96:	893a      	ldrh	r2, [r7, #8]
    5e98:	f240 0318 	movw	r3, #24
    5e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ea0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5ea4:	4413      	add	r3, r2
    5ea6:	681b      	ldr	r3, [r3, #0]
    5ea8:	2b00      	cmp	r3, #0
    5eaa:	d016      	beq.n	5eda <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    5eac:	893a      	ldrh	r2, [r7, #8]
    5eae:	f240 0318 	movw	r3, #24
    5eb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5eb6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5eba:	4413      	add	r3, r2
    5ebc:	681b      	ldr	r3, [r3, #0]
    5ebe:	6878      	ldr	r0, [r7, #4]
    5ec0:	4619      	mov	r1, r3
    5ec2:	f04f 0210 	mov.w	r2, #16
    5ec6:	f001 fd41 	bl	794c <strncmp>
    5eca:	4603      	mov	r3, r0
    5ecc:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    5ece:	68fb      	ldr	r3, [r7, #12]
    5ed0:	2b00      	cmp	r3, #0
    5ed2:	d102      	bne.n	5eda <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    5ed4:	893b      	ldrh	r3, [r7, #8]
    5ed6:	72fb      	strb	r3, [r7, #11]
                break;
    5ed8:	e006      	b.n	5ee8 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5eda:	893b      	ldrh	r3, [r7, #8]
    5edc:	f103 0301 	add.w	r3, r3, #1
    5ee0:	813b      	strh	r3, [r7, #8]
    5ee2:	893b      	ldrh	r3, [r7, #8]
    5ee4:	2b00      	cmp	r3, #0
    5ee6:	d0d6      	beq.n	5e96 <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    5ee8:	7afb      	ldrb	r3, [r7, #11]
}
    5eea:	4618      	mov	r0, r3
    5eec:	f107 0710 	add.w	r7, r7, #16
    5ef0:	46bd      	mov	sp, r7
    5ef2:	bd80      	pop	{r7, pc}

00005ef4 <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    5ef4:	b480      	push	{r7}
    5ef6:	b085      	sub	sp, #20
    5ef8:	af00      	add	r7, sp, #0
    5efa:	4603      	mov	r3, r0
    5efc:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    5efe:	f04f 0301 	mov.w	r3, #1
    5f02:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5f04:	f04f 0300 	mov.w	r3, #0
    5f08:	81bb      	strh	r3, [r7, #12]
    5f0a:	e012      	b.n	5f32 <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    5f0c:	89ba      	ldrh	r2, [r7, #12]
    5f0e:	f240 0318 	movw	r3, #24
    5f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f16:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5f1a:	4413      	add	r3, r2
    5f1c:	791b      	ldrb	r3, [r3, #4]
    5f1e:	79fa      	ldrb	r2, [r7, #7]
    5f20:	429a      	cmp	r2, r3
    5f22:	d102      	bne.n	5f2a <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    5f24:	89bb      	ldrh	r3, [r7, #12]
    5f26:	73fb      	strb	r3, [r7, #15]
            break;
    5f28:	e006      	b.n	5f38 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5f2a:	89bb      	ldrh	r3, [r7, #12]
    5f2c:	f103 0301 	add.w	r3, r3, #1
    5f30:	81bb      	strh	r3, [r7, #12]
    5f32:	89bb      	ldrh	r3, [r7, #12]
    5f34:	2b00      	cmp	r3, #0
    5f36:	d0e9      	beq.n	5f0c <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    5f38:	7bfb      	ldrb	r3, [r7, #15]
}
    5f3a:	4618      	mov	r0, r3
    5f3c:	f107 0714 	add.w	r7, r7, #20
    5f40:	46bd      	mov	sp, r7
    5f42:	bc80      	pop	{r7}
    5f44:	4770      	bx	lr
    5f46:	bf00      	nop

00005f48 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    5f48:	b480      	push	{r7}
    5f4a:	b085      	sub	sp, #20
    5f4c:	af00      	add	r7, sp, #0
    5f4e:	4603      	mov	r3, r0
    5f50:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    5f52:	79fa      	ldrb	r2, [r7, #7]
    5f54:	f240 0318 	movw	r3, #24
    5f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f5c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5f60:	4413      	add	r3, r2
    5f62:	88db      	ldrh	r3, [r3, #6]
    5f64:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    5f66:	f240 0300 	movw	r3, #0
    5f6a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5f6e:	89fa      	ldrh	r2, [r7, #14]
    5f70:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    5f74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5f78:	ea4f 4313 	mov.w	r3, r3, lsr #16
    5f7c:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    5f7e:	89bb      	ldrh	r3, [r7, #12]
    5f80:	b21b      	sxth	r3, r3
    5f82:	2b00      	cmp	r3, #0
    5f84:	da02      	bge.n	5f8c <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    5f86:	f04f 0300 	mov.w	r3, #0
    5f8a:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    5f8c:	89bb      	ldrh	r3, [r7, #12]
}
    5f8e:	4618      	mov	r0, r3
    5f90:	f107 0714 	add.w	r7, r7, #20
    5f94:	46bd      	mov	sp, r7
    5f96:	bc80      	pop	{r7}
    5f98:	4770      	bx	lr
    5f9a:	bf00      	nop

00005f9c <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
    5f9c:	b580      	push	{r7, lr}
    5f9e:	b090      	sub	sp, #64	; 0x40
    5fa0:	af00      	add	r7, sp, #0
    5fa2:	60f8      	str	r0, [r7, #12]
    5fa4:	60b9      	str	r1, [r7, #8]
    5fa6:	80fa      	strh	r2, [r7, #6]
    5fa8:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    5faa:	68fb      	ldr	r3, [r7, #12]
    5fac:	2b00      	cmp	r3, #0
    5fae:	d123      	bne.n	5ff8 <UART_init+0x5c>
    5fb0:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    5fb4:	f2c0 0300 	movt	r3, #0
    5fb8:	f107 0c10 	add.w	ip, r7, #16
    5fbc:	469e      	mov	lr, r3
    5fbe:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5fc2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5fc6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5fca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5fce:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5fd2:	f8cc 0000 	str.w	r0, [ip]
    5fd6:	f10c 0c04 	add.w	ip, ip, #4
    5fda:	f8ac 1000 	strh.w	r1, [ip]
    5fde:	f10c 0c02 	add.w	ip, ip, #2
    5fe2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5fe6:	f88c 3000 	strb.w	r3, [ip]
    5fea:	f107 0310 	add.w	r3, r7, #16
    5fee:	4618      	mov	r0, r3
    5ff0:	f04f 0130 	mov.w	r1, #48	; 0x30
    5ff4:	f7fb ff6c 	bl	1ed0 <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    5ff8:	797b      	ldrb	r3, [r7, #5]
    5ffa:	2b07      	cmp	r3, #7
    5ffc:	d923      	bls.n	6046 <UART_init+0xaa>
    5ffe:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    6002:	f2c0 0300 	movt	r3, #0
    6006:	f107 0c10 	add.w	ip, r7, #16
    600a:	469e      	mov	lr, r3
    600c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6010:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6014:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6018:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    601c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6020:	f8cc 0000 	str.w	r0, [ip]
    6024:	f10c 0c04 	add.w	ip, ip, #4
    6028:	f8ac 1000 	strh.w	r1, [ip]
    602c:	f10c 0c02 	add.w	ip, ip, #2
    6030:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6034:	f88c 3000 	strb.w	r3, [ip]
    6038:	f107 0310 	add.w	r3, r7, #16
    603c:	4618      	mov	r0, r3
    603e:	f04f 0131 	mov.w	r1, #49	; 0x31
    6042:	f7fb ff45 	bl	1ed0 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    6046:	88fa      	ldrh	r2, [r7, #6]
    6048:	f641 73ff 	movw	r3, #8191	; 0x1fff
    604c:	429a      	cmp	r2, r3
    604e:	d923      	bls.n	6098 <UART_init+0xfc>
    6050:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    6054:	f2c0 0300 	movt	r3, #0
    6058:	f107 0c10 	add.w	ip, r7, #16
    605c:	469e      	mov	lr, r3
    605e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6062:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6066:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    606a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    606e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6072:	f8cc 0000 	str.w	r0, [ip]
    6076:	f10c 0c04 	add.w	ip, ip, #4
    607a:	f8ac 1000 	strh.w	r1, [ip]
    607e:	f10c 0c02 	add.w	ip, ip, #2
    6082:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6086:	f88c 3000 	strb.w	r3, [ip]
    608a:	f107 0310 	add.w	r3, r7, #16
    608e:	4618      	mov	r0, r3
    6090:	f04f 0132 	mov.w	r1, #50	; 0x32
    6094:	f7fb ff1c 	bl	1ed0 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    6098:	68fb      	ldr	r3, [r7, #12]
    609a:	2b00      	cmp	r3, #0
    609c:	f000 80ca 	beq.w	6234 <UART_init+0x298>
    60a0:	797b      	ldrb	r3, [r7, #5]
    60a2:	2b07      	cmp	r3, #7
    60a4:	f200 80c6 	bhi.w	6234 <UART_init+0x298>
    60a8:	88fa      	ldrh	r2, [r7, #6]
    60aa:	f641 73ff 	movw	r3, #8191	; 0x1fff
    60ae:	429a      	cmp	r2, r3
    60b0:	f200 80c0 	bhi.w	6234 <UART_init+0x298>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    60b4:	68bb      	ldr	r3, [r7, #8]
    60b6:	f103 0208 	add.w	r2, r3, #8
    60ba:	88fb      	ldrh	r3, [r7, #6]
    60bc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    60c0:	4610      	mov	r0, r2
    60c2:	4619      	mov	r1, r3
    60c4:	f7fb ff48 	bl	1f58 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    60c8:	68bb      	ldr	r3, [r7, #8]
    60ca:	f103 020c 	add.w	r2, r3, #12
    60ce:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    60d0:	88fb      	ldrh	r3, [r7, #6]
    60d2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    60d6:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    60da:	ea41 0303 	orr.w	r3, r1, r3
    60de:	4610      	mov	r0, r2
    60e0:	4619      	mov	r1, r3
    60e2:	f7fb ff39 	bl	1f58 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    60e6:	68fb      	ldr	r3, [r7, #12]
    60e8:	68ba      	ldr	r2, [r7, #8]
    60ea:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    60ec:	68fb      	ldr	r3, [r7, #12]
    60ee:	681b      	ldr	r3, [r3, #0]
    60f0:	f103 0308 	add.w	r3, r3, #8
    60f4:	4618      	mov	r0, r3
    60f6:	f7fb ff31 	bl	1f5c <HW_get_8bit_reg>
    60fa:	4603      	mov	r3, r0
    60fc:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    60fe:	68fb      	ldr	r3, [r7, #12]
    6100:	681b      	ldr	r3, [r3, #0]
    6102:	f103 030c 	add.w	r3, r3, #12
    6106:	4618      	mov	r0, r3
    6108:	f7fb ff28 	bl	1f5c <HW_get_8bit_reg>
    610c:	4603      	mov	r3, r0
    610e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    6112:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    6116:	f023 0307 	bic.w	r3, r3, #7
    611a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    611e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    6122:	ea4f 1343 	mov.w	r3, r3, lsl #5
    6126:	b29a      	uxth	r2, r3
    6128:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    612a:	ea42 0303 	orr.w	r3, r2, r3
    612e:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    6130:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    6134:	f003 0307 	and.w	r3, r3, #7
    6138:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    613c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    613e:	88fb      	ldrh	r3, [r7, #6]
    6140:	429a      	cmp	r2, r3
    6142:	d023      	beq.n	618c <UART_init+0x1f0>
    6144:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    6148:	f2c0 0300 	movt	r3, #0
    614c:	f107 0c10 	add.w	ip, r7, #16
    6150:	469e      	mov	lr, r3
    6152:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6156:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    615a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    615e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6162:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6166:	f8cc 0000 	str.w	r0, [ip]
    616a:	f10c 0c04 	add.w	ip, ip, #4
    616e:	f8ac 1000 	strh.w	r1, [ip]
    6172:	f10c 0c02 	add.w	ip, ip, #2
    6176:	ea4f 4311 	mov.w	r3, r1, lsr #16
    617a:	f88c 3000 	strb.w	r3, [ip]
    617e:	f107 0310 	add.w	r3, r7, #16
    6182:	4618      	mov	r0, r3
    6184:	f04f 0154 	mov.w	r1, #84	; 0x54
    6188:	f7fb fea2 	bl	1ed0 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    618c:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    6190:	797b      	ldrb	r3, [r7, #5]
    6192:	429a      	cmp	r2, r3
    6194:	d023      	beq.n	61de <UART_init+0x242>
    6196:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    619a:	f2c0 0300 	movt	r3, #0
    619e:	f107 0c10 	add.w	ip, r7, #16
    61a2:	469e      	mov	lr, r3
    61a4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    61a8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    61ac:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    61b0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    61b4:	e89e 0003 	ldmia.w	lr, {r0, r1}
    61b8:	f8cc 0000 	str.w	r0, [ip]
    61bc:	f10c 0c04 	add.w	ip, ip, #4
    61c0:	f8ac 1000 	strh.w	r1, [ip]
    61c4:	f10c 0c02 	add.w	ip, ip, #2
    61c8:	ea4f 4311 	mov.w	r3, r1, lsr #16
    61cc:	f88c 3000 	strb.w	r3, [ip]
    61d0:	f107 0310 	add.w	r3, r7, #16
    61d4:	4618      	mov	r0, r3
    61d6:	f04f 0155 	mov.w	r1, #85	; 0x55
    61da:	f7fb fe79 	bl	1ed0 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    61de:	68fb      	ldr	r3, [r7, #12]
    61e0:	681b      	ldr	r3, [r3, #0]
    61e2:	f103 0310 	add.w	r3, r3, #16
    61e6:	4618      	mov	r0, r3
    61e8:	f7fb feb8 	bl	1f5c <HW_get_8bit_reg>
    61ec:	4603      	mov	r3, r0
    61ee:	f003 0302 	and.w	r3, r3, #2
    61f2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    61f6:	e015      	b.n	6224 <UART_init+0x288>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    61f8:	68fb      	ldr	r3, [r7, #12]
    61fa:	681b      	ldr	r3, [r3, #0]
    61fc:	f103 0304 	add.w	r3, r3, #4
    6200:	4618      	mov	r0, r3
    6202:	f7fb feab 	bl	1f5c <HW_get_8bit_reg>
    6206:	4603      	mov	r3, r0
    6208:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    620c:	68fb      	ldr	r3, [r7, #12]
    620e:	681b      	ldr	r3, [r3, #0]
    6210:	f103 0310 	add.w	r3, r3, #16
    6214:	4618      	mov	r0, r3
    6216:	f7fb fea1 	bl	1f5c <HW_get_8bit_reg>
    621a:	4603      	mov	r3, r0
    621c:	f003 0302 	and.w	r3, r3, #2
    6220:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    6224:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    6228:	2b00      	cmp	r3, #0
    622a:	d1e5      	bne.n	61f8 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    622c:	68fb      	ldr	r3, [r7, #12]
    622e:	f04f 0200 	mov.w	r2, #0
    6232:	711a      	strb	r2, [r3, #4]
    }
}
    6234:	f107 0740 	add.w	r7, r7, #64	; 0x40
    6238:	46bd      	mov	sp, r7
    623a:	bd80      	pop	{r7, pc}

0000623c <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    623c:	b580      	push	{r7, lr}
    623e:	b090      	sub	sp, #64	; 0x40
    6240:	af00      	add	r7, sp, #0
    6242:	60f8      	str	r0, [r7, #12]
    6244:	60b9      	str	r1, [r7, #8]
    6246:	607a      	str	r2, [r7, #4]
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
    6248:	68fb      	ldr	r3, [r7, #12]
    624a:	2b00      	cmp	r3, #0
    624c:	d123      	bne.n	6296 <UART_send+0x5a>
    624e:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    6252:	f2c0 0300 	movt	r3, #0
    6256:	f107 0c10 	add.w	ip, r7, #16
    625a:	469e      	mov	lr, r3
    625c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6260:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6264:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6268:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    626c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6270:	f8cc 0000 	str.w	r0, [ip]
    6274:	f10c 0c04 	add.w	ip, ip, #4
    6278:	f8ac 1000 	strh.w	r1, [ip]
    627c:	f10c 0c02 	add.w	ip, ip, #2
    6280:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6284:	f88c 3000 	strb.w	r3, [ip]
    6288:	f107 0310 	add.w	r3, r7, #16
    628c:	4618      	mov	r0, r3
    628e:	f04f 017d 	mov.w	r1, #125	; 0x7d
    6292:	f7fb fe1d 	bl	1ed0 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    6296:	68bb      	ldr	r3, [r7, #8]
    6298:	2b00      	cmp	r3, #0
    629a:	d123      	bne.n	62e4 <UART_send+0xa8>
    629c:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    62a0:	f2c0 0300 	movt	r3, #0
    62a4:	f107 0c10 	add.w	ip, r7, #16
    62a8:	469e      	mov	lr, r3
    62aa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    62ae:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    62b2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    62b6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    62ba:	e89e 0003 	ldmia.w	lr, {r0, r1}
    62be:	f8cc 0000 	str.w	r0, [ip]
    62c2:	f10c 0c04 	add.w	ip, ip, #4
    62c6:	f8ac 1000 	strh.w	r1, [ip]
    62ca:	f10c 0c02 	add.w	ip, ip, #2
    62ce:	ea4f 4311 	mov.w	r3, r1, lsr #16
    62d2:	f88c 3000 	strb.w	r3, [ip]
    62d6:	f107 0310 	add.w	r3, r7, #16
    62da:	4618      	mov	r0, r3
    62dc:	f04f 017e 	mov.w	r1, #126	; 0x7e
    62e0:	f7fb fdf6 	bl	1ed0 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    62e4:	687b      	ldr	r3, [r7, #4]
    62e6:	2b00      	cmp	r3, #0
    62e8:	d123      	bne.n	6332 <UART_send+0xf6>
    62ea:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    62ee:	f2c0 0300 	movt	r3, #0
    62f2:	f107 0c10 	add.w	ip, r7, #16
    62f6:	469e      	mov	lr, r3
    62f8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    62fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6300:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6304:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6308:	e89e 0003 	ldmia.w	lr, {r0, r1}
    630c:	f8cc 0000 	str.w	r0, [ip]
    6310:	f10c 0c04 	add.w	ip, ip, #4
    6314:	f8ac 1000 	strh.w	r1, [ip]
    6318:	f10c 0c02 	add.w	ip, ip, #2
    631c:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6320:	f88c 3000 	strb.w	r3, [ip]
    6324:	f107 0310 	add.w	r3, r7, #16
    6328:	4618      	mov	r0, r3
    632a:	f04f 017f 	mov.w	r1, #127	; 0x7f
    632e:	f7fb fdcf 	bl	1ed0 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    6332:	68fb      	ldr	r3, [r7, #12]
    6334:	2b00      	cmp	r3, #0
    6336:	d02b      	beq.n	6390 <UART_send+0x154>
    6338:	68bb      	ldr	r3, [r7, #8]
    633a:	2b00      	cmp	r3, #0
    633c:	d028      	beq.n	6390 <UART_send+0x154>
    633e:	687b      	ldr	r3, [r7, #4]
    6340:	2b00      	cmp	r3, #0
    6342:	d025      	beq.n	6390 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    6344:	f04f 0300 	mov.w	r3, #0
    6348:	63bb      	str	r3, [r7, #56]	; 0x38
    634a:	e01d      	b.n	6388 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    634c:	68fb      	ldr	r3, [r7, #12]
    634e:	681b      	ldr	r3, [r3, #0]
    6350:	f103 0310 	add.w	r3, r3, #16
    6354:	4618      	mov	r0, r3
    6356:	f7fb fe01 	bl	1f5c <HW_get_8bit_reg>
    635a:	4603      	mov	r3, r0
    635c:	f003 0301 	and.w	r3, r3, #1
    6360:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    6364:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    6368:	2b00      	cmp	r3, #0
    636a:	d0ef      	beq.n	634c <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    636c:	68fb      	ldr	r3, [r7, #12]
    636e:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)tx_buffer[char_idx] );
    6370:	68b9      	ldr	r1, [r7, #8]
    6372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6374:	440b      	add	r3, r1
    6376:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    6378:	4610      	mov	r0, r2
    637a:	4619      	mov	r1, r3
    637c:	f7fb fdec 	bl	1f58 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    6380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    6382:	f103 0301 	add.w	r3, r3, #1
    6386:	63bb      	str	r3, [r7, #56]	; 0x38
    6388:	6bba      	ldr	r2, [r7, #56]	; 0x38
    638a:	687b      	ldr	r3, [r7, #4]
    638c:	429a      	cmp	r2, r3
    638e:	d3dd      	bcc.n	634c <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    6390:	f107 0740 	add.w	r7, r7, #64	; 0x40
    6394:	46bd      	mov	sp, r7
    6396:	bd80      	pop	{r7, pc}

00006398 <UART_fill_tx_fifo>:
(
	UART_instance_t * this_uart,
	const uint8_t * tx_buffer,
	size_t tx_size
)
{
    6398:	b580      	push	{r7, lr}
    639a:	b090      	sub	sp, #64	; 0x40
    639c:	af00      	add	r7, sp, #0
    639e:	60f8      	str	r0, [r7, #12]
    63a0:	60b9      	str	r1, [r7, #8]
    63a2:	607a      	str	r2, [r7, #4]
    uint8_t tx_ready;
    size_t size_sent = 0u;
    63a4:	f04f 0300 	mov.w	r3, #0
    63a8:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    63aa:	68fb      	ldr	r3, [r7, #12]
    63ac:	2b00      	cmp	r3, #0
    63ae:	d123      	bne.n	63f8 <UART_fill_tx_fifo+0x60>
    63b0:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    63b4:	f2c0 0300 	movt	r3, #0
    63b8:	f107 0c14 	add.w	ip, r7, #20
    63bc:	469e      	mov	lr, r3
    63be:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    63c2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    63c6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    63ca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    63ce:	e89e 0003 	ldmia.w	lr, {r0, r1}
    63d2:	f8cc 0000 	str.w	r0, [ip]
    63d6:	f10c 0c04 	add.w	ip, ip, #4
    63da:	f8ac 1000 	strh.w	r1, [ip]
    63de:	f10c 0c02 	add.w	ip, ip, #2
    63e2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    63e6:	f88c 3000 	strb.w	r3, [ip]
    63ea:	f107 0314 	add.w	r3, r7, #20
    63ee:	4618      	mov	r0, r3
    63f0:	f04f 01a2 	mov.w	r1, #162	; 0xa2
    63f4:	f7fb fd6c 	bl	1ed0 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    63f8:	68bb      	ldr	r3, [r7, #8]
    63fa:	2b00      	cmp	r3, #0
    63fc:	d123      	bne.n	6446 <UART_fill_tx_fifo+0xae>
    63fe:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    6402:	f2c0 0300 	movt	r3, #0
    6406:	f107 0c14 	add.w	ip, r7, #20
    640a:	469e      	mov	lr, r3
    640c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6410:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6414:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6418:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    641c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6420:	f8cc 0000 	str.w	r0, [ip]
    6424:	f10c 0c04 	add.w	ip, ip, #4
    6428:	f8ac 1000 	strh.w	r1, [ip]
    642c:	f10c 0c02 	add.w	ip, ip, #2
    6430:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6434:	f88c 3000 	strb.w	r3, [ip]
    6438:	f107 0314 	add.w	r3, r7, #20
    643c:	4618      	mov	r0, r3
    643e:	f04f 01a3 	mov.w	r1, #163	; 0xa3
    6442:	f7fb fd45 	bl	1ed0 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    6446:	687b      	ldr	r3, [r7, #4]
    6448:	2b00      	cmp	r3, #0
    644a:	d123      	bne.n	6494 <UART_fill_tx_fifo+0xfc>
    644c:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    6450:	f2c0 0300 	movt	r3, #0
    6454:	f107 0c14 	add.w	ip, r7, #20
    6458:	469e      	mov	lr, r3
    645a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    645e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6462:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6466:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    646a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    646e:	f8cc 0000 	str.w	r0, [ip]
    6472:	f10c 0c04 	add.w	ip, ip, #4
    6476:	f8ac 1000 	strh.w	r1, [ip]
    647a:	f10c 0c02 	add.w	ip, ip, #2
    647e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6482:	f88c 3000 	strb.w	r3, [ip]
    6486:	f107 0314 	add.w	r3, r7, #20
    648a:	4618      	mov	r0, r3
    648c:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    6490:	f7fb fd1e 	bl	1ed0 <HAL_assert_fail>
      
    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input 
     * buffer has been written. */
    if( (this_uart != NULL_INSTANCE) &&
    6494:	68fb      	ldr	r3, [r7, #12]
    6496:	2b00      	cmp	r3, #0
    6498:	d037      	beq.n	650a <UART_fill_tx_fifo+0x172>
    649a:	68bb      	ldr	r3, [r7, #8]
    649c:	2b00      	cmp	r3, #0
    649e:	d034      	beq.n	650a <UART_fill_tx_fifo+0x172>
    64a0:	687b      	ldr	r3, [r7, #4]
    64a2:	2b00      	cmp	r3, #0
    64a4:	d031      	beq.n	650a <UART_fill_tx_fifo+0x172>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > 0u) )
    {
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    64a6:	68fb      	ldr	r3, [r7, #12]
    64a8:	681b      	ldr	r3, [r3, #0]
    64aa:	f103 0310 	add.w	r3, r3, #16
    64ae:	4618      	mov	r0, r3
    64b0:	f7fb fd54 	bl	1f5c <HW_get_8bit_reg>
    64b4:	4603      	mov	r3, r0
    64b6:	f003 0301 	and.w	r3, r3, #1
    64ba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
    64be:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    64c2:	2b00      	cmp	r3, #0
    64c4:	d021      	beq.n	650a <UART_fill_tx_fifo+0x172>
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    64c6:	68fb      	ldr	r3, [r7, #12]
    64c8:	681a      	ldr	r2, [r3, #0]
                		          (uint_fast8_t)tx_buffer[size_sent] );
    64ca:	68b9      	ldr	r1, [r7, #8]
    64cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    64ce:	440b      	add	r3, r1
    64d0:	781b      	ldrb	r3, [r3, #0]
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    64d2:	4610      	mov	r0, r2
    64d4:	4619      	mov	r1, r3
    64d6:	f7fb fd3f 	bl	1f58 <HW_set_8bit_reg>
                		          (uint_fast8_t)tx_buffer[size_sent] );
                size_sent++;
    64da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    64dc:	f103 0301 	add.w	r3, r3, #1
    64e0:	63fb      	str	r3, [r7, #60]	; 0x3c
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    64e2:	68fb      	ldr	r3, [r7, #12]
    64e4:	681b      	ldr	r3, [r3, #0]
    64e6:	f103 0310 	add.w	r3, r3, #16
    64ea:	4618      	mov	r0, r3
    64ec:	f7fb fd36 	bl	1f5c <HW_get_8bit_reg>
    64f0:	4603      	mov	r3, r0
    64f2:	f003 0301 	and.w	r3, r3, #1
    64f6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                		                                      STATUS_TXRDY_MASK;
            } while ( (tx_ready) && ( size_sent < tx_size ) );
    64fa:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    64fe:	2b00      	cmp	r3, #0
    6500:	d003      	beq.n	650a <UART_fill_tx_fifo+0x172>
    6502:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    6504:	687b      	ldr	r3, [r7, #4]
    6506:	429a      	cmp	r2, r3
    6508:	d3dd      	bcc.n	64c6 <UART_fill_tx_fifo+0x12e>
        }
    }    
    return size_sent;
    650a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    650c:	4618      	mov	r0, r3
    650e:	f107 0740 	add.w	r7, r7, #64	; 0x40
    6512:	46bd      	mov	sp, r7
    6514:	bd80      	pop	{r7, pc}
    6516:	bf00      	nop

00006518 <UART_get_rx>:
(
    UART_instance_t * this_uart,
    uint8_t * rx_buffer,
    size_t buff_size
)
{
    6518:	b590      	push	{r4, r7, lr}
    651a:	b091      	sub	sp, #68	; 0x44
    651c:	af00      	add	r7, sp, #0
    651e:	60f8      	str	r0, [r7, #12]
    6520:	60b9      	str	r1, [r7, #8]
    6522:	607a      	str	r2, [r7, #4]
    uint8_t new_status;
    uint8_t rx_full;
	size_t rx_idx = 0u;
    6524:	f04f 0300 	mov.w	r3, #0
    6528:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    652a:	68fb      	ldr	r3, [r7, #12]
    652c:	2b00      	cmp	r3, #0
    652e:	d123      	bne.n	6578 <UART_get_rx+0x60>
    6530:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    6534:	f2c0 0300 	movt	r3, #0
    6538:	f107 0c10 	add.w	ip, r7, #16
    653c:	469e      	mov	lr, r3
    653e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6542:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6546:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    654a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    654e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6552:	f8cc 0000 	str.w	r0, [ip]
    6556:	f10c 0c04 	add.w	ip, ip, #4
    655a:	f8ac 1000 	strh.w	r1, [ip]
    655e:	f10c 0c02 	add.w	ip, ip, #2
    6562:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6566:	f88c 3000 	strb.w	r3, [ip]
    656a:	f107 0310 	add.w	r3, r7, #16
    656e:	4618      	mov	r0, r3
    6570:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    6574:	f7fb fcac 	bl	1ed0 <HAL_assert_fail>
	HAL_ASSERT( rx_buffer != NULL_BUFFER )
    6578:	68bb      	ldr	r3, [r7, #8]
    657a:	2b00      	cmp	r3, #0
    657c:	d123      	bne.n	65c6 <UART_get_rx+0xae>
    657e:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    6582:	f2c0 0300 	movt	r3, #0
    6586:	f107 0c10 	add.w	ip, r7, #16
    658a:	469e      	mov	lr, r3
    658c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6590:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6594:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6598:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    659c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    65a0:	f8cc 0000 	str.w	r0, [ip]
    65a4:	f10c 0c04 	add.w	ip, ip, #4
    65a8:	f8ac 1000 	strh.w	r1, [ip]
    65ac:	f10c 0c02 	add.w	ip, ip, #2
    65b0:	ea4f 4311 	mov.w	r3, r1, lsr #16
    65b4:	f88c 3000 	strb.w	r3, [ip]
    65b8:	f107 0310 	add.w	r3, r7, #16
    65bc:	4618      	mov	r0, r3
    65be:	f04f 01cd 	mov.w	r1, #205	; 0xcd
    65c2:	f7fb fc85 	bl	1ed0 <HAL_assert_fail>
	HAL_ASSERT( buff_size > 0 )
    65c6:	687b      	ldr	r3, [r7, #4]
    65c8:	2b00      	cmp	r3, #0
    65ca:	d123      	bne.n	6614 <UART_get_rx+0xfc>
    65cc:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    65d0:	f2c0 0300 	movt	r3, #0
    65d4:	f107 0c10 	add.w	ip, r7, #16
    65d8:	469e      	mov	lr, r3
    65da:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    65de:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    65e2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    65e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    65ea:	e89e 0003 	ldmia.w	lr, {r0, r1}
    65ee:	f8cc 0000 	str.w	r0, [ip]
    65f2:	f10c 0c04 	add.w	ip, ip, #4
    65f6:	f8ac 1000 	strh.w	r1, [ip]
    65fa:	f10c 0c02 	add.w	ip, ip, #2
    65fe:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6602:	f88c 3000 	strb.w	r3, [ip]
    6606:	f107 0310 	add.w	r3, r7, #16
    660a:	4618      	mov	r0, r3
    660c:	f04f 01ce 	mov.w	r1, #206	; 0xce
    6610:	f7fb fc5e 	bl	1ed0 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    6614:	68fb      	ldr	r3, [r7, #12]
    6616:	2b00      	cmp	r3, #0
    6618:	d054      	beq.n	66c4 <UART_get_rx+0x1ac>
    661a:	68bb      	ldr	r3, [r7, #8]
    661c:	2b00      	cmp	r3, #0
    661e:	d051      	beq.n	66c4 <UART_get_rx+0x1ac>
    6620:	687b      	ldr	r3, [r7, #4]
    6622:	2b00      	cmp	r3, #0
    6624:	d04e      	beq.n	66c4 <UART_get_rx+0x1ac>
        (rx_buffer != NULL_BUFFER)   &&
        (buff_size > 0u) )
    {
        rx_idx = 0u;
    6626:	f04f 0300 	mov.w	r3, #0
    662a:	63fb      	str	r3, [r7, #60]	; 0x3c
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    662c:	68fb      	ldr	r3, [r7, #12]
    662e:	681b      	ldr	r3, [r3, #0]
    6630:	f103 0310 	add.w	r3, r3, #16
    6634:	4618      	mov	r0, r3
    6636:	f7fb fc91 	bl	1f5c <HW_get_8bit_reg>
    663a:	4603      	mov	r3, r0
    663c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
        this_uart->status |= new_status;
    6640:	68fb      	ldr	r3, [r7, #12]
    6642:	791a      	ldrb	r2, [r3, #4]
    6644:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    6648:	ea42 0303 	orr.w	r3, r2, r3
    664c:	b2da      	uxtb	r2, r3
    664e:	68fb      	ldr	r3, [r7, #12]
    6650:	711a      	strb	r2, [r3, #4]
        rx_full = new_status & STATUS_RXFULL_MASK;
    6652:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    6656:	f003 0302 	and.w	r3, r3, #2
    665a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    665e:	e029      	b.n	66b4 <UART_get_rx+0x19c>
        {
            rx_buffer[rx_idx] = HAL_get_8bit_reg( this_uart->base_address,
    6660:	68ba      	ldr	r2, [r7, #8]
    6662:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    6664:	eb02 0403 	add.w	r4, r2, r3
    6668:	68fb      	ldr	r3, [r7, #12]
    666a:	681b      	ldr	r3, [r3, #0]
    666c:	f103 0304 	add.w	r3, r3, #4
    6670:	4618      	mov	r0, r3
    6672:	f7fb fc73 	bl	1f5c <HW_get_8bit_reg>
    6676:	4603      	mov	r3, r0
    6678:	7023      	strb	r3, [r4, #0]
            		                              RXDATA );
            rx_idx++;
    667a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    667c:	f103 0301 	add.w	r3, r3, #1
    6680:	63fb      	str	r3, [r7, #60]	; 0x3c
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    6682:	68fb      	ldr	r3, [r7, #12]
    6684:	681b      	ldr	r3, [r3, #0]
    6686:	f103 0310 	add.w	r3, r3, #16
    668a:	4618      	mov	r0, r3
    668c:	f7fb fc66 	bl	1f5c <HW_get_8bit_reg>
    6690:	4603      	mov	r3, r0
    6692:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            this_uart->status |= new_status;
    6696:	68fb      	ldr	r3, [r7, #12]
    6698:	791a      	ldrb	r2, [r3, #4]
    669a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    669e:	ea42 0303 	orr.w	r3, r2, r3
    66a2:	b2da      	uxtb	r2, r3
    66a4:	68fb      	ldr	r3, [r7, #12]
    66a6:	711a      	strb	r2, [r3, #4]
            rx_full = new_status & STATUS_RXFULL_MASK;
    66a8:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    66ac:	f003 0302 	and.w	r3, r3, #2
    66b0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
        this_uart->status |= new_status;
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    66b4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    66b8:	2b00      	cmp	r3, #0
    66ba:	d003      	beq.n	66c4 <UART_get_rx+0x1ac>
    66bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    66be:	687b      	ldr	r3, [r7, #4]
    66c0:	429a      	cmp	r2, r3
    66c2:	d3cd      	bcc.n	6660 <UART_get_rx+0x148>
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
            this_uart->status |= new_status;
            rx_full = new_status & STATUS_RXFULL_MASK;
        }
    }
    return rx_idx;
    66c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    66c6:	4618      	mov	r0, r3
    66c8:	f107 0744 	add.w	r7, r7, #68	; 0x44
    66cc:	46bd      	mov	sp, r7
    66ce:	bd90      	pop	{r4, r7, pc}

000066d0 <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
    66d0:	b580      	push	{r7, lr}
    66d2:	b08e      	sub	sp, #56	; 0x38
    66d4:	af00      	add	r7, sp, #0
    66d6:	6078      	str	r0, [r7, #4]
    66d8:	6039      	str	r1, [r7, #0]
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    66da:	687b      	ldr	r3, [r7, #4]
    66dc:	2b00      	cmp	r3, #0
    66de:	d123      	bne.n	6728 <UART_polled_tx_string+0x58>
    66e0:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    66e4:	f2c0 0300 	movt	r3, #0
    66e8:	f107 0c08 	add.w	ip, r7, #8
    66ec:	469e      	mov	lr, r3
    66ee:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    66f2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    66f6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    66fa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    66fe:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6702:	f8cc 0000 	str.w	r0, [ip]
    6706:	f10c 0c04 	add.w	ip, ip, #4
    670a:	f8ac 1000 	strh.w	r1, [ip]
    670e:	f10c 0c02 	add.w	ip, ip, #2
    6712:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6716:	f88c 3000 	strb.w	r3, [ip]
    671a:	f107 0308 	add.w	r3, r7, #8
    671e:	4618      	mov	r0, r3
    6720:	f04f 01f3 	mov.w	r1, #243	; 0xf3
    6724:	f7fb fbd4 	bl	1ed0 <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    6728:	683b      	ldr	r3, [r7, #0]
    672a:	2b00      	cmp	r3, #0
    672c:	d123      	bne.n	6776 <UART_polled_tx_string+0xa6>
    672e:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    6732:	f2c0 0300 	movt	r3, #0
    6736:	f107 0c08 	add.w	ip, r7, #8
    673a:	469e      	mov	lr, r3
    673c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6740:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6744:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6748:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    674c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6750:	f8cc 0000 	str.w	r0, [ip]
    6754:	f10c 0c04 	add.w	ip, ip, #4
    6758:	f8ac 1000 	strh.w	r1, [ip]
    675c:	f10c 0c02 	add.w	ip, ip, #2
    6760:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6764:	f88c 3000 	strb.w	r3, [ip]
    6768:	f107 0308 	add.w	r3, r7, #8
    676c:	4618      	mov	r0, r3
    676e:	f04f 01f4 	mov.w	r1, #244	; 0xf4
    6772:	f7fb fbad 	bl	1ed0 <HAL_assert_fail>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    6776:	687b      	ldr	r3, [r7, #4]
    6778:	2b00      	cmp	r3, #0
    677a:	d02a      	beq.n	67d2 <UART_polled_tx_string+0x102>
    677c:	683b      	ldr	r3, [r7, #0]
    677e:	2b00      	cmp	r3, #0
    6780:	d027      	beq.n	67d2 <UART_polled_tx_string+0x102>
    {
        char_idx = 0U;
    6782:	f04f 0300 	mov.w	r3, #0
    6786:	633b      	str	r3, [r7, #48]	; 0x30
        while( 0U != p_sz_string[char_idx] )
    6788:	e01d      	b.n	67c6 <UART_polled_tx_string+0xf6>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    678a:	687b      	ldr	r3, [r7, #4]
    678c:	681b      	ldr	r3, [r3, #0]
    678e:	f103 0310 	add.w	r3, r3, #16
    6792:	4618      	mov	r0, r3
    6794:	f7fb fbe2 	bl	1f5c <HW_get_8bit_reg>
    6798:	4603      	mov	r3, r0
    679a:	f003 0301 	and.w	r3, r3, #1
    679e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    67a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    67a6:	2b00      	cmp	r3, #0
    67a8:	d0ef      	beq.n	678a <UART_polled_tx_string+0xba>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    67aa:	687b      	ldr	r3, [r7, #4]
    67ac:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)p_sz_string[char_idx] );
    67ae:	6839      	ldr	r1, [r7, #0]
    67b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    67b2:	440b      	add	r3, r1
    67b4:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    67b6:	4610      	mov	r0, r2
    67b8:	4619      	mov	r1, r3
    67ba:	f7fb fbcd 	bl	1f58 <HW_set_8bit_reg>
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
    67be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    67c0:	f103 0301 	add.w	r3, r3, #1
    67c4:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    67c6:	683a      	ldr	r2, [r7, #0]
    67c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    67ca:	4413      	add	r3, r2
    67cc:	781b      	ldrb	r3, [r3, #0]
    67ce:	2b00      	cmp	r3, #0
    67d0:	d1db      	bne.n	678a <UART_polled_tx_string+0xba>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
    67d2:	f107 0738 	add.w	r7, r7, #56	; 0x38
    67d6:	46bd      	mov	sp, r7
    67d8:	bd80      	pop	{r7, pc}
    67da:	bf00      	nop

000067dc <UART_get_rx_status>:
uint8_t
UART_get_rx_status
(
    UART_instance_t * this_uart
)
{
    67dc:	b580      	push	{r7, lr}
    67de:	b08c      	sub	sp, #48	; 0x30
    67e0:	af00      	add	r7, sp, #0
    67e2:	6078      	str	r0, [r7, #4]
	uint8_t status = UART_APB_INVALID_PARAM;
    67e4:	f04f 33ff 	mov.w	r3, #4294967295
    67e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    67ec:	687b      	ldr	r3, [r7, #4]
    67ee:	2b00      	cmp	r3, #0
    67f0:	d123      	bne.n	683a <UART_get_rx_status+0x5e>
    67f2:	f64d 13c8 	movw	r3, #55752	; 0xd9c8
    67f6:	f2c0 0300 	movt	r3, #0
    67fa:	f107 0c08 	add.w	ip, r7, #8
    67fe:	469e      	mov	lr, r3
    6800:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6804:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6808:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    680c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6810:	e89e 0003 	ldmia.w	lr, {r0, r1}
    6814:	f8cc 0000 	str.w	r0, [ip]
    6818:	f10c 0c04 	add.w	ip, ip, #4
    681c:	f8ac 1000 	strh.w	r1, [ip]
    6820:	f10c 0c02 	add.w	ip, ip, #2
    6824:	ea4f 4311 	mov.w	r3, r1, lsr #16
    6828:	f88c 3000 	strb.w	r3, [ip]
    682c:	f107 0308 	add.w	r3, r7, #8
    6830:	4618      	mov	r0, r3
    6832:	f44f 718a 	mov.w	r1, #276	; 0x114
    6836:	f7fb fb4b 	bl	1ed0 <HAL_assert_fail>
     * Extract UART error status and place in lower bits of "status".
     * Bit 0 - Parity error status
     * Bit 1 - Overflow error status
     * Bit 2 - Frame error status
     */
    if( this_uart != NULL_INSTANCE )
    683a:	687b      	ldr	r3, [r7, #4]
    683c:	2b00      	cmp	r3, #0
    683e:	d00b      	beq.n	6858 <UART_get_rx_status+0x7c>
    {
        status = ( ( this_uart->status & STATUS_ERROR_MASK ) >> 
    6840:	687b      	ldr	r3, [r7, #4]
    6842:	791b      	ldrb	r3, [r3, #4]
    6844:	f003 031c 	and.w	r3, r3, #28
    6848:	ea4f 03a3 	mov.w	r3, r3, asr #2
    684c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                          STATUS_ERROR_OFFSET );
        /*
         * Clear the sticky status for this instance.
         */
        this_uart->status = (uint8_t)0;
    6850:	687b      	ldr	r3, [r7, #4]
    6852:	f04f 0200 	mov.w	r2, #0
    6856:	711a      	strb	r2, [r3, #4]
    }
    return status;
    6858:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
    685c:	4618      	mov	r0, r3
    685e:	f107 0730 	add.w	r7, r7, #48	; 0x30
    6862:	46bd      	mov	sp, r7
    6864:	bd80      	pop	{r7, pc}
    6866:	bf00      	nop

00006868 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    6868:	4668      	mov	r0, sp
    686a:	f020 0107 	bic.w	r1, r0, #7
    686e:	468d      	mov	sp, r1
    6870:	b481      	push	{r0, r7}
    6872:	b082      	sub	sp, #8
    6874:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    6876:	f242 0300 	movw	r3, #8192	; 0x2000
    687a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    687e:	f242 0200 	movw	r2, #8192	; 0x2000
    6882:	f2ce 0204 	movt	r2, #57348	; 0xe004
    6886:	6d12      	ldr	r2, [r2, #80]	; 0x50
    6888:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    688c:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    688e:	f242 0300 	movw	r3, #8192	; 0x2000
    6892:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6896:	f242 0200 	movw	r2, #8192	; 0x2000
    689a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    689e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    68a0:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    68a4:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    68a8:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    68aa:	f242 0300 	movw	r3, #8192	; 0x2000
    68ae:	f2ce 0304 	movt	r3, #57348	; 0xe004
    68b2:	f242 0200 	movw	r2, #8192	; 0x2000
    68b6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    68ba:	6d12      	ldr	r2, [r2, #80]	; 0x50
    68bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    68c0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    68c4:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    68c6:	f04f 0364 	mov.w	r3, #100	; 0x64
    68ca:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    68cc:	f242 0300 	movw	r3, #8192	; 0x2000
    68d0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    68d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    68d6:	f003 0303 	and.w	r3, r3, #3
    68da:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    68dc:	687b      	ldr	r3, [r7, #4]
    68de:	2b03      	cmp	r3, #3
    68e0:	d104      	bne.n	68ec <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    68e2:	683b      	ldr	r3, [r7, #0]
    68e4:	f103 33ff 	add.w	r3, r3, #4294967295
    68e8:	603b      	str	r3, [r7, #0]
    68ea:	e002      	b.n	68f2 <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    68ec:	f04f 0364 	mov.w	r3, #100	; 0x64
    68f0:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    68f2:	683b      	ldr	r3, [r7, #0]
    68f4:	2b00      	cmp	r3, #0
    68f6:	d1e9      	bne.n	68cc <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    68f8:	f64e 5300 	movw	r3, #60672	; 0xed00
    68fc:	f2ce 0300 	movt	r3, #57344	; 0xe000
    6900:	f240 0204 	movw	r2, #4
    6904:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    6908:	60da      	str	r2, [r3, #12]
}
    690a:	f107 0708 	add.w	r7, r7, #8
    690e:	46bd      	mov	sp, r7
    6910:	bc81      	pop	{r0, r7}
    6912:	4685      	mov	sp, r0
    6914:	4770      	bx	lr
    6916:	bf00      	nop

00006918 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    6918:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    691c:	f3ef 8409 	mrs	r4, PSP
    6920:	4620      	mov	r0, r4
    6922:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    6924:	4623      	mov	r3, r4
}
    6926:	4618      	mov	r0, r3

00006928 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    6928:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    692a:	f383 8809 	msr	PSP, r3
    692e:	4770      	bx	lr

00006930 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    6930:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    6934:	f3ef 8408 	mrs	r4, MSP
    6938:	4620      	mov	r0, r4
    693a:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    693c:	4623      	mov	r3, r4
}
    693e:	4618      	mov	r0, r3

00006940 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    6940:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    6942:	f383 8808 	msr	MSP, r3
    6946:	4770      	bx	lr

00006948 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    6948:	b480      	push	{r7}
    694a:	b083      	sub	sp, #12
    694c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    694e:	f04f 0300 	mov.w	r3, #0
    6952:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    6954:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    6958:	607b      	str	r3, [r7, #4]
  return(result);
    695a:	687b      	ldr	r3, [r7, #4]
}
    695c:	4618      	mov	r0, r3
    695e:	f107 070c 	add.w	r7, r7, #12
    6962:	46bd      	mov	sp, r7
    6964:	bc80      	pop	{r7}
    6966:	4770      	bx	lr

00006968 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    6968:	b480      	push	{r7}
    696a:	b083      	sub	sp, #12
    696c:	af00      	add	r7, sp, #0
    696e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    6970:	687b      	ldr	r3, [r7, #4]
    6972:	f383 8811 	msr	BASEPRI, r3
}
    6976:	f107 070c 	add.w	r7, r7, #12
    697a:	46bd      	mov	sp, r7
    697c:	bc80      	pop	{r7}
    697e:	4770      	bx	lr

00006980 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    6980:	b480      	push	{r7}
    6982:	b083      	sub	sp, #12
    6984:	af00      	add	r7, sp, #0
  uint32_t result=0;
    6986:	f04f 0300 	mov.w	r3, #0
    698a:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    698c:	f3ef 8310 	mrs	r3, PRIMASK
    6990:	607b      	str	r3, [r7, #4]
  return(result);
    6992:	687b      	ldr	r3, [r7, #4]
}
    6994:	4618      	mov	r0, r3
    6996:	f107 070c 	add.w	r7, r7, #12
    699a:	46bd      	mov	sp, r7
    699c:	bc80      	pop	{r7}
    699e:	4770      	bx	lr

000069a0 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    69a0:	b480      	push	{r7}
    69a2:	b083      	sub	sp, #12
    69a4:	af00      	add	r7, sp, #0
    69a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    69a8:	687b      	ldr	r3, [r7, #4]
    69aa:	f383 8810 	msr	PRIMASK, r3
}
    69ae:	f107 070c 	add.w	r7, r7, #12
    69b2:	46bd      	mov	sp, r7
    69b4:	bc80      	pop	{r7}
    69b6:	4770      	bx	lr

000069b8 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    69b8:	b480      	push	{r7}
    69ba:	b083      	sub	sp, #12
    69bc:	af00      	add	r7, sp, #0
  uint32_t result=0;
    69be:	f04f 0300 	mov.w	r3, #0
    69c2:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    69c4:	f3ef 8313 	mrs	r3, FAULTMASK
    69c8:	607b      	str	r3, [r7, #4]
  return(result);
    69ca:	687b      	ldr	r3, [r7, #4]
}
    69cc:	4618      	mov	r0, r3
    69ce:	f107 070c 	add.w	r7, r7, #12
    69d2:	46bd      	mov	sp, r7
    69d4:	bc80      	pop	{r7}
    69d6:	4770      	bx	lr

000069d8 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    69d8:	b480      	push	{r7}
    69da:	b083      	sub	sp, #12
    69dc:	af00      	add	r7, sp, #0
    69de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    69e0:	687b      	ldr	r3, [r7, #4]
    69e2:	f383 8813 	msr	FAULTMASK, r3
}
    69e6:	f107 070c 	add.w	r7, r7, #12
    69ea:	46bd      	mov	sp, r7
    69ec:	bc80      	pop	{r7}
    69ee:	4770      	bx	lr

000069f0 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    69f0:	b480      	push	{r7}
    69f2:	b083      	sub	sp, #12
    69f4:	af00      	add	r7, sp, #0
  uint32_t result=0;
    69f6:	f04f 0300 	mov.w	r3, #0
    69fa:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    69fc:	f3ef 8314 	mrs	r3, CONTROL
    6a00:	607b      	str	r3, [r7, #4]
  return(result);
    6a02:	687b      	ldr	r3, [r7, #4]
}
    6a04:	4618      	mov	r0, r3
    6a06:	f107 070c 	add.w	r7, r7, #12
    6a0a:	46bd      	mov	sp, r7
    6a0c:	bc80      	pop	{r7}
    6a0e:	4770      	bx	lr

00006a10 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    6a10:	b480      	push	{r7}
    6a12:	b083      	sub	sp, #12
    6a14:	af00      	add	r7, sp, #0
    6a16:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    6a18:	687b      	ldr	r3, [r7, #4]
    6a1a:	f383 8814 	msr	CONTROL, r3
}
    6a1e:	f107 070c 	add.w	r7, r7, #12
    6a22:	46bd      	mov	sp, r7
    6a24:	bc80      	pop	{r7}
    6a26:	4770      	bx	lr

00006a28 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    6a28:	b480      	push	{r7}
    6a2a:	b085      	sub	sp, #20
    6a2c:	af00      	add	r7, sp, #0
    6a2e:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    6a30:	f04f 0300 	mov.w	r3, #0
    6a34:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    6a36:	687b      	ldr	r3, [r7, #4]
    6a38:	ba1b      	rev	r3, r3
    6a3a:	60fb      	str	r3, [r7, #12]
  return(result);
    6a3c:	68fb      	ldr	r3, [r7, #12]
}
    6a3e:	4618      	mov	r0, r3
    6a40:	f107 0714 	add.w	r7, r7, #20
    6a44:	46bd      	mov	sp, r7
    6a46:	bc80      	pop	{r7}
    6a48:	4770      	bx	lr
    6a4a:	bf00      	nop

00006a4c <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    6a4c:	b480      	push	{r7}
    6a4e:	b085      	sub	sp, #20
    6a50:	af00      	add	r7, sp, #0
    6a52:	4603      	mov	r3, r0
    6a54:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    6a56:	f04f 0300 	mov.w	r3, #0
    6a5a:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    6a5c:	88fb      	ldrh	r3, [r7, #6]
    6a5e:	ba5b      	rev16	r3, r3
    6a60:	60fb      	str	r3, [r7, #12]
  return(result);
    6a62:	68fb      	ldr	r3, [r7, #12]
}
    6a64:	4618      	mov	r0, r3
    6a66:	f107 0714 	add.w	r7, r7, #20
    6a6a:	46bd      	mov	sp, r7
    6a6c:	bc80      	pop	{r7}
    6a6e:	4770      	bx	lr

00006a70 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    6a70:	b480      	push	{r7}
    6a72:	b085      	sub	sp, #20
    6a74:	af00      	add	r7, sp, #0
    6a76:	4603      	mov	r3, r0
    6a78:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    6a7a:	f04f 0300 	mov.w	r3, #0
    6a7e:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    6a80:	88fb      	ldrh	r3, [r7, #6]
    6a82:	badb      	revsh	r3, r3
    6a84:	60fb      	str	r3, [r7, #12]
  return(result);
    6a86:	68fb      	ldr	r3, [r7, #12]
}
    6a88:	4618      	mov	r0, r3
    6a8a:	f107 0714 	add.w	r7, r7, #20
    6a8e:	46bd      	mov	sp, r7
    6a90:	bc80      	pop	{r7}
    6a92:	4770      	bx	lr

00006a94 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    6a94:	b480      	push	{r7}
    6a96:	b085      	sub	sp, #20
    6a98:	af00      	add	r7, sp, #0
    6a9a:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    6a9c:	f04f 0300 	mov.w	r3, #0
    6aa0:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    6aa2:	687b      	ldr	r3, [r7, #4]
    6aa4:	fa93 f3a3 	rbit	r3, r3
    6aa8:	60fb      	str	r3, [r7, #12]
   return(result);
    6aaa:	68fb      	ldr	r3, [r7, #12]
}
    6aac:	4618      	mov	r0, r3
    6aae:	f107 0714 	add.w	r7, r7, #20
    6ab2:	46bd      	mov	sp, r7
    6ab4:	bc80      	pop	{r7}
    6ab6:	4770      	bx	lr

00006ab8 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    6ab8:	b480      	push	{r7}
    6aba:	b085      	sub	sp, #20
    6abc:	af00      	add	r7, sp, #0
    6abe:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    6ac0:	f04f 0300 	mov.w	r3, #0
    6ac4:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    6ac6:	687b      	ldr	r3, [r7, #4]
    6ac8:	e8d3 3f4f 	ldrexb	r3, [r3]
    6acc:	73fb      	strb	r3, [r7, #15]
   return(result);
    6ace:	7bfb      	ldrb	r3, [r7, #15]
}
    6ad0:	4618      	mov	r0, r3
    6ad2:	f107 0714 	add.w	r7, r7, #20
    6ad6:	46bd      	mov	sp, r7
    6ad8:	bc80      	pop	{r7}
    6ada:	4770      	bx	lr

00006adc <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    6adc:	b480      	push	{r7}
    6ade:	b085      	sub	sp, #20
    6ae0:	af00      	add	r7, sp, #0
    6ae2:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    6ae4:	f04f 0300 	mov.w	r3, #0
    6ae8:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    6aea:	687b      	ldr	r3, [r7, #4]
    6aec:	e8d3 3f5f 	ldrexh	r3, [r3]
    6af0:	81fb      	strh	r3, [r7, #14]
   return(result);
    6af2:	89fb      	ldrh	r3, [r7, #14]
}
    6af4:	4618      	mov	r0, r3
    6af6:	f107 0714 	add.w	r7, r7, #20
    6afa:	46bd      	mov	sp, r7
    6afc:	bc80      	pop	{r7}
    6afe:	4770      	bx	lr

00006b00 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    6b00:	b480      	push	{r7}
    6b02:	b085      	sub	sp, #20
    6b04:	af00      	add	r7, sp, #0
    6b06:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    6b08:	f04f 0300 	mov.w	r3, #0
    6b0c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    6b0e:	687b      	ldr	r3, [r7, #4]
    6b10:	e853 3f00 	ldrex	r3, [r3]
    6b14:	60fb      	str	r3, [r7, #12]
   return(result);
    6b16:	68fb      	ldr	r3, [r7, #12]
}
    6b18:	4618      	mov	r0, r3
    6b1a:	f107 0714 	add.w	r7, r7, #20
    6b1e:	46bd      	mov	sp, r7
    6b20:	bc80      	pop	{r7}
    6b22:	4770      	bx	lr

00006b24 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    6b24:	b480      	push	{r7}
    6b26:	b085      	sub	sp, #20
    6b28:	af00      	add	r7, sp, #0
    6b2a:	4603      	mov	r3, r0
    6b2c:	6039      	str	r1, [r7, #0]
    6b2e:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    6b30:	f04f 0300 	mov.w	r3, #0
    6b34:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6b36:	683b      	ldr	r3, [r7, #0]
    6b38:	79fa      	ldrb	r2, [r7, #7]
    6b3a:	e8c3 2f43 	strexb	r3, r2, [r3]
    6b3e:	60fb      	str	r3, [r7, #12]
   return(result);
    6b40:	68fb      	ldr	r3, [r7, #12]
}
    6b42:	4618      	mov	r0, r3
    6b44:	f107 0714 	add.w	r7, r7, #20
    6b48:	46bd      	mov	sp, r7
    6b4a:	bc80      	pop	{r7}
    6b4c:	4770      	bx	lr
    6b4e:	bf00      	nop

00006b50 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    6b50:	b480      	push	{r7}
    6b52:	b085      	sub	sp, #20
    6b54:	af00      	add	r7, sp, #0
    6b56:	4603      	mov	r3, r0
    6b58:	6039      	str	r1, [r7, #0]
    6b5a:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    6b5c:	f04f 0300 	mov.w	r3, #0
    6b60:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6b62:	683b      	ldr	r3, [r7, #0]
    6b64:	88fa      	ldrh	r2, [r7, #6]
    6b66:	e8c3 2f53 	strexh	r3, r2, [r3]
    6b6a:	60fb      	str	r3, [r7, #12]
   return(result);
    6b6c:	68fb      	ldr	r3, [r7, #12]
}
    6b6e:	4618      	mov	r0, r3
    6b70:	f107 0714 	add.w	r7, r7, #20
    6b74:	46bd      	mov	sp, r7
    6b76:	bc80      	pop	{r7}
    6b78:	4770      	bx	lr
    6b7a:	bf00      	nop

00006b7c <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    6b7c:	b480      	push	{r7}
    6b7e:	b085      	sub	sp, #20
    6b80:	af00      	add	r7, sp, #0
    6b82:	6078      	str	r0, [r7, #4]
    6b84:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    6b86:	f04f 0300 	mov.w	r3, #0
    6b8a:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6b8c:	683b      	ldr	r3, [r7, #0]
    6b8e:	687a      	ldr	r2, [r7, #4]
    6b90:	e843 2300 	strex	r3, r2, [r3]
    6b94:	60fb      	str	r3, [r7, #12]
   return(result);
    6b96:	68fb      	ldr	r3, [r7, #12]
}
    6b98:	4618      	mov	r0, r3
    6b9a:	f107 0714 	add.w	r7, r7, #20
    6b9e:	46bd      	mov	sp, r7
    6ba0:	bc80      	pop	{r7}
    6ba2:	4770      	bx	lr

00006ba4 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    6ba4:	b480      	push	{r7}
    6ba6:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    6ba8:	46bd      	mov	sp, r7
    6baa:	bc80      	pop	{r7}
    6bac:	4770      	bx	lr
    6bae:	bf00      	nop

00006bb0 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    6bb0:	b580      	push	{r7, lr}
    6bb2:	b08a      	sub	sp, #40	; 0x28
    6bb4:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    6bb6:	f64d 13f0 	movw	r3, #55792	; 0xd9f0
    6bba:	f2c0 0300 	movt	r3, #0
    6bbe:	46bc      	mov	ip, r7
    6bc0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    6bc2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    6bc6:	f242 0300 	movw	r3, #8192	; 0x2000
    6bca:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6bce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6bd0:	ea4f 0393 	mov.w	r3, r3, lsr #2
    6bd4:	f003 0303 	and.w	r3, r3, #3
    6bd8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6bdc:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6be0:	4413      	add	r3, r2
    6be2:	f853 3c28 	ldr.w	r3, [r3, #-40]
    6be6:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    6be8:	f242 0300 	movw	r3, #8192	; 0x2000
    6bec:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6bf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6bf2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    6bf6:	f003 0303 	and.w	r3, r3, #3
    6bfa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6bfe:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6c02:	4413      	add	r3, r2
    6c04:	f853 3c28 	ldr.w	r3, [r3, #-40]
    6c08:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    6c0a:	f242 0300 	movw	r3, #8192	; 0x2000
    6c0e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6c12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6c14:	ea4f 1393 	mov.w	r3, r3, lsr #6
    6c18:	f003 0303 	and.w	r3, r3, #3
    6c1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6c20:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6c24:	4413      	add	r3, r2
    6c26:	f853 3c28 	ldr.w	r3, [r3, #-40]
    6c2a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    6c2c:	f242 0300 	movw	r3, #8192	; 0x2000
    6c30:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    6c36:	ea4f 2313 	mov.w	r3, r3, lsr #8
    6c3a:	f003 031f 	and.w	r3, r3, #31
    6c3e:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    6c40:	f242 0300 	movw	r3, #8192	; 0x2000
    6c44:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    6c4a:	ea4f 3353 	mov.w	r3, r3, lsr #13
    6c4e:	f003 0301 	and.w	r3, r3, #1
    6c52:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    6c54:	6a3b      	ldr	r3, [r7, #32]
    6c56:	f103 0301 	add.w	r3, r3, #1
    6c5a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    6c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6c5e:	2b00      	cmp	r3, #0
    6c60:	d003      	beq.n	6c6a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    6c62:	69fb      	ldr	r3, [r7, #28]
    6c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6c68:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    6c6a:	f000 f849 	bl	6d00 <GetSystemClock>
    6c6e:	4602      	mov	r2, r0
    6c70:	f240 0354 	movw	r3, #84	; 0x54
    6c74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c78:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    6c7a:	f240 0354 	movw	r3, #84	; 0x54
    6c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c82:	681a      	ldr	r2, [r3, #0]
    6c84:	693b      	ldr	r3, [r7, #16]
    6c86:	fbb2 f2f3 	udiv	r2, r2, r3
    6c8a:	f240 0358 	movw	r3, #88	; 0x58
    6c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c92:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    6c94:	f240 0354 	movw	r3, #84	; 0x54
    6c98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c9c:	681a      	ldr	r2, [r3, #0]
    6c9e:	697b      	ldr	r3, [r7, #20]
    6ca0:	fbb2 f2f3 	udiv	r2, r2, r3
    6ca4:	f240 035c 	movw	r3, #92	; 0x5c
    6ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cac:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    6cae:	f240 0354 	movw	r3, #84	; 0x54
    6cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cb6:	681a      	ldr	r2, [r3, #0]
    6cb8:	69bb      	ldr	r3, [r7, #24]
    6cba:	fbb2 f2f3 	udiv	r2, r2, r3
    6cbe:	f240 0360 	movw	r3, #96	; 0x60
    6cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cc6:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    6cc8:	f240 0354 	movw	r3, #84	; 0x54
    6ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cd0:	681a      	ldr	r2, [r3, #0]
    6cd2:	69fb      	ldr	r3, [r7, #28]
    6cd4:	fbb2 f2f3 	udiv	r2, r2, r3
    6cd8:	f240 0364 	movw	r3, #100	; 0x64
    6cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ce0:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    6ce2:	f240 0354 	movw	r3, #84	; 0x54
    6ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cea:	681a      	ldr	r2, [r3, #0]
    6cec:	f240 0350 	movw	r3, #80	; 0x50
    6cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cf4:	601a      	str	r2, [r3, #0]
}
    6cf6:	f107 0728 	add.w	r7, r7, #40	; 0x28
    6cfa:	46bd      	mov	sp, r7
    6cfc:	bd80      	pop	{r7, pc}
    6cfe:	bf00      	nop

00006d00 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    6d00:	b480      	push	{r7}
    6d02:	b08b      	sub	sp, #44	; 0x2c
    6d04:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    6d06:	f04f 0300 	mov.w	r3, #0
    6d0a:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    6d0c:	f640 031c 	movw	r3, #2076	; 0x81c
    6d10:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6d14:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    6d16:	f240 2330 	movw	r3, #560	; 0x230
    6d1a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6d1e:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    6d20:	68fb      	ldr	r3, [r7, #12]
    6d22:	681b      	ldr	r3, [r3, #0]
    6d24:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    6d28:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    6d2a:	693a      	ldr	r2, [r7, #16]
    6d2c:	f241 13cf 	movw	r3, #4559	; 0x11cf
    6d30:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    6d34:	429a      	cmp	r2, r3
    6d36:	d108      	bne.n	6d4a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    6d38:	f64e 732c 	movw	r3, #61228	; 0xef2c
    6d3c:	f2c6 0301 	movt	r3, #24577	; 0x6001
    6d40:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    6d42:	697b      	ldr	r3, [r7, #20]
    6d44:	681b      	ldr	r3, [r3, #0]
    6d46:	607b      	str	r3, [r7, #4]
    6d48:	e03d      	b.n	6dc6 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    6d4a:	68bb      	ldr	r3, [r7, #8]
    6d4c:	681a      	ldr	r2, [r3, #0]
    6d4e:	f244 3341 	movw	r3, #17217	; 0x4341
    6d52:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    6d56:	429a      	cmp	r2, r3
    6d58:	d135      	bne.n	6dc6 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    6d5a:	f640 0340 	movw	r3, #2112	; 0x840
    6d5e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6d62:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    6d64:	69bb      	ldr	r3, [r7, #24]
    6d66:	681b      	ldr	r3, [r3, #0]
    6d68:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    6d6a:	69fb      	ldr	r3, [r7, #28]
    6d6c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    6d70:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    6d72:	69fa      	ldr	r2, [r7, #28]
    6d74:	f240 3300 	movw	r3, #768	; 0x300
    6d78:	f2c0 0301 	movt	r3, #1
    6d7c:	429a      	cmp	r2, r3
    6d7e:	d922      	bls.n	6dc6 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    6d80:	69fa      	ldr	r2, [r7, #28]
    6d82:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6d86:	f2c0 0301 	movt	r3, #1
    6d8a:	429a      	cmp	r2, r3
    6d8c:	d808      	bhi.n	6da0 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    6d8e:	f241 632c 	movw	r3, #5676	; 0x162c
    6d92:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6d96:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    6d98:	6a3b      	ldr	r3, [r7, #32]
    6d9a:	681b      	ldr	r3, [r3, #0]
    6d9c:	607b      	str	r3, [r7, #4]
    6d9e:	e012      	b.n	6dc6 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    6da0:	69fa      	ldr	r2, [r7, #28]
    6da2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6da6:	f2c0 0302 	movt	r3, #2
    6daa:	429a      	cmp	r2, r3
    6dac:	d808      	bhi.n	6dc0 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    6dae:	f641 63ac 	movw	r3, #7852	; 0x1eac
    6db2:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6db6:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    6db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6dba:	681b      	ldr	r3, [r3, #0]
    6dbc:	607b      	str	r3, [r7, #4]
    6dbe:	e002      	b.n	6dc6 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    6dc0:	f04f 0300 	mov.w	r3, #0
    6dc4:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    6dc6:	687b      	ldr	r3, [r7, #4]
    6dc8:	2b00      	cmp	r3, #0
    6dca:	d105      	bne.n	6dd8 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    6dcc:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    6dce:	f647 0340 	movw	r3, #30784	; 0x7840
    6dd2:	f2c0 137d 	movt	r3, #381	; 0x17d
    6dd6:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    6dd8:	687b      	ldr	r3, [r7, #4]
}
    6dda:	4618      	mov	r0, r3
    6ddc:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    6de0:	46bd      	mov	sp, r7
    6de2:	bc80      	pop	{r7}
    6de4:	4770      	bx	lr
    6de6:	bf00      	nop

00006de8 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    6de8:	b480      	push	{r7}
    6dea:	b083      	sub	sp, #12
    6dec:	af00      	add	r7, sp, #0
    6dee:	6078      	str	r0, [r7, #4]
    return -1;
    6df0:	f04f 33ff 	mov.w	r3, #4294967295
}
    6df4:	4618      	mov	r0, r3
    6df6:	f107 070c 	add.w	r7, r7, #12
    6dfa:	46bd      	mov	sp, r7
    6dfc:	bc80      	pop	{r7}
    6dfe:	4770      	bx	lr

00006e00 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    6e00:	b580      	push	{r7, lr}
    6e02:	b084      	sub	sp, #16
    6e04:	af00      	add	r7, sp, #0
    6e06:	60f8      	str	r0, [r7, #12]
    6e08:	60b9      	str	r1, [r7, #8]
    6e0a:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    6e0c:	f000 fd3e 	bl	788c <__errno>
    6e10:	4603      	mov	r3, r0
    6e12:	f04f 020c 	mov.w	r2, #12
    6e16:	601a      	str	r2, [r3, #0]
    return -1;
    6e18:	f04f 33ff 	mov.w	r3, #4294967295
}
    6e1c:	4618      	mov	r0, r3
    6e1e:	f107 0710 	add.w	r7, r7, #16
    6e22:	46bd      	mov	sp, r7
    6e24:	bd80      	pop	{r7, pc}
    6e26:	bf00      	nop

00006e28 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    6e28:	b480      	push	{r7}
    6e2a:	b083      	sub	sp, #12
    6e2c:	af00      	add	r7, sp, #0
    6e2e:	6078      	str	r0, [r7, #4]
    6e30:	e7fe      	b.n	6e30 <_exit+0x8>
    6e32:	bf00      	nop

00006e34 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    6e34:	b580      	push	{r7, lr}
    6e36:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    6e38:	f000 fd28 	bl	788c <__errno>
    6e3c:	4603      	mov	r3, r0
    6e3e:	f04f 020b 	mov.w	r2, #11
    6e42:	601a      	str	r2, [r3, #0]
    return -1;
    6e44:	f04f 33ff 	mov.w	r3, #4294967295
}
    6e48:	4618      	mov	r0, r3
    6e4a:	bd80      	pop	{r7, pc}

00006e4c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    6e4c:	b480      	push	{r7}
    6e4e:	b083      	sub	sp, #12
    6e50:	af00      	add	r7, sp, #0
    6e52:	6078      	str	r0, [r7, #4]
    6e54:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    6e56:	683b      	ldr	r3, [r7, #0]
    6e58:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    6e5c:	605a      	str	r2, [r3, #4]
    return 0;
    6e5e:	f04f 0300 	mov.w	r3, #0
}
    6e62:	4618      	mov	r0, r3
    6e64:	f107 070c 	add.w	r7, r7, #12
    6e68:	46bd      	mov	sp, r7
    6e6a:	bc80      	pop	{r7}
    6e6c:	4770      	bx	lr
    6e6e:	bf00      	nop

00006e70 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    6e70:	b480      	push	{r7}
    6e72:	af00      	add	r7, sp, #0
    return 1;
    6e74:	f04f 0301 	mov.w	r3, #1
}
    6e78:	4618      	mov	r0, r3
    6e7a:	46bd      	mov	sp, r7
    6e7c:	bc80      	pop	{r7}
    6e7e:	4770      	bx	lr

00006e80 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    6e80:	b480      	push	{r7}
    6e82:	b083      	sub	sp, #12
    6e84:	af00      	add	r7, sp, #0
    6e86:	6078      	str	r0, [r7, #4]
    return 1;
    6e88:	f04f 0301 	mov.w	r3, #1
}
    6e8c:	4618      	mov	r0, r3
    6e8e:	f107 070c 	add.w	r7, r7, #12
    6e92:	46bd      	mov	sp, r7
    6e94:	bc80      	pop	{r7}
    6e96:	4770      	bx	lr

00006e98 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    6e98:	b580      	push	{r7, lr}
    6e9a:	b082      	sub	sp, #8
    6e9c:	af00      	add	r7, sp, #0
    6e9e:	6078      	str	r0, [r7, #4]
    6ea0:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    6ea2:	f000 fcf3 	bl	788c <__errno>
    6ea6:	4603      	mov	r3, r0
    6ea8:	f04f 0216 	mov.w	r2, #22
    6eac:	601a      	str	r2, [r3, #0]
    return -1;
    6eae:	f04f 33ff 	mov.w	r3, #4294967295
}
    6eb2:	4618      	mov	r0, r3
    6eb4:	f107 0708 	add.w	r7, r7, #8
    6eb8:	46bd      	mov	sp, r7
    6eba:	bd80      	pop	{r7, pc}

00006ebc <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    6ebc:	b580      	push	{r7, lr}
    6ebe:	b082      	sub	sp, #8
    6ec0:	af00      	add	r7, sp, #0
    6ec2:	6078      	str	r0, [r7, #4]
    6ec4:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    6ec6:	f000 fce1 	bl	788c <__errno>
    6eca:	4603      	mov	r3, r0
    6ecc:	f04f 021f 	mov.w	r2, #31
    6ed0:	601a      	str	r2, [r3, #0]
    return -1;
    6ed2:	f04f 33ff 	mov.w	r3, #4294967295
}
    6ed6:	4618      	mov	r0, r3
    6ed8:	f107 0708 	add.w	r7, r7, #8
    6edc:	46bd      	mov	sp, r7
    6ede:	bd80      	pop	{r7, pc}

00006ee0 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    6ee0:	b480      	push	{r7}
    6ee2:	b085      	sub	sp, #20
    6ee4:	af00      	add	r7, sp, #0
    6ee6:	60f8      	str	r0, [r7, #12]
    6ee8:	60b9      	str	r1, [r7, #8]
    6eea:	607a      	str	r2, [r7, #4]
    return 0;
    6eec:	f04f 0300 	mov.w	r3, #0
}
    6ef0:	4618      	mov	r0, r3
    6ef2:	f107 0714 	add.w	r7, r7, #20
    6ef6:	46bd      	mov	sp, r7
    6ef8:	bc80      	pop	{r7}
    6efa:	4770      	bx	lr

00006efc <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    6efc:	b480      	push	{r7}
    6efe:	b085      	sub	sp, #20
    6f00:	af00      	add	r7, sp, #0
    6f02:	60f8      	str	r0, [r7, #12]
    6f04:	60b9      	str	r1, [r7, #8]
    6f06:	607a      	str	r2, [r7, #4]
    return -1;
    6f08:	f04f 33ff 	mov.w	r3, #4294967295
}
    6f0c:	4618      	mov	r0, r3
    6f0e:	f107 0714 	add.w	r7, r7, #20
    6f12:	46bd      	mov	sp, r7
    6f14:	bc80      	pop	{r7}
    6f16:	4770      	bx	lr

00006f18 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    6f18:	b480      	push	{r7}
    6f1a:	b085      	sub	sp, #20
    6f1c:	af00      	add	r7, sp, #0
    6f1e:	60f8      	str	r0, [r7, #12]
    6f20:	60b9      	str	r1, [r7, #8]
    6f22:	607a      	str	r2, [r7, #4]
    return 0;
    6f24:	f04f 0300 	mov.w	r3, #0
}
    6f28:	4618      	mov	r0, r3
    6f2a:	f107 0714 	add.w	r7, r7, #20
    6f2e:	46bd      	mov	sp, r7
    6f30:	bc80      	pop	{r7}
    6f32:	4770      	bx	lr

00006f34 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    6f34:	b580      	push	{r7, lr}
    6f36:	b084      	sub	sp, #16
    6f38:	af00      	add	r7, sp, #0
    6f3a:	60f8      	str	r0, [r7, #12]
    6f3c:	60b9      	str	r1, [r7, #8]
    6f3e:	607a      	str	r2, [r7, #4]
    6f40:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    6f42:	f240 5394 	movw	r3, #1428	; 0x594
    6f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f4a:	681b      	ldr	r3, [r3, #0]
    6f4c:	2b00      	cmp	r3, #0
    6f4e:	d110      	bne.n	6f72 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    6f50:	f240 6024 	movw	r0, #1572	; 0x624
    6f54:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6f58:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    6f5c:	f04f 0203 	mov.w	r2, #3
    6f60:	f7fb f86a 	bl	2038 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    6f64:	f240 5394 	movw	r3, #1428	; 0x594
    6f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f6c:	f04f 0201 	mov.w	r2, #1
    6f70:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    6f72:	683b      	ldr	r3, [r7, #0]
    6f74:	f240 6024 	movw	r0, #1572	; 0x624
    6f78:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6f7c:	6879      	ldr	r1, [r7, #4]
    6f7e:	461a      	mov	r2, r3
    6f80:	f7fb f95c 	bl	223c <MSS_UART_polled_tx>
    
    return len;
    6f84:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    6f86:	4618      	mov	r0, r3
    6f88:	f107 0710 	add.w	r7, r7, #16
    6f8c:	46bd      	mov	sp, r7
    6f8e:	bd80      	pop	{r7, pc}

00006f90 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    6f90:	b580      	push	{r7, lr}
    6f92:	b084      	sub	sp, #16
    6f94:	af00      	add	r7, sp, #0
    6f96:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    6f98:	f240 539c 	movw	r3, #1436	; 0x59c
    6f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fa0:	681b      	ldr	r3, [r3, #0]
    6fa2:	2b00      	cmp	r3, #0
    6fa4:	d108      	bne.n	6fb8 <_sbrk+0x28>
    {
      heap_end = &_end;
    6fa6:	f240 539c 	movw	r3, #1436	; 0x59c
    6faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fae:	f240 6250 	movw	r2, #1616	; 0x650
    6fb2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    6fb6:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    6fb8:	f240 539c 	movw	r3, #1436	; 0x59c
    6fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fc0:	681b      	ldr	r3, [r3, #0]
    6fc2:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    6fc4:	f3ef 8308 	mrs	r3, MSP
    6fc8:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    6fca:	f240 539c 	movw	r3, #1436	; 0x59c
    6fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fd2:	681a      	ldr	r2, [r3, #0]
    6fd4:	687b      	ldr	r3, [r7, #4]
    6fd6:	441a      	add	r2, r3
    6fd8:	68fb      	ldr	r3, [r7, #12]
    6fda:	429a      	cmp	r2, r3
    6fdc:	d90f      	bls.n	6ffe <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    6fde:	f04f 0000 	mov.w	r0, #0
    6fe2:	f04f 0101 	mov.w	r1, #1
    6fe6:	f64d 2200 	movw	r2, #55808	; 0xda00
    6fea:	f2c0 0200 	movt	r2, #0
    6fee:	f04f 0319 	mov.w	r3, #25
    6ff2:	f7ff ff9f 	bl	6f34 <_write_r>
      _exit (1);
    6ff6:	f04f 0001 	mov.w	r0, #1
    6ffa:	f7ff ff15 	bl	6e28 <_exit>
    }
  
    heap_end += incr;
    6ffe:	f240 539c 	movw	r3, #1436	; 0x59c
    7002:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7006:	681a      	ldr	r2, [r3, #0]
    7008:	687b      	ldr	r3, [r7, #4]
    700a:	441a      	add	r2, r3
    700c:	f240 539c 	movw	r3, #1436	; 0x59c
    7010:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7014:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    7016:	68bb      	ldr	r3, [r7, #8]
}
    7018:	4618      	mov	r0, r3
    701a:	f107 0710 	add.w	r7, r7, #16
    701e:	46bd      	mov	sp, r7
    7020:	bd80      	pop	{r7, pc}
    7022:	bf00      	nop

00007024 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    7024:	b480      	push	{r7}
    7026:	b083      	sub	sp, #12
    7028:	af00      	add	r7, sp, #0
    702a:	6078      	str	r0, [r7, #4]
    702c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    702e:	683b      	ldr	r3, [r7, #0]
    7030:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    7034:	605a      	str	r2, [r3, #4]
    return 0;
    7036:	f04f 0300 	mov.w	r3, #0
}
    703a:	4618      	mov	r0, r3
    703c:	f107 070c 	add.w	r7, r7, #12
    7040:	46bd      	mov	sp, r7
    7042:	bc80      	pop	{r7}
    7044:	4770      	bx	lr
    7046:	bf00      	nop

00007048 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    7048:	b480      	push	{r7}
    704a:	b083      	sub	sp, #12
    704c:	af00      	add	r7, sp, #0
    704e:	6078      	str	r0, [r7, #4]
    return -1;
    7050:	f04f 33ff 	mov.w	r3, #4294967295
}
    7054:	4618      	mov	r0, r3
    7056:	f107 070c 	add.w	r7, r7, #12
    705a:	46bd      	mov	sp, r7
    705c:	bc80      	pop	{r7}
    705e:	4770      	bx	lr

00007060 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    7060:	b580      	push	{r7, lr}
    7062:	b082      	sub	sp, #8
    7064:	af00      	add	r7, sp, #0
    7066:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    7068:	f000 fc10 	bl	788c <__errno>
    706c:	4603      	mov	r3, r0
    706e:	f04f 0202 	mov.w	r2, #2
    7072:	601a      	str	r2, [r3, #0]
    return -1;
    7074:	f04f 33ff 	mov.w	r3, #4294967295
}
    7078:	4618      	mov	r0, r3
    707a:	f107 0708 	add.w	r7, r7, #8
    707e:	46bd      	mov	sp, r7
    7080:	bd80      	pop	{r7, pc}
    7082:	bf00      	nop

00007084 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    7084:	b580      	push	{r7, lr}
    7086:	b082      	sub	sp, #8
    7088:	af00      	add	r7, sp, #0
    708a:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    708c:	f000 fbfe 	bl	788c <__errno>
    7090:	4603      	mov	r3, r0
    7092:	f04f 020a 	mov.w	r2, #10
    7096:	601a      	str	r2, [r3, #0]
    return -1;
    7098:	f04f 33ff 	mov.w	r3, #4294967295
}
    709c:	4618      	mov	r0, r3
    709e:	f107 0708 	add.w	r7, r7, #8
    70a2:	46bd      	mov	sp, r7
    70a4:	bd80      	pop	{r7, pc}
    70a6:	bf00      	nop

000070a8 <__aeabi_drsub>:
    70a8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    70ac:	e002      	b.n	70b4 <__adddf3>
    70ae:	bf00      	nop

000070b0 <__aeabi_dsub>:
    70b0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000070b4 <__adddf3>:
    70b4:	b530      	push	{r4, r5, lr}
    70b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
    70ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
    70be:	ea94 0f05 	teq	r4, r5
    70c2:	bf08      	it	eq
    70c4:	ea90 0f02 	teqeq	r0, r2
    70c8:	bf1f      	itttt	ne
    70ca:	ea54 0c00 	orrsne.w	ip, r4, r0
    70ce:	ea55 0c02 	orrsne.w	ip, r5, r2
    70d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    70d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    70da:	f000 80e2 	beq.w	72a2 <__adddf3+0x1ee>
    70de:	ea4f 5454 	mov.w	r4, r4, lsr #21
    70e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    70e6:	bfb8      	it	lt
    70e8:	426d      	neglt	r5, r5
    70ea:	dd0c      	ble.n	7106 <__adddf3+0x52>
    70ec:	442c      	add	r4, r5
    70ee:	ea80 0202 	eor.w	r2, r0, r2
    70f2:	ea81 0303 	eor.w	r3, r1, r3
    70f6:	ea82 0000 	eor.w	r0, r2, r0
    70fa:	ea83 0101 	eor.w	r1, r3, r1
    70fe:	ea80 0202 	eor.w	r2, r0, r2
    7102:	ea81 0303 	eor.w	r3, r1, r3
    7106:	2d36      	cmp	r5, #54	; 0x36
    7108:	bf88      	it	hi
    710a:	bd30      	pophi	{r4, r5, pc}
    710c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    7110:	ea4f 3101 	mov.w	r1, r1, lsl #12
    7114:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    7118:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    711c:	d002      	beq.n	7124 <__adddf3+0x70>
    711e:	4240      	negs	r0, r0
    7120:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    7124:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    7128:	ea4f 3303 	mov.w	r3, r3, lsl #12
    712c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    7130:	d002      	beq.n	7138 <__adddf3+0x84>
    7132:	4252      	negs	r2, r2
    7134:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    7138:	ea94 0f05 	teq	r4, r5
    713c:	f000 80a7 	beq.w	728e <__adddf3+0x1da>
    7140:	f1a4 0401 	sub.w	r4, r4, #1
    7144:	f1d5 0e20 	rsbs	lr, r5, #32
    7148:	db0d      	blt.n	7166 <__adddf3+0xb2>
    714a:	fa02 fc0e 	lsl.w	ip, r2, lr
    714e:	fa22 f205 	lsr.w	r2, r2, r5
    7152:	1880      	adds	r0, r0, r2
    7154:	f141 0100 	adc.w	r1, r1, #0
    7158:	fa03 f20e 	lsl.w	r2, r3, lr
    715c:	1880      	adds	r0, r0, r2
    715e:	fa43 f305 	asr.w	r3, r3, r5
    7162:	4159      	adcs	r1, r3
    7164:	e00e      	b.n	7184 <__adddf3+0xd0>
    7166:	f1a5 0520 	sub.w	r5, r5, #32
    716a:	f10e 0e20 	add.w	lr, lr, #32
    716e:	2a01      	cmp	r2, #1
    7170:	fa03 fc0e 	lsl.w	ip, r3, lr
    7174:	bf28      	it	cs
    7176:	f04c 0c02 	orrcs.w	ip, ip, #2
    717a:	fa43 f305 	asr.w	r3, r3, r5
    717e:	18c0      	adds	r0, r0, r3
    7180:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    7184:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7188:	d507      	bpl.n	719a <__adddf3+0xe6>
    718a:	f04f 0e00 	mov.w	lr, #0
    718e:	f1dc 0c00 	rsbs	ip, ip, #0
    7192:	eb7e 0000 	sbcs.w	r0, lr, r0
    7196:	eb6e 0101 	sbc.w	r1, lr, r1
    719a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    719e:	d31b      	bcc.n	71d8 <__adddf3+0x124>
    71a0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    71a4:	d30c      	bcc.n	71c0 <__adddf3+0x10c>
    71a6:	0849      	lsrs	r1, r1, #1
    71a8:	ea5f 0030 	movs.w	r0, r0, rrx
    71ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
    71b0:	f104 0401 	add.w	r4, r4, #1
    71b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
    71b8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    71bc:	f080 809a 	bcs.w	72f4 <__adddf3+0x240>
    71c0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    71c4:	bf08      	it	eq
    71c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    71ca:	f150 0000 	adcs.w	r0, r0, #0
    71ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    71d2:	ea41 0105 	orr.w	r1, r1, r5
    71d6:	bd30      	pop	{r4, r5, pc}
    71d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    71dc:	4140      	adcs	r0, r0
    71de:	eb41 0101 	adc.w	r1, r1, r1
    71e2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    71e6:	f1a4 0401 	sub.w	r4, r4, #1
    71ea:	d1e9      	bne.n	71c0 <__adddf3+0x10c>
    71ec:	f091 0f00 	teq	r1, #0
    71f0:	bf04      	itt	eq
    71f2:	4601      	moveq	r1, r0
    71f4:	2000      	moveq	r0, #0
    71f6:	fab1 f381 	clz	r3, r1
    71fa:	bf08      	it	eq
    71fc:	3320      	addeq	r3, #32
    71fe:	f1a3 030b 	sub.w	r3, r3, #11
    7202:	f1b3 0220 	subs.w	r2, r3, #32
    7206:	da0c      	bge.n	7222 <__adddf3+0x16e>
    7208:	320c      	adds	r2, #12
    720a:	dd08      	ble.n	721e <__adddf3+0x16a>
    720c:	f102 0c14 	add.w	ip, r2, #20
    7210:	f1c2 020c 	rsb	r2, r2, #12
    7214:	fa01 f00c 	lsl.w	r0, r1, ip
    7218:	fa21 f102 	lsr.w	r1, r1, r2
    721c:	e00c      	b.n	7238 <__adddf3+0x184>
    721e:	f102 0214 	add.w	r2, r2, #20
    7222:	bfd8      	it	le
    7224:	f1c2 0c20 	rsble	ip, r2, #32
    7228:	fa01 f102 	lsl.w	r1, r1, r2
    722c:	fa20 fc0c 	lsr.w	ip, r0, ip
    7230:	bfdc      	itt	le
    7232:	ea41 010c 	orrle.w	r1, r1, ip
    7236:	4090      	lslle	r0, r2
    7238:	1ae4      	subs	r4, r4, r3
    723a:	bfa2      	ittt	ge
    723c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    7240:	4329      	orrge	r1, r5
    7242:	bd30      	popge	{r4, r5, pc}
    7244:	ea6f 0404 	mvn.w	r4, r4
    7248:	3c1f      	subs	r4, #31
    724a:	da1c      	bge.n	7286 <__adddf3+0x1d2>
    724c:	340c      	adds	r4, #12
    724e:	dc0e      	bgt.n	726e <__adddf3+0x1ba>
    7250:	f104 0414 	add.w	r4, r4, #20
    7254:	f1c4 0220 	rsb	r2, r4, #32
    7258:	fa20 f004 	lsr.w	r0, r0, r4
    725c:	fa01 f302 	lsl.w	r3, r1, r2
    7260:	ea40 0003 	orr.w	r0, r0, r3
    7264:	fa21 f304 	lsr.w	r3, r1, r4
    7268:	ea45 0103 	orr.w	r1, r5, r3
    726c:	bd30      	pop	{r4, r5, pc}
    726e:	f1c4 040c 	rsb	r4, r4, #12
    7272:	f1c4 0220 	rsb	r2, r4, #32
    7276:	fa20 f002 	lsr.w	r0, r0, r2
    727a:	fa01 f304 	lsl.w	r3, r1, r4
    727e:	ea40 0003 	orr.w	r0, r0, r3
    7282:	4629      	mov	r1, r5
    7284:	bd30      	pop	{r4, r5, pc}
    7286:	fa21 f004 	lsr.w	r0, r1, r4
    728a:	4629      	mov	r1, r5
    728c:	bd30      	pop	{r4, r5, pc}
    728e:	f094 0f00 	teq	r4, #0
    7292:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    7296:	bf06      	itte	eq
    7298:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    729c:	3401      	addeq	r4, #1
    729e:	3d01      	subne	r5, #1
    72a0:	e74e      	b.n	7140 <__adddf3+0x8c>
    72a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    72a6:	bf18      	it	ne
    72a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    72ac:	d029      	beq.n	7302 <__adddf3+0x24e>
    72ae:	ea94 0f05 	teq	r4, r5
    72b2:	bf08      	it	eq
    72b4:	ea90 0f02 	teqeq	r0, r2
    72b8:	d005      	beq.n	72c6 <__adddf3+0x212>
    72ba:	ea54 0c00 	orrs.w	ip, r4, r0
    72be:	bf04      	itt	eq
    72c0:	4619      	moveq	r1, r3
    72c2:	4610      	moveq	r0, r2
    72c4:	bd30      	pop	{r4, r5, pc}
    72c6:	ea91 0f03 	teq	r1, r3
    72ca:	bf1e      	ittt	ne
    72cc:	2100      	movne	r1, #0
    72ce:	2000      	movne	r0, #0
    72d0:	bd30      	popne	{r4, r5, pc}
    72d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    72d6:	d105      	bne.n	72e4 <__adddf3+0x230>
    72d8:	0040      	lsls	r0, r0, #1
    72da:	4149      	adcs	r1, r1
    72dc:	bf28      	it	cs
    72de:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    72e2:	bd30      	pop	{r4, r5, pc}
    72e4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    72e8:	bf3c      	itt	cc
    72ea:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    72ee:	bd30      	popcc	{r4, r5, pc}
    72f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    72f4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    72f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    72fc:	f04f 0000 	mov.w	r0, #0
    7300:	bd30      	pop	{r4, r5, pc}
    7302:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    7306:	bf1a      	itte	ne
    7308:	4619      	movne	r1, r3
    730a:	4610      	movne	r0, r2
    730c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    7310:	bf1c      	itt	ne
    7312:	460b      	movne	r3, r1
    7314:	4602      	movne	r2, r0
    7316:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    731a:	bf06      	itte	eq
    731c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    7320:	ea91 0f03 	teqeq	r1, r3
    7324:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    7328:	bd30      	pop	{r4, r5, pc}
    732a:	bf00      	nop

0000732c <__aeabi_ui2d>:
    732c:	f090 0f00 	teq	r0, #0
    7330:	bf04      	itt	eq
    7332:	2100      	moveq	r1, #0
    7334:	4770      	bxeq	lr
    7336:	b530      	push	{r4, r5, lr}
    7338:	f44f 6480 	mov.w	r4, #1024	; 0x400
    733c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7340:	f04f 0500 	mov.w	r5, #0
    7344:	f04f 0100 	mov.w	r1, #0
    7348:	e750      	b.n	71ec <__adddf3+0x138>
    734a:	bf00      	nop

0000734c <__aeabi_i2d>:
    734c:	f090 0f00 	teq	r0, #0
    7350:	bf04      	itt	eq
    7352:	2100      	moveq	r1, #0
    7354:	4770      	bxeq	lr
    7356:	b530      	push	{r4, r5, lr}
    7358:	f44f 6480 	mov.w	r4, #1024	; 0x400
    735c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7360:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    7364:	bf48      	it	mi
    7366:	4240      	negmi	r0, r0
    7368:	f04f 0100 	mov.w	r1, #0
    736c:	e73e      	b.n	71ec <__adddf3+0x138>
    736e:	bf00      	nop

00007370 <__aeabi_f2d>:
    7370:	0042      	lsls	r2, r0, #1
    7372:	ea4f 01e2 	mov.w	r1, r2, asr #3
    7376:	ea4f 0131 	mov.w	r1, r1, rrx
    737a:	ea4f 7002 	mov.w	r0, r2, lsl #28
    737e:	bf1f      	itttt	ne
    7380:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    7384:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7388:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    738c:	4770      	bxne	lr
    738e:	f092 0f00 	teq	r2, #0
    7392:	bf14      	ite	ne
    7394:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7398:	4770      	bxeq	lr
    739a:	b530      	push	{r4, r5, lr}
    739c:	f44f 7460 	mov.w	r4, #896	; 0x380
    73a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    73a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    73a8:	e720      	b.n	71ec <__adddf3+0x138>
    73aa:	bf00      	nop

000073ac <__aeabi_ul2d>:
    73ac:	ea50 0201 	orrs.w	r2, r0, r1
    73b0:	bf08      	it	eq
    73b2:	4770      	bxeq	lr
    73b4:	b530      	push	{r4, r5, lr}
    73b6:	f04f 0500 	mov.w	r5, #0
    73ba:	e00a      	b.n	73d2 <__aeabi_l2d+0x16>

000073bc <__aeabi_l2d>:
    73bc:	ea50 0201 	orrs.w	r2, r0, r1
    73c0:	bf08      	it	eq
    73c2:	4770      	bxeq	lr
    73c4:	b530      	push	{r4, r5, lr}
    73c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    73ca:	d502      	bpl.n	73d2 <__aeabi_l2d+0x16>
    73cc:	4240      	negs	r0, r0
    73ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    73d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
    73d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
    73da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    73de:	f43f aedc 	beq.w	719a <__adddf3+0xe6>
    73e2:	f04f 0203 	mov.w	r2, #3
    73e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    73ea:	bf18      	it	ne
    73ec:	3203      	addne	r2, #3
    73ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    73f2:	bf18      	it	ne
    73f4:	3203      	addne	r2, #3
    73f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    73fa:	f1c2 0320 	rsb	r3, r2, #32
    73fe:	fa00 fc03 	lsl.w	ip, r0, r3
    7402:	fa20 f002 	lsr.w	r0, r0, r2
    7406:	fa01 fe03 	lsl.w	lr, r1, r3
    740a:	ea40 000e 	orr.w	r0, r0, lr
    740e:	fa21 f102 	lsr.w	r1, r1, r2
    7412:	4414      	add	r4, r2
    7414:	e6c1      	b.n	719a <__adddf3+0xe6>
    7416:	bf00      	nop

00007418 <__aeabi_dmul>:
    7418:	b570      	push	{r4, r5, r6, lr}
    741a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    741e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    7422:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    7426:	bf1d      	ittte	ne
    7428:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    742c:	ea94 0f0c 	teqne	r4, ip
    7430:	ea95 0f0c 	teqne	r5, ip
    7434:	f000 f8de 	bleq	75f4 <__aeabi_dmul+0x1dc>
    7438:	442c      	add	r4, r5
    743a:	ea81 0603 	eor.w	r6, r1, r3
    743e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    7442:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    7446:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    744a:	bf18      	it	ne
    744c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    7450:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    7454:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    7458:	d038      	beq.n	74cc <__aeabi_dmul+0xb4>
    745a:	fba0 ce02 	umull	ip, lr, r0, r2
    745e:	f04f 0500 	mov.w	r5, #0
    7462:	fbe1 e502 	umlal	lr, r5, r1, r2
    7466:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    746a:	fbe0 e503 	umlal	lr, r5, r0, r3
    746e:	f04f 0600 	mov.w	r6, #0
    7472:	fbe1 5603 	umlal	r5, r6, r1, r3
    7476:	f09c 0f00 	teq	ip, #0
    747a:	bf18      	it	ne
    747c:	f04e 0e01 	orrne.w	lr, lr, #1
    7480:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    7484:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    7488:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    748c:	d204      	bcs.n	7498 <__aeabi_dmul+0x80>
    748e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    7492:	416d      	adcs	r5, r5
    7494:	eb46 0606 	adc.w	r6, r6, r6
    7498:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    749c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    74a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    74a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    74a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    74ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    74b0:	bf88      	it	hi
    74b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    74b6:	d81e      	bhi.n	74f6 <__aeabi_dmul+0xde>
    74b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    74bc:	bf08      	it	eq
    74be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    74c2:	f150 0000 	adcs.w	r0, r0, #0
    74c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    74ca:	bd70      	pop	{r4, r5, r6, pc}
    74cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    74d0:	ea46 0101 	orr.w	r1, r6, r1
    74d4:	ea40 0002 	orr.w	r0, r0, r2
    74d8:	ea81 0103 	eor.w	r1, r1, r3
    74dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    74e0:	bfc2      	ittt	gt
    74e2:	ebd4 050c 	rsbsgt	r5, r4, ip
    74e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    74ea:	bd70      	popgt	{r4, r5, r6, pc}
    74ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    74f0:	f04f 0e00 	mov.w	lr, #0
    74f4:	3c01      	subs	r4, #1
    74f6:	f300 80ab 	bgt.w	7650 <__aeabi_dmul+0x238>
    74fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
    74fe:	bfde      	ittt	le
    7500:	2000      	movle	r0, #0
    7502:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    7506:	bd70      	pople	{r4, r5, r6, pc}
    7508:	f1c4 0400 	rsb	r4, r4, #0
    750c:	3c20      	subs	r4, #32
    750e:	da35      	bge.n	757c <__aeabi_dmul+0x164>
    7510:	340c      	adds	r4, #12
    7512:	dc1b      	bgt.n	754c <__aeabi_dmul+0x134>
    7514:	f104 0414 	add.w	r4, r4, #20
    7518:	f1c4 0520 	rsb	r5, r4, #32
    751c:	fa00 f305 	lsl.w	r3, r0, r5
    7520:	fa20 f004 	lsr.w	r0, r0, r4
    7524:	fa01 f205 	lsl.w	r2, r1, r5
    7528:	ea40 0002 	orr.w	r0, r0, r2
    752c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    7530:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7534:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    7538:	fa21 f604 	lsr.w	r6, r1, r4
    753c:	eb42 0106 	adc.w	r1, r2, r6
    7540:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7544:	bf08      	it	eq
    7546:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    754a:	bd70      	pop	{r4, r5, r6, pc}
    754c:	f1c4 040c 	rsb	r4, r4, #12
    7550:	f1c4 0520 	rsb	r5, r4, #32
    7554:	fa00 f304 	lsl.w	r3, r0, r4
    7558:	fa20 f005 	lsr.w	r0, r0, r5
    755c:	fa01 f204 	lsl.w	r2, r1, r4
    7560:	ea40 0002 	orr.w	r0, r0, r2
    7564:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7568:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    756c:	f141 0100 	adc.w	r1, r1, #0
    7570:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7574:	bf08      	it	eq
    7576:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    757a:	bd70      	pop	{r4, r5, r6, pc}
    757c:	f1c4 0520 	rsb	r5, r4, #32
    7580:	fa00 f205 	lsl.w	r2, r0, r5
    7584:	ea4e 0e02 	orr.w	lr, lr, r2
    7588:	fa20 f304 	lsr.w	r3, r0, r4
    758c:	fa01 f205 	lsl.w	r2, r1, r5
    7590:	ea43 0302 	orr.w	r3, r3, r2
    7594:	fa21 f004 	lsr.w	r0, r1, r4
    7598:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    759c:	fa21 f204 	lsr.w	r2, r1, r4
    75a0:	ea20 0002 	bic.w	r0, r0, r2
    75a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    75a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    75ac:	bf08      	it	eq
    75ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    75b2:	bd70      	pop	{r4, r5, r6, pc}
    75b4:	f094 0f00 	teq	r4, #0
    75b8:	d10f      	bne.n	75da <__aeabi_dmul+0x1c2>
    75ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    75be:	0040      	lsls	r0, r0, #1
    75c0:	eb41 0101 	adc.w	r1, r1, r1
    75c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    75c8:	bf08      	it	eq
    75ca:	3c01      	subeq	r4, #1
    75cc:	d0f7      	beq.n	75be <__aeabi_dmul+0x1a6>
    75ce:	ea41 0106 	orr.w	r1, r1, r6
    75d2:	f095 0f00 	teq	r5, #0
    75d6:	bf18      	it	ne
    75d8:	4770      	bxne	lr
    75da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    75de:	0052      	lsls	r2, r2, #1
    75e0:	eb43 0303 	adc.w	r3, r3, r3
    75e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    75e8:	bf08      	it	eq
    75ea:	3d01      	subeq	r5, #1
    75ec:	d0f7      	beq.n	75de <__aeabi_dmul+0x1c6>
    75ee:	ea43 0306 	orr.w	r3, r3, r6
    75f2:	4770      	bx	lr
    75f4:	ea94 0f0c 	teq	r4, ip
    75f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    75fc:	bf18      	it	ne
    75fe:	ea95 0f0c 	teqne	r5, ip
    7602:	d00c      	beq.n	761e <__aeabi_dmul+0x206>
    7604:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7608:	bf18      	it	ne
    760a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    760e:	d1d1      	bne.n	75b4 <__aeabi_dmul+0x19c>
    7610:	ea81 0103 	eor.w	r1, r1, r3
    7614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7618:	f04f 0000 	mov.w	r0, #0
    761c:	bd70      	pop	{r4, r5, r6, pc}
    761e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7622:	bf06      	itte	eq
    7624:	4610      	moveq	r0, r2
    7626:	4619      	moveq	r1, r3
    7628:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    762c:	d019      	beq.n	7662 <__aeabi_dmul+0x24a>
    762e:	ea94 0f0c 	teq	r4, ip
    7632:	d102      	bne.n	763a <__aeabi_dmul+0x222>
    7634:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    7638:	d113      	bne.n	7662 <__aeabi_dmul+0x24a>
    763a:	ea95 0f0c 	teq	r5, ip
    763e:	d105      	bne.n	764c <__aeabi_dmul+0x234>
    7640:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    7644:	bf1c      	itt	ne
    7646:	4610      	movne	r0, r2
    7648:	4619      	movne	r1, r3
    764a:	d10a      	bne.n	7662 <__aeabi_dmul+0x24a>
    764c:	ea81 0103 	eor.w	r1, r1, r3
    7650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7654:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    7658:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    765c:	f04f 0000 	mov.w	r0, #0
    7660:	bd70      	pop	{r4, r5, r6, pc}
    7662:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    7666:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    766a:	bd70      	pop	{r4, r5, r6, pc}

0000766c <__aeabi_ddiv>:
    766c:	b570      	push	{r4, r5, r6, lr}
    766e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    7672:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    7676:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    767a:	bf1d      	ittte	ne
    767c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    7680:	ea94 0f0c 	teqne	r4, ip
    7684:	ea95 0f0c 	teqne	r5, ip
    7688:	f000 f8a7 	bleq	77da <__aeabi_ddiv+0x16e>
    768c:	eba4 0405 	sub.w	r4, r4, r5
    7690:	ea81 0e03 	eor.w	lr, r1, r3
    7694:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    7698:	ea4f 3101 	mov.w	r1, r1, lsl #12
    769c:	f000 8088 	beq.w	77b0 <__aeabi_ddiv+0x144>
    76a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
    76a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    76a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    76ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    76b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
    76b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    76b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    76bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
    76c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    76c4:	429d      	cmp	r5, r3
    76c6:	bf08      	it	eq
    76c8:	4296      	cmpeq	r6, r2
    76ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    76ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
    76d2:	d202      	bcs.n	76da <__aeabi_ddiv+0x6e>
    76d4:	085b      	lsrs	r3, r3, #1
    76d6:	ea4f 0232 	mov.w	r2, r2, rrx
    76da:	1ab6      	subs	r6, r6, r2
    76dc:	eb65 0503 	sbc.w	r5, r5, r3
    76e0:	085b      	lsrs	r3, r3, #1
    76e2:	ea4f 0232 	mov.w	r2, r2, rrx
    76e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    76ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    76ee:	ebb6 0e02 	subs.w	lr, r6, r2
    76f2:	eb75 0e03 	sbcs.w	lr, r5, r3
    76f6:	bf22      	ittt	cs
    76f8:	1ab6      	subcs	r6, r6, r2
    76fa:	4675      	movcs	r5, lr
    76fc:	ea40 000c 	orrcs.w	r0, r0, ip
    7700:	085b      	lsrs	r3, r3, #1
    7702:	ea4f 0232 	mov.w	r2, r2, rrx
    7706:	ebb6 0e02 	subs.w	lr, r6, r2
    770a:	eb75 0e03 	sbcs.w	lr, r5, r3
    770e:	bf22      	ittt	cs
    7710:	1ab6      	subcs	r6, r6, r2
    7712:	4675      	movcs	r5, lr
    7714:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    7718:	085b      	lsrs	r3, r3, #1
    771a:	ea4f 0232 	mov.w	r2, r2, rrx
    771e:	ebb6 0e02 	subs.w	lr, r6, r2
    7722:	eb75 0e03 	sbcs.w	lr, r5, r3
    7726:	bf22      	ittt	cs
    7728:	1ab6      	subcs	r6, r6, r2
    772a:	4675      	movcs	r5, lr
    772c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    7730:	085b      	lsrs	r3, r3, #1
    7732:	ea4f 0232 	mov.w	r2, r2, rrx
    7736:	ebb6 0e02 	subs.w	lr, r6, r2
    773a:	eb75 0e03 	sbcs.w	lr, r5, r3
    773e:	bf22      	ittt	cs
    7740:	1ab6      	subcs	r6, r6, r2
    7742:	4675      	movcs	r5, lr
    7744:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    7748:	ea55 0e06 	orrs.w	lr, r5, r6
    774c:	d018      	beq.n	7780 <__aeabi_ddiv+0x114>
    774e:	ea4f 1505 	mov.w	r5, r5, lsl #4
    7752:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    7756:	ea4f 1606 	mov.w	r6, r6, lsl #4
    775a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    775e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    7762:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    7766:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    776a:	d1c0      	bne.n	76ee <__aeabi_ddiv+0x82>
    776c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7770:	d10b      	bne.n	778a <__aeabi_ddiv+0x11e>
    7772:	ea41 0100 	orr.w	r1, r1, r0
    7776:	f04f 0000 	mov.w	r0, #0
    777a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    777e:	e7b6      	b.n	76ee <__aeabi_ddiv+0x82>
    7780:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7784:	bf04      	itt	eq
    7786:	4301      	orreq	r1, r0
    7788:	2000      	moveq	r0, #0
    778a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    778e:	bf88      	it	hi
    7790:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    7794:	f63f aeaf 	bhi.w	74f6 <__aeabi_dmul+0xde>
    7798:	ebb5 0c03 	subs.w	ip, r5, r3
    779c:	bf04      	itt	eq
    779e:	ebb6 0c02 	subseq.w	ip, r6, r2
    77a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    77a6:	f150 0000 	adcs.w	r0, r0, #0
    77aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    77ae:	bd70      	pop	{r4, r5, r6, pc}
    77b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    77b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    77b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    77bc:	bfc2      	ittt	gt
    77be:	ebd4 050c 	rsbsgt	r5, r4, ip
    77c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    77c6:	bd70      	popgt	{r4, r5, r6, pc}
    77c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    77cc:	f04f 0e00 	mov.w	lr, #0
    77d0:	3c01      	subs	r4, #1
    77d2:	e690      	b.n	74f6 <__aeabi_dmul+0xde>
    77d4:	ea45 0e06 	orr.w	lr, r5, r6
    77d8:	e68d      	b.n	74f6 <__aeabi_dmul+0xde>
    77da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    77de:	ea94 0f0c 	teq	r4, ip
    77e2:	bf08      	it	eq
    77e4:	ea95 0f0c 	teqeq	r5, ip
    77e8:	f43f af3b 	beq.w	7662 <__aeabi_dmul+0x24a>
    77ec:	ea94 0f0c 	teq	r4, ip
    77f0:	d10a      	bne.n	7808 <__aeabi_ddiv+0x19c>
    77f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    77f6:	f47f af34 	bne.w	7662 <__aeabi_dmul+0x24a>
    77fa:	ea95 0f0c 	teq	r5, ip
    77fe:	f47f af25 	bne.w	764c <__aeabi_dmul+0x234>
    7802:	4610      	mov	r0, r2
    7804:	4619      	mov	r1, r3
    7806:	e72c      	b.n	7662 <__aeabi_dmul+0x24a>
    7808:	ea95 0f0c 	teq	r5, ip
    780c:	d106      	bne.n	781c <__aeabi_ddiv+0x1b0>
    780e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    7812:	f43f aefd 	beq.w	7610 <__aeabi_dmul+0x1f8>
    7816:	4610      	mov	r0, r2
    7818:	4619      	mov	r1, r3
    781a:	e722      	b.n	7662 <__aeabi_dmul+0x24a>
    781c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7820:	bf18      	it	ne
    7822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    7826:	f47f aec5 	bne.w	75b4 <__aeabi_dmul+0x19c>
    782a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    782e:	f47f af0d 	bne.w	764c <__aeabi_dmul+0x234>
    7832:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    7836:	f47f aeeb 	bne.w	7610 <__aeabi_dmul+0x1f8>
    783a:	e712      	b.n	7662 <__aeabi_dmul+0x24a>

0000783c <__aeabi_d2iz>:
    783c:	ea4f 0241 	mov.w	r2, r1, lsl #1
    7840:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    7844:	d215      	bcs.n	7872 <__aeabi_d2iz+0x36>
    7846:	d511      	bpl.n	786c <__aeabi_d2iz+0x30>
    7848:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    784c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    7850:	d912      	bls.n	7878 <__aeabi_d2iz+0x3c>
    7852:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    7856:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    785a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    785e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    7862:	fa23 f002 	lsr.w	r0, r3, r2
    7866:	bf18      	it	ne
    7868:	4240      	negne	r0, r0
    786a:	4770      	bx	lr
    786c:	f04f 0000 	mov.w	r0, #0
    7870:	4770      	bx	lr
    7872:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    7876:	d105      	bne.n	7884 <__aeabi_d2iz+0x48>
    7878:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    787c:	bf08      	it	eq
    787e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    7882:	4770      	bx	lr
    7884:	f04f 0000 	mov.w	r0, #0
    7888:	4770      	bx	lr
    788a:	bf00      	nop

0000788c <__errno>:
    788c:	f240 036c 	movw	r3, #108	; 0x6c
    7890:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7894:	6818      	ldr	r0, [r3, #0]
    7896:	4770      	bx	lr

00007898 <__libc_init_array>:
    7898:	b570      	push	{r4, r5, r6, lr}
    789a:	f64d 4680 	movw	r6, #56448	; 0xdc80
    789e:	f64d 4580 	movw	r5, #56448	; 0xdc80
    78a2:	f2c0 0600 	movt	r6, #0
    78a6:	f2c0 0500 	movt	r5, #0
    78aa:	1b76      	subs	r6, r6, r5
    78ac:	10b6      	asrs	r6, r6, #2
    78ae:	d006      	beq.n	78be <__libc_init_array+0x26>
    78b0:	2400      	movs	r4, #0
    78b2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    78b6:	3401      	adds	r4, #1
    78b8:	4798      	blx	r3
    78ba:	42a6      	cmp	r6, r4
    78bc:	d8f9      	bhi.n	78b2 <__libc_init_array+0x1a>
    78be:	f64d 4580 	movw	r5, #56448	; 0xdc80
    78c2:	f64d 4684 	movw	r6, #56452	; 0xdc84
    78c6:	f2c0 0500 	movt	r5, #0
    78ca:	f2c0 0600 	movt	r6, #0
    78ce:	1b76      	subs	r6, r6, r5
    78d0:	f006 f9ca 	bl	dc68 <_init>
    78d4:	10b6      	asrs	r6, r6, #2
    78d6:	d006      	beq.n	78e6 <__libc_init_array+0x4e>
    78d8:	2400      	movs	r4, #0
    78da:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    78de:	3401      	adds	r4, #1
    78e0:	4798      	blx	r3
    78e2:	42a6      	cmp	r6, r4
    78e4:	d8f9      	bhi.n	78da <__libc_init_array+0x42>
    78e6:	bd70      	pop	{r4, r5, r6, pc}

000078e8 <printf>:
    78e8:	b40f      	push	{r0, r1, r2, r3}
    78ea:	f240 036c 	movw	r3, #108	; 0x6c
    78ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78f2:	b510      	push	{r4, lr}
    78f4:	681c      	ldr	r4, [r3, #0]
    78f6:	b082      	sub	sp, #8
    78f8:	b124      	cbz	r4, 7904 <printf+0x1c>
    78fa:	69a3      	ldr	r3, [r4, #24]
    78fc:	b913      	cbnz	r3, 7904 <printf+0x1c>
    78fe:	4620      	mov	r0, r4
    7900:	f002 fee6 	bl	a6d0 <__sinit>
    7904:	4620      	mov	r0, r4
    7906:	ac05      	add	r4, sp, #20
    7908:	9a04      	ldr	r2, [sp, #16]
    790a:	4623      	mov	r3, r4
    790c:	6881      	ldr	r1, [r0, #8]
    790e:	9401      	str	r4, [sp, #4]
    7910:	f000 f87e 	bl	7a10 <_vfprintf_r>
    7914:	b002      	add	sp, #8
    7916:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    791a:	b004      	add	sp, #16
    791c:	4770      	bx	lr
    791e:	bf00      	nop

00007920 <_printf_r>:
    7920:	b40e      	push	{r1, r2, r3}
    7922:	b510      	push	{r4, lr}
    7924:	4604      	mov	r4, r0
    7926:	b083      	sub	sp, #12
    7928:	b118      	cbz	r0, 7932 <_printf_r+0x12>
    792a:	6983      	ldr	r3, [r0, #24]
    792c:	b90b      	cbnz	r3, 7932 <_printf_r+0x12>
    792e:	f002 fecf 	bl	a6d0 <__sinit>
    7932:	4620      	mov	r0, r4
    7934:	ac06      	add	r4, sp, #24
    7936:	9a05      	ldr	r2, [sp, #20]
    7938:	4623      	mov	r3, r4
    793a:	6881      	ldr	r1, [r0, #8]
    793c:	9401      	str	r4, [sp, #4]
    793e:	f000 f867 	bl	7a10 <_vfprintf_r>
    7942:	b003      	add	sp, #12
    7944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    7948:	b003      	add	sp, #12
    794a:	4770      	bx	lr

0000794c <strncmp>:
    794c:	b430      	push	{r4, r5}
    794e:	4613      	mov	r3, r2
    7950:	2a00      	cmp	r2, #0
    7952:	d043      	beq.n	79dc <strncmp+0x90>
    7954:	ea41 0200 	orr.w	r2, r1, r0
    7958:	f012 0f03 	tst.w	r2, #3
    795c:	d125      	bne.n	79aa <strncmp+0x5e>
    795e:	2b03      	cmp	r3, #3
    7960:	4604      	mov	r4, r0
    7962:	460d      	mov	r5, r1
    7964:	d93d      	bls.n	79e2 <strncmp+0x96>
    7966:	6802      	ldr	r2, [r0, #0]
    7968:	6809      	ldr	r1, [r1, #0]
    796a:	428a      	cmp	r2, r1
    796c:	d139      	bne.n	79e2 <strncmp+0x96>
    796e:	3b04      	subs	r3, #4
    7970:	d034      	beq.n	79dc <strncmp+0x90>
    7972:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
    7976:	ea21 0202 	bic.w	r2, r1, r2
    797a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    797e:	d00d      	beq.n	799c <strncmp+0x50>
    7980:	e02c      	b.n	79dc <strncmp+0x90>
    7982:	6822      	ldr	r2, [r4, #0]
    7984:	6829      	ldr	r1, [r5, #0]
    7986:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
    798a:	428a      	cmp	r2, r1
    798c:	ea20 0002 	bic.w	r0, r0, r2
    7990:	d127      	bne.n	79e2 <strncmp+0x96>
    7992:	3b04      	subs	r3, #4
    7994:	d022      	beq.n	79dc <strncmp+0x90>
    7996:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
    799a:	d11f      	bne.n	79dc <strncmp+0x90>
    799c:	3404      	adds	r4, #4
    799e:	3504      	adds	r5, #4
    79a0:	2b03      	cmp	r3, #3
    79a2:	d8ee      	bhi.n	7982 <strncmp+0x36>
    79a4:	4620      	mov	r0, r4
    79a6:	4629      	mov	r1, r5
    79a8:	b1f3      	cbz	r3, 79e8 <strncmp+0x9c>
    79aa:	7804      	ldrb	r4, [r0, #0]
    79ac:	3b01      	subs	r3, #1
    79ae:	f891 c000 	ldrb.w	ip, [r1]
    79b2:	4564      	cmp	r4, ip
    79b4:	d10f      	bne.n	79d6 <strncmp+0x8a>
    79b6:	b18b      	cbz	r3, 79dc <strncmp+0x90>
    79b8:	b184      	cbz	r4, 79dc <strncmp+0x90>
    79ba:	3b01      	subs	r3, #1
    79bc:	2200      	movs	r2, #0
    79be:	e002      	b.n	79c6 <strncmp+0x7a>
    79c0:	b163      	cbz	r3, 79dc <strncmp+0x90>
    79c2:	b15c      	cbz	r4, 79dc <strncmp+0x90>
    79c4:	3b01      	subs	r3, #1
    79c6:	1884      	adds	r4, r0, r2
    79c8:	188d      	adds	r5, r1, r2
    79ca:	3201      	adds	r2, #1
    79cc:	7864      	ldrb	r4, [r4, #1]
    79ce:	f895 c001 	ldrb.w	ip, [r5, #1]
    79d2:	4564      	cmp	r4, ip
    79d4:	d0f4      	beq.n	79c0 <strncmp+0x74>
    79d6:	ebcc 0004 	rsb	r0, ip, r4
    79da:	e000      	b.n	79de <strncmp+0x92>
    79dc:	2000      	movs	r0, #0
    79de:	bc30      	pop	{r4, r5}
    79e0:	4770      	bx	lr
    79e2:	4620      	mov	r0, r4
    79e4:	4629      	mov	r1, r5
    79e6:	e7e0      	b.n	79aa <strncmp+0x5e>
    79e8:	7824      	ldrb	r4, [r4, #0]
    79ea:	f895 c000 	ldrb.w	ip, [r5]
    79ee:	ebcc 0004 	rsb	r0, ip, r4
    79f2:	e7f4      	b.n	79de <strncmp+0x92>

000079f4 <__sprint_r>:
    79f4:	6893      	ldr	r3, [r2, #8]
    79f6:	b510      	push	{r4, lr}
    79f8:	4614      	mov	r4, r2
    79fa:	b913      	cbnz	r3, 7a02 <__sprint_r+0xe>
    79fc:	6053      	str	r3, [r2, #4]
    79fe:	4618      	mov	r0, r3
    7a00:	bd10      	pop	{r4, pc}
    7a02:	f002 ffc9 	bl	a998 <__sfvwrite_r>
    7a06:	2300      	movs	r3, #0
    7a08:	6063      	str	r3, [r4, #4]
    7a0a:	60a3      	str	r3, [r4, #8]
    7a0c:	bd10      	pop	{r4, pc}
    7a0e:	bf00      	nop

00007a10 <_vfprintf_r>:
    7a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7a14:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    7a18:	b083      	sub	sp, #12
    7a1a:	460e      	mov	r6, r1
    7a1c:	4615      	mov	r5, r2
    7a1e:	469a      	mov	sl, r3
    7a20:	4681      	mov	r9, r0
    7a22:	f003 f9a9 	bl	ad78 <_localeconv_r>
    7a26:	6800      	ldr	r0, [r0, #0]
    7a28:	901d      	str	r0, [sp, #116]	; 0x74
    7a2a:	f1b9 0f00 	cmp.w	r9, #0
    7a2e:	d004      	beq.n	7a3a <_vfprintf_r+0x2a>
    7a30:	f8d9 3018 	ldr.w	r3, [r9, #24]
    7a34:	2b00      	cmp	r3, #0
    7a36:	f000 815a 	beq.w	7cee <_vfprintf_r+0x2de>
    7a3a:	f64d 2398 	movw	r3, #55960	; 0xda98
    7a3e:	f2c0 0300 	movt	r3, #0
    7a42:	429e      	cmp	r6, r3
    7a44:	bf08      	it	eq
    7a46:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    7a4a:	d010      	beq.n	7a6e <_vfprintf_r+0x5e>
    7a4c:	f64d 23b8 	movw	r3, #55992	; 0xdab8
    7a50:	f2c0 0300 	movt	r3, #0
    7a54:	429e      	cmp	r6, r3
    7a56:	bf08      	it	eq
    7a58:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    7a5c:	d007      	beq.n	7a6e <_vfprintf_r+0x5e>
    7a5e:	f64d 23d8 	movw	r3, #56024	; 0xdad8
    7a62:	f2c0 0300 	movt	r3, #0
    7a66:	429e      	cmp	r6, r3
    7a68:	bf08      	it	eq
    7a6a:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    7a6e:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    7a72:	fa1f f38c 	uxth.w	r3, ip
    7a76:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    7a7a:	d109      	bne.n	7a90 <_vfprintf_r+0x80>
    7a7c:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    7a80:	6e72      	ldr	r2, [r6, #100]	; 0x64
    7a82:	f8a6 c00c 	strh.w	ip, [r6, #12]
    7a86:	fa1f f38c 	uxth.w	r3, ip
    7a8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    7a8e:	6672      	str	r2, [r6, #100]	; 0x64
    7a90:	f013 0f08 	tst.w	r3, #8
    7a94:	f001 8301 	beq.w	909a <_vfprintf_r+0x168a>
    7a98:	6932      	ldr	r2, [r6, #16]
    7a9a:	2a00      	cmp	r2, #0
    7a9c:	f001 82fd 	beq.w	909a <_vfprintf_r+0x168a>
    7aa0:	f003 031a 	and.w	r3, r3, #26
    7aa4:	2b0a      	cmp	r3, #10
    7aa6:	f000 80e0 	beq.w	7c6a <_vfprintf_r+0x25a>
    7aaa:	2200      	movs	r2, #0
    7aac:	9212      	str	r2, [sp, #72]	; 0x48
    7aae:	921a      	str	r2, [sp, #104]	; 0x68
    7ab0:	2300      	movs	r3, #0
    7ab2:	921c      	str	r2, [sp, #112]	; 0x70
    7ab4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7ab8:	9211      	str	r2, [sp, #68]	; 0x44
    7aba:	3404      	adds	r4, #4
    7abc:	9219      	str	r2, [sp, #100]	; 0x64
    7abe:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    7ac2:	931b      	str	r3, [sp, #108]	; 0x6c
    7ac4:	3204      	adds	r2, #4
    7ac6:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    7aca:	3228      	adds	r2, #40	; 0x28
    7acc:	3303      	adds	r3, #3
    7ace:	9218      	str	r2, [sp, #96]	; 0x60
    7ad0:	9307      	str	r3, [sp, #28]
    7ad2:	2300      	movs	r3, #0
    7ad4:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    7ad8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7adc:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    7ae0:	782b      	ldrb	r3, [r5, #0]
    7ae2:	1e1a      	subs	r2, r3, #0
    7ae4:	bf18      	it	ne
    7ae6:	2201      	movne	r2, #1
    7ae8:	2b25      	cmp	r3, #37	; 0x25
    7aea:	bf0c      	ite	eq
    7aec:	2200      	moveq	r2, #0
    7aee:	f002 0201 	andne.w	r2, r2, #1
    7af2:	b332      	cbz	r2, 7b42 <_vfprintf_r+0x132>
    7af4:	462f      	mov	r7, r5
    7af6:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    7afa:	1e1a      	subs	r2, r3, #0
    7afc:	bf18      	it	ne
    7afe:	2201      	movne	r2, #1
    7b00:	2b25      	cmp	r3, #37	; 0x25
    7b02:	bf0c      	ite	eq
    7b04:	2200      	moveq	r2, #0
    7b06:	f002 0201 	andne.w	r2, r2, #1
    7b0a:	2a00      	cmp	r2, #0
    7b0c:	d1f3      	bne.n	7af6 <_vfprintf_r+0xe6>
    7b0e:	ebb7 0805 	subs.w	r8, r7, r5
    7b12:	bf08      	it	eq
    7b14:	463d      	moveq	r5, r7
    7b16:	d014      	beq.n	7b42 <_vfprintf_r+0x132>
    7b18:	f8c4 8004 	str.w	r8, [r4, #4]
    7b1c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7b20:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7b24:	3301      	adds	r3, #1
    7b26:	6025      	str	r5, [r4, #0]
    7b28:	2b07      	cmp	r3, #7
    7b2a:	4442      	add	r2, r8
    7b2c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7b30:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7b34:	dc78      	bgt.n	7c28 <_vfprintf_r+0x218>
    7b36:	3408      	adds	r4, #8
    7b38:	9811      	ldr	r0, [sp, #68]	; 0x44
    7b3a:	463d      	mov	r5, r7
    7b3c:	4440      	add	r0, r8
    7b3e:	9011      	str	r0, [sp, #68]	; 0x44
    7b40:	783b      	ldrb	r3, [r7, #0]
    7b42:	2b00      	cmp	r3, #0
    7b44:	d07c      	beq.n	7c40 <_vfprintf_r+0x230>
    7b46:	1c6b      	adds	r3, r5, #1
    7b48:	f04f 37ff 	mov.w	r7, #4294967295
    7b4c:	202b      	movs	r0, #43	; 0x2b
    7b4e:	f04f 0c20 	mov.w	ip, #32
    7b52:	2100      	movs	r1, #0
    7b54:	f04f 0200 	mov.w	r2, #0
    7b58:	910f      	str	r1, [sp, #60]	; 0x3c
    7b5a:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    7b5e:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    7b62:	786a      	ldrb	r2, [r5, #1]
    7b64:	910a      	str	r1, [sp, #40]	; 0x28
    7b66:	1c5d      	adds	r5, r3, #1
    7b68:	f1a2 0320 	sub.w	r3, r2, #32
    7b6c:	2b58      	cmp	r3, #88	; 0x58
    7b6e:	f200 8286 	bhi.w	807e <_vfprintf_r+0x66e>
    7b72:	e8df f013 	tbh	[pc, r3, lsl #1]
    7b76:	0298      	.short	0x0298
    7b78:	02840284 	.word	0x02840284
    7b7c:	028402a4 	.word	0x028402a4
    7b80:	02840284 	.word	0x02840284
    7b84:	02840284 	.word	0x02840284
    7b88:	02ad0284 	.word	0x02ad0284
    7b8c:	028402ba 	.word	0x028402ba
    7b90:	02ca02c1 	.word	0x02ca02c1
    7b94:	02e70284 	.word	0x02e70284
    7b98:	02f002f0 	.word	0x02f002f0
    7b9c:	02f002f0 	.word	0x02f002f0
    7ba0:	02f002f0 	.word	0x02f002f0
    7ba4:	02f002f0 	.word	0x02f002f0
    7ba8:	028402f0 	.word	0x028402f0
    7bac:	02840284 	.word	0x02840284
    7bb0:	02840284 	.word	0x02840284
    7bb4:	02840284 	.word	0x02840284
    7bb8:	02840284 	.word	0x02840284
    7bbc:	03040284 	.word	0x03040284
    7bc0:	02840326 	.word	0x02840326
    7bc4:	02840326 	.word	0x02840326
    7bc8:	02840284 	.word	0x02840284
    7bcc:	036a0284 	.word	0x036a0284
    7bd0:	02840284 	.word	0x02840284
    7bd4:	02840481 	.word	0x02840481
    7bd8:	02840284 	.word	0x02840284
    7bdc:	02840284 	.word	0x02840284
    7be0:	02840414 	.word	0x02840414
    7be4:	042f0284 	.word	0x042f0284
    7be8:	02840284 	.word	0x02840284
    7bec:	02840284 	.word	0x02840284
    7bf0:	02840284 	.word	0x02840284
    7bf4:	02840284 	.word	0x02840284
    7bf8:	02840284 	.word	0x02840284
    7bfc:	0465044f 	.word	0x0465044f
    7c00:	03260326 	.word	0x03260326
    7c04:	03730326 	.word	0x03730326
    7c08:	02840465 	.word	0x02840465
    7c0c:	03790284 	.word	0x03790284
    7c10:	03850284 	.word	0x03850284
    7c14:	03ad0396 	.word	0x03ad0396
    7c18:	0284040a 	.word	0x0284040a
    7c1c:	028403cc 	.word	0x028403cc
    7c20:	028403f4 	.word	0x028403f4
    7c24:	00c00284 	.word	0x00c00284
    7c28:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7c2c:	4648      	mov	r0, r9
    7c2e:	4631      	mov	r1, r6
    7c30:	320c      	adds	r2, #12
    7c32:	f7ff fedf 	bl	79f4 <__sprint_r>
    7c36:	b958      	cbnz	r0, 7c50 <_vfprintf_r+0x240>
    7c38:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7c3c:	3404      	adds	r4, #4
    7c3e:	e77b      	b.n	7b38 <_vfprintf_r+0x128>
    7c40:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    7c44:	2b00      	cmp	r3, #0
    7c46:	f041 8192 	bne.w	8f6e <_vfprintf_r+0x155e>
    7c4a:	2300      	movs	r3, #0
    7c4c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7c50:	89b3      	ldrh	r3, [r6, #12]
    7c52:	f013 0f40 	tst.w	r3, #64	; 0x40
    7c56:	d002      	beq.n	7c5e <_vfprintf_r+0x24e>
    7c58:	f04f 30ff 	mov.w	r0, #4294967295
    7c5c:	9011      	str	r0, [sp, #68]	; 0x44
    7c5e:	9811      	ldr	r0, [sp, #68]	; 0x44
    7c60:	b05f      	add	sp, #380	; 0x17c
    7c62:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    7c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7c6a:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    7c6e:	2b00      	cmp	r3, #0
    7c70:	f6ff af1b 	blt.w	7aaa <_vfprintf_r+0x9a>
    7c74:	6a37      	ldr	r7, [r6, #32]
    7c76:	f02c 0c02 	bic.w	ip, ip, #2
    7c7a:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    7c7e:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    7c82:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    7c86:	340c      	adds	r4, #12
    7c88:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    7c8c:	462a      	mov	r2, r5
    7c8e:	4653      	mov	r3, sl
    7c90:	4648      	mov	r0, r9
    7c92:	4621      	mov	r1, r4
    7c94:	ad1f      	add	r5, sp, #124	; 0x7c
    7c96:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    7c9a:	2700      	movs	r7, #0
    7c9c:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    7ca0:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    7ca4:	f44f 6580 	mov.w	r5, #1024	; 0x400
    7ca8:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    7cac:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    7cb0:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    7cb4:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    7cb8:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    7cbc:	f7ff fea8 	bl	7a10 <_vfprintf_r>
    7cc0:	2800      	cmp	r0, #0
    7cc2:	9011      	str	r0, [sp, #68]	; 0x44
    7cc4:	db09      	blt.n	7cda <_vfprintf_r+0x2ca>
    7cc6:	4621      	mov	r1, r4
    7cc8:	4648      	mov	r0, r9
    7cca:	f002 fb91 	bl	a3f0 <_fflush_r>
    7cce:	9911      	ldr	r1, [sp, #68]	; 0x44
    7cd0:	42b8      	cmp	r0, r7
    7cd2:	bf18      	it	ne
    7cd4:	f04f 31ff 	movne.w	r1, #4294967295
    7cd8:	9111      	str	r1, [sp, #68]	; 0x44
    7cda:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    7cde:	f013 0f40 	tst.w	r3, #64	; 0x40
    7ce2:	d0bc      	beq.n	7c5e <_vfprintf_r+0x24e>
    7ce4:	89b3      	ldrh	r3, [r6, #12]
    7ce6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7cea:	81b3      	strh	r3, [r6, #12]
    7cec:	e7b7      	b.n	7c5e <_vfprintf_r+0x24e>
    7cee:	4648      	mov	r0, r9
    7cf0:	f002 fcee 	bl	a6d0 <__sinit>
    7cf4:	e6a1      	b.n	7a3a <_vfprintf_r+0x2a>
    7cf6:	980a      	ldr	r0, [sp, #40]	; 0x28
    7cf8:	f64d 2c68 	movw	ip, #55912	; 0xda68
    7cfc:	f2c0 0c00 	movt	ip, #0
    7d00:	9216      	str	r2, [sp, #88]	; 0x58
    7d02:	f010 0f20 	tst.w	r0, #32
    7d06:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    7d0a:	f000 836e 	beq.w	83ea <_vfprintf_r+0x9da>
    7d0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7d10:	1dcb      	adds	r3, r1, #7
    7d12:	f023 0307 	bic.w	r3, r3, #7
    7d16:	f103 0208 	add.w	r2, r3, #8
    7d1a:	920b      	str	r2, [sp, #44]	; 0x2c
    7d1c:	e9d3 ab00 	ldrd	sl, fp, [r3]
    7d20:	ea5a 020b 	orrs.w	r2, sl, fp
    7d24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7d26:	bf0c      	ite	eq
    7d28:	2200      	moveq	r2, #0
    7d2a:	2201      	movne	r2, #1
    7d2c:	4213      	tst	r3, r2
    7d2e:	f040 866b 	bne.w	8a08 <_vfprintf_r+0xff8>
    7d32:	2302      	movs	r3, #2
    7d34:	f04f 0100 	mov.w	r1, #0
    7d38:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    7d3c:	2f00      	cmp	r7, #0
    7d3e:	bfa2      	ittt	ge
    7d40:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    7d44:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    7d48:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    7d4c:	2f00      	cmp	r7, #0
    7d4e:	bf18      	it	ne
    7d50:	f042 0201 	orrne.w	r2, r2, #1
    7d54:	2a00      	cmp	r2, #0
    7d56:	f000 841e 	beq.w	8596 <_vfprintf_r+0xb86>
    7d5a:	2b01      	cmp	r3, #1
    7d5c:	f000 85de 	beq.w	891c <_vfprintf_r+0xf0c>
    7d60:	2b02      	cmp	r3, #2
    7d62:	f000 85c1 	beq.w	88e8 <_vfprintf_r+0xed8>
    7d66:	9918      	ldr	r1, [sp, #96]	; 0x60
    7d68:	9113      	str	r1, [sp, #76]	; 0x4c
    7d6a:	ea4f 08da 	mov.w	r8, sl, lsr #3
    7d6e:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    7d72:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    7d76:	f00a 0007 	and.w	r0, sl, #7
    7d7a:	46e3      	mov	fp, ip
    7d7c:	46c2      	mov	sl, r8
    7d7e:	3030      	adds	r0, #48	; 0x30
    7d80:	ea5a 020b 	orrs.w	r2, sl, fp
    7d84:	f801 0d01 	strb.w	r0, [r1, #-1]!
    7d88:	d1ef      	bne.n	7d6a <_vfprintf_r+0x35a>
    7d8a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7d8e:	9113      	str	r1, [sp, #76]	; 0x4c
    7d90:	f01c 0f01 	tst.w	ip, #1
    7d94:	f040 868c 	bne.w	8ab0 <_vfprintf_r+0x10a0>
    7d98:	9818      	ldr	r0, [sp, #96]	; 0x60
    7d9a:	1a40      	subs	r0, r0, r1
    7d9c:	9010      	str	r0, [sp, #64]	; 0x40
    7d9e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7da2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7da4:	9717      	str	r7, [sp, #92]	; 0x5c
    7da6:	42ba      	cmp	r2, r7
    7da8:	bfb8      	it	lt
    7daa:	463a      	movlt	r2, r7
    7dac:	920c      	str	r2, [sp, #48]	; 0x30
    7dae:	b113      	cbz	r3, 7db6 <_vfprintf_r+0x3a6>
    7db0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7db2:	3201      	adds	r2, #1
    7db4:	920c      	str	r2, [sp, #48]	; 0x30
    7db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7db8:	980a      	ldr	r0, [sp, #40]	; 0x28
    7dba:	f013 0302 	ands.w	r3, r3, #2
    7dbe:	9315      	str	r3, [sp, #84]	; 0x54
    7dc0:	bf1e      	ittt	ne
    7dc2:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    7dc6:	f10c 0c02 	addne.w	ip, ip, #2
    7dca:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    7dce:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    7dd2:	9014      	str	r0, [sp, #80]	; 0x50
    7dd4:	d14d      	bne.n	7e72 <_vfprintf_r+0x462>
    7dd6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7dd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7dda:	1a8f      	subs	r7, r1, r2
    7ddc:	2f00      	cmp	r7, #0
    7dde:	dd48      	ble.n	7e72 <_vfprintf_r+0x462>
    7de0:	2f10      	cmp	r7, #16
    7de2:	f64d 2824 	movw	r8, #55844	; 0xda24
    7de6:	bfd8      	it	le
    7de8:	f2c0 0800 	movtle	r8, #0
    7dec:	dd30      	ble.n	7e50 <_vfprintf_r+0x440>
    7dee:	f2c0 0800 	movt	r8, #0
    7df2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    7df6:	4643      	mov	r3, r8
    7df8:	f04f 0a10 	mov.w	sl, #16
    7dfc:	46a8      	mov	r8, r5
    7dfe:	f10b 0b0c 	add.w	fp, fp, #12
    7e02:	461d      	mov	r5, r3
    7e04:	e002      	b.n	7e0c <_vfprintf_r+0x3fc>
    7e06:	3f10      	subs	r7, #16
    7e08:	2f10      	cmp	r7, #16
    7e0a:	dd1e      	ble.n	7e4a <_vfprintf_r+0x43a>
    7e0c:	f8c4 a004 	str.w	sl, [r4, #4]
    7e10:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7e14:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7e18:	3301      	adds	r3, #1
    7e1a:	6025      	str	r5, [r4, #0]
    7e1c:	3210      	adds	r2, #16
    7e1e:	2b07      	cmp	r3, #7
    7e20:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7e24:	f104 0408 	add.w	r4, r4, #8
    7e28:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7e2c:	ddeb      	ble.n	7e06 <_vfprintf_r+0x3f6>
    7e2e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7e32:	4648      	mov	r0, r9
    7e34:	4631      	mov	r1, r6
    7e36:	465a      	mov	r2, fp
    7e38:	3404      	adds	r4, #4
    7e3a:	f7ff fddb 	bl	79f4 <__sprint_r>
    7e3e:	2800      	cmp	r0, #0
    7e40:	f47f af06 	bne.w	7c50 <_vfprintf_r+0x240>
    7e44:	3f10      	subs	r7, #16
    7e46:	2f10      	cmp	r7, #16
    7e48:	dce0      	bgt.n	7e0c <_vfprintf_r+0x3fc>
    7e4a:	462b      	mov	r3, r5
    7e4c:	4645      	mov	r5, r8
    7e4e:	4698      	mov	r8, r3
    7e50:	6067      	str	r7, [r4, #4]
    7e52:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7e56:	f8c4 8000 	str.w	r8, [r4]
    7e5a:	1c5a      	adds	r2, r3, #1
    7e5c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    7e60:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7e64:	19db      	adds	r3, r3, r7
    7e66:	2a07      	cmp	r2, #7
    7e68:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    7e6c:	f300 858a 	bgt.w	8984 <_vfprintf_r+0xf74>
    7e70:	3408      	adds	r4, #8
    7e72:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7e76:	b19b      	cbz	r3, 7ea0 <_vfprintf_r+0x490>
    7e78:	2301      	movs	r3, #1
    7e7a:	6063      	str	r3, [r4, #4]
    7e7c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7e80:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    7e84:	3207      	adds	r2, #7
    7e86:	6022      	str	r2, [r4, #0]
    7e88:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7e8c:	3301      	adds	r3, #1
    7e8e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7e92:	3201      	adds	r2, #1
    7e94:	2b07      	cmp	r3, #7
    7e96:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7e9a:	f300 84b6 	bgt.w	880a <_vfprintf_r+0xdfa>
    7e9e:	3408      	adds	r4, #8
    7ea0:	9b15      	ldr	r3, [sp, #84]	; 0x54
    7ea2:	b19b      	cbz	r3, 7ecc <_vfprintf_r+0x4bc>
    7ea4:	2302      	movs	r3, #2
    7ea6:	6063      	str	r3, [r4, #4]
    7ea8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7eac:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    7eb0:	3204      	adds	r2, #4
    7eb2:	6022      	str	r2, [r4, #0]
    7eb4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7eb8:	3301      	adds	r3, #1
    7eba:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7ebe:	3202      	adds	r2, #2
    7ec0:	2b07      	cmp	r3, #7
    7ec2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7ec6:	f300 84af 	bgt.w	8828 <_vfprintf_r+0xe18>
    7eca:	3408      	adds	r4, #8
    7ecc:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    7ed0:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    7ed4:	f000 8376 	beq.w	85c4 <_vfprintf_r+0xbb4>
    7ed8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    7eda:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7edc:	1a9f      	subs	r7, r3, r2
    7ede:	2f00      	cmp	r7, #0
    7ee0:	dd43      	ble.n	7f6a <_vfprintf_r+0x55a>
    7ee2:	2f10      	cmp	r7, #16
    7ee4:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 8a74 <_vfprintf_r+0x1064>
    7ee8:	dd2e      	ble.n	7f48 <_vfprintf_r+0x538>
    7eea:	4643      	mov	r3, r8
    7eec:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    7ef0:	46a8      	mov	r8, r5
    7ef2:	f04f 0a10 	mov.w	sl, #16
    7ef6:	f10b 0b0c 	add.w	fp, fp, #12
    7efa:	461d      	mov	r5, r3
    7efc:	e002      	b.n	7f04 <_vfprintf_r+0x4f4>
    7efe:	3f10      	subs	r7, #16
    7f00:	2f10      	cmp	r7, #16
    7f02:	dd1e      	ble.n	7f42 <_vfprintf_r+0x532>
    7f04:	f8c4 a004 	str.w	sl, [r4, #4]
    7f08:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7f0c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7f10:	3301      	adds	r3, #1
    7f12:	6025      	str	r5, [r4, #0]
    7f14:	3210      	adds	r2, #16
    7f16:	2b07      	cmp	r3, #7
    7f18:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7f1c:	f104 0408 	add.w	r4, r4, #8
    7f20:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7f24:	ddeb      	ble.n	7efe <_vfprintf_r+0x4ee>
    7f26:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7f2a:	4648      	mov	r0, r9
    7f2c:	4631      	mov	r1, r6
    7f2e:	465a      	mov	r2, fp
    7f30:	3404      	adds	r4, #4
    7f32:	f7ff fd5f 	bl	79f4 <__sprint_r>
    7f36:	2800      	cmp	r0, #0
    7f38:	f47f ae8a 	bne.w	7c50 <_vfprintf_r+0x240>
    7f3c:	3f10      	subs	r7, #16
    7f3e:	2f10      	cmp	r7, #16
    7f40:	dce0      	bgt.n	7f04 <_vfprintf_r+0x4f4>
    7f42:	462b      	mov	r3, r5
    7f44:	4645      	mov	r5, r8
    7f46:	4698      	mov	r8, r3
    7f48:	6067      	str	r7, [r4, #4]
    7f4a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7f4e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7f52:	3301      	adds	r3, #1
    7f54:	f8c4 8000 	str.w	r8, [r4]
    7f58:	19d2      	adds	r2, r2, r7
    7f5a:	2b07      	cmp	r3, #7
    7f5c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7f60:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7f64:	f300 8442 	bgt.w	87ec <_vfprintf_r+0xddc>
    7f68:	3408      	adds	r4, #8
    7f6a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7f6e:	f41c 7f80 	tst.w	ip, #256	; 0x100
    7f72:	f040 829d 	bne.w	84b0 <_vfprintf_r+0xaa0>
    7f76:	9810      	ldr	r0, [sp, #64]	; 0x40
    7f78:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7f7a:	6060      	str	r0, [r4, #4]
    7f7c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7f80:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7f84:	3301      	adds	r3, #1
    7f86:	6021      	str	r1, [r4, #0]
    7f88:	1812      	adds	r2, r2, r0
    7f8a:	2b07      	cmp	r3, #7
    7f8c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7f90:	bfd8      	it	le
    7f92:	f104 0308 	addle.w	r3, r4, #8
    7f96:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7f9a:	f300 839b 	bgt.w	86d4 <_vfprintf_r+0xcc4>
    7f9e:	990a      	ldr	r1, [sp, #40]	; 0x28
    7fa0:	f011 0f04 	tst.w	r1, #4
    7fa4:	d055      	beq.n	8052 <_vfprintf_r+0x642>
    7fa6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7fa8:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    7fac:	ebcc 0702 	rsb	r7, ip, r2
    7fb0:	2f00      	cmp	r7, #0
    7fb2:	dd4e      	ble.n	8052 <_vfprintf_r+0x642>
    7fb4:	2f10      	cmp	r7, #16
    7fb6:	f64d 2824 	movw	r8, #55844	; 0xda24
    7fba:	bfd8      	it	le
    7fbc:	f2c0 0800 	movtle	r8, #0
    7fc0:	dd2e      	ble.n	8020 <_vfprintf_r+0x610>
    7fc2:	f2c0 0800 	movt	r8, #0
    7fc6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    7fca:	4642      	mov	r2, r8
    7fcc:	2410      	movs	r4, #16
    7fce:	46a8      	mov	r8, r5
    7fd0:	f10a 0a0c 	add.w	sl, sl, #12
    7fd4:	4615      	mov	r5, r2
    7fd6:	e002      	b.n	7fde <_vfprintf_r+0x5ce>
    7fd8:	3f10      	subs	r7, #16
    7fda:	2f10      	cmp	r7, #16
    7fdc:	dd1d      	ble.n	801a <_vfprintf_r+0x60a>
    7fde:	605c      	str	r4, [r3, #4]
    7fe0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7fe4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7fe8:	3201      	adds	r2, #1
    7fea:	601d      	str	r5, [r3, #0]
    7fec:	3110      	adds	r1, #16
    7fee:	2a07      	cmp	r2, #7
    7ff0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7ff4:	f103 0308 	add.w	r3, r3, #8
    7ff8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7ffc:	ddec      	ble.n	7fd8 <_vfprintf_r+0x5c8>
    7ffe:	4648      	mov	r0, r9
    8000:	4631      	mov	r1, r6
    8002:	4652      	mov	r2, sl
    8004:	f7ff fcf6 	bl	79f4 <__sprint_r>
    8008:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    800c:	3304      	adds	r3, #4
    800e:	2800      	cmp	r0, #0
    8010:	f47f ae1e 	bne.w	7c50 <_vfprintf_r+0x240>
    8014:	3f10      	subs	r7, #16
    8016:	2f10      	cmp	r7, #16
    8018:	dce1      	bgt.n	7fde <_vfprintf_r+0x5ce>
    801a:	462a      	mov	r2, r5
    801c:	4645      	mov	r5, r8
    801e:	4690      	mov	r8, r2
    8020:	605f      	str	r7, [r3, #4]
    8022:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8026:	f8c3 8000 	str.w	r8, [r3]
    802a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    802e:	3201      	adds	r2, #1
    8030:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    8034:	18fb      	adds	r3, r7, r3
    8036:	2a07      	cmp	r2, #7
    8038:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    803c:	dd0b      	ble.n	8056 <_vfprintf_r+0x646>
    803e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8042:	4648      	mov	r0, r9
    8044:	4631      	mov	r1, r6
    8046:	320c      	adds	r2, #12
    8048:	f7ff fcd4 	bl	79f4 <__sprint_r>
    804c:	2800      	cmp	r0, #0
    804e:	f47f adff 	bne.w	7c50 <_vfprintf_r+0x240>
    8052:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    8056:	9811      	ldr	r0, [sp, #68]	; 0x44
    8058:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    805a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    805c:	428a      	cmp	r2, r1
    805e:	bfac      	ite	ge
    8060:	1880      	addge	r0, r0, r2
    8062:	1840      	addlt	r0, r0, r1
    8064:	9011      	str	r0, [sp, #68]	; 0x44
    8066:	2b00      	cmp	r3, #0
    8068:	f040 8342 	bne.w	86f0 <_vfprintf_r+0xce0>
    806c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8070:	2300      	movs	r3, #0
    8072:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    8076:	3404      	adds	r4, #4
    8078:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    807c:	e530      	b.n	7ae0 <_vfprintf_r+0xd0>
    807e:	9216      	str	r2, [sp, #88]	; 0x58
    8080:	2a00      	cmp	r2, #0
    8082:	f43f addd 	beq.w	7c40 <_vfprintf_r+0x230>
    8086:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    808a:	2301      	movs	r3, #1
    808c:	f04f 0c00 	mov.w	ip, #0
    8090:	3004      	adds	r0, #4
    8092:	930c      	str	r3, [sp, #48]	; 0x30
    8094:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    8098:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    809c:	9013      	str	r0, [sp, #76]	; 0x4c
    809e:	9310      	str	r3, [sp, #64]	; 0x40
    80a0:	2100      	movs	r1, #0
    80a2:	9117      	str	r1, [sp, #92]	; 0x5c
    80a4:	e687      	b.n	7db6 <_vfprintf_r+0x3a6>
    80a6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    80aa:	2b00      	cmp	r3, #0
    80ac:	f040 852b 	bne.w	8b06 <_vfprintf_r+0x10f6>
    80b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    80b2:	462b      	mov	r3, r5
    80b4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    80b8:	782a      	ldrb	r2, [r5, #0]
    80ba:	910b      	str	r1, [sp, #44]	; 0x2c
    80bc:	e553      	b.n	7b66 <_vfprintf_r+0x156>
    80be:	990b      	ldr	r1, [sp, #44]	; 0x2c
    80c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    80c2:	f043 0301 	orr.w	r3, r3, #1
    80c6:	930a      	str	r3, [sp, #40]	; 0x28
    80c8:	462b      	mov	r3, r5
    80ca:	782a      	ldrb	r2, [r5, #0]
    80cc:	910b      	str	r1, [sp, #44]	; 0x2c
    80ce:	e54a      	b.n	7b66 <_vfprintf_r+0x156>
    80d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    80d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    80d4:	6809      	ldr	r1, [r1, #0]
    80d6:	910f      	str	r1, [sp, #60]	; 0x3c
    80d8:	1d11      	adds	r1, r2, #4
    80da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    80dc:	2b00      	cmp	r3, #0
    80de:	f2c0 8780 	blt.w	8fe2 <_vfprintf_r+0x15d2>
    80e2:	782a      	ldrb	r2, [r5, #0]
    80e4:	462b      	mov	r3, r5
    80e6:	910b      	str	r1, [sp, #44]	; 0x2c
    80e8:	e53d      	b.n	7b66 <_vfprintf_r+0x156>
    80ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
    80ec:	462b      	mov	r3, r5
    80ee:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    80f2:	782a      	ldrb	r2, [r5, #0]
    80f4:	910b      	str	r1, [sp, #44]	; 0x2c
    80f6:	e536      	b.n	7b66 <_vfprintf_r+0x156>
    80f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    80fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    80fc:	f043 0304 	orr.w	r3, r3, #4
    8100:	930a      	str	r3, [sp, #40]	; 0x28
    8102:	462b      	mov	r3, r5
    8104:	782a      	ldrb	r2, [r5, #0]
    8106:	910b      	str	r1, [sp, #44]	; 0x2c
    8108:	e52d      	b.n	7b66 <_vfprintf_r+0x156>
    810a:	462b      	mov	r3, r5
    810c:	f813 2b01 	ldrb.w	r2, [r3], #1
    8110:	2a2a      	cmp	r2, #42	; 0x2a
    8112:	f001 80cd 	beq.w	92b0 <_vfprintf_r+0x18a0>
    8116:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    811a:	2909      	cmp	r1, #9
    811c:	f201 8037 	bhi.w	918e <_vfprintf_r+0x177e>
    8120:	3502      	adds	r5, #2
    8122:	2700      	movs	r7, #0
    8124:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    8128:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    812c:	462b      	mov	r3, r5
    812e:	3501      	adds	r5, #1
    8130:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    8134:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8138:	2909      	cmp	r1, #9
    813a:	d9f3      	bls.n	8124 <_vfprintf_r+0x714>
    813c:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    8140:	461d      	mov	r5, r3
    8142:	e511      	b.n	7b68 <_vfprintf_r+0x158>
    8144:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8146:	462b      	mov	r3, r5
    8148:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    814a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    814e:	920a      	str	r2, [sp, #40]	; 0x28
    8150:	782a      	ldrb	r2, [r5, #0]
    8152:	910b      	str	r1, [sp, #44]	; 0x2c
    8154:	e507      	b.n	7b66 <_vfprintf_r+0x156>
    8156:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    815a:	f04f 0800 	mov.w	r8, #0
    815e:	462b      	mov	r3, r5
    8160:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    8164:	f813 2b01 	ldrb.w	r2, [r3], #1
    8168:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    816c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8170:	461d      	mov	r5, r3
    8172:	2909      	cmp	r1, #9
    8174:	d9f3      	bls.n	815e <_vfprintf_r+0x74e>
    8176:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    817a:	461d      	mov	r5, r3
    817c:	e4f4      	b.n	7b68 <_vfprintf_r+0x158>
    817e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8180:	9216      	str	r2, [sp, #88]	; 0x58
    8182:	f043 0310 	orr.w	r3, r3, #16
    8186:	930a      	str	r3, [sp, #40]	; 0x28
    8188:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    818c:	f01c 0f20 	tst.w	ip, #32
    8190:	f000 815d 	beq.w	844e <_vfprintf_r+0xa3e>
    8194:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8196:	1dc3      	adds	r3, r0, #7
    8198:	f023 0307 	bic.w	r3, r3, #7
    819c:	f103 0108 	add.w	r1, r3, #8
    81a0:	910b      	str	r1, [sp, #44]	; 0x2c
    81a2:	e9d3 ab00 	ldrd	sl, fp, [r3]
    81a6:	f1ba 0f00 	cmp.w	sl, #0
    81aa:	f17b 0200 	sbcs.w	r2, fp, #0
    81ae:	f2c0 849b 	blt.w	8ae8 <_vfprintf_r+0x10d8>
    81b2:	ea5a 030b 	orrs.w	r3, sl, fp
    81b6:	f04f 0301 	mov.w	r3, #1
    81ba:	bf0c      	ite	eq
    81bc:	2200      	moveq	r2, #0
    81be:	2201      	movne	r2, #1
    81c0:	e5bc      	b.n	7d3c <_vfprintf_r+0x32c>
    81c2:	980a      	ldr	r0, [sp, #40]	; 0x28
    81c4:	9216      	str	r2, [sp, #88]	; 0x58
    81c6:	f010 0f08 	tst.w	r0, #8
    81ca:	f000 84ed 	beq.w	8ba8 <_vfprintf_r+0x1198>
    81ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
    81d0:	1dcb      	adds	r3, r1, #7
    81d2:	f023 0307 	bic.w	r3, r3, #7
    81d6:	f103 0208 	add.w	r2, r3, #8
    81da:	920b      	str	r2, [sp, #44]	; 0x2c
    81dc:	f8d3 8004 	ldr.w	r8, [r3, #4]
    81e0:	f8d3 a000 	ldr.w	sl, [r3]
    81e4:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    81e8:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    81ec:	4650      	mov	r0, sl
    81ee:	4641      	mov	r1, r8
    81f0:	f004 f998 	bl	c524 <__isinfd>
    81f4:	4683      	mov	fp, r0
    81f6:	2800      	cmp	r0, #0
    81f8:	f000 8599 	beq.w	8d2e <_vfprintf_r+0x131e>
    81fc:	4650      	mov	r0, sl
    81fe:	2200      	movs	r2, #0
    8200:	2300      	movs	r3, #0
    8202:	4641      	mov	r1, r8
    8204:	f004 fe4a 	bl	ce9c <__aeabi_dcmplt>
    8208:	2800      	cmp	r0, #0
    820a:	f040 850b 	bne.w	8c24 <_vfprintf_r+0x1214>
    820e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    8212:	f64d 215c 	movw	r1, #55900	; 0xda5c
    8216:	f64d 2258 	movw	r2, #55896	; 0xda58
    821a:	9816      	ldr	r0, [sp, #88]	; 0x58
    821c:	f2c0 0100 	movt	r1, #0
    8220:	f2c0 0200 	movt	r2, #0
    8224:	f04f 0c03 	mov.w	ip, #3
    8228:	2847      	cmp	r0, #71	; 0x47
    822a:	bfd8      	it	le
    822c:	4611      	movle	r1, r2
    822e:	9113      	str	r1, [sp, #76]	; 0x4c
    8230:	990a      	ldr	r1, [sp, #40]	; 0x28
    8232:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    8236:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    823a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    823e:	910a      	str	r1, [sp, #40]	; 0x28
    8240:	f04f 0c00 	mov.w	ip, #0
    8244:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    8248:	e5b1      	b.n	7dae <_vfprintf_r+0x39e>
    824a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    824c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    824e:	f043 0308 	orr.w	r3, r3, #8
    8252:	930a      	str	r3, [sp, #40]	; 0x28
    8254:	462b      	mov	r3, r5
    8256:	782a      	ldrb	r2, [r5, #0]
    8258:	910b      	str	r1, [sp, #44]	; 0x2c
    825a:	e484      	b.n	7b66 <_vfprintf_r+0x156>
    825c:	990a      	ldr	r1, [sp, #40]	; 0x28
    825e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    8262:	910a      	str	r1, [sp, #40]	; 0x28
    8264:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8266:	e73c      	b.n	80e2 <_vfprintf_r+0x6d2>
    8268:	782a      	ldrb	r2, [r5, #0]
    826a:	2a6c      	cmp	r2, #108	; 0x6c
    826c:	f000 8555 	beq.w	8d1a <_vfprintf_r+0x130a>
    8270:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8272:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8274:	910b      	str	r1, [sp, #44]	; 0x2c
    8276:	f043 0310 	orr.w	r3, r3, #16
    827a:	930a      	str	r3, [sp, #40]	; 0x28
    827c:	462b      	mov	r3, r5
    827e:	e472      	b.n	7b66 <_vfprintf_r+0x156>
    8280:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8282:	f012 0f20 	tst.w	r2, #32
    8286:	f000 8482 	beq.w	8b8e <_vfprintf_r+0x117e>
    828a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    828c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    828e:	6803      	ldr	r3, [r0, #0]
    8290:	4610      	mov	r0, r2
    8292:	ea4f 71e0 	mov.w	r1, r0, asr #31
    8296:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8298:	e9c3 0100 	strd	r0, r1, [r3]
    829c:	f102 0a04 	add.w	sl, r2, #4
    82a0:	e41e      	b.n	7ae0 <_vfprintf_r+0xd0>
    82a2:	9216      	str	r2, [sp, #88]	; 0x58
    82a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    82a6:	f012 0320 	ands.w	r3, r2, #32
    82aa:	f000 80ef 	beq.w	848c <_vfprintf_r+0xa7c>
    82ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    82b0:	1dda      	adds	r2, r3, #7
    82b2:	2300      	movs	r3, #0
    82b4:	f022 0207 	bic.w	r2, r2, #7
    82b8:	f102 0c08 	add.w	ip, r2, #8
    82bc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    82c0:	e9d2 ab00 	ldrd	sl, fp, [r2]
    82c4:	ea5a 000b 	orrs.w	r0, sl, fp
    82c8:	bf0c      	ite	eq
    82ca:	2200      	moveq	r2, #0
    82cc:	2201      	movne	r2, #1
    82ce:	e531      	b.n	7d34 <_vfprintf_r+0x324>
    82d0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    82d2:	2178      	movs	r1, #120	; 0x78
    82d4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    82d8:	9116      	str	r1, [sp, #88]	; 0x58
    82da:	6803      	ldr	r3, [r0, #0]
    82dc:	f64d 2068 	movw	r0, #55912	; 0xda68
    82e0:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    82e4:	2130      	movs	r1, #48	; 0x30
    82e6:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    82ea:	f04c 0c02 	orr.w	ip, ip, #2
    82ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
    82f0:	1e1a      	subs	r2, r3, #0
    82f2:	bf18      	it	ne
    82f4:	2201      	movne	r2, #1
    82f6:	f2c0 0000 	movt	r0, #0
    82fa:	469a      	mov	sl, r3
    82fc:	f04f 0b00 	mov.w	fp, #0
    8300:	3104      	adds	r1, #4
    8302:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    8306:	9019      	str	r0, [sp, #100]	; 0x64
    8308:	2302      	movs	r3, #2
    830a:	910b      	str	r1, [sp, #44]	; 0x2c
    830c:	e512      	b.n	7d34 <_vfprintf_r+0x324>
    830e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8310:	9216      	str	r2, [sp, #88]	; 0x58
    8312:	f04f 0200 	mov.w	r2, #0
    8316:	1d18      	adds	r0, r3, #4
    8318:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    831c:	681b      	ldr	r3, [r3, #0]
    831e:	900b      	str	r0, [sp, #44]	; 0x2c
    8320:	9313      	str	r3, [sp, #76]	; 0x4c
    8322:	2b00      	cmp	r3, #0
    8324:	f000 86c6 	beq.w	90b4 <_vfprintf_r+0x16a4>
    8328:	2f00      	cmp	r7, #0
    832a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    832c:	f2c0 868f 	blt.w	904e <_vfprintf_r+0x163e>
    8330:	2100      	movs	r1, #0
    8332:	463a      	mov	r2, r7
    8334:	f003 f8a4 	bl	b480 <memchr>
    8338:	4603      	mov	r3, r0
    833a:	2800      	cmp	r0, #0
    833c:	f000 86f5 	beq.w	912a <_vfprintf_r+0x171a>
    8340:	9813      	ldr	r0, [sp, #76]	; 0x4c
    8342:	1a1b      	subs	r3, r3, r0
    8344:	9310      	str	r3, [sp, #64]	; 0x40
    8346:	42bb      	cmp	r3, r7
    8348:	f340 85be 	ble.w	8ec8 <_vfprintf_r+0x14b8>
    834c:	9710      	str	r7, [sp, #64]	; 0x40
    834e:	2100      	movs	r1, #0
    8350:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    8354:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    8358:	970c      	str	r7, [sp, #48]	; 0x30
    835a:	9117      	str	r1, [sp, #92]	; 0x5c
    835c:	e527      	b.n	7dae <_vfprintf_r+0x39e>
    835e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    8362:	9216      	str	r2, [sp, #88]	; 0x58
    8364:	f01c 0f20 	tst.w	ip, #32
    8368:	d023      	beq.n	83b2 <_vfprintf_r+0x9a2>
    836a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    836c:	2301      	movs	r3, #1
    836e:	1dc2      	adds	r2, r0, #7
    8370:	f022 0207 	bic.w	r2, r2, #7
    8374:	f102 0108 	add.w	r1, r2, #8
    8378:	910b      	str	r1, [sp, #44]	; 0x2c
    837a:	e9d2 ab00 	ldrd	sl, fp, [r2]
    837e:	ea5a 020b 	orrs.w	r2, sl, fp
    8382:	bf0c      	ite	eq
    8384:	2200      	moveq	r2, #0
    8386:	2201      	movne	r2, #1
    8388:	e4d4      	b.n	7d34 <_vfprintf_r+0x324>
    838a:	990a      	ldr	r1, [sp, #40]	; 0x28
    838c:	462b      	mov	r3, r5
    838e:	f041 0120 	orr.w	r1, r1, #32
    8392:	910a      	str	r1, [sp, #40]	; 0x28
    8394:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8396:	782a      	ldrb	r2, [r5, #0]
    8398:	910b      	str	r1, [sp, #44]	; 0x2c
    839a:	f7ff bbe4 	b.w	7b66 <_vfprintf_r+0x156>
    839e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    83a0:	9216      	str	r2, [sp, #88]	; 0x58
    83a2:	f043 0310 	orr.w	r3, r3, #16
    83a6:	930a      	str	r3, [sp, #40]	; 0x28
    83a8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    83ac:	f01c 0f20 	tst.w	ip, #32
    83b0:	d1db      	bne.n	836a <_vfprintf_r+0x95a>
    83b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    83b4:	f013 0f10 	tst.w	r3, #16
    83b8:	f000 83d5 	beq.w	8b66 <_vfprintf_r+0x1156>
    83bc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    83be:	2301      	movs	r3, #1
    83c0:	1d02      	adds	r2, r0, #4
    83c2:	920b      	str	r2, [sp, #44]	; 0x2c
    83c4:	6801      	ldr	r1, [r0, #0]
    83c6:	1e0a      	subs	r2, r1, #0
    83c8:	bf18      	it	ne
    83ca:	2201      	movne	r2, #1
    83cc:	468a      	mov	sl, r1
    83ce:	f04f 0b00 	mov.w	fp, #0
    83d2:	e4af      	b.n	7d34 <_vfprintf_r+0x324>
    83d4:	980a      	ldr	r0, [sp, #40]	; 0x28
    83d6:	9216      	str	r2, [sp, #88]	; 0x58
    83d8:	f64d 2244 	movw	r2, #55876	; 0xda44
    83dc:	f010 0f20 	tst.w	r0, #32
    83e0:	f2c0 0200 	movt	r2, #0
    83e4:	9219      	str	r2, [sp, #100]	; 0x64
    83e6:	f47f ac92 	bne.w	7d0e <_vfprintf_r+0x2fe>
    83ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    83ec:	f013 0f10 	tst.w	r3, #16
    83f0:	f040 831a 	bne.w	8a28 <_vfprintf_r+0x1018>
    83f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    83f6:	f012 0f40 	tst.w	r2, #64	; 0x40
    83fa:	f000 8315 	beq.w	8a28 <_vfprintf_r+0x1018>
    83fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8400:	f103 0c04 	add.w	ip, r3, #4
    8404:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    8408:	f8b3 a000 	ldrh.w	sl, [r3]
    840c:	46d2      	mov	sl, sl
    840e:	f04f 0b00 	mov.w	fp, #0
    8412:	e485      	b.n	7d20 <_vfprintf_r+0x310>
    8414:	9216      	str	r2, [sp, #88]	; 0x58
    8416:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    841a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    841c:	f04f 0c01 	mov.w	ip, #1
    8420:	f04f 0000 	mov.w	r0, #0
    8424:	3104      	adds	r1, #4
    8426:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    842a:	6813      	ldr	r3, [r2, #0]
    842c:	3204      	adds	r2, #4
    842e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    8432:	920b      	str	r2, [sp, #44]	; 0x2c
    8434:	9113      	str	r1, [sp, #76]	; 0x4c
    8436:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    843a:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    843e:	e62f      	b.n	80a0 <_vfprintf_r+0x690>
    8440:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    8444:	9216      	str	r2, [sp, #88]	; 0x58
    8446:	f01c 0f20 	tst.w	ip, #32
    844a:	f47f aea3 	bne.w	8194 <_vfprintf_r+0x784>
    844e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8450:	f012 0f10 	tst.w	r2, #16
    8454:	f040 82f1 	bne.w	8a3a <_vfprintf_r+0x102a>
    8458:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    845a:	f012 0f40 	tst.w	r2, #64	; 0x40
    845e:	f000 82ec 	beq.w	8a3a <_vfprintf_r+0x102a>
    8462:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8464:	f103 0c04 	add.w	ip, r3, #4
    8468:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    846c:	f9b3 a000 	ldrsh.w	sl, [r3]
    8470:	46d2      	mov	sl, sl
    8472:	ea4f 7bea 	mov.w	fp, sl, asr #31
    8476:	e696      	b.n	81a6 <_vfprintf_r+0x796>
    8478:	990a      	ldr	r1, [sp, #40]	; 0x28
    847a:	9216      	str	r2, [sp, #88]	; 0x58
    847c:	f041 0110 	orr.w	r1, r1, #16
    8480:	910a      	str	r1, [sp, #40]	; 0x28
    8482:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8484:	f012 0320 	ands.w	r3, r2, #32
    8488:	f47f af11 	bne.w	82ae <_vfprintf_r+0x89e>
    848c:	990a      	ldr	r1, [sp, #40]	; 0x28
    848e:	f011 0210 	ands.w	r2, r1, #16
    8492:	f000 8354 	beq.w	8b3e <_vfprintf_r+0x112e>
    8496:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8498:	f102 0c04 	add.w	ip, r2, #4
    849c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    84a0:	6811      	ldr	r1, [r2, #0]
    84a2:	1e0a      	subs	r2, r1, #0
    84a4:	bf18      	it	ne
    84a6:	2201      	movne	r2, #1
    84a8:	468a      	mov	sl, r1
    84aa:	f04f 0b00 	mov.w	fp, #0
    84ae:	e441      	b.n	7d34 <_vfprintf_r+0x324>
    84b0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    84b2:	2a65      	cmp	r2, #101	; 0x65
    84b4:	f340 8128 	ble.w	8708 <_vfprintf_r+0xcf8>
    84b8:	9812      	ldr	r0, [sp, #72]	; 0x48
    84ba:	2200      	movs	r2, #0
    84bc:	2300      	movs	r3, #0
    84be:	991b      	ldr	r1, [sp, #108]	; 0x6c
    84c0:	f004 fce2 	bl	ce88 <__aeabi_dcmpeq>
    84c4:	2800      	cmp	r0, #0
    84c6:	f000 81be 	beq.w	8846 <_vfprintf_r+0xe36>
    84ca:	2301      	movs	r3, #1
    84cc:	6063      	str	r3, [r4, #4]
    84ce:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    84d2:	f64d 2384 	movw	r3, #55940	; 0xda84
    84d6:	f2c0 0300 	movt	r3, #0
    84da:	6023      	str	r3, [r4, #0]
    84dc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    84e0:	3201      	adds	r2, #1
    84e2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    84e6:	3301      	adds	r3, #1
    84e8:	2a07      	cmp	r2, #7
    84ea:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    84ee:	bfd8      	it	le
    84f0:	f104 0308 	addle.w	r3, r4, #8
    84f4:	f300 839b 	bgt.w	8c2e <_vfprintf_r+0x121e>
    84f8:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    84fc:	981a      	ldr	r0, [sp, #104]	; 0x68
    84fe:	4282      	cmp	r2, r0
    8500:	db04      	blt.n	850c <_vfprintf_r+0xafc>
    8502:	990a      	ldr	r1, [sp, #40]	; 0x28
    8504:	f011 0f01 	tst.w	r1, #1
    8508:	f43f ad49 	beq.w	7f9e <_vfprintf_r+0x58e>
    850c:	2201      	movs	r2, #1
    850e:	605a      	str	r2, [r3, #4]
    8510:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8514:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    8518:	3201      	adds	r2, #1
    851a:	981d      	ldr	r0, [sp, #116]	; 0x74
    851c:	3101      	adds	r1, #1
    851e:	2a07      	cmp	r2, #7
    8520:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    8524:	6018      	str	r0, [r3, #0]
    8526:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    852a:	f300 855f 	bgt.w	8fec <_vfprintf_r+0x15dc>
    852e:	3308      	adds	r3, #8
    8530:	991a      	ldr	r1, [sp, #104]	; 0x68
    8532:	1e4f      	subs	r7, r1, #1
    8534:	2f00      	cmp	r7, #0
    8536:	f77f ad32 	ble.w	7f9e <_vfprintf_r+0x58e>
    853a:	2f10      	cmp	r7, #16
    853c:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 8a74 <_vfprintf_r+0x1064>
    8540:	f340 82ea 	ble.w	8b18 <_vfprintf_r+0x1108>
    8544:	4642      	mov	r2, r8
    8546:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    854a:	46a8      	mov	r8, r5
    854c:	2410      	movs	r4, #16
    854e:	f10a 0a0c 	add.w	sl, sl, #12
    8552:	4615      	mov	r5, r2
    8554:	e003      	b.n	855e <_vfprintf_r+0xb4e>
    8556:	3f10      	subs	r7, #16
    8558:	2f10      	cmp	r7, #16
    855a:	f340 82da 	ble.w	8b12 <_vfprintf_r+0x1102>
    855e:	605c      	str	r4, [r3, #4]
    8560:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8564:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    8568:	3201      	adds	r2, #1
    856a:	601d      	str	r5, [r3, #0]
    856c:	3110      	adds	r1, #16
    856e:	2a07      	cmp	r2, #7
    8570:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    8574:	f103 0308 	add.w	r3, r3, #8
    8578:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    857c:	ddeb      	ble.n	8556 <_vfprintf_r+0xb46>
    857e:	4648      	mov	r0, r9
    8580:	4631      	mov	r1, r6
    8582:	4652      	mov	r2, sl
    8584:	f7ff fa36 	bl	79f4 <__sprint_r>
    8588:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    858c:	3304      	adds	r3, #4
    858e:	2800      	cmp	r0, #0
    8590:	d0e1      	beq.n	8556 <_vfprintf_r+0xb46>
    8592:	f7ff bb5d 	b.w	7c50 <_vfprintf_r+0x240>
    8596:	b97b      	cbnz	r3, 85b8 <_vfprintf_r+0xba8>
    8598:	990a      	ldr	r1, [sp, #40]	; 0x28
    859a:	f011 0f01 	tst.w	r1, #1
    859e:	d00b      	beq.n	85b8 <_vfprintf_r+0xba8>
    85a0:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    85a4:	2330      	movs	r3, #48	; 0x30
    85a6:	3204      	adds	r2, #4
    85a8:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    85ac:	3227      	adds	r2, #39	; 0x27
    85ae:	2301      	movs	r3, #1
    85b0:	9213      	str	r2, [sp, #76]	; 0x4c
    85b2:	9310      	str	r3, [sp, #64]	; 0x40
    85b4:	f7ff bbf3 	b.w	7d9e <_vfprintf_r+0x38e>
    85b8:	9818      	ldr	r0, [sp, #96]	; 0x60
    85ba:	2100      	movs	r1, #0
    85bc:	9110      	str	r1, [sp, #64]	; 0x40
    85be:	9013      	str	r0, [sp, #76]	; 0x4c
    85c0:	f7ff bbed 	b.w	7d9e <_vfprintf_r+0x38e>
    85c4:	980f      	ldr	r0, [sp, #60]	; 0x3c
    85c6:	990c      	ldr	r1, [sp, #48]	; 0x30
    85c8:	1a47      	subs	r7, r0, r1
    85ca:	2f00      	cmp	r7, #0
    85cc:	f77f ac84 	ble.w	7ed8 <_vfprintf_r+0x4c8>
    85d0:	2f10      	cmp	r7, #16
    85d2:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 8a74 <_vfprintf_r+0x1064>
    85d6:	dd2e      	ble.n	8636 <_vfprintf_r+0xc26>
    85d8:	4643      	mov	r3, r8
    85da:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    85de:	46a8      	mov	r8, r5
    85e0:	f04f 0a10 	mov.w	sl, #16
    85e4:	f10b 0b0c 	add.w	fp, fp, #12
    85e8:	461d      	mov	r5, r3
    85ea:	e002      	b.n	85f2 <_vfprintf_r+0xbe2>
    85ec:	3f10      	subs	r7, #16
    85ee:	2f10      	cmp	r7, #16
    85f0:	dd1e      	ble.n	8630 <_vfprintf_r+0xc20>
    85f2:	f8c4 a004 	str.w	sl, [r4, #4]
    85f6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    85fa:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    85fe:	3301      	adds	r3, #1
    8600:	6025      	str	r5, [r4, #0]
    8602:	3210      	adds	r2, #16
    8604:	2b07      	cmp	r3, #7
    8606:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    860a:	f104 0408 	add.w	r4, r4, #8
    860e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    8612:	ddeb      	ble.n	85ec <_vfprintf_r+0xbdc>
    8614:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8618:	4648      	mov	r0, r9
    861a:	4631      	mov	r1, r6
    861c:	465a      	mov	r2, fp
    861e:	3404      	adds	r4, #4
    8620:	f7ff f9e8 	bl	79f4 <__sprint_r>
    8624:	2800      	cmp	r0, #0
    8626:	f47f ab13 	bne.w	7c50 <_vfprintf_r+0x240>
    862a:	3f10      	subs	r7, #16
    862c:	2f10      	cmp	r7, #16
    862e:	dce0      	bgt.n	85f2 <_vfprintf_r+0xbe2>
    8630:	462b      	mov	r3, r5
    8632:	4645      	mov	r5, r8
    8634:	4698      	mov	r8, r3
    8636:	6067      	str	r7, [r4, #4]
    8638:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    863c:	f8c4 8000 	str.w	r8, [r4]
    8640:	1c5a      	adds	r2, r3, #1
    8642:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    8646:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    864a:	19db      	adds	r3, r3, r7
    864c:	2a07      	cmp	r2, #7
    864e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    8652:	f300 823a 	bgt.w	8aca <_vfprintf_r+0x10ba>
    8656:	3408      	adds	r4, #8
    8658:	e43e      	b.n	7ed8 <_vfprintf_r+0x4c8>
    865a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    865c:	6063      	str	r3, [r4, #4]
    865e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8662:	6021      	str	r1, [r4, #0]
    8664:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    8668:	3201      	adds	r2, #1
    866a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    866e:	18cb      	adds	r3, r1, r3
    8670:	2a07      	cmp	r2, #7
    8672:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    8676:	f300 8549 	bgt.w	910c <_vfprintf_r+0x16fc>
    867a:	3408      	adds	r4, #8
    867c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    867e:	2301      	movs	r3, #1
    8680:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    8684:	6063      	str	r3, [r4, #4]
    8686:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    868a:	6022      	str	r2, [r4, #0]
    868c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    8690:	3301      	adds	r3, #1
    8692:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    8696:	3201      	adds	r2, #1
    8698:	2b07      	cmp	r3, #7
    869a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    869e:	bfd8      	it	le
    86a0:	f104 0308 	addle.w	r3, r4, #8
    86a4:	f300 8523 	bgt.w	90ee <_vfprintf_r+0x16de>
    86a8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    86aa:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    86ae:	19c7      	adds	r7, r0, r7
    86b0:	981a      	ldr	r0, [sp, #104]	; 0x68
    86b2:	601f      	str	r7, [r3, #0]
    86b4:	1a81      	subs	r1, r0, r2
    86b6:	6059      	str	r1, [r3, #4]
    86b8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    86bc:	1a8a      	subs	r2, r1, r2
    86be:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    86c2:	1812      	adds	r2, r2, r0
    86c4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    86c8:	3101      	adds	r1, #1
    86ca:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    86ce:	2907      	cmp	r1, #7
    86d0:	f340 8232 	ble.w	8b38 <_vfprintf_r+0x1128>
    86d4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    86d8:	4648      	mov	r0, r9
    86da:	4631      	mov	r1, r6
    86dc:	320c      	adds	r2, #12
    86de:	f7ff f989 	bl	79f4 <__sprint_r>
    86e2:	2800      	cmp	r0, #0
    86e4:	f47f aab4 	bne.w	7c50 <_vfprintf_r+0x240>
    86e8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    86ec:	3304      	adds	r3, #4
    86ee:	e456      	b.n	7f9e <_vfprintf_r+0x58e>
    86f0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    86f4:	4648      	mov	r0, r9
    86f6:	4631      	mov	r1, r6
    86f8:	320c      	adds	r2, #12
    86fa:	f7ff f97b 	bl	79f4 <__sprint_r>
    86fe:	2800      	cmp	r0, #0
    8700:	f43f acb4 	beq.w	806c <_vfprintf_r+0x65c>
    8704:	f7ff baa4 	b.w	7c50 <_vfprintf_r+0x240>
    8708:	991a      	ldr	r1, [sp, #104]	; 0x68
    870a:	2901      	cmp	r1, #1
    870c:	dd4c      	ble.n	87a8 <_vfprintf_r+0xd98>
    870e:	2301      	movs	r3, #1
    8710:	6063      	str	r3, [r4, #4]
    8712:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    8716:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    871a:	3301      	adds	r3, #1
    871c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    871e:	3201      	adds	r2, #1
    8720:	2b07      	cmp	r3, #7
    8722:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    8726:	6020      	str	r0, [r4, #0]
    8728:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    872c:	f300 81b2 	bgt.w	8a94 <_vfprintf_r+0x1084>
    8730:	3408      	adds	r4, #8
    8732:	2301      	movs	r3, #1
    8734:	6063      	str	r3, [r4, #4]
    8736:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    873a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    873e:	3301      	adds	r3, #1
    8740:	991d      	ldr	r1, [sp, #116]	; 0x74
    8742:	3201      	adds	r2, #1
    8744:	2b07      	cmp	r3, #7
    8746:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    874a:	6021      	str	r1, [r4, #0]
    874c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    8750:	f300 8192 	bgt.w	8a78 <_vfprintf_r+0x1068>
    8754:	3408      	adds	r4, #8
    8756:	9812      	ldr	r0, [sp, #72]	; 0x48
    8758:	2200      	movs	r2, #0
    875a:	2300      	movs	r3, #0
    875c:	991b      	ldr	r1, [sp, #108]	; 0x6c
    875e:	f004 fb93 	bl	ce88 <__aeabi_dcmpeq>
    8762:	2800      	cmp	r0, #0
    8764:	f040 811d 	bne.w	89a2 <_vfprintf_r+0xf92>
    8768:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    876a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    876c:	1e5a      	subs	r2, r3, #1
    876e:	6062      	str	r2, [r4, #4]
    8770:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    8774:	1c41      	adds	r1, r0, #1
    8776:	6021      	str	r1, [r4, #0]
    8778:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    877c:	3301      	adds	r3, #1
    877e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    8782:	188a      	adds	r2, r1, r2
    8784:	2b07      	cmp	r3, #7
    8786:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    878a:	dc21      	bgt.n	87d0 <_vfprintf_r+0xdc0>
    878c:	3408      	adds	r4, #8
    878e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    8790:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    8794:	981c      	ldr	r0, [sp, #112]	; 0x70
    8796:	6022      	str	r2, [r4, #0]
    8798:	6063      	str	r3, [r4, #4]
    879a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    879e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    87a2:	3301      	adds	r3, #1
    87a4:	f7ff bbf0 	b.w	7f88 <_vfprintf_r+0x578>
    87a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    87aa:	f012 0f01 	tst.w	r2, #1
    87ae:	d1ae      	bne.n	870e <_vfprintf_r+0xcfe>
    87b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    87b2:	2301      	movs	r3, #1
    87b4:	6063      	str	r3, [r4, #4]
    87b6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    87ba:	6022      	str	r2, [r4, #0]
    87bc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    87c0:	3301      	adds	r3, #1
    87c2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    87c6:	3201      	adds	r2, #1
    87c8:	2b07      	cmp	r3, #7
    87ca:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    87ce:	dddd      	ble.n	878c <_vfprintf_r+0xd7c>
    87d0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    87d4:	4648      	mov	r0, r9
    87d6:	4631      	mov	r1, r6
    87d8:	320c      	adds	r2, #12
    87da:	f7ff f90b 	bl	79f4 <__sprint_r>
    87de:	2800      	cmp	r0, #0
    87e0:	f47f aa36 	bne.w	7c50 <_vfprintf_r+0x240>
    87e4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    87e8:	3404      	adds	r4, #4
    87ea:	e7d0      	b.n	878e <_vfprintf_r+0xd7e>
    87ec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    87f0:	4648      	mov	r0, r9
    87f2:	4631      	mov	r1, r6
    87f4:	320c      	adds	r2, #12
    87f6:	f7ff f8fd 	bl	79f4 <__sprint_r>
    87fa:	2800      	cmp	r0, #0
    87fc:	f47f aa28 	bne.w	7c50 <_vfprintf_r+0x240>
    8800:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8804:	3404      	adds	r4, #4
    8806:	f7ff bbb0 	b.w	7f6a <_vfprintf_r+0x55a>
    880a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    880e:	4648      	mov	r0, r9
    8810:	4631      	mov	r1, r6
    8812:	320c      	adds	r2, #12
    8814:	f7ff f8ee 	bl	79f4 <__sprint_r>
    8818:	2800      	cmp	r0, #0
    881a:	f47f aa19 	bne.w	7c50 <_vfprintf_r+0x240>
    881e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8822:	3404      	adds	r4, #4
    8824:	f7ff bb3c 	b.w	7ea0 <_vfprintf_r+0x490>
    8828:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    882c:	4648      	mov	r0, r9
    882e:	4631      	mov	r1, r6
    8830:	320c      	adds	r2, #12
    8832:	f7ff f8df 	bl	79f4 <__sprint_r>
    8836:	2800      	cmp	r0, #0
    8838:	f47f aa0a 	bne.w	7c50 <_vfprintf_r+0x240>
    883c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8840:	3404      	adds	r4, #4
    8842:	f7ff bb43 	b.w	7ecc <_vfprintf_r+0x4bc>
    8846:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    884a:	2b00      	cmp	r3, #0
    884c:	f340 81fd 	ble.w	8c4a <_vfprintf_r+0x123a>
    8850:	991a      	ldr	r1, [sp, #104]	; 0x68
    8852:	428b      	cmp	r3, r1
    8854:	f6ff af01 	blt.w	865a <_vfprintf_r+0xc4a>
    8858:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    885a:	6061      	str	r1, [r4, #4]
    885c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    8860:	6022      	str	r2, [r4, #0]
    8862:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    8866:	3301      	adds	r3, #1
    8868:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    886c:	1852      	adds	r2, r2, r1
    886e:	2b07      	cmp	r3, #7
    8870:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    8874:	bfd8      	it	le
    8876:	f104 0308 	addle.w	r3, r4, #8
    887a:	f300 8429 	bgt.w	90d0 <_vfprintf_r+0x16c0>
    887e:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    8882:	981a      	ldr	r0, [sp, #104]	; 0x68
    8884:	1a24      	subs	r4, r4, r0
    8886:	2c00      	cmp	r4, #0
    8888:	f340 81b3 	ble.w	8bf2 <_vfprintf_r+0x11e2>
    888c:	2c10      	cmp	r4, #16
    888e:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 8a74 <_vfprintf_r+0x1064>
    8892:	f340 819d 	ble.w	8bd0 <_vfprintf_r+0x11c0>
    8896:	4642      	mov	r2, r8
    8898:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    889c:	46a8      	mov	r8, r5
    889e:	2710      	movs	r7, #16
    88a0:	f10a 0a0c 	add.w	sl, sl, #12
    88a4:	4615      	mov	r5, r2
    88a6:	e003      	b.n	88b0 <_vfprintf_r+0xea0>
    88a8:	3c10      	subs	r4, #16
    88aa:	2c10      	cmp	r4, #16
    88ac:	f340 818d 	ble.w	8bca <_vfprintf_r+0x11ba>
    88b0:	605f      	str	r7, [r3, #4]
    88b2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    88b6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    88ba:	3201      	adds	r2, #1
    88bc:	601d      	str	r5, [r3, #0]
    88be:	3110      	adds	r1, #16
    88c0:	2a07      	cmp	r2, #7
    88c2:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    88c6:	f103 0308 	add.w	r3, r3, #8
    88ca:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    88ce:	ddeb      	ble.n	88a8 <_vfprintf_r+0xe98>
    88d0:	4648      	mov	r0, r9
    88d2:	4631      	mov	r1, r6
    88d4:	4652      	mov	r2, sl
    88d6:	f7ff f88d 	bl	79f4 <__sprint_r>
    88da:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    88de:	3304      	adds	r3, #4
    88e0:	2800      	cmp	r0, #0
    88e2:	d0e1      	beq.n	88a8 <_vfprintf_r+0xe98>
    88e4:	f7ff b9b4 	b.w	7c50 <_vfprintf_r+0x240>
    88e8:	9a18      	ldr	r2, [sp, #96]	; 0x60
    88ea:	9819      	ldr	r0, [sp, #100]	; 0x64
    88ec:	4613      	mov	r3, r2
    88ee:	9213      	str	r2, [sp, #76]	; 0x4c
    88f0:	f00a 020f 	and.w	r2, sl, #15
    88f4:	ea4f 111a 	mov.w	r1, sl, lsr #4
    88f8:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    88fc:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    8900:	5c82      	ldrb	r2, [r0, r2]
    8902:	468a      	mov	sl, r1
    8904:	46e3      	mov	fp, ip
    8906:	ea5a 0c0b 	orrs.w	ip, sl, fp
    890a:	f803 2d01 	strb.w	r2, [r3, #-1]!
    890e:	d1ef      	bne.n	88f0 <_vfprintf_r+0xee0>
    8910:	9818      	ldr	r0, [sp, #96]	; 0x60
    8912:	9313      	str	r3, [sp, #76]	; 0x4c
    8914:	1ac0      	subs	r0, r0, r3
    8916:	9010      	str	r0, [sp, #64]	; 0x40
    8918:	f7ff ba41 	b.w	7d9e <_vfprintf_r+0x38e>
    891c:	2209      	movs	r2, #9
    891e:	2300      	movs	r3, #0
    8920:	4552      	cmp	r2, sl
    8922:	eb73 000b 	sbcs.w	r0, r3, fp
    8926:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    892a:	d21f      	bcs.n	896c <_vfprintf_r+0xf5c>
    892c:	4623      	mov	r3, r4
    892e:	4644      	mov	r4, r8
    8930:	46b8      	mov	r8, r7
    8932:	461f      	mov	r7, r3
    8934:	4650      	mov	r0, sl
    8936:	4659      	mov	r1, fp
    8938:	220a      	movs	r2, #10
    893a:	2300      	movs	r3, #0
    893c:	f004 fad6 	bl	ceec <__aeabi_uldivmod>
    8940:	2300      	movs	r3, #0
    8942:	4650      	mov	r0, sl
    8944:	4659      	mov	r1, fp
    8946:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    894a:	220a      	movs	r2, #10
    894c:	f804 cd01 	strb.w	ip, [r4, #-1]!
    8950:	f004 facc 	bl	ceec <__aeabi_uldivmod>
    8954:	2209      	movs	r2, #9
    8956:	2300      	movs	r3, #0
    8958:	4682      	mov	sl, r0
    895a:	468b      	mov	fp, r1
    895c:	4552      	cmp	r2, sl
    895e:	eb73 030b 	sbcs.w	r3, r3, fp
    8962:	d3e7      	bcc.n	8934 <_vfprintf_r+0xf24>
    8964:	463b      	mov	r3, r7
    8966:	4647      	mov	r7, r8
    8968:	46a0      	mov	r8, r4
    896a:	461c      	mov	r4, r3
    896c:	f108 30ff 	add.w	r0, r8, #4294967295
    8970:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    8974:	9013      	str	r0, [sp, #76]	; 0x4c
    8976:	f808 ac01 	strb.w	sl, [r8, #-1]
    897a:	9918      	ldr	r1, [sp, #96]	; 0x60
    897c:	1a09      	subs	r1, r1, r0
    897e:	9110      	str	r1, [sp, #64]	; 0x40
    8980:	f7ff ba0d 	b.w	7d9e <_vfprintf_r+0x38e>
    8984:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8988:	4648      	mov	r0, r9
    898a:	4631      	mov	r1, r6
    898c:	320c      	adds	r2, #12
    898e:	f7ff f831 	bl	79f4 <__sprint_r>
    8992:	2800      	cmp	r0, #0
    8994:	f47f a95c 	bne.w	7c50 <_vfprintf_r+0x240>
    8998:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    899c:	3404      	adds	r4, #4
    899e:	f7ff ba68 	b.w	7e72 <_vfprintf_r+0x462>
    89a2:	991a      	ldr	r1, [sp, #104]	; 0x68
    89a4:	1e4f      	subs	r7, r1, #1
    89a6:	2f00      	cmp	r7, #0
    89a8:	f77f aef1 	ble.w	878e <_vfprintf_r+0xd7e>
    89ac:	2f10      	cmp	r7, #16
    89ae:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 8a74 <_vfprintf_r+0x1064>
    89b2:	dd4e      	ble.n	8a52 <_vfprintf_r+0x1042>
    89b4:	4643      	mov	r3, r8
    89b6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    89ba:	46a8      	mov	r8, r5
    89bc:	f04f 0a10 	mov.w	sl, #16
    89c0:	f10b 0b0c 	add.w	fp, fp, #12
    89c4:	461d      	mov	r5, r3
    89c6:	e002      	b.n	89ce <_vfprintf_r+0xfbe>
    89c8:	3f10      	subs	r7, #16
    89ca:	2f10      	cmp	r7, #16
    89cc:	dd3e      	ble.n	8a4c <_vfprintf_r+0x103c>
    89ce:	f8c4 a004 	str.w	sl, [r4, #4]
    89d2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    89d6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    89da:	3301      	adds	r3, #1
    89dc:	6025      	str	r5, [r4, #0]
    89de:	3210      	adds	r2, #16
    89e0:	2b07      	cmp	r3, #7
    89e2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    89e6:	f104 0408 	add.w	r4, r4, #8
    89ea:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    89ee:	ddeb      	ble.n	89c8 <_vfprintf_r+0xfb8>
    89f0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    89f4:	4648      	mov	r0, r9
    89f6:	4631      	mov	r1, r6
    89f8:	465a      	mov	r2, fp
    89fa:	3404      	adds	r4, #4
    89fc:	f7fe fffa 	bl	79f4 <__sprint_r>
    8a00:	2800      	cmp	r0, #0
    8a02:	d0e1      	beq.n	89c8 <_vfprintf_r+0xfb8>
    8a04:	f7ff b924 	b.w	7c50 <_vfprintf_r+0x240>
    8a08:	9816      	ldr	r0, [sp, #88]	; 0x58
    8a0a:	2130      	movs	r1, #48	; 0x30
    8a0c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    8a10:	2201      	movs	r2, #1
    8a12:	2302      	movs	r3, #2
    8a14:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    8a18:	f04c 0c02 	orr.w	ip, ip, #2
    8a1c:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    8a20:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    8a24:	f7ff b986 	b.w	7d34 <_vfprintf_r+0x324>
    8a28:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8a2a:	1d01      	adds	r1, r0, #4
    8a2c:	6803      	ldr	r3, [r0, #0]
    8a2e:	910b      	str	r1, [sp, #44]	; 0x2c
    8a30:	469a      	mov	sl, r3
    8a32:	f04f 0b00 	mov.w	fp, #0
    8a36:	f7ff b973 	b.w	7d20 <_vfprintf_r+0x310>
    8a3a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8a3c:	1d01      	adds	r1, r0, #4
    8a3e:	6803      	ldr	r3, [r0, #0]
    8a40:	910b      	str	r1, [sp, #44]	; 0x2c
    8a42:	469a      	mov	sl, r3
    8a44:	ea4f 7bea 	mov.w	fp, sl, asr #31
    8a48:	f7ff bbad 	b.w	81a6 <_vfprintf_r+0x796>
    8a4c:	462b      	mov	r3, r5
    8a4e:	4645      	mov	r5, r8
    8a50:	4698      	mov	r8, r3
    8a52:	6067      	str	r7, [r4, #4]
    8a54:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    8a58:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    8a5c:	3301      	adds	r3, #1
    8a5e:	f8c4 8000 	str.w	r8, [r4]
    8a62:	19d2      	adds	r2, r2, r7
    8a64:	2b07      	cmp	r3, #7
    8a66:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    8a6a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    8a6e:	f77f ae8d 	ble.w	878c <_vfprintf_r+0xd7c>
    8a72:	e6ad      	b.n	87d0 <_vfprintf_r+0xdc0>
    8a74:	0000da34 	.word	0x0000da34
    8a78:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8a7c:	4648      	mov	r0, r9
    8a7e:	4631      	mov	r1, r6
    8a80:	320c      	adds	r2, #12
    8a82:	f7fe ffb7 	bl	79f4 <__sprint_r>
    8a86:	2800      	cmp	r0, #0
    8a88:	f47f a8e2 	bne.w	7c50 <_vfprintf_r+0x240>
    8a8c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8a90:	3404      	adds	r4, #4
    8a92:	e660      	b.n	8756 <_vfprintf_r+0xd46>
    8a94:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8a98:	4648      	mov	r0, r9
    8a9a:	4631      	mov	r1, r6
    8a9c:	320c      	adds	r2, #12
    8a9e:	f7fe ffa9 	bl	79f4 <__sprint_r>
    8aa2:	2800      	cmp	r0, #0
    8aa4:	f47f a8d4 	bne.w	7c50 <_vfprintf_r+0x240>
    8aa8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8aac:	3404      	adds	r4, #4
    8aae:	e640      	b.n	8732 <_vfprintf_r+0xd22>
    8ab0:	2830      	cmp	r0, #48	; 0x30
    8ab2:	f000 82ec 	beq.w	908e <_vfprintf_r+0x167e>
    8ab6:	9813      	ldr	r0, [sp, #76]	; 0x4c
    8ab8:	2330      	movs	r3, #48	; 0x30
    8aba:	f800 3d01 	strb.w	r3, [r0, #-1]!
    8abe:	9918      	ldr	r1, [sp, #96]	; 0x60
    8ac0:	9013      	str	r0, [sp, #76]	; 0x4c
    8ac2:	1a09      	subs	r1, r1, r0
    8ac4:	9110      	str	r1, [sp, #64]	; 0x40
    8ac6:	f7ff b96a 	b.w	7d9e <_vfprintf_r+0x38e>
    8aca:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8ace:	4648      	mov	r0, r9
    8ad0:	4631      	mov	r1, r6
    8ad2:	320c      	adds	r2, #12
    8ad4:	f7fe ff8e 	bl	79f4 <__sprint_r>
    8ad8:	2800      	cmp	r0, #0
    8ada:	f47f a8b9 	bne.w	7c50 <_vfprintf_r+0x240>
    8ade:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8ae2:	3404      	adds	r4, #4
    8ae4:	f7ff b9f8 	b.w	7ed8 <_vfprintf_r+0x4c8>
    8ae8:	f1da 0a00 	rsbs	sl, sl, #0
    8aec:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    8af0:	232d      	movs	r3, #45	; 0x2d
    8af2:	ea5a 0c0b 	orrs.w	ip, sl, fp
    8af6:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    8afa:	bf0c      	ite	eq
    8afc:	2200      	moveq	r2, #0
    8afe:	2201      	movne	r2, #1
    8b00:	2301      	movs	r3, #1
    8b02:	f7ff b91b 	b.w	7d3c <_vfprintf_r+0x32c>
    8b06:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8b08:	462b      	mov	r3, r5
    8b0a:	782a      	ldrb	r2, [r5, #0]
    8b0c:	910b      	str	r1, [sp, #44]	; 0x2c
    8b0e:	f7ff b82a 	b.w	7b66 <_vfprintf_r+0x156>
    8b12:	462a      	mov	r2, r5
    8b14:	4645      	mov	r5, r8
    8b16:	4690      	mov	r8, r2
    8b18:	605f      	str	r7, [r3, #4]
    8b1a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8b1e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    8b22:	3201      	adds	r2, #1
    8b24:	f8c3 8000 	str.w	r8, [r3]
    8b28:	19c9      	adds	r1, r1, r7
    8b2a:	2a07      	cmp	r2, #7
    8b2c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    8b30:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    8b34:	f73f adce 	bgt.w	86d4 <_vfprintf_r+0xcc4>
    8b38:	3308      	adds	r3, #8
    8b3a:	f7ff ba30 	b.w	7f9e <_vfprintf_r+0x58e>
    8b3e:	980a      	ldr	r0, [sp, #40]	; 0x28
    8b40:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    8b44:	f000 81ed 	beq.w	8f22 <_vfprintf_r+0x1512>
    8b48:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8b4a:	4613      	mov	r3, r2
    8b4c:	1d0a      	adds	r2, r1, #4
    8b4e:	920b      	str	r2, [sp, #44]	; 0x2c
    8b50:	f8b1 a000 	ldrh.w	sl, [r1]
    8b54:	f1ba 0200 	subs.w	r2, sl, #0
    8b58:	bf18      	it	ne
    8b5a:	2201      	movne	r2, #1
    8b5c:	46d2      	mov	sl, sl
    8b5e:	f04f 0b00 	mov.w	fp, #0
    8b62:	f7ff b8e7 	b.w	7d34 <_vfprintf_r+0x324>
    8b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8b68:	f013 0f40 	tst.w	r3, #64	; 0x40
    8b6c:	f000 81cc 	beq.w	8f08 <_vfprintf_r+0x14f8>
    8b70:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8b72:	2301      	movs	r3, #1
    8b74:	1d01      	adds	r1, r0, #4
    8b76:	910b      	str	r1, [sp, #44]	; 0x2c
    8b78:	f8b0 a000 	ldrh.w	sl, [r0]
    8b7c:	f1ba 0200 	subs.w	r2, sl, #0
    8b80:	bf18      	it	ne
    8b82:	2201      	movne	r2, #1
    8b84:	46d2      	mov	sl, sl
    8b86:	f04f 0b00 	mov.w	fp, #0
    8b8a:	f7ff b8d3 	b.w	7d34 <_vfprintf_r+0x324>
    8b8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8b90:	f013 0f10 	tst.w	r3, #16
    8b94:	f000 81a4 	beq.w	8ee0 <_vfprintf_r+0x14d0>
    8b98:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8b9a:	9911      	ldr	r1, [sp, #68]	; 0x44
    8b9c:	f100 0a04 	add.w	sl, r0, #4
    8ba0:	6803      	ldr	r3, [r0, #0]
    8ba2:	6019      	str	r1, [r3, #0]
    8ba4:	f7fe bf9c 	b.w	7ae0 <_vfprintf_r+0xd0>
    8ba8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8baa:	1dc3      	adds	r3, r0, #7
    8bac:	f023 0307 	bic.w	r3, r3, #7
    8bb0:	f103 0108 	add.w	r1, r3, #8
    8bb4:	910b      	str	r1, [sp, #44]	; 0x2c
    8bb6:	f8d3 8004 	ldr.w	r8, [r3, #4]
    8bba:	f8d3 a000 	ldr.w	sl, [r3]
    8bbe:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    8bc2:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    8bc6:	f7ff bb11 	b.w	81ec <_vfprintf_r+0x7dc>
    8bca:	462a      	mov	r2, r5
    8bcc:	4645      	mov	r5, r8
    8bce:	4690      	mov	r8, r2
    8bd0:	605c      	str	r4, [r3, #4]
    8bd2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8bd6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    8bda:	3201      	adds	r2, #1
    8bdc:	f8c3 8000 	str.w	r8, [r3]
    8be0:	1909      	adds	r1, r1, r4
    8be2:	2a07      	cmp	r2, #7
    8be4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    8be8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    8bec:	f300 82ea 	bgt.w	91c4 <_vfprintf_r+0x17b4>
    8bf0:	3308      	adds	r3, #8
    8bf2:	990a      	ldr	r1, [sp, #40]	; 0x28
    8bf4:	f011 0f01 	tst.w	r1, #1
    8bf8:	f43f a9d1 	beq.w	7f9e <_vfprintf_r+0x58e>
    8bfc:	2201      	movs	r2, #1
    8bfe:	605a      	str	r2, [r3, #4]
    8c00:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8c04:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    8c08:	3201      	adds	r2, #1
    8c0a:	981d      	ldr	r0, [sp, #116]	; 0x74
    8c0c:	3101      	adds	r1, #1
    8c0e:	2a07      	cmp	r2, #7
    8c10:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    8c14:	6018      	str	r0, [r3, #0]
    8c16:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    8c1a:	f73f ad5b 	bgt.w	86d4 <_vfprintf_r+0xcc4>
    8c1e:	3308      	adds	r3, #8
    8c20:	f7ff b9bd 	b.w	7f9e <_vfprintf_r+0x58e>
    8c24:	232d      	movs	r3, #45	; 0x2d
    8c26:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    8c2a:	f7ff baf2 	b.w	8212 <_vfprintf_r+0x802>
    8c2e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8c32:	4648      	mov	r0, r9
    8c34:	4631      	mov	r1, r6
    8c36:	320c      	adds	r2, #12
    8c38:	f7fe fedc 	bl	79f4 <__sprint_r>
    8c3c:	2800      	cmp	r0, #0
    8c3e:	f47f a807 	bne.w	7c50 <_vfprintf_r+0x240>
    8c42:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    8c46:	3304      	adds	r3, #4
    8c48:	e456      	b.n	84f8 <_vfprintf_r+0xae8>
    8c4a:	2301      	movs	r3, #1
    8c4c:	6063      	str	r3, [r4, #4]
    8c4e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8c52:	f64d 2384 	movw	r3, #55940	; 0xda84
    8c56:	f2c0 0300 	movt	r3, #0
    8c5a:	6023      	str	r3, [r4, #0]
    8c5c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    8c60:	3201      	adds	r2, #1
    8c62:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    8c66:	3301      	adds	r3, #1
    8c68:	2a07      	cmp	r2, #7
    8c6a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    8c6e:	bfd8      	it	le
    8c70:	f104 0308 	addle.w	r3, r4, #8
    8c74:	f300 8187 	bgt.w	8f86 <_vfprintf_r+0x1576>
    8c78:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    8c7c:	b93a      	cbnz	r2, 8c8e <_vfprintf_r+0x127e>
    8c7e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    8c80:	b92a      	cbnz	r2, 8c8e <_vfprintf_r+0x127e>
    8c82:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    8c86:	f01c 0f01 	tst.w	ip, #1
    8c8a:	f43f a988 	beq.w	7f9e <_vfprintf_r+0x58e>
    8c8e:	2201      	movs	r2, #1
    8c90:	605a      	str	r2, [r3, #4]
    8c92:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8c96:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    8c9a:	3201      	adds	r2, #1
    8c9c:	981d      	ldr	r0, [sp, #116]	; 0x74
    8c9e:	3101      	adds	r1, #1
    8ca0:	2a07      	cmp	r2, #7
    8ca2:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    8ca6:	6018      	str	r0, [r3, #0]
    8ca8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    8cac:	f300 8179 	bgt.w	8fa2 <_vfprintf_r+0x1592>
    8cb0:	3308      	adds	r3, #8
    8cb2:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    8cb6:	427f      	negs	r7, r7
    8cb8:	2f00      	cmp	r7, #0
    8cba:	f340 81b3 	ble.w	9024 <_vfprintf_r+0x1614>
    8cbe:	2f10      	cmp	r7, #16
    8cc0:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 9314 <_vfprintf_r+0x1904>
    8cc4:	f340 81d2 	ble.w	906c <_vfprintf_r+0x165c>
    8cc8:	4642      	mov	r2, r8
    8cca:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    8cce:	46a8      	mov	r8, r5
    8cd0:	2410      	movs	r4, #16
    8cd2:	f10a 0a0c 	add.w	sl, sl, #12
    8cd6:	4615      	mov	r5, r2
    8cd8:	e003      	b.n	8ce2 <_vfprintf_r+0x12d2>
    8cda:	3f10      	subs	r7, #16
    8cdc:	2f10      	cmp	r7, #16
    8cde:	f340 81c2 	ble.w	9066 <_vfprintf_r+0x1656>
    8ce2:	605c      	str	r4, [r3, #4]
    8ce4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8ce8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    8cec:	3201      	adds	r2, #1
    8cee:	601d      	str	r5, [r3, #0]
    8cf0:	3110      	adds	r1, #16
    8cf2:	2a07      	cmp	r2, #7
    8cf4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    8cf8:	f103 0308 	add.w	r3, r3, #8
    8cfc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    8d00:	ddeb      	ble.n	8cda <_vfprintf_r+0x12ca>
    8d02:	4648      	mov	r0, r9
    8d04:	4631      	mov	r1, r6
    8d06:	4652      	mov	r2, sl
    8d08:	f7fe fe74 	bl	79f4 <__sprint_r>
    8d0c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    8d10:	3304      	adds	r3, #4
    8d12:	2800      	cmp	r0, #0
    8d14:	d0e1      	beq.n	8cda <_vfprintf_r+0x12ca>
    8d16:	f7fe bf9b 	b.w	7c50 <_vfprintf_r+0x240>
    8d1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8d1c:	1c6b      	adds	r3, r5, #1
    8d1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8d20:	f042 0220 	orr.w	r2, r2, #32
    8d24:	920a      	str	r2, [sp, #40]	; 0x28
    8d26:	786a      	ldrb	r2, [r5, #1]
    8d28:	910b      	str	r1, [sp, #44]	; 0x2c
    8d2a:	f7fe bf1c 	b.w	7b66 <_vfprintf_r+0x156>
    8d2e:	4650      	mov	r0, sl
    8d30:	4641      	mov	r1, r8
    8d32:	f003 fc09 	bl	c548 <__isnand>
    8d36:	2800      	cmp	r0, #0
    8d38:	f040 80ff 	bne.w	8f3a <_vfprintf_r+0x152a>
    8d3c:	f1b7 3fff 	cmp.w	r7, #4294967295
    8d40:	f000 8251 	beq.w	91e6 <_vfprintf_r+0x17d6>
    8d44:	9816      	ldr	r0, [sp, #88]	; 0x58
    8d46:	2867      	cmp	r0, #103	; 0x67
    8d48:	bf14      	ite	ne
    8d4a:	2300      	movne	r3, #0
    8d4c:	2301      	moveq	r3, #1
    8d4e:	2847      	cmp	r0, #71	; 0x47
    8d50:	bf08      	it	eq
    8d52:	f043 0301 	orreq.w	r3, r3, #1
    8d56:	b113      	cbz	r3, 8d5e <_vfprintf_r+0x134e>
    8d58:	2f00      	cmp	r7, #0
    8d5a:	bf08      	it	eq
    8d5c:	2701      	moveq	r7, #1
    8d5e:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    8d62:	4643      	mov	r3, r8
    8d64:	4652      	mov	r2, sl
    8d66:	990a      	ldr	r1, [sp, #40]	; 0x28
    8d68:	e9c0 2300 	strd	r2, r3, [r0]
    8d6c:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    8d70:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    8d74:	910a      	str	r1, [sp, #40]	; 0x28
    8d76:	2b00      	cmp	r3, #0
    8d78:	f2c0 8264 	blt.w	9244 <_vfprintf_r+0x1834>
    8d7c:	2100      	movs	r1, #0
    8d7e:	9117      	str	r1, [sp, #92]	; 0x5c
    8d80:	9816      	ldr	r0, [sp, #88]	; 0x58
    8d82:	2866      	cmp	r0, #102	; 0x66
    8d84:	bf14      	ite	ne
    8d86:	2300      	movne	r3, #0
    8d88:	2301      	moveq	r3, #1
    8d8a:	2846      	cmp	r0, #70	; 0x46
    8d8c:	bf08      	it	eq
    8d8e:	f043 0301 	orreq.w	r3, r3, #1
    8d92:	9310      	str	r3, [sp, #64]	; 0x40
    8d94:	2b00      	cmp	r3, #0
    8d96:	f000 81d1 	beq.w	913c <_vfprintf_r+0x172c>
    8d9a:	46bc      	mov	ip, r7
    8d9c:	2303      	movs	r3, #3
    8d9e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    8da2:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    8da6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    8daa:	4648      	mov	r0, r9
    8dac:	9300      	str	r3, [sp, #0]
    8dae:	9102      	str	r1, [sp, #8]
    8db0:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    8db4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8db8:	310c      	adds	r1, #12
    8dba:	f8cd c004 	str.w	ip, [sp, #4]
    8dbe:	9103      	str	r1, [sp, #12]
    8dc0:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    8dc4:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    8dc8:	9104      	str	r1, [sp, #16]
    8dca:	f000 fbc5 	bl	9558 <_dtoa_r>
    8dce:	9a16      	ldr	r2, [sp, #88]	; 0x58
    8dd0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    8dd4:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    8dd8:	bf18      	it	ne
    8dda:	2301      	movne	r3, #1
    8ddc:	2a47      	cmp	r2, #71	; 0x47
    8dde:	bf0c      	ite	eq
    8de0:	2300      	moveq	r3, #0
    8de2:	f003 0301 	andne.w	r3, r3, #1
    8de6:	9013      	str	r0, [sp, #76]	; 0x4c
    8de8:	b933      	cbnz	r3, 8df8 <_vfprintf_r+0x13e8>
    8dea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8dec:	f013 0f01 	tst.w	r3, #1
    8df0:	bf08      	it	eq
    8df2:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    8df6:	d016      	beq.n	8e26 <_vfprintf_r+0x1416>
    8df8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    8dfa:	9910      	ldr	r1, [sp, #64]	; 0x40
    8dfc:	eb00 0b0c 	add.w	fp, r0, ip
    8e00:	b131      	cbz	r1, 8e10 <_vfprintf_r+0x1400>
    8e02:	7803      	ldrb	r3, [r0, #0]
    8e04:	2b30      	cmp	r3, #48	; 0x30
    8e06:	f000 80da 	beq.w	8fbe <_vfprintf_r+0x15ae>
    8e0a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    8e0e:	449b      	add	fp, r3
    8e10:	4650      	mov	r0, sl
    8e12:	2200      	movs	r2, #0
    8e14:	2300      	movs	r3, #0
    8e16:	4641      	mov	r1, r8
    8e18:	f004 f836 	bl	ce88 <__aeabi_dcmpeq>
    8e1c:	2800      	cmp	r0, #0
    8e1e:	f000 81c2 	beq.w	91a6 <_vfprintf_r+0x1796>
    8e22:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    8e26:	9a16      	ldr	r2, [sp, #88]	; 0x58
    8e28:	9813      	ldr	r0, [sp, #76]	; 0x4c
    8e2a:	2a67      	cmp	r2, #103	; 0x67
    8e2c:	bf14      	ite	ne
    8e2e:	2300      	movne	r3, #0
    8e30:	2301      	moveq	r3, #1
    8e32:	2a47      	cmp	r2, #71	; 0x47
    8e34:	bf08      	it	eq
    8e36:	f043 0301 	orreq.w	r3, r3, #1
    8e3a:	ebc0 000b 	rsb	r0, r0, fp
    8e3e:	901a      	str	r0, [sp, #104]	; 0x68
    8e40:	2b00      	cmp	r3, #0
    8e42:	f000 818a 	beq.w	915a <_vfprintf_r+0x174a>
    8e46:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    8e4a:	f111 0f03 	cmn.w	r1, #3
    8e4e:	9110      	str	r1, [sp, #64]	; 0x40
    8e50:	db02      	blt.n	8e58 <_vfprintf_r+0x1448>
    8e52:	428f      	cmp	r7, r1
    8e54:	f280 818c 	bge.w	9170 <_vfprintf_r+0x1760>
    8e58:	9a16      	ldr	r2, [sp, #88]	; 0x58
    8e5a:	3a02      	subs	r2, #2
    8e5c:	9216      	str	r2, [sp, #88]	; 0x58
    8e5e:	9910      	ldr	r1, [sp, #64]	; 0x40
    8e60:	9a16      	ldr	r2, [sp, #88]	; 0x58
    8e62:	1e4b      	subs	r3, r1, #1
    8e64:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    8e68:	2b00      	cmp	r3, #0
    8e6a:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    8e6e:	f2c0 8234 	blt.w	92da <_vfprintf_r+0x18ca>
    8e72:	222b      	movs	r2, #43	; 0x2b
    8e74:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    8e78:	2b09      	cmp	r3, #9
    8e7a:	f300 81b6 	bgt.w	91ea <_vfprintf_r+0x17da>
    8e7e:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    8e82:	3330      	adds	r3, #48	; 0x30
    8e84:	3204      	adds	r2, #4
    8e86:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    8e8a:	2330      	movs	r3, #48	; 0x30
    8e8c:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    8e90:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    8e94:	981a      	ldr	r0, [sp, #104]	; 0x68
    8e96:	991a      	ldr	r1, [sp, #104]	; 0x68
    8e98:	1ad3      	subs	r3, r2, r3
    8e9a:	1818      	adds	r0, r3, r0
    8e9c:	931c      	str	r3, [sp, #112]	; 0x70
    8e9e:	2901      	cmp	r1, #1
    8ea0:	9010      	str	r0, [sp, #64]	; 0x40
    8ea2:	f340 8210 	ble.w	92c6 <_vfprintf_r+0x18b6>
    8ea6:	9810      	ldr	r0, [sp, #64]	; 0x40
    8ea8:	3001      	adds	r0, #1
    8eaa:	9010      	str	r0, [sp, #64]	; 0x40
    8eac:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    8eb0:	910c      	str	r1, [sp, #48]	; 0x30
    8eb2:	9817      	ldr	r0, [sp, #92]	; 0x5c
    8eb4:	2800      	cmp	r0, #0
    8eb6:	f000 816e 	beq.w	9196 <_vfprintf_r+0x1786>
    8eba:	232d      	movs	r3, #45	; 0x2d
    8ebc:	2100      	movs	r1, #0
    8ebe:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    8ec2:	9117      	str	r1, [sp, #92]	; 0x5c
    8ec4:	f7fe bf74 	b.w	7db0 <_vfprintf_r+0x3a0>
    8ec8:	9a10      	ldr	r2, [sp, #64]	; 0x40
    8eca:	f04f 0c00 	mov.w	ip, #0
    8ece:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    8ed2:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    8ed6:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    8eda:	920c      	str	r2, [sp, #48]	; 0x30
    8edc:	f7fe bf67 	b.w	7dae <_vfprintf_r+0x39e>
    8ee0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8ee2:	f012 0f40 	tst.w	r2, #64	; 0x40
    8ee6:	bf17      	itett	ne
    8ee8:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    8eea:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    8eec:	9911      	ldrne	r1, [sp, #68]	; 0x44
    8eee:	f100 0a04 	addne.w	sl, r0, #4
    8ef2:	bf11      	iteee	ne
    8ef4:	6803      	ldrne	r3, [r0, #0]
    8ef6:	f102 0a04 	addeq.w	sl, r2, #4
    8efa:	6813      	ldreq	r3, [r2, #0]
    8efc:	9811      	ldreq	r0, [sp, #68]	; 0x44
    8efe:	bf14      	ite	ne
    8f00:	8019      	strhne	r1, [r3, #0]
    8f02:	6018      	streq	r0, [r3, #0]
    8f04:	f7fe bdec 	b.w	7ae0 <_vfprintf_r+0xd0>
    8f08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8f0a:	1d13      	adds	r3, r2, #4
    8f0c:	930b      	str	r3, [sp, #44]	; 0x2c
    8f0e:	6811      	ldr	r1, [r2, #0]
    8f10:	2301      	movs	r3, #1
    8f12:	1e0a      	subs	r2, r1, #0
    8f14:	bf18      	it	ne
    8f16:	2201      	movne	r2, #1
    8f18:	468a      	mov	sl, r1
    8f1a:	f04f 0b00 	mov.w	fp, #0
    8f1e:	f7fe bf09 	b.w	7d34 <_vfprintf_r+0x324>
    8f22:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8f24:	1d02      	adds	r2, r0, #4
    8f26:	920b      	str	r2, [sp, #44]	; 0x2c
    8f28:	6801      	ldr	r1, [r0, #0]
    8f2a:	1e0a      	subs	r2, r1, #0
    8f2c:	bf18      	it	ne
    8f2e:	2201      	movne	r2, #1
    8f30:	468a      	mov	sl, r1
    8f32:	f04f 0b00 	mov.w	fp, #0
    8f36:	f7fe befd 	b.w	7d34 <_vfprintf_r+0x324>
    8f3a:	f64d 2264 	movw	r2, #55908	; 0xda64
    8f3e:	f64d 2360 	movw	r3, #55904	; 0xda60
    8f42:	9916      	ldr	r1, [sp, #88]	; 0x58
    8f44:	f2c0 0300 	movt	r3, #0
    8f48:	f2c0 0200 	movt	r2, #0
    8f4c:	2003      	movs	r0, #3
    8f4e:	2947      	cmp	r1, #71	; 0x47
    8f50:	bfd8      	it	le
    8f52:	461a      	movle	r2, r3
    8f54:	9213      	str	r2, [sp, #76]	; 0x4c
    8f56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8f58:	900c      	str	r0, [sp, #48]	; 0x30
    8f5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    8f5e:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    8f62:	920a      	str	r2, [sp, #40]	; 0x28
    8f64:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    8f68:	9010      	str	r0, [sp, #64]	; 0x40
    8f6a:	f7fe bf20 	b.w	7dae <_vfprintf_r+0x39e>
    8f6e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8f72:	4648      	mov	r0, r9
    8f74:	4631      	mov	r1, r6
    8f76:	320c      	adds	r2, #12
    8f78:	f7fe fd3c 	bl	79f4 <__sprint_r>
    8f7c:	2800      	cmp	r0, #0
    8f7e:	f47e ae67 	bne.w	7c50 <_vfprintf_r+0x240>
    8f82:	f7fe be62 	b.w	7c4a <_vfprintf_r+0x23a>
    8f86:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8f8a:	4648      	mov	r0, r9
    8f8c:	4631      	mov	r1, r6
    8f8e:	320c      	adds	r2, #12
    8f90:	f7fe fd30 	bl	79f4 <__sprint_r>
    8f94:	2800      	cmp	r0, #0
    8f96:	f47e ae5b 	bne.w	7c50 <_vfprintf_r+0x240>
    8f9a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    8f9e:	3304      	adds	r3, #4
    8fa0:	e66a      	b.n	8c78 <_vfprintf_r+0x1268>
    8fa2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8fa6:	4648      	mov	r0, r9
    8fa8:	4631      	mov	r1, r6
    8faa:	320c      	adds	r2, #12
    8fac:	f7fe fd22 	bl	79f4 <__sprint_r>
    8fb0:	2800      	cmp	r0, #0
    8fb2:	f47e ae4d 	bne.w	7c50 <_vfprintf_r+0x240>
    8fb6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    8fba:	3304      	adds	r3, #4
    8fbc:	e679      	b.n	8cb2 <_vfprintf_r+0x12a2>
    8fbe:	4650      	mov	r0, sl
    8fc0:	2200      	movs	r2, #0
    8fc2:	2300      	movs	r3, #0
    8fc4:	4641      	mov	r1, r8
    8fc6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    8fca:	f003 ff5d 	bl	ce88 <__aeabi_dcmpeq>
    8fce:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    8fd2:	2800      	cmp	r0, #0
    8fd4:	f47f af19 	bne.w	8e0a <_vfprintf_r+0x13fa>
    8fd8:	f1cc 0301 	rsb	r3, ip, #1
    8fdc:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    8fe0:	e715      	b.n	8e0e <_vfprintf_r+0x13fe>
    8fe2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8fe4:	4252      	negs	r2, r2
    8fe6:	920f      	str	r2, [sp, #60]	; 0x3c
    8fe8:	f7ff b887 	b.w	80fa <_vfprintf_r+0x6ea>
    8fec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8ff0:	4648      	mov	r0, r9
    8ff2:	4631      	mov	r1, r6
    8ff4:	320c      	adds	r2, #12
    8ff6:	f7fe fcfd 	bl	79f4 <__sprint_r>
    8ffa:	2800      	cmp	r0, #0
    8ffc:	f47e ae28 	bne.w	7c50 <_vfprintf_r+0x240>
    9000:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    9004:	3304      	adds	r3, #4
    9006:	f7ff ba93 	b.w	8530 <_vfprintf_r+0xb20>
    900a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    900e:	4648      	mov	r0, r9
    9010:	4631      	mov	r1, r6
    9012:	320c      	adds	r2, #12
    9014:	f7fe fcee 	bl	79f4 <__sprint_r>
    9018:	2800      	cmp	r0, #0
    901a:	f47e ae19 	bne.w	7c50 <_vfprintf_r+0x240>
    901e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    9022:	3304      	adds	r3, #4
    9024:	991a      	ldr	r1, [sp, #104]	; 0x68
    9026:	9813      	ldr	r0, [sp, #76]	; 0x4c
    9028:	6059      	str	r1, [r3, #4]
    902a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    902e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    9032:	6018      	str	r0, [r3, #0]
    9034:	3201      	adds	r2, #1
    9036:	981a      	ldr	r0, [sp, #104]	; 0x68
    9038:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    903c:	1809      	adds	r1, r1, r0
    903e:	2a07      	cmp	r2, #7
    9040:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    9044:	f73f ab46 	bgt.w	86d4 <_vfprintf_r+0xcc4>
    9048:	3308      	adds	r3, #8
    904a:	f7fe bfa8 	b.w	7f9e <_vfprintf_r+0x58e>
    904e:	2100      	movs	r1, #0
    9050:	9117      	str	r1, [sp, #92]	; 0x5c
    9052:	f003 fbd1 	bl	c7f8 <strlen>
    9056:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    905a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    905e:	9010      	str	r0, [sp, #64]	; 0x40
    9060:	920c      	str	r2, [sp, #48]	; 0x30
    9062:	f7fe bea4 	b.w	7dae <_vfprintf_r+0x39e>
    9066:	462a      	mov	r2, r5
    9068:	4645      	mov	r5, r8
    906a:	4690      	mov	r8, r2
    906c:	605f      	str	r7, [r3, #4]
    906e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    9072:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    9076:	3201      	adds	r2, #1
    9078:	f8c3 8000 	str.w	r8, [r3]
    907c:	19c9      	adds	r1, r1, r7
    907e:	2a07      	cmp	r2, #7
    9080:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    9084:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    9088:	dcbf      	bgt.n	900a <_vfprintf_r+0x15fa>
    908a:	3308      	adds	r3, #8
    908c:	e7ca      	b.n	9024 <_vfprintf_r+0x1614>
    908e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9090:	9913      	ldr	r1, [sp, #76]	; 0x4c
    9092:	1a51      	subs	r1, r2, r1
    9094:	9110      	str	r1, [sp, #64]	; 0x40
    9096:	f7fe be82 	b.w	7d9e <_vfprintf_r+0x38e>
    909a:	4648      	mov	r0, r9
    909c:	4631      	mov	r1, r6
    909e:	f000 f949 	bl	9334 <__swsetup_r>
    90a2:	2800      	cmp	r0, #0
    90a4:	f47e add8 	bne.w	7c58 <_vfprintf_r+0x248>
    90a8:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    90ac:	fa1f f38c 	uxth.w	r3, ip
    90b0:	f7fe bcf6 	b.w	7aa0 <_vfprintf_r+0x90>
    90b4:	2f06      	cmp	r7, #6
    90b6:	bf28      	it	cs
    90b8:	2706      	movcs	r7, #6
    90ba:	f64d 217c 	movw	r1, #55932	; 0xda7c
    90be:	f2c0 0100 	movt	r1, #0
    90c2:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    90c6:	9710      	str	r7, [sp, #64]	; 0x40
    90c8:	9113      	str	r1, [sp, #76]	; 0x4c
    90ca:	920c      	str	r2, [sp, #48]	; 0x30
    90cc:	f7fe bfe8 	b.w	80a0 <_vfprintf_r+0x690>
    90d0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    90d4:	4648      	mov	r0, r9
    90d6:	4631      	mov	r1, r6
    90d8:	320c      	adds	r2, #12
    90da:	f7fe fc8b 	bl	79f4 <__sprint_r>
    90de:	2800      	cmp	r0, #0
    90e0:	f47e adb6 	bne.w	7c50 <_vfprintf_r+0x240>
    90e4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    90e8:	3304      	adds	r3, #4
    90ea:	f7ff bbc8 	b.w	887e <_vfprintf_r+0xe6e>
    90ee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    90f2:	4648      	mov	r0, r9
    90f4:	4631      	mov	r1, r6
    90f6:	320c      	adds	r2, #12
    90f8:	f7fe fc7c 	bl	79f4 <__sprint_r>
    90fc:	2800      	cmp	r0, #0
    90fe:	f47e ada7 	bne.w	7c50 <_vfprintf_r+0x240>
    9102:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    9106:	3304      	adds	r3, #4
    9108:	f7ff bace 	b.w	86a8 <_vfprintf_r+0xc98>
    910c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    9110:	4648      	mov	r0, r9
    9112:	4631      	mov	r1, r6
    9114:	320c      	adds	r2, #12
    9116:	f7fe fc6d 	bl	79f4 <__sprint_r>
    911a:	2800      	cmp	r0, #0
    911c:	f47e ad98 	bne.w	7c50 <_vfprintf_r+0x240>
    9120:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9124:	3404      	adds	r4, #4
    9126:	f7ff baa9 	b.w	867c <_vfprintf_r+0xc6c>
    912a:	9710      	str	r7, [sp, #64]	; 0x40
    912c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    9130:	9017      	str	r0, [sp, #92]	; 0x5c
    9132:	970c      	str	r7, [sp, #48]	; 0x30
    9134:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    9138:	f7fe be39 	b.w	7dae <_vfprintf_r+0x39e>
    913c:	9916      	ldr	r1, [sp, #88]	; 0x58
    913e:	2965      	cmp	r1, #101	; 0x65
    9140:	bf14      	ite	ne
    9142:	2300      	movne	r3, #0
    9144:	2301      	moveq	r3, #1
    9146:	2945      	cmp	r1, #69	; 0x45
    9148:	bf08      	it	eq
    914a:	f043 0301 	orreq.w	r3, r3, #1
    914e:	2b00      	cmp	r3, #0
    9150:	d046      	beq.n	91e0 <_vfprintf_r+0x17d0>
    9152:	f107 0c01 	add.w	ip, r7, #1
    9156:	2302      	movs	r3, #2
    9158:	e621      	b.n	8d9e <_vfprintf_r+0x138e>
    915a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    915c:	2b65      	cmp	r3, #101	; 0x65
    915e:	dd76      	ble.n	924e <_vfprintf_r+0x183e>
    9160:	9a16      	ldr	r2, [sp, #88]	; 0x58
    9162:	2a66      	cmp	r2, #102	; 0x66
    9164:	bf1c      	itt	ne
    9166:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    916a:	9310      	strne	r3, [sp, #64]	; 0x40
    916c:	f000 8083 	beq.w	9276 <_vfprintf_r+0x1866>
    9170:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    9172:	9810      	ldr	r0, [sp, #64]	; 0x40
    9174:	4283      	cmp	r3, r0
    9176:	dc6e      	bgt.n	9256 <_vfprintf_r+0x1846>
    9178:	990a      	ldr	r1, [sp, #40]	; 0x28
    917a:	f011 0f01 	tst.w	r1, #1
    917e:	f040 808e 	bne.w	929e <_vfprintf_r+0x188e>
    9182:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    9186:	2367      	movs	r3, #103	; 0x67
    9188:	920c      	str	r2, [sp, #48]	; 0x30
    918a:	9316      	str	r3, [sp, #88]	; 0x58
    918c:	e691      	b.n	8eb2 <_vfprintf_r+0x14a2>
    918e:	2700      	movs	r7, #0
    9190:	461d      	mov	r5, r3
    9192:	f7fe bce9 	b.w	7b68 <_vfprintf_r+0x158>
    9196:	9910      	ldr	r1, [sp, #64]	; 0x40
    9198:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    919c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    91a0:	910c      	str	r1, [sp, #48]	; 0x30
    91a2:	f7fe be04 	b.w	7dae <_vfprintf_r+0x39e>
    91a6:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    91aa:	459b      	cmp	fp, r3
    91ac:	bf98      	it	ls
    91ae:	469b      	movls	fp, r3
    91b0:	f67f ae39 	bls.w	8e26 <_vfprintf_r+0x1416>
    91b4:	2230      	movs	r2, #48	; 0x30
    91b6:	f803 2b01 	strb.w	r2, [r3], #1
    91ba:	459b      	cmp	fp, r3
    91bc:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    91c0:	d8f9      	bhi.n	91b6 <_vfprintf_r+0x17a6>
    91c2:	e630      	b.n	8e26 <_vfprintf_r+0x1416>
    91c4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    91c8:	4648      	mov	r0, r9
    91ca:	4631      	mov	r1, r6
    91cc:	320c      	adds	r2, #12
    91ce:	f7fe fc11 	bl	79f4 <__sprint_r>
    91d2:	2800      	cmp	r0, #0
    91d4:	f47e ad3c 	bne.w	7c50 <_vfprintf_r+0x240>
    91d8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    91dc:	3304      	adds	r3, #4
    91de:	e508      	b.n	8bf2 <_vfprintf_r+0x11e2>
    91e0:	46bc      	mov	ip, r7
    91e2:	3302      	adds	r3, #2
    91e4:	e5db      	b.n	8d9e <_vfprintf_r+0x138e>
    91e6:	3707      	adds	r7, #7
    91e8:	e5b9      	b.n	8d5e <_vfprintf_r+0x134e>
    91ea:	f246 6c67 	movw	ip, #26215	; 0x6667
    91ee:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    91f2:	3103      	adds	r1, #3
    91f4:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    91f8:	fb8c 2003 	smull	r2, r0, ip, r3
    91fc:	17da      	asrs	r2, r3, #31
    91fe:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    9202:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    9206:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    920a:	4613      	mov	r3, r2
    920c:	3030      	adds	r0, #48	; 0x30
    920e:	2a09      	cmp	r2, #9
    9210:	f801 0d01 	strb.w	r0, [r1, #-1]!
    9214:	dcf0      	bgt.n	91f8 <_vfprintf_r+0x17e8>
    9216:	3330      	adds	r3, #48	; 0x30
    9218:	1e48      	subs	r0, r1, #1
    921a:	b2da      	uxtb	r2, r3
    921c:	f801 2c01 	strb.w	r2, [r1, #-1]
    9220:	9b07      	ldr	r3, [sp, #28]
    9222:	4283      	cmp	r3, r0
    9224:	d96a      	bls.n	92fc <_vfprintf_r+0x18ec>
    9226:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    922a:	3303      	adds	r3, #3
    922c:	e001      	b.n	9232 <_vfprintf_r+0x1822>
    922e:	f811 2b01 	ldrb.w	r2, [r1], #1
    9232:	f803 2c01 	strb.w	r2, [r3, #-1]
    9236:	461a      	mov	r2, r3
    9238:	f8dd c01c 	ldr.w	ip, [sp, #28]
    923c:	3301      	adds	r3, #1
    923e:	458c      	cmp	ip, r1
    9240:	d8f5      	bhi.n	922e <_vfprintf_r+0x181e>
    9242:	e625      	b.n	8e90 <_vfprintf_r+0x1480>
    9244:	222d      	movs	r2, #45	; 0x2d
    9246:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    924a:	9217      	str	r2, [sp, #92]	; 0x5c
    924c:	e598      	b.n	8d80 <_vfprintf_r+0x1370>
    924e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    9252:	9010      	str	r0, [sp, #64]	; 0x40
    9254:	e603      	b.n	8e5e <_vfprintf_r+0x144e>
    9256:	9b10      	ldr	r3, [sp, #64]	; 0x40
    9258:	991a      	ldr	r1, [sp, #104]	; 0x68
    925a:	2b00      	cmp	r3, #0
    925c:	bfda      	itte	le
    925e:	9810      	ldrle	r0, [sp, #64]	; 0x40
    9260:	f1c0 0302 	rsble	r3, r0, #2
    9264:	2301      	movgt	r3, #1
    9266:	185b      	adds	r3, r3, r1
    9268:	2267      	movs	r2, #103	; 0x67
    926a:	9310      	str	r3, [sp, #64]	; 0x40
    926c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    9270:	9216      	str	r2, [sp, #88]	; 0x58
    9272:	930c      	str	r3, [sp, #48]	; 0x30
    9274:	e61d      	b.n	8eb2 <_vfprintf_r+0x14a2>
    9276:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    927a:	2800      	cmp	r0, #0
    927c:	9010      	str	r0, [sp, #64]	; 0x40
    927e:	dd31      	ble.n	92e4 <_vfprintf_r+0x18d4>
    9280:	b91f      	cbnz	r7, 928a <_vfprintf_r+0x187a>
    9282:	990a      	ldr	r1, [sp, #40]	; 0x28
    9284:	f011 0f01 	tst.w	r1, #1
    9288:	d00e      	beq.n	92a8 <_vfprintf_r+0x1898>
    928a:	9810      	ldr	r0, [sp, #64]	; 0x40
    928c:	2166      	movs	r1, #102	; 0x66
    928e:	9116      	str	r1, [sp, #88]	; 0x58
    9290:	1c43      	adds	r3, r0, #1
    9292:	19db      	adds	r3, r3, r7
    9294:	9310      	str	r3, [sp, #64]	; 0x40
    9296:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    929a:	920c      	str	r2, [sp, #48]	; 0x30
    929c:	e609      	b.n	8eb2 <_vfprintf_r+0x14a2>
    929e:	9810      	ldr	r0, [sp, #64]	; 0x40
    92a0:	2167      	movs	r1, #103	; 0x67
    92a2:	9116      	str	r1, [sp, #88]	; 0x58
    92a4:	3001      	adds	r0, #1
    92a6:	9010      	str	r0, [sp, #64]	; 0x40
    92a8:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    92ac:	920c      	str	r2, [sp, #48]	; 0x30
    92ae:	e600      	b.n	8eb2 <_vfprintf_r+0x14a2>
    92b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    92b2:	781a      	ldrb	r2, [r3, #0]
    92b4:	680f      	ldr	r7, [r1, #0]
    92b6:	3104      	adds	r1, #4
    92b8:	910b      	str	r1, [sp, #44]	; 0x2c
    92ba:	2f00      	cmp	r7, #0
    92bc:	bfb8      	it	lt
    92be:	f04f 37ff 	movlt.w	r7, #4294967295
    92c2:	f7fe bc50 	b.w	7b66 <_vfprintf_r+0x156>
    92c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    92c8:	f012 0f01 	tst.w	r2, #1
    92cc:	bf04      	itt	eq
    92ce:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    92d2:	930c      	streq	r3, [sp, #48]	; 0x30
    92d4:	f43f aded 	beq.w	8eb2 <_vfprintf_r+0x14a2>
    92d8:	e5e5      	b.n	8ea6 <_vfprintf_r+0x1496>
    92da:	222d      	movs	r2, #45	; 0x2d
    92dc:	425b      	negs	r3, r3
    92de:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    92e2:	e5c9      	b.n	8e78 <_vfprintf_r+0x1468>
    92e4:	b977      	cbnz	r7, 9304 <_vfprintf_r+0x18f4>
    92e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    92e8:	f013 0f01 	tst.w	r3, #1
    92ec:	d10a      	bne.n	9304 <_vfprintf_r+0x18f4>
    92ee:	f04f 0c01 	mov.w	ip, #1
    92f2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    92f6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    92fa:	e5da      	b.n	8eb2 <_vfprintf_r+0x14a2>
    92fc:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    9300:	3202      	adds	r2, #2
    9302:	e5c5      	b.n	8e90 <_vfprintf_r+0x1480>
    9304:	3702      	adds	r7, #2
    9306:	2166      	movs	r1, #102	; 0x66
    9308:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    930c:	9710      	str	r7, [sp, #64]	; 0x40
    930e:	9116      	str	r1, [sp, #88]	; 0x58
    9310:	920c      	str	r2, [sp, #48]	; 0x30
    9312:	e5ce      	b.n	8eb2 <_vfprintf_r+0x14a2>
    9314:	0000da34 	.word	0x0000da34

00009318 <vfprintf>:
    9318:	b410      	push	{r4}
    931a:	f240 046c 	movw	r4, #108	; 0x6c
    931e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9322:	468c      	mov	ip, r1
    9324:	4613      	mov	r3, r2
    9326:	4601      	mov	r1, r0
    9328:	4662      	mov	r2, ip
    932a:	6820      	ldr	r0, [r4, #0]
    932c:	bc10      	pop	{r4}
    932e:	f7fe bb6f 	b.w	7a10 <_vfprintf_r>
    9332:	bf00      	nop

00009334 <__swsetup_r>:
    9334:	b570      	push	{r4, r5, r6, lr}
    9336:	f240 056c 	movw	r5, #108	; 0x6c
    933a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    933e:	4606      	mov	r6, r0
    9340:	460c      	mov	r4, r1
    9342:	6828      	ldr	r0, [r5, #0]
    9344:	b110      	cbz	r0, 934c <__swsetup_r+0x18>
    9346:	6983      	ldr	r3, [r0, #24]
    9348:	2b00      	cmp	r3, #0
    934a:	d036      	beq.n	93ba <__swsetup_r+0x86>
    934c:	f64d 2398 	movw	r3, #55960	; 0xda98
    9350:	f2c0 0300 	movt	r3, #0
    9354:	429c      	cmp	r4, r3
    9356:	d038      	beq.n	93ca <__swsetup_r+0x96>
    9358:	f64d 23b8 	movw	r3, #55992	; 0xdab8
    935c:	f2c0 0300 	movt	r3, #0
    9360:	429c      	cmp	r4, r3
    9362:	d041      	beq.n	93e8 <__swsetup_r+0xb4>
    9364:	f64d 23d8 	movw	r3, #56024	; 0xdad8
    9368:	f2c0 0300 	movt	r3, #0
    936c:	429c      	cmp	r4, r3
    936e:	bf04      	itt	eq
    9370:	682b      	ldreq	r3, [r5, #0]
    9372:	68dc      	ldreq	r4, [r3, #12]
    9374:	89a2      	ldrh	r2, [r4, #12]
    9376:	4611      	mov	r1, r2
    9378:	b293      	uxth	r3, r2
    937a:	f013 0f08 	tst.w	r3, #8
    937e:	4618      	mov	r0, r3
    9380:	bf18      	it	ne
    9382:	6922      	ldrne	r2, [r4, #16]
    9384:	d033      	beq.n	93ee <__swsetup_r+0xba>
    9386:	b31a      	cbz	r2, 93d0 <__swsetup_r+0x9c>
    9388:	f013 0101 	ands.w	r1, r3, #1
    938c:	d007      	beq.n	939e <__swsetup_r+0x6a>
    938e:	6963      	ldr	r3, [r4, #20]
    9390:	2100      	movs	r1, #0
    9392:	60a1      	str	r1, [r4, #8]
    9394:	425b      	negs	r3, r3
    9396:	61a3      	str	r3, [r4, #24]
    9398:	b142      	cbz	r2, 93ac <__swsetup_r+0x78>
    939a:	2000      	movs	r0, #0
    939c:	bd70      	pop	{r4, r5, r6, pc}
    939e:	f013 0f02 	tst.w	r3, #2
    93a2:	bf08      	it	eq
    93a4:	6961      	ldreq	r1, [r4, #20]
    93a6:	60a1      	str	r1, [r4, #8]
    93a8:	2a00      	cmp	r2, #0
    93aa:	d1f6      	bne.n	939a <__swsetup_r+0x66>
    93ac:	89a3      	ldrh	r3, [r4, #12]
    93ae:	f013 0f80 	tst.w	r3, #128	; 0x80
    93b2:	d0f2      	beq.n	939a <__swsetup_r+0x66>
    93b4:	f04f 30ff 	mov.w	r0, #4294967295
    93b8:	bd70      	pop	{r4, r5, r6, pc}
    93ba:	f001 f989 	bl	a6d0 <__sinit>
    93be:	f64d 2398 	movw	r3, #55960	; 0xda98
    93c2:	f2c0 0300 	movt	r3, #0
    93c6:	429c      	cmp	r4, r3
    93c8:	d1c6      	bne.n	9358 <__swsetup_r+0x24>
    93ca:	682b      	ldr	r3, [r5, #0]
    93cc:	685c      	ldr	r4, [r3, #4]
    93ce:	e7d1      	b.n	9374 <__swsetup_r+0x40>
    93d0:	f403 7120 	and.w	r1, r3, #640	; 0x280
    93d4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    93d8:	d0d6      	beq.n	9388 <__swsetup_r+0x54>
    93da:	4630      	mov	r0, r6
    93dc:	4621      	mov	r1, r4
    93de:	f001 fcff 	bl	ade0 <__smakebuf_r>
    93e2:	89a3      	ldrh	r3, [r4, #12]
    93e4:	6922      	ldr	r2, [r4, #16]
    93e6:	e7cf      	b.n	9388 <__swsetup_r+0x54>
    93e8:	682b      	ldr	r3, [r5, #0]
    93ea:	689c      	ldr	r4, [r3, #8]
    93ec:	e7c2      	b.n	9374 <__swsetup_r+0x40>
    93ee:	f013 0f10 	tst.w	r3, #16
    93f2:	d0df      	beq.n	93b4 <__swsetup_r+0x80>
    93f4:	f013 0f04 	tst.w	r3, #4
    93f8:	bf08      	it	eq
    93fa:	6922      	ldreq	r2, [r4, #16]
    93fc:	d017      	beq.n	942e <__swsetup_r+0xfa>
    93fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
    9400:	b151      	cbz	r1, 9418 <__swsetup_r+0xe4>
    9402:	f104 0344 	add.w	r3, r4, #68	; 0x44
    9406:	4299      	cmp	r1, r3
    9408:	d003      	beq.n	9412 <__swsetup_r+0xde>
    940a:	4630      	mov	r0, r6
    940c:	f001 f9e4 	bl	a7d8 <_free_r>
    9410:	89a2      	ldrh	r2, [r4, #12]
    9412:	b290      	uxth	r0, r2
    9414:	2300      	movs	r3, #0
    9416:	6363      	str	r3, [r4, #52]	; 0x34
    9418:	6922      	ldr	r2, [r4, #16]
    941a:	f64f 71db 	movw	r1, #65499	; 0xffdb
    941e:	f2c0 0100 	movt	r1, #0
    9422:	2300      	movs	r3, #0
    9424:	ea00 0101 	and.w	r1, r0, r1
    9428:	6063      	str	r3, [r4, #4]
    942a:	81a1      	strh	r1, [r4, #12]
    942c:	6022      	str	r2, [r4, #0]
    942e:	f041 0308 	orr.w	r3, r1, #8
    9432:	81a3      	strh	r3, [r4, #12]
    9434:	b29b      	uxth	r3, r3
    9436:	e7a6      	b.n	9386 <__swsetup_r+0x52>

00009438 <quorem>:
    9438:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    943c:	6903      	ldr	r3, [r0, #16]
    943e:	690e      	ldr	r6, [r1, #16]
    9440:	4682      	mov	sl, r0
    9442:	4689      	mov	r9, r1
    9444:	429e      	cmp	r6, r3
    9446:	f300 8083 	bgt.w	9550 <quorem+0x118>
    944a:	1cf2      	adds	r2, r6, #3
    944c:	f101 0514 	add.w	r5, r1, #20
    9450:	f100 0414 	add.w	r4, r0, #20
    9454:	3e01      	subs	r6, #1
    9456:	0092      	lsls	r2, r2, #2
    9458:	188b      	adds	r3, r1, r2
    945a:	1812      	adds	r2, r2, r0
    945c:	f103 0804 	add.w	r8, r3, #4
    9460:	6859      	ldr	r1, [r3, #4]
    9462:	6850      	ldr	r0, [r2, #4]
    9464:	3101      	adds	r1, #1
    9466:	f003 fb7b 	bl	cb60 <__aeabi_uidiv>
    946a:	4607      	mov	r7, r0
    946c:	2800      	cmp	r0, #0
    946e:	d039      	beq.n	94e4 <quorem+0xac>
    9470:	2300      	movs	r3, #0
    9472:	469c      	mov	ip, r3
    9474:	461a      	mov	r2, r3
    9476:	58e9      	ldr	r1, [r5, r3]
    9478:	58e0      	ldr	r0, [r4, r3]
    947a:	fa1f fe81 	uxth.w	lr, r1
    947e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    9482:	b281      	uxth	r1, r0
    9484:	fb0e ce07 	mla	lr, lr, r7, ip
    9488:	1851      	adds	r1, r2, r1
    948a:	fb0b fc07 	mul.w	ip, fp, r7
    948e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    9492:	fa1f fe8e 	uxth.w	lr, lr
    9496:	ebce 0101 	rsb	r1, lr, r1
    949a:	fa1f f28c 	uxth.w	r2, ip
    949e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    94a2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    94a6:	fa1f fe81 	uxth.w	lr, r1
    94aa:	eb02 4221 	add.w	r2, r2, r1, asr #16
    94ae:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    94b2:	50e1      	str	r1, [r4, r3]
    94b4:	3304      	adds	r3, #4
    94b6:	1412      	asrs	r2, r2, #16
    94b8:	1959      	adds	r1, r3, r5
    94ba:	4588      	cmp	r8, r1
    94bc:	d2db      	bcs.n	9476 <quorem+0x3e>
    94be:	1d32      	adds	r2, r6, #4
    94c0:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    94c4:	6859      	ldr	r1, [r3, #4]
    94c6:	b969      	cbnz	r1, 94e4 <quorem+0xac>
    94c8:	429c      	cmp	r4, r3
    94ca:	d209      	bcs.n	94e0 <quorem+0xa8>
    94cc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    94d0:	b112      	cbz	r2, 94d8 <quorem+0xa0>
    94d2:	e005      	b.n	94e0 <quorem+0xa8>
    94d4:	681a      	ldr	r2, [r3, #0]
    94d6:	b91a      	cbnz	r2, 94e0 <quorem+0xa8>
    94d8:	3b04      	subs	r3, #4
    94da:	3e01      	subs	r6, #1
    94dc:	429c      	cmp	r4, r3
    94de:	d3f9      	bcc.n	94d4 <quorem+0x9c>
    94e0:	f8ca 6010 	str.w	r6, [sl, #16]
    94e4:	4649      	mov	r1, r9
    94e6:	4650      	mov	r0, sl
    94e8:	f002 f9e8 	bl	b8bc <__mcmp>
    94ec:	2800      	cmp	r0, #0
    94ee:	db2c      	blt.n	954a <quorem+0x112>
    94f0:	2300      	movs	r3, #0
    94f2:	3701      	adds	r7, #1
    94f4:	469c      	mov	ip, r3
    94f6:	58ea      	ldr	r2, [r5, r3]
    94f8:	58e0      	ldr	r0, [r4, r3]
    94fa:	b291      	uxth	r1, r2
    94fc:	0c12      	lsrs	r2, r2, #16
    94fe:	fa1f f980 	uxth.w	r9, r0
    9502:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    9506:	ebc1 0109 	rsb	r1, r1, r9
    950a:	4461      	add	r1, ip
    950c:	eb02 4221 	add.w	r2, r2, r1, asr #16
    9510:	b289      	uxth	r1, r1
    9512:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    9516:	50e1      	str	r1, [r4, r3]
    9518:	3304      	adds	r3, #4
    951a:	ea4f 4c22 	mov.w	ip, r2, asr #16
    951e:	195a      	adds	r2, r3, r5
    9520:	4590      	cmp	r8, r2
    9522:	d2e8      	bcs.n	94f6 <quorem+0xbe>
    9524:	1d32      	adds	r2, r6, #4
    9526:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    952a:	6859      	ldr	r1, [r3, #4]
    952c:	b969      	cbnz	r1, 954a <quorem+0x112>
    952e:	429c      	cmp	r4, r3
    9530:	d209      	bcs.n	9546 <quorem+0x10e>
    9532:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    9536:	b112      	cbz	r2, 953e <quorem+0x106>
    9538:	e005      	b.n	9546 <quorem+0x10e>
    953a:	681a      	ldr	r2, [r3, #0]
    953c:	b91a      	cbnz	r2, 9546 <quorem+0x10e>
    953e:	3b04      	subs	r3, #4
    9540:	3e01      	subs	r6, #1
    9542:	429c      	cmp	r4, r3
    9544:	d3f9      	bcc.n	953a <quorem+0x102>
    9546:	f8ca 6010 	str.w	r6, [sl, #16]
    954a:	4638      	mov	r0, r7
    954c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9550:	2000      	movs	r0, #0
    9552:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9556:	bf00      	nop

00009558 <_dtoa_r>:
    9558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    955c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    955e:	b0a1      	sub	sp, #132	; 0x84
    9560:	4604      	mov	r4, r0
    9562:	4690      	mov	r8, r2
    9564:	4699      	mov	r9, r3
    9566:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    9568:	2e00      	cmp	r6, #0
    956a:	f000 8423 	beq.w	9db4 <_dtoa_r+0x85c>
    956e:	6832      	ldr	r2, [r6, #0]
    9570:	b182      	cbz	r2, 9594 <_dtoa_r+0x3c>
    9572:	6a61      	ldr	r1, [r4, #36]	; 0x24
    9574:	f04f 0c01 	mov.w	ip, #1
    9578:	6876      	ldr	r6, [r6, #4]
    957a:	4620      	mov	r0, r4
    957c:	680b      	ldr	r3, [r1, #0]
    957e:	6056      	str	r6, [r2, #4]
    9580:	684a      	ldr	r2, [r1, #4]
    9582:	4619      	mov	r1, r3
    9584:	fa0c f202 	lsl.w	r2, ip, r2
    9588:	609a      	str	r2, [r3, #8]
    958a:	f002 fad1 	bl	bb30 <_Bfree>
    958e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    9590:	2200      	movs	r2, #0
    9592:	601a      	str	r2, [r3, #0]
    9594:	f1b9 0600 	subs.w	r6, r9, #0
    9598:	db38      	blt.n	960c <_dtoa_r+0xb4>
    959a:	2300      	movs	r3, #0
    959c:	602b      	str	r3, [r5, #0]
    959e:	f240 0300 	movw	r3, #0
    95a2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    95a6:	461a      	mov	r2, r3
    95a8:	ea06 0303 	and.w	r3, r6, r3
    95ac:	4293      	cmp	r3, r2
    95ae:	d017      	beq.n	95e0 <_dtoa_r+0x88>
    95b0:	2200      	movs	r2, #0
    95b2:	2300      	movs	r3, #0
    95b4:	4640      	mov	r0, r8
    95b6:	4649      	mov	r1, r9
    95b8:	e9cd 8906 	strd	r8, r9, [sp, #24]
    95bc:	f003 fc64 	bl	ce88 <__aeabi_dcmpeq>
    95c0:	2800      	cmp	r0, #0
    95c2:	d029      	beq.n	9618 <_dtoa_r+0xc0>
    95c4:	982c      	ldr	r0, [sp, #176]	; 0xb0
    95c6:	2301      	movs	r3, #1
    95c8:	992e      	ldr	r1, [sp, #184]	; 0xb8
    95ca:	6003      	str	r3, [r0, #0]
    95cc:	2900      	cmp	r1, #0
    95ce:	f000 80d0 	beq.w	9772 <_dtoa_r+0x21a>
    95d2:	4b79      	ldr	r3, [pc, #484]	; (97b8 <_dtoa_r+0x260>)
    95d4:	1e58      	subs	r0, r3, #1
    95d6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    95d8:	6013      	str	r3, [r2, #0]
    95da:	b021      	add	sp, #132	; 0x84
    95dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    95e0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    95e2:	f242 730f 	movw	r3, #9999	; 0x270f
    95e6:	6003      	str	r3, [r0, #0]
    95e8:	f1b8 0f00 	cmp.w	r8, #0
    95ec:	f000 8095 	beq.w	971a <_dtoa_r+0x1c2>
    95f0:	f64d 2094 	movw	r0, #55956	; 0xda94
    95f4:	f2c0 0000 	movt	r0, #0
    95f8:	992e      	ldr	r1, [sp, #184]	; 0xb8
    95fa:	2900      	cmp	r1, #0
    95fc:	d0ed      	beq.n	95da <_dtoa_r+0x82>
    95fe:	78c2      	ldrb	r2, [r0, #3]
    9600:	1cc3      	adds	r3, r0, #3
    9602:	2a00      	cmp	r2, #0
    9604:	d0e7      	beq.n	95d6 <_dtoa_r+0x7e>
    9606:	f100 0308 	add.w	r3, r0, #8
    960a:	e7e4      	b.n	95d6 <_dtoa_r+0x7e>
    960c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    9610:	2301      	movs	r3, #1
    9612:	46b1      	mov	r9, r6
    9614:	602b      	str	r3, [r5, #0]
    9616:	e7c2      	b.n	959e <_dtoa_r+0x46>
    9618:	4620      	mov	r0, r4
    961a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    961e:	a91e      	add	r1, sp, #120	; 0x78
    9620:	9100      	str	r1, [sp, #0]
    9622:	a91f      	add	r1, sp, #124	; 0x7c
    9624:	9101      	str	r1, [sp, #4]
    9626:	f002 fad5 	bl	bbd4 <__d2b>
    962a:	f3c6 550a 	ubfx	r5, r6, #20, #11
    962e:	4683      	mov	fp, r0
    9630:	2d00      	cmp	r5, #0
    9632:	d07e      	beq.n	9732 <_dtoa_r+0x1da>
    9634:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    9638:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    963c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    963e:	3d07      	subs	r5, #7
    9640:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    9644:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    9648:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    964c:	2300      	movs	r3, #0
    964e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    9652:	9319      	str	r3, [sp, #100]	; 0x64
    9654:	f240 0300 	movw	r3, #0
    9658:	2200      	movs	r2, #0
    965a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    965e:	f7fd fd27 	bl	70b0 <__aeabi_dsub>
    9662:	a34f      	add	r3, pc, #316	; (adr r3, 97a0 <_dtoa_r+0x248>)
    9664:	e9d3 2300 	ldrd	r2, r3, [r3]
    9668:	f7fd fed6 	bl	7418 <__aeabi_dmul>
    966c:	a34e      	add	r3, pc, #312	; (adr r3, 97a8 <_dtoa_r+0x250>)
    966e:	e9d3 2300 	ldrd	r2, r3, [r3]
    9672:	f7fd fd1f 	bl	70b4 <__adddf3>
    9676:	e9cd 0108 	strd	r0, r1, [sp, #32]
    967a:	4628      	mov	r0, r5
    967c:	f7fd fe66 	bl	734c <__aeabi_i2d>
    9680:	a34b      	add	r3, pc, #300	; (adr r3, 97b0 <_dtoa_r+0x258>)
    9682:	e9d3 2300 	ldrd	r2, r3, [r3]
    9686:	f7fd fec7 	bl	7418 <__aeabi_dmul>
    968a:	4602      	mov	r2, r0
    968c:	460b      	mov	r3, r1
    968e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    9692:	f7fd fd0f 	bl	70b4 <__adddf3>
    9696:	e9cd 0108 	strd	r0, r1, [sp, #32]
    969a:	f7fe f8cf 	bl	783c <__aeabi_d2iz>
    969e:	2200      	movs	r2, #0
    96a0:	2300      	movs	r3, #0
    96a2:	4606      	mov	r6, r0
    96a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    96a8:	f003 fbf8 	bl	ce9c <__aeabi_dcmplt>
    96ac:	b140      	cbz	r0, 96c0 <_dtoa_r+0x168>
    96ae:	4630      	mov	r0, r6
    96b0:	f7fd fe4c 	bl	734c <__aeabi_i2d>
    96b4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    96b8:	f003 fbe6 	bl	ce88 <__aeabi_dcmpeq>
    96bc:	b900      	cbnz	r0, 96c0 <_dtoa_r+0x168>
    96be:	3e01      	subs	r6, #1
    96c0:	2e16      	cmp	r6, #22
    96c2:	d95b      	bls.n	977c <_dtoa_r+0x224>
    96c4:	2301      	movs	r3, #1
    96c6:	9318      	str	r3, [sp, #96]	; 0x60
    96c8:	3f01      	subs	r7, #1
    96ca:	ebb7 0a05 	subs.w	sl, r7, r5
    96ce:	bf42      	ittt	mi
    96d0:	f1ca 0a00 	rsbmi	sl, sl, #0
    96d4:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    96d8:	f04f 0a00 	movmi.w	sl, #0
    96dc:	d401      	bmi.n	96e2 <_dtoa_r+0x18a>
    96de:	2200      	movs	r2, #0
    96e0:	920f      	str	r2, [sp, #60]	; 0x3c
    96e2:	2e00      	cmp	r6, #0
    96e4:	f2c0 8371 	blt.w	9dca <_dtoa_r+0x872>
    96e8:	44b2      	add	sl, r6
    96ea:	2300      	movs	r3, #0
    96ec:	9617      	str	r6, [sp, #92]	; 0x5c
    96ee:	9315      	str	r3, [sp, #84]	; 0x54
    96f0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    96f2:	2b09      	cmp	r3, #9
    96f4:	d862      	bhi.n	97bc <_dtoa_r+0x264>
    96f6:	2b05      	cmp	r3, #5
    96f8:	f340 8677 	ble.w	a3ea <_dtoa_r+0xe92>
    96fc:	982a      	ldr	r0, [sp, #168]	; 0xa8
    96fe:	2700      	movs	r7, #0
    9700:	3804      	subs	r0, #4
    9702:	902a      	str	r0, [sp, #168]	; 0xa8
    9704:	992a      	ldr	r1, [sp, #168]	; 0xa8
    9706:	1e8b      	subs	r3, r1, #2
    9708:	2b03      	cmp	r3, #3
    970a:	f200 83dd 	bhi.w	9ec8 <_dtoa_r+0x970>
    970e:	e8df f013 	tbh	[pc, r3, lsl #1]
    9712:	03a5      	.short	0x03a5
    9714:	03d503d8 	.word	0x03d503d8
    9718:	03c4      	.short	0x03c4
    971a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    971e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    9722:	2e00      	cmp	r6, #0
    9724:	f47f af64 	bne.w	95f0 <_dtoa_r+0x98>
    9728:	f64d 2088 	movw	r0, #55944	; 0xda88
    972c:	f2c0 0000 	movt	r0, #0
    9730:	e762      	b.n	95f8 <_dtoa_r+0xa0>
    9732:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    9734:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    9736:	18fb      	adds	r3, r7, r3
    9738:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    973c:	1c9d      	adds	r5, r3, #2
    973e:	2d20      	cmp	r5, #32
    9740:	bfdc      	itt	le
    9742:	f1c5 0020 	rsble	r0, r5, #32
    9746:	fa08 f000 	lslle.w	r0, r8, r0
    974a:	dd08      	ble.n	975e <_dtoa_r+0x206>
    974c:	3b1e      	subs	r3, #30
    974e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    9752:	fa16 f202 	lsls.w	r2, r6, r2
    9756:	fa28 f303 	lsr.w	r3, r8, r3
    975a:	ea42 0003 	orr.w	r0, r2, r3
    975e:	f7fd fde5 	bl	732c <__aeabi_ui2d>
    9762:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    9766:	2201      	movs	r2, #1
    9768:	3d03      	subs	r5, #3
    976a:	9219      	str	r2, [sp, #100]	; 0x64
    976c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    9770:	e770      	b.n	9654 <_dtoa_r+0xfc>
    9772:	f64d 2084 	movw	r0, #55940	; 0xda84
    9776:	f2c0 0000 	movt	r0, #0
    977a:	e72e      	b.n	95da <_dtoa_r+0x82>
    977c:	f64d 3340 	movw	r3, #56128	; 0xdb40
    9780:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    9784:	f2c0 0300 	movt	r3, #0
    9788:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    978c:	e9d3 2300 	ldrd	r2, r3, [r3]
    9790:	f003 fb84 	bl	ce9c <__aeabi_dcmplt>
    9794:	2800      	cmp	r0, #0
    9796:	f040 8320 	bne.w	9dda <_dtoa_r+0x882>
    979a:	9018      	str	r0, [sp, #96]	; 0x60
    979c:	e794      	b.n	96c8 <_dtoa_r+0x170>
    979e:	bf00      	nop
    97a0:	636f4361 	.word	0x636f4361
    97a4:	3fd287a7 	.word	0x3fd287a7
    97a8:	8b60c8b3 	.word	0x8b60c8b3
    97ac:	3fc68a28 	.word	0x3fc68a28
    97b0:	509f79fb 	.word	0x509f79fb
    97b4:	3fd34413 	.word	0x3fd34413
    97b8:	0000da85 	.word	0x0000da85
    97bc:	2300      	movs	r3, #0
    97be:	f04f 30ff 	mov.w	r0, #4294967295
    97c2:	461f      	mov	r7, r3
    97c4:	2101      	movs	r1, #1
    97c6:	932a      	str	r3, [sp, #168]	; 0xa8
    97c8:	9011      	str	r0, [sp, #68]	; 0x44
    97ca:	9116      	str	r1, [sp, #88]	; 0x58
    97cc:	9008      	str	r0, [sp, #32]
    97ce:	932b      	str	r3, [sp, #172]	; 0xac
    97d0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    97d2:	2300      	movs	r3, #0
    97d4:	606b      	str	r3, [r5, #4]
    97d6:	4620      	mov	r0, r4
    97d8:	6869      	ldr	r1, [r5, #4]
    97da:	f002 f9c5 	bl	bb68 <_Balloc>
    97de:	6a63      	ldr	r3, [r4, #36]	; 0x24
    97e0:	6028      	str	r0, [r5, #0]
    97e2:	681b      	ldr	r3, [r3, #0]
    97e4:	9310      	str	r3, [sp, #64]	; 0x40
    97e6:	2f00      	cmp	r7, #0
    97e8:	f000 815b 	beq.w	9aa2 <_dtoa_r+0x54a>
    97ec:	2e00      	cmp	r6, #0
    97ee:	f340 842a 	ble.w	a046 <_dtoa_r+0xaee>
    97f2:	f64d 3340 	movw	r3, #56128	; 0xdb40
    97f6:	f006 020f 	and.w	r2, r6, #15
    97fa:	f2c0 0300 	movt	r3, #0
    97fe:	1135      	asrs	r5, r6, #4
    9800:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    9804:	f015 0f10 	tst.w	r5, #16
    9808:	e9d3 0100 	ldrd	r0, r1, [r3]
    980c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    9810:	f000 82e7 	beq.w	9de2 <_dtoa_r+0x88a>
    9814:	f64d 4318 	movw	r3, #56344	; 0xdc18
    9818:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    981c:	f2c0 0300 	movt	r3, #0
    9820:	f005 050f 	and.w	r5, r5, #15
    9824:	f04f 0803 	mov.w	r8, #3
    9828:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    982c:	f7fd ff1e 	bl	766c <__aeabi_ddiv>
    9830:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    9834:	b1bd      	cbz	r5, 9866 <_dtoa_r+0x30e>
    9836:	f64d 4718 	movw	r7, #56344	; 0xdc18
    983a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    983e:	f2c0 0700 	movt	r7, #0
    9842:	f015 0f01 	tst.w	r5, #1
    9846:	4610      	mov	r0, r2
    9848:	4619      	mov	r1, r3
    984a:	d007      	beq.n	985c <_dtoa_r+0x304>
    984c:	e9d7 2300 	ldrd	r2, r3, [r7]
    9850:	f108 0801 	add.w	r8, r8, #1
    9854:	f7fd fde0 	bl	7418 <__aeabi_dmul>
    9858:	4602      	mov	r2, r0
    985a:	460b      	mov	r3, r1
    985c:	3708      	adds	r7, #8
    985e:	106d      	asrs	r5, r5, #1
    9860:	d1ef      	bne.n	9842 <_dtoa_r+0x2ea>
    9862:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    9866:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    986a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    986e:	f7fd fefd 	bl	766c <__aeabi_ddiv>
    9872:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    9876:	9918      	ldr	r1, [sp, #96]	; 0x60
    9878:	2900      	cmp	r1, #0
    987a:	f000 80de 	beq.w	9a3a <_dtoa_r+0x4e2>
    987e:	f240 0300 	movw	r3, #0
    9882:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9886:	2200      	movs	r2, #0
    9888:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    988c:	f04f 0500 	mov.w	r5, #0
    9890:	f003 fb04 	bl	ce9c <__aeabi_dcmplt>
    9894:	b108      	cbz	r0, 989a <_dtoa_r+0x342>
    9896:	f04f 0501 	mov.w	r5, #1
    989a:	9a08      	ldr	r2, [sp, #32]
    989c:	2a00      	cmp	r2, #0
    989e:	bfd4      	ite	le
    98a0:	2500      	movle	r5, #0
    98a2:	f005 0501 	andgt.w	r5, r5, #1
    98a6:	2d00      	cmp	r5, #0
    98a8:	f000 80c7 	beq.w	9a3a <_dtoa_r+0x4e2>
    98ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
    98ae:	2b00      	cmp	r3, #0
    98b0:	f340 80f5 	ble.w	9a9e <_dtoa_r+0x546>
    98b4:	f240 0300 	movw	r3, #0
    98b8:	2200      	movs	r2, #0
    98ba:	f2c4 0324 	movt	r3, #16420	; 0x4024
    98be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    98c2:	f7fd fda9 	bl	7418 <__aeabi_dmul>
    98c6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    98ca:	f108 0001 	add.w	r0, r8, #1
    98ce:	1e71      	subs	r1, r6, #1
    98d0:	9112      	str	r1, [sp, #72]	; 0x48
    98d2:	f7fd fd3b 	bl	734c <__aeabi_i2d>
    98d6:	4602      	mov	r2, r0
    98d8:	460b      	mov	r3, r1
    98da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    98de:	f7fd fd9b 	bl	7418 <__aeabi_dmul>
    98e2:	f240 0300 	movw	r3, #0
    98e6:	2200      	movs	r2, #0
    98e8:	f2c4 031c 	movt	r3, #16412	; 0x401c
    98ec:	f7fd fbe2 	bl	70b4 <__adddf3>
    98f0:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    98f4:	4680      	mov	r8, r0
    98f6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    98fa:	9b16      	ldr	r3, [sp, #88]	; 0x58
    98fc:	2b00      	cmp	r3, #0
    98fe:	f000 83ad 	beq.w	a05c <_dtoa_r+0xb04>
    9902:	f64d 3340 	movw	r3, #56128	; 0xdb40
    9906:	f240 0100 	movw	r1, #0
    990a:	f2c0 0300 	movt	r3, #0
    990e:	2000      	movs	r0, #0
    9910:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    9914:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    9918:	f8cd c00c 	str.w	ip, [sp, #12]
    991c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    9920:	f7fd fea4 	bl	766c <__aeabi_ddiv>
    9924:	4642      	mov	r2, r8
    9926:	464b      	mov	r3, r9
    9928:	9d10      	ldr	r5, [sp, #64]	; 0x40
    992a:	f7fd fbc1 	bl	70b0 <__aeabi_dsub>
    992e:	4680      	mov	r8, r0
    9930:	4689      	mov	r9, r1
    9932:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9936:	f7fd ff81 	bl	783c <__aeabi_d2iz>
    993a:	4607      	mov	r7, r0
    993c:	f7fd fd06 	bl	734c <__aeabi_i2d>
    9940:	4602      	mov	r2, r0
    9942:	460b      	mov	r3, r1
    9944:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9948:	f7fd fbb2 	bl	70b0 <__aeabi_dsub>
    994c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    9950:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    9954:	4640      	mov	r0, r8
    9956:	f805 3b01 	strb.w	r3, [r5], #1
    995a:	4649      	mov	r1, r9
    995c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    9960:	f003 faba 	bl	ced8 <__aeabi_dcmpgt>
    9964:	2800      	cmp	r0, #0
    9966:	f040 8213 	bne.w	9d90 <_dtoa_r+0x838>
    996a:	f240 0100 	movw	r1, #0
    996e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    9972:	2000      	movs	r0, #0
    9974:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    9978:	f7fd fb9a 	bl	70b0 <__aeabi_dsub>
    997c:	4602      	mov	r2, r0
    997e:	460b      	mov	r3, r1
    9980:	4640      	mov	r0, r8
    9982:	4649      	mov	r1, r9
    9984:	f003 faa8 	bl	ced8 <__aeabi_dcmpgt>
    9988:	f8dd c00c 	ldr.w	ip, [sp, #12]
    998c:	2800      	cmp	r0, #0
    998e:	f040 83e7 	bne.w	a160 <_dtoa_r+0xc08>
    9992:	f1bc 0f01 	cmp.w	ip, #1
    9996:	f340 8082 	ble.w	9a9e <_dtoa_r+0x546>
    999a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    999e:	2701      	movs	r7, #1
    99a0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    99a4:	961d      	str	r6, [sp, #116]	; 0x74
    99a6:	4666      	mov	r6, ip
    99a8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    99ac:	940c      	str	r4, [sp, #48]	; 0x30
    99ae:	e010      	b.n	99d2 <_dtoa_r+0x47a>
    99b0:	f240 0100 	movw	r1, #0
    99b4:	2000      	movs	r0, #0
    99b6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    99ba:	f7fd fb79 	bl	70b0 <__aeabi_dsub>
    99be:	4642      	mov	r2, r8
    99c0:	464b      	mov	r3, r9
    99c2:	f003 fa6b 	bl	ce9c <__aeabi_dcmplt>
    99c6:	2800      	cmp	r0, #0
    99c8:	f040 83c7 	bne.w	a15a <_dtoa_r+0xc02>
    99cc:	42b7      	cmp	r7, r6
    99ce:	f280 848b 	bge.w	a2e8 <_dtoa_r+0xd90>
    99d2:	f240 0300 	movw	r3, #0
    99d6:	4640      	mov	r0, r8
    99d8:	4649      	mov	r1, r9
    99da:	2200      	movs	r2, #0
    99dc:	f2c4 0324 	movt	r3, #16420	; 0x4024
    99e0:	3501      	adds	r5, #1
    99e2:	f7fd fd19 	bl	7418 <__aeabi_dmul>
    99e6:	f240 0300 	movw	r3, #0
    99ea:	2200      	movs	r2, #0
    99ec:	f2c4 0324 	movt	r3, #16420	; 0x4024
    99f0:	4680      	mov	r8, r0
    99f2:	4689      	mov	r9, r1
    99f4:	4650      	mov	r0, sl
    99f6:	4659      	mov	r1, fp
    99f8:	f7fd fd0e 	bl	7418 <__aeabi_dmul>
    99fc:	468b      	mov	fp, r1
    99fe:	4682      	mov	sl, r0
    9a00:	f7fd ff1c 	bl	783c <__aeabi_d2iz>
    9a04:	4604      	mov	r4, r0
    9a06:	f7fd fca1 	bl	734c <__aeabi_i2d>
    9a0a:	3430      	adds	r4, #48	; 0x30
    9a0c:	4602      	mov	r2, r0
    9a0e:	460b      	mov	r3, r1
    9a10:	4650      	mov	r0, sl
    9a12:	4659      	mov	r1, fp
    9a14:	f7fd fb4c 	bl	70b0 <__aeabi_dsub>
    9a18:	9a10      	ldr	r2, [sp, #64]	; 0x40
    9a1a:	464b      	mov	r3, r9
    9a1c:	55d4      	strb	r4, [r2, r7]
    9a1e:	4642      	mov	r2, r8
    9a20:	3701      	adds	r7, #1
    9a22:	4682      	mov	sl, r0
    9a24:	468b      	mov	fp, r1
    9a26:	f003 fa39 	bl	ce9c <__aeabi_dcmplt>
    9a2a:	4652      	mov	r2, sl
    9a2c:	465b      	mov	r3, fp
    9a2e:	2800      	cmp	r0, #0
    9a30:	d0be      	beq.n	99b0 <_dtoa_r+0x458>
    9a32:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    9a36:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    9a38:	e1aa      	b.n	9d90 <_dtoa_r+0x838>
    9a3a:	4640      	mov	r0, r8
    9a3c:	f7fd fc86 	bl	734c <__aeabi_i2d>
    9a40:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    9a44:	f7fd fce8 	bl	7418 <__aeabi_dmul>
    9a48:	f240 0300 	movw	r3, #0
    9a4c:	2200      	movs	r2, #0
    9a4e:	f2c4 031c 	movt	r3, #16412	; 0x401c
    9a52:	f7fd fb2f 	bl	70b4 <__adddf3>
    9a56:	9a08      	ldr	r2, [sp, #32]
    9a58:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    9a5c:	4680      	mov	r8, r0
    9a5e:	46a9      	mov	r9, r5
    9a60:	2a00      	cmp	r2, #0
    9a62:	f040 82ec 	bne.w	a03e <_dtoa_r+0xae6>
    9a66:	f240 0300 	movw	r3, #0
    9a6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9a6e:	2200      	movs	r2, #0
    9a70:	f2c4 0314 	movt	r3, #16404	; 0x4014
    9a74:	f7fd fb1c 	bl	70b0 <__aeabi_dsub>
    9a78:	4642      	mov	r2, r8
    9a7a:	462b      	mov	r3, r5
    9a7c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    9a80:	f003 fa2a 	bl	ced8 <__aeabi_dcmpgt>
    9a84:	2800      	cmp	r0, #0
    9a86:	f040 824a 	bne.w	9f1e <_dtoa_r+0x9c6>
    9a8a:	4642      	mov	r2, r8
    9a8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9a90:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    9a94:	f003 fa02 	bl	ce9c <__aeabi_dcmplt>
    9a98:	2800      	cmp	r0, #0
    9a9a:	f040 81d5 	bne.w	9e48 <_dtoa_r+0x8f0>
    9a9e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    9aa2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    9aa4:	ea6f 0703 	mvn.w	r7, r3
    9aa8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    9aac:	2e0e      	cmp	r6, #14
    9aae:	bfcc      	ite	gt
    9ab0:	2700      	movgt	r7, #0
    9ab2:	f007 0701 	andle.w	r7, r7, #1
    9ab6:	2f00      	cmp	r7, #0
    9ab8:	f000 80b7 	beq.w	9c2a <_dtoa_r+0x6d2>
    9abc:	982b      	ldr	r0, [sp, #172]	; 0xac
    9abe:	f64d 3340 	movw	r3, #56128	; 0xdb40
    9ac2:	f2c0 0300 	movt	r3, #0
    9ac6:	9908      	ldr	r1, [sp, #32]
    9ac8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    9acc:	0fc2      	lsrs	r2, r0, #31
    9ace:	2900      	cmp	r1, #0
    9ad0:	bfcc      	ite	gt
    9ad2:	2200      	movgt	r2, #0
    9ad4:	f002 0201 	andle.w	r2, r2, #1
    9ad8:	e9d3 0100 	ldrd	r0, r1, [r3]
    9adc:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9ae0:	2a00      	cmp	r2, #0
    9ae2:	f040 81a0 	bne.w	9e26 <_dtoa_r+0x8ce>
    9ae6:	4602      	mov	r2, r0
    9ae8:	460b      	mov	r3, r1
    9aea:	4640      	mov	r0, r8
    9aec:	4649      	mov	r1, r9
    9aee:	f7fd fdbd 	bl	766c <__aeabi_ddiv>
    9af2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    9af4:	f7fd fea2 	bl	783c <__aeabi_d2iz>
    9af8:	4682      	mov	sl, r0
    9afa:	f7fd fc27 	bl	734c <__aeabi_i2d>
    9afe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    9b02:	f7fd fc89 	bl	7418 <__aeabi_dmul>
    9b06:	4602      	mov	r2, r0
    9b08:	460b      	mov	r3, r1
    9b0a:	4640      	mov	r0, r8
    9b0c:	4649      	mov	r1, r9
    9b0e:	f7fd facf 	bl	70b0 <__aeabi_dsub>
    9b12:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    9b16:	f805 3b01 	strb.w	r3, [r5], #1
    9b1a:	9a08      	ldr	r2, [sp, #32]
    9b1c:	2a01      	cmp	r2, #1
    9b1e:	4680      	mov	r8, r0
    9b20:	4689      	mov	r9, r1
    9b22:	d052      	beq.n	9bca <_dtoa_r+0x672>
    9b24:	f240 0300 	movw	r3, #0
    9b28:	2200      	movs	r2, #0
    9b2a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    9b2e:	f7fd fc73 	bl	7418 <__aeabi_dmul>
    9b32:	2200      	movs	r2, #0
    9b34:	2300      	movs	r3, #0
    9b36:	e9cd 0106 	strd	r0, r1, [sp, #24]
    9b3a:	f003 f9a5 	bl	ce88 <__aeabi_dcmpeq>
    9b3e:	2800      	cmp	r0, #0
    9b40:	f040 81eb 	bne.w	9f1a <_dtoa_r+0x9c2>
    9b44:	9810      	ldr	r0, [sp, #64]	; 0x40
    9b46:	f04f 0801 	mov.w	r8, #1
    9b4a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    9b4e:	46a3      	mov	fp, r4
    9b50:	1c87      	adds	r7, r0, #2
    9b52:	960f      	str	r6, [sp, #60]	; 0x3c
    9b54:	f8dd 9020 	ldr.w	r9, [sp, #32]
    9b58:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    9b5c:	e00a      	b.n	9b74 <_dtoa_r+0x61c>
    9b5e:	f7fd fc5b 	bl	7418 <__aeabi_dmul>
    9b62:	2200      	movs	r2, #0
    9b64:	2300      	movs	r3, #0
    9b66:	4604      	mov	r4, r0
    9b68:	460d      	mov	r5, r1
    9b6a:	f003 f98d 	bl	ce88 <__aeabi_dcmpeq>
    9b6e:	2800      	cmp	r0, #0
    9b70:	f040 81ce 	bne.w	9f10 <_dtoa_r+0x9b8>
    9b74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    9b78:	4620      	mov	r0, r4
    9b7a:	4629      	mov	r1, r5
    9b7c:	f108 0801 	add.w	r8, r8, #1
    9b80:	f7fd fd74 	bl	766c <__aeabi_ddiv>
    9b84:	463e      	mov	r6, r7
    9b86:	f7fd fe59 	bl	783c <__aeabi_d2iz>
    9b8a:	4682      	mov	sl, r0
    9b8c:	f7fd fbde 	bl	734c <__aeabi_i2d>
    9b90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    9b94:	f7fd fc40 	bl	7418 <__aeabi_dmul>
    9b98:	4602      	mov	r2, r0
    9b9a:	460b      	mov	r3, r1
    9b9c:	4620      	mov	r0, r4
    9b9e:	4629      	mov	r1, r5
    9ba0:	f7fd fa86 	bl	70b0 <__aeabi_dsub>
    9ba4:	2200      	movs	r2, #0
    9ba6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    9baa:	f807 cc01 	strb.w	ip, [r7, #-1]
    9bae:	3701      	adds	r7, #1
    9bb0:	45c1      	cmp	r9, r8
    9bb2:	f240 0300 	movw	r3, #0
    9bb6:	f2c4 0324 	movt	r3, #16420	; 0x4024
    9bba:	d1d0      	bne.n	9b5e <_dtoa_r+0x606>
    9bbc:	4635      	mov	r5, r6
    9bbe:	465c      	mov	r4, fp
    9bc0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    9bc2:	4680      	mov	r8, r0
    9bc4:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    9bc8:	4689      	mov	r9, r1
    9bca:	4642      	mov	r2, r8
    9bcc:	464b      	mov	r3, r9
    9bce:	4640      	mov	r0, r8
    9bd0:	4649      	mov	r1, r9
    9bd2:	f7fd fa6f 	bl	70b4 <__adddf3>
    9bd6:	4680      	mov	r8, r0
    9bd8:	4689      	mov	r9, r1
    9bda:	4642      	mov	r2, r8
    9bdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9be0:	464b      	mov	r3, r9
    9be2:	f003 f95b 	bl	ce9c <__aeabi_dcmplt>
    9be6:	b960      	cbnz	r0, 9c02 <_dtoa_r+0x6aa>
    9be8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9bec:	4642      	mov	r2, r8
    9bee:	464b      	mov	r3, r9
    9bf0:	f003 f94a 	bl	ce88 <__aeabi_dcmpeq>
    9bf4:	2800      	cmp	r0, #0
    9bf6:	f000 8190 	beq.w	9f1a <_dtoa_r+0x9c2>
    9bfa:	f01a 0f01 	tst.w	sl, #1
    9bfe:	f000 818c 	beq.w	9f1a <_dtoa_r+0x9c2>
    9c02:	9910      	ldr	r1, [sp, #64]	; 0x40
    9c04:	e000      	b.n	9c08 <_dtoa_r+0x6b0>
    9c06:	461d      	mov	r5, r3
    9c08:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    9c0c:	1e6b      	subs	r3, r5, #1
    9c0e:	2a39      	cmp	r2, #57	; 0x39
    9c10:	f040 8367 	bne.w	a2e2 <_dtoa_r+0xd8a>
    9c14:	428b      	cmp	r3, r1
    9c16:	d1f6      	bne.n	9c06 <_dtoa_r+0x6ae>
    9c18:	9910      	ldr	r1, [sp, #64]	; 0x40
    9c1a:	2330      	movs	r3, #48	; 0x30
    9c1c:	3601      	adds	r6, #1
    9c1e:	2231      	movs	r2, #49	; 0x31
    9c20:	700b      	strb	r3, [r1, #0]
    9c22:	9b10      	ldr	r3, [sp, #64]	; 0x40
    9c24:	701a      	strb	r2, [r3, #0]
    9c26:	9612      	str	r6, [sp, #72]	; 0x48
    9c28:	e0b2      	b.n	9d90 <_dtoa_r+0x838>
    9c2a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    9c2c:	2a00      	cmp	r2, #0
    9c2e:	f040 80df 	bne.w	9df0 <_dtoa_r+0x898>
    9c32:	9f15      	ldr	r7, [sp, #84]	; 0x54
    9c34:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    9c36:	920c      	str	r2, [sp, #48]	; 0x30
    9c38:	2d00      	cmp	r5, #0
    9c3a:	bfd4      	ite	le
    9c3c:	2300      	movle	r3, #0
    9c3e:	2301      	movgt	r3, #1
    9c40:	f1ba 0f00 	cmp.w	sl, #0
    9c44:	bfd4      	ite	le
    9c46:	2300      	movle	r3, #0
    9c48:	f003 0301 	andgt.w	r3, r3, #1
    9c4c:	b14b      	cbz	r3, 9c62 <_dtoa_r+0x70a>
    9c4e:	45aa      	cmp	sl, r5
    9c50:	bfb4      	ite	lt
    9c52:	4653      	movlt	r3, sl
    9c54:	462b      	movge	r3, r5
    9c56:	980f      	ldr	r0, [sp, #60]	; 0x3c
    9c58:	ebc3 0a0a 	rsb	sl, r3, sl
    9c5c:	1aed      	subs	r5, r5, r3
    9c5e:	1ac0      	subs	r0, r0, r3
    9c60:	900f      	str	r0, [sp, #60]	; 0x3c
    9c62:	9915      	ldr	r1, [sp, #84]	; 0x54
    9c64:	2900      	cmp	r1, #0
    9c66:	dd1c      	ble.n	9ca2 <_dtoa_r+0x74a>
    9c68:	9a16      	ldr	r2, [sp, #88]	; 0x58
    9c6a:	2a00      	cmp	r2, #0
    9c6c:	f000 82e9 	beq.w	a242 <_dtoa_r+0xcea>
    9c70:	2f00      	cmp	r7, #0
    9c72:	dd12      	ble.n	9c9a <_dtoa_r+0x742>
    9c74:	990c      	ldr	r1, [sp, #48]	; 0x30
    9c76:	463a      	mov	r2, r7
    9c78:	4620      	mov	r0, r4
    9c7a:	f002 f9d5 	bl	c028 <__pow5mult>
    9c7e:	465a      	mov	r2, fp
    9c80:	900c      	str	r0, [sp, #48]	; 0x30
    9c82:	4620      	mov	r0, r4
    9c84:	990c      	ldr	r1, [sp, #48]	; 0x30
    9c86:	f002 f8e7 	bl	be58 <__multiply>
    9c8a:	4659      	mov	r1, fp
    9c8c:	4603      	mov	r3, r0
    9c8e:	4620      	mov	r0, r4
    9c90:	9303      	str	r3, [sp, #12]
    9c92:	f001 ff4d 	bl	bb30 <_Bfree>
    9c96:	9b03      	ldr	r3, [sp, #12]
    9c98:	469b      	mov	fp, r3
    9c9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
    9c9c:	1bda      	subs	r2, r3, r7
    9c9e:	f040 8311 	bne.w	a2c4 <_dtoa_r+0xd6c>
    9ca2:	2101      	movs	r1, #1
    9ca4:	4620      	mov	r0, r4
    9ca6:	f002 f971 	bl	bf8c <__i2b>
    9caa:	9006      	str	r0, [sp, #24]
    9cac:	9817      	ldr	r0, [sp, #92]	; 0x5c
    9cae:	2800      	cmp	r0, #0
    9cb0:	dd05      	ble.n	9cbe <_dtoa_r+0x766>
    9cb2:	9906      	ldr	r1, [sp, #24]
    9cb4:	4620      	mov	r0, r4
    9cb6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    9cb8:	f002 f9b6 	bl	c028 <__pow5mult>
    9cbc:	9006      	str	r0, [sp, #24]
    9cbe:	992a      	ldr	r1, [sp, #168]	; 0xa8
    9cc0:	2901      	cmp	r1, #1
    9cc2:	f340 810a 	ble.w	9eda <_dtoa_r+0x982>
    9cc6:	2700      	movs	r7, #0
    9cc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    9cca:	2b00      	cmp	r3, #0
    9ccc:	f040 8261 	bne.w	a192 <_dtoa_r+0xc3a>
    9cd0:	2301      	movs	r3, #1
    9cd2:	4453      	add	r3, sl
    9cd4:	f013 031f 	ands.w	r3, r3, #31
    9cd8:	f040 812a 	bne.w	9f30 <_dtoa_r+0x9d8>
    9cdc:	231c      	movs	r3, #28
    9cde:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    9ce0:	449a      	add	sl, r3
    9ce2:	18ed      	adds	r5, r5, r3
    9ce4:	18d2      	adds	r2, r2, r3
    9ce6:	920f      	str	r2, [sp, #60]	; 0x3c
    9ce8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9cea:	2b00      	cmp	r3, #0
    9cec:	dd05      	ble.n	9cfa <_dtoa_r+0x7a2>
    9cee:	4659      	mov	r1, fp
    9cf0:	461a      	mov	r2, r3
    9cf2:	4620      	mov	r0, r4
    9cf4:	f002 f852 	bl	bd9c <__lshift>
    9cf8:	4683      	mov	fp, r0
    9cfa:	f1ba 0f00 	cmp.w	sl, #0
    9cfe:	dd05      	ble.n	9d0c <_dtoa_r+0x7b4>
    9d00:	9906      	ldr	r1, [sp, #24]
    9d02:	4652      	mov	r2, sl
    9d04:	4620      	mov	r0, r4
    9d06:	f002 f849 	bl	bd9c <__lshift>
    9d0a:	9006      	str	r0, [sp, #24]
    9d0c:	9818      	ldr	r0, [sp, #96]	; 0x60
    9d0e:	2800      	cmp	r0, #0
    9d10:	f040 8229 	bne.w	a166 <_dtoa_r+0xc0e>
    9d14:	982a      	ldr	r0, [sp, #168]	; 0xa8
    9d16:	9908      	ldr	r1, [sp, #32]
    9d18:	2802      	cmp	r0, #2
    9d1a:	bfd4      	ite	le
    9d1c:	2300      	movle	r3, #0
    9d1e:	2301      	movgt	r3, #1
    9d20:	2900      	cmp	r1, #0
    9d22:	bfcc      	ite	gt
    9d24:	2300      	movgt	r3, #0
    9d26:	f003 0301 	andle.w	r3, r3, #1
    9d2a:	2b00      	cmp	r3, #0
    9d2c:	f000 810c 	beq.w	9f48 <_dtoa_r+0x9f0>
    9d30:	2900      	cmp	r1, #0
    9d32:	f040 808c 	bne.w	9e4e <_dtoa_r+0x8f6>
    9d36:	2205      	movs	r2, #5
    9d38:	9906      	ldr	r1, [sp, #24]
    9d3a:	9b08      	ldr	r3, [sp, #32]
    9d3c:	4620      	mov	r0, r4
    9d3e:	f002 f92f 	bl	bfa0 <__multadd>
    9d42:	9006      	str	r0, [sp, #24]
    9d44:	4658      	mov	r0, fp
    9d46:	9906      	ldr	r1, [sp, #24]
    9d48:	f001 fdb8 	bl	b8bc <__mcmp>
    9d4c:	2800      	cmp	r0, #0
    9d4e:	dd7e      	ble.n	9e4e <_dtoa_r+0x8f6>
    9d50:	9d10      	ldr	r5, [sp, #64]	; 0x40
    9d52:	3601      	adds	r6, #1
    9d54:	2700      	movs	r7, #0
    9d56:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    9d5a:	2331      	movs	r3, #49	; 0x31
    9d5c:	f805 3b01 	strb.w	r3, [r5], #1
    9d60:	9906      	ldr	r1, [sp, #24]
    9d62:	4620      	mov	r0, r4
    9d64:	f001 fee4 	bl	bb30 <_Bfree>
    9d68:	f1ba 0f00 	cmp.w	sl, #0
    9d6c:	f000 80d5 	beq.w	9f1a <_dtoa_r+0x9c2>
    9d70:	1e3b      	subs	r3, r7, #0
    9d72:	bf18      	it	ne
    9d74:	2301      	movne	r3, #1
    9d76:	4557      	cmp	r7, sl
    9d78:	bf0c      	ite	eq
    9d7a:	2300      	moveq	r3, #0
    9d7c:	f003 0301 	andne.w	r3, r3, #1
    9d80:	2b00      	cmp	r3, #0
    9d82:	f040 80d0 	bne.w	9f26 <_dtoa_r+0x9ce>
    9d86:	4651      	mov	r1, sl
    9d88:	4620      	mov	r0, r4
    9d8a:	f001 fed1 	bl	bb30 <_Bfree>
    9d8e:	9612      	str	r6, [sp, #72]	; 0x48
    9d90:	4620      	mov	r0, r4
    9d92:	4659      	mov	r1, fp
    9d94:	f001 fecc 	bl	bb30 <_Bfree>
    9d98:	9a12      	ldr	r2, [sp, #72]	; 0x48
    9d9a:	1c53      	adds	r3, r2, #1
    9d9c:	2200      	movs	r2, #0
    9d9e:	702a      	strb	r2, [r5, #0]
    9da0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    9da2:	992e      	ldr	r1, [sp, #184]	; 0xb8
    9da4:	6003      	str	r3, [r0, #0]
    9da6:	2900      	cmp	r1, #0
    9da8:	f000 81d4 	beq.w	a154 <_dtoa_r+0xbfc>
    9dac:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    9dae:	9810      	ldr	r0, [sp, #64]	; 0x40
    9db0:	6015      	str	r5, [r2, #0]
    9db2:	e412      	b.n	95da <_dtoa_r+0x82>
    9db4:	2010      	movs	r0, #16
    9db6:	f001 f889 	bl	aecc <malloc>
    9dba:	60c6      	str	r6, [r0, #12]
    9dbc:	6046      	str	r6, [r0, #4]
    9dbe:	6086      	str	r6, [r0, #8]
    9dc0:	6006      	str	r6, [r0, #0]
    9dc2:	4606      	mov	r6, r0
    9dc4:	6260      	str	r0, [r4, #36]	; 0x24
    9dc6:	f7ff bbd2 	b.w	956e <_dtoa_r+0x16>
    9dca:	980f      	ldr	r0, [sp, #60]	; 0x3c
    9dcc:	4271      	negs	r1, r6
    9dce:	2200      	movs	r2, #0
    9dd0:	9115      	str	r1, [sp, #84]	; 0x54
    9dd2:	1b80      	subs	r0, r0, r6
    9dd4:	9217      	str	r2, [sp, #92]	; 0x5c
    9dd6:	900f      	str	r0, [sp, #60]	; 0x3c
    9dd8:	e48a      	b.n	96f0 <_dtoa_r+0x198>
    9dda:	2100      	movs	r1, #0
    9ddc:	3e01      	subs	r6, #1
    9dde:	9118      	str	r1, [sp, #96]	; 0x60
    9de0:	e472      	b.n	96c8 <_dtoa_r+0x170>
    9de2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    9de6:	f04f 0802 	mov.w	r8, #2
    9dea:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    9dee:	e521      	b.n	9834 <_dtoa_r+0x2dc>
    9df0:	982a      	ldr	r0, [sp, #168]	; 0xa8
    9df2:	2801      	cmp	r0, #1
    9df4:	f340 826c 	ble.w	a2d0 <_dtoa_r+0xd78>
    9df8:	9a08      	ldr	r2, [sp, #32]
    9dfa:	9815      	ldr	r0, [sp, #84]	; 0x54
    9dfc:	1e53      	subs	r3, r2, #1
    9dfe:	4298      	cmp	r0, r3
    9e00:	f2c0 8258 	blt.w	a2b4 <_dtoa_r+0xd5c>
    9e04:	1ac7      	subs	r7, r0, r3
    9e06:	9b08      	ldr	r3, [sp, #32]
    9e08:	2b00      	cmp	r3, #0
    9e0a:	bfa8      	it	ge
    9e0c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    9e0e:	f2c0 8273 	blt.w	a2f8 <_dtoa_r+0xda0>
    9e12:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    9e14:	4620      	mov	r0, r4
    9e16:	2101      	movs	r1, #1
    9e18:	449a      	add	sl, r3
    9e1a:	18d2      	adds	r2, r2, r3
    9e1c:	920f      	str	r2, [sp, #60]	; 0x3c
    9e1e:	f002 f8b5 	bl	bf8c <__i2b>
    9e22:	900c      	str	r0, [sp, #48]	; 0x30
    9e24:	e708      	b.n	9c38 <_dtoa_r+0x6e0>
    9e26:	9b08      	ldr	r3, [sp, #32]
    9e28:	b973      	cbnz	r3, 9e48 <_dtoa_r+0x8f0>
    9e2a:	f240 0300 	movw	r3, #0
    9e2e:	2200      	movs	r2, #0
    9e30:	f2c4 0314 	movt	r3, #16404	; 0x4014
    9e34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9e38:	f7fd faee 	bl	7418 <__aeabi_dmul>
    9e3c:	4642      	mov	r2, r8
    9e3e:	464b      	mov	r3, r9
    9e40:	f003 f840 	bl	cec4 <__aeabi_dcmpge>
    9e44:	2800      	cmp	r0, #0
    9e46:	d06a      	beq.n	9f1e <_dtoa_r+0x9c6>
    9e48:	2200      	movs	r2, #0
    9e4a:	9206      	str	r2, [sp, #24]
    9e4c:	920c      	str	r2, [sp, #48]	; 0x30
    9e4e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    9e50:	2700      	movs	r7, #0
    9e52:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    9e56:	43de      	mvns	r6, r3
    9e58:	9d10      	ldr	r5, [sp, #64]	; 0x40
    9e5a:	e781      	b.n	9d60 <_dtoa_r+0x808>
    9e5c:	2100      	movs	r1, #0
    9e5e:	9116      	str	r1, [sp, #88]	; 0x58
    9e60:	982b      	ldr	r0, [sp, #172]	; 0xac
    9e62:	2800      	cmp	r0, #0
    9e64:	f340 819f 	ble.w	a1a6 <_dtoa_r+0xc4e>
    9e68:	982b      	ldr	r0, [sp, #172]	; 0xac
    9e6a:	4601      	mov	r1, r0
    9e6c:	9011      	str	r0, [sp, #68]	; 0x44
    9e6e:	9008      	str	r0, [sp, #32]
    9e70:	6a65      	ldr	r5, [r4, #36]	; 0x24
    9e72:	2200      	movs	r2, #0
    9e74:	2917      	cmp	r1, #23
    9e76:	606a      	str	r2, [r5, #4]
    9e78:	f240 82ab 	bls.w	a3d2 <_dtoa_r+0xe7a>
    9e7c:	2304      	movs	r3, #4
    9e7e:	005b      	lsls	r3, r3, #1
    9e80:	3201      	adds	r2, #1
    9e82:	f103 0014 	add.w	r0, r3, #20
    9e86:	4288      	cmp	r0, r1
    9e88:	d9f9      	bls.n	9e7e <_dtoa_r+0x926>
    9e8a:	9b08      	ldr	r3, [sp, #32]
    9e8c:	606a      	str	r2, [r5, #4]
    9e8e:	2b0e      	cmp	r3, #14
    9e90:	bf8c      	ite	hi
    9e92:	2700      	movhi	r7, #0
    9e94:	f007 0701 	andls.w	r7, r7, #1
    9e98:	e49d      	b.n	97d6 <_dtoa_r+0x27e>
    9e9a:	2201      	movs	r2, #1
    9e9c:	9216      	str	r2, [sp, #88]	; 0x58
    9e9e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    9ea0:	18f3      	adds	r3, r6, r3
    9ea2:	9311      	str	r3, [sp, #68]	; 0x44
    9ea4:	1c59      	adds	r1, r3, #1
    9ea6:	2900      	cmp	r1, #0
    9ea8:	bfc8      	it	gt
    9eaa:	9108      	strgt	r1, [sp, #32]
    9eac:	dce0      	bgt.n	9e70 <_dtoa_r+0x918>
    9eae:	290e      	cmp	r1, #14
    9eb0:	bf8c      	ite	hi
    9eb2:	2700      	movhi	r7, #0
    9eb4:	f007 0701 	andls.w	r7, r7, #1
    9eb8:	9108      	str	r1, [sp, #32]
    9eba:	e489      	b.n	97d0 <_dtoa_r+0x278>
    9ebc:	2301      	movs	r3, #1
    9ebe:	9316      	str	r3, [sp, #88]	; 0x58
    9ec0:	e7ce      	b.n	9e60 <_dtoa_r+0x908>
    9ec2:	2200      	movs	r2, #0
    9ec4:	9216      	str	r2, [sp, #88]	; 0x58
    9ec6:	e7ea      	b.n	9e9e <_dtoa_r+0x946>
    9ec8:	f04f 33ff 	mov.w	r3, #4294967295
    9ecc:	2700      	movs	r7, #0
    9ece:	2001      	movs	r0, #1
    9ed0:	9311      	str	r3, [sp, #68]	; 0x44
    9ed2:	9016      	str	r0, [sp, #88]	; 0x58
    9ed4:	9308      	str	r3, [sp, #32]
    9ed6:	972b      	str	r7, [sp, #172]	; 0xac
    9ed8:	e47a      	b.n	97d0 <_dtoa_r+0x278>
    9eda:	f1b8 0f00 	cmp.w	r8, #0
    9ede:	f47f aef2 	bne.w	9cc6 <_dtoa_r+0x76e>
    9ee2:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    9ee6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    9eea:	2b00      	cmp	r3, #0
    9eec:	f47f aeeb 	bne.w	9cc6 <_dtoa_r+0x76e>
    9ef0:	f240 0300 	movw	r3, #0
    9ef4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    9ef8:	ea09 0303 	and.w	r3, r9, r3
    9efc:	2b00      	cmp	r3, #0
    9efe:	f43f aee2 	beq.w	9cc6 <_dtoa_r+0x76e>
    9f02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    9f04:	f10a 0a01 	add.w	sl, sl, #1
    9f08:	2701      	movs	r7, #1
    9f0a:	3201      	adds	r2, #1
    9f0c:	920f      	str	r2, [sp, #60]	; 0x3c
    9f0e:	e6db      	b.n	9cc8 <_dtoa_r+0x770>
    9f10:	4635      	mov	r5, r6
    9f12:	465c      	mov	r4, fp
    9f14:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    9f16:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    9f1a:	9612      	str	r6, [sp, #72]	; 0x48
    9f1c:	e738      	b.n	9d90 <_dtoa_r+0x838>
    9f1e:	2000      	movs	r0, #0
    9f20:	9006      	str	r0, [sp, #24]
    9f22:	900c      	str	r0, [sp, #48]	; 0x30
    9f24:	e714      	b.n	9d50 <_dtoa_r+0x7f8>
    9f26:	4639      	mov	r1, r7
    9f28:	4620      	mov	r0, r4
    9f2a:	f001 fe01 	bl	bb30 <_Bfree>
    9f2e:	e72a      	b.n	9d86 <_dtoa_r+0x82e>
    9f30:	f1c3 0320 	rsb	r3, r3, #32
    9f34:	2b04      	cmp	r3, #4
    9f36:	f340 8254 	ble.w	a3e2 <_dtoa_r+0xe8a>
    9f3a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9f3c:	3b04      	subs	r3, #4
    9f3e:	449a      	add	sl, r3
    9f40:	18ed      	adds	r5, r5, r3
    9f42:	18c9      	adds	r1, r1, r3
    9f44:	910f      	str	r1, [sp, #60]	; 0x3c
    9f46:	e6cf      	b.n	9ce8 <_dtoa_r+0x790>
    9f48:	9916      	ldr	r1, [sp, #88]	; 0x58
    9f4a:	2900      	cmp	r1, #0
    9f4c:	f000 8131 	beq.w	a1b2 <_dtoa_r+0xc5a>
    9f50:	2d00      	cmp	r5, #0
    9f52:	dd05      	ble.n	9f60 <_dtoa_r+0xa08>
    9f54:	990c      	ldr	r1, [sp, #48]	; 0x30
    9f56:	462a      	mov	r2, r5
    9f58:	4620      	mov	r0, r4
    9f5a:	f001 ff1f 	bl	bd9c <__lshift>
    9f5e:	900c      	str	r0, [sp, #48]	; 0x30
    9f60:	2f00      	cmp	r7, #0
    9f62:	f040 81ea 	bne.w	a33a <_dtoa_r+0xde2>
    9f66:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    9f6a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    9f6c:	2301      	movs	r3, #1
    9f6e:	f008 0001 	and.w	r0, r8, #1
    9f72:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    9f74:	9011      	str	r0, [sp, #68]	; 0x44
    9f76:	950f      	str	r5, [sp, #60]	; 0x3c
    9f78:	461d      	mov	r5, r3
    9f7a:	960c      	str	r6, [sp, #48]	; 0x30
    9f7c:	9906      	ldr	r1, [sp, #24]
    9f7e:	4658      	mov	r0, fp
    9f80:	f7ff fa5a 	bl	9438 <quorem>
    9f84:	4639      	mov	r1, r7
    9f86:	3030      	adds	r0, #48	; 0x30
    9f88:	900b      	str	r0, [sp, #44]	; 0x2c
    9f8a:	4658      	mov	r0, fp
    9f8c:	f001 fc96 	bl	b8bc <__mcmp>
    9f90:	9906      	ldr	r1, [sp, #24]
    9f92:	4652      	mov	r2, sl
    9f94:	4606      	mov	r6, r0
    9f96:	4620      	mov	r0, r4
    9f98:	f001 fe84 	bl	bca4 <__mdiff>
    9f9c:	68c3      	ldr	r3, [r0, #12]
    9f9e:	4680      	mov	r8, r0
    9fa0:	2b00      	cmp	r3, #0
    9fa2:	d03d      	beq.n	a020 <_dtoa_r+0xac8>
    9fa4:	f04f 0901 	mov.w	r9, #1
    9fa8:	4641      	mov	r1, r8
    9faa:	4620      	mov	r0, r4
    9fac:	f001 fdc0 	bl	bb30 <_Bfree>
    9fb0:	992a      	ldr	r1, [sp, #168]	; 0xa8
    9fb2:	ea59 0101 	orrs.w	r1, r9, r1
    9fb6:	d103      	bne.n	9fc0 <_dtoa_r+0xa68>
    9fb8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    9fba:	2a00      	cmp	r2, #0
    9fbc:	f000 81eb 	beq.w	a396 <_dtoa_r+0xe3e>
    9fc0:	2e00      	cmp	r6, #0
    9fc2:	f2c0 819e 	blt.w	a302 <_dtoa_r+0xdaa>
    9fc6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    9fc8:	4332      	orrs	r2, r6
    9fca:	d103      	bne.n	9fd4 <_dtoa_r+0xa7c>
    9fcc:	9b11      	ldr	r3, [sp, #68]	; 0x44
    9fce:	2b00      	cmp	r3, #0
    9fd0:	f000 8197 	beq.w	a302 <_dtoa_r+0xdaa>
    9fd4:	f1b9 0f00 	cmp.w	r9, #0
    9fd8:	f300 81ce 	bgt.w	a378 <_dtoa_r+0xe20>
    9fdc:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9fde:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9fe0:	f801 2b01 	strb.w	r2, [r1], #1
    9fe4:	9b08      	ldr	r3, [sp, #32]
    9fe6:	910f      	str	r1, [sp, #60]	; 0x3c
    9fe8:	429d      	cmp	r5, r3
    9fea:	f000 81c2 	beq.w	a372 <_dtoa_r+0xe1a>
    9fee:	4659      	mov	r1, fp
    9ff0:	220a      	movs	r2, #10
    9ff2:	2300      	movs	r3, #0
    9ff4:	4620      	mov	r0, r4
    9ff6:	f001 ffd3 	bl	bfa0 <__multadd>
    9ffa:	4557      	cmp	r7, sl
    9ffc:	4639      	mov	r1, r7
    9ffe:	4683      	mov	fp, r0
    a000:	d014      	beq.n	a02c <_dtoa_r+0xad4>
    a002:	220a      	movs	r2, #10
    a004:	2300      	movs	r3, #0
    a006:	4620      	mov	r0, r4
    a008:	3501      	adds	r5, #1
    a00a:	f001 ffc9 	bl	bfa0 <__multadd>
    a00e:	4651      	mov	r1, sl
    a010:	220a      	movs	r2, #10
    a012:	2300      	movs	r3, #0
    a014:	4607      	mov	r7, r0
    a016:	4620      	mov	r0, r4
    a018:	f001 ffc2 	bl	bfa0 <__multadd>
    a01c:	4682      	mov	sl, r0
    a01e:	e7ad      	b.n	9f7c <_dtoa_r+0xa24>
    a020:	4658      	mov	r0, fp
    a022:	4641      	mov	r1, r8
    a024:	f001 fc4a 	bl	b8bc <__mcmp>
    a028:	4681      	mov	r9, r0
    a02a:	e7bd      	b.n	9fa8 <_dtoa_r+0xa50>
    a02c:	4620      	mov	r0, r4
    a02e:	220a      	movs	r2, #10
    a030:	2300      	movs	r3, #0
    a032:	3501      	adds	r5, #1
    a034:	f001 ffb4 	bl	bfa0 <__multadd>
    a038:	4607      	mov	r7, r0
    a03a:	4682      	mov	sl, r0
    a03c:	e79e      	b.n	9f7c <_dtoa_r+0xa24>
    a03e:	9612      	str	r6, [sp, #72]	; 0x48
    a040:	f8dd c020 	ldr.w	ip, [sp, #32]
    a044:	e459      	b.n	98fa <_dtoa_r+0x3a2>
    a046:	4275      	negs	r5, r6
    a048:	2d00      	cmp	r5, #0
    a04a:	f040 8101 	bne.w	a250 <_dtoa_r+0xcf8>
    a04e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    a052:	f04f 0802 	mov.w	r8, #2
    a056:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    a05a:	e40c      	b.n	9876 <_dtoa_r+0x31e>
    a05c:	f64d 3140 	movw	r1, #56128	; 0xdb40
    a060:	4642      	mov	r2, r8
    a062:	f2c0 0100 	movt	r1, #0
    a066:	464b      	mov	r3, r9
    a068:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    a06c:	f8cd c00c 	str.w	ip, [sp, #12]
    a070:	9d10      	ldr	r5, [sp, #64]	; 0x40
    a072:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    a076:	f7fd f9cf 	bl	7418 <__aeabi_dmul>
    a07a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    a07e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    a082:	f7fd fbdb 	bl	783c <__aeabi_d2iz>
    a086:	4607      	mov	r7, r0
    a088:	f7fd f960 	bl	734c <__aeabi_i2d>
    a08c:	460b      	mov	r3, r1
    a08e:	4602      	mov	r2, r0
    a090:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    a094:	f7fd f80c 	bl	70b0 <__aeabi_dsub>
    a098:	f107 0330 	add.w	r3, r7, #48	; 0x30
    a09c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    a0a0:	f805 3b01 	strb.w	r3, [r5], #1
    a0a4:	f8dd c00c 	ldr.w	ip, [sp, #12]
    a0a8:	f1bc 0f01 	cmp.w	ip, #1
    a0ac:	d029      	beq.n	a102 <_dtoa_r+0xbaa>
    a0ae:	46d1      	mov	r9, sl
    a0b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    a0b4:	46b2      	mov	sl, r6
    a0b6:	9e10      	ldr	r6, [sp, #64]	; 0x40
    a0b8:	951c      	str	r5, [sp, #112]	; 0x70
    a0ba:	2701      	movs	r7, #1
    a0bc:	4665      	mov	r5, ip
    a0be:	46a0      	mov	r8, r4
    a0c0:	f240 0300 	movw	r3, #0
    a0c4:	2200      	movs	r2, #0
    a0c6:	f2c4 0324 	movt	r3, #16420	; 0x4024
    a0ca:	f7fd f9a5 	bl	7418 <__aeabi_dmul>
    a0ce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    a0d2:	f7fd fbb3 	bl	783c <__aeabi_d2iz>
    a0d6:	4604      	mov	r4, r0
    a0d8:	f7fd f938 	bl	734c <__aeabi_i2d>
    a0dc:	3430      	adds	r4, #48	; 0x30
    a0de:	4602      	mov	r2, r0
    a0e0:	460b      	mov	r3, r1
    a0e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    a0e6:	f7fc ffe3 	bl	70b0 <__aeabi_dsub>
    a0ea:	55f4      	strb	r4, [r6, r7]
    a0ec:	3701      	adds	r7, #1
    a0ee:	42af      	cmp	r7, r5
    a0f0:	d1e6      	bne.n	a0c0 <_dtoa_r+0xb68>
    a0f2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    a0f4:	3f01      	subs	r7, #1
    a0f6:	4656      	mov	r6, sl
    a0f8:	4644      	mov	r4, r8
    a0fa:	46ca      	mov	sl, r9
    a0fc:	19ed      	adds	r5, r5, r7
    a0fe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    a102:	f240 0300 	movw	r3, #0
    a106:	2200      	movs	r2, #0
    a108:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    a10c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    a110:	f7fc ffd0 	bl	70b4 <__adddf3>
    a114:	4602      	mov	r2, r0
    a116:	460b      	mov	r3, r1
    a118:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    a11c:	f002 fedc 	bl	ced8 <__aeabi_dcmpgt>
    a120:	b9f0      	cbnz	r0, a160 <_dtoa_r+0xc08>
    a122:	f240 0100 	movw	r1, #0
    a126:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    a12a:	2000      	movs	r0, #0
    a12c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    a130:	f7fc ffbe 	bl	70b0 <__aeabi_dsub>
    a134:	4602      	mov	r2, r0
    a136:	460b      	mov	r3, r1
    a138:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    a13c:	f002 feae 	bl	ce9c <__aeabi_dcmplt>
    a140:	2800      	cmp	r0, #0
    a142:	f43f acac 	beq.w	9a9e <_dtoa_r+0x546>
    a146:	462b      	mov	r3, r5
    a148:	461d      	mov	r5, r3
    a14a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    a14e:	2a30      	cmp	r2, #48	; 0x30
    a150:	d0fa      	beq.n	a148 <_dtoa_r+0xbf0>
    a152:	e61d      	b.n	9d90 <_dtoa_r+0x838>
    a154:	9810      	ldr	r0, [sp, #64]	; 0x40
    a156:	f7ff ba40 	b.w	95da <_dtoa_r+0x82>
    a15a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    a15e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    a160:	9e12      	ldr	r6, [sp, #72]	; 0x48
    a162:	9910      	ldr	r1, [sp, #64]	; 0x40
    a164:	e550      	b.n	9c08 <_dtoa_r+0x6b0>
    a166:	4658      	mov	r0, fp
    a168:	9906      	ldr	r1, [sp, #24]
    a16a:	f001 fba7 	bl	b8bc <__mcmp>
    a16e:	2800      	cmp	r0, #0
    a170:	f6bf add0 	bge.w	9d14 <_dtoa_r+0x7bc>
    a174:	4659      	mov	r1, fp
    a176:	4620      	mov	r0, r4
    a178:	220a      	movs	r2, #10
    a17a:	2300      	movs	r3, #0
    a17c:	f001 ff10 	bl	bfa0 <__multadd>
    a180:	9916      	ldr	r1, [sp, #88]	; 0x58
    a182:	3e01      	subs	r6, #1
    a184:	4683      	mov	fp, r0
    a186:	2900      	cmp	r1, #0
    a188:	f040 8119 	bne.w	a3be <_dtoa_r+0xe66>
    a18c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    a18e:	9208      	str	r2, [sp, #32]
    a190:	e5c0      	b.n	9d14 <_dtoa_r+0x7bc>
    a192:	9806      	ldr	r0, [sp, #24]
    a194:	6903      	ldr	r3, [r0, #16]
    a196:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    a19a:	6918      	ldr	r0, [r3, #16]
    a19c:	f001 fb3c 	bl	b818 <__hi0bits>
    a1a0:	f1c0 0320 	rsb	r3, r0, #32
    a1a4:	e595      	b.n	9cd2 <_dtoa_r+0x77a>
    a1a6:	2101      	movs	r1, #1
    a1a8:	9111      	str	r1, [sp, #68]	; 0x44
    a1aa:	9108      	str	r1, [sp, #32]
    a1ac:	912b      	str	r1, [sp, #172]	; 0xac
    a1ae:	f7ff bb0f 	b.w	97d0 <_dtoa_r+0x278>
    a1b2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    a1b4:	46b1      	mov	r9, r6
    a1b6:	9f16      	ldr	r7, [sp, #88]	; 0x58
    a1b8:	46aa      	mov	sl, r5
    a1ba:	f8dd 8018 	ldr.w	r8, [sp, #24]
    a1be:	9e08      	ldr	r6, [sp, #32]
    a1c0:	e002      	b.n	a1c8 <_dtoa_r+0xc70>
    a1c2:	f001 feed 	bl	bfa0 <__multadd>
    a1c6:	4683      	mov	fp, r0
    a1c8:	4641      	mov	r1, r8
    a1ca:	4658      	mov	r0, fp
    a1cc:	f7ff f934 	bl	9438 <quorem>
    a1d0:	3501      	adds	r5, #1
    a1d2:	220a      	movs	r2, #10
    a1d4:	2300      	movs	r3, #0
    a1d6:	4659      	mov	r1, fp
    a1d8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    a1dc:	f80a c007 	strb.w	ip, [sl, r7]
    a1e0:	3701      	adds	r7, #1
    a1e2:	4620      	mov	r0, r4
    a1e4:	42be      	cmp	r6, r7
    a1e6:	dcec      	bgt.n	a1c2 <_dtoa_r+0xc6a>
    a1e8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    a1ec:	464e      	mov	r6, r9
    a1ee:	2700      	movs	r7, #0
    a1f0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    a1f4:	4659      	mov	r1, fp
    a1f6:	2201      	movs	r2, #1
    a1f8:	4620      	mov	r0, r4
    a1fa:	f001 fdcf 	bl	bd9c <__lshift>
    a1fe:	9906      	ldr	r1, [sp, #24]
    a200:	4683      	mov	fp, r0
    a202:	f001 fb5b 	bl	b8bc <__mcmp>
    a206:	2800      	cmp	r0, #0
    a208:	dd0f      	ble.n	a22a <_dtoa_r+0xcd2>
    a20a:	9910      	ldr	r1, [sp, #64]	; 0x40
    a20c:	e000      	b.n	a210 <_dtoa_r+0xcb8>
    a20e:	461d      	mov	r5, r3
    a210:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    a214:	1e6b      	subs	r3, r5, #1
    a216:	2a39      	cmp	r2, #57	; 0x39
    a218:	f040 808c 	bne.w	a334 <_dtoa_r+0xddc>
    a21c:	428b      	cmp	r3, r1
    a21e:	d1f6      	bne.n	a20e <_dtoa_r+0xcb6>
    a220:	9910      	ldr	r1, [sp, #64]	; 0x40
    a222:	2331      	movs	r3, #49	; 0x31
    a224:	3601      	adds	r6, #1
    a226:	700b      	strb	r3, [r1, #0]
    a228:	e59a      	b.n	9d60 <_dtoa_r+0x808>
    a22a:	d103      	bne.n	a234 <_dtoa_r+0xcdc>
    a22c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a22e:	f010 0f01 	tst.w	r0, #1
    a232:	d1ea      	bne.n	a20a <_dtoa_r+0xcb2>
    a234:	462b      	mov	r3, r5
    a236:	461d      	mov	r5, r3
    a238:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    a23c:	2a30      	cmp	r2, #48	; 0x30
    a23e:	d0fa      	beq.n	a236 <_dtoa_r+0xcde>
    a240:	e58e      	b.n	9d60 <_dtoa_r+0x808>
    a242:	4659      	mov	r1, fp
    a244:	9a15      	ldr	r2, [sp, #84]	; 0x54
    a246:	4620      	mov	r0, r4
    a248:	f001 feee 	bl	c028 <__pow5mult>
    a24c:	4683      	mov	fp, r0
    a24e:	e528      	b.n	9ca2 <_dtoa_r+0x74a>
    a250:	f005 030f 	and.w	r3, r5, #15
    a254:	f64d 3240 	movw	r2, #56128	; 0xdb40
    a258:	f2c0 0200 	movt	r2, #0
    a25c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    a260:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    a264:	e9d3 2300 	ldrd	r2, r3, [r3]
    a268:	f7fd f8d6 	bl	7418 <__aeabi_dmul>
    a26c:	112d      	asrs	r5, r5, #4
    a26e:	bf08      	it	eq
    a270:	f04f 0802 	moveq.w	r8, #2
    a274:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    a278:	f43f aafd 	beq.w	9876 <_dtoa_r+0x31e>
    a27c:	f64d 4718 	movw	r7, #56344	; 0xdc18
    a280:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    a284:	f04f 0802 	mov.w	r8, #2
    a288:	f2c0 0700 	movt	r7, #0
    a28c:	f015 0f01 	tst.w	r5, #1
    a290:	4610      	mov	r0, r2
    a292:	4619      	mov	r1, r3
    a294:	d007      	beq.n	a2a6 <_dtoa_r+0xd4e>
    a296:	e9d7 2300 	ldrd	r2, r3, [r7]
    a29a:	f108 0801 	add.w	r8, r8, #1
    a29e:	f7fd f8bb 	bl	7418 <__aeabi_dmul>
    a2a2:	4602      	mov	r2, r0
    a2a4:	460b      	mov	r3, r1
    a2a6:	3708      	adds	r7, #8
    a2a8:	106d      	asrs	r5, r5, #1
    a2aa:	d1ef      	bne.n	a28c <_dtoa_r+0xd34>
    a2ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    a2b0:	f7ff bae1 	b.w	9876 <_dtoa_r+0x31e>
    a2b4:	9915      	ldr	r1, [sp, #84]	; 0x54
    a2b6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    a2b8:	1a5b      	subs	r3, r3, r1
    a2ba:	18c9      	adds	r1, r1, r3
    a2bc:	18d2      	adds	r2, r2, r3
    a2be:	9115      	str	r1, [sp, #84]	; 0x54
    a2c0:	9217      	str	r2, [sp, #92]	; 0x5c
    a2c2:	e5a0      	b.n	9e06 <_dtoa_r+0x8ae>
    a2c4:	4659      	mov	r1, fp
    a2c6:	4620      	mov	r0, r4
    a2c8:	f001 feae 	bl	c028 <__pow5mult>
    a2cc:	4683      	mov	fp, r0
    a2ce:	e4e8      	b.n	9ca2 <_dtoa_r+0x74a>
    a2d0:	9919      	ldr	r1, [sp, #100]	; 0x64
    a2d2:	2900      	cmp	r1, #0
    a2d4:	d047      	beq.n	a366 <_dtoa_r+0xe0e>
    a2d6:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    a2da:	9f15      	ldr	r7, [sp, #84]	; 0x54
    a2dc:	3303      	adds	r3, #3
    a2de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    a2e0:	e597      	b.n	9e12 <_dtoa_r+0x8ba>
    a2e2:	3201      	adds	r2, #1
    a2e4:	b2d2      	uxtb	r2, r2
    a2e6:	e49d      	b.n	9c24 <_dtoa_r+0x6cc>
    a2e8:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    a2ec:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    a2f0:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    a2f2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    a2f4:	f7ff bbd3 	b.w	9a9e <_dtoa_r+0x546>
    a2f8:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a2fa:	2300      	movs	r3, #0
    a2fc:	9808      	ldr	r0, [sp, #32]
    a2fe:	1a0d      	subs	r5, r1, r0
    a300:	e587      	b.n	9e12 <_dtoa_r+0x8ba>
    a302:	f1b9 0f00 	cmp.w	r9, #0
    a306:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    a308:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    a30a:	dd0f      	ble.n	a32c <_dtoa_r+0xdd4>
    a30c:	4659      	mov	r1, fp
    a30e:	2201      	movs	r2, #1
    a310:	4620      	mov	r0, r4
    a312:	f001 fd43 	bl	bd9c <__lshift>
    a316:	9906      	ldr	r1, [sp, #24]
    a318:	4683      	mov	fp, r0
    a31a:	f001 facf 	bl	b8bc <__mcmp>
    a31e:	2800      	cmp	r0, #0
    a320:	dd47      	ble.n	a3b2 <_dtoa_r+0xe5a>
    a322:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a324:	2939      	cmp	r1, #57	; 0x39
    a326:	d031      	beq.n	a38c <_dtoa_r+0xe34>
    a328:	3101      	adds	r1, #1
    a32a:	910b      	str	r1, [sp, #44]	; 0x2c
    a32c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    a32e:	f805 2b01 	strb.w	r2, [r5], #1
    a332:	e515      	b.n	9d60 <_dtoa_r+0x808>
    a334:	3201      	adds	r2, #1
    a336:	701a      	strb	r2, [r3, #0]
    a338:	e512      	b.n	9d60 <_dtoa_r+0x808>
    a33a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a33c:	4620      	mov	r0, r4
    a33e:	6851      	ldr	r1, [r2, #4]
    a340:	f001 fc12 	bl	bb68 <_Balloc>
    a344:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a346:	f103 010c 	add.w	r1, r3, #12
    a34a:	691a      	ldr	r2, [r3, #16]
    a34c:	3202      	adds	r2, #2
    a34e:	0092      	lsls	r2, r2, #2
    a350:	4605      	mov	r5, r0
    a352:	300c      	adds	r0, #12
    a354:	f001 f8ce 	bl	b4f4 <memcpy>
    a358:	4620      	mov	r0, r4
    a35a:	4629      	mov	r1, r5
    a35c:	2201      	movs	r2, #1
    a35e:	f001 fd1d 	bl	bd9c <__lshift>
    a362:	4682      	mov	sl, r0
    a364:	e601      	b.n	9f6a <_dtoa_r+0xa12>
    a366:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    a368:	9f15      	ldr	r7, [sp, #84]	; 0x54
    a36a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    a36c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    a370:	e54f      	b.n	9e12 <_dtoa_r+0x8ba>
    a372:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    a374:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    a376:	e73d      	b.n	a1f4 <_dtoa_r+0xc9c>
    a378:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a37a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    a37c:	2b39      	cmp	r3, #57	; 0x39
    a37e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    a380:	d004      	beq.n	a38c <_dtoa_r+0xe34>
    a382:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a384:	1c43      	adds	r3, r0, #1
    a386:	f805 3b01 	strb.w	r3, [r5], #1
    a38a:	e4e9      	b.n	9d60 <_dtoa_r+0x808>
    a38c:	2339      	movs	r3, #57	; 0x39
    a38e:	f805 3b01 	strb.w	r3, [r5], #1
    a392:	9910      	ldr	r1, [sp, #64]	; 0x40
    a394:	e73c      	b.n	a210 <_dtoa_r+0xcb8>
    a396:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a398:	4633      	mov	r3, r6
    a39a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    a39c:	2839      	cmp	r0, #57	; 0x39
    a39e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    a3a0:	d0f4      	beq.n	a38c <_dtoa_r+0xe34>
    a3a2:	2b00      	cmp	r3, #0
    a3a4:	dd01      	ble.n	a3aa <_dtoa_r+0xe52>
    a3a6:	3001      	adds	r0, #1
    a3a8:	900b      	str	r0, [sp, #44]	; 0x2c
    a3aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a3ac:	f805 1b01 	strb.w	r1, [r5], #1
    a3b0:	e4d6      	b.n	9d60 <_dtoa_r+0x808>
    a3b2:	d1bb      	bne.n	a32c <_dtoa_r+0xdd4>
    a3b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a3b6:	f010 0f01 	tst.w	r0, #1
    a3ba:	d0b7      	beq.n	a32c <_dtoa_r+0xdd4>
    a3bc:	e7b1      	b.n	a322 <_dtoa_r+0xdca>
    a3be:	2300      	movs	r3, #0
    a3c0:	990c      	ldr	r1, [sp, #48]	; 0x30
    a3c2:	4620      	mov	r0, r4
    a3c4:	220a      	movs	r2, #10
    a3c6:	f001 fdeb 	bl	bfa0 <__multadd>
    a3ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
    a3cc:	9308      	str	r3, [sp, #32]
    a3ce:	900c      	str	r0, [sp, #48]	; 0x30
    a3d0:	e4a0      	b.n	9d14 <_dtoa_r+0x7bc>
    a3d2:	9908      	ldr	r1, [sp, #32]
    a3d4:	290e      	cmp	r1, #14
    a3d6:	bf8c      	ite	hi
    a3d8:	2700      	movhi	r7, #0
    a3da:	f007 0701 	andls.w	r7, r7, #1
    a3de:	f7ff b9fa 	b.w	97d6 <_dtoa_r+0x27e>
    a3e2:	f43f ac81 	beq.w	9ce8 <_dtoa_r+0x790>
    a3e6:	331c      	adds	r3, #28
    a3e8:	e479      	b.n	9cde <_dtoa_r+0x786>
    a3ea:	2701      	movs	r7, #1
    a3ec:	f7ff b98a 	b.w	9704 <_dtoa_r+0x1ac>

0000a3f0 <_fflush_r>:
    a3f0:	690b      	ldr	r3, [r1, #16]
    a3f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a3f6:	460c      	mov	r4, r1
    a3f8:	4680      	mov	r8, r0
    a3fa:	2b00      	cmp	r3, #0
    a3fc:	d071      	beq.n	a4e2 <_fflush_r+0xf2>
    a3fe:	b110      	cbz	r0, a406 <_fflush_r+0x16>
    a400:	6983      	ldr	r3, [r0, #24]
    a402:	2b00      	cmp	r3, #0
    a404:	d078      	beq.n	a4f8 <_fflush_r+0x108>
    a406:	f64d 2398 	movw	r3, #55960	; 0xda98
    a40a:	f2c0 0300 	movt	r3, #0
    a40e:	429c      	cmp	r4, r3
    a410:	bf08      	it	eq
    a412:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    a416:	d010      	beq.n	a43a <_fflush_r+0x4a>
    a418:	f64d 23b8 	movw	r3, #55992	; 0xdab8
    a41c:	f2c0 0300 	movt	r3, #0
    a420:	429c      	cmp	r4, r3
    a422:	bf08      	it	eq
    a424:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    a428:	d007      	beq.n	a43a <_fflush_r+0x4a>
    a42a:	f64d 23d8 	movw	r3, #56024	; 0xdad8
    a42e:	f2c0 0300 	movt	r3, #0
    a432:	429c      	cmp	r4, r3
    a434:	bf08      	it	eq
    a436:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    a43a:	89a3      	ldrh	r3, [r4, #12]
    a43c:	b21a      	sxth	r2, r3
    a43e:	f012 0f08 	tst.w	r2, #8
    a442:	d135      	bne.n	a4b0 <_fflush_r+0xc0>
    a444:	6862      	ldr	r2, [r4, #4]
    a446:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    a44a:	81a3      	strh	r3, [r4, #12]
    a44c:	2a00      	cmp	r2, #0
    a44e:	dd5e      	ble.n	a50e <_fflush_r+0x11e>
    a450:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    a452:	2e00      	cmp	r6, #0
    a454:	d045      	beq.n	a4e2 <_fflush_r+0xf2>
    a456:	b29b      	uxth	r3, r3
    a458:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    a45c:	bf18      	it	ne
    a45e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    a460:	d059      	beq.n	a516 <_fflush_r+0x126>
    a462:	f013 0f04 	tst.w	r3, #4
    a466:	d14a      	bne.n	a4fe <_fflush_r+0x10e>
    a468:	2300      	movs	r3, #0
    a46a:	4640      	mov	r0, r8
    a46c:	6a21      	ldr	r1, [r4, #32]
    a46e:	462a      	mov	r2, r5
    a470:	47b0      	blx	r6
    a472:	4285      	cmp	r5, r0
    a474:	d138      	bne.n	a4e8 <_fflush_r+0xf8>
    a476:	89a1      	ldrh	r1, [r4, #12]
    a478:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    a47c:	6922      	ldr	r2, [r4, #16]
    a47e:	f2c0 0300 	movt	r3, #0
    a482:	ea01 0303 	and.w	r3, r1, r3
    a486:	2100      	movs	r1, #0
    a488:	6061      	str	r1, [r4, #4]
    a48a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    a48e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    a490:	81a3      	strh	r3, [r4, #12]
    a492:	6022      	str	r2, [r4, #0]
    a494:	bf18      	it	ne
    a496:	6565      	strne	r5, [r4, #84]	; 0x54
    a498:	b319      	cbz	r1, a4e2 <_fflush_r+0xf2>
    a49a:	f104 0344 	add.w	r3, r4, #68	; 0x44
    a49e:	4299      	cmp	r1, r3
    a4a0:	d002      	beq.n	a4a8 <_fflush_r+0xb8>
    a4a2:	4640      	mov	r0, r8
    a4a4:	f000 f998 	bl	a7d8 <_free_r>
    a4a8:	2000      	movs	r0, #0
    a4aa:	6360      	str	r0, [r4, #52]	; 0x34
    a4ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a4b0:	6926      	ldr	r6, [r4, #16]
    a4b2:	b1b6      	cbz	r6, a4e2 <_fflush_r+0xf2>
    a4b4:	6825      	ldr	r5, [r4, #0]
    a4b6:	6026      	str	r6, [r4, #0]
    a4b8:	1bad      	subs	r5, r5, r6
    a4ba:	f012 0f03 	tst.w	r2, #3
    a4be:	bf0c      	ite	eq
    a4c0:	6963      	ldreq	r3, [r4, #20]
    a4c2:	2300      	movne	r3, #0
    a4c4:	60a3      	str	r3, [r4, #8]
    a4c6:	e00a      	b.n	a4de <_fflush_r+0xee>
    a4c8:	4632      	mov	r2, r6
    a4ca:	462b      	mov	r3, r5
    a4cc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    a4ce:	4640      	mov	r0, r8
    a4d0:	6a21      	ldr	r1, [r4, #32]
    a4d2:	47b8      	blx	r7
    a4d4:	2800      	cmp	r0, #0
    a4d6:	ebc0 0505 	rsb	r5, r0, r5
    a4da:	4406      	add	r6, r0
    a4dc:	dd04      	ble.n	a4e8 <_fflush_r+0xf8>
    a4de:	2d00      	cmp	r5, #0
    a4e0:	dcf2      	bgt.n	a4c8 <_fflush_r+0xd8>
    a4e2:	2000      	movs	r0, #0
    a4e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a4e8:	89a3      	ldrh	r3, [r4, #12]
    a4ea:	f04f 30ff 	mov.w	r0, #4294967295
    a4ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a4f2:	81a3      	strh	r3, [r4, #12]
    a4f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a4f8:	f000 f8ea 	bl	a6d0 <__sinit>
    a4fc:	e783      	b.n	a406 <_fflush_r+0x16>
    a4fe:	6862      	ldr	r2, [r4, #4]
    a500:	6b63      	ldr	r3, [r4, #52]	; 0x34
    a502:	1aad      	subs	r5, r5, r2
    a504:	2b00      	cmp	r3, #0
    a506:	d0af      	beq.n	a468 <_fflush_r+0x78>
    a508:	6c23      	ldr	r3, [r4, #64]	; 0x40
    a50a:	1aed      	subs	r5, r5, r3
    a50c:	e7ac      	b.n	a468 <_fflush_r+0x78>
    a50e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    a510:	2a00      	cmp	r2, #0
    a512:	dc9d      	bgt.n	a450 <_fflush_r+0x60>
    a514:	e7e5      	b.n	a4e2 <_fflush_r+0xf2>
    a516:	2301      	movs	r3, #1
    a518:	4640      	mov	r0, r8
    a51a:	6a21      	ldr	r1, [r4, #32]
    a51c:	47b0      	blx	r6
    a51e:	f1b0 3fff 	cmp.w	r0, #4294967295
    a522:	4605      	mov	r5, r0
    a524:	d002      	beq.n	a52c <_fflush_r+0x13c>
    a526:	89a3      	ldrh	r3, [r4, #12]
    a528:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    a52a:	e79a      	b.n	a462 <_fflush_r+0x72>
    a52c:	f8d8 3000 	ldr.w	r3, [r8]
    a530:	2b1d      	cmp	r3, #29
    a532:	d0d6      	beq.n	a4e2 <_fflush_r+0xf2>
    a534:	89a3      	ldrh	r3, [r4, #12]
    a536:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a53a:	81a3      	strh	r3, [r4, #12]
    a53c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000a540 <fflush>:
    a540:	4601      	mov	r1, r0
    a542:	b128      	cbz	r0, a550 <fflush+0x10>
    a544:	f240 036c 	movw	r3, #108	; 0x6c
    a548:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a54c:	6818      	ldr	r0, [r3, #0]
    a54e:	e74f      	b.n	a3f0 <_fflush_r>
    a550:	f64d 231c 	movw	r3, #55836	; 0xda1c
    a554:	f24a 31f1 	movw	r1, #41969	; 0xa3f1
    a558:	f2c0 0300 	movt	r3, #0
    a55c:	f2c0 0100 	movt	r1, #0
    a560:	6818      	ldr	r0, [r3, #0]
    a562:	f000 bbb3 	b.w	accc <_fwalk_reent>
    a566:	bf00      	nop

0000a568 <__sfp_lock_acquire>:
    a568:	4770      	bx	lr
    a56a:	bf00      	nop

0000a56c <__sfp_lock_release>:
    a56c:	4770      	bx	lr
    a56e:	bf00      	nop

0000a570 <__sinit_lock_acquire>:
    a570:	4770      	bx	lr
    a572:	bf00      	nop

0000a574 <__sinit_lock_release>:
    a574:	4770      	bx	lr
    a576:	bf00      	nop

0000a578 <__fp_lock>:
    a578:	2000      	movs	r0, #0
    a57a:	4770      	bx	lr

0000a57c <__fp_unlock>:
    a57c:	2000      	movs	r0, #0
    a57e:	4770      	bx	lr

0000a580 <__fp_unlock_all>:
    a580:	f240 036c 	movw	r3, #108	; 0x6c
    a584:	f24a 517d 	movw	r1, #42365	; 0xa57d
    a588:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a58c:	f2c0 0100 	movt	r1, #0
    a590:	6818      	ldr	r0, [r3, #0]
    a592:	f000 bbc5 	b.w	ad20 <_fwalk>
    a596:	bf00      	nop

0000a598 <__fp_lock_all>:
    a598:	f240 036c 	movw	r3, #108	; 0x6c
    a59c:	f24a 5179 	movw	r1, #42361	; 0xa579
    a5a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5a4:	f2c0 0100 	movt	r1, #0
    a5a8:	6818      	ldr	r0, [r3, #0]
    a5aa:	f000 bbb9 	b.w	ad20 <_fwalk>
    a5ae:	bf00      	nop

0000a5b0 <_cleanup_r>:
    a5b0:	f64c 1199 	movw	r1, #51609	; 0xc999
    a5b4:	f2c0 0100 	movt	r1, #0
    a5b8:	f000 bbb2 	b.w	ad20 <_fwalk>

0000a5bc <_cleanup>:
    a5bc:	f64d 231c 	movw	r3, #55836	; 0xda1c
    a5c0:	f2c0 0300 	movt	r3, #0
    a5c4:	6818      	ldr	r0, [r3, #0]
    a5c6:	e7f3      	b.n	a5b0 <_cleanup_r>

0000a5c8 <std>:
    a5c8:	b510      	push	{r4, lr}
    a5ca:	4604      	mov	r4, r0
    a5cc:	2300      	movs	r3, #0
    a5ce:	305c      	adds	r0, #92	; 0x5c
    a5d0:	81a1      	strh	r1, [r4, #12]
    a5d2:	4619      	mov	r1, r3
    a5d4:	81e2      	strh	r2, [r4, #14]
    a5d6:	2208      	movs	r2, #8
    a5d8:	6023      	str	r3, [r4, #0]
    a5da:	6063      	str	r3, [r4, #4]
    a5dc:	60a3      	str	r3, [r4, #8]
    a5de:	6663      	str	r3, [r4, #100]	; 0x64
    a5e0:	6123      	str	r3, [r4, #16]
    a5e2:	6163      	str	r3, [r4, #20]
    a5e4:	61a3      	str	r3, [r4, #24]
    a5e6:	f001 f8a9 	bl	b73c <memset>
    a5ea:	f24c 50f9 	movw	r0, #50681	; 0xc5f9
    a5ee:	f24c 51bd 	movw	r1, #50621	; 0xc5bd
    a5f2:	f24c 5295 	movw	r2, #50581	; 0xc595
    a5f6:	f24c 538d 	movw	r3, #50573	; 0xc58d
    a5fa:	f2c0 0000 	movt	r0, #0
    a5fe:	f2c0 0100 	movt	r1, #0
    a602:	f2c0 0200 	movt	r2, #0
    a606:	f2c0 0300 	movt	r3, #0
    a60a:	6260      	str	r0, [r4, #36]	; 0x24
    a60c:	62a1      	str	r1, [r4, #40]	; 0x28
    a60e:	62e2      	str	r2, [r4, #44]	; 0x2c
    a610:	6323      	str	r3, [r4, #48]	; 0x30
    a612:	6224      	str	r4, [r4, #32]
    a614:	bd10      	pop	{r4, pc}
    a616:	bf00      	nop

0000a618 <__sfmoreglue>:
    a618:	b570      	push	{r4, r5, r6, lr}
    a61a:	2568      	movs	r5, #104	; 0x68
    a61c:	460e      	mov	r6, r1
    a61e:	fb05 f501 	mul.w	r5, r5, r1
    a622:	f105 010c 	add.w	r1, r5, #12
    a626:	f000 fc59 	bl	aedc <_malloc_r>
    a62a:	4604      	mov	r4, r0
    a62c:	b148      	cbz	r0, a642 <__sfmoreglue+0x2a>
    a62e:	f100 030c 	add.w	r3, r0, #12
    a632:	2100      	movs	r1, #0
    a634:	6046      	str	r6, [r0, #4]
    a636:	462a      	mov	r2, r5
    a638:	4618      	mov	r0, r3
    a63a:	6021      	str	r1, [r4, #0]
    a63c:	60a3      	str	r3, [r4, #8]
    a63e:	f001 f87d 	bl	b73c <memset>
    a642:	4620      	mov	r0, r4
    a644:	bd70      	pop	{r4, r5, r6, pc}
    a646:	bf00      	nop

0000a648 <__sfp>:
    a648:	f64d 231c 	movw	r3, #55836	; 0xda1c
    a64c:	f2c0 0300 	movt	r3, #0
    a650:	b570      	push	{r4, r5, r6, lr}
    a652:	681d      	ldr	r5, [r3, #0]
    a654:	4606      	mov	r6, r0
    a656:	69ab      	ldr	r3, [r5, #24]
    a658:	2b00      	cmp	r3, #0
    a65a:	d02a      	beq.n	a6b2 <__sfp+0x6a>
    a65c:	35d8      	adds	r5, #216	; 0xd8
    a65e:	686b      	ldr	r3, [r5, #4]
    a660:	68ac      	ldr	r4, [r5, #8]
    a662:	3b01      	subs	r3, #1
    a664:	d503      	bpl.n	a66e <__sfp+0x26>
    a666:	e020      	b.n	a6aa <__sfp+0x62>
    a668:	3468      	adds	r4, #104	; 0x68
    a66a:	3b01      	subs	r3, #1
    a66c:	d41d      	bmi.n	a6aa <__sfp+0x62>
    a66e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    a672:	2a00      	cmp	r2, #0
    a674:	d1f8      	bne.n	a668 <__sfp+0x20>
    a676:	2500      	movs	r5, #0
    a678:	f04f 33ff 	mov.w	r3, #4294967295
    a67c:	6665      	str	r5, [r4, #100]	; 0x64
    a67e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    a682:	81e3      	strh	r3, [r4, #14]
    a684:	4629      	mov	r1, r5
    a686:	f04f 0301 	mov.w	r3, #1
    a68a:	6025      	str	r5, [r4, #0]
    a68c:	81a3      	strh	r3, [r4, #12]
    a68e:	2208      	movs	r2, #8
    a690:	60a5      	str	r5, [r4, #8]
    a692:	6065      	str	r5, [r4, #4]
    a694:	6125      	str	r5, [r4, #16]
    a696:	6165      	str	r5, [r4, #20]
    a698:	61a5      	str	r5, [r4, #24]
    a69a:	f001 f84f 	bl	b73c <memset>
    a69e:	64e5      	str	r5, [r4, #76]	; 0x4c
    a6a0:	6365      	str	r5, [r4, #52]	; 0x34
    a6a2:	63a5      	str	r5, [r4, #56]	; 0x38
    a6a4:	64a5      	str	r5, [r4, #72]	; 0x48
    a6a6:	4620      	mov	r0, r4
    a6a8:	bd70      	pop	{r4, r5, r6, pc}
    a6aa:	6828      	ldr	r0, [r5, #0]
    a6ac:	b128      	cbz	r0, a6ba <__sfp+0x72>
    a6ae:	4605      	mov	r5, r0
    a6b0:	e7d5      	b.n	a65e <__sfp+0x16>
    a6b2:	4628      	mov	r0, r5
    a6b4:	f000 f80c 	bl	a6d0 <__sinit>
    a6b8:	e7d0      	b.n	a65c <__sfp+0x14>
    a6ba:	4630      	mov	r0, r6
    a6bc:	2104      	movs	r1, #4
    a6be:	f7ff ffab 	bl	a618 <__sfmoreglue>
    a6c2:	6028      	str	r0, [r5, #0]
    a6c4:	2800      	cmp	r0, #0
    a6c6:	d1f2      	bne.n	a6ae <__sfp+0x66>
    a6c8:	230c      	movs	r3, #12
    a6ca:	4604      	mov	r4, r0
    a6cc:	6033      	str	r3, [r6, #0]
    a6ce:	e7ea      	b.n	a6a6 <__sfp+0x5e>

0000a6d0 <__sinit>:
    a6d0:	b570      	push	{r4, r5, r6, lr}
    a6d2:	6986      	ldr	r6, [r0, #24]
    a6d4:	4604      	mov	r4, r0
    a6d6:	b106      	cbz	r6, a6da <__sinit+0xa>
    a6d8:	bd70      	pop	{r4, r5, r6, pc}
    a6da:	f24a 53b1 	movw	r3, #42417	; 0xa5b1
    a6de:	2501      	movs	r5, #1
    a6e0:	f2c0 0300 	movt	r3, #0
    a6e4:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    a6e8:	6283      	str	r3, [r0, #40]	; 0x28
    a6ea:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    a6ee:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    a6f2:	6185      	str	r5, [r0, #24]
    a6f4:	f7ff ffa8 	bl	a648 <__sfp>
    a6f8:	6060      	str	r0, [r4, #4]
    a6fa:	4620      	mov	r0, r4
    a6fc:	f7ff ffa4 	bl	a648 <__sfp>
    a700:	60a0      	str	r0, [r4, #8]
    a702:	4620      	mov	r0, r4
    a704:	f7ff ffa0 	bl	a648 <__sfp>
    a708:	4632      	mov	r2, r6
    a70a:	2104      	movs	r1, #4
    a70c:	4623      	mov	r3, r4
    a70e:	60e0      	str	r0, [r4, #12]
    a710:	6860      	ldr	r0, [r4, #4]
    a712:	f7ff ff59 	bl	a5c8 <std>
    a716:	462a      	mov	r2, r5
    a718:	68a0      	ldr	r0, [r4, #8]
    a71a:	2109      	movs	r1, #9
    a71c:	4623      	mov	r3, r4
    a71e:	f7ff ff53 	bl	a5c8 <std>
    a722:	4623      	mov	r3, r4
    a724:	68e0      	ldr	r0, [r4, #12]
    a726:	2112      	movs	r1, #18
    a728:	2202      	movs	r2, #2
    a72a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    a72e:	e74b      	b.n	a5c8 <std>

0000a730 <_malloc_trim_r>:
    a730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a732:	f240 1470 	movw	r4, #368	; 0x170
    a736:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a73a:	460f      	mov	r7, r1
    a73c:	4605      	mov	r5, r0
    a73e:	f001 f867 	bl	b810 <__malloc_lock>
    a742:	68a3      	ldr	r3, [r4, #8]
    a744:	685e      	ldr	r6, [r3, #4]
    a746:	f026 0603 	bic.w	r6, r6, #3
    a74a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    a74e:	330f      	adds	r3, #15
    a750:	1bdf      	subs	r7, r3, r7
    a752:	0b3f      	lsrs	r7, r7, #12
    a754:	3f01      	subs	r7, #1
    a756:	033f      	lsls	r7, r7, #12
    a758:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    a75c:	db07      	blt.n	a76e <_malloc_trim_r+0x3e>
    a75e:	2100      	movs	r1, #0
    a760:	4628      	mov	r0, r5
    a762:	f001 feff 	bl	c564 <_sbrk_r>
    a766:	68a3      	ldr	r3, [r4, #8]
    a768:	18f3      	adds	r3, r6, r3
    a76a:	4283      	cmp	r3, r0
    a76c:	d004      	beq.n	a778 <_malloc_trim_r+0x48>
    a76e:	4628      	mov	r0, r5
    a770:	f001 f850 	bl	b814 <__malloc_unlock>
    a774:	2000      	movs	r0, #0
    a776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a778:	4279      	negs	r1, r7
    a77a:	4628      	mov	r0, r5
    a77c:	f001 fef2 	bl	c564 <_sbrk_r>
    a780:	f1b0 3fff 	cmp.w	r0, #4294967295
    a784:	d010      	beq.n	a7a8 <_malloc_trim_r+0x78>
    a786:	68a2      	ldr	r2, [r4, #8]
    a788:	f240 53b0 	movw	r3, #1456	; 0x5b0
    a78c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a790:	1bf6      	subs	r6, r6, r7
    a792:	f046 0601 	orr.w	r6, r6, #1
    a796:	4628      	mov	r0, r5
    a798:	6056      	str	r6, [r2, #4]
    a79a:	681a      	ldr	r2, [r3, #0]
    a79c:	1bd7      	subs	r7, r2, r7
    a79e:	601f      	str	r7, [r3, #0]
    a7a0:	f001 f838 	bl	b814 <__malloc_unlock>
    a7a4:	2001      	movs	r0, #1
    a7a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a7a8:	2100      	movs	r1, #0
    a7aa:	4628      	mov	r0, r5
    a7ac:	f001 feda 	bl	c564 <_sbrk_r>
    a7b0:	68a3      	ldr	r3, [r4, #8]
    a7b2:	1ac2      	subs	r2, r0, r3
    a7b4:	2a0f      	cmp	r2, #15
    a7b6:	ddda      	ble.n	a76e <_malloc_trim_r+0x3e>
    a7b8:	f240 5478 	movw	r4, #1400	; 0x578
    a7bc:	f240 51b0 	movw	r1, #1456	; 0x5b0
    a7c0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a7c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
    a7c8:	f042 0201 	orr.w	r2, r2, #1
    a7cc:	6824      	ldr	r4, [r4, #0]
    a7ce:	1b00      	subs	r0, r0, r4
    a7d0:	6008      	str	r0, [r1, #0]
    a7d2:	605a      	str	r2, [r3, #4]
    a7d4:	e7cb      	b.n	a76e <_malloc_trim_r+0x3e>
    a7d6:	bf00      	nop

0000a7d8 <_free_r>:
    a7d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a7dc:	4605      	mov	r5, r0
    a7de:	460c      	mov	r4, r1
    a7e0:	2900      	cmp	r1, #0
    a7e2:	f000 8088 	beq.w	a8f6 <_free_r+0x11e>
    a7e6:	f001 f813 	bl	b810 <__malloc_lock>
    a7ea:	f1a4 0208 	sub.w	r2, r4, #8
    a7ee:	f240 1070 	movw	r0, #368	; 0x170
    a7f2:	6856      	ldr	r6, [r2, #4]
    a7f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a7f8:	f026 0301 	bic.w	r3, r6, #1
    a7fc:	f8d0 c008 	ldr.w	ip, [r0, #8]
    a800:	18d1      	adds	r1, r2, r3
    a802:	458c      	cmp	ip, r1
    a804:	684f      	ldr	r7, [r1, #4]
    a806:	f027 0703 	bic.w	r7, r7, #3
    a80a:	f000 8095 	beq.w	a938 <_free_r+0x160>
    a80e:	f016 0601 	ands.w	r6, r6, #1
    a812:	604f      	str	r7, [r1, #4]
    a814:	d05f      	beq.n	a8d6 <_free_r+0xfe>
    a816:	2600      	movs	r6, #0
    a818:	19cc      	adds	r4, r1, r7
    a81a:	6864      	ldr	r4, [r4, #4]
    a81c:	f014 0f01 	tst.w	r4, #1
    a820:	d106      	bne.n	a830 <_free_r+0x58>
    a822:	19db      	adds	r3, r3, r7
    a824:	2e00      	cmp	r6, #0
    a826:	d07a      	beq.n	a91e <_free_r+0x146>
    a828:	688c      	ldr	r4, [r1, #8]
    a82a:	68c9      	ldr	r1, [r1, #12]
    a82c:	608c      	str	r4, [r1, #8]
    a82e:	60e1      	str	r1, [r4, #12]
    a830:	f043 0101 	orr.w	r1, r3, #1
    a834:	50d3      	str	r3, [r2, r3]
    a836:	6051      	str	r1, [r2, #4]
    a838:	2e00      	cmp	r6, #0
    a83a:	d147      	bne.n	a8cc <_free_r+0xf4>
    a83c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    a840:	d35b      	bcc.n	a8fa <_free_r+0x122>
    a842:	0a59      	lsrs	r1, r3, #9
    a844:	2904      	cmp	r1, #4
    a846:	bf9e      	ittt	ls
    a848:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    a84c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    a850:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    a854:	d928      	bls.n	a8a8 <_free_r+0xd0>
    a856:	2914      	cmp	r1, #20
    a858:	bf9c      	itt	ls
    a85a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    a85e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    a862:	d921      	bls.n	a8a8 <_free_r+0xd0>
    a864:	2954      	cmp	r1, #84	; 0x54
    a866:	bf9e      	ittt	ls
    a868:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    a86c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    a870:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    a874:	d918      	bls.n	a8a8 <_free_r+0xd0>
    a876:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    a87a:	bf9e      	ittt	ls
    a87c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    a880:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    a884:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    a888:	d90e      	bls.n	a8a8 <_free_r+0xd0>
    a88a:	f240 5c54 	movw	ip, #1364	; 0x554
    a88e:	4561      	cmp	r1, ip
    a890:	bf95      	itete	ls
    a892:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    a896:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    a89a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    a89e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    a8a2:	bf98      	it	ls
    a8a4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    a8a8:	1904      	adds	r4, r0, r4
    a8aa:	68a1      	ldr	r1, [r4, #8]
    a8ac:	42a1      	cmp	r1, r4
    a8ae:	d103      	bne.n	a8b8 <_free_r+0xe0>
    a8b0:	e064      	b.n	a97c <_free_r+0x1a4>
    a8b2:	6889      	ldr	r1, [r1, #8]
    a8b4:	428c      	cmp	r4, r1
    a8b6:	d004      	beq.n	a8c2 <_free_r+0xea>
    a8b8:	6848      	ldr	r0, [r1, #4]
    a8ba:	f020 0003 	bic.w	r0, r0, #3
    a8be:	4283      	cmp	r3, r0
    a8c0:	d3f7      	bcc.n	a8b2 <_free_r+0xda>
    a8c2:	68cb      	ldr	r3, [r1, #12]
    a8c4:	60d3      	str	r3, [r2, #12]
    a8c6:	6091      	str	r1, [r2, #8]
    a8c8:	60ca      	str	r2, [r1, #12]
    a8ca:	609a      	str	r2, [r3, #8]
    a8cc:	4628      	mov	r0, r5
    a8ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    a8d2:	f000 bf9f 	b.w	b814 <__malloc_unlock>
    a8d6:	f854 4c08 	ldr.w	r4, [r4, #-8]
    a8da:	f100 0c08 	add.w	ip, r0, #8
    a8de:	1b12      	subs	r2, r2, r4
    a8e0:	191b      	adds	r3, r3, r4
    a8e2:	6894      	ldr	r4, [r2, #8]
    a8e4:	4564      	cmp	r4, ip
    a8e6:	d047      	beq.n	a978 <_free_r+0x1a0>
    a8e8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    a8ec:	f8cc 4008 	str.w	r4, [ip, #8]
    a8f0:	f8c4 c00c 	str.w	ip, [r4, #12]
    a8f4:	e790      	b.n	a818 <_free_r+0x40>
    a8f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a8fa:	08db      	lsrs	r3, r3, #3
    a8fc:	f04f 0c01 	mov.w	ip, #1
    a900:	6846      	ldr	r6, [r0, #4]
    a902:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    a906:	109b      	asrs	r3, r3, #2
    a908:	fa0c f303 	lsl.w	r3, ip, r3
    a90c:	60d1      	str	r1, [r2, #12]
    a90e:	688c      	ldr	r4, [r1, #8]
    a910:	ea46 0303 	orr.w	r3, r6, r3
    a914:	6043      	str	r3, [r0, #4]
    a916:	6094      	str	r4, [r2, #8]
    a918:	60e2      	str	r2, [r4, #12]
    a91a:	608a      	str	r2, [r1, #8]
    a91c:	e7d6      	b.n	a8cc <_free_r+0xf4>
    a91e:	688c      	ldr	r4, [r1, #8]
    a920:	4f1c      	ldr	r7, [pc, #112]	; (a994 <_free_r+0x1bc>)
    a922:	42bc      	cmp	r4, r7
    a924:	d181      	bne.n	a82a <_free_r+0x52>
    a926:	50d3      	str	r3, [r2, r3]
    a928:	f043 0301 	orr.w	r3, r3, #1
    a92c:	60e2      	str	r2, [r4, #12]
    a92e:	60a2      	str	r2, [r4, #8]
    a930:	6053      	str	r3, [r2, #4]
    a932:	6094      	str	r4, [r2, #8]
    a934:	60d4      	str	r4, [r2, #12]
    a936:	e7c9      	b.n	a8cc <_free_r+0xf4>
    a938:	18fb      	adds	r3, r7, r3
    a93a:	f016 0f01 	tst.w	r6, #1
    a93e:	d107      	bne.n	a950 <_free_r+0x178>
    a940:	f854 1c08 	ldr.w	r1, [r4, #-8]
    a944:	1a52      	subs	r2, r2, r1
    a946:	185b      	adds	r3, r3, r1
    a948:	68d4      	ldr	r4, [r2, #12]
    a94a:	6891      	ldr	r1, [r2, #8]
    a94c:	60a1      	str	r1, [r4, #8]
    a94e:	60cc      	str	r4, [r1, #12]
    a950:	f240 517c 	movw	r1, #1404	; 0x57c
    a954:	6082      	str	r2, [r0, #8]
    a956:	f2c2 0100 	movt	r1, #8192	; 0x2000
    a95a:	f043 0001 	orr.w	r0, r3, #1
    a95e:	6050      	str	r0, [r2, #4]
    a960:	680a      	ldr	r2, [r1, #0]
    a962:	4293      	cmp	r3, r2
    a964:	d3b2      	bcc.n	a8cc <_free_r+0xf4>
    a966:	f240 53ac 	movw	r3, #1452	; 0x5ac
    a96a:	4628      	mov	r0, r5
    a96c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a970:	6819      	ldr	r1, [r3, #0]
    a972:	f7ff fedd 	bl	a730 <_malloc_trim_r>
    a976:	e7a9      	b.n	a8cc <_free_r+0xf4>
    a978:	2601      	movs	r6, #1
    a97a:	e74d      	b.n	a818 <_free_r+0x40>
    a97c:	2601      	movs	r6, #1
    a97e:	6844      	ldr	r4, [r0, #4]
    a980:	ea4f 0cac 	mov.w	ip, ip, asr #2
    a984:	460b      	mov	r3, r1
    a986:	fa06 fc0c 	lsl.w	ip, r6, ip
    a98a:	ea44 040c 	orr.w	r4, r4, ip
    a98e:	6044      	str	r4, [r0, #4]
    a990:	e798      	b.n	a8c4 <_free_r+0xec>
    a992:	bf00      	nop
    a994:	20000178 	.word	0x20000178

0000a998 <__sfvwrite_r>:
    a998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a99c:	6893      	ldr	r3, [r2, #8]
    a99e:	b085      	sub	sp, #20
    a9a0:	4690      	mov	r8, r2
    a9a2:	460c      	mov	r4, r1
    a9a4:	9003      	str	r0, [sp, #12]
    a9a6:	2b00      	cmp	r3, #0
    a9a8:	d064      	beq.n	aa74 <__sfvwrite_r+0xdc>
    a9aa:	8988      	ldrh	r0, [r1, #12]
    a9ac:	fa1f fa80 	uxth.w	sl, r0
    a9b0:	f01a 0f08 	tst.w	sl, #8
    a9b4:	f000 80a0 	beq.w	aaf8 <__sfvwrite_r+0x160>
    a9b8:	690b      	ldr	r3, [r1, #16]
    a9ba:	2b00      	cmp	r3, #0
    a9bc:	f000 809c 	beq.w	aaf8 <__sfvwrite_r+0x160>
    a9c0:	f01a 0b02 	ands.w	fp, sl, #2
    a9c4:	f8d8 5000 	ldr.w	r5, [r8]
    a9c8:	bf1c      	itt	ne
    a9ca:	f04f 0a00 	movne.w	sl, #0
    a9ce:	4657      	movne	r7, sl
    a9d0:	d136      	bne.n	aa40 <__sfvwrite_r+0xa8>
    a9d2:	f01a 0a01 	ands.w	sl, sl, #1
    a9d6:	bf1d      	ittte	ne
    a9d8:	46dc      	movne	ip, fp
    a9da:	46d9      	movne	r9, fp
    a9dc:	465f      	movne	r7, fp
    a9de:	4656      	moveq	r6, sl
    a9e0:	d152      	bne.n	aa88 <__sfvwrite_r+0xf0>
    a9e2:	b326      	cbz	r6, aa2e <__sfvwrite_r+0x96>
    a9e4:	b280      	uxth	r0, r0
    a9e6:	68a7      	ldr	r7, [r4, #8]
    a9e8:	f410 7f00 	tst.w	r0, #512	; 0x200
    a9ec:	f000 808f 	beq.w	ab0e <__sfvwrite_r+0x176>
    a9f0:	42be      	cmp	r6, r7
    a9f2:	46bb      	mov	fp, r7
    a9f4:	f080 80a7 	bcs.w	ab46 <__sfvwrite_r+0x1ae>
    a9f8:	6820      	ldr	r0, [r4, #0]
    a9fa:	4637      	mov	r7, r6
    a9fc:	46b3      	mov	fp, r6
    a9fe:	465a      	mov	r2, fp
    aa00:	4651      	mov	r1, sl
    aa02:	f000 fe3f 	bl	b684 <memmove>
    aa06:	68a2      	ldr	r2, [r4, #8]
    aa08:	6823      	ldr	r3, [r4, #0]
    aa0a:	46b1      	mov	r9, r6
    aa0c:	1bd7      	subs	r7, r2, r7
    aa0e:	60a7      	str	r7, [r4, #8]
    aa10:	4637      	mov	r7, r6
    aa12:	445b      	add	r3, fp
    aa14:	6023      	str	r3, [r4, #0]
    aa16:	f8d8 3008 	ldr.w	r3, [r8, #8]
    aa1a:	ebc9 0606 	rsb	r6, r9, r6
    aa1e:	44ca      	add	sl, r9
    aa20:	1bdf      	subs	r7, r3, r7
    aa22:	f8c8 7008 	str.w	r7, [r8, #8]
    aa26:	b32f      	cbz	r7, aa74 <__sfvwrite_r+0xdc>
    aa28:	89a0      	ldrh	r0, [r4, #12]
    aa2a:	2e00      	cmp	r6, #0
    aa2c:	d1da      	bne.n	a9e4 <__sfvwrite_r+0x4c>
    aa2e:	f8d5 a000 	ldr.w	sl, [r5]
    aa32:	686e      	ldr	r6, [r5, #4]
    aa34:	3508      	adds	r5, #8
    aa36:	e7d4      	b.n	a9e2 <__sfvwrite_r+0x4a>
    aa38:	f8d5 a000 	ldr.w	sl, [r5]
    aa3c:	686f      	ldr	r7, [r5, #4]
    aa3e:	3508      	adds	r5, #8
    aa40:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    aa44:	bf34      	ite	cc
    aa46:	463b      	movcc	r3, r7
    aa48:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    aa4c:	4652      	mov	r2, sl
    aa4e:	9803      	ldr	r0, [sp, #12]
    aa50:	2f00      	cmp	r7, #0
    aa52:	d0f1      	beq.n	aa38 <__sfvwrite_r+0xa0>
    aa54:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    aa56:	6a21      	ldr	r1, [r4, #32]
    aa58:	47b0      	blx	r6
    aa5a:	2800      	cmp	r0, #0
    aa5c:	4482      	add	sl, r0
    aa5e:	ebc0 0707 	rsb	r7, r0, r7
    aa62:	f340 80ec 	ble.w	ac3e <__sfvwrite_r+0x2a6>
    aa66:	f8d8 3008 	ldr.w	r3, [r8, #8]
    aa6a:	1a18      	subs	r0, r3, r0
    aa6c:	f8c8 0008 	str.w	r0, [r8, #8]
    aa70:	2800      	cmp	r0, #0
    aa72:	d1e5      	bne.n	aa40 <__sfvwrite_r+0xa8>
    aa74:	2000      	movs	r0, #0
    aa76:	b005      	add	sp, #20
    aa78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    aa7c:	f8d5 9000 	ldr.w	r9, [r5]
    aa80:	f04f 0c00 	mov.w	ip, #0
    aa84:	686f      	ldr	r7, [r5, #4]
    aa86:	3508      	adds	r5, #8
    aa88:	2f00      	cmp	r7, #0
    aa8a:	d0f7      	beq.n	aa7c <__sfvwrite_r+0xe4>
    aa8c:	f1bc 0f00 	cmp.w	ip, #0
    aa90:	f000 80b5 	beq.w	abfe <__sfvwrite_r+0x266>
    aa94:	6963      	ldr	r3, [r4, #20]
    aa96:	45bb      	cmp	fp, r7
    aa98:	bf34      	ite	cc
    aa9a:	46da      	movcc	sl, fp
    aa9c:	46ba      	movcs	sl, r7
    aa9e:	68a6      	ldr	r6, [r4, #8]
    aaa0:	6820      	ldr	r0, [r4, #0]
    aaa2:	6922      	ldr	r2, [r4, #16]
    aaa4:	199e      	adds	r6, r3, r6
    aaa6:	4290      	cmp	r0, r2
    aaa8:	bf94      	ite	ls
    aaaa:	2200      	movls	r2, #0
    aaac:	2201      	movhi	r2, #1
    aaae:	45b2      	cmp	sl, r6
    aab0:	bfd4      	ite	le
    aab2:	2200      	movle	r2, #0
    aab4:	f002 0201 	andgt.w	r2, r2, #1
    aab8:	2a00      	cmp	r2, #0
    aaba:	f040 80ae 	bne.w	ac1a <__sfvwrite_r+0x282>
    aabe:	459a      	cmp	sl, r3
    aac0:	f2c0 8082 	blt.w	abc8 <__sfvwrite_r+0x230>
    aac4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    aac6:	464a      	mov	r2, r9
    aac8:	f8cd c004 	str.w	ip, [sp, #4]
    aacc:	9803      	ldr	r0, [sp, #12]
    aace:	6a21      	ldr	r1, [r4, #32]
    aad0:	47b0      	blx	r6
    aad2:	f8dd c004 	ldr.w	ip, [sp, #4]
    aad6:	1e06      	subs	r6, r0, #0
    aad8:	f340 80b1 	ble.w	ac3e <__sfvwrite_r+0x2a6>
    aadc:	ebbb 0b06 	subs.w	fp, fp, r6
    aae0:	f000 8086 	beq.w	abf0 <__sfvwrite_r+0x258>
    aae4:	f8d8 3008 	ldr.w	r3, [r8, #8]
    aae8:	44b1      	add	r9, r6
    aaea:	1bbf      	subs	r7, r7, r6
    aaec:	1b9e      	subs	r6, r3, r6
    aaee:	f8c8 6008 	str.w	r6, [r8, #8]
    aaf2:	2e00      	cmp	r6, #0
    aaf4:	d1c8      	bne.n	aa88 <__sfvwrite_r+0xf0>
    aaf6:	e7bd      	b.n	aa74 <__sfvwrite_r+0xdc>
    aaf8:	9803      	ldr	r0, [sp, #12]
    aafa:	4621      	mov	r1, r4
    aafc:	f7fe fc1a 	bl	9334 <__swsetup_r>
    ab00:	2800      	cmp	r0, #0
    ab02:	f040 80d4 	bne.w	acae <__sfvwrite_r+0x316>
    ab06:	89a0      	ldrh	r0, [r4, #12]
    ab08:	fa1f fa80 	uxth.w	sl, r0
    ab0c:	e758      	b.n	a9c0 <__sfvwrite_r+0x28>
    ab0e:	6820      	ldr	r0, [r4, #0]
    ab10:	46b9      	mov	r9, r7
    ab12:	6923      	ldr	r3, [r4, #16]
    ab14:	4298      	cmp	r0, r3
    ab16:	bf94      	ite	ls
    ab18:	2300      	movls	r3, #0
    ab1a:	2301      	movhi	r3, #1
    ab1c:	42b7      	cmp	r7, r6
    ab1e:	bf2c      	ite	cs
    ab20:	2300      	movcs	r3, #0
    ab22:	f003 0301 	andcc.w	r3, r3, #1
    ab26:	2b00      	cmp	r3, #0
    ab28:	f040 809d 	bne.w	ac66 <__sfvwrite_r+0x2ce>
    ab2c:	6963      	ldr	r3, [r4, #20]
    ab2e:	429e      	cmp	r6, r3
    ab30:	f0c0 808c 	bcc.w	ac4c <__sfvwrite_r+0x2b4>
    ab34:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    ab36:	4652      	mov	r2, sl
    ab38:	9803      	ldr	r0, [sp, #12]
    ab3a:	6a21      	ldr	r1, [r4, #32]
    ab3c:	47b8      	blx	r7
    ab3e:	1e07      	subs	r7, r0, #0
    ab40:	dd7d      	ble.n	ac3e <__sfvwrite_r+0x2a6>
    ab42:	46b9      	mov	r9, r7
    ab44:	e767      	b.n	aa16 <__sfvwrite_r+0x7e>
    ab46:	f410 6f90 	tst.w	r0, #1152	; 0x480
    ab4a:	bf08      	it	eq
    ab4c:	6820      	ldreq	r0, [r4, #0]
    ab4e:	f43f af56 	beq.w	a9fe <__sfvwrite_r+0x66>
    ab52:	6962      	ldr	r2, [r4, #20]
    ab54:	6921      	ldr	r1, [r4, #16]
    ab56:	6823      	ldr	r3, [r4, #0]
    ab58:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    ab5c:	1a5b      	subs	r3, r3, r1
    ab5e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    ab62:	f103 0c01 	add.w	ip, r3, #1
    ab66:	44b4      	add	ip, r6
    ab68:	ea4f 0969 	mov.w	r9, r9, asr #1
    ab6c:	45e1      	cmp	r9, ip
    ab6e:	464a      	mov	r2, r9
    ab70:	bf3c      	itt	cc
    ab72:	46e1      	movcc	r9, ip
    ab74:	464a      	movcc	r2, r9
    ab76:	f410 6f80 	tst.w	r0, #1024	; 0x400
    ab7a:	f000 8083 	beq.w	ac84 <__sfvwrite_r+0x2ec>
    ab7e:	4611      	mov	r1, r2
    ab80:	9803      	ldr	r0, [sp, #12]
    ab82:	9302      	str	r3, [sp, #8]
    ab84:	f000 f9aa 	bl	aedc <_malloc_r>
    ab88:	9b02      	ldr	r3, [sp, #8]
    ab8a:	2800      	cmp	r0, #0
    ab8c:	f000 8099 	beq.w	acc2 <__sfvwrite_r+0x32a>
    ab90:	461a      	mov	r2, r3
    ab92:	6921      	ldr	r1, [r4, #16]
    ab94:	9302      	str	r3, [sp, #8]
    ab96:	9001      	str	r0, [sp, #4]
    ab98:	f000 fcac 	bl	b4f4 <memcpy>
    ab9c:	89a2      	ldrh	r2, [r4, #12]
    ab9e:	9b02      	ldr	r3, [sp, #8]
    aba0:	f8dd c004 	ldr.w	ip, [sp, #4]
    aba4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    aba8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    abac:	81a2      	strh	r2, [r4, #12]
    abae:	ebc3 0209 	rsb	r2, r3, r9
    abb2:	eb0c 0003 	add.w	r0, ip, r3
    abb6:	4637      	mov	r7, r6
    abb8:	46b3      	mov	fp, r6
    abba:	60a2      	str	r2, [r4, #8]
    abbc:	f8c4 c010 	str.w	ip, [r4, #16]
    abc0:	6020      	str	r0, [r4, #0]
    abc2:	f8c4 9014 	str.w	r9, [r4, #20]
    abc6:	e71a      	b.n	a9fe <__sfvwrite_r+0x66>
    abc8:	4652      	mov	r2, sl
    abca:	4649      	mov	r1, r9
    abcc:	4656      	mov	r6, sl
    abce:	f8cd c004 	str.w	ip, [sp, #4]
    abd2:	f000 fd57 	bl	b684 <memmove>
    abd6:	68a2      	ldr	r2, [r4, #8]
    abd8:	6823      	ldr	r3, [r4, #0]
    abda:	ebbb 0b06 	subs.w	fp, fp, r6
    abde:	ebca 0202 	rsb	r2, sl, r2
    abe2:	f8dd c004 	ldr.w	ip, [sp, #4]
    abe6:	4453      	add	r3, sl
    abe8:	60a2      	str	r2, [r4, #8]
    abea:	6023      	str	r3, [r4, #0]
    abec:	f47f af7a 	bne.w	aae4 <__sfvwrite_r+0x14c>
    abf0:	9803      	ldr	r0, [sp, #12]
    abf2:	4621      	mov	r1, r4
    abf4:	f7ff fbfc 	bl	a3f0 <_fflush_r>
    abf8:	bb08      	cbnz	r0, ac3e <__sfvwrite_r+0x2a6>
    abfa:	46dc      	mov	ip, fp
    abfc:	e772      	b.n	aae4 <__sfvwrite_r+0x14c>
    abfe:	4648      	mov	r0, r9
    ac00:	210a      	movs	r1, #10
    ac02:	463a      	mov	r2, r7
    ac04:	f000 fc3c 	bl	b480 <memchr>
    ac08:	2800      	cmp	r0, #0
    ac0a:	d04b      	beq.n	aca4 <__sfvwrite_r+0x30c>
    ac0c:	f100 0b01 	add.w	fp, r0, #1
    ac10:	f04f 0c01 	mov.w	ip, #1
    ac14:	ebc9 0b0b 	rsb	fp, r9, fp
    ac18:	e73c      	b.n	aa94 <__sfvwrite_r+0xfc>
    ac1a:	4649      	mov	r1, r9
    ac1c:	4632      	mov	r2, r6
    ac1e:	f8cd c004 	str.w	ip, [sp, #4]
    ac22:	f000 fd2f 	bl	b684 <memmove>
    ac26:	6823      	ldr	r3, [r4, #0]
    ac28:	4621      	mov	r1, r4
    ac2a:	9803      	ldr	r0, [sp, #12]
    ac2c:	199b      	adds	r3, r3, r6
    ac2e:	6023      	str	r3, [r4, #0]
    ac30:	f7ff fbde 	bl	a3f0 <_fflush_r>
    ac34:	f8dd c004 	ldr.w	ip, [sp, #4]
    ac38:	2800      	cmp	r0, #0
    ac3a:	f43f af4f 	beq.w	aadc <__sfvwrite_r+0x144>
    ac3e:	89a3      	ldrh	r3, [r4, #12]
    ac40:	f04f 30ff 	mov.w	r0, #4294967295
    ac44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    ac48:	81a3      	strh	r3, [r4, #12]
    ac4a:	e714      	b.n	aa76 <__sfvwrite_r+0xde>
    ac4c:	4632      	mov	r2, r6
    ac4e:	4651      	mov	r1, sl
    ac50:	f000 fd18 	bl	b684 <memmove>
    ac54:	68a2      	ldr	r2, [r4, #8]
    ac56:	6823      	ldr	r3, [r4, #0]
    ac58:	4637      	mov	r7, r6
    ac5a:	1b92      	subs	r2, r2, r6
    ac5c:	46b1      	mov	r9, r6
    ac5e:	199b      	adds	r3, r3, r6
    ac60:	60a2      	str	r2, [r4, #8]
    ac62:	6023      	str	r3, [r4, #0]
    ac64:	e6d7      	b.n	aa16 <__sfvwrite_r+0x7e>
    ac66:	4651      	mov	r1, sl
    ac68:	463a      	mov	r2, r7
    ac6a:	f000 fd0b 	bl	b684 <memmove>
    ac6e:	6823      	ldr	r3, [r4, #0]
    ac70:	9803      	ldr	r0, [sp, #12]
    ac72:	4621      	mov	r1, r4
    ac74:	19db      	adds	r3, r3, r7
    ac76:	6023      	str	r3, [r4, #0]
    ac78:	f7ff fbba 	bl	a3f0 <_fflush_r>
    ac7c:	2800      	cmp	r0, #0
    ac7e:	f43f aeca 	beq.w	aa16 <__sfvwrite_r+0x7e>
    ac82:	e7dc      	b.n	ac3e <__sfvwrite_r+0x2a6>
    ac84:	9803      	ldr	r0, [sp, #12]
    ac86:	9302      	str	r3, [sp, #8]
    ac88:	f001 fa72 	bl	c170 <_realloc_r>
    ac8c:	9b02      	ldr	r3, [sp, #8]
    ac8e:	4684      	mov	ip, r0
    ac90:	2800      	cmp	r0, #0
    ac92:	d18c      	bne.n	abae <__sfvwrite_r+0x216>
    ac94:	6921      	ldr	r1, [r4, #16]
    ac96:	9803      	ldr	r0, [sp, #12]
    ac98:	f7ff fd9e 	bl	a7d8 <_free_r>
    ac9c:	9903      	ldr	r1, [sp, #12]
    ac9e:	230c      	movs	r3, #12
    aca0:	600b      	str	r3, [r1, #0]
    aca2:	e7cc      	b.n	ac3e <__sfvwrite_r+0x2a6>
    aca4:	f107 0b01 	add.w	fp, r7, #1
    aca8:	f04f 0c01 	mov.w	ip, #1
    acac:	e6f2      	b.n	aa94 <__sfvwrite_r+0xfc>
    acae:	9903      	ldr	r1, [sp, #12]
    acb0:	2209      	movs	r2, #9
    acb2:	89a3      	ldrh	r3, [r4, #12]
    acb4:	f04f 30ff 	mov.w	r0, #4294967295
    acb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    acbc:	600a      	str	r2, [r1, #0]
    acbe:	81a3      	strh	r3, [r4, #12]
    acc0:	e6d9      	b.n	aa76 <__sfvwrite_r+0xde>
    acc2:	9a03      	ldr	r2, [sp, #12]
    acc4:	230c      	movs	r3, #12
    acc6:	6013      	str	r3, [r2, #0]
    acc8:	e7b9      	b.n	ac3e <__sfvwrite_r+0x2a6>
    acca:	bf00      	nop

0000accc <_fwalk_reent>:
    accc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    acd0:	4607      	mov	r7, r0
    acd2:	468a      	mov	sl, r1
    acd4:	f7ff fc48 	bl	a568 <__sfp_lock_acquire>
    acd8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    acdc:	bf08      	it	eq
    acde:	46b0      	moveq	r8, r6
    ace0:	d018      	beq.n	ad14 <_fwalk_reent+0x48>
    ace2:	f04f 0800 	mov.w	r8, #0
    ace6:	6875      	ldr	r5, [r6, #4]
    ace8:	68b4      	ldr	r4, [r6, #8]
    acea:	3d01      	subs	r5, #1
    acec:	d40f      	bmi.n	ad0e <_fwalk_reent+0x42>
    acee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    acf2:	b14b      	cbz	r3, ad08 <_fwalk_reent+0x3c>
    acf4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    acf8:	4621      	mov	r1, r4
    acfa:	4638      	mov	r0, r7
    acfc:	f1b3 3fff 	cmp.w	r3, #4294967295
    ad00:	d002      	beq.n	ad08 <_fwalk_reent+0x3c>
    ad02:	47d0      	blx	sl
    ad04:	ea48 0800 	orr.w	r8, r8, r0
    ad08:	3468      	adds	r4, #104	; 0x68
    ad0a:	3d01      	subs	r5, #1
    ad0c:	d5ef      	bpl.n	acee <_fwalk_reent+0x22>
    ad0e:	6836      	ldr	r6, [r6, #0]
    ad10:	2e00      	cmp	r6, #0
    ad12:	d1e8      	bne.n	ace6 <_fwalk_reent+0x1a>
    ad14:	f7ff fc2a 	bl	a56c <__sfp_lock_release>
    ad18:	4640      	mov	r0, r8
    ad1a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    ad1e:	bf00      	nop

0000ad20 <_fwalk>:
    ad20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ad24:	4606      	mov	r6, r0
    ad26:	4688      	mov	r8, r1
    ad28:	f7ff fc1e 	bl	a568 <__sfp_lock_acquire>
    ad2c:	36d8      	adds	r6, #216	; 0xd8
    ad2e:	bf08      	it	eq
    ad30:	4637      	moveq	r7, r6
    ad32:	d015      	beq.n	ad60 <_fwalk+0x40>
    ad34:	2700      	movs	r7, #0
    ad36:	6875      	ldr	r5, [r6, #4]
    ad38:	68b4      	ldr	r4, [r6, #8]
    ad3a:	3d01      	subs	r5, #1
    ad3c:	d40d      	bmi.n	ad5a <_fwalk+0x3a>
    ad3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    ad42:	b13b      	cbz	r3, ad54 <_fwalk+0x34>
    ad44:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    ad48:	4620      	mov	r0, r4
    ad4a:	f1b3 3fff 	cmp.w	r3, #4294967295
    ad4e:	d001      	beq.n	ad54 <_fwalk+0x34>
    ad50:	47c0      	blx	r8
    ad52:	4307      	orrs	r7, r0
    ad54:	3468      	adds	r4, #104	; 0x68
    ad56:	3d01      	subs	r5, #1
    ad58:	d5f1      	bpl.n	ad3e <_fwalk+0x1e>
    ad5a:	6836      	ldr	r6, [r6, #0]
    ad5c:	2e00      	cmp	r6, #0
    ad5e:	d1ea      	bne.n	ad36 <_fwalk+0x16>
    ad60:	f7ff fc04 	bl	a56c <__sfp_lock_release>
    ad64:	4638      	mov	r0, r7
    ad66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ad6a:	bf00      	nop

0000ad6c <__locale_charset>:
    ad6c:	f64d 23f8 	movw	r3, #56056	; 0xdaf8
    ad70:	f2c0 0300 	movt	r3, #0
    ad74:	6818      	ldr	r0, [r3, #0]
    ad76:	4770      	bx	lr

0000ad78 <_localeconv_r>:
    ad78:	4800      	ldr	r0, [pc, #0]	; (ad7c <_localeconv_r+0x4>)
    ad7a:	4770      	bx	lr
    ad7c:	0000dafc 	.word	0x0000dafc

0000ad80 <localeconv>:
    ad80:	4800      	ldr	r0, [pc, #0]	; (ad84 <localeconv+0x4>)
    ad82:	4770      	bx	lr
    ad84:	0000dafc 	.word	0x0000dafc

0000ad88 <_setlocale_r>:
    ad88:	b570      	push	{r4, r5, r6, lr}
    ad8a:	4605      	mov	r5, r0
    ad8c:	460e      	mov	r6, r1
    ad8e:	4614      	mov	r4, r2
    ad90:	b172      	cbz	r2, adb0 <_setlocale_r+0x28>
    ad92:	f64d 2120 	movw	r1, #55840	; 0xda20
    ad96:	4610      	mov	r0, r2
    ad98:	f2c0 0100 	movt	r1, #0
    ad9c:	f001 fc3e 	bl	c61c <strcmp>
    ada0:	b958      	cbnz	r0, adba <_setlocale_r+0x32>
    ada2:	f64d 2020 	movw	r0, #55840	; 0xda20
    ada6:	622c      	str	r4, [r5, #32]
    ada8:	f2c0 0000 	movt	r0, #0
    adac:	61ee      	str	r6, [r5, #28]
    adae:	bd70      	pop	{r4, r5, r6, pc}
    adb0:	f64d 2020 	movw	r0, #55840	; 0xda20
    adb4:	f2c0 0000 	movt	r0, #0
    adb8:	bd70      	pop	{r4, r5, r6, pc}
    adba:	f64d 2154 	movw	r1, #55892	; 0xda54
    adbe:	4620      	mov	r0, r4
    adc0:	f2c0 0100 	movt	r1, #0
    adc4:	f001 fc2a 	bl	c61c <strcmp>
    adc8:	2800      	cmp	r0, #0
    adca:	d0ea      	beq.n	ada2 <_setlocale_r+0x1a>
    adcc:	2000      	movs	r0, #0
    adce:	bd70      	pop	{r4, r5, r6, pc}

0000add0 <setlocale>:
    add0:	f240 036c 	movw	r3, #108	; 0x6c
    add4:	460a      	mov	r2, r1
    add6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adda:	4601      	mov	r1, r0
    addc:	6818      	ldr	r0, [r3, #0]
    adde:	e7d3      	b.n	ad88 <_setlocale_r>

0000ade0 <__smakebuf_r>:
    ade0:	898b      	ldrh	r3, [r1, #12]
    ade2:	b5f0      	push	{r4, r5, r6, r7, lr}
    ade4:	460c      	mov	r4, r1
    ade6:	b29a      	uxth	r2, r3
    ade8:	b091      	sub	sp, #68	; 0x44
    adea:	f012 0f02 	tst.w	r2, #2
    adee:	4605      	mov	r5, r0
    adf0:	d141      	bne.n	ae76 <__smakebuf_r+0x96>
    adf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    adf6:	2900      	cmp	r1, #0
    adf8:	db18      	blt.n	ae2c <__smakebuf_r+0x4c>
    adfa:	aa01      	add	r2, sp, #4
    adfc:	f001 fdd4 	bl	c9a8 <_fstat_r>
    ae00:	2800      	cmp	r0, #0
    ae02:	db11      	blt.n	ae28 <__smakebuf_r+0x48>
    ae04:	9b02      	ldr	r3, [sp, #8]
    ae06:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    ae0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    ae0e:	bf14      	ite	ne
    ae10:	2700      	movne	r7, #0
    ae12:	2701      	moveq	r7, #1
    ae14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    ae18:	d040      	beq.n	ae9c <__smakebuf_r+0xbc>
    ae1a:	89a3      	ldrh	r3, [r4, #12]
    ae1c:	f44f 6680 	mov.w	r6, #1024	; 0x400
    ae20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    ae24:	81a3      	strh	r3, [r4, #12]
    ae26:	e00b      	b.n	ae40 <__smakebuf_r+0x60>
    ae28:	89a3      	ldrh	r3, [r4, #12]
    ae2a:	b29a      	uxth	r2, r3
    ae2c:	f012 0f80 	tst.w	r2, #128	; 0x80
    ae30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    ae34:	bf0c      	ite	eq
    ae36:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    ae3a:	2640      	movne	r6, #64	; 0x40
    ae3c:	2700      	movs	r7, #0
    ae3e:	81a3      	strh	r3, [r4, #12]
    ae40:	4628      	mov	r0, r5
    ae42:	4631      	mov	r1, r6
    ae44:	f000 f84a 	bl	aedc <_malloc_r>
    ae48:	b170      	cbz	r0, ae68 <__smakebuf_r+0x88>
    ae4a:	89a1      	ldrh	r1, [r4, #12]
    ae4c:	f24a 52b1 	movw	r2, #42417	; 0xa5b1
    ae50:	f2c0 0200 	movt	r2, #0
    ae54:	6120      	str	r0, [r4, #16]
    ae56:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    ae5a:	6166      	str	r6, [r4, #20]
    ae5c:	62aa      	str	r2, [r5, #40]	; 0x28
    ae5e:	81a1      	strh	r1, [r4, #12]
    ae60:	6020      	str	r0, [r4, #0]
    ae62:	b97f      	cbnz	r7, ae84 <__smakebuf_r+0xa4>
    ae64:	b011      	add	sp, #68	; 0x44
    ae66:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ae68:	89a3      	ldrh	r3, [r4, #12]
    ae6a:	f413 7f00 	tst.w	r3, #512	; 0x200
    ae6e:	d1f9      	bne.n	ae64 <__smakebuf_r+0x84>
    ae70:	f043 0302 	orr.w	r3, r3, #2
    ae74:	81a3      	strh	r3, [r4, #12]
    ae76:	f104 0347 	add.w	r3, r4, #71	; 0x47
    ae7a:	6123      	str	r3, [r4, #16]
    ae7c:	6023      	str	r3, [r4, #0]
    ae7e:	2301      	movs	r3, #1
    ae80:	6163      	str	r3, [r4, #20]
    ae82:	e7ef      	b.n	ae64 <__smakebuf_r+0x84>
    ae84:	4628      	mov	r0, r5
    ae86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    ae8a:	f001 fda3 	bl	c9d4 <_isatty_r>
    ae8e:	2800      	cmp	r0, #0
    ae90:	d0e8      	beq.n	ae64 <__smakebuf_r+0x84>
    ae92:	89a3      	ldrh	r3, [r4, #12]
    ae94:	f043 0301 	orr.w	r3, r3, #1
    ae98:	81a3      	strh	r3, [r4, #12]
    ae9a:	e7e3      	b.n	ae64 <__smakebuf_r+0x84>
    ae9c:	f24c 5395 	movw	r3, #50581	; 0xc595
    aea0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    aea2:	f2c0 0300 	movt	r3, #0
    aea6:	429a      	cmp	r2, r3
    aea8:	d1b7      	bne.n	ae1a <__smakebuf_r+0x3a>
    aeaa:	89a2      	ldrh	r2, [r4, #12]
    aeac:	f44f 6380 	mov.w	r3, #1024	; 0x400
    aeb0:	461e      	mov	r6, r3
    aeb2:	6523      	str	r3, [r4, #80]	; 0x50
    aeb4:	ea42 0303 	orr.w	r3, r2, r3
    aeb8:	81a3      	strh	r3, [r4, #12]
    aeba:	e7c1      	b.n	ae40 <__smakebuf_r+0x60>

0000aebc <free>:
    aebc:	f240 036c 	movw	r3, #108	; 0x6c
    aec0:	4601      	mov	r1, r0
    aec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aec6:	6818      	ldr	r0, [r3, #0]
    aec8:	f7ff bc86 	b.w	a7d8 <_free_r>

0000aecc <malloc>:
    aecc:	f240 036c 	movw	r3, #108	; 0x6c
    aed0:	4601      	mov	r1, r0
    aed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aed6:	6818      	ldr	r0, [r3, #0]
    aed8:	f000 b800 	b.w	aedc <_malloc_r>

0000aedc <_malloc_r>:
    aedc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    aee0:	f101 040b 	add.w	r4, r1, #11
    aee4:	2c16      	cmp	r4, #22
    aee6:	b083      	sub	sp, #12
    aee8:	4606      	mov	r6, r0
    aeea:	d82f      	bhi.n	af4c <_malloc_r+0x70>
    aeec:	2300      	movs	r3, #0
    aeee:	2410      	movs	r4, #16
    aef0:	428c      	cmp	r4, r1
    aef2:	bf2c      	ite	cs
    aef4:	4619      	movcs	r1, r3
    aef6:	f043 0101 	orrcc.w	r1, r3, #1
    aefa:	2900      	cmp	r1, #0
    aefc:	d130      	bne.n	af60 <_malloc_r+0x84>
    aefe:	4630      	mov	r0, r6
    af00:	f000 fc86 	bl	b810 <__malloc_lock>
    af04:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    af08:	d22e      	bcs.n	af68 <_malloc_r+0x8c>
    af0a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    af0e:	f240 1570 	movw	r5, #368	; 0x170
    af12:	f2c2 0500 	movt	r5, #8192	; 0x2000
    af16:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    af1a:	68d3      	ldr	r3, [r2, #12]
    af1c:	4293      	cmp	r3, r2
    af1e:	f000 8206 	beq.w	b32e <_malloc_r+0x452>
    af22:	685a      	ldr	r2, [r3, #4]
    af24:	f103 0508 	add.w	r5, r3, #8
    af28:	68d9      	ldr	r1, [r3, #12]
    af2a:	4630      	mov	r0, r6
    af2c:	f022 0c03 	bic.w	ip, r2, #3
    af30:	689a      	ldr	r2, [r3, #8]
    af32:	4463      	add	r3, ip
    af34:	685c      	ldr	r4, [r3, #4]
    af36:	608a      	str	r2, [r1, #8]
    af38:	f044 0401 	orr.w	r4, r4, #1
    af3c:	60d1      	str	r1, [r2, #12]
    af3e:	605c      	str	r4, [r3, #4]
    af40:	f000 fc68 	bl	b814 <__malloc_unlock>
    af44:	4628      	mov	r0, r5
    af46:	b003      	add	sp, #12
    af48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    af4c:	f024 0407 	bic.w	r4, r4, #7
    af50:	0fe3      	lsrs	r3, r4, #31
    af52:	428c      	cmp	r4, r1
    af54:	bf2c      	ite	cs
    af56:	4619      	movcs	r1, r3
    af58:	f043 0101 	orrcc.w	r1, r3, #1
    af5c:	2900      	cmp	r1, #0
    af5e:	d0ce      	beq.n	aefe <_malloc_r+0x22>
    af60:	230c      	movs	r3, #12
    af62:	2500      	movs	r5, #0
    af64:	6033      	str	r3, [r6, #0]
    af66:	e7ed      	b.n	af44 <_malloc_r+0x68>
    af68:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    af6c:	bf04      	itt	eq
    af6e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    af72:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    af76:	f040 8090 	bne.w	b09a <_malloc_r+0x1be>
    af7a:	f240 1570 	movw	r5, #368	; 0x170
    af7e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    af82:	1828      	adds	r0, r5, r0
    af84:	68c3      	ldr	r3, [r0, #12]
    af86:	4298      	cmp	r0, r3
    af88:	d106      	bne.n	af98 <_malloc_r+0xbc>
    af8a:	e00d      	b.n	afa8 <_malloc_r+0xcc>
    af8c:	2a00      	cmp	r2, #0
    af8e:	f280 816f 	bge.w	b270 <_malloc_r+0x394>
    af92:	68db      	ldr	r3, [r3, #12]
    af94:	4298      	cmp	r0, r3
    af96:	d007      	beq.n	afa8 <_malloc_r+0xcc>
    af98:	6859      	ldr	r1, [r3, #4]
    af9a:	f021 0103 	bic.w	r1, r1, #3
    af9e:	1b0a      	subs	r2, r1, r4
    afa0:	2a0f      	cmp	r2, #15
    afa2:	ddf3      	ble.n	af8c <_malloc_r+0xb0>
    afa4:	f10e 3eff 	add.w	lr, lr, #4294967295
    afa8:	f10e 0e01 	add.w	lr, lr, #1
    afac:	f240 1770 	movw	r7, #368	; 0x170
    afb0:	f2c2 0700 	movt	r7, #8192	; 0x2000
    afb4:	f107 0108 	add.w	r1, r7, #8
    afb8:	688b      	ldr	r3, [r1, #8]
    afba:	4299      	cmp	r1, r3
    afbc:	bf08      	it	eq
    afbe:	687a      	ldreq	r2, [r7, #4]
    afc0:	d026      	beq.n	b010 <_malloc_r+0x134>
    afc2:	685a      	ldr	r2, [r3, #4]
    afc4:	f022 0c03 	bic.w	ip, r2, #3
    afc8:	ebc4 020c 	rsb	r2, r4, ip
    afcc:	2a0f      	cmp	r2, #15
    afce:	f300 8194 	bgt.w	b2fa <_malloc_r+0x41e>
    afd2:	2a00      	cmp	r2, #0
    afd4:	60c9      	str	r1, [r1, #12]
    afd6:	6089      	str	r1, [r1, #8]
    afd8:	f280 8099 	bge.w	b10e <_malloc_r+0x232>
    afdc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    afe0:	f080 8165 	bcs.w	b2ae <_malloc_r+0x3d2>
    afe4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    afe8:	f04f 0a01 	mov.w	sl, #1
    afec:	687a      	ldr	r2, [r7, #4]
    afee:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    aff2:	ea4f 0cac 	mov.w	ip, ip, asr #2
    aff6:	fa0a fc0c 	lsl.w	ip, sl, ip
    affa:	60d8      	str	r0, [r3, #12]
    affc:	f8d0 8008 	ldr.w	r8, [r0, #8]
    b000:	ea4c 0202 	orr.w	r2, ip, r2
    b004:	607a      	str	r2, [r7, #4]
    b006:	f8c3 8008 	str.w	r8, [r3, #8]
    b00a:	f8c8 300c 	str.w	r3, [r8, #12]
    b00e:	6083      	str	r3, [r0, #8]
    b010:	f04f 0c01 	mov.w	ip, #1
    b014:	ea4f 03ae 	mov.w	r3, lr, asr #2
    b018:	fa0c fc03 	lsl.w	ip, ip, r3
    b01c:	4594      	cmp	ip, r2
    b01e:	f200 8082 	bhi.w	b126 <_malloc_r+0x24a>
    b022:	ea12 0f0c 	tst.w	r2, ip
    b026:	d108      	bne.n	b03a <_malloc_r+0x15e>
    b028:	f02e 0e03 	bic.w	lr, lr, #3
    b02c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    b030:	f10e 0e04 	add.w	lr, lr, #4
    b034:	ea12 0f0c 	tst.w	r2, ip
    b038:	d0f8      	beq.n	b02c <_malloc_r+0x150>
    b03a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    b03e:	46f2      	mov	sl, lr
    b040:	46c8      	mov	r8, r9
    b042:	f8d8 300c 	ldr.w	r3, [r8, #12]
    b046:	4598      	cmp	r8, r3
    b048:	d107      	bne.n	b05a <_malloc_r+0x17e>
    b04a:	e168      	b.n	b31e <_malloc_r+0x442>
    b04c:	2a00      	cmp	r2, #0
    b04e:	f280 8178 	bge.w	b342 <_malloc_r+0x466>
    b052:	68db      	ldr	r3, [r3, #12]
    b054:	4598      	cmp	r8, r3
    b056:	f000 8162 	beq.w	b31e <_malloc_r+0x442>
    b05a:	6858      	ldr	r0, [r3, #4]
    b05c:	f020 0003 	bic.w	r0, r0, #3
    b060:	1b02      	subs	r2, r0, r4
    b062:	2a0f      	cmp	r2, #15
    b064:	ddf2      	ble.n	b04c <_malloc_r+0x170>
    b066:	461d      	mov	r5, r3
    b068:	191f      	adds	r7, r3, r4
    b06a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    b06e:	f044 0e01 	orr.w	lr, r4, #1
    b072:	f855 4f08 	ldr.w	r4, [r5, #8]!
    b076:	4630      	mov	r0, r6
    b078:	50ba      	str	r2, [r7, r2]
    b07a:	f042 0201 	orr.w	r2, r2, #1
    b07e:	f8c3 e004 	str.w	lr, [r3, #4]
    b082:	f8cc 4008 	str.w	r4, [ip, #8]
    b086:	f8c4 c00c 	str.w	ip, [r4, #12]
    b08a:	608f      	str	r7, [r1, #8]
    b08c:	60cf      	str	r7, [r1, #12]
    b08e:	607a      	str	r2, [r7, #4]
    b090:	60b9      	str	r1, [r7, #8]
    b092:	60f9      	str	r1, [r7, #12]
    b094:	f000 fbbe 	bl	b814 <__malloc_unlock>
    b098:	e754      	b.n	af44 <_malloc_r+0x68>
    b09a:	f1be 0f04 	cmp.w	lr, #4
    b09e:	bf9e      	ittt	ls
    b0a0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    b0a4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    b0a8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    b0ac:	f67f af65 	bls.w	af7a <_malloc_r+0x9e>
    b0b0:	f1be 0f14 	cmp.w	lr, #20
    b0b4:	bf9c      	itt	ls
    b0b6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    b0ba:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    b0be:	f67f af5c 	bls.w	af7a <_malloc_r+0x9e>
    b0c2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    b0c6:	bf9e      	ittt	ls
    b0c8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    b0cc:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    b0d0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    b0d4:	f67f af51 	bls.w	af7a <_malloc_r+0x9e>
    b0d8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    b0dc:	bf9e      	ittt	ls
    b0de:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    b0e2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    b0e6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    b0ea:	f67f af46 	bls.w	af7a <_malloc_r+0x9e>
    b0ee:	f240 5354 	movw	r3, #1364	; 0x554
    b0f2:	459e      	cmp	lr, r3
    b0f4:	bf95      	itete	ls
    b0f6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    b0fa:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    b0fe:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    b102:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    b106:	bf98      	it	ls
    b108:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    b10c:	e735      	b.n	af7a <_malloc_r+0x9e>
    b10e:	eb03 020c 	add.w	r2, r3, ip
    b112:	f103 0508 	add.w	r5, r3, #8
    b116:	4630      	mov	r0, r6
    b118:	6853      	ldr	r3, [r2, #4]
    b11a:	f043 0301 	orr.w	r3, r3, #1
    b11e:	6053      	str	r3, [r2, #4]
    b120:	f000 fb78 	bl	b814 <__malloc_unlock>
    b124:	e70e      	b.n	af44 <_malloc_r+0x68>
    b126:	f8d7 8008 	ldr.w	r8, [r7, #8]
    b12a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    b12e:	f023 0903 	bic.w	r9, r3, #3
    b132:	ebc4 0209 	rsb	r2, r4, r9
    b136:	454c      	cmp	r4, r9
    b138:	bf94      	ite	ls
    b13a:	2300      	movls	r3, #0
    b13c:	2301      	movhi	r3, #1
    b13e:	2a0f      	cmp	r2, #15
    b140:	bfd8      	it	le
    b142:	f043 0301 	orrle.w	r3, r3, #1
    b146:	2b00      	cmp	r3, #0
    b148:	f000 80a1 	beq.w	b28e <_malloc_r+0x3b2>
    b14c:	f240 5bac 	movw	fp, #1452	; 0x5ac
    b150:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    b154:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    b158:	f8db 3000 	ldr.w	r3, [fp]
    b15c:	3310      	adds	r3, #16
    b15e:	191b      	adds	r3, r3, r4
    b160:	f1b2 3fff 	cmp.w	r2, #4294967295
    b164:	d006      	beq.n	b174 <_malloc_r+0x298>
    b166:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    b16a:	331f      	adds	r3, #31
    b16c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    b170:	f023 031f 	bic.w	r3, r3, #31
    b174:	4619      	mov	r1, r3
    b176:	4630      	mov	r0, r6
    b178:	9301      	str	r3, [sp, #4]
    b17a:	f001 f9f3 	bl	c564 <_sbrk_r>
    b17e:	9b01      	ldr	r3, [sp, #4]
    b180:	f1b0 3fff 	cmp.w	r0, #4294967295
    b184:	4682      	mov	sl, r0
    b186:	f000 80f4 	beq.w	b372 <_malloc_r+0x496>
    b18a:	eb08 0109 	add.w	r1, r8, r9
    b18e:	4281      	cmp	r1, r0
    b190:	f200 80ec 	bhi.w	b36c <_malloc_r+0x490>
    b194:	f8db 2004 	ldr.w	r2, [fp, #4]
    b198:	189a      	adds	r2, r3, r2
    b19a:	4551      	cmp	r1, sl
    b19c:	f8cb 2004 	str.w	r2, [fp, #4]
    b1a0:	f000 8145 	beq.w	b42e <_malloc_r+0x552>
    b1a4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    b1a8:	f240 1070 	movw	r0, #368	; 0x170
    b1ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    b1b0:	f1b5 3fff 	cmp.w	r5, #4294967295
    b1b4:	bf08      	it	eq
    b1b6:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    b1ba:	d003      	beq.n	b1c4 <_malloc_r+0x2e8>
    b1bc:	4452      	add	r2, sl
    b1be:	1a51      	subs	r1, r2, r1
    b1c0:	f8cb 1004 	str.w	r1, [fp, #4]
    b1c4:	f01a 0507 	ands.w	r5, sl, #7
    b1c8:	4630      	mov	r0, r6
    b1ca:	bf17      	itett	ne
    b1cc:	f1c5 0508 	rsbne	r5, r5, #8
    b1d0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    b1d4:	44aa      	addne	sl, r5
    b1d6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    b1da:	4453      	add	r3, sl
    b1dc:	051b      	lsls	r3, r3, #20
    b1de:	0d1b      	lsrs	r3, r3, #20
    b1e0:	1aed      	subs	r5, r5, r3
    b1e2:	4629      	mov	r1, r5
    b1e4:	f001 f9be 	bl	c564 <_sbrk_r>
    b1e8:	f1b0 3fff 	cmp.w	r0, #4294967295
    b1ec:	f000 812c 	beq.w	b448 <_malloc_r+0x56c>
    b1f0:	ebca 0100 	rsb	r1, sl, r0
    b1f4:	1949      	adds	r1, r1, r5
    b1f6:	f041 0101 	orr.w	r1, r1, #1
    b1fa:	f8db 2004 	ldr.w	r2, [fp, #4]
    b1fe:	f240 53ac 	movw	r3, #1452	; 0x5ac
    b202:	f8c7 a008 	str.w	sl, [r7, #8]
    b206:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b20a:	18aa      	adds	r2, r5, r2
    b20c:	45b8      	cmp	r8, r7
    b20e:	f8cb 2004 	str.w	r2, [fp, #4]
    b212:	f8ca 1004 	str.w	r1, [sl, #4]
    b216:	d017      	beq.n	b248 <_malloc_r+0x36c>
    b218:	f1b9 0f0f 	cmp.w	r9, #15
    b21c:	f240 80df 	bls.w	b3de <_malloc_r+0x502>
    b220:	f1a9 010c 	sub.w	r1, r9, #12
    b224:	2505      	movs	r5, #5
    b226:	f021 0107 	bic.w	r1, r1, #7
    b22a:	eb08 0001 	add.w	r0, r8, r1
    b22e:	290f      	cmp	r1, #15
    b230:	6085      	str	r5, [r0, #8]
    b232:	6045      	str	r5, [r0, #4]
    b234:	f8d8 0004 	ldr.w	r0, [r8, #4]
    b238:	f000 0001 	and.w	r0, r0, #1
    b23c:	ea41 0000 	orr.w	r0, r1, r0
    b240:	f8c8 0004 	str.w	r0, [r8, #4]
    b244:	f200 80ac 	bhi.w	b3a0 <_malloc_r+0x4c4>
    b248:	46d0      	mov	r8, sl
    b24a:	f240 53ac 	movw	r3, #1452	; 0x5ac
    b24e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    b252:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b256:	428a      	cmp	r2, r1
    b258:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    b25c:	bf88      	it	hi
    b25e:	62da      	strhi	r2, [r3, #44]	; 0x2c
    b260:	f240 53ac 	movw	r3, #1452	; 0x5ac
    b264:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b268:	428a      	cmp	r2, r1
    b26a:	bf88      	it	hi
    b26c:	631a      	strhi	r2, [r3, #48]	; 0x30
    b26e:	e082      	b.n	b376 <_malloc_r+0x49a>
    b270:	185c      	adds	r4, r3, r1
    b272:	689a      	ldr	r2, [r3, #8]
    b274:	68d9      	ldr	r1, [r3, #12]
    b276:	4630      	mov	r0, r6
    b278:	6866      	ldr	r6, [r4, #4]
    b27a:	f103 0508 	add.w	r5, r3, #8
    b27e:	608a      	str	r2, [r1, #8]
    b280:	f046 0301 	orr.w	r3, r6, #1
    b284:	60d1      	str	r1, [r2, #12]
    b286:	6063      	str	r3, [r4, #4]
    b288:	f000 fac4 	bl	b814 <__malloc_unlock>
    b28c:	e65a      	b.n	af44 <_malloc_r+0x68>
    b28e:	eb08 0304 	add.w	r3, r8, r4
    b292:	f042 0201 	orr.w	r2, r2, #1
    b296:	f044 0401 	orr.w	r4, r4, #1
    b29a:	4630      	mov	r0, r6
    b29c:	f8c8 4004 	str.w	r4, [r8, #4]
    b2a0:	f108 0508 	add.w	r5, r8, #8
    b2a4:	605a      	str	r2, [r3, #4]
    b2a6:	60bb      	str	r3, [r7, #8]
    b2a8:	f000 fab4 	bl	b814 <__malloc_unlock>
    b2ac:	e64a      	b.n	af44 <_malloc_r+0x68>
    b2ae:	ea4f 225c 	mov.w	r2, ip, lsr #9
    b2b2:	2a04      	cmp	r2, #4
    b2b4:	d954      	bls.n	b360 <_malloc_r+0x484>
    b2b6:	2a14      	cmp	r2, #20
    b2b8:	f200 8089 	bhi.w	b3ce <_malloc_r+0x4f2>
    b2bc:	325b      	adds	r2, #91	; 0x5b
    b2be:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    b2c2:	44a8      	add	r8, r5
    b2c4:	f240 1770 	movw	r7, #368	; 0x170
    b2c8:	f2c2 0700 	movt	r7, #8192	; 0x2000
    b2cc:	f8d8 0008 	ldr.w	r0, [r8, #8]
    b2d0:	4540      	cmp	r0, r8
    b2d2:	d103      	bne.n	b2dc <_malloc_r+0x400>
    b2d4:	e06f      	b.n	b3b6 <_malloc_r+0x4da>
    b2d6:	6880      	ldr	r0, [r0, #8]
    b2d8:	4580      	cmp	r8, r0
    b2da:	d004      	beq.n	b2e6 <_malloc_r+0x40a>
    b2dc:	6842      	ldr	r2, [r0, #4]
    b2de:	f022 0203 	bic.w	r2, r2, #3
    b2e2:	4594      	cmp	ip, r2
    b2e4:	d3f7      	bcc.n	b2d6 <_malloc_r+0x3fa>
    b2e6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    b2ea:	f8c3 c00c 	str.w	ip, [r3, #12]
    b2ee:	6098      	str	r0, [r3, #8]
    b2f0:	687a      	ldr	r2, [r7, #4]
    b2f2:	60c3      	str	r3, [r0, #12]
    b2f4:	f8cc 3008 	str.w	r3, [ip, #8]
    b2f8:	e68a      	b.n	b010 <_malloc_r+0x134>
    b2fa:	191f      	adds	r7, r3, r4
    b2fc:	4630      	mov	r0, r6
    b2fe:	f044 0401 	orr.w	r4, r4, #1
    b302:	60cf      	str	r7, [r1, #12]
    b304:	605c      	str	r4, [r3, #4]
    b306:	f103 0508 	add.w	r5, r3, #8
    b30a:	50ba      	str	r2, [r7, r2]
    b30c:	f042 0201 	orr.w	r2, r2, #1
    b310:	608f      	str	r7, [r1, #8]
    b312:	607a      	str	r2, [r7, #4]
    b314:	60b9      	str	r1, [r7, #8]
    b316:	60f9      	str	r1, [r7, #12]
    b318:	f000 fa7c 	bl	b814 <__malloc_unlock>
    b31c:	e612      	b.n	af44 <_malloc_r+0x68>
    b31e:	f10a 0a01 	add.w	sl, sl, #1
    b322:	f01a 0f03 	tst.w	sl, #3
    b326:	d05f      	beq.n	b3e8 <_malloc_r+0x50c>
    b328:	f103 0808 	add.w	r8, r3, #8
    b32c:	e689      	b.n	b042 <_malloc_r+0x166>
    b32e:	f103 0208 	add.w	r2, r3, #8
    b332:	68d3      	ldr	r3, [r2, #12]
    b334:	429a      	cmp	r2, r3
    b336:	bf08      	it	eq
    b338:	f10e 0e02 	addeq.w	lr, lr, #2
    b33c:	f43f ae36 	beq.w	afac <_malloc_r+0xd0>
    b340:	e5ef      	b.n	af22 <_malloc_r+0x46>
    b342:	461d      	mov	r5, r3
    b344:	1819      	adds	r1, r3, r0
    b346:	68da      	ldr	r2, [r3, #12]
    b348:	4630      	mov	r0, r6
    b34a:	f855 3f08 	ldr.w	r3, [r5, #8]!
    b34e:	684c      	ldr	r4, [r1, #4]
    b350:	6093      	str	r3, [r2, #8]
    b352:	f044 0401 	orr.w	r4, r4, #1
    b356:	60da      	str	r2, [r3, #12]
    b358:	604c      	str	r4, [r1, #4]
    b35a:	f000 fa5b 	bl	b814 <__malloc_unlock>
    b35e:	e5f1      	b.n	af44 <_malloc_r+0x68>
    b360:	ea4f 129c 	mov.w	r2, ip, lsr #6
    b364:	3238      	adds	r2, #56	; 0x38
    b366:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    b36a:	e7aa      	b.n	b2c2 <_malloc_r+0x3e6>
    b36c:	45b8      	cmp	r8, r7
    b36e:	f43f af11 	beq.w	b194 <_malloc_r+0x2b8>
    b372:	f8d7 8008 	ldr.w	r8, [r7, #8]
    b376:	f8d8 2004 	ldr.w	r2, [r8, #4]
    b37a:	f022 0203 	bic.w	r2, r2, #3
    b37e:	4294      	cmp	r4, r2
    b380:	bf94      	ite	ls
    b382:	2300      	movls	r3, #0
    b384:	2301      	movhi	r3, #1
    b386:	1b12      	subs	r2, r2, r4
    b388:	2a0f      	cmp	r2, #15
    b38a:	bfd8      	it	le
    b38c:	f043 0301 	orrle.w	r3, r3, #1
    b390:	2b00      	cmp	r3, #0
    b392:	f43f af7c 	beq.w	b28e <_malloc_r+0x3b2>
    b396:	4630      	mov	r0, r6
    b398:	2500      	movs	r5, #0
    b39a:	f000 fa3b 	bl	b814 <__malloc_unlock>
    b39e:	e5d1      	b.n	af44 <_malloc_r+0x68>
    b3a0:	f108 0108 	add.w	r1, r8, #8
    b3a4:	4630      	mov	r0, r6
    b3a6:	9301      	str	r3, [sp, #4]
    b3a8:	f7ff fa16 	bl	a7d8 <_free_r>
    b3ac:	9b01      	ldr	r3, [sp, #4]
    b3ae:	f8d7 8008 	ldr.w	r8, [r7, #8]
    b3b2:	685a      	ldr	r2, [r3, #4]
    b3b4:	e749      	b.n	b24a <_malloc_r+0x36e>
    b3b6:	f04f 0a01 	mov.w	sl, #1
    b3ba:	f8d7 8004 	ldr.w	r8, [r7, #4]
    b3be:	1092      	asrs	r2, r2, #2
    b3c0:	4684      	mov	ip, r0
    b3c2:	fa0a f202 	lsl.w	r2, sl, r2
    b3c6:	ea48 0202 	orr.w	r2, r8, r2
    b3ca:	607a      	str	r2, [r7, #4]
    b3cc:	e78d      	b.n	b2ea <_malloc_r+0x40e>
    b3ce:	2a54      	cmp	r2, #84	; 0x54
    b3d0:	d824      	bhi.n	b41c <_malloc_r+0x540>
    b3d2:	ea4f 321c 	mov.w	r2, ip, lsr #12
    b3d6:	326e      	adds	r2, #110	; 0x6e
    b3d8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    b3dc:	e771      	b.n	b2c2 <_malloc_r+0x3e6>
    b3de:	2301      	movs	r3, #1
    b3e0:	46d0      	mov	r8, sl
    b3e2:	f8ca 3004 	str.w	r3, [sl, #4]
    b3e6:	e7c6      	b.n	b376 <_malloc_r+0x49a>
    b3e8:	464a      	mov	r2, r9
    b3ea:	f01e 0f03 	tst.w	lr, #3
    b3ee:	4613      	mov	r3, r2
    b3f0:	f10e 3eff 	add.w	lr, lr, #4294967295
    b3f4:	d033      	beq.n	b45e <_malloc_r+0x582>
    b3f6:	f853 2908 	ldr.w	r2, [r3], #-8
    b3fa:	429a      	cmp	r2, r3
    b3fc:	d0f5      	beq.n	b3ea <_malloc_r+0x50e>
    b3fe:	687b      	ldr	r3, [r7, #4]
    b400:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    b404:	459c      	cmp	ip, r3
    b406:	f63f ae8e 	bhi.w	b126 <_malloc_r+0x24a>
    b40a:	f1bc 0f00 	cmp.w	ip, #0
    b40e:	f43f ae8a 	beq.w	b126 <_malloc_r+0x24a>
    b412:	ea1c 0f03 	tst.w	ip, r3
    b416:	d027      	beq.n	b468 <_malloc_r+0x58c>
    b418:	46d6      	mov	lr, sl
    b41a:	e60e      	b.n	b03a <_malloc_r+0x15e>
    b41c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    b420:	d815      	bhi.n	b44e <_malloc_r+0x572>
    b422:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    b426:	3277      	adds	r2, #119	; 0x77
    b428:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    b42c:	e749      	b.n	b2c2 <_malloc_r+0x3e6>
    b42e:	0508      	lsls	r0, r1, #20
    b430:	0d00      	lsrs	r0, r0, #20
    b432:	2800      	cmp	r0, #0
    b434:	f47f aeb6 	bne.w	b1a4 <_malloc_r+0x2c8>
    b438:	f8d7 8008 	ldr.w	r8, [r7, #8]
    b43c:	444b      	add	r3, r9
    b43e:	f043 0301 	orr.w	r3, r3, #1
    b442:	f8c8 3004 	str.w	r3, [r8, #4]
    b446:	e700      	b.n	b24a <_malloc_r+0x36e>
    b448:	2101      	movs	r1, #1
    b44a:	2500      	movs	r5, #0
    b44c:	e6d5      	b.n	b1fa <_malloc_r+0x31e>
    b44e:	f240 5054 	movw	r0, #1364	; 0x554
    b452:	4282      	cmp	r2, r0
    b454:	d90d      	bls.n	b472 <_malloc_r+0x596>
    b456:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    b45a:	227e      	movs	r2, #126	; 0x7e
    b45c:	e731      	b.n	b2c2 <_malloc_r+0x3e6>
    b45e:	687b      	ldr	r3, [r7, #4]
    b460:	ea23 030c 	bic.w	r3, r3, ip
    b464:	607b      	str	r3, [r7, #4]
    b466:	e7cb      	b.n	b400 <_malloc_r+0x524>
    b468:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    b46c:	f10a 0a04 	add.w	sl, sl, #4
    b470:	e7cf      	b.n	b412 <_malloc_r+0x536>
    b472:	ea4f 429c 	mov.w	r2, ip, lsr #18
    b476:	327c      	adds	r2, #124	; 0x7c
    b478:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    b47c:	e721      	b.n	b2c2 <_malloc_r+0x3e6>
    b47e:	bf00      	nop

0000b480 <memchr>:
    b480:	f010 0f03 	tst.w	r0, #3
    b484:	b2c9      	uxtb	r1, r1
    b486:	b410      	push	{r4}
    b488:	d010      	beq.n	b4ac <memchr+0x2c>
    b48a:	2a00      	cmp	r2, #0
    b48c:	d02f      	beq.n	b4ee <memchr+0x6e>
    b48e:	7803      	ldrb	r3, [r0, #0]
    b490:	428b      	cmp	r3, r1
    b492:	d02a      	beq.n	b4ea <memchr+0x6a>
    b494:	3a01      	subs	r2, #1
    b496:	e005      	b.n	b4a4 <memchr+0x24>
    b498:	2a00      	cmp	r2, #0
    b49a:	d028      	beq.n	b4ee <memchr+0x6e>
    b49c:	7803      	ldrb	r3, [r0, #0]
    b49e:	3a01      	subs	r2, #1
    b4a0:	428b      	cmp	r3, r1
    b4a2:	d022      	beq.n	b4ea <memchr+0x6a>
    b4a4:	3001      	adds	r0, #1
    b4a6:	f010 0f03 	tst.w	r0, #3
    b4aa:	d1f5      	bne.n	b498 <memchr+0x18>
    b4ac:	2a03      	cmp	r2, #3
    b4ae:	d911      	bls.n	b4d4 <memchr+0x54>
    b4b0:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    b4b4:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    b4b8:	6803      	ldr	r3, [r0, #0]
    b4ba:	ea84 0303 	eor.w	r3, r4, r3
    b4be:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    b4c2:	ea2c 0303 	bic.w	r3, ip, r3
    b4c6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    b4ca:	d103      	bne.n	b4d4 <memchr+0x54>
    b4cc:	3a04      	subs	r2, #4
    b4ce:	3004      	adds	r0, #4
    b4d0:	2a03      	cmp	r2, #3
    b4d2:	d8f1      	bhi.n	b4b8 <memchr+0x38>
    b4d4:	b15a      	cbz	r2, b4ee <memchr+0x6e>
    b4d6:	7803      	ldrb	r3, [r0, #0]
    b4d8:	428b      	cmp	r3, r1
    b4da:	d006      	beq.n	b4ea <memchr+0x6a>
    b4dc:	3a01      	subs	r2, #1
    b4de:	b132      	cbz	r2, b4ee <memchr+0x6e>
    b4e0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    b4e4:	3a01      	subs	r2, #1
    b4e6:	428b      	cmp	r3, r1
    b4e8:	d1f9      	bne.n	b4de <memchr+0x5e>
    b4ea:	bc10      	pop	{r4}
    b4ec:	4770      	bx	lr
    b4ee:	2000      	movs	r0, #0
    b4f0:	e7fb      	b.n	b4ea <memchr+0x6a>
    b4f2:	bf00      	nop

0000b4f4 <memcpy>:
    b4f4:	2a03      	cmp	r2, #3
    b4f6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    b4fa:	d80b      	bhi.n	b514 <memcpy+0x20>
    b4fc:	b13a      	cbz	r2, b50e <memcpy+0x1a>
    b4fe:	2300      	movs	r3, #0
    b500:	f811 c003 	ldrb.w	ip, [r1, r3]
    b504:	f800 c003 	strb.w	ip, [r0, r3]
    b508:	3301      	adds	r3, #1
    b50a:	4293      	cmp	r3, r2
    b50c:	d1f8      	bne.n	b500 <memcpy+0xc>
    b50e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    b512:	4770      	bx	lr
    b514:	1882      	adds	r2, r0, r2
    b516:	460c      	mov	r4, r1
    b518:	4603      	mov	r3, r0
    b51a:	e003      	b.n	b524 <memcpy+0x30>
    b51c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    b520:	f803 1c01 	strb.w	r1, [r3, #-1]
    b524:	f003 0603 	and.w	r6, r3, #3
    b528:	4619      	mov	r1, r3
    b52a:	46a4      	mov	ip, r4
    b52c:	3301      	adds	r3, #1
    b52e:	3401      	adds	r4, #1
    b530:	2e00      	cmp	r6, #0
    b532:	d1f3      	bne.n	b51c <memcpy+0x28>
    b534:	f01c 0403 	ands.w	r4, ip, #3
    b538:	4663      	mov	r3, ip
    b53a:	bf08      	it	eq
    b53c:	ebc1 0c02 	rsbeq	ip, r1, r2
    b540:	d068      	beq.n	b614 <memcpy+0x120>
    b542:	4265      	negs	r5, r4
    b544:	f1c4 0a04 	rsb	sl, r4, #4
    b548:	eb0c 0705 	add.w	r7, ip, r5
    b54c:	4633      	mov	r3, r6
    b54e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    b552:	f85c 6005 	ldr.w	r6, [ip, r5]
    b556:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    b55a:	1a55      	subs	r5, r2, r1
    b55c:	e008      	b.n	b570 <memcpy+0x7c>
    b55e:	f857 4f04 	ldr.w	r4, [r7, #4]!
    b562:	4626      	mov	r6, r4
    b564:	fa04 f40a 	lsl.w	r4, r4, sl
    b568:	ea49 0404 	orr.w	r4, r9, r4
    b56c:	50cc      	str	r4, [r1, r3]
    b56e:	3304      	adds	r3, #4
    b570:	185c      	adds	r4, r3, r1
    b572:	2d03      	cmp	r5, #3
    b574:	fa26 f908 	lsr.w	r9, r6, r8
    b578:	f1a5 0504 	sub.w	r5, r5, #4
    b57c:	eb0c 0603 	add.w	r6, ip, r3
    b580:	dced      	bgt.n	b55e <memcpy+0x6a>
    b582:	2300      	movs	r3, #0
    b584:	e002      	b.n	b58c <memcpy+0x98>
    b586:	5cf1      	ldrb	r1, [r6, r3]
    b588:	54e1      	strb	r1, [r4, r3]
    b58a:	3301      	adds	r3, #1
    b58c:	1919      	adds	r1, r3, r4
    b58e:	4291      	cmp	r1, r2
    b590:	d3f9      	bcc.n	b586 <memcpy+0x92>
    b592:	e7bc      	b.n	b50e <memcpy+0x1a>
    b594:	f853 4c40 	ldr.w	r4, [r3, #-64]
    b598:	f841 4c40 	str.w	r4, [r1, #-64]
    b59c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    b5a0:	f841 4c3c 	str.w	r4, [r1, #-60]
    b5a4:	f853 4c38 	ldr.w	r4, [r3, #-56]
    b5a8:	f841 4c38 	str.w	r4, [r1, #-56]
    b5ac:	f853 4c34 	ldr.w	r4, [r3, #-52]
    b5b0:	f841 4c34 	str.w	r4, [r1, #-52]
    b5b4:	f853 4c30 	ldr.w	r4, [r3, #-48]
    b5b8:	f841 4c30 	str.w	r4, [r1, #-48]
    b5bc:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    b5c0:	f841 4c2c 	str.w	r4, [r1, #-44]
    b5c4:	f853 4c28 	ldr.w	r4, [r3, #-40]
    b5c8:	f841 4c28 	str.w	r4, [r1, #-40]
    b5cc:	f853 4c24 	ldr.w	r4, [r3, #-36]
    b5d0:	f841 4c24 	str.w	r4, [r1, #-36]
    b5d4:	f853 4c20 	ldr.w	r4, [r3, #-32]
    b5d8:	f841 4c20 	str.w	r4, [r1, #-32]
    b5dc:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    b5e0:	f841 4c1c 	str.w	r4, [r1, #-28]
    b5e4:	f853 4c18 	ldr.w	r4, [r3, #-24]
    b5e8:	f841 4c18 	str.w	r4, [r1, #-24]
    b5ec:	f853 4c14 	ldr.w	r4, [r3, #-20]
    b5f0:	f841 4c14 	str.w	r4, [r1, #-20]
    b5f4:	f853 4c10 	ldr.w	r4, [r3, #-16]
    b5f8:	f841 4c10 	str.w	r4, [r1, #-16]
    b5fc:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    b600:	f841 4c0c 	str.w	r4, [r1, #-12]
    b604:	f853 4c08 	ldr.w	r4, [r3, #-8]
    b608:	f841 4c08 	str.w	r4, [r1, #-8]
    b60c:	f853 4c04 	ldr.w	r4, [r3, #-4]
    b610:	f841 4c04 	str.w	r4, [r1, #-4]
    b614:	461c      	mov	r4, r3
    b616:	460d      	mov	r5, r1
    b618:	3340      	adds	r3, #64	; 0x40
    b61a:	3140      	adds	r1, #64	; 0x40
    b61c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    b620:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    b624:	dcb6      	bgt.n	b594 <memcpy+0xa0>
    b626:	4621      	mov	r1, r4
    b628:	462b      	mov	r3, r5
    b62a:	1b54      	subs	r4, r2, r5
    b62c:	e00f      	b.n	b64e <memcpy+0x15a>
    b62e:	f851 5c10 	ldr.w	r5, [r1, #-16]
    b632:	f843 5c10 	str.w	r5, [r3, #-16]
    b636:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    b63a:	f843 5c0c 	str.w	r5, [r3, #-12]
    b63e:	f851 5c08 	ldr.w	r5, [r1, #-8]
    b642:	f843 5c08 	str.w	r5, [r3, #-8]
    b646:	f851 5c04 	ldr.w	r5, [r1, #-4]
    b64a:	f843 5c04 	str.w	r5, [r3, #-4]
    b64e:	2c0f      	cmp	r4, #15
    b650:	460d      	mov	r5, r1
    b652:	469c      	mov	ip, r3
    b654:	f101 0110 	add.w	r1, r1, #16
    b658:	f103 0310 	add.w	r3, r3, #16
    b65c:	f1a4 0410 	sub.w	r4, r4, #16
    b660:	dce5      	bgt.n	b62e <memcpy+0x13a>
    b662:	ebcc 0102 	rsb	r1, ip, r2
    b666:	2300      	movs	r3, #0
    b668:	e003      	b.n	b672 <memcpy+0x17e>
    b66a:	58ec      	ldr	r4, [r5, r3]
    b66c:	f84c 4003 	str.w	r4, [ip, r3]
    b670:	3304      	adds	r3, #4
    b672:	195e      	adds	r6, r3, r5
    b674:	2903      	cmp	r1, #3
    b676:	eb03 040c 	add.w	r4, r3, ip
    b67a:	f1a1 0104 	sub.w	r1, r1, #4
    b67e:	dcf4      	bgt.n	b66a <memcpy+0x176>
    b680:	e77f      	b.n	b582 <memcpy+0x8e>
    b682:	bf00      	nop

0000b684 <memmove>:
    b684:	4288      	cmp	r0, r1
    b686:	468c      	mov	ip, r1
    b688:	b470      	push	{r4, r5, r6}
    b68a:	4605      	mov	r5, r0
    b68c:	4614      	mov	r4, r2
    b68e:	d90e      	bls.n	b6ae <memmove+0x2a>
    b690:	188b      	adds	r3, r1, r2
    b692:	4298      	cmp	r0, r3
    b694:	d20b      	bcs.n	b6ae <memmove+0x2a>
    b696:	b142      	cbz	r2, b6aa <memmove+0x26>
    b698:	ebc2 0c03 	rsb	ip, r2, r3
    b69c:	4601      	mov	r1, r0
    b69e:	1e53      	subs	r3, r2, #1
    b6a0:	f81c 2003 	ldrb.w	r2, [ip, r3]
    b6a4:	54ca      	strb	r2, [r1, r3]
    b6a6:	3b01      	subs	r3, #1
    b6a8:	d2fa      	bcs.n	b6a0 <memmove+0x1c>
    b6aa:	bc70      	pop	{r4, r5, r6}
    b6ac:	4770      	bx	lr
    b6ae:	2a0f      	cmp	r2, #15
    b6b0:	d809      	bhi.n	b6c6 <memmove+0x42>
    b6b2:	2c00      	cmp	r4, #0
    b6b4:	d0f9      	beq.n	b6aa <memmove+0x26>
    b6b6:	2300      	movs	r3, #0
    b6b8:	f81c 2003 	ldrb.w	r2, [ip, r3]
    b6bc:	54ea      	strb	r2, [r5, r3]
    b6be:	3301      	adds	r3, #1
    b6c0:	42a3      	cmp	r3, r4
    b6c2:	d1f9      	bne.n	b6b8 <memmove+0x34>
    b6c4:	e7f1      	b.n	b6aa <memmove+0x26>
    b6c6:	ea41 0300 	orr.w	r3, r1, r0
    b6ca:	f013 0f03 	tst.w	r3, #3
    b6ce:	d1f0      	bne.n	b6b2 <memmove+0x2e>
    b6d0:	4694      	mov	ip, r2
    b6d2:	460c      	mov	r4, r1
    b6d4:	4603      	mov	r3, r0
    b6d6:	6825      	ldr	r5, [r4, #0]
    b6d8:	f1ac 0c10 	sub.w	ip, ip, #16
    b6dc:	601d      	str	r5, [r3, #0]
    b6de:	6865      	ldr	r5, [r4, #4]
    b6e0:	605d      	str	r5, [r3, #4]
    b6e2:	68a5      	ldr	r5, [r4, #8]
    b6e4:	609d      	str	r5, [r3, #8]
    b6e6:	68e5      	ldr	r5, [r4, #12]
    b6e8:	3410      	adds	r4, #16
    b6ea:	60dd      	str	r5, [r3, #12]
    b6ec:	3310      	adds	r3, #16
    b6ee:	f1bc 0f0f 	cmp.w	ip, #15
    b6f2:	d8f0      	bhi.n	b6d6 <memmove+0x52>
    b6f4:	3a10      	subs	r2, #16
    b6f6:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    b6fa:	f10c 0501 	add.w	r5, ip, #1
    b6fe:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    b702:	012d      	lsls	r5, r5, #4
    b704:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    b708:	eb01 0c05 	add.w	ip, r1, r5
    b70c:	1945      	adds	r5, r0, r5
    b70e:	2e03      	cmp	r6, #3
    b710:	4634      	mov	r4, r6
    b712:	d9ce      	bls.n	b6b2 <memmove+0x2e>
    b714:	2300      	movs	r3, #0
    b716:	f85c 2003 	ldr.w	r2, [ip, r3]
    b71a:	50ea      	str	r2, [r5, r3]
    b71c:	3304      	adds	r3, #4
    b71e:	1af2      	subs	r2, r6, r3
    b720:	2a03      	cmp	r2, #3
    b722:	d8f8      	bhi.n	b716 <memmove+0x92>
    b724:	3e04      	subs	r6, #4
    b726:	08b3      	lsrs	r3, r6, #2
    b728:	1c5a      	adds	r2, r3, #1
    b72a:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    b72e:	0092      	lsls	r2, r2, #2
    b730:	4494      	add	ip, r2
    b732:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    b736:	18ad      	adds	r5, r5, r2
    b738:	e7bb      	b.n	b6b2 <memmove+0x2e>
    b73a:	bf00      	nop

0000b73c <memset>:
    b73c:	2a03      	cmp	r2, #3
    b73e:	b2c9      	uxtb	r1, r1
    b740:	b430      	push	{r4, r5}
    b742:	d807      	bhi.n	b754 <memset+0x18>
    b744:	b122      	cbz	r2, b750 <memset+0x14>
    b746:	2300      	movs	r3, #0
    b748:	54c1      	strb	r1, [r0, r3]
    b74a:	3301      	adds	r3, #1
    b74c:	4293      	cmp	r3, r2
    b74e:	d1fb      	bne.n	b748 <memset+0xc>
    b750:	bc30      	pop	{r4, r5}
    b752:	4770      	bx	lr
    b754:	eb00 0c02 	add.w	ip, r0, r2
    b758:	4603      	mov	r3, r0
    b75a:	e001      	b.n	b760 <memset+0x24>
    b75c:	f803 1c01 	strb.w	r1, [r3, #-1]
    b760:	f003 0403 	and.w	r4, r3, #3
    b764:	461a      	mov	r2, r3
    b766:	3301      	adds	r3, #1
    b768:	2c00      	cmp	r4, #0
    b76a:	d1f7      	bne.n	b75c <memset+0x20>
    b76c:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    b770:	ebc2 040c 	rsb	r4, r2, ip
    b774:	fb03 f301 	mul.w	r3, r3, r1
    b778:	e01f      	b.n	b7ba <memset+0x7e>
    b77a:	f842 3c40 	str.w	r3, [r2, #-64]
    b77e:	f842 3c3c 	str.w	r3, [r2, #-60]
    b782:	f842 3c38 	str.w	r3, [r2, #-56]
    b786:	f842 3c34 	str.w	r3, [r2, #-52]
    b78a:	f842 3c30 	str.w	r3, [r2, #-48]
    b78e:	f842 3c2c 	str.w	r3, [r2, #-44]
    b792:	f842 3c28 	str.w	r3, [r2, #-40]
    b796:	f842 3c24 	str.w	r3, [r2, #-36]
    b79a:	f842 3c20 	str.w	r3, [r2, #-32]
    b79e:	f842 3c1c 	str.w	r3, [r2, #-28]
    b7a2:	f842 3c18 	str.w	r3, [r2, #-24]
    b7a6:	f842 3c14 	str.w	r3, [r2, #-20]
    b7aa:	f842 3c10 	str.w	r3, [r2, #-16]
    b7ae:	f842 3c0c 	str.w	r3, [r2, #-12]
    b7b2:	f842 3c08 	str.w	r3, [r2, #-8]
    b7b6:	f842 3c04 	str.w	r3, [r2, #-4]
    b7ba:	4615      	mov	r5, r2
    b7bc:	3240      	adds	r2, #64	; 0x40
    b7be:	2c3f      	cmp	r4, #63	; 0x3f
    b7c0:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    b7c4:	dcd9      	bgt.n	b77a <memset+0x3e>
    b7c6:	462a      	mov	r2, r5
    b7c8:	ebc5 040c 	rsb	r4, r5, ip
    b7cc:	e007      	b.n	b7de <memset+0xa2>
    b7ce:	f842 3c10 	str.w	r3, [r2, #-16]
    b7d2:	f842 3c0c 	str.w	r3, [r2, #-12]
    b7d6:	f842 3c08 	str.w	r3, [r2, #-8]
    b7da:	f842 3c04 	str.w	r3, [r2, #-4]
    b7de:	4615      	mov	r5, r2
    b7e0:	3210      	adds	r2, #16
    b7e2:	2c0f      	cmp	r4, #15
    b7e4:	f1a4 0410 	sub.w	r4, r4, #16
    b7e8:	dcf1      	bgt.n	b7ce <memset+0x92>
    b7ea:	462a      	mov	r2, r5
    b7ec:	ebc5 050c 	rsb	r5, r5, ip
    b7f0:	e001      	b.n	b7f6 <memset+0xba>
    b7f2:	f842 3c04 	str.w	r3, [r2, #-4]
    b7f6:	4614      	mov	r4, r2
    b7f8:	3204      	adds	r2, #4
    b7fa:	2d03      	cmp	r5, #3
    b7fc:	f1a5 0504 	sub.w	r5, r5, #4
    b800:	dcf7      	bgt.n	b7f2 <memset+0xb6>
    b802:	e001      	b.n	b808 <memset+0xcc>
    b804:	f804 1b01 	strb.w	r1, [r4], #1
    b808:	4564      	cmp	r4, ip
    b80a:	d3fb      	bcc.n	b804 <memset+0xc8>
    b80c:	e7a0      	b.n	b750 <memset+0x14>
    b80e:	bf00      	nop

0000b810 <__malloc_lock>:
    b810:	4770      	bx	lr
    b812:	bf00      	nop

0000b814 <__malloc_unlock>:
    b814:	4770      	bx	lr
    b816:	bf00      	nop

0000b818 <__hi0bits>:
    b818:	0c02      	lsrs	r2, r0, #16
    b81a:	4603      	mov	r3, r0
    b81c:	0412      	lsls	r2, r2, #16
    b81e:	b1b2      	cbz	r2, b84e <__hi0bits+0x36>
    b820:	2000      	movs	r0, #0
    b822:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    b826:	d101      	bne.n	b82c <__hi0bits+0x14>
    b828:	3008      	adds	r0, #8
    b82a:	021b      	lsls	r3, r3, #8
    b82c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    b830:	d101      	bne.n	b836 <__hi0bits+0x1e>
    b832:	3004      	adds	r0, #4
    b834:	011b      	lsls	r3, r3, #4
    b836:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    b83a:	d101      	bne.n	b840 <__hi0bits+0x28>
    b83c:	3002      	adds	r0, #2
    b83e:	009b      	lsls	r3, r3, #2
    b840:	2b00      	cmp	r3, #0
    b842:	db03      	blt.n	b84c <__hi0bits+0x34>
    b844:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    b848:	d004      	beq.n	b854 <__hi0bits+0x3c>
    b84a:	3001      	adds	r0, #1
    b84c:	4770      	bx	lr
    b84e:	0403      	lsls	r3, r0, #16
    b850:	2010      	movs	r0, #16
    b852:	e7e6      	b.n	b822 <__hi0bits+0xa>
    b854:	2020      	movs	r0, #32
    b856:	4770      	bx	lr

0000b858 <__lo0bits>:
    b858:	6803      	ldr	r3, [r0, #0]
    b85a:	4602      	mov	r2, r0
    b85c:	f013 0007 	ands.w	r0, r3, #7
    b860:	d009      	beq.n	b876 <__lo0bits+0x1e>
    b862:	f013 0f01 	tst.w	r3, #1
    b866:	d121      	bne.n	b8ac <__lo0bits+0x54>
    b868:	f013 0f02 	tst.w	r3, #2
    b86c:	d122      	bne.n	b8b4 <__lo0bits+0x5c>
    b86e:	089b      	lsrs	r3, r3, #2
    b870:	2002      	movs	r0, #2
    b872:	6013      	str	r3, [r2, #0]
    b874:	4770      	bx	lr
    b876:	b299      	uxth	r1, r3
    b878:	b909      	cbnz	r1, b87e <__lo0bits+0x26>
    b87a:	0c1b      	lsrs	r3, r3, #16
    b87c:	2010      	movs	r0, #16
    b87e:	f013 0fff 	tst.w	r3, #255	; 0xff
    b882:	d101      	bne.n	b888 <__lo0bits+0x30>
    b884:	3008      	adds	r0, #8
    b886:	0a1b      	lsrs	r3, r3, #8
    b888:	f013 0f0f 	tst.w	r3, #15
    b88c:	d101      	bne.n	b892 <__lo0bits+0x3a>
    b88e:	3004      	adds	r0, #4
    b890:	091b      	lsrs	r3, r3, #4
    b892:	f013 0f03 	tst.w	r3, #3
    b896:	d101      	bne.n	b89c <__lo0bits+0x44>
    b898:	3002      	adds	r0, #2
    b89a:	089b      	lsrs	r3, r3, #2
    b89c:	f013 0f01 	tst.w	r3, #1
    b8a0:	d102      	bne.n	b8a8 <__lo0bits+0x50>
    b8a2:	085b      	lsrs	r3, r3, #1
    b8a4:	d004      	beq.n	b8b0 <__lo0bits+0x58>
    b8a6:	3001      	adds	r0, #1
    b8a8:	6013      	str	r3, [r2, #0]
    b8aa:	4770      	bx	lr
    b8ac:	2000      	movs	r0, #0
    b8ae:	4770      	bx	lr
    b8b0:	2020      	movs	r0, #32
    b8b2:	4770      	bx	lr
    b8b4:	085b      	lsrs	r3, r3, #1
    b8b6:	2001      	movs	r0, #1
    b8b8:	6013      	str	r3, [r2, #0]
    b8ba:	4770      	bx	lr

0000b8bc <__mcmp>:
    b8bc:	4603      	mov	r3, r0
    b8be:	690a      	ldr	r2, [r1, #16]
    b8c0:	6900      	ldr	r0, [r0, #16]
    b8c2:	b410      	push	{r4}
    b8c4:	1a80      	subs	r0, r0, r2
    b8c6:	d111      	bne.n	b8ec <__mcmp+0x30>
    b8c8:	3204      	adds	r2, #4
    b8ca:	f103 0c14 	add.w	ip, r3, #20
    b8ce:	0092      	lsls	r2, r2, #2
    b8d0:	189b      	adds	r3, r3, r2
    b8d2:	1889      	adds	r1, r1, r2
    b8d4:	3104      	adds	r1, #4
    b8d6:	3304      	adds	r3, #4
    b8d8:	f853 4c04 	ldr.w	r4, [r3, #-4]
    b8dc:	3b04      	subs	r3, #4
    b8de:	f851 2c04 	ldr.w	r2, [r1, #-4]
    b8e2:	3904      	subs	r1, #4
    b8e4:	4294      	cmp	r4, r2
    b8e6:	d103      	bne.n	b8f0 <__mcmp+0x34>
    b8e8:	459c      	cmp	ip, r3
    b8ea:	d3f5      	bcc.n	b8d8 <__mcmp+0x1c>
    b8ec:	bc10      	pop	{r4}
    b8ee:	4770      	bx	lr
    b8f0:	bf38      	it	cc
    b8f2:	f04f 30ff 	movcc.w	r0, #4294967295
    b8f6:	d3f9      	bcc.n	b8ec <__mcmp+0x30>
    b8f8:	2001      	movs	r0, #1
    b8fa:	e7f7      	b.n	b8ec <__mcmp+0x30>

0000b8fc <__ulp>:
    b8fc:	f240 0300 	movw	r3, #0
    b900:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    b904:	ea01 0303 	and.w	r3, r1, r3
    b908:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    b90c:	2b00      	cmp	r3, #0
    b90e:	dd02      	ble.n	b916 <__ulp+0x1a>
    b910:	4619      	mov	r1, r3
    b912:	2000      	movs	r0, #0
    b914:	4770      	bx	lr
    b916:	425b      	negs	r3, r3
    b918:	151b      	asrs	r3, r3, #20
    b91a:	2b13      	cmp	r3, #19
    b91c:	dd0e      	ble.n	b93c <__ulp+0x40>
    b91e:	3b14      	subs	r3, #20
    b920:	2b1e      	cmp	r3, #30
    b922:	dd03      	ble.n	b92c <__ulp+0x30>
    b924:	2301      	movs	r3, #1
    b926:	2100      	movs	r1, #0
    b928:	4618      	mov	r0, r3
    b92a:	4770      	bx	lr
    b92c:	2201      	movs	r2, #1
    b92e:	f1c3 031f 	rsb	r3, r3, #31
    b932:	2100      	movs	r1, #0
    b934:	fa12 f303 	lsls.w	r3, r2, r3
    b938:	4618      	mov	r0, r3
    b93a:	4770      	bx	lr
    b93c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    b940:	2000      	movs	r0, #0
    b942:	fa52 f103 	asrs.w	r1, r2, r3
    b946:	4770      	bx	lr

0000b948 <__b2d>:
    b948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b94c:	6904      	ldr	r4, [r0, #16]
    b94e:	f100 0614 	add.w	r6, r0, #20
    b952:	460f      	mov	r7, r1
    b954:	3404      	adds	r4, #4
    b956:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    b95a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    b95e:	46a0      	mov	r8, r4
    b960:	4628      	mov	r0, r5
    b962:	f7ff ff59 	bl	b818 <__hi0bits>
    b966:	280a      	cmp	r0, #10
    b968:	f1c0 0320 	rsb	r3, r0, #32
    b96c:	603b      	str	r3, [r7, #0]
    b96e:	dc14      	bgt.n	b99a <__b2d+0x52>
    b970:	42a6      	cmp	r6, r4
    b972:	f1c0 030b 	rsb	r3, r0, #11
    b976:	d237      	bcs.n	b9e8 <__b2d+0xa0>
    b978:	f854 1c04 	ldr.w	r1, [r4, #-4]
    b97c:	40d9      	lsrs	r1, r3
    b97e:	fa25 fc03 	lsr.w	ip, r5, r3
    b982:	3015      	adds	r0, #21
    b984:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    b988:	4085      	lsls	r5, r0
    b98a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    b98e:	ea41 0205 	orr.w	r2, r1, r5
    b992:	4610      	mov	r0, r2
    b994:	4619      	mov	r1, r3
    b996:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b99a:	42a6      	cmp	r6, r4
    b99c:	d320      	bcc.n	b9e0 <__b2d+0x98>
    b99e:	2100      	movs	r1, #0
    b9a0:	380b      	subs	r0, #11
    b9a2:	bf02      	ittt	eq
    b9a4:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    b9a8:	460a      	moveq	r2, r1
    b9aa:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    b9ae:	d0f0      	beq.n	b992 <__b2d+0x4a>
    b9b0:	42b4      	cmp	r4, r6
    b9b2:	f1c0 0320 	rsb	r3, r0, #32
    b9b6:	d919      	bls.n	b9ec <__b2d+0xa4>
    b9b8:	f854 4c04 	ldr.w	r4, [r4, #-4]
    b9bc:	40dc      	lsrs	r4, r3
    b9be:	4085      	lsls	r5, r0
    b9c0:	fa21 fc03 	lsr.w	ip, r1, r3
    b9c4:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    b9c8:	fa11 f000 	lsls.w	r0, r1, r0
    b9cc:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    b9d0:	ea44 0200 	orr.w	r2, r4, r0
    b9d4:	ea45 030c 	orr.w	r3, r5, ip
    b9d8:	4610      	mov	r0, r2
    b9da:	4619      	mov	r1, r3
    b9dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b9e0:	f854 1c04 	ldr.w	r1, [r4, #-4]
    b9e4:	3c04      	subs	r4, #4
    b9e6:	e7db      	b.n	b9a0 <__b2d+0x58>
    b9e8:	2100      	movs	r1, #0
    b9ea:	e7c8      	b.n	b97e <__b2d+0x36>
    b9ec:	2400      	movs	r4, #0
    b9ee:	e7e6      	b.n	b9be <__b2d+0x76>

0000b9f0 <__ratio>:
    b9f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    b9f4:	b083      	sub	sp, #12
    b9f6:	460e      	mov	r6, r1
    b9f8:	a901      	add	r1, sp, #4
    b9fa:	4607      	mov	r7, r0
    b9fc:	f7ff ffa4 	bl	b948 <__b2d>
    ba00:	460d      	mov	r5, r1
    ba02:	4604      	mov	r4, r0
    ba04:	4669      	mov	r1, sp
    ba06:	4630      	mov	r0, r6
    ba08:	f7ff ff9e 	bl	b948 <__b2d>
    ba0c:	f8dd c004 	ldr.w	ip, [sp, #4]
    ba10:	46a9      	mov	r9, r5
    ba12:	46a0      	mov	r8, r4
    ba14:	460b      	mov	r3, r1
    ba16:	4602      	mov	r2, r0
    ba18:	6931      	ldr	r1, [r6, #16]
    ba1a:	4616      	mov	r6, r2
    ba1c:	6938      	ldr	r0, [r7, #16]
    ba1e:	461f      	mov	r7, r3
    ba20:	1a40      	subs	r0, r0, r1
    ba22:	9900      	ldr	r1, [sp, #0]
    ba24:	ebc1 010c 	rsb	r1, r1, ip
    ba28:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    ba2c:	2900      	cmp	r1, #0
    ba2e:	bfc9      	itett	gt
    ba30:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    ba34:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    ba38:	4624      	movgt	r4, r4
    ba3a:	464d      	movgt	r5, r9
    ba3c:	bfdc      	itt	le
    ba3e:	4612      	movle	r2, r2
    ba40:	463b      	movle	r3, r7
    ba42:	4620      	mov	r0, r4
    ba44:	4629      	mov	r1, r5
    ba46:	f7fb fe11 	bl	766c <__aeabi_ddiv>
    ba4a:	b003      	add	sp, #12
    ba4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000ba50 <_mprec_log10>:
    ba50:	2817      	cmp	r0, #23
    ba52:	b510      	push	{r4, lr}
    ba54:	4604      	mov	r4, r0
    ba56:	dd0e      	ble.n	ba76 <_mprec_log10+0x26>
    ba58:	f240 0100 	movw	r1, #0
    ba5c:	2000      	movs	r0, #0
    ba5e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    ba62:	f240 0300 	movw	r3, #0
    ba66:	2200      	movs	r2, #0
    ba68:	f2c4 0324 	movt	r3, #16420	; 0x4024
    ba6c:	f7fb fcd4 	bl	7418 <__aeabi_dmul>
    ba70:	3c01      	subs	r4, #1
    ba72:	d1f6      	bne.n	ba62 <_mprec_log10+0x12>
    ba74:	bd10      	pop	{r4, pc}
    ba76:	f64d 3340 	movw	r3, #56128	; 0xdb40
    ba7a:	f2c0 0300 	movt	r3, #0
    ba7e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    ba82:	e9d3 0100 	ldrd	r0, r1, [r3]
    ba86:	bd10      	pop	{r4, pc}

0000ba88 <__copybits>:
    ba88:	6913      	ldr	r3, [r2, #16]
    ba8a:	3901      	subs	r1, #1
    ba8c:	f102 0c14 	add.w	ip, r2, #20
    ba90:	b410      	push	{r4}
    ba92:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    ba96:	114c      	asrs	r4, r1, #5
    ba98:	3214      	adds	r2, #20
    ba9a:	3401      	adds	r4, #1
    ba9c:	4594      	cmp	ip, r2
    ba9e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    baa2:	d20f      	bcs.n	bac4 <__copybits+0x3c>
    baa4:	2300      	movs	r3, #0
    baa6:	f85c 1003 	ldr.w	r1, [ip, r3]
    baaa:	50c1      	str	r1, [r0, r3]
    baac:	3304      	adds	r3, #4
    baae:	eb03 010c 	add.w	r1, r3, ip
    bab2:	428a      	cmp	r2, r1
    bab4:	d8f7      	bhi.n	baa6 <__copybits+0x1e>
    bab6:	ea6f 0c0c 	mvn.w	ip, ip
    baba:	4462      	add	r2, ip
    babc:	f022 0203 	bic.w	r2, r2, #3
    bac0:	3204      	adds	r2, #4
    bac2:	1880      	adds	r0, r0, r2
    bac4:	4284      	cmp	r4, r0
    bac6:	d904      	bls.n	bad2 <__copybits+0x4a>
    bac8:	2300      	movs	r3, #0
    baca:	f840 3b04 	str.w	r3, [r0], #4
    bace:	4284      	cmp	r4, r0
    bad0:	d8fb      	bhi.n	baca <__copybits+0x42>
    bad2:	bc10      	pop	{r4}
    bad4:	4770      	bx	lr
    bad6:	bf00      	nop

0000bad8 <__any_on>:
    bad8:	6902      	ldr	r2, [r0, #16]
    bada:	114b      	asrs	r3, r1, #5
    badc:	429a      	cmp	r2, r3
    bade:	db10      	blt.n	bb02 <__any_on+0x2a>
    bae0:	dd0e      	ble.n	bb00 <__any_on+0x28>
    bae2:	f011 011f 	ands.w	r1, r1, #31
    bae6:	d00b      	beq.n	bb00 <__any_on+0x28>
    bae8:	461a      	mov	r2, r3
    baea:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    baee:	695b      	ldr	r3, [r3, #20]
    baf0:	fa23 fc01 	lsr.w	ip, r3, r1
    baf4:	fa0c f101 	lsl.w	r1, ip, r1
    baf8:	4299      	cmp	r1, r3
    bafa:	d002      	beq.n	bb02 <__any_on+0x2a>
    bafc:	2001      	movs	r0, #1
    bafe:	4770      	bx	lr
    bb00:	461a      	mov	r2, r3
    bb02:	3204      	adds	r2, #4
    bb04:	f100 0114 	add.w	r1, r0, #20
    bb08:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    bb0c:	f103 0c04 	add.w	ip, r3, #4
    bb10:	4561      	cmp	r1, ip
    bb12:	d20b      	bcs.n	bb2c <__any_on+0x54>
    bb14:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    bb18:	2a00      	cmp	r2, #0
    bb1a:	d1ef      	bne.n	bafc <__any_on+0x24>
    bb1c:	4299      	cmp	r1, r3
    bb1e:	d205      	bcs.n	bb2c <__any_on+0x54>
    bb20:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    bb24:	2a00      	cmp	r2, #0
    bb26:	d1e9      	bne.n	bafc <__any_on+0x24>
    bb28:	4299      	cmp	r1, r3
    bb2a:	d3f9      	bcc.n	bb20 <__any_on+0x48>
    bb2c:	2000      	movs	r0, #0
    bb2e:	4770      	bx	lr

0000bb30 <_Bfree>:
    bb30:	b530      	push	{r4, r5, lr}
    bb32:	6a45      	ldr	r5, [r0, #36]	; 0x24
    bb34:	b083      	sub	sp, #12
    bb36:	4604      	mov	r4, r0
    bb38:	b155      	cbz	r5, bb50 <_Bfree+0x20>
    bb3a:	b139      	cbz	r1, bb4c <_Bfree+0x1c>
    bb3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    bb3e:	684a      	ldr	r2, [r1, #4]
    bb40:	68db      	ldr	r3, [r3, #12]
    bb42:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    bb46:	6008      	str	r0, [r1, #0]
    bb48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    bb4c:	b003      	add	sp, #12
    bb4e:	bd30      	pop	{r4, r5, pc}
    bb50:	2010      	movs	r0, #16
    bb52:	9101      	str	r1, [sp, #4]
    bb54:	f7ff f9ba 	bl	aecc <malloc>
    bb58:	9901      	ldr	r1, [sp, #4]
    bb5a:	6260      	str	r0, [r4, #36]	; 0x24
    bb5c:	60c5      	str	r5, [r0, #12]
    bb5e:	6045      	str	r5, [r0, #4]
    bb60:	6085      	str	r5, [r0, #8]
    bb62:	6005      	str	r5, [r0, #0]
    bb64:	e7e9      	b.n	bb3a <_Bfree+0xa>
    bb66:	bf00      	nop

0000bb68 <_Balloc>:
    bb68:	b570      	push	{r4, r5, r6, lr}
    bb6a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    bb6c:	4606      	mov	r6, r0
    bb6e:	460d      	mov	r5, r1
    bb70:	b164      	cbz	r4, bb8c <_Balloc+0x24>
    bb72:	68e2      	ldr	r2, [r4, #12]
    bb74:	b1a2      	cbz	r2, bba0 <_Balloc+0x38>
    bb76:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    bb7a:	b1eb      	cbz	r3, bbb8 <_Balloc+0x50>
    bb7c:	6819      	ldr	r1, [r3, #0]
    bb7e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    bb82:	2200      	movs	r2, #0
    bb84:	60da      	str	r2, [r3, #12]
    bb86:	611a      	str	r2, [r3, #16]
    bb88:	4618      	mov	r0, r3
    bb8a:	bd70      	pop	{r4, r5, r6, pc}
    bb8c:	2010      	movs	r0, #16
    bb8e:	f7ff f99d 	bl	aecc <malloc>
    bb92:	2300      	movs	r3, #0
    bb94:	4604      	mov	r4, r0
    bb96:	6270      	str	r0, [r6, #36]	; 0x24
    bb98:	60c3      	str	r3, [r0, #12]
    bb9a:	6043      	str	r3, [r0, #4]
    bb9c:	6083      	str	r3, [r0, #8]
    bb9e:	6003      	str	r3, [r0, #0]
    bba0:	2210      	movs	r2, #16
    bba2:	4630      	mov	r0, r6
    bba4:	2104      	movs	r1, #4
    bba6:	f000 fe57 	bl	c858 <_calloc_r>
    bbaa:	6a73      	ldr	r3, [r6, #36]	; 0x24
    bbac:	60e0      	str	r0, [r4, #12]
    bbae:	68da      	ldr	r2, [r3, #12]
    bbb0:	2a00      	cmp	r2, #0
    bbb2:	d1e0      	bne.n	bb76 <_Balloc+0xe>
    bbb4:	4613      	mov	r3, r2
    bbb6:	e7e7      	b.n	bb88 <_Balloc+0x20>
    bbb8:	2401      	movs	r4, #1
    bbba:	4630      	mov	r0, r6
    bbbc:	4621      	mov	r1, r4
    bbbe:	40ac      	lsls	r4, r5
    bbc0:	1d62      	adds	r2, r4, #5
    bbc2:	0092      	lsls	r2, r2, #2
    bbc4:	f000 fe48 	bl	c858 <_calloc_r>
    bbc8:	4603      	mov	r3, r0
    bbca:	2800      	cmp	r0, #0
    bbcc:	d0dc      	beq.n	bb88 <_Balloc+0x20>
    bbce:	6045      	str	r5, [r0, #4]
    bbd0:	6084      	str	r4, [r0, #8]
    bbd2:	e7d6      	b.n	bb82 <_Balloc+0x1a>

0000bbd4 <__d2b>:
    bbd4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    bbd8:	b083      	sub	sp, #12
    bbda:	2101      	movs	r1, #1
    bbdc:	461d      	mov	r5, r3
    bbde:	4614      	mov	r4, r2
    bbe0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    bbe2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    bbe4:	f7ff ffc0 	bl	bb68 <_Balloc>
    bbe8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    bbec:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    bbf0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    bbf4:	4615      	mov	r5, r2
    bbf6:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    bbfa:	9300      	str	r3, [sp, #0]
    bbfc:	bf1c      	itt	ne
    bbfe:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    bc02:	9300      	strne	r3, [sp, #0]
    bc04:	4680      	mov	r8, r0
    bc06:	2c00      	cmp	r4, #0
    bc08:	d023      	beq.n	bc52 <__d2b+0x7e>
    bc0a:	a802      	add	r0, sp, #8
    bc0c:	f840 4d04 	str.w	r4, [r0, #-4]!
    bc10:	f7ff fe22 	bl	b858 <__lo0bits>
    bc14:	4603      	mov	r3, r0
    bc16:	2800      	cmp	r0, #0
    bc18:	d137      	bne.n	bc8a <__d2b+0xb6>
    bc1a:	9901      	ldr	r1, [sp, #4]
    bc1c:	9a00      	ldr	r2, [sp, #0]
    bc1e:	f8c8 1014 	str.w	r1, [r8, #20]
    bc22:	2a00      	cmp	r2, #0
    bc24:	bf14      	ite	ne
    bc26:	2402      	movne	r4, #2
    bc28:	2401      	moveq	r4, #1
    bc2a:	f8c8 2018 	str.w	r2, [r8, #24]
    bc2e:	f8c8 4010 	str.w	r4, [r8, #16]
    bc32:	f1ba 0f00 	cmp.w	sl, #0
    bc36:	d01b      	beq.n	bc70 <__d2b+0x9c>
    bc38:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    bc3c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    bc40:	f1aa 0a03 	sub.w	sl, sl, #3
    bc44:	4453      	add	r3, sl
    bc46:	603b      	str	r3, [r7, #0]
    bc48:	6032      	str	r2, [r6, #0]
    bc4a:	4640      	mov	r0, r8
    bc4c:	b003      	add	sp, #12
    bc4e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    bc52:	4668      	mov	r0, sp
    bc54:	f7ff fe00 	bl	b858 <__lo0bits>
    bc58:	2301      	movs	r3, #1
    bc5a:	461c      	mov	r4, r3
    bc5c:	f8c8 3010 	str.w	r3, [r8, #16]
    bc60:	9b00      	ldr	r3, [sp, #0]
    bc62:	f8c8 3014 	str.w	r3, [r8, #20]
    bc66:	f100 0320 	add.w	r3, r0, #32
    bc6a:	f1ba 0f00 	cmp.w	sl, #0
    bc6e:	d1e3      	bne.n	bc38 <__d2b+0x64>
    bc70:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    bc74:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    bc78:	3b02      	subs	r3, #2
    bc7a:	603b      	str	r3, [r7, #0]
    bc7c:	6910      	ldr	r0, [r2, #16]
    bc7e:	f7ff fdcb 	bl	b818 <__hi0bits>
    bc82:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    bc86:	6030      	str	r0, [r6, #0]
    bc88:	e7df      	b.n	bc4a <__d2b+0x76>
    bc8a:	9a00      	ldr	r2, [sp, #0]
    bc8c:	f1c0 0120 	rsb	r1, r0, #32
    bc90:	fa12 f101 	lsls.w	r1, r2, r1
    bc94:	40c2      	lsrs	r2, r0
    bc96:	9801      	ldr	r0, [sp, #4]
    bc98:	4301      	orrs	r1, r0
    bc9a:	f8c8 1014 	str.w	r1, [r8, #20]
    bc9e:	9200      	str	r2, [sp, #0]
    bca0:	e7bf      	b.n	bc22 <__d2b+0x4e>
    bca2:	bf00      	nop

0000bca4 <__mdiff>:
    bca4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bca8:	6913      	ldr	r3, [r2, #16]
    bcaa:	690f      	ldr	r7, [r1, #16]
    bcac:	460c      	mov	r4, r1
    bcae:	4615      	mov	r5, r2
    bcb0:	1aff      	subs	r7, r7, r3
    bcb2:	2f00      	cmp	r7, #0
    bcb4:	d04f      	beq.n	bd56 <__mdiff+0xb2>
    bcb6:	db6a      	blt.n	bd8e <__mdiff+0xea>
    bcb8:	2700      	movs	r7, #0
    bcba:	f101 0614 	add.w	r6, r1, #20
    bcbe:	6861      	ldr	r1, [r4, #4]
    bcc0:	f7ff ff52 	bl	bb68 <_Balloc>
    bcc4:	f8d5 8010 	ldr.w	r8, [r5, #16]
    bcc8:	f8d4 c010 	ldr.w	ip, [r4, #16]
    bccc:	f105 0114 	add.w	r1, r5, #20
    bcd0:	2200      	movs	r2, #0
    bcd2:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    bcd6:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    bcda:	f105 0814 	add.w	r8, r5, #20
    bcde:	3414      	adds	r4, #20
    bce0:	f100 0314 	add.w	r3, r0, #20
    bce4:	60c7      	str	r7, [r0, #12]
    bce6:	f851 7b04 	ldr.w	r7, [r1], #4
    bcea:	f856 5b04 	ldr.w	r5, [r6], #4
    bcee:	46bb      	mov	fp, r7
    bcf0:	fa1f fa87 	uxth.w	sl, r7
    bcf4:	0c3f      	lsrs	r7, r7, #16
    bcf6:	fa1f f985 	uxth.w	r9, r5
    bcfa:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    bcfe:	ebca 0a09 	rsb	sl, sl, r9
    bd02:	4452      	add	r2, sl
    bd04:	eb07 4722 	add.w	r7, r7, r2, asr #16
    bd08:	b292      	uxth	r2, r2
    bd0a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    bd0e:	f843 2b04 	str.w	r2, [r3], #4
    bd12:	143a      	asrs	r2, r7, #16
    bd14:	4588      	cmp	r8, r1
    bd16:	d8e6      	bhi.n	bce6 <__mdiff+0x42>
    bd18:	42a6      	cmp	r6, r4
    bd1a:	d20e      	bcs.n	bd3a <__mdiff+0x96>
    bd1c:	f856 1b04 	ldr.w	r1, [r6], #4
    bd20:	b28d      	uxth	r5, r1
    bd22:	0c09      	lsrs	r1, r1, #16
    bd24:	1952      	adds	r2, r2, r5
    bd26:	eb01 4122 	add.w	r1, r1, r2, asr #16
    bd2a:	b292      	uxth	r2, r2
    bd2c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    bd30:	f843 2b04 	str.w	r2, [r3], #4
    bd34:	140a      	asrs	r2, r1, #16
    bd36:	42b4      	cmp	r4, r6
    bd38:	d8f0      	bhi.n	bd1c <__mdiff+0x78>
    bd3a:	f853 2c04 	ldr.w	r2, [r3, #-4]
    bd3e:	b932      	cbnz	r2, bd4e <__mdiff+0xaa>
    bd40:	f853 2c08 	ldr.w	r2, [r3, #-8]
    bd44:	f10c 3cff 	add.w	ip, ip, #4294967295
    bd48:	3b04      	subs	r3, #4
    bd4a:	2a00      	cmp	r2, #0
    bd4c:	d0f8      	beq.n	bd40 <__mdiff+0x9c>
    bd4e:	f8c0 c010 	str.w	ip, [r0, #16]
    bd52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bd56:	3304      	adds	r3, #4
    bd58:	f101 0614 	add.w	r6, r1, #20
    bd5c:	009b      	lsls	r3, r3, #2
    bd5e:	18d2      	adds	r2, r2, r3
    bd60:	18cb      	adds	r3, r1, r3
    bd62:	3304      	adds	r3, #4
    bd64:	3204      	adds	r2, #4
    bd66:	f853 cc04 	ldr.w	ip, [r3, #-4]
    bd6a:	3b04      	subs	r3, #4
    bd6c:	f852 1c04 	ldr.w	r1, [r2, #-4]
    bd70:	3a04      	subs	r2, #4
    bd72:	458c      	cmp	ip, r1
    bd74:	d10a      	bne.n	bd8c <__mdiff+0xe8>
    bd76:	429e      	cmp	r6, r3
    bd78:	d3f5      	bcc.n	bd66 <__mdiff+0xc2>
    bd7a:	2100      	movs	r1, #0
    bd7c:	f7ff fef4 	bl	bb68 <_Balloc>
    bd80:	2301      	movs	r3, #1
    bd82:	6103      	str	r3, [r0, #16]
    bd84:	2300      	movs	r3, #0
    bd86:	6143      	str	r3, [r0, #20]
    bd88:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bd8c:	d297      	bcs.n	bcbe <__mdiff+0x1a>
    bd8e:	4623      	mov	r3, r4
    bd90:	462c      	mov	r4, r5
    bd92:	2701      	movs	r7, #1
    bd94:	461d      	mov	r5, r3
    bd96:	f104 0614 	add.w	r6, r4, #20
    bd9a:	e790      	b.n	bcbe <__mdiff+0x1a>

0000bd9c <__lshift>:
    bd9c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    bda0:	690d      	ldr	r5, [r1, #16]
    bda2:	688b      	ldr	r3, [r1, #8]
    bda4:	1156      	asrs	r6, r2, #5
    bda6:	3501      	adds	r5, #1
    bda8:	460c      	mov	r4, r1
    bdaa:	19ad      	adds	r5, r5, r6
    bdac:	4690      	mov	r8, r2
    bdae:	429d      	cmp	r5, r3
    bdb0:	4682      	mov	sl, r0
    bdb2:	6849      	ldr	r1, [r1, #4]
    bdb4:	dd03      	ble.n	bdbe <__lshift+0x22>
    bdb6:	005b      	lsls	r3, r3, #1
    bdb8:	3101      	adds	r1, #1
    bdba:	429d      	cmp	r5, r3
    bdbc:	dcfb      	bgt.n	bdb6 <__lshift+0x1a>
    bdbe:	4650      	mov	r0, sl
    bdc0:	f7ff fed2 	bl	bb68 <_Balloc>
    bdc4:	2e00      	cmp	r6, #0
    bdc6:	4607      	mov	r7, r0
    bdc8:	f100 0214 	add.w	r2, r0, #20
    bdcc:	dd0a      	ble.n	bde4 <__lshift+0x48>
    bdce:	2300      	movs	r3, #0
    bdd0:	4619      	mov	r1, r3
    bdd2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    bdd6:	3301      	adds	r3, #1
    bdd8:	42b3      	cmp	r3, r6
    bdda:	d1fa      	bne.n	bdd2 <__lshift+0x36>
    bddc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    bde0:	f103 0214 	add.w	r2, r3, #20
    bde4:	6920      	ldr	r0, [r4, #16]
    bde6:	f104 0314 	add.w	r3, r4, #20
    bdea:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    bdee:	3014      	adds	r0, #20
    bdf0:	f018 081f 	ands.w	r8, r8, #31
    bdf4:	d01b      	beq.n	be2e <__lshift+0x92>
    bdf6:	f1c8 0e20 	rsb	lr, r8, #32
    bdfa:	2100      	movs	r1, #0
    bdfc:	681e      	ldr	r6, [r3, #0]
    bdfe:	fa06 fc08 	lsl.w	ip, r6, r8
    be02:	ea41 010c 	orr.w	r1, r1, ip
    be06:	f842 1b04 	str.w	r1, [r2], #4
    be0a:	f853 1b04 	ldr.w	r1, [r3], #4
    be0e:	4298      	cmp	r0, r3
    be10:	fa21 f10e 	lsr.w	r1, r1, lr
    be14:	d8f2      	bhi.n	bdfc <__lshift+0x60>
    be16:	6011      	str	r1, [r2, #0]
    be18:	b101      	cbz	r1, be1c <__lshift+0x80>
    be1a:	3501      	adds	r5, #1
    be1c:	4650      	mov	r0, sl
    be1e:	3d01      	subs	r5, #1
    be20:	4621      	mov	r1, r4
    be22:	613d      	str	r5, [r7, #16]
    be24:	f7ff fe84 	bl	bb30 <_Bfree>
    be28:	4638      	mov	r0, r7
    be2a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    be2e:	f853 1008 	ldr.w	r1, [r3, r8]
    be32:	f842 1008 	str.w	r1, [r2, r8]
    be36:	f108 0804 	add.w	r8, r8, #4
    be3a:	eb08 0103 	add.w	r1, r8, r3
    be3e:	4288      	cmp	r0, r1
    be40:	d9ec      	bls.n	be1c <__lshift+0x80>
    be42:	f853 1008 	ldr.w	r1, [r3, r8]
    be46:	f842 1008 	str.w	r1, [r2, r8]
    be4a:	f108 0804 	add.w	r8, r8, #4
    be4e:	eb08 0103 	add.w	r1, r8, r3
    be52:	4288      	cmp	r0, r1
    be54:	d8eb      	bhi.n	be2e <__lshift+0x92>
    be56:	e7e1      	b.n	be1c <__lshift+0x80>

0000be58 <__multiply>:
    be58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    be5c:	f8d1 8010 	ldr.w	r8, [r1, #16]
    be60:	6917      	ldr	r7, [r2, #16]
    be62:	460d      	mov	r5, r1
    be64:	4616      	mov	r6, r2
    be66:	b087      	sub	sp, #28
    be68:	45b8      	cmp	r8, r7
    be6a:	bfb5      	itete	lt
    be6c:	4615      	movlt	r5, r2
    be6e:	463b      	movge	r3, r7
    be70:	460b      	movlt	r3, r1
    be72:	4647      	movge	r7, r8
    be74:	bfb4      	ite	lt
    be76:	461e      	movlt	r6, r3
    be78:	4698      	movge	r8, r3
    be7a:	68ab      	ldr	r3, [r5, #8]
    be7c:	eb08 0407 	add.w	r4, r8, r7
    be80:	6869      	ldr	r1, [r5, #4]
    be82:	429c      	cmp	r4, r3
    be84:	bfc8      	it	gt
    be86:	3101      	addgt	r1, #1
    be88:	f7ff fe6e 	bl	bb68 <_Balloc>
    be8c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    be90:	f100 0b14 	add.w	fp, r0, #20
    be94:	3314      	adds	r3, #20
    be96:	9003      	str	r0, [sp, #12]
    be98:	459b      	cmp	fp, r3
    be9a:	9304      	str	r3, [sp, #16]
    be9c:	d206      	bcs.n	beac <__multiply+0x54>
    be9e:	9904      	ldr	r1, [sp, #16]
    bea0:	465b      	mov	r3, fp
    bea2:	2200      	movs	r2, #0
    bea4:	f843 2b04 	str.w	r2, [r3], #4
    bea8:	4299      	cmp	r1, r3
    beaa:	d8fb      	bhi.n	bea4 <__multiply+0x4c>
    beac:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    beb0:	f106 0914 	add.w	r9, r6, #20
    beb4:	f108 0814 	add.w	r8, r8, #20
    beb8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    bebc:	3514      	adds	r5, #20
    bebe:	45c1      	cmp	r9, r8
    bec0:	f8cd 8004 	str.w	r8, [sp, #4]
    bec4:	f10c 0c14 	add.w	ip, ip, #20
    bec8:	9502      	str	r5, [sp, #8]
    beca:	d24b      	bcs.n	bf64 <__multiply+0x10c>
    becc:	f04f 0a00 	mov.w	sl, #0
    bed0:	9405      	str	r4, [sp, #20]
    bed2:	f859 400a 	ldr.w	r4, [r9, sl]
    bed6:	eb0a 080b 	add.w	r8, sl, fp
    beda:	b2a0      	uxth	r0, r4
    bedc:	b1d8      	cbz	r0, bf16 <__multiply+0xbe>
    bede:	9a02      	ldr	r2, [sp, #8]
    bee0:	4643      	mov	r3, r8
    bee2:	2400      	movs	r4, #0
    bee4:	f852 5b04 	ldr.w	r5, [r2], #4
    bee8:	6819      	ldr	r1, [r3, #0]
    beea:	b2af      	uxth	r7, r5
    beec:	0c2d      	lsrs	r5, r5, #16
    beee:	b28e      	uxth	r6, r1
    bef0:	0c09      	lsrs	r1, r1, #16
    bef2:	fb00 6607 	mla	r6, r0, r7, r6
    bef6:	fb00 1105 	mla	r1, r0, r5, r1
    befa:	1936      	adds	r6, r6, r4
    befc:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    bf00:	b2b6      	uxth	r6, r6
    bf02:	0c0c      	lsrs	r4, r1, #16
    bf04:	4594      	cmp	ip, r2
    bf06:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    bf0a:	f843 6b04 	str.w	r6, [r3], #4
    bf0e:	d8e9      	bhi.n	bee4 <__multiply+0x8c>
    bf10:	601c      	str	r4, [r3, #0]
    bf12:	f859 400a 	ldr.w	r4, [r9, sl]
    bf16:	0c24      	lsrs	r4, r4, #16
    bf18:	d01c      	beq.n	bf54 <__multiply+0xfc>
    bf1a:	f85b 200a 	ldr.w	r2, [fp, sl]
    bf1e:	4641      	mov	r1, r8
    bf20:	9b02      	ldr	r3, [sp, #8]
    bf22:	2500      	movs	r5, #0
    bf24:	4610      	mov	r0, r2
    bf26:	881e      	ldrh	r6, [r3, #0]
    bf28:	b297      	uxth	r7, r2
    bf2a:	fb06 5504 	mla	r5, r6, r4, r5
    bf2e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    bf32:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    bf36:	600f      	str	r7, [r1, #0]
    bf38:	f851 0f04 	ldr.w	r0, [r1, #4]!
    bf3c:	f853 2b04 	ldr.w	r2, [r3], #4
    bf40:	b286      	uxth	r6, r0
    bf42:	0c12      	lsrs	r2, r2, #16
    bf44:	fb02 6204 	mla	r2, r2, r4, r6
    bf48:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    bf4c:	0c15      	lsrs	r5, r2, #16
    bf4e:	459c      	cmp	ip, r3
    bf50:	d8e9      	bhi.n	bf26 <__multiply+0xce>
    bf52:	600a      	str	r2, [r1, #0]
    bf54:	f10a 0a04 	add.w	sl, sl, #4
    bf58:	9a01      	ldr	r2, [sp, #4]
    bf5a:	eb0a 0309 	add.w	r3, sl, r9
    bf5e:	429a      	cmp	r2, r3
    bf60:	d8b7      	bhi.n	bed2 <__multiply+0x7a>
    bf62:	9c05      	ldr	r4, [sp, #20]
    bf64:	2c00      	cmp	r4, #0
    bf66:	dd0b      	ble.n	bf80 <__multiply+0x128>
    bf68:	9a04      	ldr	r2, [sp, #16]
    bf6a:	f852 3c04 	ldr.w	r3, [r2, #-4]
    bf6e:	b93b      	cbnz	r3, bf80 <__multiply+0x128>
    bf70:	4613      	mov	r3, r2
    bf72:	e003      	b.n	bf7c <__multiply+0x124>
    bf74:	f853 2c08 	ldr.w	r2, [r3, #-8]
    bf78:	3b04      	subs	r3, #4
    bf7a:	b90a      	cbnz	r2, bf80 <__multiply+0x128>
    bf7c:	3c01      	subs	r4, #1
    bf7e:	d1f9      	bne.n	bf74 <__multiply+0x11c>
    bf80:	9b03      	ldr	r3, [sp, #12]
    bf82:	4618      	mov	r0, r3
    bf84:	611c      	str	r4, [r3, #16]
    bf86:	b007      	add	sp, #28
    bf88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000bf8c <__i2b>:
    bf8c:	b510      	push	{r4, lr}
    bf8e:	460c      	mov	r4, r1
    bf90:	2101      	movs	r1, #1
    bf92:	f7ff fde9 	bl	bb68 <_Balloc>
    bf96:	2201      	movs	r2, #1
    bf98:	6144      	str	r4, [r0, #20]
    bf9a:	6102      	str	r2, [r0, #16]
    bf9c:	bd10      	pop	{r4, pc}
    bf9e:	bf00      	nop

0000bfa0 <__multadd>:
    bfa0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    bfa4:	460d      	mov	r5, r1
    bfa6:	2100      	movs	r1, #0
    bfa8:	4606      	mov	r6, r0
    bfaa:	692c      	ldr	r4, [r5, #16]
    bfac:	b083      	sub	sp, #12
    bfae:	f105 0814 	add.w	r8, r5, #20
    bfb2:	4608      	mov	r0, r1
    bfb4:	f858 7001 	ldr.w	r7, [r8, r1]
    bfb8:	3001      	adds	r0, #1
    bfba:	fa1f fa87 	uxth.w	sl, r7
    bfbe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    bfc2:	fb0a 3302 	mla	r3, sl, r2, r3
    bfc6:	fb0c fc02 	mul.w	ip, ip, r2
    bfca:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    bfce:	b29b      	uxth	r3, r3
    bfd0:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    bfd4:	f848 3001 	str.w	r3, [r8, r1]
    bfd8:	3104      	adds	r1, #4
    bfda:	4284      	cmp	r4, r0
    bfdc:	ea4f 431c 	mov.w	r3, ip, lsr #16
    bfe0:	dce8      	bgt.n	bfb4 <__multadd+0x14>
    bfe2:	b13b      	cbz	r3, bff4 <__multadd+0x54>
    bfe4:	68aa      	ldr	r2, [r5, #8]
    bfe6:	4294      	cmp	r4, r2
    bfe8:	da08      	bge.n	bffc <__multadd+0x5c>
    bfea:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    bfee:	3401      	adds	r4, #1
    bff0:	612c      	str	r4, [r5, #16]
    bff2:	6153      	str	r3, [r2, #20]
    bff4:	4628      	mov	r0, r5
    bff6:	b003      	add	sp, #12
    bff8:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    bffc:	6869      	ldr	r1, [r5, #4]
    bffe:	4630      	mov	r0, r6
    c000:	9301      	str	r3, [sp, #4]
    c002:	3101      	adds	r1, #1
    c004:	f7ff fdb0 	bl	bb68 <_Balloc>
    c008:	692a      	ldr	r2, [r5, #16]
    c00a:	f105 010c 	add.w	r1, r5, #12
    c00e:	3202      	adds	r2, #2
    c010:	0092      	lsls	r2, r2, #2
    c012:	4607      	mov	r7, r0
    c014:	300c      	adds	r0, #12
    c016:	f7ff fa6d 	bl	b4f4 <memcpy>
    c01a:	4629      	mov	r1, r5
    c01c:	4630      	mov	r0, r6
    c01e:	463d      	mov	r5, r7
    c020:	f7ff fd86 	bl	bb30 <_Bfree>
    c024:	9b01      	ldr	r3, [sp, #4]
    c026:	e7e0      	b.n	bfea <__multadd+0x4a>

0000c028 <__pow5mult>:
    c028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c02c:	4615      	mov	r5, r2
    c02e:	f012 0203 	ands.w	r2, r2, #3
    c032:	4604      	mov	r4, r0
    c034:	4688      	mov	r8, r1
    c036:	d12c      	bne.n	c092 <__pow5mult+0x6a>
    c038:	10ad      	asrs	r5, r5, #2
    c03a:	d01e      	beq.n	c07a <__pow5mult+0x52>
    c03c:	6a66      	ldr	r6, [r4, #36]	; 0x24
    c03e:	2e00      	cmp	r6, #0
    c040:	d034      	beq.n	c0ac <__pow5mult+0x84>
    c042:	68b7      	ldr	r7, [r6, #8]
    c044:	2f00      	cmp	r7, #0
    c046:	d03b      	beq.n	c0c0 <__pow5mult+0x98>
    c048:	f015 0f01 	tst.w	r5, #1
    c04c:	d108      	bne.n	c060 <__pow5mult+0x38>
    c04e:	106d      	asrs	r5, r5, #1
    c050:	d013      	beq.n	c07a <__pow5mult+0x52>
    c052:	683e      	ldr	r6, [r7, #0]
    c054:	b1a6      	cbz	r6, c080 <__pow5mult+0x58>
    c056:	4630      	mov	r0, r6
    c058:	4607      	mov	r7, r0
    c05a:	f015 0f01 	tst.w	r5, #1
    c05e:	d0f6      	beq.n	c04e <__pow5mult+0x26>
    c060:	4641      	mov	r1, r8
    c062:	463a      	mov	r2, r7
    c064:	4620      	mov	r0, r4
    c066:	f7ff fef7 	bl	be58 <__multiply>
    c06a:	4641      	mov	r1, r8
    c06c:	4606      	mov	r6, r0
    c06e:	4620      	mov	r0, r4
    c070:	f7ff fd5e 	bl	bb30 <_Bfree>
    c074:	106d      	asrs	r5, r5, #1
    c076:	46b0      	mov	r8, r6
    c078:	d1eb      	bne.n	c052 <__pow5mult+0x2a>
    c07a:	4640      	mov	r0, r8
    c07c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c080:	4639      	mov	r1, r7
    c082:	463a      	mov	r2, r7
    c084:	4620      	mov	r0, r4
    c086:	f7ff fee7 	bl	be58 <__multiply>
    c08a:	6038      	str	r0, [r7, #0]
    c08c:	4607      	mov	r7, r0
    c08e:	6006      	str	r6, [r0, #0]
    c090:	e7e3      	b.n	c05a <__pow5mult+0x32>
    c092:	f64d 3c40 	movw	ip, #56128	; 0xdb40
    c096:	2300      	movs	r3, #0
    c098:	f2c0 0c00 	movt	ip, #0
    c09c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    c0a0:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    c0a4:	f7ff ff7c 	bl	bfa0 <__multadd>
    c0a8:	4680      	mov	r8, r0
    c0aa:	e7c5      	b.n	c038 <__pow5mult+0x10>
    c0ac:	2010      	movs	r0, #16
    c0ae:	f7fe ff0d 	bl	aecc <malloc>
    c0b2:	2300      	movs	r3, #0
    c0b4:	4606      	mov	r6, r0
    c0b6:	6260      	str	r0, [r4, #36]	; 0x24
    c0b8:	60c3      	str	r3, [r0, #12]
    c0ba:	6043      	str	r3, [r0, #4]
    c0bc:	6083      	str	r3, [r0, #8]
    c0be:	6003      	str	r3, [r0, #0]
    c0c0:	4620      	mov	r0, r4
    c0c2:	f240 2171 	movw	r1, #625	; 0x271
    c0c6:	f7ff ff61 	bl	bf8c <__i2b>
    c0ca:	2300      	movs	r3, #0
    c0cc:	60b0      	str	r0, [r6, #8]
    c0ce:	4607      	mov	r7, r0
    c0d0:	6003      	str	r3, [r0, #0]
    c0d2:	e7b9      	b.n	c048 <__pow5mult+0x20>

0000c0d4 <__s2b>:
    c0d4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    c0d8:	461e      	mov	r6, r3
    c0da:	f648 6339 	movw	r3, #36409	; 0x8e39
    c0de:	f106 0c08 	add.w	ip, r6, #8
    c0e2:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    c0e6:	4688      	mov	r8, r1
    c0e8:	4605      	mov	r5, r0
    c0ea:	4617      	mov	r7, r2
    c0ec:	fb83 130c 	smull	r1, r3, r3, ip
    c0f0:	ea4f 7cec 	mov.w	ip, ip, asr #31
    c0f4:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    c0f8:	f1bc 0f01 	cmp.w	ip, #1
    c0fc:	dd35      	ble.n	c16a <__s2b+0x96>
    c0fe:	2100      	movs	r1, #0
    c100:	2201      	movs	r2, #1
    c102:	0052      	lsls	r2, r2, #1
    c104:	3101      	adds	r1, #1
    c106:	4594      	cmp	ip, r2
    c108:	dcfb      	bgt.n	c102 <__s2b+0x2e>
    c10a:	4628      	mov	r0, r5
    c10c:	f7ff fd2c 	bl	bb68 <_Balloc>
    c110:	9b08      	ldr	r3, [sp, #32]
    c112:	6143      	str	r3, [r0, #20]
    c114:	2301      	movs	r3, #1
    c116:	2f09      	cmp	r7, #9
    c118:	6103      	str	r3, [r0, #16]
    c11a:	dd22      	ble.n	c162 <__s2b+0x8e>
    c11c:	f108 0a09 	add.w	sl, r8, #9
    c120:	2409      	movs	r4, #9
    c122:	f818 3004 	ldrb.w	r3, [r8, r4]
    c126:	4601      	mov	r1, r0
    c128:	220a      	movs	r2, #10
    c12a:	3401      	adds	r4, #1
    c12c:	3b30      	subs	r3, #48	; 0x30
    c12e:	4628      	mov	r0, r5
    c130:	f7ff ff36 	bl	bfa0 <__multadd>
    c134:	42a7      	cmp	r7, r4
    c136:	dcf4      	bgt.n	c122 <__s2b+0x4e>
    c138:	eb0a 0807 	add.w	r8, sl, r7
    c13c:	f1a8 0808 	sub.w	r8, r8, #8
    c140:	42be      	cmp	r6, r7
    c142:	dd0c      	ble.n	c15e <__s2b+0x8a>
    c144:	2400      	movs	r4, #0
    c146:	f818 3004 	ldrb.w	r3, [r8, r4]
    c14a:	4601      	mov	r1, r0
    c14c:	3401      	adds	r4, #1
    c14e:	220a      	movs	r2, #10
    c150:	3b30      	subs	r3, #48	; 0x30
    c152:	4628      	mov	r0, r5
    c154:	f7ff ff24 	bl	bfa0 <__multadd>
    c158:	19e3      	adds	r3, r4, r7
    c15a:	429e      	cmp	r6, r3
    c15c:	dcf3      	bgt.n	c146 <__s2b+0x72>
    c15e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    c162:	f108 080a 	add.w	r8, r8, #10
    c166:	2709      	movs	r7, #9
    c168:	e7ea      	b.n	c140 <__s2b+0x6c>
    c16a:	2100      	movs	r1, #0
    c16c:	e7cd      	b.n	c10a <__s2b+0x36>
    c16e:	bf00      	nop

0000c170 <_realloc_r>:
    c170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c174:	4691      	mov	r9, r2
    c176:	b083      	sub	sp, #12
    c178:	4607      	mov	r7, r0
    c17a:	460e      	mov	r6, r1
    c17c:	2900      	cmp	r1, #0
    c17e:	f000 813a 	beq.w	c3f6 <_realloc_r+0x286>
    c182:	f1a1 0808 	sub.w	r8, r1, #8
    c186:	f109 040b 	add.w	r4, r9, #11
    c18a:	f7ff fb41 	bl	b810 <__malloc_lock>
    c18e:	2c16      	cmp	r4, #22
    c190:	f8d8 1004 	ldr.w	r1, [r8, #4]
    c194:	460b      	mov	r3, r1
    c196:	f200 80a0 	bhi.w	c2da <_realloc_r+0x16a>
    c19a:	2210      	movs	r2, #16
    c19c:	2500      	movs	r5, #0
    c19e:	4614      	mov	r4, r2
    c1a0:	454c      	cmp	r4, r9
    c1a2:	bf38      	it	cc
    c1a4:	f045 0501 	orrcc.w	r5, r5, #1
    c1a8:	2d00      	cmp	r5, #0
    c1aa:	f040 812a 	bne.w	c402 <_realloc_r+0x292>
    c1ae:	f021 0a03 	bic.w	sl, r1, #3
    c1b2:	4592      	cmp	sl, r2
    c1b4:	bfa2      	ittt	ge
    c1b6:	4640      	movge	r0, r8
    c1b8:	4655      	movge	r5, sl
    c1ba:	f108 0808 	addge.w	r8, r8, #8
    c1be:	da75      	bge.n	c2ac <_realloc_r+0x13c>
    c1c0:	f240 1370 	movw	r3, #368	; 0x170
    c1c4:	eb08 000a 	add.w	r0, r8, sl
    c1c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1cc:	f8d3 e008 	ldr.w	lr, [r3, #8]
    c1d0:	4586      	cmp	lr, r0
    c1d2:	f000 811a 	beq.w	c40a <_realloc_r+0x29a>
    c1d6:	f8d0 c004 	ldr.w	ip, [r0, #4]
    c1da:	f02c 0b01 	bic.w	fp, ip, #1
    c1de:	4483      	add	fp, r0
    c1e0:	f8db b004 	ldr.w	fp, [fp, #4]
    c1e4:	f01b 0f01 	tst.w	fp, #1
    c1e8:	d07c      	beq.n	c2e4 <_realloc_r+0x174>
    c1ea:	46ac      	mov	ip, r5
    c1ec:	4628      	mov	r0, r5
    c1ee:	f011 0f01 	tst.w	r1, #1
    c1f2:	f040 809b 	bne.w	c32c <_realloc_r+0x1bc>
    c1f6:	f856 1c08 	ldr.w	r1, [r6, #-8]
    c1fa:	ebc1 0b08 	rsb	fp, r1, r8
    c1fe:	f8db 5004 	ldr.w	r5, [fp, #4]
    c202:	f025 0503 	bic.w	r5, r5, #3
    c206:	2800      	cmp	r0, #0
    c208:	f000 80dd 	beq.w	c3c6 <_realloc_r+0x256>
    c20c:	4570      	cmp	r0, lr
    c20e:	f000 811f 	beq.w	c450 <_realloc_r+0x2e0>
    c212:	eb05 030a 	add.w	r3, r5, sl
    c216:	eb0c 0503 	add.w	r5, ip, r3
    c21a:	4295      	cmp	r5, r2
    c21c:	bfb8      	it	lt
    c21e:	461d      	movlt	r5, r3
    c220:	f2c0 80d2 	blt.w	c3c8 <_realloc_r+0x258>
    c224:	6881      	ldr	r1, [r0, #8]
    c226:	465b      	mov	r3, fp
    c228:	68c0      	ldr	r0, [r0, #12]
    c22a:	f1aa 0204 	sub.w	r2, sl, #4
    c22e:	2a24      	cmp	r2, #36	; 0x24
    c230:	6081      	str	r1, [r0, #8]
    c232:	60c8      	str	r0, [r1, #12]
    c234:	f853 1f08 	ldr.w	r1, [r3, #8]!
    c238:	f8db 000c 	ldr.w	r0, [fp, #12]
    c23c:	6081      	str	r1, [r0, #8]
    c23e:	60c8      	str	r0, [r1, #12]
    c240:	f200 80d0 	bhi.w	c3e4 <_realloc_r+0x274>
    c244:	2a13      	cmp	r2, #19
    c246:	469c      	mov	ip, r3
    c248:	d921      	bls.n	c28e <_realloc_r+0x11e>
    c24a:	4631      	mov	r1, r6
    c24c:	f10b 0c10 	add.w	ip, fp, #16
    c250:	f851 0b04 	ldr.w	r0, [r1], #4
    c254:	f8cb 0008 	str.w	r0, [fp, #8]
    c258:	6870      	ldr	r0, [r6, #4]
    c25a:	1d0e      	adds	r6, r1, #4
    c25c:	2a1b      	cmp	r2, #27
    c25e:	f8cb 000c 	str.w	r0, [fp, #12]
    c262:	d914      	bls.n	c28e <_realloc_r+0x11e>
    c264:	6848      	ldr	r0, [r1, #4]
    c266:	1d31      	adds	r1, r6, #4
    c268:	f10b 0c18 	add.w	ip, fp, #24
    c26c:	f8cb 0010 	str.w	r0, [fp, #16]
    c270:	6870      	ldr	r0, [r6, #4]
    c272:	1d0e      	adds	r6, r1, #4
    c274:	2a24      	cmp	r2, #36	; 0x24
    c276:	f8cb 0014 	str.w	r0, [fp, #20]
    c27a:	d108      	bne.n	c28e <_realloc_r+0x11e>
    c27c:	684a      	ldr	r2, [r1, #4]
    c27e:	f10b 0c20 	add.w	ip, fp, #32
    c282:	f8cb 2018 	str.w	r2, [fp, #24]
    c286:	6872      	ldr	r2, [r6, #4]
    c288:	3608      	adds	r6, #8
    c28a:	f8cb 201c 	str.w	r2, [fp, #28]
    c28e:	4631      	mov	r1, r6
    c290:	4698      	mov	r8, r3
    c292:	4662      	mov	r2, ip
    c294:	4658      	mov	r0, fp
    c296:	f851 3b04 	ldr.w	r3, [r1], #4
    c29a:	f842 3b04 	str.w	r3, [r2], #4
    c29e:	6873      	ldr	r3, [r6, #4]
    c2a0:	f8cc 3004 	str.w	r3, [ip, #4]
    c2a4:	684b      	ldr	r3, [r1, #4]
    c2a6:	6053      	str	r3, [r2, #4]
    c2a8:	f8db 3004 	ldr.w	r3, [fp, #4]
    c2ac:	ebc4 0c05 	rsb	ip, r4, r5
    c2b0:	f1bc 0f0f 	cmp.w	ip, #15
    c2b4:	d826      	bhi.n	c304 <_realloc_r+0x194>
    c2b6:	1942      	adds	r2, r0, r5
    c2b8:	f003 0301 	and.w	r3, r3, #1
    c2bc:	ea43 0505 	orr.w	r5, r3, r5
    c2c0:	6045      	str	r5, [r0, #4]
    c2c2:	6853      	ldr	r3, [r2, #4]
    c2c4:	f043 0301 	orr.w	r3, r3, #1
    c2c8:	6053      	str	r3, [r2, #4]
    c2ca:	4638      	mov	r0, r7
    c2cc:	4645      	mov	r5, r8
    c2ce:	f7ff faa1 	bl	b814 <__malloc_unlock>
    c2d2:	4628      	mov	r0, r5
    c2d4:	b003      	add	sp, #12
    c2d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c2da:	f024 0407 	bic.w	r4, r4, #7
    c2de:	4622      	mov	r2, r4
    c2e0:	0fe5      	lsrs	r5, r4, #31
    c2e2:	e75d      	b.n	c1a0 <_realloc_r+0x30>
    c2e4:	f02c 0c03 	bic.w	ip, ip, #3
    c2e8:	eb0c 050a 	add.w	r5, ip, sl
    c2ec:	4295      	cmp	r5, r2
    c2ee:	f6ff af7e 	blt.w	c1ee <_realloc_r+0x7e>
    c2f2:	6882      	ldr	r2, [r0, #8]
    c2f4:	460b      	mov	r3, r1
    c2f6:	68c1      	ldr	r1, [r0, #12]
    c2f8:	4640      	mov	r0, r8
    c2fa:	f108 0808 	add.w	r8, r8, #8
    c2fe:	608a      	str	r2, [r1, #8]
    c300:	60d1      	str	r1, [r2, #12]
    c302:	e7d3      	b.n	c2ac <_realloc_r+0x13c>
    c304:	1901      	adds	r1, r0, r4
    c306:	f003 0301 	and.w	r3, r3, #1
    c30a:	eb01 020c 	add.w	r2, r1, ip
    c30e:	ea43 0404 	orr.w	r4, r3, r4
    c312:	f04c 0301 	orr.w	r3, ip, #1
    c316:	6044      	str	r4, [r0, #4]
    c318:	604b      	str	r3, [r1, #4]
    c31a:	4638      	mov	r0, r7
    c31c:	6853      	ldr	r3, [r2, #4]
    c31e:	3108      	adds	r1, #8
    c320:	f043 0301 	orr.w	r3, r3, #1
    c324:	6053      	str	r3, [r2, #4]
    c326:	f7fe fa57 	bl	a7d8 <_free_r>
    c32a:	e7ce      	b.n	c2ca <_realloc_r+0x15a>
    c32c:	4649      	mov	r1, r9
    c32e:	4638      	mov	r0, r7
    c330:	f7fe fdd4 	bl	aedc <_malloc_r>
    c334:	4605      	mov	r5, r0
    c336:	2800      	cmp	r0, #0
    c338:	d041      	beq.n	c3be <_realloc_r+0x24e>
    c33a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    c33e:	f1a0 0208 	sub.w	r2, r0, #8
    c342:	f023 0101 	bic.w	r1, r3, #1
    c346:	4441      	add	r1, r8
    c348:	428a      	cmp	r2, r1
    c34a:	f000 80d7 	beq.w	c4fc <_realloc_r+0x38c>
    c34e:	f1aa 0204 	sub.w	r2, sl, #4
    c352:	4631      	mov	r1, r6
    c354:	2a24      	cmp	r2, #36	; 0x24
    c356:	d878      	bhi.n	c44a <_realloc_r+0x2da>
    c358:	2a13      	cmp	r2, #19
    c35a:	4603      	mov	r3, r0
    c35c:	d921      	bls.n	c3a2 <_realloc_r+0x232>
    c35e:	4634      	mov	r4, r6
    c360:	f854 3b04 	ldr.w	r3, [r4], #4
    c364:	1d21      	adds	r1, r4, #4
    c366:	f840 3b04 	str.w	r3, [r0], #4
    c36a:	1d03      	adds	r3, r0, #4
    c36c:	f8d6 c004 	ldr.w	ip, [r6, #4]
    c370:	2a1b      	cmp	r2, #27
    c372:	f8c5 c004 	str.w	ip, [r5, #4]
    c376:	d914      	bls.n	c3a2 <_realloc_r+0x232>
    c378:	f8d4 e004 	ldr.w	lr, [r4, #4]
    c37c:	1d1c      	adds	r4, r3, #4
    c37e:	f101 0c04 	add.w	ip, r1, #4
    c382:	f8c0 e004 	str.w	lr, [r0, #4]
    c386:	6848      	ldr	r0, [r1, #4]
    c388:	f10c 0104 	add.w	r1, ip, #4
    c38c:	6058      	str	r0, [r3, #4]
    c38e:	1d23      	adds	r3, r4, #4
    c390:	2a24      	cmp	r2, #36	; 0x24
    c392:	d106      	bne.n	c3a2 <_realloc_r+0x232>
    c394:	f8dc 2004 	ldr.w	r2, [ip, #4]
    c398:	6062      	str	r2, [r4, #4]
    c39a:	684a      	ldr	r2, [r1, #4]
    c39c:	3108      	adds	r1, #8
    c39e:	605a      	str	r2, [r3, #4]
    c3a0:	3308      	adds	r3, #8
    c3a2:	4608      	mov	r0, r1
    c3a4:	461a      	mov	r2, r3
    c3a6:	f850 4b04 	ldr.w	r4, [r0], #4
    c3aa:	f842 4b04 	str.w	r4, [r2], #4
    c3ae:	6849      	ldr	r1, [r1, #4]
    c3b0:	6059      	str	r1, [r3, #4]
    c3b2:	6843      	ldr	r3, [r0, #4]
    c3b4:	6053      	str	r3, [r2, #4]
    c3b6:	4631      	mov	r1, r6
    c3b8:	4638      	mov	r0, r7
    c3ba:	f7fe fa0d 	bl	a7d8 <_free_r>
    c3be:	4638      	mov	r0, r7
    c3c0:	f7ff fa28 	bl	b814 <__malloc_unlock>
    c3c4:	e785      	b.n	c2d2 <_realloc_r+0x162>
    c3c6:	4455      	add	r5, sl
    c3c8:	4295      	cmp	r5, r2
    c3ca:	dbaf      	blt.n	c32c <_realloc_r+0x1bc>
    c3cc:	465b      	mov	r3, fp
    c3ce:	f8db 000c 	ldr.w	r0, [fp, #12]
    c3d2:	f1aa 0204 	sub.w	r2, sl, #4
    c3d6:	f853 1f08 	ldr.w	r1, [r3, #8]!
    c3da:	2a24      	cmp	r2, #36	; 0x24
    c3dc:	6081      	str	r1, [r0, #8]
    c3de:	60c8      	str	r0, [r1, #12]
    c3e0:	f67f af30 	bls.w	c244 <_realloc_r+0xd4>
    c3e4:	4618      	mov	r0, r3
    c3e6:	4631      	mov	r1, r6
    c3e8:	4698      	mov	r8, r3
    c3ea:	f7ff f94b 	bl	b684 <memmove>
    c3ee:	4658      	mov	r0, fp
    c3f0:	f8db 3004 	ldr.w	r3, [fp, #4]
    c3f4:	e75a      	b.n	c2ac <_realloc_r+0x13c>
    c3f6:	4611      	mov	r1, r2
    c3f8:	b003      	add	sp, #12
    c3fa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c3fe:	f7fe bd6d 	b.w	aedc <_malloc_r>
    c402:	230c      	movs	r3, #12
    c404:	2500      	movs	r5, #0
    c406:	603b      	str	r3, [r7, #0]
    c408:	e763      	b.n	c2d2 <_realloc_r+0x162>
    c40a:	f8de 5004 	ldr.w	r5, [lr, #4]
    c40e:	f104 0b10 	add.w	fp, r4, #16
    c412:	f025 0c03 	bic.w	ip, r5, #3
    c416:	eb0c 000a 	add.w	r0, ip, sl
    c41a:	4558      	cmp	r0, fp
    c41c:	bfb8      	it	lt
    c41e:	4670      	movlt	r0, lr
    c420:	f6ff aee5 	blt.w	c1ee <_realloc_r+0x7e>
    c424:	eb08 0204 	add.w	r2, r8, r4
    c428:	1b01      	subs	r1, r0, r4
    c42a:	f041 0101 	orr.w	r1, r1, #1
    c42e:	609a      	str	r2, [r3, #8]
    c430:	6051      	str	r1, [r2, #4]
    c432:	4638      	mov	r0, r7
    c434:	f8d8 1004 	ldr.w	r1, [r8, #4]
    c438:	4635      	mov	r5, r6
    c43a:	f001 0301 	and.w	r3, r1, #1
    c43e:	431c      	orrs	r4, r3
    c440:	f8c8 4004 	str.w	r4, [r8, #4]
    c444:	f7ff f9e6 	bl	b814 <__malloc_unlock>
    c448:	e743      	b.n	c2d2 <_realloc_r+0x162>
    c44a:	f7ff f91b 	bl	b684 <memmove>
    c44e:	e7b2      	b.n	c3b6 <_realloc_r+0x246>
    c450:	4455      	add	r5, sl
    c452:	f104 0110 	add.w	r1, r4, #16
    c456:	44ac      	add	ip, r5
    c458:	458c      	cmp	ip, r1
    c45a:	dbb5      	blt.n	c3c8 <_realloc_r+0x258>
    c45c:	465d      	mov	r5, fp
    c45e:	f8db 000c 	ldr.w	r0, [fp, #12]
    c462:	f1aa 0204 	sub.w	r2, sl, #4
    c466:	f855 1f08 	ldr.w	r1, [r5, #8]!
    c46a:	2a24      	cmp	r2, #36	; 0x24
    c46c:	6081      	str	r1, [r0, #8]
    c46e:	60c8      	str	r0, [r1, #12]
    c470:	d84c      	bhi.n	c50c <_realloc_r+0x39c>
    c472:	2a13      	cmp	r2, #19
    c474:	4628      	mov	r0, r5
    c476:	d924      	bls.n	c4c2 <_realloc_r+0x352>
    c478:	4631      	mov	r1, r6
    c47a:	f10b 0010 	add.w	r0, fp, #16
    c47e:	f851 eb04 	ldr.w	lr, [r1], #4
    c482:	f8cb e008 	str.w	lr, [fp, #8]
    c486:	f8d6 e004 	ldr.w	lr, [r6, #4]
    c48a:	1d0e      	adds	r6, r1, #4
    c48c:	2a1b      	cmp	r2, #27
    c48e:	f8cb e00c 	str.w	lr, [fp, #12]
    c492:	d916      	bls.n	c4c2 <_realloc_r+0x352>
    c494:	f8d1 e004 	ldr.w	lr, [r1, #4]
    c498:	1d31      	adds	r1, r6, #4
    c49a:	f10b 0018 	add.w	r0, fp, #24
    c49e:	f8cb e010 	str.w	lr, [fp, #16]
    c4a2:	f8d6 e004 	ldr.w	lr, [r6, #4]
    c4a6:	1d0e      	adds	r6, r1, #4
    c4a8:	2a24      	cmp	r2, #36	; 0x24
    c4aa:	f8cb e014 	str.w	lr, [fp, #20]
    c4ae:	d108      	bne.n	c4c2 <_realloc_r+0x352>
    c4b0:	684a      	ldr	r2, [r1, #4]
    c4b2:	f10b 0020 	add.w	r0, fp, #32
    c4b6:	f8cb 2018 	str.w	r2, [fp, #24]
    c4ba:	6872      	ldr	r2, [r6, #4]
    c4bc:	3608      	adds	r6, #8
    c4be:	f8cb 201c 	str.w	r2, [fp, #28]
    c4c2:	4631      	mov	r1, r6
    c4c4:	4602      	mov	r2, r0
    c4c6:	f851 eb04 	ldr.w	lr, [r1], #4
    c4ca:	f842 eb04 	str.w	lr, [r2], #4
    c4ce:	6876      	ldr	r6, [r6, #4]
    c4d0:	6046      	str	r6, [r0, #4]
    c4d2:	6849      	ldr	r1, [r1, #4]
    c4d4:	6051      	str	r1, [r2, #4]
    c4d6:	eb0b 0204 	add.w	r2, fp, r4
    c4da:	ebc4 010c 	rsb	r1, r4, ip
    c4de:	f041 0101 	orr.w	r1, r1, #1
    c4e2:	609a      	str	r2, [r3, #8]
    c4e4:	6051      	str	r1, [r2, #4]
    c4e6:	4638      	mov	r0, r7
    c4e8:	f8db 1004 	ldr.w	r1, [fp, #4]
    c4ec:	f001 0301 	and.w	r3, r1, #1
    c4f0:	431c      	orrs	r4, r3
    c4f2:	f8cb 4004 	str.w	r4, [fp, #4]
    c4f6:	f7ff f98d 	bl	b814 <__malloc_unlock>
    c4fa:	e6ea      	b.n	c2d2 <_realloc_r+0x162>
    c4fc:	6855      	ldr	r5, [r2, #4]
    c4fe:	4640      	mov	r0, r8
    c500:	f108 0808 	add.w	r8, r8, #8
    c504:	f025 0503 	bic.w	r5, r5, #3
    c508:	4455      	add	r5, sl
    c50a:	e6cf      	b.n	c2ac <_realloc_r+0x13c>
    c50c:	4631      	mov	r1, r6
    c50e:	4628      	mov	r0, r5
    c510:	9300      	str	r3, [sp, #0]
    c512:	f8cd c004 	str.w	ip, [sp, #4]
    c516:	f7ff f8b5 	bl	b684 <memmove>
    c51a:	f8dd c004 	ldr.w	ip, [sp, #4]
    c51e:	9b00      	ldr	r3, [sp, #0]
    c520:	e7d9      	b.n	c4d6 <_realloc_r+0x366>
    c522:	bf00      	nop

0000c524 <__isinfd>:
    c524:	4602      	mov	r2, r0
    c526:	4240      	negs	r0, r0
    c528:	ea40 0302 	orr.w	r3, r0, r2
    c52c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    c530:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    c534:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    c538:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    c53c:	4258      	negs	r0, r3
    c53e:	ea40 0303 	orr.w	r3, r0, r3
    c542:	17d8      	asrs	r0, r3, #31
    c544:	3001      	adds	r0, #1
    c546:	4770      	bx	lr

0000c548 <__isnand>:
    c548:	4602      	mov	r2, r0
    c54a:	4240      	negs	r0, r0
    c54c:	4310      	orrs	r0, r2
    c54e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    c552:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    c556:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    c55a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    c55e:	0fc0      	lsrs	r0, r0, #31
    c560:	4770      	bx	lr
    c562:	bf00      	nop

0000c564 <_sbrk_r>:
    c564:	b538      	push	{r3, r4, r5, lr}
    c566:	f240 644c 	movw	r4, #1612	; 0x64c
    c56a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c56e:	4605      	mov	r5, r0
    c570:	4608      	mov	r0, r1
    c572:	2300      	movs	r3, #0
    c574:	6023      	str	r3, [r4, #0]
    c576:	f7fa fd0b 	bl	6f90 <_sbrk>
    c57a:	f1b0 3fff 	cmp.w	r0, #4294967295
    c57e:	d000      	beq.n	c582 <_sbrk_r+0x1e>
    c580:	bd38      	pop	{r3, r4, r5, pc}
    c582:	6823      	ldr	r3, [r4, #0]
    c584:	2b00      	cmp	r3, #0
    c586:	d0fb      	beq.n	c580 <_sbrk_r+0x1c>
    c588:	602b      	str	r3, [r5, #0]
    c58a:	bd38      	pop	{r3, r4, r5, pc}

0000c58c <__sclose>:
    c58c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    c590:	f000 b990 	b.w	c8b4 <_close_r>

0000c594 <__sseek>:
    c594:	b510      	push	{r4, lr}
    c596:	460c      	mov	r4, r1
    c598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    c59c:	f000 fa2e 	bl	c9fc <_lseek_r>
    c5a0:	89a3      	ldrh	r3, [r4, #12]
    c5a2:	f1b0 3fff 	cmp.w	r0, #4294967295
    c5a6:	bf15      	itete	ne
    c5a8:	6560      	strne	r0, [r4, #84]	; 0x54
    c5aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    c5ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    c5b2:	81a3      	strheq	r3, [r4, #12]
    c5b4:	bf18      	it	ne
    c5b6:	81a3      	strhne	r3, [r4, #12]
    c5b8:	bd10      	pop	{r4, pc}
    c5ba:	bf00      	nop

0000c5bc <__swrite>:
    c5bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c5c0:	461d      	mov	r5, r3
    c5c2:	898b      	ldrh	r3, [r1, #12]
    c5c4:	460c      	mov	r4, r1
    c5c6:	4616      	mov	r6, r2
    c5c8:	4607      	mov	r7, r0
    c5ca:	f413 7f80 	tst.w	r3, #256	; 0x100
    c5ce:	d006      	beq.n	c5de <__swrite+0x22>
    c5d0:	2302      	movs	r3, #2
    c5d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    c5d6:	2200      	movs	r2, #0
    c5d8:	f000 fa10 	bl	c9fc <_lseek_r>
    c5dc:	89a3      	ldrh	r3, [r4, #12]
    c5de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    c5e2:	4638      	mov	r0, r7
    c5e4:	81a3      	strh	r3, [r4, #12]
    c5e6:	4632      	mov	r2, r6
    c5e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    c5ec:	462b      	mov	r3, r5
    c5ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    c5f2:	f7fa bc9f 	b.w	6f34 <_write_r>
    c5f6:	bf00      	nop

0000c5f8 <__sread>:
    c5f8:	b510      	push	{r4, lr}
    c5fa:	460c      	mov	r4, r1
    c5fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    c600:	f000 fa12 	bl	ca28 <_read_r>
    c604:	2800      	cmp	r0, #0
    c606:	db03      	blt.n	c610 <__sread+0x18>
    c608:	6d63      	ldr	r3, [r4, #84]	; 0x54
    c60a:	181b      	adds	r3, r3, r0
    c60c:	6563      	str	r3, [r4, #84]	; 0x54
    c60e:	bd10      	pop	{r4, pc}
    c610:	89a3      	ldrh	r3, [r4, #12]
    c612:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    c616:	81a3      	strh	r3, [r4, #12]
    c618:	bd10      	pop	{r4, pc}
    c61a:	bf00      	nop

0000c61c <strcmp>:
    c61c:	ea80 0201 	eor.w	r2, r0, r1
    c620:	f012 0f03 	tst.w	r2, #3
    c624:	d13a      	bne.n	c69c <strcmp_unaligned>
    c626:	f010 0203 	ands.w	r2, r0, #3
    c62a:	f020 0003 	bic.w	r0, r0, #3
    c62e:	f021 0103 	bic.w	r1, r1, #3
    c632:	f850 cb04 	ldr.w	ip, [r0], #4
    c636:	bf08      	it	eq
    c638:	f851 3b04 	ldreq.w	r3, [r1], #4
    c63c:	d00d      	beq.n	c65a <strcmp+0x3e>
    c63e:	f082 0203 	eor.w	r2, r2, #3
    c642:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    c646:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    c64a:	fa23 f202 	lsr.w	r2, r3, r2
    c64e:	f851 3b04 	ldr.w	r3, [r1], #4
    c652:	ea4c 0c02 	orr.w	ip, ip, r2
    c656:	ea43 0302 	orr.w	r3, r3, r2
    c65a:	bf00      	nop
    c65c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    c660:	459c      	cmp	ip, r3
    c662:	bf01      	itttt	eq
    c664:	ea22 020c 	biceq.w	r2, r2, ip
    c668:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    c66c:	f850 cb04 	ldreq.w	ip, [r0], #4
    c670:	f851 3b04 	ldreq.w	r3, [r1], #4
    c674:	d0f2      	beq.n	c65c <strcmp+0x40>
    c676:	ea4f 600c 	mov.w	r0, ip, lsl #24
    c67a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    c67e:	2801      	cmp	r0, #1
    c680:	bf28      	it	cs
    c682:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    c686:	bf08      	it	eq
    c688:	0a1b      	lsreq	r3, r3, #8
    c68a:	d0f4      	beq.n	c676 <strcmp+0x5a>
    c68c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    c690:	ea4f 6010 	mov.w	r0, r0, lsr #24
    c694:	eba0 0003 	sub.w	r0, r0, r3
    c698:	4770      	bx	lr
    c69a:	bf00      	nop

0000c69c <strcmp_unaligned>:
    c69c:	f010 0f03 	tst.w	r0, #3
    c6a0:	d00a      	beq.n	c6b8 <strcmp_unaligned+0x1c>
    c6a2:	f810 2b01 	ldrb.w	r2, [r0], #1
    c6a6:	f811 3b01 	ldrb.w	r3, [r1], #1
    c6aa:	2a01      	cmp	r2, #1
    c6ac:	bf28      	it	cs
    c6ae:	429a      	cmpcs	r2, r3
    c6b0:	d0f4      	beq.n	c69c <strcmp_unaligned>
    c6b2:	eba2 0003 	sub.w	r0, r2, r3
    c6b6:	4770      	bx	lr
    c6b8:	f84d 5d04 	str.w	r5, [sp, #-4]!
    c6bc:	f84d 4d04 	str.w	r4, [sp, #-4]!
    c6c0:	f04f 0201 	mov.w	r2, #1
    c6c4:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    c6c8:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    c6cc:	f001 0c03 	and.w	ip, r1, #3
    c6d0:	f021 0103 	bic.w	r1, r1, #3
    c6d4:	f850 4b04 	ldr.w	r4, [r0], #4
    c6d8:	f851 5b04 	ldr.w	r5, [r1], #4
    c6dc:	f1bc 0f02 	cmp.w	ip, #2
    c6e0:	d026      	beq.n	c730 <strcmp_unaligned+0x94>
    c6e2:	d84b      	bhi.n	c77c <strcmp_unaligned+0xe0>
    c6e4:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    c6e8:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    c6ec:	eba4 0302 	sub.w	r3, r4, r2
    c6f0:	ea23 0304 	bic.w	r3, r3, r4
    c6f4:	d10d      	bne.n	c712 <strcmp_unaligned+0x76>
    c6f6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    c6fa:	bf08      	it	eq
    c6fc:	f851 5b04 	ldreq.w	r5, [r1], #4
    c700:	d10a      	bne.n	c718 <strcmp_unaligned+0x7c>
    c702:	ea8c 0c04 	eor.w	ip, ip, r4
    c706:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    c70a:	d10c      	bne.n	c726 <strcmp_unaligned+0x8a>
    c70c:	f850 4b04 	ldr.w	r4, [r0], #4
    c710:	e7e8      	b.n	c6e4 <strcmp_unaligned+0x48>
    c712:	ea4f 2515 	mov.w	r5, r5, lsr #8
    c716:	e05c      	b.n	c7d2 <strcmp_unaligned+0x136>
    c718:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    c71c:	d152      	bne.n	c7c4 <strcmp_unaligned+0x128>
    c71e:	780d      	ldrb	r5, [r1, #0]
    c720:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    c724:	e055      	b.n	c7d2 <strcmp_unaligned+0x136>
    c726:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    c72a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    c72e:	e050      	b.n	c7d2 <strcmp_unaligned+0x136>
    c730:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    c734:	eba4 0302 	sub.w	r3, r4, r2
    c738:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    c73c:	ea23 0304 	bic.w	r3, r3, r4
    c740:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    c744:	d117      	bne.n	c776 <strcmp_unaligned+0xda>
    c746:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    c74a:	bf08      	it	eq
    c74c:	f851 5b04 	ldreq.w	r5, [r1], #4
    c750:	d107      	bne.n	c762 <strcmp_unaligned+0xc6>
    c752:	ea8c 0c04 	eor.w	ip, ip, r4
    c756:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    c75a:	d108      	bne.n	c76e <strcmp_unaligned+0xd2>
    c75c:	f850 4b04 	ldr.w	r4, [r0], #4
    c760:	e7e6      	b.n	c730 <strcmp_unaligned+0x94>
    c762:	041b      	lsls	r3, r3, #16
    c764:	d12e      	bne.n	c7c4 <strcmp_unaligned+0x128>
    c766:	880d      	ldrh	r5, [r1, #0]
    c768:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    c76c:	e031      	b.n	c7d2 <strcmp_unaligned+0x136>
    c76e:	ea4f 4505 	mov.w	r5, r5, lsl #16
    c772:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    c776:	ea4f 4515 	mov.w	r5, r5, lsr #16
    c77a:	e02a      	b.n	c7d2 <strcmp_unaligned+0x136>
    c77c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    c780:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    c784:	eba4 0302 	sub.w	r3, r4, r2
    c788:	ea23 0304 	bic.w	r3, r3, r4
    c78c:	d10d      	bne.n	c7aa <strcmp_unaligned+0x10e>
    c78e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    c792:	bf08      	it	eq
    c794:	f851 5b04 	ldreq.w	r5, [r1], #4
    c798:	d10a      	bne.n	c7b0 <strcmp_unaligned+0x114>
    c79a:	ea8c 0c04 	eor.w	ip, ip, r4
    c79e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    c7a2:	d10a      	bne.n	c7ba <strcmp_unaligned+0x11e>
    c7a4:	f850 4b04 	ldr.w	r4, [r0], #4
    c7a8:	e7e8      	b.n	c77c <strcmp_unaligned+0xe0>
    c7aa:	ea4f 6515 	mov.w	r5, r5, lsr #24
    c7ae:	e010      	b.n	c7d2 <strcmp_unaligned+0x136>
    c7b0:	f014 0fff 	tst.w	r4, #255	; 0xff
    c7b4:	d006      	beq.n	c7c4 <strcmp_unaligned+0x128>
    c7b6:	f851 5b04 	ldr.w	r5, [r1], #4
    c7ba:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    c7be:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    c7c2:	e006      	b.n	c7d2 <strcmp_unaligned+0x136>
    c7c4:	f04f 0000 	mov.w	r0, #0
    c7c8:	f85d 4b04 	ldr.w	r4, [sp], #4
    c7cc:	f85d 5b04 	ldr.w	r5, [sp], #4
    c7d0:	4770      	bx	lr
    c7d2:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    c7d6:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    c7da:	2801      	cmp	r0, #1
    c7dc:	bf28      	it	cs
    c7de:	4290      	cmpcs	r0, r2
    c7e0:	bf04      	itt	eq
    c7e2:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    c7e6:	0a2d      	lsreq	r5, r5, #8
    c7e8:	d0f3      	beq.n	c7d2 <strcmp_unaligned+0x136>
    c7ea:	eba2 0000 	sub.w	r0, r2, r0
    c7ee:	f85d 4b04 	ldr.w	r4, [sp], #4
    c7f2:	f85d 5b04 	ldr.w	r5, [sp], #4
    c7f6:	4770      	bx	lr

0000c7f8 <strlen>:
    c7f8:	f020 0103 	bic.w	r1, r0, #3
    c7fc:	f010 0003 	ands.w	r0, r0, #3
    c800:	f1c0 0000 	rsb	r0, r0, #0
    c804:	f851 3b04 	ldr.w	r3, [r1], #4
    c808:	f100 0c04 	add.w	ip, r0, #4
    c80c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    c810:	f06f 0200 	mvn.w	r2, #0
    c814:	bf1c      	itt	ne
    c816:	fa22 f20c 	lsrne.w	r2, r2, ip
    c81a:	4313      	orrne	r3, r2
    c81c:	f04f 0c01 	mov.w	ip, #1
    c820:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    c824:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    c828:	eba3 020c 	sub.w	r2, r3, ip
    c82c:	ea22 0203 	bic.w	r2, r2, r3
    c830:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    c834:	bf04      	itt	eq
    c836:	f851 3b04 	ldreq.w	r3, [r1], #4
    c83a:	3004      	addeq	r0, #4
    c83c:	d0f4      	beq.n	c828 <strlen+0x30>
    c83e:	f013 0fff 	tst.w	r3, #255	; 0xff
    c842:	bf1f      	itttt	ne
    c844:	3001      	addne	r0, #1
    c846:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    c84a:	3001      	addne	r0, #1
    c84c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    c850:	bf18      	it	ne
    c852:	3001      	addne	r0, #1
    c854:	4770      	bx	lr
    c856:	bf00      	nop

0000c858 <_calloc_r>:
    c858:	b538      	push	{r3, r4, r5, lr}
    c85a:	fb01 f102 	mul.w	r1, r1, r2
    c85e:	f7fe fb3d 	bl	aedc <_malloc_r>
    c862:	4604      	mov	r4, r0
    c864:	b1f8      	cbz	r0, c8a6 <_calloc_r+0x4e>
    c866:	f850 2c04 	ldr.w	r2, [r0, #-4]
    c86a:	f022 0203 	bic.w	r2, r2, #3
    c86e:	3a04      	subs	r2, #4
    c870:	2a24      	cmp	r2, #36	; 0x24
    c872:	d81a      	bhi.n	c8aa <_calloc_r+0x52>
    c874:	2a13      	cmp	r2, #19
    c876:	4603      	mov	r3, r0
    c878:	d90f      	bls.n	c89a <_calloc_r+0x42>
    c87a:	2100      	movs	r1, #0
    c87c:	f840 1b04 	str.w	r1, [r0], #4
    c880:	1d03      	adds	r3, r0, #4
    c882:	2a1b      	cmp	r2, #27
    c884:	6061      	str	r1, [r4, #4]
    c886:	d908      	bls.n	c89a <_calloc_r+0x42>
    c888:	1d1d      	adds	r5, r3, #4
    c88a:	6041      	str	r1, [r0, #4]
    c88c:	6059      	str	r1, [r3, #4]
    c88e:	1d2b      	adds	r3, r5, #4
    c890:	2a24      	cmp	r2, #36	; 0x24
    c892:	bf02      	ittt	eq
    c894:	6069      	streq	r1, [r5, #4]
    c896:	6059      	streq	r1, [r3, #4]
    c898:	3308      	addeq	r3, #8
    c89a:	461a      	mov	r2, r3
    c89c:	2100      	movs	r1, #0
    c89e:	f842 1b04 	str.w	r1, [r2], #4
    c8a2:	6059      	str	r1, [r3, #4]
    c8a4:	6051      	str	r1, [r2, #4]
    c8a6:	4620      	mov	r0, r4
    c8a8:	bd38      	pop	{r3, r4, r5, pc}
    c8aa:	2100      	movs	r1, #0
    c8ac:	f7fe ff46 	bl	b73c <memset>
    c8b0:	4620      	mov	r0, r4
    c8b2:	bd38      	pop	{r3, r4, r5, pc}

0000c8b4 <_close_r>:
    c8b4:	b538      	push	{r3, r4, r5, lr}
    c8b6:	f240 644c 	movw	r4, #1612	; 0x64c
    c8ba:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c8be:	4605      	mov	r5, r0
    c8c0:	4608      	mov	r0, r1
    c8c2:	2300      	movs	r3, #0
    c8c4:	6023      	str	r3, [r4, #0]
    c8c6:	f7fa fa8f 	bl	6de8 <_close>
    c8ca:	f1b0 3fff 	cmp.w	r0, #4294967295
    c8ce:	d000      	beq.n	c8d2 <_close_r+0x1e>
    c8d0:	bd38      	pop	{r3, r4, r5, pc}
    c8d2:	6823      	ldr	r3, [r4, #0]
    c8d4:	2b00      	cmp	r3, #0
    c8d6:	d0fb      	beq.n	c8d0 <_close_r+0x1c>
    c8d8:	602b      	str	r3, [r5, #0]
    c8da:	bd38      	pop	{r3, r4, r5, pc}

0000c8dc <_fclose_r>:
    c8dc:	b570      	push	{r4, r5, r6, lr}
    c8de:	4605      	mov	r5, r0
    c8e0:	460c      	mov	r4, r1
    c8e2:	2900      	cmp	r1, #0
    c8e4:	d04b      	beq.n	c97e <_fclose_r+0xa2>
    c8e6:	f7fd fe3f 	bl	a568 <__sfp_lock_acquire>
    c8ea:	b115      	cbz	r5, c8f2 <_fclose_r+0x16>
    c8ec:	69ab      	ldr	r3, [r5, #24]
    c8ee:	2b00      	cmp	r3, #0
    c8f0:	d048      	beq.n	c984 <_fclose_r+0xa8>
    c8f2:	f64d 2398 	movw	r3, #55960	; 0xda98
    c8f6:	f2c0 0300 	movt	r3, #0
    c8fa:	429c      	cmp	r4, r3
    c8fc:	bf08      	it	eq
    c8fe:	686c      	ldreq	r4, [r5, #4]
    c900:	d00e      	beq.n	c920 <_fclose_r+0x44>
    c902:	f64d 23b8 	movw	r3, #55992	; 0xdab8
    c906:	f2c0 0300 	movt	r3, #0
    c90a:	429c      	cmp	r4, r3
    c90c:	bf08      	it	eq
    c90e:	68ac      	ldreq	r4, [r5, #8]
    c910:	d006      	beq.n	c920 <_fclose_r+0x44>
    c912:	f64d 23d8 	movw	r3, #56024	; 0xdad8
    c916:	f2c0 0300 	movt	r3, #0
    c91a:	429c      	cmp	r4, r3
    c91c:	bf08      	it	eq
    c91e:	68ec      	ldreq	r4, [r5, #12]
    c920:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    c924:	b33e      	cbz	r6, c976 <_fclose_r+0x9a>
    c926:	4628      	mov	r0, r5
    c928:	4621      	mov	r1, r4
    c92a:	f7fd fd61 	bl	a3f0 <_fflush_r>
    c92e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    c930:	4606      	mov	r6, r0
    c932:	b13b      	cbz	r3, c944 <_fclose_r+0x68>
    c934:	4628      	mov	r0, r5
    c936:	6a21      	ldr	r1, [r4, #32]
    c938:	4798      	blx	r3
    c93a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    c93e:	bf28      	it	cs
    c940:	f04f 36ff 	movcs.w	r6, #4294967295
    c944:	89a3      	ldrh	r3, [r4, #12]
    c946:	f013 0f80 	tst.w	r3, #128	; 0x80
    c94a:	d11f      	bne.n	c98c <_fclose_r+0xb0>
    c94c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    c94e:	b141      	cbz	r1, c962 <_fclose_r+0x86>
    c950:	f104 0344 	add.w	r3, r4, #68	; 0x44
    c954:	4299      	cmp	r1, r3
    c956:	d002      	beq.n	c95e <_fclose_r+0x82>
    c958:	4628      	mov	r0, r5
    c95a:	f7fd ff3d 	bl	a7d8 <_free_r>
    c95e:	2300      	movs	r3, #0
    c960:	6363      	str	r3, [r4, #52]	; 0x34
    c962:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    c964:	b121      	cbz	r1, c970 <_fclose_r+0x94>
    c966:	4628      	mov	r0, r5
    c968:	f7fd ff36 	bl	a7d8 <_free_r>
    c96c:	2300      	movs	r3, #0
    c96e:	64a3      	str	r3, [r4, #72]	; 0x48
    c970:	f04f 0300 	mov.w	r3, #0
    c974:	81a3      	strh	r3, [r4, #12]
    c976:	f7fd fdf9 	bl	a56c <__sfp_lock_release>
    c97a:	4630      	mov	r0, r6
    c97c:	bd70      	pop	{r4, r5, r6, pc}
    c97e:	460e      	mov	r6, r1
    c980:	4630      	mov	r0, r6
    c982:	bd70      	pop	{r4, r5, r6, pc}
    c984:	4628      	mov	r0, r5
    c986:	f7fd fea3 	bl	a6d0 <__sinit>
    c98a:	e7b2      	b.n	c8f2 <_fclose_r+0x16>
    c98c:	4628      	mov	r0, r5
    c98e:	6921      	ldr	r1, [r4, #16]
    c990:	f7fd ff22 	bl	a7d8 <_free_r>
    c994:	e7da      	b.n	c94c <_fclose_r+0x70>
    c996:	bf00      	nop

0000c998 <fclose>:
    c998:	f240 036c 	movw	r3, #108	; 0x6c
    c99c:	4601      	mov	r1, r0
    c99e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9a2:	6818      	ldr	r0, [r3, #0]
    c9a4:	e79a      	b.n	c8dc <_fclose_r>
    c9a6:	bf00      	nop

0000c9a8 <_fstat_r>:
    c9a8:	b538      	push	{r3, r4, r5, lr}
    c9aa:	f240 644c 	movw	r4, #1612	; 0x64c
    c9ae:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c9b2:	4605      	mov	r5, r0
    c9b4:	4608      	mov	r0, r1
    c9b6:	4611      	mov	r1, r2
    c9b8:	2300      	movs	r3, #0
    c9ba:	6023      	str	r3, [r4, #0]
    c9bc:	f7fa fa46 	bl	6e4c <_fstat>
    c9c0:	f1b0 3fff 	cmp.w	r0, #4294967295
    c9c4:	d000      	beq.n	c9c8 <_fstat_r+0x20>
    c9c6:	bd38      	pop	{r3, r4, r5, pc}
    c9c8:	6823      	ldr	r3, [r4, #0]
    c9ca:	2b00      	cmp	r3, #0
    c9cc:	d0fb      	beq.n	c9c6 <_fstat_r+0x1e>
    c9ce:	602b      	str	r3, [r5, #0]
    c9d0:	bd38      	pop	{r3, r4, r5, pc}
    c9d2:	bf00      	nop

0000c9d4 <_isatty_r>:
    c9d4:	b538      	push	{r3, r4, r5, lr}
    c9d6:	f240 644c 	movw	r4, #1612	; 0x64c
    c9da:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c9de:	4605      	mov	r5, r0
    c9e0:	4608      	mov	r0, r1
    c9e2:	2300      	movs	r3, #0
    c9e4:	6023      	str	r3, [r4, #0]
    c9e6:	f7fa fa4b 	bl	6e80 <_isatty>
    c9ea:	f1b0 3fff 	cmp.w	r0, #4294967295
    c9ee:	d000      	beq.n	c9f2 <_isatty_r+0x1e>
    c9f0:	bd38      	pop	{r3, r4, r5, pc}
    c9f2:	6823      	ldr	r3, [r4, #0]
    c9f4:	2b00      	cmp	r3, #0
    c9f6:	d0fb      	beq.n	c9f0 <_isatty_r+0x1c>
    c9f8:	602b      	str	r3, [r5, #0]
    c9fa:	bd38      	pop	{r3, r4, r5, pc}

0000c9fc <_lseek_r>:
    c9fc:	b538      	push	{r3, r4, r5, lr}
    c9fe:	f240 644c 	movw	r4, #1612	; 0x64c
    ca02:	f2c2 0400 	movt	r4, #8192	; 0x2000
    ca06:	4605      	mov	r5, r0
    ca08:	4608      	mov	r0, r1
    ca0a:	4611      	mov	r1, r2
    ca0c:	461a      	mov	r2, r3
    ca0e:	2300      	movs	r3, #0
    ca10:	6023      	str	r3, [r4, #0]
    ca12:	f7fa fa65 	bl	6ee0 <_lseek>
    ca16:	f1b0 3fff 	cmp.w	r0, #4294967295
    ca1a:	d000      	beq.n	ca1e <_lseek_r+0x22>
    ca1c:	bd38      	pop	{r3, r4, r5, pc}
    ca1e:	6823      	ldr	r3, [r4, #0]
    ca20:	2b00      	cmp	r3, #0
    ca22:	d0fb      	beq.n	ca1c <_lseek_r+0x20>
    ca24:	602b      	str	r3, [r5, #0]
    ca26:	bd38      	pop	{r3, r4, r5, pc}

0000ca28 <_read_r>:
    ca28:	b538      	push	{r3, r4, r5, lr}
    ca2a:	f240 644c 	movw	r4, #1612	; 0x64c
    ca2e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    ca32:	4605      	mov	r5, r0
    ca34:	4608      	mov	r0, r1
    ca36:	4611      	mov	r1, r2
    ca38:	461a      	mov	r2, r3
    ca3a:	2300      	movs	r3, #0
    ca3c:	6023      	str	r3, [r4, #0]
    ca3e:	f7fa fa6b 	bl	6f18 <_read>
    ca42:	f1b0 3fff 	cmp.w	r0, #4294967295
    ca46:	d000      	beq.n	ca4a <_read_r+0x22>
    ca48:	bd38      	pop	{r3, r4, r5, pc}
    ca4a:	6823      	ldr	r3, [r4, #0]
    ca4c:	2b00      	cmp	r3, #0
    ca4e:	d0fb      	beq.n	ca48 <_read_r+0x20>
    ca50:	602b      	str	r3, [r5, #0]
    ca52:	bd38      	pop	{r3, r4, r5, pc}

0000ca54 <_wrapup_reent>:
    ca54:	b570      	push	{r4, r5, r6, lr}
    ca56:	4604      	mov	r4, r0
    ca58:	b188      	cbz	r0, ca7e <_wrapup_reent+0x2a>
    ca5a:	f104 0248 	add.w	r2, r4, #72	; 0x48
    ca5e:	6853      	ldr	r3, [r2, #4]
    ca60:	1e5d      	subs	r5, r3, #1
    ca62:	d407      	bmi.n	ca74 <_wrapup_reent+0x20>
    ca64:	3302      	adds	r3, #2
    ca66:	eb02 0683 	add.w	r6, r2, r3, lsl #2
    ca6a:	f856 3d04 	ldr.w	r3, [r6, #-4]!
    ca6e:	4798      	blx	r3
    ca70:	3d01      	subs	r5, #1
    ca72:	d5fa      	bpl.n	ca6a <_wrapup_reent+0x16>
    ca74:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    ca76:	b10b      	cbz	r3, ca7c <_wrapup_reent+0x28>
    ca78:	4620      	mov	r0, r4
    ca7a:	4798      	blx	r3
    ca7c:	bd70      	pop	{r4, r5, r6, pc}
    ca7e:	f240 036c 	movw	r3, #108	; 0x6c
    ca82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca86:	681c      	ldr	r4, [r3, #0]
    ca88:	e7e7      	b.n	ca5a <_wrapup_reent+0x6>
    ca8a:	bf00      	nop

0000ca8c <cleanup_glue>:
    ca8c:	b570      	push	{r4, r5, r6, lr}
    ca8e:	460c      	mov	r4, r1
    ca90:	6809      	ldr	r1, [r1, #0]
    ca92:	4605      	mov	r5, r0
    ca94:	b109      	cbz	r1, ca9a <cleanup_glue+0xe>
    ca96:	f7ff fff9 	bl	ca8c <cleanup_glue>
    ca9a:	4628      	mov	r0, r5
    ca9c:	4621      	mov	r1, r4
    ca9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    caa2:	f7fd be99 	b.w	a7d8 <_free_r>
    caa6:	bf00      	nop

0000caa8 <_reclaim_reent>:
    caa8:	f240 036c 	movw	r3, #108	; 0x6c
    caac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cab0:	b570      	push	{r4, r5, r6, lr}
    cab2:	681b      	ldr	r3, [r3, #0]
    cab4:	4605      	mov	r5, r0
    cab6:	4298      	cmp	r0, r3
    cab8:	d046      	beq.n	cb48 <_reclaim_reent+0xa0>
    caba:	6a43      	ldr	r3, [r0, #36]	; 0x24
    cabc:	4619      	mov	r1, r3
    cabe:	b1bb      	cbz	r3, caf0 <_reclaim_reent+0x48>
    cac0:	68da      	ldr	r2, [r3, #12]
    cac2:	b1aa      	cbz	r2, caf0 <_reclaim_reent+0x48>
    cac4:	2600      	movs	r6, #0
    cac6:	5991      	ldr	r1, [r2, r6]
    cac8:	b141      	cbz	r1, cadc <_reclaim_reent+0x34>
    caca:	680c      	ldr	r4, [r1, #0]
    cacc:	4628      	mov	r0, r5
    cace:	f7fd fe83 	bl	a7d8 <_free_r>
    cad2:	4621      	mov	r1, r4
    cad4:	2c00      	cmp	r4, #0
    cad6:	d1f8      	bne.n	caca <_reclaim_reent+0x22>
    cad8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    cada:	68da      	ldr	r2, [r3, #12]
    cadc:	3604      	adds	r6, #4
    cade:	2e3c      	cmp	r6, #60	; 0x3c
    cae0:	d001      	beq.n	cae6 <_reclaim_reent+0x3e>
    cae2:	68da      	ldr	r2, [r3, #12]
    cae4:	e7ef      	b.n	cac6 <_reclaim_reent+0x1e>
    cae6:	4611      	mov	r1, r2
    cae8:	4628      	mov	r0, r5
    caea:	f7fd fe75 	bl	a7d8 <_free_r>
    caee:	6a69      	ldr	r1, [r5, #36]	; 0x24
    caf0:	6809      	ldr	r1, [r1, #0]
    caf2:	b111      	cbz	r1, cafa <_reclaim_reent+0x52>
    caf4:	4628      	mov	r0, r5
    caf6:	f7fd fe6f 	bl	a7d8 <_free_r>
    cafa:	6969      	ldr	r1, [r5, #20]
    cafc:	b111      	cbz	r1, cb04 <_reclaim_reent+0x5c>
    cafe:	4628      	mov	r0, r5
    cb00:	f7fd fe6a 	bl	a7d8 <_free_r>
    cb04:	6a69      	ldr	r1, [r5, #36]	; 0x24
    cb06:	b111      	cbz	r1, cb0e <_reclaim_reent+0x66>
    cb08:	4628      	mov	r0, r5
    cb0a:	f7fd fe65 	bl	a7d8 <_free_r>
    cb0e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
    cb10:	b111      	cbz	r1, cb18 <_reclaim_reent+0x70>
    cb12:	4628      	mov	r0, r5
    cb14:	f7fd fe60 	bl	a7d8 <_free_r>
    cb18:	6be9      	ldr	r1, [r5, #60]	; 0x3c
    cb1a:	b111      	cbz	r1, cb22 <_reclaim_reent+0x7a>
    cb1c:	4628      	mov	r0, r5
    cb1e:	f7fd fe5b 	bl	a7d8 <_free_r>
    cb22:	6c29      	ldr	r1, [r5, #64]	; 0x40
    cb24:	b111      	cbz	r1, cb2c <_reclaim_reent+0x84>
    cb26:	4628      	mov	r0, r5
    cb28:	f7fd fe56 	bl	a7d8 <_free_r>
    cb2c:	6cab      	ldr	r3, [r5, #72]	; 0x48
    cb2e:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
    cb32:	b111      	cbz	r1, cb3a <_reclaim_reent+0x92>
    cb34:	4628      	mov	r0, r5
    cb36:	f7fd fe4f 	bl	a7d8 <_free_r>
    cb3a:	6b69      	ldr	r1, [r5, #52]	; 0x34
    cb3c:	b111      	cbz	r1, cb44 <_reclaim_reent+0x9c>
    cb3e:	4628      	mov	r0, r5
    cb40:	f7fd fe4a 	bl	a7d8 <_free_r>
    cb44:	69ab      	ldr	r3, [r5, #24]
    cb46:	b903      	cbnz	r3, cb4a <_reclaim_reent+0xa2>
    cb48:	bd70      	pop	{r4, r5, r6, pc}
    cb4a:	6aab      	ldr	r3, [r5, #40]	; 0x28
    cb4c:	4628      	mov	r0, r5
    cb4e:	4798      	blx	r3
    cb50:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
    cb54:	2900      	cmp	r1, #0
    cb56:	d0f7      	beq.n	cb48 <_reclaim_reent+0xa0>
    cb58:	4628      	mov	r0, r5
    cb5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    cb5e:	e795      	b.n	ca8c <cleanup_glue>

0000cb60 <__aeabi_uidiv>:
    cb60:	1e4a      	subs	r2, r1, #1
    cb62:	bf08      	it	eq
    cb64:	4770      	bxeq	lr
    cb66:	f0c0 8124 	bcc.w	cdb2 <__aeabi_uidiv+0x252>
    cb6a:	4288      	cmp	r0, r1
    cb6c:	f240 8116 	bls.w	cd9c <__aeabi_uidiv+0x23c>
    cb70:	4211      	tst	r1, r2
    cb72:	f000 8117 	beq.w	cda4 <__aeabi_uidiv+0x244>
    cb76:	fab0 f380 	clz	r3, r0
    cb7a:	fab1 f281 	clz	r2, r1
    cb7e:	eba2 0303 	sub.w	r3, r2, r3
    cb82:	f1c3 031f 	rsb	r3, r3, #31
    cb86:	a204      	add	r2, pc, #16	; (adr r2, cb98 <__aeabi_uidiv+0x38>)
    cb88:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    cb8c:	f04f 0200 	mov.w	r2, #0
    cb90:	469f      	mov	pc, r3
    cb92:	bf00      	nop
    cb94:	f3af 8000 	nop.w
    cb98:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    cb9c:	bf00      	nop
    cb9e:	eb42 0202 	adc.w	r2, r2, r2
    cba2:	bf28      	it	cs
    cba4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    cba8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    cbac:	bf00      	nop
    cbae:	eb42 0202 	adc.w	r2, r2, r2
    cbb2:	bf28      	it	cs
    cbb4:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    cbb8:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    cbbc:	bf00      	nop
    cbbe:	eb42 0202 	adc.w	r2, r2, r2
    cbc2:	bf28      	it	cs
    cbc4:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    cbc8:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    cbcc:	bf00      	nop
    cbce:	eb42 0202 	adc.w	r2, r2, r2
    cbd2:	bf28      	it	cs
    cbd4:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    cbd8:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    cbdc:	bf00      	nop
    cbde:	eb42 0202 	adc.w	r2, r2, r2
    cbe2:	bf28      	it	cs
    cbe4:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    cbe8:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    cbec:	bf00      	nop
    cbee:	eb42 0202 	adc.w	r2, r2, r2
    cbf2:	bf28      	it	cs
    cbf4:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    cbf8:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    cbfc:	bf00      	nop
    cbfe:	eb42 0202 	adc.w	r2, r2, r2
    cc02:	bf28      	it	cs
    cc04:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    cc08:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    cc0c:	bf00      	nop
    cc0e:	eb42 0202 	adc.w	r2, r2, r2
    cc12:	bf28      	it	cs
    cc14:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    cc18:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    cc1c:	bf00      	nop
    cc1e:	eb42 0202 	adc.w	r2, r2, r2
    cc22:	bf28      	it	cs
    cc24:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    cc28:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    cc2c:	bf00      	nop
    cc2e:	eb42 0202 	adc.w	r2, r2, r2
    cc32:	bf28      	it	cs
    cc34:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    cc38:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    cc3c:	bf00      	nop
    cc3e:	eb42 0202 	adc.w	r2, r2, r2
    cc42:	bf28      	it	cs
    cc44:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    cc48:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    cc4c:	bf00      	nop
    cc4e:	eb42 0202 	adc.w	r2, r2, r2
    cc52:	bf28      	it	cs
    cc54:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    cc58:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    cc5c:	bf00      	nop
    cc5e:	eb42 0202 	adc.w	r2, r2, r2
    cc62:	bf28      	it	cs
    cc64:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    cc68:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    cc6c:	bf00      	nop
    cc6e:	eb42 0202 	adc.w	r2, r2, r2
    cc72:	bf28      	it	cs
    cc74:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    cc78:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    cc7c:	bf00      	nop
    cc7e:	eb42 0202 	adc.w	r2, r2, r2
    cc82:	bf28      	it	cs
    cc84:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    cc88:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    cc8c:	bf00      	nop
    cc8e:	eb42 0202 	adc.w	r2, r2, r2
    cc92:	bf28      	it	cs
    cc94:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    cc98:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    cc9c:	bf00      	nop
    cc9e:	eb42 0202 	adc.w	r2, r2, r2
    cca2:	bf28      	it	cs
    cca4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    cca8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    ccac:	bf00      	nop
    ccae:	eb42 0202 	adc.w	r2, r2, r2
    ccb2:	bf28      	it	cs
    ccb4:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    ccb8:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    ccbc:	bf00      	nop
    ccbe:	eb42 0202 	adc.w	r2, r2, r2
    ccc2:	bf28      	it	cs
    ccc4:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    ccc8:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    cccc:	bf00      	nop
    ccce:	eb42 0202 	adc.w	r2, r2, r2
    ccd2:	bf28      	it	cs
    ccd4:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    ccd8:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    ccdc:	bf00      	nop
    ccde:	eb42 0202 	adc.w	r2, r2, r2
    cce2:	bf28      	it	cs
    cce4:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    cce8:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    ccec:	bf00      	nop
    ccee:	eb42 0202 	adc.w	r2, r2, r2
    ccf2:	bf28      	it	cs
    ccf4:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    ccf8:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    ccfc:	bf00      	nop
    ccfe:	eb42 0202 	adc.w	r2, r2, r2
    cd02:	bf28      	it	cs
    cd04:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    cd08:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    cd0c:	bf00      	nop
    cd0e:	eb42 0202 	adc.w	r2, r2, r2
    cd12:	bf28      	it	cs
    cd14:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    cd18:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    cd1c:	bf00      	nop
    cd1e:	eb42 0202 	adc.w	r2, r2, r2
    cd22:	bf28      	it	cs
    cd24:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    cd28:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    cd2c:	bf00      	nop
    cd2e:	eb42 0202 	adc.w	r2, r2, r2
    cd32:	bf28      	it	cs
    cd34:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    cd38:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    cd3c:	bf00      	nop
    cd3e:	eb42 0202 	adc.w	r2, r2, r2
    cd42:	bf28      	it	cs
    cd44:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    cd48:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    cd4c:	bf00      	nop
    cd4e:	eb42 0202 	adc.w	r2, r2, r2
    cd52:	bf28      	it	cs
    cd54:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    cd58:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    cd5c:	bf00      	nop
    cd5e:	eb42 0202 	adc.w	r2, r2, r2
    cd62:	bf28      	it	cs
    cd64:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    cd68:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    cd6c:	bf00      	nop
    cd6e:	eb42 0202 	adc.w	r2, r2, r2
    cd72:	bf28      	it	cs
    cd74:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    cd78:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    cd7c:	bf00      	nop
    cd7e:	eb42 0202 	adc.w	r2, r2, r2
    cd82:	bf28      	it	cs
    cd84:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    cd88:	ebb0 0f01 	cmp.w	r0, r1
    cd8c:	bf00      	nop
    cd8e:	eb42 0202 	adc.w	r2, r2, r2
    cd92:	bf28      	it	cs
    cd94:	eba0 0001 	subcs.w	r0, r0, r1
    cd98:	4610      	mov	r0, r2
    cd9a:	4770      	bx	lr
    cd9c:	bf0c      	ite	eq
    cd9e:	2001      	moveq	r0, #1
    cda0:	2000      	movne	r0, #0
    cda2:	4770      	bx	lr
    cda4:	fab1 f281 	clz	r2, r1
    cda8:	f1c2 021f 	rsb	r2, r2, #31
    cdac:	fa20 f002 	lsr.w	r0, r0, r2
    cdb0:	4770      	bx	lr
    cdb2:	b108      	cbz	r0, cdb8 <__aeabi_uidiv+0x258>
    cdb4:	f04f 30ff 	mov.w	r0, #4294967295
    cdb8:	f000 b80e 	b.w	cdd8 <__aeabi_idiv0>

0000cdbc <__aeabi_uidivmod>:
    cdbc:	2900      	cmp	r1, #0
    cdbe:	d0f8      	beq.n	cdb2 <__aeabi_uidiv+0x252>
    cdc0:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    cdc4:	f7ff fecc 	bl	cb60 <__aeabi_uidiv>
    cdc8:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    cdcc:	fb02 f300 	mul.w	r3, r2, r0
    cdd0:	eba1 0103 	sub.w	r1, r1, r3
    cdd4:	4770      	bx	lr
    cdd6:	bf00      	nop

0000cdd8 <__aeabi_idiv0>:
    cdd8:	4770      	bx	lr
    cdda:	bf00      	nop

0000cddc <__gedf2>:
    cddc:	f04f 3cff 	mov.w	ip, #4294967295
    cde0:	e006      	b.n	cdf0 <__cmpdf2+0x4>
    cde2:	bf00      	nop

0000cde4 <__ledf2>:
    cde4:	f04f 0c01 	mov.w	ip, #1
    cde8:	e002      	b.n	cdf0 <__cmpdf2+0x4>
    cdea:	bf00      	nop

0000cdec <__cmpdf2>:
    cdec:	f04f 0c01 	mov.w	ip, #1
    cdf0:	f84d cd04 	str.w	ip, [sp, #-4]!
    cdf4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    cdf8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    cdfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    ce00:	bf18      	it	ne
    ce02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    ce06:	d01b      	beq.n	ce40 <__cmpdf2+0x54>
    ce08:	b001      	add	sp, #4
    ce0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    ce0e:	bf0c      	ite	eq
    ce10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    ce14:	ea91 0f03 	teqne	r1, r3
    ce18:	bf02      	ittt	eq
    ce1a:	ea90 0f02 	teqeq	r0, r2
    ce1e:	2000      	moveq	r0, #0
    ce20:	4770      	bxeq	lr
    ce22:	f110 0f00 	cmn.w	r0, #0
    ce26:	ea91 0f03 	teq	r1, r3
    ce2a:	bf58      	it	pl
    ce2c:	4299      	cmppl	r1, r3
    ce2e:	bf08      	it	eq
    ce30:	4290      	cmpeq	r0, r2
    ce32:	bf2c      	ite	cs
    ce34:	17d8      	asrcs	r0, r3, #31
    ce36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    ce3a:	f040 0001 	orr.w	r0, r0, #1
    ce3e:	4770      	bx	lr
    ce40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    ce44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    ce48:	d102      	bne.n	ce50 <__cmpdf2+0x64>
    ce4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    ce4e:	d107      	bne.n	ce60 <__cmpdf2+0x74>
    ce50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    ce54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    ce58:	d1d6      	bne.n	ce08 <__cmpdf2+0x1c>
    ce5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    ce5e:	d0d3      	beq.n	ce08 <__cmpdf2+0x1c>
    ce60:	f85d 0b04 	ldr.w	r0, [sp], #4
    ce64:	4770      	bx	lr
    ce66:	bf00      	nop

0000ce68 <__aeabi_cdrcmple>:
    ce68:	4684      	mov	ip, r0
    ce6a:	4610      	mov	r0, r2
    ce6c:	4662      	mov	r2, ip
    ce6e:	468c      	mov	ip, r1
    ce70:	4619      	mov	r1, r3
    ce72:	4663      	mov	r3, ip
    ce74:	e000      	b.n	ce78 <__aeabi_cdcmpeq>
    ce76:	bf00      	nop

0000ce78 <__aeabi_cdcmpeq>:
    ce78:	b501      	push	{r0, lr}
    ce7a:	f7ff ffb7 	bl	cdec <__cmpdf2>
    ce7e:	2800      	cmp	r0, #0
    ce80:	bf48      	it	mi
    ce82:	f110 0f00 	cmnmi.w	r0, #0
    ce86:	bd01      	pop	{r0, pc}

0000ce88 <__aeabi_dcmpeq>:
    ce88:	f84d ed08 	str.w	lr, [sp, #-8]!
    ce8c:	f7ff fff4 	bl	ce78 <__aeabi_cdcmpeq>
    ce90:	bf0c      	ite	eq
    ce92:	2001      	moveq	r0, #1
    ce94:	2000      	movne	r0, #0
    ce96:	f85d fb08 	ldr.w	pc, [sp], #8
    ce9a:	bf00      	nop

0000ce9c <__aeabi_dcmplt>:
    ce9c:	f84d ed08 	str.w	lr, [sp, #-8]!
    cea0:	f7ff ffea 	bl	ce78 <__aeabi_cdcmpeq>
    cea4:	bf34      	ite	cc
    cea6:	2001      	movcc	r0, #1
    cea8:	2000      	movcs	r0, #0
    ceaa:	f85d fb08 	ldr.w	pc, [sp], #8
    ceae:	bf00      	nop

0000ceb0 <__aeabi_dcmple>:
    ceb0:	f84d ed08 	str.w	lr, [sp, #-8]!
    ceb4:	f7ff ffe0 	bl	ce78 <__aeabi_cdcmpeq>
    ceb8:	bf94      	ite	ls
    ceba:	2001      	movls	r0, #1
    cebc:	2000      	movhi	r0, #0
    cebe:	f85d fb08 	ldr.w	pc, [sp], #8
    cec2:	bf00      	nop

0000cec4 <__aeabi_dcmpge>:
    cec4:	f84d ed08 	str.w	lr, [sp, #-8]!
    cec8:	f7ff ffce 	bl	ce68 <__aeabi_cdrcmple>
    cecc:	bf94      	ite	ls
    cece:	2001      	movls	r0, #1
    ced0:	2000      	movhi	r0, #0
    ced2:	f85d fb08 	ldr.w	pc, [sp], #8
    ced6:	bf00      	nop

0000ced8 <__aeabi_dcmpgt>:
    ced8:	f84d ed08 	str.w	lr, [sp, #-8]!
    cedc:	f7ff ffc4 	bl	ce68 <__aeabi_cdrcmple>
    cee0:	bf34      	ite	cc
    cee2:	2001      	movcc	r0, #1
    cee4:	2000      	movcs	r0, #0
    cee6:	f85d fb08 	ldr.w	pc, [sp], #8
    ceea:	bf00      	nop

0000ceec <__aeabi_uldivmod>:
    ceec:	b94b      	cbnz	r3, cf02 <__aeabi_uldivmod+0x16>
    ceee:	b942      	cbnz	r2, cf02 <__aeabi_uldivmod+0x16>
    cef0:	2900      	cmp	r1, #0
    cef2:	bf08      	it	eq
    cef4:	2800      	cmpeq	r0, #0
    cef6:	d002      	beq.n	cefe <__aeabi_uldivmod+0x12>
    cef8:	f04f 31ff 	mov.w	r1, #4294967295
    cefc:	4608      	mov	r0, r1
    cefe:	f7ff bf6b 	b.w	cdd8 <__aeabi_idiv0>
    cf02:	b082      	sub	sp, #8
    cf04:	46ec      	mov	ip, sp
    cf06:	e92d 5000 	stmdb	sp!, {ip, lr}
    cf0a:	f000 f805 	bl	cf18 <__gnu_uldivmod_helper>
    cf0e:	f8dd e004 	ldr.w	lr, [sp, #4]
    cf12:	b002      	add	sp, #8
    cf14:	bc0c      	pop	{r2, r3}
    cf16:	4770      	bx	lr

0000cf18 <__gnu_uldivmod_helper>:
    cf18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cf1a:	4614      	mov	r4, r2
    cf1c:	461d      	mov	r5, r3
    cf1e:	4606      	mov	r6, r0
    cf20:	460f      	mov	r7, r1
    cf22:	f000 f9d7 	bl	d2d4 <__udivdi3>
    cf26:	fb00 f505 	mul.w	r5, r0, r5
    cf2a:	fba0 2304 	umull	r2, r3, r0, r4
    cf2e:	fb04 5401 	mla	r4, r4, r1, r5
    cf32:	18e3      	adds	r3, r4, r3
    cf34:	1ab6      	subs	r6, r6, r2
    cf36:	eb67 0703 	sbc.w	r7, r7, r3
    cf3a:	9b06      	ldr	r3, [sp, #24]
    cf3c:	e9c3 6700 	strd	r6, r7, [r3]
    cf40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cf42:	bf00      	nop

0000cf44 <__gnu_ldivmod_helper>:
    cf44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cf46:	4614      	mov	r4, r2
    cf48:	461d      	mov	r5, r3
    cf4a:	4606      	mov	r6, r0
    cf4c:	460f      	mov	r7, r1
    cf4e:	f000 f80f 	bl	cf70 <__divdi3>
    cf52:	fb00 f505 	mul.w	r5, r0, r5
    cf56:	fba0 2304 	umull	r2, r3, r0, r4
    cf5a:	fb04 5401 	mla	r4, r4, r1, r5
    cf5e:	18e3      	adds	r3, r4, r3
    cf60:	1ab6      	subs	r6, r6, r2
    cf62:	eb67 0703 	sbc.w	r7, r7, r3
    cf66:	9b06      	ldr	r3, [sp, #24]
    cf68:	e9c3 6700 	strd	r6, r7, [r3]
    cf6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cf6e:	bf00      	nop

0000cf70 <__divdi3>:
    cf70:	2900      	cmp	r1, #0
    cf72:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cf76:	b085      	sub	sp, #20
    cf78:	f2c0 80c8 	blt.w	d10c <__divdi3+0x19c>
    cf7c:	2600      	movs	r6, #0
    cf7e:	2b00      	cmp	r3, #0
    cf80:	f2c0 80bf 	blt.w	d102 <__divdi3+0x192>
    cf84:	4689      	mov	r9, r1
    cf86:	4614      	mov	r4, r2
    cf88:	4605      	mov	r5, r0
    cf8a:	469b      	mov	fp, r3
    cf8c:	2b00      	cmp	r3, #0
    cf8e:	d14a      	bne.n	d026 <__divdi3+0xb6>
    cf90:	428a      	cmp	r2, r1
    cf92:	d957      	bls.n	d044 <__divdi3+0xd4>
    cf94:	fab2 f382 	clz	r3, r2
    cf98:	b153      	cbz	r3, cfb0 <__divdi3+0x40>
    cf9a:	f1c3 0020 	rsb	r0, r3, #32
    cf9e:	fa01 f903 	lsl.w	r9, r1, r3
    cfa2:	fa25 f800 	lsr.w	r8, r5, r0
    cfa6:	fa12 f403 	lsls.w	r4, r2, r3
    cfaa:	409d      	lsls	r5, r3
    cfac:	ea48 0909 	orr.w	r9, r8, r9
    cfb0:	0c27      	lsrs	r7, r4, #16
    cfb2:	4648      	mov	r0, r9
    cfb4:	4639      	mov	r1, r7
    cfb6:	fa1f fb84 	uxth.w	fp, r4
    cfba:	f7ff fdd1 	bl	cb60 <__aeabi_uidiv>
    cfbe:	4639      	mov	r1, r7
    cfc0:	4682      	mov	sl, r0
    cfc2:	4648      	mov	r0, r9
    cfc4:	f7ff fefa 	bl	cdbc <__aeabi_uidivmod>
    cfc8:	0c2a      	lsrs	r2, r5, #16
    cfca:	fb0b f30a 	mul.w	r3, fp, sl
    cfce:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    cfd2:	454b      	cmp	r3, r9
    cfd4:	d909      	bls.n	cfea <__divdi3+0x7a>
    cfd6:	eb19 0904 	adds.w	r9, r9, r4
    cfda:	f10a 3aff 	add.w	sl, sl, #4294967295
    cfde:	d204      	bcs.n	cfea <__divdi3+0x7a>
    cfe0:	454b      	cmp	r3, r9
    cfe2:	bf84      	itt	hi
    cfe4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    cfe8:	44a1      	addhi	r9, r4
    cfea:	ebc3 0909 	rsb	r9, r3, r9
    cfee:	4639      	mov	r1, r7
    cff0:	4648      	mov	r0, r9
    cff2:	b2ad      	uxth	r5, r5
    cff4:	f7ff fdb4 	bl	cb60 <__aeabi_uidiv>
    cff8:	4639      	mov	r1, r7
    cffa:	4680      	mov	r8, r0
    cffc:	4648      	mov	r0, r9
    cffe:	f7ff fedd 	bl	cdbc <__aeabi_uidivmod>
    d002:	fb0b fb08 	mul.w	fp, fp, r8
    d006:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    d00a:	45ab      	cmp	fp, r5
    d00c:	d907      	bls.n	d01e <__divdi3+0xae>
    d00e:	192d      	adds	r5, r5, r4
    d010:	f108 38ff 	add.w	r8, r8, #4294967295
    d014:	d203      	bcs.n	d01e <__divdi3+0xae>
    d016:	45ab      	cmp	fp, r5
    d018:	bf88      	it	hi
    d01a:	f108 38ff 	addhi.w	r8, r8, #4294967295
    d01e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    d022:	2700      	movs	r7, #0
    d024:	e003      	b.n	d02e <__divdi3+0xbe>
    d026:	428b      	cmp	r3, r1
    d028:	d957      	bls.n	d0da <__divdi3+0x16a>
    d02a:	2700      	movs	r7, #0
    d02c:	46b8      	mov	r8, r7
    d02e:	4642      	mov	r2, r8
    d030:	463b      	mov	r3, r7
    d032:	b116      	cbz	r6, d03a <__divdi3+0xca>
    d034:	4252      	negs	r2, r2
    d036:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    d03a:	4619      	mov	r1, r3
    d03c:	4610      	mov	r0, r2
    d03e:	b005      	add	sp, #20
    d040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d044:	b922      	cbnz	r2, d050 <__divdi3+0xe0>
    d046:	4611      	mov	r1, r2
    d048:	2001      	movs	r0, #1
    d04a:	f7ff fd89 	bl	cb60 <__aeabi_uidiv>
    d04e:	4604      	mov	r4, r0
    d050:	fab4 f884 	clz	r8, r4
    d054:	f1b8 0f00 	cmp.w	r8, #0
    d058:	d15e      	bne.n	d118 <__divdi3+0x1a8>
    d05a:	ebc4 0809 	rsb	r8, r4, r9
    d05e:	0c27      	lsrs	r7, r4, #16
    d060:	fa1f f984 	uxth.w	r9, r4
    d064:	2101      	movs	r1, #1
    d066:	9102      	str	r1, [sp, #8]
    d068:	4639      	mov	r1, r7
    d06a:	4640      	mov	r0, r8
    d06c:	f7ff fd78 	bl	cb60 <__aeabi_uidiv>
    d070:	4639      	mov	r1, r7
    d072:	4682      	mov	sl, r0
    d074:	4640      	mov	r0, r8
    d076:	f7ff fea1 	bl	cdbc <__aeabi_uidivmod>
    d07a:	ea4f 4815 	mov.w	r8, r5, lsr #16
    d07e:	fb09 f30a 	mul.w	r3, r9, sl
    d082:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    d086:	455b      	cmp	r3, fp
    d088:	d909      	bls.n	d09e <__divdi3+0x12e>
    d08a:	eb1b 0b04 	adds.w	fp, fp, r4
    d08e:	f10a 3aff 	add.w	sl, sl, #4294967295
    d092:	d204      	bcs.n	d09e <__divdi3+0x12e>
    d094:	455b      	cmp	r3, fp
    d096:	bf84      	itt	hi
    d098:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    d09c:	44a3      	addhi	fp, r4
    d09e:	ebc3 0b0b 	rsb	fp, r3, fp
    d0a2:	4639      	mov	r1, r7
    d0a4:	4658      	mov	r0, fp
    d0a6:	b2ad      	uxth	r5, r5
    d0a8:	f7ff fd5a 	bl	cb60 <__aeabi_uidiv>
    d0ac:	4639      	mov	r1, r7
    d0ae:	4680      	mov	r8, r0
    d0b0:	4658      	mov	r0, fp
    d0b2:	f7ff fe83 	bl	cdbc <__aeabi_uidivmod>
    d0b6:	fb09 f908 	mul.w	r9, r9, r8
    d0ba:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    d0be:	45a9      	cmp	r9, r5
    d0c0:	d907      	bls.n	d0d2 <__divdi3+0x162>
    d0c2:	192d      	adds	r5, r5, r4
    d0c4:	f108 38ff 	add.w	r8, r8, #4294967295
    d0c8:	d203      	bcs.n	d0d2 <__divdi3+0x162>
    d0ca:	45a9      	cmp	r9, r5
    d0cc:	bf88      	it	hi
    d0ce:	f108 38ff 	addhi.w	r8, r8, #4294967295
    d0d2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    d0d6:	9f02      	ldr	r7, [sp, #8]
    d0d8:	e7a9      	b.n	d02e <__divdi3+0xbe>
    d0da:	fab3 f783 	clz	r7, r3
    d0de:	2f00      	cmp	r7, #0
    d0e0:	d168      	bne.n	d1b4 <__divdi3+0x244>
    d0e2:	428b      	cmp	r3, r1
    d0e4:	bf2c      	ite	cs
    d0e6:	f04f 0900 	movcs.w	r9, #0
    d0ea:	f04f 0901 	movcc.w	r9, #1
    d0ee:	4282      	cmp	r2, r0
    d0f0:	bf8c      	ite	hi
    d0f2:	464c      	movhi	r4, r9
    d0f4:	f049 0401 	orrls.w	r4, r9, #1
    d0f8:	2c00      	cmp	r4, #0
    d0fa:	d096      	beq.n	d02a <__divdi3+0xba>
    d0fc:	f04f 0801 	mov.w	r8, #1
    d100:	e795      	b.n	d02e <__divdi3+0xbe>
    d102:	4252      	negs	r2, r2
    d104:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    d108:	43f6      	mvns	r6, r6
    d10a:	e73b      	b.n	cf84 <__divdi3+0x14>
    d10c:	4240      	negs	r0, r0
    d10e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    d112:	f04f 36ff 	mov.w	r6, #4294967295
    d116:	e732      	b.n	cf7e <__divdi3+0xe>
    d118:	fa04 f408 	lsl.w	r4, r4, r8
    d11c:	f1c8 0720 	rsb	r7, r8, #32
    d120:	fa35 f307 	lsrs.w	r3, r5, r7
    d124:	fa29 fa07 	lsr.w	sl, r9, r7
    d128:	0c27      	lsrs	r7, r4, #16
    d12a:	fa09 fb08 	lsl.w	fp, r9, r8
    d12e:	4639      	mov	r1, r7
    d130:	4650      	mov	r0, sl
    d132:	ea43 020b 	orr.w	r2, r3, fp
    d136:	9202      	str	r2, [sp, #8]
    d138:	f7ff fd12 	bl	cb60 <__aeabi_uidiv>
    d13c:	4639      	mov	r1, r7
    d13e:	fa1f f984 	uxth.w	r9, r4
    d142:	4683      	mov	fp, r0
    d144:	4650      	mov	r0, sl
    d146:	f7ff fe39 	bl	cdbc <__aeabi_uidivmod>
    d14a:	9802      	ldr	r0, [sp, #8]
    d14c:	fb09 f20b 	mul.w	r2, r9, fp
    d150:	0c03      	lsrs	r3, r0, #16
    d152:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    d156:	429a      	cmp	r2, r3
    d158:	d904      	bls.n	d164 <__divdi3+0x1f4>
    d15a:	191b      	adds	r3, r3, r4
    d15c:	f10b 3bff 	add.w	fp, fp, #4294967295
    d160:	f0c0 80b1 	bcc.w	d2c6 <__divdi3+0x356>
    d164:	1a9b      	subs	r3, r3, r2
    d166:	4639      	mov	r1, r7
    d168:	4618      	mov	r0, r3
    d16a:	9301      	str	r3, [sp, #4]
    d16c:	f7ff fcf8 	bl	cb60 <__aeabi_uidiv>
    d170:	9901      	ldr	r1, [sp, #4]
    d172:	4682      	mov	sl, r0
    d174:	4608      	mov	r0, r1
    d176:	4639      	mov	r1, r7
    d178:	f7ff fe20 	bl	cdbc <__aeabi_uidivmod>
    d17c:	f8dd c008 	ldr.w	ip, [sp, #8]
    d180:	fb09 f30a 	mul.w	r3, r9, sl
    d184:	fa1f f08c 	uxth.w	r0, ip
    d188:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    d18c:	4293      	cmp	r3, r2
    d18e:	d908      	bls.n	d1a2 <__divdi3+0x232>
    d190:	1912      	adds	r2, r2, r4
    d192:	f10a 3aff 	add.w	sl, sl, #4294967295
    d196:	d204      	bcs.n	d1a2 <__divdi3+0x232>
    d198:	4293      	cmp	r3, r2
    d19a:	bf84      	itt	hi
    d19c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    d1a0:	1912      	addhi	r2, r2, r4
    d1a2:	fa05 f508 	lsl.w	r5, r5, r8
    d1a6:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    d1aa:	ebc3 0802 	rsb	r8, r3, r2
    d1ae:	f8cd e008 	str.w	lr, [sp, #8]
    d1b2:	e759      	b.n	d068 <__divdi3+0xf8>
    d1b4:	f1c7 0020 	rsb	r0, r7, #32
    d1b8:	fa03 fa07 	lsl.w	sl, r3, r7
    d1bc:	40c2      	lsrs	r2, r0
    d1be:	fa35 f300 	lsrs.w	r3, r5, r0
    d1c2:	ea42 0b0a 	orr.w	fp, r2, sl
    d1c6:	fa21 f800 	lsr.w	r8, r1, r0
    d1ca:	fa01 f907 	lsl.w	r9, r1, r7
    d1ce:	4640      	mov	r0, r8
    d1d0:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    d1d4:	ea43 0109 	orr.w	r1, r3, r9
    d1d8:	9102      	str	r1, [sp, #8]
    d1da:	4651      	mov	r1, sl
    d1dc:	fa1f f28b 	uxth.w	r2, fp
    d1e0:	9203      	str	r2, [sp, #12]
    d1e2:	f7ff fcbd 	bl	cb60 <__aeabi_uidiv>
    d1e6:	4651      	mov	r1, sl
    d1e8:	4681      	mov	r9, r0
    d1ea:	4640      	mov	r0, r8
    d1ec:	f7ff fde6 	bl	cdbc <__aeabi_uidivmod>
    d1f0:	9b03      	ldr	r3, [sp, #12]
    d1f2:	f8dd c008 	ldr.w	ip, [sp, #8]
    d1f6:	fb03 f209 	mul.w	r2, r3, r9
    d1fa:	ea4f 401c 	mov.w	r0, ip, lsr #16
    d1fe:	fa14 f307 	lsls.w	r3, r4, r7
    d202:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    d206:	42a2      	cmp	r2, r4
    d208:	d904      	bls.n	d214 <__divdi3+0x2a4>
    d20a:	eb14 040b 	adds.w	r4, r4, fp
    d20e:	f109 39ff 	add.w	r9, r9, #4294967295
    d212:	d352      	bcc.n	d2ba <__divdi3+0x34a>
    d214:	1aa4      	subs	r4, r4, r2
    d216:	4651      	mov	r1, sl
    d218:	4620      	mov	r0, r4
    d21a:	9301      	str	r3, [sp, #4]
    d21c:	f7ff fca0 	bl	cb60 <__aeabi_uidiv>
    d220:	4651      	mov	r1, sl
    d222:	4680      	mov	r8, r0
    d224:	4620      	mov	r0, r4
    d226:	f7ff fdc9 	bl	cdbc <__aeabi_uidivmod>
    d22a:	9803      	ldr	r0, [sp, #12]
    d22c:	f8dd c008 	ldr.w	ip, [sp, #8]
    d230:	fb00 f208 	mul.w	r2, r0, r8
    d234:	fa1f f38c 	uxth.w	r3, ip
    d238:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    d23c:	9b01      	ldr	r3, [sp, #4]
    d23e:	4282      	cmp	r2, r0
    d240:	d904      	bls.n	d24c <__divdi3+0x2dc>
    d242:	eb10 000b 	adds.w	r0, r0, fp
    d246:	f108 38ff 	add.w	r8, r8, #4294967295
    d24a:	d330      	bcc.n	d2ae <__divdi3+0x33e>
    d24c:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    d250:	fa1f fc83 	uxth.w	ip, r3
    d254:	0c1b      	lsrs	r3, r3, #16
    d256:	1a80      	subs	r0, r0, r2
    d258:	fa1f fe88 	uxth.w	lr, r8
    d25c:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    d260:	fb0c f90e 	mul.w	r9, ip, lr
    d264:	fb0c fc0a 	mul.w	ip, ip, sl
    d268:	fb03 c10e 	mla	r1, r3, lr, ip
    d26c:	fb03 f20a 	mul.w	r2, r3, sl
    d270:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    d274:	458c      	cmp	ip, r1
    d276:	bf88      	it	hi
    d278:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    d27c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    d280:	4570      	cmp	r0, lr
    d282:	d310      	bcc.n	d2a6 <__divdi3+0x336>
    d284:	fa1f f989 	uxth.w	r9, r9
    d288:	fa05 f707 	lsl.w	r7, r5, r7
    d28c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    d290:	bf14      	ite	ne
    d292:	2200      	movne	r2, #0
    d294:	2201      	moveq	r2, #1
    d296:	4287      	cmp	r7, r0
    d298:	bf2c      	ite	cs
    d29a:	2700      	movcs	r7, #0
    d29c:	f002 0701 	andcc.w	r7, r2, #1
    d2a0:	2f00      	cmp	r7, #0
    d2a2:	f43f aec4 	beq.w	d02e <__divdi3+0xbe>
    d2a6:	f108 38ff 	add.w	r8, r8, #4294967295
    d2aa:	2700      	movs	r7, #0
    d2ac:	e6bf      	b.n	d02e <__divdi3+0xbe>
    d2ae:	4282      	cmp	r2, r0
    d2b0:	bf84      	itt	hi
    d2b2:	4458      	addhi	r0, fp
    d2b4:	f108 38ff 	addhi.w	r8, r8, #4294967295
    d2b8:	e7c8      	b.n	d24c <__divdi3+0x2dc>
    d2ba:	42a2      	cmp	r2, r4
    d2bc:	bf84      	itt	hi
    d2be:	f109 39ff 	addhi.w	r9, r9, #4294967295
    d2c2:	445c      	addhi	r4, fp
    d2c4:	e7a6      	b.n	d214 <__divdi3+0x2a4>
    d2c6:	429a      	cmp	r2, r3
    d2c8:	bf84      	itt	hi
    d2ca:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    d2ce:	191b      	addhi	r3, r3, r4
    d2d0:	e748      	b.n	d164 <__divdi3+0x1f4>
    d2d2:	bf00      	nop

0000d2d4 <__udivdi3>:
    d2d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d2d8:	460c      	mov	r4, r1
    d2da:	b083      	sub	sp, #12
    d2dc:	4680      	mov	r8, r0
    d2de:	4616      	mov	r6, r2
    d2e0:	4689      	mov	r9, r1
    d2e2:	461f      	mov	r7, r3
    d2e4:	4615      	mov	r5, r2
    d2e6:	468a      	mov	sl, r1
    d2e8:	2b00      	cmp	r3, #0
    d2ea:	d14b      	bne.n	d384 <__udivdi3+0xb0>
    d2ec:	428a      	cmp	r2, r1
    d2ee:	d95c      	bls.n	d3aa <__udivdi3+0xd6>
    d2f0:	fab2 f382 	clz	r3, r2
    d2f4:	b15b      	cbz	r3, d30e <__udivdi3+0x3a>
    d2f6:	f1c3 0020 	rsb	r0, r3, #32
    d2fa:	fa01 fa03 	lsl.w	sl, r1, r3
    d2fe:	fa28 f200 	lsr.w	r2, r8, r0
    d302:	fa16 f503 	lsls.w	r5, r6, r3
    d306:	fa08 f803 	lsl.w	r8, r8, r3
    d30a:	ea42 0a0a 	orr.w	sl, r2, sl
    d30e:	0c2e      	lsrs	r6, r5, #16
    d310:	4650      	mov	r0, sl
    d312:	4631      	mov	r1, r6
    d314:	b2af      	uxth	r7, r5
    d316:	f7ff fc23 	bl	cb60 <__aeabi_uidiv>
    d31a:	4631      	mov	r1, r6
    d31c:	ea4f 4418 	mov.w	r4, r8, lsr #16
    d320:	4681      	mov	r9, r0
    d322:	4650      	mov	r0, sl
    d324:	f7ff fd4a 	bl	cdbc <__aeabi_uidivmod>
    d328:	fb07 f309 	mul.w	r3, r7, r9
    d32c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    d330:	4553      	cmp	r3, sl
    d332:	d909      	bls.n	d348 <__udivdi3+0x74>
    d334:	eb1a 0a05 	adds.w	sl, sl, r5
    d338:	f109 39ff 	add.w	r9, r9, #4294967295
    d33c:	d204      	bcs.n	d348 <__udivdi3+0x74>
    d33e:	4553      	cmp	r3, sl
    d340:	bf84      	itt	hi
    d342:	f109 39ff 	addhi.w	r9, r9, #4294967295
    d346:	44aa      	addhi	sl, r5
    d348:	ebc3 0a0a 	rsb	sl, r3, sl
    d34c:	4631      	mov	r1, r6
    d34e:	4650      	mov	r0, sl
    d350:	fa1f f888 	uxth.w	r8, r8
    d354:	f7ff fc04 	bl	cb60 <__aeabi_uidiv>
    d358:	4631      	mov	r1, r6
    d35a:	4604      	mov	r4, r0
    d35c:	4650      	mov	r0, sl
    d35e:	f7ff fd2d 	bl	cdbc <__aeabi_uidivmod>
    d362:	fb07 f704 	mul.w	r7, r7, r4
    d366:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    d36a:	4547      	cmp	r7, r8
    d36c:	d906      	bls.n	d37c <__udivdi3+0xa8>
    d36e:	3c01      	subs	r4, #1
    d370:	eb18 0805 	adds.w	r8, r8, r5
    d374:	d202      	bcs.n	d37c <__udivdi3+0xa8>
    d376:	4547      	cmp	r7, r8
    d378:	bf88      	it	hi
    d37a:	3c01      	subhi	r4, #1
    d37c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    d380:	2600      	movs	r6, #0
    d382:	e05c      	b.n	d43e <__udivdi3+0x16a>
    d384:	428b      	cmp	r3, r1
    d386:	d858      	bhi.n	d43a <__udivdi3+0x166>
    d388:	fab3 f683 	clz	r6, r3
    d38c:	2e00      	cmp	r6, #0
    d38e:	d15b      	bne.n	d448 <__udivdi3+0x174>
    d390:	428b      	cmp	r3, r1
    d392:	bf2c      	ite	cs
    d394:	2200      	movcs	r2, #0
    d396:	2201      	movcc	r2, #1
    d398:	4285      	cmp	r5, r0
    d39a:	bf8c      	ite	hi
    d39c:	4615      	movhi	r5, r2
    d39e:	f042 0501 	orrls.w	r5, r2, #1
    d3a2:	2d00      	cmp	r5, #0
    d3a4:	d049      	beq.n	d43a <__udivdi3+0x166>
    d3a6:	2401      	movs	r4, #1
    d3a8:	e049      	b.n	d43e <__udivdi3+0x16a>
    d3aa:	b922      	cbnz	r2, d3b6 <__udivdi3+0xe2>
    d3ac:	4611      	mov	r1, r2
    d3ae:	2001      	movs	r0, #1
    d3b0:	f7ff fbd6 	bl	cb60 <__aeabi_uidiv>
    d3b4:	4605      	mov	r5, r0
    d3b6:	fab5 f685 	clz	r6, r5
    d3ba:	2e00      	cmp	r6, #0
    d3bc:	f040 80ba 	bne.w	d534 <__udivdi3+0x260>
    d3c0:	1b64      	subs	r4, r4, r5
    d3c2:	0c2f      	lsrs	r7, r5, #16
    d3c4:	fa1f fa85 	uxth.w	sl, r5
    d3c8:	2601      	movs	r6, #1
    d3ca:	4639      	mov	r1, r7
    d3cc:	4620      	mov	r0, r4
    d3ce:	f7ff fbc7 	bl	cb60 <__aeabi_uidiv>
    d3d2:	4639      	mov	r1, r7
    d3d4:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    d3d8:	4681      	mov	r9, r0
    d3da:	4620      	mov	r0, r4
    d3dc:	f7ff fcee 	bl	cdbc <__aeabi_uidivmod>
    d3e0:	fb0a f309 	mul.w	r3, sl, r9
    d3e4:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    d3e8:	455b      	cmp	r3, fp
    d3ea:	d909      	bls.n	d400 <__udivdi3+0x12c>
    d3ec:	eb1b 0b05 	adds.w	fp, fp, r5
    d3f0:	f109 39ff 	add.w	r9, r9, #4294967295
    d3f4:	d204      	bcs.n	d400 <__udivdi3+0x12c>
    d3f6:	455b      	cmp	r3, fp
    d3f8:	bf84      	itt	hi
    d3fa:	f109 39ff 	addhi.w	r9, r9, #4294967295
    d3fe:	44ab      	addhi	fp, r5
    d400:	ebc3 0b0b 	rsb	fp, r3, fp
    d404:	4639      	mov	r1, r7
    d406:	4658      	mov	r0, fp
    d408:	fa1f f888 	uxth.w	r8, r8
    d40c:	f7ff fba8 	bl	cb60 <__aeabi_uidiv>
    d410:	4639      	mov	r1, r7
    d412:	4604      	mov	r4, r0
    d414:	4658      	mov	r0, fp
    d416:	f7ff fcd1 	bl	cdbc <__aeabi_uidivmod>
    d41a:	fb0a fa04 	mul.w	sl, sl, r4
    d41e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    d422:	45c2      	cmp	sl, r8
    d424:	d906      	bls.n	d434 <__udivdi3+0x160>
    d426:	3c01      	subs	r4, #1
    d428:	eb18 0805 	adds.w	r8, r8, r5
    d42c:	d202      	bcs.n	d434 <__udivdi3+0x160>
    d42e:	45c2      	cmp	sl, r8
    d430:	bf88      	it	hi
    d432:	3c01      	subhi	r4, #1
    d434:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    d438:	e001      	b.n	d43e <__udivdi3+0x16a>
    d43a:	2600      	movs	r6, #0
    d43c:	4634      	mov	r4, r6
    d43e:	4631      	mov	r1, r6
    d440:	4620      	mov	r0, r4
    d442:	b003      	add	sp, #12
    d444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d448:	f1c6 0020 	rsb	r0, r6, #32
    d44c:	40b3      	lsls	r3, r6
    d44e:	fa32 f700 	lsrs.w	r7, r2, r0
    d452:	fa21 fb00 	lsr.w	fp, r1, r0
    d456:	431f      	orrs	r7, r3
    d458:	fa14 f206 	lsls.w	r2, r4, r6
    d45c:	fa28 f100 	lsr.w	r1, r8, r0
    d460:	4658      	mov	r0, fp
    d462:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    d466:	4311      	orrs	r1, r2
    d468:	9100      	str	r1, [sp, #0]
    d46a:	4651      	mov	r1, sl
    d46c:	b2bb      	uxth	r3, r7
    d46e:	9301      	str	r3, [sp, #4]
    d470:	f7ff fb76 	bl	cb60 <__aeabi_uidiv>
    d474:	4651      	mov	r1, sl
    d476:	40b5      	lsls	r5, r6
    d478:	4681      	mov	r9, r0
    d47a:	4658      	mov	r0, fp
    d47c:	f7ff fc9e 	bl	cdbc <__aeabi_uidivmod>
    d480:	9c01      	ldr	r4, [sp, #4]
    d482:	9800      	ldr	r0, [sp, #0]
    d484:	fb04 f309 	mul.w	r3, r4, r9
    d488:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    d48c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    d490:	455b      	cmp	r3, fp
    d492:	d905      	bls.n	d4a0 <__udivdi3+0x1cc>
    d494:	eb1b 0b07 	adds.w	fp, fp, r7
    d498:	f109 39ff 	add.w	r9, r9, #4294967295
    d49c:	f0c0 808e 	bcc.w	d5bc <__udivdi3+0x2e8>
    d4a0:	ebc3 0b0b 	rsb	fp, r3, fp
    d4a4:	4651      	mov	r1, sl
    d4a6:	4658      	mov	r0, fp
    d4a8:	f7ff fb5a 	bl	cb60 <__aeabi_uidiv>
    d4ac:	4651      	mov	r1, sl
    d4ae:	4604      	mov	r4, r0
    d4b0:	4658      	mov	r0, fp
    d4b2:	f7ff fc83 	bl	cdbc <__aeabi_uidivmod>
    d4b6:	9801      	ldr	r0, [sp, #4]
    d4b8:	9a00      	ldr	r2, [sp, #0]
    d4ba:	fb00 f304 	mul.w	r3, r0, r4
    d4be:	fa1f fc82 	uxth.w	ip, r2
    d4c2:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    d4c6:	4293      	cmp	r3, r2
    d4c8:	d906      	bls.n	d4d8 <__udivdi3+0x204>
    d4ca:	3c01      	subs	r4, #1
    d4cc:	19d2      	adds	r2, r2, r7
    d4ce:	d203      	bcs.n	d4d8 <__udivdi3+0x204>
    d4d0:	4293      	cmp	r3, r2
    d4d2:	d901      	bls.n	d4d8 <__udivdi3+0x204>
    d4d4:	19d2      	adds	r2, r2, r7
    d4d6:	3c01      	subs	r4, #1
    d4d8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    d4dc:	b2a8      	uxth	r0, r5
    d4de:	1ad2      	subs	r2, r2, r3
    d4e0:	0c2d      	lsrs	r5, r5, #16
    d4e2:	fa1f fc84 	uxth.w	ip, r4
    d4e6:	0c23      	lsrs	r3, r4, #16
    d4e8:	fb00 f70c 	mul.w	r7, r0, ip
    d4ec:	fb00 fe03 	mul.w	lr, r0, r3
    d4f0:	fb05 e10c 	mla	r1, r5, ip, lr
    d4f4:	fb05 f503 	mul.w	r5, r5, r3
    d4f8:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    d4fc:	458e      	cmp	lr, r1
    d4fe:	bf88      	it	hi
    d500:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    d504:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    d508:	42aa      	cmp	r2, r5
    d50a:	d310      	bcc.n	d52e <__udivdi3+0x25a>
    d50c:	b2bf      	uxth	r7, r7
    d50e:	fa08 f606 	lsl.w	r6, r8, r6
    d512:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    d516:	bf14      	ite	ne
    d518:	f04f 0e00 	movne.w	lr, #0
    d51c:	f04f 0e01 	moveq.w	lr, #1
    d520:	4296      	cmp	r6, r2
    d522:	bf2c      	ite	cs
    d524:	2600      	movcs	r6, #0
    d526:	f00e 0601 	andcc.w	r6, lr, #1
    d52a:	2e00      	cmp	r6, #0
    d52c:	d087      	beq.n	d43e <__udivdi3+0x16a>
    d52e:	3c01      	subs	r4, #1
    d530:	2600      	movs	r6, #0
    d532:	e784      	b.n	d43e <__udivdi3+0x16a>
    d534:	40b5      	lsls	r5, r6
    d536:	f1c6 0120 	rsb	r1, r6, #32
    d53a:	fa24 f901 	lsr.w	r9, r4, r1
    d53e:	fa28 f201 	lsr.w	r2, r8, r1
    d542:	0c2f      	lsrs	r7, r5, #16
    d544:	40b4      	lsls	r4, r6
    d546:	4639      	mov	r1, r7
    d548:	4648      	mov	r0, r9
    d54a:	4322      	orrs	r2, r4
    d54c:	9200      	str	r2, [sp, #0]
    d54e:	f7ff fb07 	bl	cb60 <__aeabi_uidiv>
    d552:	4639      	mov	r1, r7
    d554:	fa1f fa85 	uxth.w	sl, r5
    d558:	4683      	mov	fp, r0
    d55a:	4648      	mov	r0, r9
    d55c:	f7ff fc2e 	bl	cdbc <__aeabi_uidivmod>
    d560:	9b00      	ldr	r3, [sp, #0]
    d562:	0c1a      	lsrs	r2, r3, #16
    d564:	fb0a f30b 	mul.w	r3, sl, fp
    d568:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    d56c:	42a3      	cmp	r3, r4
    d56e:	d903      	bls.n	d578 <__udivdi3+0x2a4>
    d570:	1964      	adds	r4, r4, r5
    d572:	f10b 3bff 	add.w	fp, fp, #4294967295
    d576:	d327      	bcc.n	d5c8 <__udivdi3+0x2f4>
    d578:	1ae4      	subs	r4, r4, r3
    d57a:	4639      	mov	r1, r7
    d57c:	4620      	mov	r0, r4
    d57e:	f7ff faef 	bl	cb60 <__aeabi_uidiv>
    d582:	4639      	mov	r1, r7
    d584:	4681      	mov	r9, r0
    d586:	4620      	mov	r0, r4
    d588:	f7ff fc18 	bl	cdbc <__aeabi_uidivmod>
    d58c:	9800      	ldr	r0, [sp, #0]
    d58e:	fb0a f309 	mul.w	r3, sl, r9
    d592:	fa1f fc80 	uxth.w	ip, r0
    d596:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    d59a:	42a3      	cmp	r3, r4
    d59c:	d908      	bls.n	d5b0 <__udivdi3+0x2dc>
    d59e:	1964      	adds	r4, r4, r5
    d5a0:	f109 39ff 	add.w	r9, r9, #4294967295
    d5a4:	d204      	bcs.n	d5b0 <__udivdi3+0x2dc>
    d5a6:	42a3      	cmp	r3, r4
    d5a8:	bf84      	itt	hi
    d5aa:	f109 39ff 	addhi.w	r9, r9, #4294967295
    d5ae:	1964      	addhi	r4, r4, r5
    d5b0:	fa08 f806 	lsl.w	r8, r8, r6
    d5b4:	1ae4      	subs	r4, r4, r3
    d5b6:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    d5ba:	e706      	b.n	d3ca <__udivdi3+0xf6>
    d5bc:	455b      	cmp	r3, fp
    d5be:	bf84      	itt	hi
    d5c0:	f109 39ff 	addhi.w	r9, r9, #4294967295
    d5c4:	44bb      	addhi	fp, r7
    d5c6:	e76b      	b.n	d4a0 <__udivdi3+0x1cc>
    d5c8:	42a3      	cmp	r3, r4
    d5ca:	bf84      	itt	hi
    d5cc:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    d5d0:	1964      	addhi	r4, r4, r5
    d5d2:	e7d1      	b.n	d578 <__udivdi3+0x2a4>

0000d5d4 <g_pwm_id_mask_lut>:
    d5d4:	0100 0402 1008 4020 0180 0402 1008 4020     ...... @...... @
    d5e4:	0080 0000                                   ....

0000d5e8 <g_pwm_tach_id_mask_lut>:
    d5e8:	0000 0001 0002 0004 0008 0010 0020 0040     ............ .@.
    d5f8:	0080 0100 0200 0400 0800 1000 2000 4000     ............. .@
    d608:	8000 0000                                   ....

0000d60c <g_pwm_posedge_offset_lut>:
    d60c:	0000 0000 0010 0000 0018 0000 0020 0000     ............ ...
    d61c:	0028 0000 0030 0000 0038 0000 0040 0000     (...0...8...@...
    d62c:	0048 0000 0050 0000 0058 0000 0060 0000     H...P...X...`...
    d63c:	0068 0000 0070 0000 0078 0000 0080 0000     h...p...x.......
    d64c:	0088 0000                                   ....

0000d650 <g_pwm_negedge_offset_lut>:
    d650:	0000 0000 0014 0000 001c 0000 0024 0000     ............$...
    d660:	002c 0000 0034 0000 003c 0000 0044 0000     ,...4...<...D...
    d670:	004c 0000 0054 0000 005c 0000 0064 0000     L...T...\...d...
    d680:	006c 0000 0074 0000 007c 0000 0084 0000     l...t...|.......
    d690:	008c 0000                                   ....

0000d694 <g_tachpulsedur_offset_lut>:
    d694:	0000 0000 00a4 0000 00a8 0000 00ac 0000     ................
    d6a4:	00b0 0000 00b4 0000 00b8 0000 00bc 0000     ................
    d6b4:	00c0 0000 00c4 0000 00c8 0000 00cc 0000     ................
    d6c4:	00d0 0000 00d4 0000 00d8 0000 00dc 0000     ................
    d6d4:	00e0 0000 2e2e 632f 726f 5f65 7770 2e6d     ....../core_pwm.
    d6e4:	0063 0000 4441 4443 7269 6365 4974 706e     c...ADCDirectInp
    d6f4:	7475 305f 0000 0000 6425 0000               ut_0....%d..

0000d700 <g_ace_current_resistors>:
    d700:	0001 0001 0001 0001                         ........

0000d708 <g_ace_external_varef_used>:
    d708:	0000 0000                                   ....

0000d70c <g_ace_channel_0_name>:
    d70c:	4441 4443 7269 6365 4974 706e 7475 305f     ADCDirectInput_0
    d71c:	0000 0000                                   ....

0000d720 <g_ace_ppe_transforms_desc_table>:
    d720:	0010 0011 4000 0000                         .....@..

0000d728 <g_ace_sse_proc_0_name>:
    d728:	4441 3043 4d5f 4941 004e 0000               ADC0_MAIN...

0000d734 <g_ace_sse_proc_0_sequence>:
    d734:	1705 1602 1200 0000                         ........

0000d73c <g_ace_sse_proc_1_name>:
    d73c:	4441 3143 4d5f 4941 004e 0000               ADC1_MAIN...

0000d748 <g_ace_sse_proc_1_sequence>:
    d748:	2705 2602 2551 24ca 0000 23ff 0000 23ff     .'.&Q%.$...#...#
    d758:	0000 23ff 0000 23ff 0000 23ff 0000 23a3     ...#...#...#...#
    d768:	0000 2005                                   ... 

0000d76c <g_config_reg_lut>:
    d76c:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
    d77c:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
    d78c:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
    d79c:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
    d7ac:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
    d7bc:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
    d7cc:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
    d7dc:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

0000d7ec <g_gpio_irqn_lut>:
    d7ec:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
    d7fc:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
    d80c:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
    d81c:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

0000d82c <channel_type_lut>:
    d82c:	0000 0100 0002 0100 0002 0000 ff00 00ff     ................
    d83c:	0000 0100 0002 0100 0002 0000 ff00 00ff     ................
    d84c:	0000 0100 ff02 ffff 00ff 0000 ff00 00ff     ................

0000d85c <channel_quad_lut>:
    d85c:	00ff 0000 0100 0101 ff01 ffff ffff ffff     ................
    d86c:	02ff 0202 0302 0303 ff03 ffff ffff ffff     ................
    d87c:	04ff 0404 ff04 ffff ffff ffff ffff ffff     ................

0000d88c <abps_channel_lut>:
    d88c:	00ff ff00 01ff ff01 ffff ffff ffff ffff     ................
    d89c:	02ff ff02 03ff ff03 ffff ffff ffff ffff     ................
    d8ac:	04ff ff04 ffff ffff ffff ffff ffff ffff     ................

0000d8bc <abps_idx_lut>:
    d8bc:	00ff ff01 02ff ff03 ffff ffff ffff ffff     ................
    d8cc:	04ff ff05 06ff ff07 ffff ffff ffff ffff     ................
    d8dc:	08ff ff09 ffff ffff ffff ffff ffff ffff     ................

0000d8ec <apbs_gain_lut>:
    d8ec:	080c 0204                                   ....

0000d8f0 <apbs_range>:
    d8f0:	3c00 2800 1400 0a00                         .<.(....

0000d8f8 <sse_pc_ctrl_lut>:
    d8f8:	0048 4002 0088 4002 00c8 4002               H..@...@...@

0000d904 <sse_pc_lo_lut>:
    d904:	0040 4002 0080 4002 00c0 4002               @..@...@...@

0000d910 <sse_pc_hi_lut>:
    d910:	0044 4002 0084 4002 00c4 4002               D..@...@...@

0000d91c <p_mtd_data>:
    d91c:	0010 6008                                   ...`

0000d920 <C.24.3275>:
    d920:	0006 0201 0003 0201 0403 0404 0604 0506     ................

0000d930 <C.36.3339>:
	...
    d958:	0001 0000 0002 0000 0003 0000 0000 0000     ................
	...

0000d970 <C.18.3185>:
    d970:	4000 4000 0000 0000                         .@.@....

0000d978 <adc_status_reg_lut>:
    d978:	1000 4002 1004 4002 1008 4002               ...@...@...@

0000d984 <dac_ctrl_reg_lut>:
    d984:	0060 4002 00a0 4002 00e0 4002               `..@...@...@

0000d990 <dac_enable_masks_lut>:
    d990:	0010 0000 0020 0000 0040 0000               .... ...@...

0000d99c <dac_byte01_reg_lut>:
    d99c:	0500 4002 0504 4002 0508 4002               ...@...@...@

0000d9a8 <dac_byte2_reg_lut>:
    d9a8:	006c 4002 00ac 4002 00ec 4002               l..@...@...@

0000d9b4 <p_mtd_data>:
    d9b4:	0010 6008                                   ...`

0000d9b8 <comp_id_2_scb_lut>:
    d9b8:	0000 0101 0202 0303 0404 0000               ............

0000d9c4 <C.18.3510>:
    d9c4:	0200 0004 2e2e 642f 6972 6576 7372 432f     ....../drivers/C
    d9d4:	726f 5565 5241 6154 6270 632f 726f 5f65     oreUARTapb/core_
    d9e4:	6175 7472 615f 6270 632e 0000               uart_apb.c..

0000d9f0 <C.18.2576>:
    d9f0:	0001 0000 0002 0000 0004 0000 0001 0000     ................
    da00:	6548 7061 6120 646e 7320 6174 6b63 6320     Heap and stack c
    da10:	6c6f 696c 6973 6e6f 000a 0000               ollision....

0000da1c <_global_impure_ptr>:
    da1c:	0070 2000 0043 0000                         p.. C...

0000da24 <blanks.3577>:
    da24:	2020 2020 2020 2020 2020 2020 2020 2020                     

0000da34 <zeroes.3578>:
    da34:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
    da44:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
    da54:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
    da64:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
    da74:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
    da84:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
    da94:	614e 004e                                   NaN.

0000da98 <__sf_fake_stdin>:
	...

0000dab8 <__sf_fake_stdout>:
	...

0000dad8 <__sf_fake_stderr>:
	...

0000daf8 <charset>:
    daf8:	db30 0000                                   0...

0000dafc <lconv>:
    dafc:	db2c 0000 da54 0000 da54 0000 da54 0000     ,...T...T...T...
    db0c:	da54 0000 da54 0000 da54 0000 da54 0000     T...T...T...T...
    db1c:	da54 0000 da54 0000 ffff ffff ffff ffff     T...T...........
    db2c:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..
    db3c:	0000 0000                                   ....

0000db40 <__mprec_tens>:
    db40:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
    db50:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
    db60:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
    db70:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
    db80:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
    db90:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
    dba0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
    dbb0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
    dbc0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
    dbd0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
    dbe0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
    dbf0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
    dc00:	9db4 79d9 7843 44ea                         ...yCx.D

0000dc08 <p05.2463>:
    dc08:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

0000dc18 <__mprec_bigtens>:
    dc18:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
    dc28:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
    dc38:	bf3c 7f73 4fdd 7515                         <.s..O.u

0000dc40 <__mprec_tinytens>:
    dc40:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
    dc50:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
    dc60:	6f43 64ac 0628 0ac8                         Co.d(...

0000dc68 <_init>:
    dc68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dc6a:	bf00      	nop
    dc6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    dc6e:	bc08      	pop	{r3}
    dc70:	469e      	mov	lr, r3
    dc72:	4770      	bx	lr

0000dc74 <_fini>:
    dc74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dc76:	bf00      	nop
    dc78:	bcf8      	pop	{r3, r4, r5, r6, r7}
    dc7a:	bc08      	pop	{r3}
    dc7c:	469e      	mov	lr, r3
    dc7e:	4770      	bx	lr

0000dc80 <__frame_dummy_init_array_entry>:
    dc80:	0485 0000                                   ....

0000dc84 <__do_global_dtors_aux_fini_array_entry>:
    dc84:	0471 0000                                   q...
