// Seed: 1638692736
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_9 = 1;
  logic id_10;
endmodule
module module_1 #(
    parameter id_13 = 32'd58,
    parameter id_6  = 32'd24
) (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wor id_3,
    input tri1 id_4,
    output wor id_5,
    input wor _id_6,
    input tri id_7,
    output tri0 id_8,
    output uwire id_9,
    input wor id_10,
    output uwire id_11,
    input wire id_12,
    input tri _id_13,
    output uwire id_14,
    input wand id_15
);
  wire [-1 : -1] id_17;
  wire id_18;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_18,
      id_17,
      id_17,
      id_18,
      id_18,
      id_17
  );
  wire [id_13  (  -1  ==?  id_6  ) : -1  -  1] id_19;
endmodule
