<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: ICPR</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">ICPR<div class="ingroups"><a class="el" href="group__Memory__Map.html">Memory Map</a> &raquo; <a class="el" href="group__CORTEX__M4.html">Cortex-M4</a> &raquo; <a class="el" href="group__NVIC.html">Nested Vector Interrupt Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Interrupt Clear-Pending Register group.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for ICPR:</div>
<div class="dyncontent">
<div class="center"><img src="group__ICPR.png" border="0" usemap="#agroup____ICPR" alt=""/></div>
<map name="agroup____ICPR" id="agroup____ICPR">
<area shape="rect" href="group__NVIC.html" title="ARM Cortex&#45;M4 Processor NVIC." alt="" coords="5,5,179,45"/>
<area shape="rect" title="Interrupt Clear&#45;Pending Register group." alt="" coords="227,13,279,38"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaeb09517cca2787f10d91a2e25ebd41db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#gaeb09517cca2787f10d91a2e25ebd41db">NVIC_ICPR0</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E280)</td></tr>
<tr class="memdesc:gaeb09517cca2787f10d91a2e25ebd41db"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 0.  <a href="group__ICPR.html#gaeb09517cca2787f10d91a2e25ebd41db">More...</a><br /></td></tr>
<tr class="separator:gaeb09517cca2787f10d91a2e25ebd41db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d5a0d0442bf3f5f7f6017536ce530e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga58d5a0d0442bf3f5f7f6017536ce530e">NVIC_ICPR1</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E284)</td></tr>
<tr class="memdesc:ga58d5a0d0442bf3f5f7f6017536ce530e"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 1.  <a href="group__ICPR.html#ga58d5a0d0442bf3f5f7f6017536ce530e">More...</a><br /></td></tr>
<tr class="separator:ga58d5a0d0442bf3f5f7f6017536ce530e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d0eb4e1cefa437116a6080c1d62c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga03d0eb4e1cefa437116a6080c1d62c52">NVIC_ICPR2</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E288)</td></tr>
<tr class="memdesc:ga03d0eb4e1cefa437116a6080c1d62c52"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 2.  <a href="group__ICPR.html#ga03d0eb4e1cefa437116a6080c1d62c52">More...</a><br /></td></tr>
<tr class="separator:ga03d0eb4e1cefa437116a6080c1d62c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a77799697bc1a8d880a5fb2f17ded14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga5a77799697bc1a8d880a5fb2f17ded14">NVIC_ICPR3</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E28C)</td></tr>
<tr class="memdesc:ga5a77799697bc1a8d880a5fb2f17ded14"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 3.  <a href="group__ICPR.html#ga5a77799697bc1a8d880a5fb2f17ded14">More...</a><br /></td></tr>
<tr class="separator:ga5a77799697bc1a8d880a5fb2f17ded14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a6298b541268588e298616aecc23bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga7a6298b541268588e298616aecc23bd1">NVIC_ICPR4</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E290)</td></tr>
<tr class="memdesc:ga7a6298b541268588e298616aecc23bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 4.  <a href="group__ICPR.html#ga7a6298b541268588e298616aecc23bd1">More...</a><br /></td></tr>
<tr class="separator:ga7a6298b541268588e298616aecc23bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2389dc166343d559e9ac71a1770e00b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga2389dc166343d559e9ac71a1770e00b6">NVIC_ICPR5</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E294)</td></tr>
<tr class="memdesc:ga2389dc166343d559e9ac71a1770e00b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 5.  <a href="group__ICPR.html#ga2389dc166343d559e9ac71a1770e00b6">More...</a><br /></td></tr>
<tr class="separator:ga2389dc166343d559e9ac71a1770e00b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b010a981c261fb96b5aab7b927d1c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga0b010a981c261fb96b5aab7b927d1c11">NVIC_ICPR6</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E298)</td></tr>
<tr class="memdesc:ga0b010a981c261fb96b5aab7b927d1c11"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 6.  <a href="group__ICPR.html#ga0b010a981c261fb96b5aab7b927d1c11">More...</a><br /></td></tr>
<tr class="separator:ga0b010a981c261fb96b5aab7b927d1c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953d150e4c9b684d0820a72f59cfed9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ICPR.html#ga953d150e4c9b684d0820a72f59cfed9f">NVIC_ICPR7</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E29C)</td></tr>
<tr class="memdesc:ga953d150e4c9b684d0820a72f59cfed9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Clear-Pending Register 7.  <a href="group__ICPR.html#ga953d150e4c9b684d0820a72f59cfed9f">More...</a><br /></td></tr>
<tr class="separator:ga953d150e4c9b684d0820a72f59cfed9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The ICPR registers remove the pending state from interrupts, and show which interrupts are pending. </p><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Bit Number   </th><th class="markdownTableHeadNone">Name   </th><th class="markdownTableHeadNone">Description   </th><th class="markdownTableHeadNone">Access    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">31:0   </td><td class="markdownTableBodyNone">CLRPEND   </td><td class="markdownTableBodyNone">Interrupt set-pending bits   </td><td class="markdownTableBodyNone">rw   </td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaeb09517cca2787f10d91a2e25ebd41db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb09517cca2787f10d91a2e25ebd41db">&#9670;&nbsp;</a></span>NVIC_ICPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR0&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E280)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga58d5a0d0442bf3f5f7f6017536ce530e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58d5a0d0442bf3f5f7f6017536ce530e">&#9670;&nbsp;</a></span>NVIC_ICPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR1&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E284)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga03d0eb4e1cefa437116a6080c1d62c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03d0eb4e1cefa437116a6080c1d62c52">&#9670;&nbsp;</a></span>NVIC_ICPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR2&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E288)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a77799697bc1a8d880a5fb2f17ded14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a77799697bc1a8d880a5fb2f17ded14">&#9670;&nbsp;</a></span>NVIC_ICPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR3&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E28C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7a6298b541268588e298616aecc23bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a6298b541268588e298616aecc23bd1">&#9670;&nbsp;</a></span>NVIC_ICPR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR4&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E290)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2389dc166343d559e9ac71a1770e00b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2389dc166343d559e9ac71a1770e00b6">&#9670;&nbsp;</a></span>NVIC_ICPR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR5&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E294)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0b010a981c261fb96b5aab7b927d1c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b010a981c261fb96b5aab7b927d1c11">&#9670;&nbsp;</a></span>NVIC_ICPR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR6&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E298)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga953d150e4c9b684d0820a72f59cfed9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953d150e4c9b684d0820a72f59cfed9f">&#9670;&nbsp;</a></span>NVIC_ICPR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ICPR7&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E29C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
