// Seed: 473653013
`timescale 1ps / 1 ps
module module_0 (
    output supply0 id_0,
    input  logic   id_1
);
  type_6(
      1'b0, 1'b0, 1'b0 - id_0['b0]
  );
  logic id_2;
  logic id_3;
endmodule
