# 7. Lab assignment
## 1. Stopwatch :
#### VHDL code of the process p_stopwatch_cnt :
```vhdl

```

#### VHDL code of the simulation process p_stimulus :
```vhdl

```

#### Screenshot(s) of the simulation, from which it is clear that start, pause and reset work correctly :

![screenshot](/obrazky/cv7_screen.png)

#### VHDL code of the top layer architecture :
```vhdl

```

## 3. Stopwatch with minutes : 
![obrazok](/obrazky/cv7_nakreslene.jpg)
