*$
* TPS272C45B
*****************************************************************************
* (C) Copyright 2021 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS272C45B
* Date: 10FEB2021
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 17.2-2016 S067
* EVM Order Number: TPS272C45EVM
* EVM Users Guide: SLVUBV4 – DECEMBER 2020
* Datasheet: SLVSF24 – DECEMBER 2020
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* A. Features have been modelled
*	1. 	Switching characteristic
*	2. 	On-resistance (RON)
*	3. 	SNS Timing Characteristics
*	4. 	Inrush Current Limit
*	5. 	Steady state current limit
*	6. 	Short circuit protection
*	7. 	Open Load Detection
*	8. 	VS Quiescent current
*	9. 	Output leakage current
*	10. Integrated Clamp for Inductive Loads (VDS clamp)
*
* B. Features have not been modelled
*	1. Temperature dependent characteristics
*
*****************************************************************************
.SUBCKT  TPS272C45B_TRANS  DIA_EN EN1 EN2 FLT_N GND ILIM1 ILIM2 ILIMD LATCH
+  NC_0 NC_1 NC_2 OUT1_0 OUT1_1 OUT1_2 OUT2_0 OUT2_1 OUT2_2 PowerPad SEL SNS VS_0
+  VS_1 VS_2 VS_3  
R_R4         DIA_EN GND  1.5Meg  
E_E1         VS_INT 0 VS_0 GND 1
R_R8         EN2 GND  1.5Meg  
X_U11         N16777527 R_VALUE R_22PT6K COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_E2         DIA_EN_INT 0 DIA_EN GND 1
X_H1    N16788255 N16788253 ILIMD_SNS 0 TPS272C45B_TRANS_H1 
R_R7         EN1 GND  1.5Meg  
V_V7         N16777527 0 23
R_R1         ILIMD N16788253  1m  
E_E4         EN2_INT 0 EN2 GND 1
R_R6         LATCH GND  1.5Meg  
X_U8_U4         EN1_OK U8_EN1_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U8_G11         VS_0 GND U8_SS_DIA_2 0 {3.2m/2}
X_U8_U7         U8_DIA_EN_B VDD_OK EN2_OK U8_DS_2 AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U8_U9         DIA_EN_OK VDD_OK EN2_OK U8_DS_DIA_2 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U6         U8_DIA_EN_B VDD_OK EN1_OK U8_DS_1 AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U8_G1         OUT1_0 GND U8_EN1_B 0 0.5u
X_U8_U5         VDD_OK U8_VDD_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U8_G8         VS_0 GND U8_DS_DIA_1 0 {1.95m/2}
X_U8_U2         DIA_EN_OK U8_DIA_EN_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U11         DIA_EN_OK U8_VDD_B EN2_OK U8_SS_DIA_2 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U8_G2         OUT2_0 GND U8_EN2_B 0 0.5u
G_U8_G6         VS_0 GND U8_DS_2 0 {1m/2}
G_U8_G9         VS_0 GND U8_DS_DIA_2 0 {1.95m/2}
G_U8_G3         VS_0 GND U8_DS_1 0 {1m/2}
X_U8_U8         DIA_EN_OK VDD_OK EN1_OK U8_DS_DIA_1 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U1         EN2_OK U8_EN2_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U8_G10         VS_0 GND U8_SS_DIA_1 0 {3.2m/2}
X_U8_U10         DIA_EN_OK U8_VDD_B EN1_OK U8_SS_DIA_1 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U9         R_VALUE N16777468 R_30PT1K COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_E6         LATCH_INT 0 LATCH GND 1
V_V1         N16788255 GND 1
R_R5         SEL GND  1.5Meg  
E_E8         OUT2_INT 0 OUT2_0 GND 1
V_V5         N16777468 0 29.5
E_E3         EN1_INT 0 EN1 GND 1
E_E7         OUT1_INT 0 OUT1_0 GND 1
X_U10         R_VALUE N16777499 R_10K COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_ABM3         R_VALUE 0 VALUE { LIMIT(1m/V(ILIMD_SNS),0,30.1)    }
E_U3_ABM5         U3_ISENSE_SEL 0 VALUE { if( V(U3_ISNSFH)>0.5,4.5m,if(
+  V(U3_ISNS_EN_X)>0.5, V(U3_N39409)/1200,0))    }
X_U3_U57         U3_FAULT_DETECTX DIA_EN_OK U3_ISNSFH AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U3_G1         0 SNS U3_ISENSE_SEL 0 1
C_U3_C1         0 U3_N39409  1.443m   
X_U3_U1_U50         U3_U1_N34451 0 U3_U1_VOUT_SNS_1 U3_U1_N34461 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U1_U44         U3_U1_N34439 OPEN_LOAD1 U3_FAULT_DETECT1 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U3_U1_V3         VS_INT U3_U1_N35564 1.8
X_U3_U1_U23         EN1_OK U3_U1_N33451 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=85u VTHRESH=0.5 FALLING_EDGE_DELAY=20u VDD=1 VSS=0
X_U3_U1_U32         EN1_OK U3_U1_N34451 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U1_U22         DIA_EN_OK U3_U1_N33439 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=30u VTHRESH=0.5 FALLING_EDGE_DELAY=20u VDD=1 VSS=0
X_U3_U1_U45         OUT1_INT U3_U1_N35564 U3_U1_VOUT_SNS_1 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U1_U28         ILIM_REG_1 U3_U1_N34461 U3_U1_N34439 N34808
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U1_U54         U3_U1_N33439 U3_U1_N33451 U3_ISNS_EN_1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM3         U3_N39403 0 VALUE { if( V(SEL_VAL)<0.5,
+  V(ISENSE_1),V(ISENSE_2))    }
X_U3_U58         U3_FAULT_DETECT1 U3_FAULT_DETECT2 U3_FAULT OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S1    U3_FAULT 0 FLT_N GND ISNS_U3_S1 
X_U3_U54_U50         U3_U54_N34451 0 U3_U54_VOUT_SNS_1 U3_U54_N34461
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U54_U44         U3_U54_N34439 OPEN_LOAD2 U3_FAULT_DETECT2 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U3_U54_V3         VS_INT U3_U54_N35564 1.8
X_U3_U54_U23         EN2_OK U3_U54_N33451 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=85u VTHRESH=0.5 FALLING_EDGE_DELAY=20u VDD=1 VSS=0
X_U3_U54_U32         EN2_OK U3_U54_N34451 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U54_U22         DIA_EN_OK U3_U54_N33439 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=30u VTHRESH=0.5 FALLING_EDGE_DELAY=20u VDD=1 VSS=0
X_U3_U54_U45         OUT2_INT U3_U54_N35564 U3_U54_VOUT_SNS_1 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U54_U28         ILIM_REG_2 U3_U54_N34461 U3_U54_N34439 N34808
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U54_U54         U3_U54_N33439 U3_U54_N33451 U3_ISNS_EN_2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U55         U3_ISNS_EN_1 U3_ISNS_EN_2 SEL_VAL U3_ISNS_EN_X MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U3_R1         U3_N39403 U3_N39409  4.5m  
X_U3_U56         U3_FAULT_DETECT1 U3_FAULT_DETECT2 SEL_VAL U3_FAULT_DETECTX
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_E5         SEL_INT 0 SEL GND 1
V_V8         VDD_OK 0 1
X_U1_U6         LATCH_INT U1_N31875 U1_N318253 LATCH_VAL COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V8         U1_N318253 0 350m
X_U1_U4         VS_OV OV_OK INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V6         U1_N31391 0 2
V_U1_Vuv_hys         U1_N310593 0 1.3
V_U1_V9         U1_N32617 0 2
X_U1_U5         DIA_EN_INT U1_N31391 U1_N313413 DIA_EN_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V5         U1_N313413 0 350m
X_U1_U7         SEL_INT U1_N32617 U1_N325673 SEL_VAL COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U1_V10         U1_N325673 0 350m
X_U1_U1         VS_INT U1_N31091 U1_N310593 UV_OK COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U1_V3         U1_N31257 0 45
X_U1_U2         VS_INT U1_N31257 U1_N311753 U1_N31241 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U1_OV_hys         U1_N311753 0 2
V_U1_V7         U1_N31875 0 2
X_U1_U3         U1_N31241 VS_OV ASYMMETRIC_DELAY PARAMS: RISING_EDGE_DELAY=72u
+  VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
V_U1_V2         U1_N31091 0 3.8
X_U2_U7         OUT1_INT U2_N38600 U2_N37545 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U2_U1_V4         U2_U1_N29966 0 2
X_U2_U1_U2         EN1_INT U2_U1_N29966 U2_U1_N299143 EN1_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_U1_V3         U2_U1_N299143 0 350m
X_U2_U1_U6         VDD_OK UV_OK OV_OK EN1_OK SWEN_1 AND4_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U9         DIA_EN_OK U2_N37531 U2_PULL_UP AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U57         CRNT_LIMIT_1 U2_N51564 ILIM_REG_1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U55         U2_N37561 U2_N37531 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=200u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U2_U8         DIA_EN_OK U2_N37531 U2_N37545 OPEN_LOAD1 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U2_V22         U2_N38600 0 2.5V
X_U2_U5         EN1_OK U2_N37561 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U2_U2_D6         U2_U2_N00132 U2_U2_N16789410 DD 
X_U2_U2_S1    U2_PULL_UP 0 VS_0 U2_U2_N00132 Driver_U2_U2_S1 
G_U2_U2_G2         0 U2_U2_GATE U2_U2_N16791066 0 15u
G_U2_U2_ABM2I5         U2_U2_GATE 0 VALUE {
+  IF(V(U2_U2_FASTTRIP)-V(0)>0.5,100m,0)    }
D_U2_U2_D7         0 U2_U2_GATE DD 
V_U2_U2_V14         VS_0 U2_U2_N00230 53
X_U2_U2_U16         U2_U2_N16794685 SWEN_1 U2_U2_N16794690 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U2_U2_G3         U2_U2_GATE 0 U2_U2_N16788948 0 10u
V_U2_U2_V16         U2_U2_N033520 VS_0 4.5
D_U2_U2_D4         U2_U2_GATE U2_U2_N033520 DD 
X_U2_U2_U27         U2_U2_N16788948 U2_U2_N16788981 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
M_U2_U2_M1         U2_U2_N16789410 U2_U2_GATE U2_U2_N00132 U2_U2_N00132 NMOS01 
+           
G_U2_U2_G1         0 U2_U2_GATE U2_U2_N16794690 0 245u
R_U2_U2_R8         U2_U2_GATE 0  840k  
X_U2_U2_U17         U2_U2_N16788981 U2_U2_N16788941 U2_U2_N16789010
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U2_U11         SWEN_1 U2_U2_N16791066 ONE_SHOT PARAMS:  T=24000  
R_U2_U2_R11         U2_U2_N16789410 VS_0  45m  
C_U2_U2_Cgs         U2_U2_GATE 0  380p IC=0  
X_U2_U2_H1    U2_U2_N00132 OUT1_0 ISENSE_1 0 Driver_U2_U2_H1 
X_U2_U2_U25         SWEN_1 U2_U2_N16788941 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U2_U6         U2_U2_N16776725 U2_U2_FASTTRIP ONE_SHOT PARAMS:  T=500  
D_U2_U2_D5         U2_U2_N00230 U2_U2_N00132 DD 
X_U2_U2_U15         U2_U2_N16788941 U2_U2_N16788948 ONE_SHOT PARAMS:  T=34000  
X_U2_U2_U26         U2_U2_N16791066 U2_U2_N16794685 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U2_U2_ABM3I1         U2_U2_GATE 0 VALUE {
+  if(V(CRNT_LIMIT_1)>0.5,LIMIT(((V(ISENSE_1)-V(U2_ILIM_VALUE))*10m),0,1m),0)   
+  }
E_U2_U2_ABM9         U2_U2_N16776725 0 VALUE {
+  IF(V(ISENSE_1)>4*V(U2_ILIM_VALUE),1,0)    }
G_U2_U2_G4         U2_U2_GATE 0 U2_U2_N16789010 0 325u
X_U2_U6_U15         U2_TDELAY U2_U6_1.5A_ILIM U2_1.5A_ILIM_WINDOW
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U6_U7         U2_U6_N16776987 U2_U6_N16777541 ONE_SHOT PARAMS:  T=100  
V_U2_U6_V3         U2_U6_N16777429 0 0.51
X_U2_U6_U3         U2_U6_N16776910 U2_U6_N16777541 U2_TDELAY N16777573
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U2_U6_ABMII1         U2_U6_N16777429 U2_U6_N16776987 VALUE { 0.5u/V(R_VALUE) 
+    }
X_U2_U6_U6         U2_U6_N16776987 U2_U6_N16777429 D_D
V_U2_U6_V4         U2_U6_N16778011 0 16
X_U2_U6_S1    U2_U6_N16777314 0 U2_U6_N16776987 0 Inrush_delay_U2_U6_S1 
X_U2_U6_U14         U2_TDELAY U2_U6_2X_ILIM U2_2X_ILIM_WINDOW AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U6_U8         U2_U6_VDS U2_U6_N16778011 U2_U6_N16778030 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U6_C1         0 U2_U6_N16776987  1n  
X_U2_U6_U12         R_10K R_22PT6K U2_U6_2X_ILIM AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U2_U6_E1         U2_U6_VDS 0 VS_0 OUT1_0 1
X_U2_U6_U4         EN1_OK U2_U6_N16776910 ONE_SHOT PARAMS:  T=100  
X_U2_U6_U5         EN1_OK U2_U6_N16777314 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U6_U13         U2_U6_N16778030 R_30PT1K U2_U6_1.5A_ILIM AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U6_U16         0 U2_U6_N16776987 D_D
X_U2_U56         U2_TDELAY U2_N51564 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U3_U33         LATCH_VAL U2_U3_N01467 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U3_U38         U2_U3_CL_FLAG1 0 U2_U3_N16776152 U2_U3_CRNT_LIMIT_N1
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U2_U3_G1         U2_U3_N16788061 U2_U3_N16788149 EN1_OK 0 1m
V_U2_U3_V3         U2_U3_N01861 0 1
G_U2_U3_ABMII3         0 U2_U3_N01697 VALUE { IF(V(0) >0.5, 2.5u ,0)    }
X_U2_U3_S4    U2_U3_N01791 0 U2_U3_N01697 0 Current_LIM_U2_U3_S4 
E_U2_U3_ABM2         U2_U3_N16782000 0 VALUE { if(
+  V(U2_2X_ILIM_WINDOW)>0.5,2*V(U2_U3_ILIM_VAL_ACTUAL),if(
+  V(U2_1.5A_ILIM_WINDOW)>0.5, 1.5,V(U2_U3_ILIM_VAL_ACTUAL)))    }
X_U2_U3_U41         U2_U3_N01467 U2_U3_N01481 ONE_SHOT PARAMS:  T=1000  
E_U2_U3_ABM4         U2_U3_N16788076 0 VALUE {
+  if(V(U2_U3_VILIM)<10m|V(U2_U3_VILIM)>60,5.8,20/V(U2_U3_VILIM))    }
R_U2_U3_R19         U2_U3_N16776074 CRNT_LIMIT_1  {10u/(0.693*1u)}  
X_U2_U3_U40         0 U2_U3_N01791 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_U3_R21         U2_U3_N16782000 U2_ILIM_VALUE  1  
X_U2_U3_U42         U2_U3_N01481 U2_U3_N01617 0 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U2_U3_R22         U2_U3_N16788076 U2_U3_ILIM_VAL_ACTUAL  1  
X_U2_U3_U39         U2_U3_N16776074 CRNT_LIMIT_1 d_d
R_U2_U3_R25         ILIM1 U2_U3_N16788149  1m  
C_U2_U3_C32         0 U2_ILIM_VALUE  1n  
C_U2_U3_C25         U2_U3_N01697 0  5n IC=0  
E_U2_U3_GAIN2         U2_U3_N16776074 0 VALUE {1 * V(U2_U3_N16776152)}
X_U2_U3_U35         U2_U3_N01467 U2_U3_N01777 U2_U3_N01617 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U3_R26         GND ILIM1  1T  
V_U2_U3_V5         U2_U3_N16788061 0 61
X_U2_U3_U5         ISENSE_1 U2_ILIM_VALUE U2_U3_CL_FLAG1 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U2_U3_C33         0 U2_U3_ILIM_VAL_ACTUAL  1n  
D_U2_U3_D2         ILIM1 U2_U3_N16788061 DD 
C_U2_U3_C30         CRNT_LIMIT_1 0  1u IC=0  
X_U2_U3_U10         U2_U3_N01697 U2_U3_N01861 U2_U3_N01777 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U2_U3_E1         U2_U3_VILIM 0 ILIM1 GND 1
X_U12_U7         OUT2_INT U12_N38600 U12_N37545 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U12_U1_V4         U12_U1_N29966 0 2
X_U12_U1_U2         EN2_INT U12_U1_N29966 U12_U1_N299143 EN2_OK
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U12_U1_V3         U12_U1_N299143 0 350m
X_U12_U1_U6         VDD_OK UV_OK OV_OK EN2_OK SWEN_2 AND4_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U12_U9         DIA_EN_OK U12_N37531 U12_PULL_UP AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U12_U57         CRNT_LIMIT_2 U12_N51564 ILIM_REG_2 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U12_U55         U12_N37561 U12_N37531 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=200u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U12_U8         DIA_EN_OK U12_N37531 U12_N37545 OPEN_LOAD2 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U12_V22         U12_N38600 0 2.5V
X_U12_U5         EN2_OK U12_N37561 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U12_U2_D6         U12_U2_N00132 U12_U2_N16789410 DD 
X_U12_U2_S1    U12_PULL_UP 0 VS_0 U12_U2_N00132 Driver_U12_U2_S1 
G_U12_U2_G2         0 U12_U2_GATE U12_U2_N16791066 0 15u
G_U12_U2_ABM2I5         U12_U2_GATE 0 VALUE {
+  IF(V(U12_U2_FASTTRIP)-V(0)>0.5,100m,0)    }
D_U12_U2_D7         0 U12_U2_GATE DD 
V_U12_U2_V14         VS_0 U12_U2_N00230 53
X_U12_U2_U16         U12_U2_N16794685 SWEN_2 U12_U2_N16794690 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U12_U2_G3         U12_U2_GATE 0 U12_U2_N16788948 0 10u
V_U12_U2_V16         U12_U2_N033520 VS_0 4.5
D_U12_U2_D4         U12_U2_GATE U12_U2_N033520 DD 
X_U12_U2_U27         U12_U2_N16788948 U12_U2_N16788981 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
M_U12_U2_M1         U12_U2_N16789410 U12_U2_GATE U12_U2_N00132 U12_U2_N00132
+  NMOS01           
G_U12_U2_G1         0 U12_U2_GATE U12_U2_N16794690 0 245u
R_U12_U2_R8         U12_U2_GATE 0  840k  
X_U12_U2_U17         U12_U2_N16788981 U12_U2_N16788941 U12_U2_N16789010
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U12_U2_U11         SWEN_2 U12_U2_N16791066 ONE_SHOT PARAMS:  T=24000  
R_U12_U2_R11         U12_U2_N16789410 VS_0  45m  
C_U12_U2_Cgs         U12_U2_GATE 0  380p IC=0  
X_U12_U2_H1    U12_U2_N00132 OUT2_0 ISENSE_2 0 Driver_U12_U2_H1 
X_U12_U2_U25         SWEN_2 U12_U2_N16788941 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U12_U2_U6         U12_U2_N16776725 U12_U2_FASTTRIP ONE_SHOT PARAMS:  T=500  
D_U12_U2_D5         U12_U2_N00230 U12_U2_N00132 DD 
X_U12_U2_U15         U12_U2_N16788941 U12_U2_N16788948 ONE_SHOT PARAMS: 
+  T=34000  
X_U12_U2_U26         U12_U2_N16791066 U12_U2_N16794685 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U12_U2_ABM3I1         U12_U2_GATE 0 VALUE {
+  if(V(CRNT_LIMIT_2)>0.5,LIMIT(((V(ISENSE_2)-V(U12_ILIM_VALUE))*10m),0,1m),0)   
+  }
E_U12_U2_ABM9         U12_U2_N16776725 0 VALUE {
+  IF(V(ISENSE_2)>4*V(U12_ILIM_VALUE),1,0)    }
G_U12_U2_G4         U12_U2_GATE 0 U12_U2_N16789010 0 325u
X_U12_U6_U15         U12_TDELAY U12_U6_1.5A_ILIM U12_1.5A_ILIM_WINDOW
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U12_U6_U7         U12_U6_N16776987 U12_U6_N16777541 ONE_SHOT PARAMS:  T=100  
V_U12_U6_V3         U12_U6_N16777429 0 0.51
X_U12_U6_U3         U12_U6_N16776910 U12_U6_N16777541 U12_TDELAY N16777573
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U12_U6_ABMII1         U12_U6_N16777429 U12_U6_N16776987 VALUE {
+  0.5u/V(R_VALUE)    }
X_U12_U6_U6         U12_U6_N16776987 U12_U6_N16777429 D_D
V_U12_U6_V4         U12_U6_N16778011 0 16
X_U12_U6_S1    U12_U6_N16777314 0 U12_U6_N16776987 0 Inrush_delay_U12_U6_S1 
X_U12_U6_U14         U12_TDELAY U12_U6_2X_ILIM U12_2X_ILIM_WINDOW
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U12_U6_U8         U12_U6_VDS U12_U6_N16778011 U12_U6_N16778030 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U12_U6_C1         0 U12_U6_N16776987  1n  
X_U12_U6_U12         R_10K R_22PT6K U12_U6_2X_ILIM AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U12_U6_E1         U12_U6_VDS 0 VS_0 OUT2_0 1
X_U12_U6_U4         EN2_OK U12_U6_N16776910 ONE_SHOT PARAMS:  T=100  
X_U12_U6_U5         EN2_OK U12_U6_N16777314 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U12_U6_U13         U12_U6_N16778030 R_30PT1K U12_U6_1.5A_ILIM AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U12_U6_U16         0 U12_U6_N16776987 D_D
X_U12_U56         U12_TDELAY U12_N51564 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U12_U3_U33         LATCH_VAL U12_U3_N01467 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U12_U3_U38         U12_U3_CL_FLAG1 0 U12_U3_N16776152 U12_U3_CRNT_LIMIT_N1
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U12_U3_G1         U12_U3_N16788061 U12_U3_N16788149 EN2_OK 0 1m
V_U12_U3_V3         U12_U3_N01861 0 1
G_U12_U3_ABMII3         0 U12_U3_N01697 VALUE { IF(V(0) >0.5, 2.5u ,0)    }
X_U12_U3_S4    U12_U3_N01791 0 U12_U3_N01697 0 Current_LIM_U12_U3_S4 
E_U12_U3_ABM2         U12_U3_N16782000 0 VALUE { if(
+  V(U12_2X_ILIM_WINDOW)>0.5,2*V(U12_U3_ILIM_VAL_ACTUAL),if(
+  V(U12_1.5A_ILIM_WINDOW)>0.5, 1.5,V(U12_U3_ILIM_VAL_ACTUAL)))    }
X_U12_U3_U41         U12_U3_N01467 U12_U3_N01481 ONE_SHOT PARAMS:  T=1000  
E_U12_U3_ABM4         U12_U3_N16788076 0 VALUE {
+  if(V(U12_U3_VILIM)<10m|V(U12_U3_VILIM)>60,5.8,20/V(U12_U3_VILIM))    }
R_U12_U3_R19         U12_U3_N16776074 CRNT_LIMIT_2  {10u/(0.693*1u)}  
X_U12_U3_U40         0 U12_U3_N01791 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U12_U3_R21         U12_U3_N16782000 U12_ILIM_VALUE  1  
X_U12_U3_U42         U12_U3_N01481 U12_U3_N01617 0 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U12_U3_R22         U12_U3_N16788076 U12_U3_ILIM_VAL_ACTUAL  1  
X_U12_U3_U39         U12_U3_N16776074 CRNT_LIMIT_2 d_d
R_U12_U3_R25         ILIM2 U12_U3_N16788149  1m  
C_U12_U3_C32         0 U12_ILIM_VALUE  1n  
C_U12_U3_C25         U12_U3_N01697 0  5n IC=0  
E_U12_U3_GAIN2         U12_U3_N16776074 0 VALUE {1 * V(U12_U3_N16776152)}
X_U12_U3_U35         U12_U3_N01467 U12_U3_N01777 U12_U3_N01617 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U12_U3_R26         GND ILIM2  1T  
V_U12_U3_V5         U12_U3_N16788061 0 61
X_U12_U3_U5         ISENSE_2 U12_ILIM_VALUE U12_U3_CL_FLAG1 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U12_U3_C33         0 U12_U3_ILIM_VAL_ACTUAL  1n  
D_U12_U3_D2         ILIM2 U12_U3_N16788061 DD 
C_U12_U3_C30         CRNT_LIMIT_2 0  1u IC=0  
X_U12_U3_U10         U12_U3_N01697 U12_U3_N01861 U12_U3_N01777 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U12_U3_E1         U12_U3_VILIM 0 ILIM2 GND 1
V_V6         N16777499 0 9.8
.ENDS   TPS272C45B_TRANS
*$
.subckt TPS272C45B_TRANS_H1 1 2 3 4  
H_H1         3 4 VH_H1 1
VH_H1         1 2 0V
.ends TPS272C45B_TRANS_H1
*$
.subckt ISNS_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=1Meg Ron=1m Voff=0.2 Von=0.8
.ends ISNS_U3_S1
*$
.subckt Driver_U2_U2_S1 1 2 3 4  
S_U2_U2_S1         3 4 1 2 _U2_U2_S1
RS_U2_U2_S1         1 2 1G
.MODEL         _U2_U2_S1 VSWITCH Roff=1G Ron=150K Voff=0.2V Von=0.8V
.ends Driver_U2_U2_S1
*$
.subckt Driver_U2_U2_H1 1 2 3 4  
H_U2_U2_H1         3 4 VH_U2_U2_H1 1
VH_U2_U2_H1         1 2 0V
.ends Driver_U2_U2_H1
*$
.subckt Inrush_delay_U2_U6_S1 1 2 3 4  
S_U2_U6_S1         3 4 1 2 _U2_U6_S1
RS_U2_U6_S1         1 2 1G
.MODEL         _U2_U6_S1 VSWITCH Roff=1G Ron=1m Voff=0.2 Von=0.8
.ends Inrush_delay_U2_U6_S1
*$
.subckt Current_LIM_U2_U3_S4 1 2 3 4  
S_U2_U3_S4         3 4 1 2 _U2_U3_S4
RS_U2_U3_S4         1 2 1G
.MODEL         _U2_U3_S4 VSWITCH Roff=1e7 Ron=1m Voff=0.1V Von=0.9V
.ends Current_LIM_U2_U3_S4
*$
.subckt Driver_U12_U2_S1 1 2 3 4  
S_U12_U2_S1         3 4 1 2 _U12_U2_S1
RS_U12_U2_S1         1 2 1G
.MODEL         _U12_U2_S1 VSWITCH Roff=1G Ron=150K Voff=0.2V Von=0.8V
.ends Driver_U12_U2_S1
*$
.subckt Driver_U12_U2_H1 1 2 3 4  
H_U12_U2_H1         3 4 VH_U12_U2_H1 1
VH_U12_U2_H1         1 2 0V
.ends Driver_U12_U2_H1
*$
.subckt Inrush_delay_U12_U6_S1 1 2 3 4  
S_U12_U6_S1         3 4 1 2 _U12_U6_S1
RS_U12_U6_S1         1 2 1G
.MODEL         _U12_U6_S1 VSWITCH Roff=1G Ron=1m Voff=0.2 Von=0.8
.ends Inrush_delay_U12_U6_S1
*$
.subckt Current_LIM_U12_U3_S4 1 2 3 4  
S_U12_U3_S4         3 4 1 2 _U12_U3_S4
RS_U12_U3_S4         1 2 1G
.MODEL         _U12_U3_S4 VSWITCH Roff=1e7 Ron=1m Voff=0.1V Von=0.9V
.ends Current_LIM_U12_U3_S4
*$
.MODEL dd d (is=1e-015 tt=1e-011 rs=0.005 n=0.1 )
*$
.MODEL NMOS01 NMOS (VTO = 2.02 KP = 156250 LAMBDA  = 0.001)
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.subckt asymmetric_delay inp  out params: rising_edge_delay=1 vthresh=0.5
+  falling_edge_delay=1 vdd=1 vss=0
e_abm3         inp1 0 value { if(v(inp) > {vthresh}, {vdd} , {vss})    }
e_abm1         yin4 0 value { if(v(yin3) > {vthresh}, {vdd} , {vss})    }
e_abm2         yin2 0 value { if(v(yin1) > {vthresh}, {vdd} , {vss})    }
r_rint         inp1 yin1  1  
c_cint         yin1 0  {1.443*rising_edge_delay} 
d_d10         yin1 inp1 d_d1
r_r1         yin4 out  1  
r_rout         yin2 yin3  1  
c_cout         yin3 0 {1.443*falling_edge_delay} 
c_c1         0 out  1n   
d_d11        yin2 yin3 d_d1
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.1
.ends asymmetric_delay
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT ONE_SHOT IN OUT PARAMS:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { IF( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { IF( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427N  
C_C1         0 MEAS  1.4427N  
E_ABM2         RESET 0 VALUE { IF(V(CH)<0.5,1,0)    }
.MODEL S1 VSWITCH
+ ROFF=1E+009
+ RON=1
+ VOFF=0.25
+ VON=0.75
.ENDS ONE_SHOT
*$
.SUBCKT d_d 1 2
d1 1 2 dd
.MODEL dd d (is=1e-015 tt=1e-011 rs=0.005 n=0.1 )
.ENDS d_d
*$
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.MODEL STPS1150A D
+ IS=763.32E-9 N=1.6469 RS=23.343E-3 IKF=39.871E-3 XTI=2 EG=.69 CJO=109.75E-12
+ M=.44326 VJ=.39736 ISR=10.010E-21 NR=4.9950 FC=0.5 TT=0
*$
.model SMBJ33A D(IS=.1u RS=0.3 CJO=80000p M=1.3 VJ=0.4 ISR=.008u N=1.05 IKF=1m 
+ BV=34.3 NBV=20 IBV=10u TT=4n EG=.84 TRS1=.1m) 
*$
.model SMAJ48A D(IS=.1u RS=0.078 CJO=1000p M=0.5 VJ=0.4 ISR=.008u N=1.05 IKF=1m 
+ BV=53 NBV=20 IBV=10u TT=40n EG=.84 TRS1=.1m)    
*$
.SUBCKT MMSZ5226B  1 2
D1 1 2 DF
DZ 3 1 DR
VZ 2 3 2.6
.MODEL DF D ( IS=25.1p RS=33.6 N=1.10
+ CJO=46.3p VJ=0.750 M=0.330 TT=50.1n )
.MODEL DR D ( IS=30f RS=3.8 N=.9 )
.ENDS
*$