// Seed: 3917178267
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8
  );
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout reg id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_14 = -1;
  logic id_15;
  always id_4 = 1;
  wire [-1 : -1] id_16;
  always begin : LABEL_0
    id_15 <= 1;
  end
  localparam id_17 = id_14;
  wire id_18;
  assign id_2 = id_8;
  wire id_19;
  wor  id_20 = -1;
endmodule
