INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Public/Documents/PVSDRA/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Public/Documents/PVSDRA/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Public/Documents/PVSDRA/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Public/Documents/PVSDRA/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Public/Documents/PVSDRA/pvsdra_lab_1/pvsdra_lab_1.srcs/sources_1/new/mac.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mac
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Public/Documents/PVSDRA/pvsdra_lab_1/pvsdra_lab_1.srcs/sim_1/new/tb_mac.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mac
