-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                lb3314@EEWS104A-019                                 
-- Generated date:              Tue Mar 24 18:03:20 +0000 2015                      

Solution Settings: edge.v6
  Current state: extract
  Project: edge_detect
  
  Design Input Files Specified
    $PROJECT_HOME/edge.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/edge.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/edge.h
      $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/bmp_io.cpp
      $PROJECT_HOME/bmp_io.h
    $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/bmp_io.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /edge/core                         16       1          1            0  1          
    Design Total:                      16       1          1            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(10,0,10,0,11)                       11.241     11.241 1.301          2           3 
    mgc_add(10,0,2,1,10)                        11.000     11.000 1.320          1           1 
    mgc_add(11,0,11,0,11)                       12.233     12.233 1.368          0           1 
    mgc_add(11,0,11,0,12)                       12.233     12.233 1.368          2           2 
    mgc_add(12,0,12,0,13)                       13.224     13.224 1.434          1           0 
    mgc_add(13,0,13,0,13)                       14.215     14.215 1.499          1           0 
    mgc_and(1,2)                                 0.730      0.730 0.263          0           2 
    mgc_and(11,2)                                8.028      8.028 0.263          0           1 
    mgc_and(13,2)                                9.488      9.488 0.263          1           0 
    mgc_mux(13,1,2)                             11.952     11.952 0.369          1           0 
    mgc_not(1)                                   0.000      0.000 0.000          0           3 
    mgc_not(10)                                  0.000      0.000 0.000          0           3 
    mgc_not(3)                                   0.000      0.000 0.000          0           1 
    mgc_or(10,2)                                 7.298      7.298 0.268          0           1 
    mgc_reg_pos(10,1,0,0,0,1,1)                  0.000      0.000 0.000          0           7 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,90)                            0.000      0.000 0.000          1           1 
    mgc_out_stdreg(2,30)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              98.207     98.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:    106.8          98.2            98.2        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:            106.8 (100%)   98.2 (100%)     98.2 (100%) 
      MUX:                12.0  (11%)    0.0             0.0        
      FUNC:               85.4  (80%)   81.4  (83%)     81.4  (83%) 
      LOGIC:               9.5   (9%)   16.8  (17%)     16.8  (17%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                           Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    ACC1:asn#2.itm                             10         Y                  ACC1:asn#2.itm                                        
    ACC1:asn#3.itm                             10         Y                  ACC1:asn#3.itm                                        
    ACC1:asn.itm                               10         Y                  ACC1:asn.itm                                          
    reg(vout:rsc:mgc_out_stdreg.d).tmp         10         Y                  reg(vout:rsc:mgc_out_stdreg.d).tmp                    
    regs.regs(1).sg1.sva                       10         Y                  regs.regs(1).sg1.sva                                  
    regs.regs(1).sg3.sva                       10         Y                  regs.regs(1).sg3.sva                                  
    regs.regs(1).sg5.sva                       10         Y                  regs.regs(1).sg5.sva                                  
                                                                                                                                   
    Total:                                     70             70           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  7.257065999999999
      Slack:      29.779971
      
      Path                                        Startpoint                      Endpoint                                 Delay  Slack   
      ------------------------------------------- ------------------------------- ---------------------------------------- ------ -------
      1                                           edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d) 7.2571 29.7800 
                                                                                                                                          
        Instance                                  Component                                                                Delta  Delay   
        --------                                  ---------                                                                -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                    0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2                                                                              0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2.itm                                                                          0.0000 0.0000  
        edge:core/ACC1:not                        mgc_not_10                                                               0.0000 0.0000  
        edge:core/ACC1:not.itm                                                                                             0.0000 0.0000  
        edge:core/ACC1:acc#6                      mgc_add_10_0_10_0_11                                                     1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                           0.0000 1.3014  
        edge:core/ACC1:acc#8                      mgc_add_11_0_11_0_12                                                     1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                           0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                    0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                0.0000 2.6698  
        edge:core/ACC1:acc#12                     mgc_add_11_0_11_0_12                                                     1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                          0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                   0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                               0.0000 4.0383  
        edge:core/ACC1:acc                        mgc_add_11_0_11_0_11                                                     1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                             0.0000 5.4067  
        edge:core/FRAME:and#2                     mgc_and_11_2                                                             0.2625 5.6692  
        edge:core/red#5.lpi#1.dfm.sg2                                                                                      0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#2)                                                                               0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#2).itm                                                                           0.0000 5.6692  
        edge:core/FRAME:if#1:not                  mgc_not_3                                                                0.0000 5.6692  
        edge:core/FRAME:if#1:not.itm                                                                                       0.0000 5.6692  
        edge:core/FRAME:if#1:exs                                                                                           0.0000 5.6692  
        edge:core/FRAME:if#1:exs.itm                                                                                       0.0000 5.6692  
        edge:core/conc                                                                                                     0.0000 5.6692  
        edge:core/conc.itm                                                                                                 0.0000 5.6692  
        edge:core/FRAME:if#1:acc                  mgc_add_10_0_2_1_10                                                      1.3200 6.9892  
        edge:core/FRAME:if#1:acc.itm                                                                                       0.0000 6.9892  
        edge:core/FRAME:slc#2                                                                                              0.0000 6.9892  
        edge:core/FRAME:slc#2.itm                                                                                          0.0000 6.9892  
        edge:core/FRAME:exs#2                                                                                              0.0000 6.9892  
        edge:core/FRAME:exs#2.itm                                                                                          0.0000 6.9892  
        edge:core/FRAME:or                        mgc_or_10_2                                                              0.2679 7.2571  
        edge:core/FRAME:or.itm                                                                                             0.0000 7.2571  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_10_1_0_0_0_1_1                                               0.0000 7.2571  
                                                                                                                                          
      2                                           edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d) 7.2571 29.7800 
                                                                                                                                          
        Instance                                  Component                                                                Delta  Delay   
        --------                                  ---------                                                                -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                    0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2                                                                              0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2.itm                                                                          0.0000 0.0000  
        edge:core/ACC1:not                        mgc_not_10                                                               0.0000 0.0000  
        edge:core/ACC1:not.itm                                                                                             0.0000 0.0000  
        edge:core/ACC1:acc#6                      mgc_add_10_0_10_0_11                                                     1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                           0.0000 1.3014  
        edge:core/ACC1:acc#8                      mgc_add_11_0_11_0_12                                                     1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                           0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                    0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                0.0000 2.6698  
        edge:core/ACC1:acc#12                     mgc_add_11_0_11_0_12                                                     1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                          0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                   0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                               0.0000 4.0383  
        edge:core/ACC1:acc                        mgc_add_11_0_11_0_11                                                     1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                             0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)                                                                                        0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp).itm                                                                                    0.0000 5.4067  
        edge:core/not#4                           mgc_not_1                                                                0.0000 5.4067  
        edge:core/not#4.itm                                                                                                0.0000 5.4067  
        edge:core/FRAME:exs                                                                                                0.0000 5.4067  
        edge:core/FRAME:exs.itm                                                                                            0.0000 5.4067  
        edge:core/FRAME:and#2                     mgc_and_11_2                                                             0.2625 5.6692  
        edge:core/red#5.lpi#1.dfm.sg2                                                                                      0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#2)                                                                               0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#2).itm                                                                           0.0000 5.6692  
        edge:core/FRAME:if#1:not                  mgc_not_3                                                                0.0000 5.6692  
        edge:core/FRAME:if#1:not.itm                                                                                       0.0000 5.6692  
        edge:core/FRAME:if#1:exs                                                                                           0.0000 5.6692  
        edge:core/FRAME:if#1:exs.itm                                                                                       0.0000 5.6692  
        edge:core/conc                                                                                                     0.0000 5.6692  
        edge:core/conc.itm                                                                                                 0.0000 5.6692  
        edge:core/FRAME:if#1:acc                  mgc_add_10_0_2_1_10                                                      1.3200 6.9892  
        edge:core/FRAME:if#1:acc.itm                                                                                       0.0000 6.9892  
        edge:core/FRAME:slc#2                                                                                              0.0000 6.9892  
        edge:core/FRAME:slc#2.itm                                                                                          0.0000 6.9892  
        edge:core/FRAME:exs#2                                                                                              0.0000 6.9892  
        edge:core/FRAME:exs#2.itm                                                                                          0.0000 6.9892  
        edge:core/FRAME:or                        mgc_or_10_2                                                              0.2679 7.2571  
        edge:core/FRAME:or.itm                                                                                             0.0000 7.2571  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_10_1_0_0_0_1_1                                               0.0000 7.2571  
                                                                                                                                          
      3                                           edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d) 7.2571 29.7800 
                                                                                                                                          
        Instance                                  Component                                                                Delta  Delay   
        --------                                  ---------                                                                -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                    0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc                                                                                0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc.itm                                                                            0.0000 0.0000  
        edge:core/ACC1:not#3                      mgc_not_10                                                               0.0000 0.0000  
        edge:core/ACC1:not#3.itm                                                                                           0.0000 0.0000  
        edge:core/ACC1:acc#6                      mgc_add_10_0_10_0_11                                                     1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                           0.0000 1.3014  
        edge:core/ACC1:acc#8                      mgc_add_11_0_11_0_12                                                     1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                           0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                    0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                0.0000 2.6698  
        edge:core/ACC1:acc#12                     mgc_add_11_0_11_0_12                                                     1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                          0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                   0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                               0.0000 4.0383  
        edge:core/ACC1:acc                        mgc_add_11_0_11_0_11                                                     1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                             0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)                                                                                        0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp).itm                                                                                    0.0000 5.4067  
        edge:core/not#4                           mgc_not_1                                                                0.0000 5.4067  
        edge:core/not#4.itm                                                                                                0.0000 5.4067  
        edge:core/FRAME:exs                                                                                                0.0000 5.4067  
        edge:core/FRAME:exs.itm                                                                                            0.0000 5.4067  
        edge:core/FRAME:and#2                     mgc_and_11_2                                                             0.2625 5.6692  
        edge:core/red#5.lpi#1.dfm.sg2                                                                                      0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#2)                                                                               0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#2).itm                                                                           0.0000 5.6692  
        edge:core/FRAME:if#1:not                  mgc_not_3                                                                0.0000 5.6692  
        edge:core/FRAME:if#1:not.itm                                                                                       0.0000 5.6692  
        edge:core/FRAME:if#1:exs                                                                                           0.0000 5.6692  
        edge:core/FRAME:if#1:exs.itm                                                                                       0.0000 5.6692  
        edge:core/conc                                                                                                     0.0000 5.6692  
        edge:core/conc.itm                                                                                                 0.0000 5.6692  
        edge:core/FRAME:if#1:acc                  mgc_add_10_0_2_1_10                                                      1.3200 6.9892  
        edge:core/FRAME:if#1:acc.itm                                                                                       0.0000 6.9892  
        edge:core/FRAME:slc#2                                                                                              0.0000 6.9892  
        edge:core/FRAME:slc#2.itm                                                                                          0.0000 6.9892  
        edge:core/FRAME:exs#2                                                                                              0.0000 6.9892  
        edge:core/FRAME:exs#2.itm                                                                                          0.0000 6.9892  
        edge:core/FRAME:or                        mgc_or_10_2                                                              0.2679 7.2571  
        edge:core/FRAME:or.itm                                                                                             0.0000 7.2571  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_10_1_0_0_0_1_1                                               0.0000 7.2571  
                                                                                                                                          
      4                                           edge:core/reg(ACC1:asn.itm)     edge:core/reg(vout:rsc:mgc_out_stdreg.d) 7.2571 29.7800 
                                                                                                                                          
        Instance                                  Component                                                                Delta  Delay   
        --------                                  ---------                                                                -----  -----   
        edge:core/reg(ACC1:asn.itm)               mgc_reg_pos_10_1_0_0_0_1_1                                               0.0000 0.0000  
        edge:core/ACC1:asn.itm                                                                                             0.0000 0.0000  
        edge:core/ACC1:acc#5                      mgc_add_10_0_10_0_11                                                     1.3014 1.3014  
        edge:core/ACC1:acc#5.itm                                                                                           0.0000 1.3014  
        edge:core/ACC1:acc#8                      mgc_add_11_0_11_0_12                                                     1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                           0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                    0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                0.0000 2.6698  
        edge:core/ACC1:acc#12                     mgc_add_11_0_11_0_12                                                     1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                          0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                   0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                               0.0000 4.0383  
        edge:core/ACC1:acc                        mgc_add_11_0_11_0_11                                                     1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                             0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)                                                                                        0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp).itm                                                                                    0.0000 5.4067  
        edge:core/not#4                           mgc_not_1                                                                0.0000 5.4067  
        edge:core/not#4.itm                                                                                                0.0000 5.4067  
        edge:core/FRAME:exs                                                                                                0.0000 5.4067  
        edge:core/FRAME:exs.itm                                                                                            0.0000 5.4067  
        edge:core/FRAME:and#2                     mgc_and_11_2                                                             0.2625 5.6692  
        edge:core/red#5.lpi#1.dfm.sg2                                                                                      0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#2)                                                                               0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#2).itm                                                                           0.0000 5.6692  
        edge:core/FRAME:if#1:not                  mgc_not_3                                                                0.0000 5.6692  
        edge:core/FRAME:if#1:not.itm                                                                                       0.0000 5.6692  
        edge:core/FRAME:if#1:exs                                                                                           0.0000 5.6692  
        edge:core/FRAME:if#1:exs.itm                                                                                       0.0000 5.6692  
        edge:core/conc                                                                                                     0.0000 5.6692  
        edge:core/conc.itm                                                                                                 0.0000 5.6692  
        edge:core/FRAME:if#1:acc                  mgc_add_10_0_2_1_10                                                      1.3200 6.9892  
        edge:core/FRAME:if#1:acc.itm                                                                                       0.0000 6.9892  
        edge:core/FRAME:slc#2                                                                                              0.0000 6.9892  
        edge:core/FRAME:slc#2.itm                                                                                          0.0000 6.9892  
        edge:core/FRAME:exs#2                                                                                              0.0000 6.9892  
        edge:core/FRAME:exs#2.itm                                                                                          0.0000 6.9892  
        edge:core/FRAME:or                        mgc_or_10_2                                                              0.2679 7.2571  
        edge:core/FRAME:or.itm                                                                                             0.0000 7.2571  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_10_1_0_0_0_1_1                                               0.0000 7.2571  
                                                                                                                                          
      5                                           edge:core/reg(ACC1:asn#2.itm)   edge:core/reg(vout:rsc:mgc_out_stdreg.d) 7.2571 29.7800 
                                                                                                                                          
        Instance                                  Component                                                                Delta  Delay   
        --------                                  ---------                                                                -----  -----   
        edge:core/reg(ACC1:asn#2.itm)             mgc_reg_pos_10_1_0_0_0_1_1                                               0.0000 0.0000  
        edge:core/ACC1:asn#2.itm                                                                                           0.0000 0.0000  
        edge:core/ACC1:acc#5                      mgc_add_10_0_10_0_11                                                     1.3014 1.3014  
        edge:core/ACC1:acc#5.itm                                                                                           0.0000 1.3014  
        edge:core/ACC1:acc#8                      mgc_add_11_0_11_0_12                                                     1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                           0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                    0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                0.0000 2.6698  
        edge:core/ACC1:acc#12                     mgc_add_11_0_11_0_12                                                     1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                          0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                   0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                               0.0000 4.0383  
        edge:core/ACC1:acc                        mgc_add_11_0_11_0_11                                                     1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                             0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)                                                                                        0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp).itm                                                                                    0.0000 5.4067  
        edge:core/not#4                           mgc_not_1                                                                0.0000 5.4067  
        edge:core/not#4.itm                                                                                                0.0000 5.4067  
        edge:core/FRAME:exs                                                                                                0.0000 5.4067  
        edge:core/FRAME:exs.itm                                                                                            0.0000 5.4067  
        edge:core/FRAME:and#2                     mgc_and_11_2                                                             0.2625 5.6692  
        edge:core/red#5.lpi#1.dfm.sg2                                                                                      0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#2)                                                                               0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#2).itm                                                                           0.0000 5.6692  
        edge:core/FRAME:if#1:not                  mgc_not_3                                                                0.0000 5.6692  
        edge:core/FRAME:if#1:not.itm                                                                                       0.0000 5.6692  
        edge:core/FRAME:if#1:exs                                                                                           0.0000 5.6692  
        edge:core/FRAME:if#1:exs.itm                                                                                       0.0000 5.6692  
        edge:core/conc                                                                                                     0.0000 5.6692  
        edge:core/conc.itm                                                                                                 0.0000 5.6692  
        edge:core/FRAME:if#1:acc                  mgc_add_10_0_2_1_10                                                      1.3200 6.9892  
        edge:core/FRAME:if#1:acc.itm                                                                                       0.0000 6.9892  
        edge:core/FRAME:slc#2                                                                                              0.0000 6.9892  
        edge:core/FRAME:slc#2.itm                                                                                          0.0000 6.9892  
        edge:core/FRAME:exs#2                                                                                              0.0000 6.9892  
        edge:core/FRAME:exs#2.itm                                                                                          0.0000 6.9892  
        edge:core/FRAME:or                        mgc_or_10_2                                                              0.2679 7.2571  
        edge:core/FRAME:or.itm                                                                                             0.0000 7.2571  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_10_1_0_0_0_1_1                                               0.0000 7.2571  
                                                                                                                                          
      6                                           edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d) 5.9371 31.1000 
                                                                                                                                          
        Instance                                  Component                                                                Delta  Delay   
        --------                                  ---------                                                                -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                    0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2                                                                              0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2.itm                                                                          0.0000 0.0000  
        edge:core/ACC1:not                        mgc_not_10                                                               0.0000 0.0000  
        edge:core/ACC1:not.itm                                                                                             0.0000 0.0000  
        edge:core/ACC1:acc#6                      mgc_add_10_0_10_0_11                                                     1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                           0.0000 1.3014  
        edge:core/ACC1:acc#8                      mgc_add_11_0_11_0_12                                                     1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                           0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                    0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                0.0000 2.6698  
        edge:core/ACC1:acc#12                     mgc_add_11_0_11_0_12                                                     1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                          0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                   0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                               0.0000 4.0383  
        edge:core/ACC1:acc                        mgc_add_11_0_11_0_11                                                     1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                             0.0000 5.4067  
        edge:core/FRAME:and#2                     mgc_and_11_2                                                             0.2625 5.6692  
        edge:core/red#5.lpi#1.dfm.sg2                                                                                      0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#1)                                                                               0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#1).itm                                                                           0.0000 5.6692  
        edge:core/red:conc                                                                                                 0.0000 5.6692  
        edge:core/red:conc.itm                                                                                             0.0000 5.6692  
        edge:core/FRAME:or                        mgc_or_10_2                                                              0.2679 5.9371  
        edge:core/FRAME:or.itm                                                                                             0.0000 5.9371  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_10_1_0_0_0_1_1                                               0.0000 5.9371  
                                                                                                                                          
      7                                           edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d) 5.9371 31.1000 
                                                                                                                                          
        Instance                                  Component                                                                Delta  Delay   
        --------                                  ---------                                                                -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                    0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2                                                                              0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2.itm                                                                          0.0000 0.0000  
        edge:core/ACC1:not                        mgc_not_10                                                               0.0000 0.0000  
        edge:core/ACC1:not.itm                                                                                             0.0000 0.0000  
        edge:core/ACC1:acc#6                      mgc_add_10_0_10_0_11                                                     1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                           0.0000 1.3014  
        edge:core/ACC1:acc#8                      mgc_add_11_0_11_0_12                                                     1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                           0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                    0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                0.0000 2.6698  
        edge:core/ACC1:acc#12                     mgc_add_11_0_11_0_12                                                     1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                          0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                   0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                               0.0000 4.0383  
        edge:core/ACC1:acc                        mgc_add_11_0_11_0_11                                                     1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                             0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#2                                                                                      0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#2.itm                                                                                  0.0000 5.4067  
        edge:core/not#7                           mgc_not_1                                                                0.0000 5.4067  
        edge:core/not#7.itm                                                                                                0.0000 5.4067  
        edge:core/FRAME:and#1                     mgc_and_1_2                                                              0.2625 5.6692  
        edge:core/FRAME:and#1.itm                                                                                          0.0000 5.6692  
        edge:core/red:conc                                                                                                 0.0000 5.6692  
        edge:core/red:conc.itm                                                                                             0.0000 5.6692  
        edge:core/FRAME:or                        mgc_or_10_2                                                              0.2679 5.9371  
        edge:core/FRAME:or.itm                                                                                             0.0000 5.9371  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_10_1_0_0_0_1_1                                               0.0000 5.9371  
                                                                                                                                          
      8                                           edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d) 5.9371 31.1000 
                                                                                                                                          
        Instance                                  Component                                                                Delta  Delay   
        --------                                  ---------                                                                -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                    0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc                                                                                0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc.itm                                                                            0.0000 0.0000  
        edge:core/ACC1:not#3                      mgc_not_10                                                               0.0000 0.0000  
        edge:core/ACC1:not#3.itm                                                                                           0.0000 0.0000  
        edge:core/ACC1:acc#6                      mgc_add_10_0_10_0_11                                                     1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                           0.0000 1.3014  
        edge:core/ACC1:acc#8                      mgc_add_11_0_11_0_12                                                     1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                           0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                    0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                0.0000 2.6698  
        edge:core/ACC1:acc#12                     mgc_add_11_0_11_0_12                                                     1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                          0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                   0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                               0.0000 4.0383  
        edge:core/ACC1:acc                        mgc_add_11_0_11_0_11                                                     1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                             0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#2                                                                                      0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)#2.itm                                                                                  0.0000 5.4067  
        edge:core/not#7                           mgc_not_1                                                                0.0000 5.4067  
        edge:core/not#7.itm                                                                                                0.0000 5.4067  
        edge:core/FRAME:and#1                     mgc_and_1_2                                                              0.2625 5.6692  
        edge:core/FRAME:and#1.itm                                                                                          0.0000 5.6692  
        edge:core/red:conc                                                                                                 0.0000 5.6692  
        edge:core/red:conc.itm                                                                                             0.0000 5.6692  
        edge:core/FRAME:or                        mgc_or_10_2                                                              0.2679 5.9371  
        edge:core/FRAME:or.itm                                                                                             0.0000 5.9371  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_10_1_0_0_0_1_1                                               0.0000 5.9371  
                                                                                                                                          
      9                                           edge:core/vin:rsc:mgc_in_wire.d edge:core/reg(vout:rsc:mgc_out_stdreg.d) 5.9371 31.1000 
                                                                                                                                          
        Instance                                  Component                                                                Delta  Delay   
        --------                                  ---------                                                                -----  -----   
        edge:core/vin:rsc:mgc_in_wire.d                                                                                    0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2                                                                              0.0000 0.0000  
        edge:core/SHIFT:if:else:else:if:slc#2.itm                                                                          0.0000 0.0000  
        edge:core/ACC1:not                        mgc_not_10                                                               0.0000 0.0000  
        edge:core/ACC1:not.itm                                                                                             0.0000 0.0000  
        edge:core/ACC1:acc#6                      mgc_add_10_0_10_0_11                                                     1.3014 1.3014  
        edge:core/ACC1:acc#6.itm                                                                                           0.0000 1.3014  
        edge:core/ACC1:acc#8                      mgc_add_11_0_11_0_12                                                     1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                           0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                    0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                0.0000 2.6698  
        edge:core/ACC1:acc#12                     mgc_add_11_0_11_0_12                                                     1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                          0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                   0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                               0.0000 4.0383  
        edge:core/ACC1:acc                        mgc_add_11_0_11_0_11                                                     1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                             0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)                                                                                        0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp).itm                                                                                    0.0000 5.4067  
        edge:core/not#4                           mgc_not_1                                                                0.0000 5.4067  
        edge:core/not#4.itm                                                                                                0.0000 5.4067  
        edge:core/FRAME:exs                                                                                                0.0000 5.4067  
        edge:core/FRAME:exs.itm                                                                                            0.0000 5.4067  
        edge:core/FRAME:and#2                     mgc_and_11_2                                                             0.2625 5.6692  
        edge:core/red#5.lpi#1.dfm.sg2                                                                                      0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#1)                                                                               0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#1).itm                                                                           0.0000 5.6692  
        edge:core/red:conc                                                                                                 0.0000 5.6692  
        edge:core/red:conc.itm                                                                                             0.0000 5.6692  
        edge:core/FRAME:or                        mgc_or_10_2                                                              0.2679 5.9371  
        edge:core/FRAME:or.itm                                                                                             0.0000 5.9371  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_10_1_0_0_0_1_1                                               0.0000 5.9371  
                                                                                                                                          
      10                                          edge:core/reg(ACC1:asn.itm)     edge:core/reg(vout:rsc:mgc_out_stdreg.d) 5.9371 31.1000 
                                                                                                                                          
        Instance                                  Component                                                                Delta  Delay   
        --------                                  ---------                                                                -----  -----   
        edge:core/reg(ACC1:asn.itm)               mgc_reg_pos_10_1_0_0_0_1_1                                               0.0000 0.0000  
        edge:core/ACC1:asn.itm                                                                                             0.0000 0.0000  
        edge:core/ACC1:acc#5                      mgc_add_10_0_10_0_11                                                     1.3014 1.3014  
        edge:core/ACC1:acc#5.itm                                                                                           0.0000 1.3014  
        edge:core/ACC1:acc#8                      mgc_add_11_0_11_0_12                                                     1.3684 2.6698  
        edge:core/ACC1:acc#8.sdt                                                                                           0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1                                                                                    0.0000 2.6698  
        edge:core/slc(ACC1:acc#8.sdt)#1.itm                                                                                0.0000 2.6698  
        edge:core/ACC1:acc#12                     mgc_add_11_0_11_0_12                                                     1.3684 4.0383  
        edge:core/ACC1:acc#12.sdt                                                                                          0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1                                                                                   0.0000 4.0383  
        edge:core/slc(ACC1:acc#12.sdt)#1.itm                                                                               0.0000 4.0383  
        edge:core/ACC1:acc                        mgc_add_11_0_11_0_11                                                     1.3684 5.4067  
        edge:core/ACC1:acc.psp                                                                                             0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp)                                                                                        0.0000 5.4067  
        edge:core/slc(ACC1:acc.psp).itm                                                                                    0.0000 5.4067  
        edge:core/not#4                           mgc_not_1                                                                0.0000 5.4067  
        edge:core/not#4.itm                                                                                                0.0000 5.4067  
        edge:core/FRAME:exs                                                                                                0.0000 5.4067  
        edge:core/FRAME:exs.itm                                                                                            0.0000 5.4067  
        edge:core/FRAME:and#2                     mgc_and_11_2                                                             0.2625 5.6692  
        edge:core/red#5.lpi#1.dfm.sg2                                                                                      0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#1)                                                                               0.0000 5.6692  
        edge:core/slc(red#5.lpi#1.dfm.sg2#1).itm                                                                           0.0000 5.6692  
        edge:core/red:conc                                                                                                 0.0000 5.6692  
        edge:core/red:conc.itm                                                                                             0.0000 5.6692  
        edge:core/FRAME:or                        mgc_or_10_2                                                              0.2679 5.9371  
        edge:core/FRAME:or.itm                                                                                             0.0000 5.9371  
        edge:core/reg(vout:rsc:mgc_out_stdreg.d)  mgc_reg_pos_10_1_0_0_0_1_1                                               0.0000 5.9371  
                                                                                                                                          
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 37.037037
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                 Port                              Slack (Delay) Messages 
      ---------------------------------------- ------------------------------- ------- ------- --------
      edge:core/reg(ACC1:asn#3.itm)            regs.regs(1).sg3.sva            37.0370  0.0000          
      edge:core/reg(ACC1:asn.itm)              regs.regs(1).sg1.sva            37.0370  0.0000          
      edge:core/reg(ACC1:asn#2.itm)            regs.regs(1).sg5.sva            37.0370  0.0000          
      edge:core/reg(regs.regs(1).sg3.sva)      SHIFT:if:else:else:if:slc#3.itm 37.0370  0.0000          
      edge:core/reg(regs.regs(1).sg5.sva)      SHIFT:if:else:else:if:slc#4.itm 37.0370  0.0000          
      edge:core/reg(regs.regs(1).sg1.sva)      SHIFT:if:else:else:if:slc#5.itm 37.0370  0.0000          
      edge:core/reg(vout:rsc:mgc_out_stdreg.d) FRAME:or.itm                    29.7800  7.2571          
      edge                                     vout:rsc.z                      37.0370  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   12     2 
    -                   11     4 
    -                   10     1 
    and                          
    -                    2     3 
    not                          
    -                   10     3 
    -                    3     1 
    -                    1     3 
    or                           
    -                    2     1 
    read_port                    
    -                   90     1 
    reg                          
    -                   10     7 
    write_port                   
    -                   30     1 
    
  End of Report
