

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Mar 26 20:34:50 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        LABA1
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       22|       22|         7|          2|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    152|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     41|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    168|    -|
|Register         |        -|    -|     117|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     117|    393|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln54_1_fu_327_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln54_2_fu_337_p2     |         +|   0|  0|  13|           4|           2|
    |add_ln54_3_fu_204_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln54_fu_213_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln56_fu_306_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln60_2_fu_350_p2     |         +|   0|  0|  11|           3|           2|
    |add_ln60_3_fu_289_p2     |         +|   0|  0|  13|           4|           3|
    |add_ln60_4_fu_300_p2     |         +|   0|  0|   7|           4|           4|
    |empty_7_fu_245_p2        |         -|   0|  0|  13|           4|           4|
    |empty_fu_192_p2          |         -|   0|  0|  13|           4|           4|
    |sub_ln60_fu_271_p2       |         -|   0|  0|   7|           4|           4|
    |ap_condition_189         |       and|   0|  0|   2|           1|           1|
    |icmp_ln54_fu_198_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln56_fu_219_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln54_1_fu_251_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_2_fu_277_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln54_fu_225_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 152|          50|          43|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |a_address0                            |  14|          3|    4|         12|
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                  |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |b_address0                            |  14|          3|    4|         12|
    |i_fu_62                               |   9|          2|    2|          4|
    |indvar_flatten_fu_66                  |   9|          2|    4|          8|
    |j_fu_58                               |   9|          2|    2|          4|
    |reg_149                               |   9|          2|    8|         16|
    |reg_154                               |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 168|         37|   47|        103|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln60_4_reg_462                |   4|   0|    4|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |b_load_reg_507                    |   8|   0|    8|          0|
    |i_fu_62                           |   2|   0|    2|          0|
    |icmp_ln54_reg_440                 |   1|   0|    1|          0|
    |icmp_ln54_reg_440_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_66              |   4|   0|    4|          0|
    |j_fu_58                           |   2|   0|    2|          0|
    |reg_149                           |   8|   0|    8|          0|
    |reg_154                           |   8|   0|    8|          0|
    |select_ln54_2_reg_450             |   4|   0|    4|          0|
    |select_ln54_reg_444               |   2|   0|    2|          0|
    |add_ln60_4_reg_462                |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 117|  32|   57|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0         |  out|    4|   ap_memory|             a|         array|
|a_ce0              |  out|    1|   ap_memory|             a|         array|
|a_q0               |   in|    8|   ap_memory|             a|         array|
|a_address1         |  out|    4|   ap_memory|             a|         array|
|a_ce1              |  out|    1|   ap_memory|             a|         array|
|a_q1               |   in|    8|   ap_memory|             a|         array|
|b_address0         |  out|    4|   ap_memory|             b|         array|
|b_ce0              |  out|    1|   ap_memory|             b|         array|
|b_q0               |   in|    8|   ap_memory|             b|         array|
|b_address1         |  out|    4|   ap_memory|             b|         array|
|b_ce1              |  out|    1|   ap_memory|             b|         array|
|b_q1               |   in|    8|   ap_memory|             b|         array|
|res_address0       |  out|    4|   ap_memory|           res|         array|
|res_ce0            |  out|    1|   ap_memory|           res|         array|
|res_we0            |  out|    1|   ap_memory|           res|         array|
|res_d0             |  out|   16|   ap_memory|           res|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln54 = store i4 0, i4 %indvar_flatten" [matrixmul.cpp:54]   --->   Operation 20 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln54 = store i2 0, i2 %i" [matrixmul.cpp:54]   --->   Operation 21 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln54 = store i2 0, i2 %j" [matrixmul.cpp:54]   --->   Operation 22 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln54 = br void" [matrixmul.cpp:54]   --->   Operation 23 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [matrixmul.cpp:54]   --->   Operation 24 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [matrixmul.cpp:54]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i_1" [matrixmul.cpp:54]   --->   Operation 26 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [matrixmul.cpp:54]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%empty = sub i4 %tmp, i4 %i_cast" [matrixmul.cpp:54]   --->   Operation 28 'sub' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln54 = icmp_eq  i4 %indvar_flatten_load, i4 9" [matrixmul.cpp:54]   --->   Operation 29 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln54_3 = add i4 %indvar_flatten_load, i4 1" [matrixmul.cpp:54]   --->   Operation 30 'add' 'add_ln54_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split2, void" [matrixmul.cpp:54]   --->   Operation 31 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [matrixmul.cpp:56]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.56ns)   --->   "%add_ln54 = add i2 %i_1, i2 1" [matrixmul.cpp:54]   --->   Operation 33 'add' 'add_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.95ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j_load, i2 3" [matrixmul.cpp:56]   --->   Operation 34 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.99ns)   --->   "%select_ln54 = select i1 %icmp_ln56, i2 0, i2 %j_load" [matrixmul.cpp:54]   --->   Operation 35 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_ln54_cast = zext i2 %add_ln54" [matrixmul.cpp:54]   --->   Operation 36 'zext' 'add_ln54_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln54, i2 0" [matrixmul.cpp:54]   --->   Operation 37 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.73ns)   --->   "%empty_7 = sub i4 %tmp_1, i4 %add_ln54_cast" [matrixmul.cpp:54]   --->   Operation 38 'sub' 'empty_7' <Predicate = (!icmp_ln54)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln54_1 = select i1 %icmp_ln56, i2 %add_ln54, i2 %i_1" [matrixmul.cpp:54]   --->   Operation 39 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i2 %select_ln54_1" [matrixmul.cpp:60]   --->   Operation 40 'zext' 'zext_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln54_1, i2 0" [matrixmul.cpp:60]   --->   Operation 41 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln60 = sub i4 %p_shl3_cast, i4 %zext_ln60" [matrixmul.cpp:60]   --->   Operation 42 'sub' 'sub_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (1.02ns)   --->   "%select_ln54_2 = select i1 %icmp_ln56, i4 %empty_7, i4 %empty" [matrixmul.cpp:54]   --->   Operation 43 'select' 'select_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i2 %select_ln54" [matrixmul.cpp:60]   --->   Operation 44 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.73ns)   --->   "%add_ln60_3 = add i4 %zext_ln60_1, i4 6" [matrixmul.cpp:60]   --->   Operation 45 'add' 'add_ln60_3' <Predicate = (!icmp_ln54)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i4 %add_ln60_3" [matrixmul.cpp:60]   --->   Operation 46 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln60_4" [matrixmul.cpp:60]   --->   Operation 47 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln60_4 = add i4 %sub_ln60, i4 %zext_ln60_1" [matrixmul.cpp:60]   --->   Operation 48 'add' 'add_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [matrixmul.cpp:60]   --->   Operation 49 'load' 'b_load_2' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 50 [1/1] (1.56ns)   --->   "%add_ln56 = add i2 %select_ln54, i2 1" [matrixmul.cpp:56]   --->   Operation 50 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln54 = store i4 %add_ln54_3, i4 %indvar_flatten" [matrixmul.cpp:54]   --->   Operation 51 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln54 = store i2 %select_ln54_1, i2 %i" [matrixmul.cpp:54]   --->   Operation 52 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln56 = store i2 %add_ln56, i2 %j" [matrixmul.cpp:56]   --->   Operation 53 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.05>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%add_ln54_1 = add i4 %select_ln54_2, i4 1" [matrixmul.cpp:54]   --->   Operation 54 'add' 'add_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%add_ln54_1_cast = zext i4 %add_ln54_1" [matrixmul.cpp:54]   --->   Operation 55 'zext' 'add_ln54_1_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %add_ln54_1_cast" [matrixmul.cpp:54]   --->   Operation 56 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [matrixmul.cpp:54]   --->   Operation 57 'load' 'a_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln54_2 = add i4 %select_ln54_2, i4 2" [matrixmul.cpp:54]   --->   Operation 58 'add' 'add_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%add_ln54_2_cast = zext i4 %add_ln54_2" [matrixmul.cpp:54]   --->   Operation 59 'zext' 'add_ln54_2_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 %add_ln54_2_cast" [matrixmul.cpp:54]   --->   Operation 60 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [matrixmul.cpp:54]   --->   Operation 61 'load' 'a_load_2' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i2 %select_ln54" [matrixmul.cpp:60]   --->   Operation 62 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.65ns)   --->   "%add_ln60_2 = add i3 %zext_ln60_2, i3 3" [matrixmul.cpp:60]   --->   Operation 63 'add' 'add_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i3 %add_ln60_2" [matrixmul.cpp:60]   --->   Operation 64 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln60_3" [matrixmul.cpp:60]   --->   Operation 65 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [matrixmul.cpp:60]   --->   Operation 66 'load' 'b_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [matrixmul.cpp:60]   --->   Operation 67 'load' 'b_load_2' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%select_ln54_2_cast = zext i4 %select_ln54_2" [matrixmul.cpp:54]   --->   Operation 68 'zext' 'select_ln54_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %select_ln54_2_cast" [matrixmul.cpp:54]   --->   Operation 69 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [matrixmul.cpp:54]   --->   Operation 70 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 71 [1/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [matrixmul.cpp:54]   --->   Operation 71 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 72 [1/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [matrixmul.cpp:54]   --->   Operation 72 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln54_2 = sext i8 %a_load_2" [matrixmul.cpp:54]   --->   Operation 73 'sext' 'sext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i2 %select_ln54" [matrixmul.cpp:56]   --->   Operation 74 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln56" [matrixmul.cpp:60]   --->   Operation 75 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [matrixmul.cpp:60]   --->   Operation 76 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 77 [1/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [matrixmul.cpp:60]   --->   Operation 77 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %b_load_2" [matrixmul.cpp:60]   --->   Operation 78 'sext' 'sext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [3/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_2, i16 %sext_ln54_2" [matrixmul.cpp:60]   --->   Operation 79 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 80 [1/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [matrixmul.cpp:54]   --->   Operation 80 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i8 %a_load_1" [matrixmul.cpp:54]   --->   Operation 81 'sext' 'sext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [matrixmul.cpp:60]   --->   Operation 82 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %b_load_1" [matrixmul.cpp:60]   --->   Operation 83 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_1, i16 %sext_ln54_1" [matrixmul.cpp:60]   --->   Operation 84 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [2/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_2, i16 %sext_ln54_2" [matrixmul.cpp:60]   --->   Operation 85 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i8 %a_load" [matrixmul.cpp:54]   --->   Operation 86 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %b_load" [matrixmul.cpp:60]   --->   Operation 87 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (4.17ns)   --->   "%mul_ln60 = mul i16 %sext_ln60, i16 %sext_ln54" [matrixmul.cpp:60]   --->   Operation 88 'mul' 'mul_ln60' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_1, i16 %sext_ln54_1" [matrixmul.cpp:60]   --->   Operation 89 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_2, i16 %sext_ln54_2" [matrixmul.cpp:60]   --->   Operation 90 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [matrixmul.cpp:60]   --->   Operation 91 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [matrixmul.cpp:65]   --->   Operation 104 'ret' 'ret_ln65' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_1, i16 %sext_ln54_1" [matrixmul.cpp:60]   --->   Operation 92 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 93 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [matrixmul.cpp:60]   --->   Operation 93 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 94 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [matrixmul.cpp:60]   --->   Operation 94 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.42>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 95 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%empty_6 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 96 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i4 %add_ln60_4" [matrixmul.cpp:60]   --->   Operation 97 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln60_5" [matrixmul.cpp:60]   --->   Operation 98 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [matrixmul.cpp:56]   --->   Operation 99 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matrixmul.cpp:56]   --->   Operation 100 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [matrixmul.cpp:60]   --->   Operation 101 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %add_ln60_1, i4 %res_addr" [matrixmul.cpp:60]   --->   Operation 102 'store' 'store_ln60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 01000000]
i                   (alloca           ) [ 01000000]
indvar_flatten      (alloca           ) [ 01000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
store_ln54          (store            ) [ 00000000]
store_ln54          (store            ) [ 00000000]
store_ln54          (store            ) [ 00000000]
br_ln54             (br               ) [ 00000000]
i_1                 (load             ) [ 00000000]
indvar_flatten_load (load             ) [ 00000000]
i_cast              (zext             ) [ 00000000]
tmp                 (bitconcatenate   ) [ 00000000]
empty               (sub              ) [ 00000000]
icmp_ln54           (icmp             ) [ 01111100]
add_ln54_3          (add              ) [ 00000000]
br_ln54             (br               ) [ 00000000]
j_load              (load             ) [ 00000000]
add_ln54            (add              ) [ 00000000]
icmp_ln56           (icmp             ) [ 00000000]
select_ln54         (select           ) [ 01110000]
add_ln54_cast       (zext             ) [ 00000000]
tmp_1               (bitconcatenate   ) [ 00000000]
empty_7             (sub              ) [ 00000000]
select_ln54_1       (select           ) [ 00000000]
zext_ln60           (zext             ) [ 00000000]
p_shl3_cast         (bitconcatenate   ) [ 00000000]
sub_ln60            (sub              ) [ 00000000]
select_ln54_2       (select           ) [ 01110000]
zext_ln60_1         (zext             ) [ 00000000]
add_ln60_3          (add              ) [ 00000000]
zext_ln60_4         (zext             ) [ 00000000]
b_addr_2            (getelementptr    ) [ 00100000]
add_ln60_4          (add              ) [ 01111111]
add_ln56            (add              ) [ 00000000]
store_ln54          (store            ) [ 00000000]
store_ln54          (store            ) [ 00000000]
store_ln56          (store            ) [ 00000000]
add_ln54_1          (add              ) [ 00000000]
add_ln54_1_cast     (zext             ) [ 00000000]
a_addr_1            (getelementptr    ) [ 01010000]
add_ln54_2          (add              ) [ 00000000]
add_ln54_2_cast     (zext             ) [ 00000000]
a_addr_2            (getelementptr    ) [ 01010000]
zext_ln60_2         (zext             ) [ 00000000]
add_ln60_2          (add              ) [ 00000000]
zext_ln60_3         (zext             ) [ 00000000]
b_addr_1            (getelementptr    ) [ 01010000]
b_load_2            (load             ) [ 01010000]
select_ln54_2_cast  (zext             ) [ 00000000]
a_addr              (getelementptr    ) [ 00101000]
a_load_1            (load             ) [ 00101000]
a_load_2            (load             ) [ 00000000]
sext_ln54_2         (sext             ) [ 01101100]
zext_ln56           (zext             ) [ 00000000]
b_addr              (getelementptr    ) [ 00101000]
b_load_1            (load             ) [ 00101000]
sext_ln60_2         (sext             ) [ 01101100]
a_load              (load             ) [ 01000100]
sext_ln54_1         (sext             ) [ 01100110]
b_load              (load             ) [ 01000100]
sext_ln60_1         (sext             ) [ 01100110]
sext_ln54           (sext             ) [ 00000000]
sext_ln60           (sext             ) [ 00000000]
mul_ln60            (mul              ) [ 00100010]
mul_ln60_2          (mul              ) [ 00100010]
mul_ln60_1          (mul              ) [ 01000001]
add_ln60            (add              ) [ 01000001]
specloopname_ln0    (specloopname     ) [ 00000000]
empty_6             (speclooptripcount) [ 00000000]
zext_ln60_5         (zext             ) [ 00000000]
res_addr            (getelementptr    ) [ 00000000]
specpipeline_ln56   (specpipeline     ) [ 00000000]
specloopname_ln56   (specloopname     ) [ 00000000]
add_ln60_1          (add              ) [ 00000000]
store_ln60          (store            ) [ 00000000]
br_ln0              (br               ) [ 00000000]
ret_ln65            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_addr_2_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="83" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="8" slack="1"/>
<pin id="85" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load_2/1 b_load_1/2 b_load/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="a_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="100" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
<pin id="102" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/2 a_load_2/2 a_load/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="b_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="a_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="b_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="2" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="res_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln60_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/7 "/>
</bind>
</comp>

<comp id="149" class="1005" name="reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_2 b_load_1 "/>
</bind>
</comp>

<comp id="154" class="1005" name="reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load_1 a_load "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln54_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln54_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln54_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_1_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="indvar_flatten_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="empty_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="2" slack="0"/>
<pin id="195" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln54_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln54_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="j_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln54_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln56_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="2" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln54_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="0"/>
<pin id="228" dir="0" index="2" bw="2" slack="0"/>
<pin id="229" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln54_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln54_cast/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="2" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="empty_7_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln54_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="0" index="2" bw="2" slack="0"/>
<pin id="255" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln60_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_shl3_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="2" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sub_ln60_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln54_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_2/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln60_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="0"/>
<pin id="287" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln60_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_3/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln60_4_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln60_4_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="2" slack="0"/>
<pin id="303" dir="1" index="2" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_4/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln56_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln54_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln54_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="2" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln56_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="2" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln54_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln54_1_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln54_1_cast/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln54_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="1"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln54_2_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln54_2_cast/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln60_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="1"/>
<pin id="349" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln60_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln60_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln54_2_cast_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="2"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln54_2_cast/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln54_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_2/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln56_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="2"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln60_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_2/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln54_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_1/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln60_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="1"/>
<pin id="383" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln54_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln60_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="mul_ln60_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln60_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="6"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_5/7 "/>
</bind>
</comp>

<comp id="402" class="1007" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="16" slack="0"/>
<pin id="406" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_2/3 add_ln60/5 "/>
</bind>
</comp>

<comp id="410" class="1007" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="0" index="2" bw="16" slack="0"/>
<pin id="414" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_1/4 add_ln60_1/6 "/>
</bind>
</comp>

<comp id="419" class="1005" name="j_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="426" class="1005" name="i_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="433" class="1005" name="indvar_flatten_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="440" class="1005" name="icmp_ln54_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="444" class="1005" name="select_ln54_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="1"/>
<pin id="446" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54 "/>
</bind>
</comp>

<comp id="450" class="1005" name="select_ln54_2_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="1"/>
<pin id="452" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54_2 "/>
</bind>
</comp>

<comp id="457" class="1005" name="b_addr_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="1"/>
<pin id="459" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="add_ln60_4_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="6"/>
<pin id="464" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="add_ln60_4 "/>
</bind>
</comp>

<comp id="467" class="1005" name="a_addr_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="1"/>
<pin id="469" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="a_addr_2_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="1"/>
<pin id="474" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="477" class="1005" name="b_addr_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="1"/>
<pin id="479" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="a_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="1"/>
<pin id="484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="sext_ln54_2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln54_2 "/>
</bind>
</comp>

<comp id="492" class="1005" name="b_addr_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="1"/>
<pin id="494" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="497" class="1005" name="sext_ln60_2_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="sext_ln54_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="1"/>
<pin id="504" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln54_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="b_load_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="1"/>
<pin id="509" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="512" class="1005" name="sext_ln60_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="1"/>
<pin id="514" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="mul_ln60_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="1"/>
<pin id="519" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60 "/>
</bind>
</comp>

<comp id="522" class="1005" name="add_ln60_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="1"/>
<pin id="524" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="40" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="86"><net_src comp="70" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="40" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="103"><net_src comp="87" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="77" pin="7"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="77" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="94" pin="7"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="94" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="183"><net_src comp="174" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="174" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="180" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="177" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="177" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="217"><net_src comp="174" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="210" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="213" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="213" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="233" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="219" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="213" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="174" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="251" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="259" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="219" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="245" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="192" pin="2"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="225" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="304"><net_src comp="271" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="285" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="225" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="204" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="251" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="306" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="364"><net_src comp="361" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="368"><net_src comp="94" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="369" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="376"><net_src comp="149" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="154" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="149" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="154" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="385" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="407"><net_src comp="373" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="365" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="392" pin="2"/><net_sink comp="402" pin=2"/></net>

<net id="415"><net_src comp="381" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="377" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="402" pin="3"/><net_sink comp="410" pin=2"/></net>

<net id="418"><net_src comp="410" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="422"><net_src comp="58" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="429"><net_src comp="62" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="436"><net_src comp="66" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="443"><net_src comp="198" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="225" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="453"><net_src comp="277" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="460"><net_src comp="70" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="465"><net_src comp="300" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="470"><net_src comp="87" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="475"><net_src comp="104" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="480"><net_src comp="112" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="485"><net_src comp="120" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="490"><net_src comp="365" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="495"><net_src comp="128" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="500"><net_src comp="373" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="505"><net_src comp="377" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="510"><net_src comp="77" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="515"><net_src comp="381" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="520"><net_src comp="392" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="525"><net_src comp="402" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="410" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {7 }
 - Input state : 
	Port: matrixmul : a | {2 3 4 }
	Port: matrixmul : b | {1 2 3 4 }
  - Chain level:
	State 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		i_1 : 1
		indvar_flatten_load : 1
		i_cast : 2
		tmp : 2
		empty : 3
		icmp_ln54 : 2
		add_ln54_3 : 2
		br_ln54 : 3
		j_load : 1
		add_ln54 : 2
		icmp_ln56 : 2
		select_ln54 : 3
		add_ln54_cast : 3
		tmp_1 : 3
		empty_7 : 4
		select_ln54_1 : 3
		zext_ln60 : 4
		p_shl3_cast : 4
		sub_ln60 : 5
		select_ln54_2 : 5
		zext_ln60_1 : 4
		add_ln60_3 : 5
		zext_ln60_4 : 6
		b_addr_2 : 7
		add_ln60_4 : 6
		b_load_2 : 8
		add_ln56 : 4
		store_ln54 : 3
		store_ln54 : 4
		store_ln56 : 5
	State 2
		add_ln54_1_cast : 1
		a_addr_1 : 2
		a_load_1 : 3
		add_ln54_2_cast : 1
		a_addr_2 : 2
		a_load_2 : 3
		add_ln60_2 : 1
		zext_ln60_3 : 2
		b_addr_1 : 3
		b_load_1 : 4
	State 3
		a_addr : 1
		a_load : 2
		sext_ln54_2 : 1
		b_addr : 1
		b_load : 2
		mul_ln60_2 : 2
	State 4
		mul_ln60_1 : 1
	State 5
		mul_ln60 : 1
		add_ln60 : 2
	State 6
		add_ln60_1 : 1
	State 7
		res_addr : 1
		store_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln54_3_fu_204     |    0    |    0    |    13   |
|          |      add_ln54_fu_213      |    0    |    0    |    10   |
|          |     add_ln60_3_fu_289     |    0    |    0    |    13   |
|    add   |     add_ln60_4_fu_300     |    0    |    0    |    7    |
|          |      add_ln56_fu_306      |    0    |    0    |    10   |
|          |     add_ln54_1_fu_327     |    0    |    0    |    13   |
|          |     add_ln54_2_fu_337     |    0    |    0    |    13   |
|          |     add_ln60_2_fu_350     |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln60_fu_392      |    0    |    0    |    41   |
|----------|---------------------------|---------|---------|---------|
|          |        empty_fu_192       |    0    |    0    |    13   |
|    sub   |       empty_7_fu_245      |    0    |    0    |    13   |
|          |      sub_ln60_fu_271      |    0    |    0    |    7    |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln54_fu_198     |    0    |    0    |    9    |
|          |      icmp_ln56_fu_219     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln54_fu_225    |    0    |    0    |    2    |
|  select  |    select_ln54_1_fu_251   |    0    |    0    |    2    |
|          |    select_ln54_2_fu_277   |    0    |    0    |    4    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_402        |    1    |    0    |    0    |
|          |         grp_fu_410        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       i_cast_fu_180       |    0    |    0    |    0    |
|          |    add_ln54_cast_fu_233   |    0    |    0    |    0    |
|          |      zext_ln60_fu_259     |    0    |    0    |    0    |
|          |     zext_ln60_1_fu_285    |    0    |    0    |    0    |
|          |     zext_ln60_4_fu_295    |    0    |    0    |    0    |
|   zext   |   add_ln54_1_cast_fu_332  |    0    |    0    |    0    |
|          |   add_ln54_2_cast_fu_342  |    0    |    0    |    0    |
|          |     zext_ln60_2_fu_347    |    0    |    0    |    0    |
|          |     zext_ln60_3_fu_356    |    0    |    0    |    0    |
|          | select_ln54_2_cast_fu_361 |    0    |    0    |    0    |
|          |      zext_ln56_fu_369     |    0    |    0    |    0    |
|          |     zext_ln60_5_fu_398    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_184        |    0    |    0    |    0    |
|bitconcatenate|        tmp_1_fu_237       |    0    |    0    |    0    |
|          |     p_shl3_cast_fu_263    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln54_2_fu_365    |    0    |    0    |    0    |
|          |     sext_ln60_2_fu_373    |    0    |    0    |    0    |
|   sext   |     sext_ln54_1_fu_377    |    0    |    0    |    0    |
|          |     sext_ln60_1_fu_381    |    0    |    0    |    0    |
|          |      sext_ln54_fu_385     |    0    |    0    |    0    |
|          |      sext_ln60_fu_389     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   189   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_467   |    4   |
|   a_addr_2_reg_472   |    4   |
|    a_addr_reg_482    |    4   |
|  add_ln60_4_reg_462  |    4   |
|   add_ln60_reg_522   |   16   |
|   b_addr_1_reg_477   |    4   |
|   b_addr_2_reg_457   |    4   |
|    b_addr_reg_492    |    4   |
|    b_load_reg_507    |    8   |
|       i_reg_426      |    2   |
|   icmp_ln54_reg_440  |    1   |
|indvar_flatten_reg_433|    4   |
|       j_reg_419      |    2   |
|   mul_ln60_reg_517   |   16   |
|        reg_149       |    8   |
|        reg_154       |    8   |
| select_ln54_2_reg_450|    4   |
|  select_ln54_reg_444 |    2   |
|  sext_ln54_1_reg_502 |   16   |
|  sext_ln54_2_reg_487 |   16   |
|  sext_ln60_1_reg_512 |   16   |
|  sext_ln60_2_reg_497 |   16   |
+----------------------+--------+
|         Total        |   163  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_77 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_94 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_94 |  p2  |   2  |   0  |    0   ||    9    |
|      reg_149     |  p0  |   2  |   8  |   16   ||    9    |
|      reg_154     |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_402    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_402    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_410    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_410    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   144  || 16.5958 ||   122   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   189  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   122  |
|  Register |    -   |    -   |   163  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   16   |   163  |   311  |
+-----------+--------+--------+--------+--------+
