[INF:CM0023] Creating log file ../../build/regression/GenScopeFullName/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<97> s<96> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<80> c<2> s<29> l<1:1> el<1:14>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<2:4> el<2:9>
n<1> u<8> t<IntConst> p<9> l<2:11> el<2:12>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:11> el<2:12>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:11> el<2:12>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:11> el<2:12>
n<0> u<12> t<IntConst> p<13> l<2:13> el<2:14>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:13> el<2:14>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:13> el<2:14>
n<> u<15> t<Constant_expression> p<16> c<14> l<2:13> el<2:14>
n<> u<16> t<Constant_range> p<17> c<11> l<2:11> el<2:14>
n<> u<17> t<Packed_dimension> p<18> c<16> l<2:10> el<2:15>
n<> u<18> t<Data_type> p<22> c<7> s<21> l<2:4> el<2:15>
n<a> u<19> t<StringConst> p<20> l<2:16> el<2:17>
n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<2:16> el<2:17>
n<> u<21> t<List_of_variable_decl_assignments> p<22> c<20> l<2:16> el<2:17>
n<> u<22> t<Variable_declaration> p<23> c<18> l<2:4> el<2:18>
n<> u<23> t<Data_declaration> p<24> c<22> l<2:4> el<2:18>
n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<2:4> el<2:18>
n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<2:4> el<2:18>
n<> u<26> t<Module_common_item> p<27> c<25> l<2:4> el<2:18>
n<> u<27> t<Module_or_generate_item> p<28> c<26> l<2:4> el<2:18>
n<> u<28> t<Non_port_module_item> p<29> c<27> l<2:4> el<2:18>
n<> u<29> t<Module_item> p<80> c<28> s<79> l<2:4> el<2:18>
n<i> u<30> t<StringConst> p<35> s<34> l<4:15> el<4:16>
n<0> u<31> t<IntConst> p<32> l<4:19> el<4:20>
n<> u<32> t<Primary_literal> p<33> c<31> l<4:19> el<4:20>
n<> u<33> t<Constant_primary> p<34> c<32> l<4:19> el<4:20>
n<> u<34> t<Constant_expression> p<35> c<33> l<4:19> el<4:20>
n<> u<35> t<Genvar_initialization> p<75> c<30> s<45> l<4:8> el<4:20>
n<i> u<36> t<StringConst> p<37> l<4:22> el<4:23>
n<> u<37> t<Primary_literal> p<38> c<36> l<4:22> el<4:23>
n<> u<38> t<Constant_primary> p<39> c<37> l<4:22> el<4:23>
n<> u<39> t<Constant_expression> p<45> c<38> s<44> l<4:22> el<4:23>
n<1> u<40> t<IntConst> p<41> l<4:26> el<4:27>
n<> u<41> t<Primary_literal> p<42> c<40> l<4:26> el<4:27>
n<> u<42> t<Constant_primary> p<43> c<41> l<4:26> el<4:27>
n<> u<43> t<Constant_expression> p<45> c<42> l<4:26> el<4:27>
n<> u<44> t<BinOp_Less> p<45> s<43> l<4:24> el<4:25>
n<> u<45> t<Constant_expression> p<75> c<39> s<48> l<4:22> el<4:27>
n<i> u<46> t<StringConst> p<48> s<47> l<4:29> el<4:30>
n<> u<47> t<IncDec_PlusPlus> p<48> l<4:30> el<4:32>
n<> u<48> t<Genvar_iteration> p<75> c<46> s<74> l<4:29> el<4:32>
n<gen_modules> u<49> t<StringConst> p<74> s<72> l<4:42> el<4:53>
n<ibex_counter> u<50> t<StringConst> p<69> s<68> l<5:7> el<5:19>
n<module_in_genscope> u<51> t<StringConst> p<52> l<5:20> el<5:38>
n<> u<52> t<Name_of_instance> p<68> c<51> s<67> l<5:20> el<5:38>
n<b> u<53> t<StringConst> p<66> s<64> l<5:40> el<5:41>
n<a> u<54> t<StringConst> p<61> s<60> l<5:42> el<5:43>
n<i> u<55> t<StringConst> p<56> l<5:44> el<5:45>
n<> u<56> t<Primary_literal> p<57> c<55> l<5:44> el<5:45>
n<> u<57> t<Primary> p<58> c<56> l<5:44> el<5:45>
n<> u<58> t<Expression> p<59> c<57> l<5:44> el<5:45>
n<> u<59> t<Bit_select> p<60> c<58> l<5:43> el<5:46>
n<> u<60> t<Select> p<61> c<59> l<5:43> el<5:46>
n<> u<61> t<Complex_func_call> p<62> c<54> l<5:42> el<5:46>
n<> u<62> t<Primary> p<63> c<61> l<5:42> el<5:46>
n<> u<63> t<Expression> p<66> c<62> s<65> l<5:42> el<5:46>
n<> u<64> t<OpenParens> p<66> s<63> l<5:41> el<5:42>
n<> u<65> t<CloseParens> p<66> l<5:46> el<5:47>
n<> u<66> t<Named_port_connection> p<67> c<53> l<5:39> el<5:47>
n<> u<67> t<List_of_port_connections> p<68> c<66> l<5:39> el<5:47>
n<> u<68> t<Hierarchical_instance> p<69> c<52> l<5:20> el<5:48>
n<> u<69> t<Module_instantiation> p<70> c<50> l<5:7> el<5:49>
n<> u<70> t<Module_or_generate_item> p<71> c<69> l<5:7> el<5:49>
n<> u<71> t<Generate_item> p<72> c<70> l<5:7> el<5:49>
n<> u<72> t<Generate_block> p<74> c<71> s<73> l<5:7> el<5:49>
n<> u<73> t<End> p<74> l<8:4> el<8:7>
n<> u<74> t<Generate_block> p<75> c<49> l<4:34> el<8:7>
n<> u<75> t<Loop_generate_construct> p<76> c<35> l<4:4> el<8:7>
n<> u<76> t<Module_common_item> p<77> c<75> l<4:4> el<8:7>
n<> u<77> t<Module_or_generate_item> p<78> c<76> l<4:4> el<8:7>
n<> u<78> t<Non_port_module_item> p<79> c<77> l<4:4> el<8:7>
n<> u<79> t<Module_item> p<80> c<78> l<4:4> el<8:7>
n<> u<80> t<Module_declaration> p<81> c<6> l<1:1> el<10:10>
n<> u<81> t<Description> p<96> c<80> s<95> l<1:1> el<10:10>
n<> u<82> t<Module_keyword> p<93> s<83> l<12:1> el<12:7>
n<ibex_counter> u<83> t<StringConst> p<93> s<92> l<12:8> el<12:20>
n<> u<84> t<PortDir_Inp> p<89> s<88> l<12:21> el<12:26>
n<> u<85> t<IntVec_TypeLogic> p<86> l<12:27> el<12:32>
n<> u<86> t<Data_type> p<87> c<85> l<12:27> el<12:32>
n<> u<87> t<Data_type_or_implicit> p<88> c<86> l<12:27> el<12:32>
n<> u<88> t<Net_port_type> p<89> c<87> l<12:27> el<12:32>
n<> u<89> t<Net_port_header> p<91> c<84> s<90> l<12:21> el<12:32>
n<b> u<90> t<StringConst> p<91> l<12:33> el<12:34>
n<> u<91> t<Ansi_port_declaration> p<92> c<89> l<12:21> el<12:34>
n<> u<92> t<List_of_port_declarations> p<93> c<91> l<12:20> el<12:35>
n<> u<93> t<Module_ansi_header> p<94> c<82> l<12:1> el<12:36>
n<> u<94> t<Module_declaration> p<95> c<93> l<12:1> el<14:10>
n<> u<95> t<Description> p<96> c<94> l<12:1> el<14:10>
n<> u<96> t<Source_text> p<97> c<81> l<1:1> el<14:10>
n<> u<97> t<Top_level_rule> c<1> l<1:1> el<15:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[WRN:PA0205] dut.sv:12:1: No timescale set for "ibex_counter".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:CP0303] dut.sv:12:1: Compile module "work@ibex_counter".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:4:4: Compile generate block "work@dut.gen_modules[0]".

[NTE:EL0503] dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/GenScopeFullName/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/GenScopeFullName/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/GenScopeFullName/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:10:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.a), line:2:16, endln:2:17
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:10:10
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:36
|uhdmallModules:
\_module: work@ibex_counter (work@ibex_counter), file:dut.sv, line:12:1, endln:14:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@ibex_counter
  |vpiDefName:work@ibex_counter
  |vpiNet:
  \_logic_net: (work@ibex_counter.b), line:12:33, endln:12:34
    |vpiParent:
    \_module: work@ibex_counter (work@ibex_counter), file:dut.sv, line:12:1, endln:14:10
    |vpiName:b
    |vpiFullName:work@ibex_counter.b
    |vpiNetType:36
  |vpiPort:
  \_port: (b), line:12:33, endln:12:34
    |vpiParent:
    \_module: work@ibex_counter (work@ibex_counter), file:dut.sv, line:12:1, endln:14:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@ibex_counter.b), line:12:33, endln:12:34
|uhdmtopModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:10:10
  |vpiName:work@dut
  |vpiVariables:
  \_logic_var: (work@dut.a), line:2:16, endln:2:17
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:2:4, endln:2:15
      |vpiRange:
      \_range: , line:2:10, endln:2:15
        |vpiLeftRange:
        \_constant: , line:2:11, endln:2:12
          |vpiParent:
          \_range: , line:2:10, endln:2:15
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:13, endln:2:14
          |vpiParent:
          \_range: , line:2:10, endln:2:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:2:10, endln:2:15
      |vpiLeftRange:
      \_constant: , line:2:11, endln:2:12
        |vpiParent:
        \_range: , line:2:10, endln:2:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:13, endln:2:14
        |vpiParent:
        \_range: , line:2:10, endln:2:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.gen_modules[0]), line:4:34, endln:8:7
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:10:10
    |vpiName:gen_modules[0]
    |vpiFullName:work@dut.gen_modules[0]
    |vpiGenScope:
    \_gen_scope: (work@dut.gen_modules[0])
      |vpiParent:
      \_gen_scope_array: (work@dut.gen_modules[0]), line:4:34, endln:8:7
      |vpiFullName:work@dut.gen_modules[0]
      |vpiParameter:
      \_parameter: (work@dut.gen_modules[0].i), line:4:0
        |vpiParent:
        \_gen_scope: (work@dut.gen_modules[0])
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@dut.gen_modules[0].i
      |vpiModule:
      \_module: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:dut.sv, line:5:7, endln:5:49
        |vpiParent:
        \_gen_scope: (work@dut.gen_modules[0])
        |vpiName:module_in_genscope
        |vpiFullName:work@dut.gen_modules[0].module_in_genscope
        |vpiDefName:work@ibex_counter
        |vpiDefFile:dut.sv
        |vpiDefLineNo:12
        |vpiNet:
        \_logic_net: (work@dut.gen_modules[0].module_in_genscope.b), line:12:33, endln:12:34
          |vpiParent:
          \_module: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:dut.sv, line:5:7, endln:5:49
          |vpiTypespec:
          \_logic_typespec: , line:12:27, endln:12:32
          |vpiName:b
          |vpiFullName:work@dut.gen_modules[0].module_in_genscope.b
          |vpiNetType:36
        |vpiPort:
        \_port: (b), line:12:33, endln:12:34
          |vpiParent:
          \_module: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:dut.sv, line:5:7, endln:5:49
          |vpiName:b
          |vpiDirection:1
          |vpiHighConn:
          \_bit_select: (work@dut.gen_modules[0].module_in_genscope.b.a), line:5:42, endln:5:46
            |vpiParent:
            \_ref_obj: (work@dut.gen_modules[0].module_in_genscope.b.a)
              |vpiParent:
              \_port: (b), line:12:33, endln:12:34
              |vpiName:a
              |vpiFullName:work@dut.gen_modules[0].module_in_genscope.b.a
              |vpiActual:
              \_logic_var: (work@dut.a), line:2:16, endln:2:17
            |vpiName:a
            |vpiFullName:work@dut.gen_modules[0].module_in_genscope.b.a
            |vpiIndex:
            \_constant: , line:5:44, endln:5:45
              |vpiParent:
              \_bit_select: (a), line:5:42, endln:5:46
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@dut.gen_modules[0].module_in_genscope.b), line:5:40, endln:5:41
            |vpiParent:
            \_port: (b), line:12:33, endln:12:34
            |vpiName:b
            |vpiFullName:work@dut.gen_modules[0].module_in_genscope.b
            |vpiActual:
            \_logic_net: (work@dut.gen_modules[0].module_in_genscope.b), line:12:33, endln:12:34
          |vpiTypedef:
          \_logic_typespec: , line:12:27, endln:12:32
          |vpiInstance:
          \_module: work@ibex_counter (work@dut.gen_modules[0].module_in_genscope), file:dut.sv, line:5:7, endln:5:49
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/GenScopeFullName/dut.sv | ${SURELOG_DIR}/build/regression/GenScopeFullName/roundtrip/dut_000.sv | 5 | 14 | 

