Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 26 20:02:20 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_dut_timing_summary_routed.rpt -pb top_dut_timing_summary_routed.pb -rpx top_dut_timing_summary_routed.rpx -warn_on_violation
| Design       : top_dut
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.188        0.000                      0                   93        0.064        0.000                      0                   93        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.188        0.000                      0                   93        0.064        0.000                      0                   93        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 U_DUT_CTR/tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/tick_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 1.138ns (20.518%)  route 4.408ns (79.482%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.563     5.084    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_DUT_CTR/tick_count_reg[5]/Q
                         net (fo=6, routed)           0.883     6.485    U_DUT_CTR/tick_count_reg[5]
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.609 r  U_DUT_CTR/dut_io_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.607     7.216    U_DUT_CTR/dut_io_OBUF_inst_i_4_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.340 r  U_DUT_CTR/FSM_onehot_state[7]_i_2/O
                         net (fo=8, routed)           0.751     8.090    U_DUT_CTR/in6
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.214 r  U_DUT_CTR/FSM_onehot_state[6]_i_3/O
                         net (fo=3, routed)           0.983     9.198    U_DUT_CTR/FSM_onehot_state[6]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.322 r  U_DUT_CTR/tick_count[9]_i_3/O
                         net (fo=2, routed)           0.591     9.913    U_DUT_CTR/tick_count[9]_i_3_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.037 r  U_DUT_CTR/tick_count[9]_i_1/O
                         net (fo=10, routed)          0.593    10.631    U_DUT_CTR/tick_count[9]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  U_DUT_CTR/tick_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.443    14.784    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  U_DUT_CTR/tick_count_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X31Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.819    U_DUT_CTR/tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 U_DUT_CTR/tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/tick_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.138ns (20.676%)  route 4.366ns (79.324%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.563     5.084    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_DUT_CTR/tick_count_reg[5]/Q
                         net (fo=6, routed)           0.883     6.485    U_DUT_CTR/tick_count_reg[5]
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.609 r  U_DUT_CTR/dut_io_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.607     7.216    U_DUT_CTR/dut_io_OBUF_inst_i_4_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.340 r  U_DUT_CTR/FSM_onehot_state[7]_i_2/O
                         net (fo=8, routed)           0.751     8.090    U_DUT_CTR/in6
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.214 r  U_DUT_CTR/FSM_onehot_state[6]_i_3/O
                         net (fo=3, routed)           0.983     9.198    U_DUT_CTR/FSM_onehot_state[6]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.322 r  U_DUT_CTR/tick_count[9]_i_3/O
                         net (fo=2, routed)           0.591     9.913    U_DUT_CTR/tick_count[9]_i_3_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.037 r  U_DUT_CTR/tick_count[9]_i_1/O
                         net (fo=10, routed)          0.551    10.588    U_DUT_CTR/tick_count[9]_i_1_n_0
    SLICE_X33Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.443    14.784    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X33Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.819    U_DUT_CTR/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 U_DUT_CTR/tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/tick_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.138ns (20.676%)  route 4.366ns (79.324%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.563     5.084    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_DUT_CTR/tick_count_reg[5]/Q
                         net (fo=6, routed)           0.883     6.485    U_DUT_CTR/tick_count_reg[5]
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.609 r  U_DUT_CTR/dut_io_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.607     7.216    U_DUT_CTR/dut_io_OBUF_inst_i_4_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.340 r  U_DUT_CTR/FSM_onehot_state[7]_i_2/O
                         net (fo=8, routed)           0.751     8.090    U_DUT_CTR/in6
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.214 r  U_DUT_CTR/FSM_onehot_state[6]_i_3/O
                         net (fo=3, routed)           0.983     9.198    U_DUT_CTR/FSM_onehot_state[6]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.322 r  U_DUT_CTR/tick_count[9]_i_3/O
                         net (fo=2, routed)           0.591     9.913    U_DUT_CTR/tick_count[9]_i_3_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.037 r  U_DUT_CTR/tick_count[9]_i_1/O
                         net (fo=10, routed)          0.551    10.588    U_DUT_CTR/tick_count[9]_i_1_n_0
    SLICE_X33Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.443    14.784    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X33Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[9]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.819    U_DUT_CTR/tick_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 U_DUT_CTR/tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/tick_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.138ns (20.703%)  route 4.359ns (79.297%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.563     5.084    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_DUT_CTR/tick_count_reg[5]/Q
                         net (fo=6, routed)           0.883     6.485    U_DUT_CTR/tick_count_reg[5]
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.609 r  U_DUT_CTR/dut_io_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.607     7.216    U_DUT_CTR/dut_io_OBUF_inst_i_4_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.340 r  U_DUT_CTR/FSM_onehot_state[7]_i_2/O
                         net (fo=8, routed)           0.751     8.090    U_DUT_CTR/in6
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.214 r  U_DUT_CTR/FSM_onehot_state[6]_i_3/O
                         net (fo=3, routed)           0.983     9.198    U_DUT_CTR/FSM_onehot_state[6]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.322 r  U_DUT_CTR/tick_count[9]_i_3/O
                         net (fo=2, routed)           0.591     9.913    U_DUT_CTR/tick_count[9]_i_3_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.037 r  U_DUT_CTR/tick_count[9]_i_1/O
                         net (fo=10, routed)          0.544    10.581    U_DUT_CTR/tick_count[9]_i_1_n_0
    SLICE_X31Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.443    14.784    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X31Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[6]/C
                         clock pessimism              0.278    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.822    U_DUT_CTR/tick_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 U_DUT_CTR/tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/tick_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.138ns (20.703%)  route 4.359ns (79.297%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.563     5.084    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_DUT_CTR/tick_count_reg[5]/Q
                         net (fo=6, routed)           0.883     6.485    U_DUT_CTR/tick_count_reg[5]
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.609 r  U_DUT_CTR/dut_io_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.607     7.216    U_DUT_CTR/dut_io_OBUF_inst_i_4_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.340 r  U_DUT_CTR/FSM_onehot_state[7]_i_2/O
                         net (fo=8, routed)           0.751     8.090    U_DUT_CTR/in6
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.214 r  U_DUT_CTR/FSM_onehot_state[6]_i_3/O
                         net (fo=3, routed)           0.983     9.198    U_DUT_CTR/FSM_onehot_state[6]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.322 r  U_DUT_CTR/tick_count[9]_i_3/O
                         net (fo=2, routed)           0.591     9.913    U_DUT_CTR/tick_count[9]_i_3_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.037 r  U_DUT_CTR/tick_count[9]_i_1/O
                         net (fo=10, routed)          0.544    10.581    U_DUT_CTR/tick_count[9]_i_1_n_0
    SLICE_X31Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.443    14.784    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X31Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[7]/C
                         clock pessimism              0.278    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.822    U_DUT_CTR/tick_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 U_DUT_CTR/tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/tick_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.138ns (21.243%)  route 4.219ns (78.757%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.563     5.084    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_DUT_CTR/tick_count_reg[5]/Q
                         net (fo=6, routed)           0.883     6.485    U_DUT_CTR/tick_count_reg[5]
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.609 r  U_DUT_CTR/dut_io_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.607     7.216    U_DUT_CTR/dut_io_OBUF_inst_i_4_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.340 r  U_DUT_CTR/FSM_onehot_state[7]_i_2/O
                         net (fo=8, routed)           0.751     8.090    U_DUT_CTR/in6
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.214 r  U_DUT_CTR/FSM_onehot_state[6]_i_3/O
                         net (fo=3, routed)           0.983     9.198    U_DUT_CTR/FSM_onehot_state[6]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.322 r  U_DUT_CTR/tick_count[9]_i_3/O
                         net (fo=2, routed)           0.591     9.913    U_DUT_CTR/tick_count[9]_i_3_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.037 r  U_DUT_CTR/tick_count[9]_i_1/O
                         net (fo=10, routed)          0.404    10.441    U_DUT_CTR/tick_count[9]_i_1_n_0
    SLICE_X30Y40         FDCE                                         r  U_DUT_CTR/tick_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.443    14.784    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  U_DUT_CTR/tick_count_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y40         FDCE (Setup_fdce_C_CE)      -0.169    14.855    U_DUT_CTR/tick_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 U_DUT_CTR/tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/tick_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.138ns (21.243%)  route 4.219ns (78.757%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.563     5.084    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_DUT_CTR/tick_count_reg[5]/Q
                         net (fo=6, routed)           0.883     6.485    U_DUT_CTR/tick_count_reg[5]
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.609 r  U_DUT_CTR/dut_io_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.607     7.216    U_DUT_CTR/dut_io_OBUF_inst_i_4_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.340 r  U_DUT_CTR/FSM_onehot_state[7]_i_2/O
                         net (fo=8, routed)           0.751     8.090    U_DUT_CTR/in6
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.214 r  U_DUT_CTR/FSM_onehot_state[6]_i_3/O
                         net (fo=3, routed)           0.983     9.198    U_DUT_CTR/FSM_onehot_state[6]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.322 r  U_DUT_CTR/tick_count[9]_i_3/O
                         net (fo=2, routed)           0.591     9.913    U_DUT_CTR/tick_count[9]_i_3_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.037 r  U_DUT_CTR/tick_count[9]_i_1/O
                         net (fo=10, routed)          0.404    10.441    U_DUT_CTR/tick_count[9]_i_1_n_0
    SLICE_X30Y40         FDCE                                         r  U_DUT_CTR/tick_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.443    14.784    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  U_DUT_CTR/tick_count_reg[2]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y40         FDCE (Setup_fdce_C_CE)      -0.169    14.855    U_DUT_CTR/tick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 U_DUT_CTR/tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/tick_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.138ns (21.243%)  route 4.219ns (78.757%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.563     5.084    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_DUT_CTR/tick_count_reg[5]/Q
                         net (fo=6, routed)           0.883     6.485    U_DUT_CTR/tick_count_reg[5]
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.609 r  U_DUT_CTR/dut_io_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.607     7.216    U_DUT_CTR/dut_io_OBUF_inst_i_4_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.340 r  U_DUT_CTR/FSM_onehot_state[7]_i_2/O
                         net (fo=8, routed)           0.751     8.090    U_DUT_CTR/in6
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.214 r  U_DUT_CTR/FSM_onehot_state[6]_i_3/O
                         net (fo=3, routed)           0.983     9.198    U_DUT_CTR/FSM_onehot_state[6]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.322 r  U_DUT_CTR/tick_count[9]_i_3/O
                         net (fo=2, routed)           0.591     9.913    U_DUT_CTR/tick_count[9]_i_3_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.037 r  U_DUT_CTR/tick_count[9]_i_1/O
                         net (fo=10, routed)          0.404    10.441    U_DUT_CTR/tick_count[9]_i_1_n_0
    SLICE_X30Y40         FDCE                                         r  U_DUT_CTR/tick_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.443    14.784    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  U_DUT_CTR/tick_count_reg[4]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y40         FDCE (Setup_fdce_C_CE)      -0.169    14.855    U_DUT_CTR/tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 U_DUT_CTR/tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/tick_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 1.138ns (21.412%)  route 4.177ns (78.588%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.563     5.084    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_DUT_CTR/tick_count_reg[5]/Q
                         net (fo=6, routed)           0.883     6.485    U_DUT_CTR/tick_count_reg[5]
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.609 r  U_DUT_CTR/dut_io_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.607     7.216    U_DUT_CTR/dut_io_OBUF_inst_i_4_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.340 r  U_DUT_CTR/FSM_onehot_state[7]_i_2/O
                         net (fo=8, routed)           0.751     8.090    U_DUT_CTR/in6
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.214 r  U_DUT_CTR/FSM_onehot_state[6]_i_3/O
                         net (fo=3, routed)           0.983     9.198    U_DUT_CTR/FSM_onehot_state[6]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.322 r  U_DUT_CTR/tick_count[9]_i_3/O
                         net (fo=2, routed)           0.591     9.913    U_DUT_CTR/tick_count[9]_i_3_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.037 r  U_DUT_CTR/tick_count[9]_i_1/O
                         net (fo=10, routed)          0.362    10.399    U_DUT_CTR/tick_count[9]_i_1_n_0
    SLICE_X32Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.443    14.784    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[8]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X32Y39         FDCE (Setup_fdce_C_CE)      -0.205    14.819    U_DUT_CTR/tick_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 U_DUT_CTR/tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/tick_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.138ns (21.441%)  route 4.170ns (78.559%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.563     5.084    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_DUT_CTR/tick_count_reg[5]/Q
                         net (fo=6, routed)           0.883     6.485    U_DUT_CTR/tick_count_reg[5]
    SLICE_X34Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.609 r  U_DUT_CTR/dut_io_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.607     7.216    U_DUT_CTR/dut_io_OBUF_inst_i_4_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.340 r  U_DUT_CTR/FSM_onehot_state[7]_i_2/O
                         net (fo=8, routed)           0.751     8.090    U_DUT_CTR/in6
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.214 r  U_DUT_CTR/FSM_onehot_state[6]_i_3/O
                         net (fo=3, routed)           0.983     9.198    U_DUT_CTR/FSM_onehot_state[6]_i_3_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.322 r  U_DUT_CTR/tick_count[9]_i_3/O
                         net (fo=2, routed)           0.591     9.913    U_DUT_CTR/tick_count[9]_i_3_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.037 r  U_DUT_CTR/tick_count[9]_i_1/O
                         net (fo=10, routed)          0.355    10.392    U_DUT_CTR/tick_count[9]_i_1_n_0
    SLICE_X30Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.443    14.784    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y39         FDCE                                         r  U_DUT_CTR/tick_count_reg[5]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X30Y39         FDCE (Setup_fdce_C_CE)      -0.169    14.880    U_DUT_CTR/tick_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  4.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U_DUT_CTR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/bit_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.821%)  route 0.211ns (50.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.561     1.444    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X34Y41         FDCE                                         r  U_DUT_CTR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  U_DUT_CTR/bit_count_reg[0]/Q
                         net (fo=6, routed)           0.211     1.819    U_DUT_CTR/bit_count[0]
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.864 r  U_DUT_CTR/bit_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    U_DUT_CTR/bit_count[4]_i_1_n_0
    SLICE_X37Y39         FDCE                                         r  U_DUT_CTR/bit_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.830     1.957    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  U_DUT_CTR/bit_count_reg[4]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y39         FDCE (Hold_fdce_C_D)         0.092     1.800    U_DUT_CTR/bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_DUT_CTR/bit_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/bit_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.719%)  route 0.081ns (30.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.561     1.444    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  U_DUT_CTR/bit_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_DUT_CTR/bit_count_reg[4]/Q
                         net (fo=4, routed)           0.081     1.666    U_DUT_CTR/bit_count[4]
    SLICE_X36Y39         LUT4 (Prop_lut4_I1_O)        0.045     1.711 r  U_DUT_CTR/bit_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.711    U_DUT_CTR/bit_count[5]_i_2_n_0
    SLICE_X36Y39         FDCE                                         r  U_DUT_CTR/bit_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.830     1.957    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  U_DUT_CTR/bit_count_reg[5]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X36Y39         FDCE (Hold_fdce_C_D)         0.092     1.549    U_DUT_CTR/bit_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_DUT_CTR/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/tick_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  U_DUT_CTR/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_DUT_CTR/tick_count_reg[0]/Q
                         net (fo=15, routed)          0.132     1.718    U_DUT_CTR/tick_count_reg[0]
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.763 r  U_DUT_CTR/tick_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    U_DUT_CTR/p_0_in[1]
    SLICE_X30Y40         FDCE                                         r  U_DUT_CTR/tick_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.831     1.958    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  U_DUT_CTR/tick_count_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y40         FDCE (Hold_fdce_C_D)         0.120     1.578    U_DUT_CTR/tick_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_DUT_CTR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/bit_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.208ns (37.309%)  route 0.350ns (62.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.561     1.444    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X34Y41         FDCE                                         r  U_DUT_CTR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  U_DUT_CTR/bit_count_reg[0]/Q
                         net (fo=6, routed)           0.350     1.958    U_DUT_CTR/bit_count[0]
    SLICE_X37Y39         LUT5 (Prop_lut5_I1_O)        0.044     2.002 r  U_DUT_CTR/bit_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.002    U_DUT_CTR/bit_count[3]_i_1_n_0
    SLICE_X37Y39         FDCE                                         r  U_DUT_CTR/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.830     1.957    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  U_DUT_CTR/bit_count_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y39         FDCE (Hold_fdce_C_D)         0.107     1.815    U_DUT_CTR/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_DUT_CTR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/bit_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.489%)  route 0.349ns (62.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.561     1.444    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X34Y41         FDCE                                         r  U_DUT_CTR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  U_DUT_CTR/bit_count_reg[0]/Q
                         net (fo=6, routed)           0.349     1.957    U_DUT_CTR/bit_count[0]
    SLICE_X37Y39         LUT3 (Prop_lut3_I0_O)        0.045     2.002 r  U_DUT_CTR/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.002    U_DUT_CTR/bit_count[1]_i_1_n_0
    SLICE_X37Y39         FDCE                                         r  U_DUT_CTR/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.830     1.957    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  U_DUT_CTR/bit_count_reg[1]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y39         FDCE (Hold_fdce_C_D)         0.104     1.812    U_DUT_CTR/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_DUT_CTR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/bit_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.422%)  route 0.350ns (62.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.561     1.444    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X34Y41         FDCE                                         r  U_DUT_CTR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  U_DUT_CTR/bit_count_reg[0]/Q
                         net (fo=6, routed)           0.350     1.958    U_DUT_CTR/bit_count[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.045     2.003 r  U_DUT_CTR/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.003    U_DUT_CTR/bit_count[2]_i_1_n_0
    SLICE_X37Y39         FDCE                                         r  U_DUT_CTR/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.830     1.957    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  U_DUT_CTR/bit_count_reg[2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y39         FDCE (Hold_fdce_C_D)         0.091     1.799    U_DUT_CTR/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_DUT_CTR/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X33Y40         FDCE                                         r  U_DUT_CTR/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_DUT_CTR/FSM_onehot_state_reg[6]/Q
                         net (fo=14, routed)          0.131     1.717    U_DUT_CTR/FSM_onehot_state_reg_n_0_[6]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  U_DUT_CTR/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.762    U_DUT_CTR/FSM_onehot_state[7]_i_1_n_0
    SLICE_X32Y40         FDCE                                         r  U_DUT_CTR/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.831     1.958    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  U_DUT_CTR/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X32Y40         FDCE (Hold_fdce_C_D)         0.091     1.549    U_DUT_CTR/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_DUT_CTR/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/sync_high_out_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.318%)  route 0.439ns (75.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.560     1.443    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X35Y39         FDCE                                         r  U_DUT_CTR/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_DUT_CTR/FSM_onehot_state_reg[4]/Q
                         net (fo=12, routed)          0.439     2.023    U_DUT_CTR/FSM_onehot_state_reg_n_0_[4]
    SLICE_X36Y43         FDCE                                         r  U_DUT_CTR/sync_high_out_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.832     1.959    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  U_DUT_CTR/sync_high_out_reg_lopt_replica_2/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y43         FDCE (Hold_fdce_C_D)         0.070     1.780    U_DUT_CTR/sync_high_out_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_DUT_CTR/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.349%)  route 0.163ns (46.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  U_DUT_CTR/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_DUT_CTR/FSM_onehot_state_reg[2]/Q
                         net (fo=15, routed)          0.163     1.749    U_DUT_CTR/FSM_onehot_state_reg_n_0_[2]
    SLICE_X33Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  U_DUT_CTR/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    U_DUT_CTR/FSM_onehot_state[2]_i_1_n_0
    SLICE_X33Y41         FDCE                                         r  U_DUT_CTR/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.831     1.958    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  U_DUT_CTR/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y41         FDCE (Hold_fdce_C_D)         0.091     1.536    U_DUT_CTR/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_TICK_GEN/tick_10msec_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/tick_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.050%)  route 0.157ns (42.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    U_TICK_GEN/clk_IBUF_BUFG
    SLICE_X30Y41         FDCE                                         r  U_TICK_GEN/tick_10msec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_TICK_GEN/tick_10msec_reg/Q
                         net (fo=3, routed)           0.157     1.766    U_DUT_CTR/tick_10msec
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.811 r  U_DUT_CTR/tick_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    U_DUT_CTR/p_0_in[0]
    SLICE_X31Y40         FDCE                                         r  U_DUT_CTR/tick_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.831     1.958    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  U_DUT_CTR/tick_count_reg[0]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X31Y40         FDCE (Hold_fdce_C_D)         0.091     1.552    U_DUT_CTR/tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   U_DUT_CTR/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   U_DUT_CTR/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   U_DUT_CTR/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   U_DUT_CTR/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40   U_DUT_CTR/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   U_DUT_CTR/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y40   U_DUT_CTR/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y39   U_DUT_CTR/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   U_DUT_CTR/bit_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   U_DUT_CTR/stop_out_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   U_DUT_CTR/sync_high_out_reg_lopt_replica_2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   U_TICK_GEN/tick_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   U_TICK_GEN/tick_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   U_TICK_GEN/tick_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   U_TICK_GEN/tick_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   U_TICK_GEN/tick_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   U_TICK_GEN/tick_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44   U_TICK_GEN/tick_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44   U_TICK_GEN/tick_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   U_DUT_CTR/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y39   U_DUT_CTR/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   U_DUT_CTR/data_bit_out_reg_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y35   U_DUT_CTR/data_sync_out_reg_lopt_replica_2/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X30Y35   U_DUT_CTR/idle_reg_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36   U_DUT_CTR/read_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y36   U_DUT_CTR/start_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y36   U_DUT_CTR/sync_high_out_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y36   U_DUT_CTR/sync_low_out_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y36   U_DUT_CTR/wait_state_reg_lopt_replica/C



