<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>PSIGNB/PSIGNW/PSIGND — Packed SIGN</title>
</head>
<body>
<h1 id="psignb-psignw-psignd---packed-sign">PSIGNB/PSIGNW/PSIGND — Packed SIGN</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32 bit Mode Support</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>0F 38 08 /r1PSIGNB mm1, mm2/m64</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSSE3</td>
	<td>Negate/zero/preserve packed byte integers in mm1 depending on the corresponding sign in mm2/m64.</td>
</tr>
<tr>
	<td>66 0F 38 08 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSSE3</td>
	<td>Negate/zero/preserve packed byte integers in PSIGNB xmm1, xmm2/m128xmm2/m128.</td>
</tr>
<tr>
	<td>0F 38 09 /r1</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSSE3</td>
	<td>Negate/zero/preserve packed word integers PSIGNW mm1, mm2/m64in mm2/m128.</td>
</tr>
<tr>
	<td>66 0F 38 09 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSSE3</td>
	<td>Negate/zero/preserve packed word integers PSIGNW xmm1, xmm2/m128in xmm2/m128.</td>
</tr>
<tr>
	<td>0F 38 0A /r1</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSSE3</td>
	<td>Negate/zero/preserve packed doubleword PSIGND mm1, mm2/m64corresponding sign in mm2/m128.</td>
</tr>
<tr>
	<td>66 0F 38 0A /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSSE3</td>
	<td>Negate/zero/preserve packed doubleword PSIGND xmm1, xmm2/m128corresponding sign in xmm2/m128.</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F38.WIG 08 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Negate/zero/preserve packed byte integers in VPSIGNB xmm1, xmm2, xmm3/m128xmm3/m128.</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F38.WIG 09 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Negate/zero/preserve packed word integers VPSIGNW xmm1, xmm2, xmm3/m128in xmm3/m128.</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F38.WIG 0A /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Negate/zero/preserve packed doubleword VPSIGND xmm1, xmm2, xmm3/m128corresponding sign in xmm3/m128.</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F38.WIG 08 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Negate packed byte integers in ymm2 if the VPSIGNB ymm1, ymm2, ymm3/m256than zero.</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F38.WIG 09 /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Negate packed 16-bit integers in ymm2 if the VPSIGNW ymm1, ymm2, ymm3/m256than zero.</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F38.WIG 0A /r</td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Negate packed doubleword integers in ymm2VPSIGND ymm1, ymm2, ymm3/m256less than zero.</td>
</tr>
</table>
<p class="notes">Notes: 1. See note in Section 2.4, “Instruction Exception Specification” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.</p>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>RVM</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>(V)PSIGNB/(V)PSIGNW/(V)PSIGND negates each data element of the destination operand (the first operand) if the signed integer value of the corresponding data element in the source operand (the second operand) is less than zero. If the signed integer value of a data element in the source operand is positive, the corresponding data element in the destination operand is unchanged. If a data element in the source operand is zero, the corresponding data element in the destination operand is set to zero.</p>
<p>(V)PSIGNB operates on signed bytes. (V)PSIGNW operates on 16-bit signed words. (V)PSIGND operates on signed 32-bit integers. When the source operand is a 128bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.</p>
<p>Legacy SSE instructions: Both operands can be MMX registers. In 64-bit mode, use the REX prefix to access additional registers. 128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD. VEX.256 encoded version: The first source and destination operands are YMM registers. The second source operand is an YMM register or a 256-bit memory location.</p>
<h2 id="operation">Operation</h2>
<pre>PSIGNB (with 64 bit operands)
  IF (SRC[7:0] &lt; 0 )
     DEST[7:0] ← Neg(DEST[7:0])
  ELSEIF (SRC[7:0] = 0 )
     DEST[7:0] ← 0
  ELSEIF (SRC[7:0] &gt; 0 )
     DEST[7:0] ← DEST[7:0]
  Repeat operation for 2nd through 7th bytes
  IF (SRC[63:56] &lt; 0 )
     DEST[63:56] ← Neg(DEST[63:56])
  ELSEIF (SRC[63:56] = 0 )
     DEST[63:56] ← 0
  ELSEIF (SRC[63:56] &gt; 0 )
     DEST[63:56] ← DEST[63:56]
PSIGNB (with 128 bit operands)
  IF (SRC[7:0] &lt; 0 )
     DEST[7:0] ← Neg(DEST[7:0])
  ELSEIF (SRC[7:0] = 0 )
     DEST[7:0] ← 0
  ELSEIF (SRC[7:0] &gt; 0 )
     DEST[7:0] ← DEST[7:0]
  Repeat operation for 2nd through 15th bytes
  IF (SRC[127:120] &lt; 0 )
     DEST[127:120] ← Neg(DEST[127:120])
  ELSEIF (SRC[127:120] = 0 )
     DEST[127:120] ← 0
  ELSEIF (SRC[127:120] &gt; 0 )
     DEST[127:120] ← DEST[127:120]
VPSIGNB (VEX.128 encoded version)
DEST[127:0] ←BYTE_SIGN(SRC1, SRC2)
DEST[VLMAX-1:128] ← 0
VPSIGNB (VEX.256 encoded version)
DEST[255:0] ←BYTE_SIGN_256b(SRC1, SRC2)
PSIGNW (with 64 bit operands)
  IF (SRC[15:0] &lt; 0 )
     DEST[15:0] ← Neg(DEST[15:0])
  ELSEIF (SRC[15:0] = 0 )
     DEST[15:0] ← 0
  ELSEIF (SRC[15:0] &gt; 0 )
     DEST[15:0] ← DEST[15:0]
Repeat operation for 2nd through 3rd words
  IF (SRC[63:48] &lt; 0 )
     DEST[63:48] ← Neg(DEST[63:48])
  ELSEIF (SRC[63:48] = 0 )
     DEST[63:48] ← 0
  ELSEIF (SRC[63:48] &gt; 0 )
     DEST[63:48] ← DEST[63:48]
PSIGNW (with 128 bit operands)
  IF (SRC[15:0] &lt; 0 )
     DEST[15:0] ← Neg(DEST[15:0])
  ELSEIF (SRC[15:0] = 0 )
     DEST[15:0] ← 0
  ELSEIF (SRC[15:0] &gt; 0 )
     DEST[15:0] ← DEST[15:0]
  Repeat operation for 2nd through 7th words
  IF (SRC[127:112] &lt; 0 )
     DEST[127:112] ← Neg(DEST[127:112])
  ELSEIF (SRC[127:112] = 0 )
     DEST[127:112] ← 0
  ELSEIF (SRC[127:112] &gt; 0 )
     DEST[127:112] ← DEST[127:112]
VPSIGNW (VEX.128 encoded version)
DEST[127:0] ←WORD_SIGN(SRC1, SRC2)
DEST[VLMAX-1:128] ← 0
VPSIGNW (VEX.256 encoded version)
DEST[255:0] ←WORD_SIGN(SRC1, SRC2)
PSIGND (with 64 bit operands)
  IF (SRC[31:0] &lt; 0 )
     DEST[31:0] ← Neg(DEST[31:0])
  ELSEIF (SRC[31:0] = 0 )
     DEST[31:0] ← 0
  ELSEIF (SRC[31:0] &gt; 0 )
     DEST[31:0] ← DEST[31:0]
  IF (SRC[63:32] &lt; 0 )
     DEST[63:32] ← Neg(DEST[63:32])
  ELSEIF (SRC[63:32] = 0 )
     DEST[63:32] ← 0
  ELSEIF (SRC[63:32] &gt; 0 )
     DEST[63:32] ← DEST[63:32]
PSIGND (with 128 bit operands)
  IF (SRC[31:0] &lt; 0 )
     DEST[31:0] ← Neg(DEST[31:0])
  ELSEIF (SRC[31:0] = 0 )
     DEST[31:0] ← 0
  ELSEIF (SRC[31:0] &gt; 0 )
     DEST[31:0] ← DEST[31:0]
  Repeat operation for 2nd through 3rd double words
  IF (SRC[127:96] &lt; 0 )
     DEST[127:96] ← Neg(DEST[127:96])
  ELSEIF (SRC[127:96] = 0 )
     DEST[127:96] ← 0
  ELSEIF (SRC[127:96] &gt; 0 )
     DEST[127:96] ← DEST[127:96]
VPSIGND (VEX.128 encoded version)
DEST[127:0] ←DWORD_SIGN(SRC1, SRC2)
DEST[VLMAX-1:128] ← 0
VPSIGND (VEX.256 encoded version)
DEST[255:0] ←DWORD_SIGN(SRC1, SRC2)
</pre>
<h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>PSIGNB:</td>
	<td>__m64 _mm_sign_pi8 (__m64 a, __m64 b)</td>
</tr>
<tr>
	<td>(V)PSIGNB:</td>
	<td>__m128i _mm_sign_epi8 (__m128i a, __m128i b)</td>
</tr>
<tr>
	<td>VPSIGNB:</td>
	<td>__m256i _mm256_sign_epi8 (__m256i a, __m256i b)</td>
</tr>
<tr>
	<td>PSIGNW:</td>
	<td>__m64 _mm_sign_pi16 (__m64 a, __m64 b)</td>
</tr>
<tr>
	<td>(V)PSIGNW:</td>
	<td>__m128i _mm_sign_epi16 (__m128i a, __m128i b)</td>
</tr>
<tr>
	<td>VPSIGNW:</td>
	<td>__m256i _mm256_sign_epi16 (__m256i a, __m256i b)</td>
</tr>
<tr>
	<td>PSIGND:</td>
	<td>__m64 _mm_sign_pi32 (__m64 a, __m64 b)</td>
</tr>
<tr>
	<td>(V)PSIGND:</td>
	<td>__m128i _mm_sign_epi32 (__m128i a, __m128i b)</td>
</tr>
<tr>
	<td>VPSIGND:</td>
	<td>__m256i _mm256_sign_epi32 (__m256i a, __m256i b)</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 4; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.L = 1.</td>
</tr>
</table>
</body>
</html>
