#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Tue Mar 19 02:00:35 2024
# Process ID: 31492
# Log file: C:/DSL4/Micrprocessor/Microprocessor/vivado.log
# Journal file: C:/DSL4/Micrprocessor/Microprocessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Mar 19 02:10:01 2024] Launched impl_1...
Run output will be captured here: C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Wrapper_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Wrapper_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/imports/new/TENHz_Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TENHz_Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/imports/new/IRTransmitterSM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRTransmitterSM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
WARNING: [VRFC 10-756] identifier CurrRegA is used before its declaration [C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v:45]
WARNING: [VRFC 10-756] identifier CurrRegB is used before its declaration [C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v:46]
WARNING: [VRFC 10-756] identifier CurrProgCounter is used before its declaration [C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/imports/new/New_Top_Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module New_Top_Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Top_Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sim_1/new/Top_Wrapper_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Wrapper_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 575efbc4d8f14f439248616ac42933e4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Wrapper_TB_behav xil_defaultlib.Top_Wrapper_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TENHz_Counter2
Compiling module xil_defaultlib.IRTransmitterSM2
Compiling module xil_defaultlib.New_Top_Wrapper
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Wrapper
Compiling module xil_defaultlib.Top_Wrapper_TB
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Top_Wrapper_TB_behav

****** Webtalk v2015.2.1 (64-bit)
  **** SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/xsim.dir/Top_Wrapper_TB_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 242557095 -regid "212552497_0_0_864" -xml C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/xsim.dir/Top_..."
    (file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/xsim.dir/Top_Wrapper_TB_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 19 02:11:47 2024...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Wrapper_TB_behav -key {Behavioral:sim_1:Functional:Top_Wrapper_TB} -tclbatch {Top_Wrapper_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Top_Wrapper_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Wrapper_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 903.996 ; gain = 0.000
run 500 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 903.996 ; gain = 0.000
run 500 ms
run: Time (s): cpu = 00:00:25 ; elapsed = 00:03:41 . Memory (MB): peak = 903.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Mar 19 02:23:12 2024] Launched synth_1...
Run output will be captured here: C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.runs/synth_1/runme.log
[Tue Mar 19 02:23:12 2024] Launched impl_1...
Run output will be captured here: C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Wrapper_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Wrapper_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/imports/new/TENHz_Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TENHz_Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/imports/new/IRTransmitterSM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRTransmitterSM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
WARNING: [VRFC 10-756] identifier CurrRegA is used before its declaration [C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v:45]
WARNING: [VRFC 10-756] identifier CurrRegB is used before its declaration [C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v:46]
WARNING: [VRFC 10-756] identifier CurrProgCounter is used before its declaration [C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/imports/new/New_Top_Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module New_Top_Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Top_Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sim_1/new/Top_Wrapper_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Wrapper_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 575efbc4d8f14f439248616ac42933e4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Wrapper_TB_behav xil_defaultlib.Top_Wrapper_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TENHz_Counter2
Compiling module xil_defaultlib.IRTransmitterSM2
Compiling module xil_defaultlib.New_Top_Wrapper
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Wrapper
Compiling module xil_defaultlib.Top_Wrapper_TB
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Top_Wrapper_TB_behav

****** Webtalk v2015.2.1 (64-bit)
  **** SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/xsim.dir/Top_Wrapper_TB_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1308074160 -regid "212552497_0_0_864" -xml C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/xsim.dir/Top..."
    (file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/xsim.dir/Top_Wrapper_TB_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 19 02:24:07 2024...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Wrapper_TB_behav -key {Behavioral:sim_1:Functional:Top_Wrapper_TB} -tclbatch {Top_Wrapper_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Top_Wrapper_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Complete_Demo_ROM.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Wrapper_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 906.500 ; gain = 0.000
run 600 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:39 . Memory (MB): peak = 906.500 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Mar 19 02:27:00 2024] Launched impl_1...
Run output will be captured here: C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Wrapper_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Wrapper_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/imports/new/TENHz_Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TENHz_Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/imports/new/IRTransmitterSM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRTransmitterSM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
WARNING: [VRFC 10-756] identifier CurrRegA is used before its declaration [C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v:45]
WARNING: [VRFC 10-756] identifier CurrRegB is used before its declaration [C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v:46]
WARNING: [VRFC 10-756] identifier CurrProgCounter is used before its declaration [C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/imports/new/New_Top_Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module New_Top_Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Top_Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sim_1/new/Top_Wrapper_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Wrapper_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 575efbc4d8f14f439248616ac42933e4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Wrapper_TB_behav xil_defaultlib.Top_Wrapper_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TENHz_Counter2
Compiling module xil_defaultlib.IRTransmitterSM2
Compiling module xil_defaultlib.New_Top_Wrapper
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Wrapper
Compiling module xil_defaultlib.Top_Wrapper_TB
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Top_Wrapper_TB_behav

****** Webtalk v2015.2.1 (64-bit)
  **** SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/xsim.dir/Top_Wrapper_TB_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3060745440 -regid "212552497_0_0_864" -xml C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/xsim.dir/Top..."
    (file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/xsim.dir/Top_Wrapper_TB_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 19 02:27:46 2024...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Wrapper_TB_behav -key {Behavioral:sim_1:Functional:Top_Wrapper_TB} -tclbatch {Top_Wrapper_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Top_Wrapper_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Complete_Demo_ROM.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Wrapper_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 906.500 ; gain = 0.000
run 600 ms
run: Time (s): cpu = 00:00:27 ; elapsed = 00:03:44 . Memory (MB): peak = 906.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Mar 19 02:32:29 2024] Launched synth_1...
Run output will be captured here: C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.runs/synth_1/runme.log
[Tue Mar 19 02:32:29 2024] Launched impl_1...
Run output will be captured here: C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Top_Wrapper_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav'
"xvlog -m64 --relax -prj Top_Wrapper_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/imports/new/TENHz_Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TENHz_Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/imports/new/IRTransmitterSM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRTransmitterSM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
WARNING: [VRFC 10-756] identifier CurrRegA is used before its declaration [C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v:45]
WARNING: [VRFC 10-756] identifier CurrRegB is used before its declaration [C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v:46]
WARNING: [VRFC 10-756] identifier CurrProgCounter is used before its declaration [C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Processor.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/imports/new/New_Top_Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module New_Top_Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Top_Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sim_1/new/Top_Wrapper_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Wrapper_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 575efbc4d8f14f439248616ac42933e4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Wrapper_TB_behav xil_defaultlib.Top_Wrapper_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TENHz_Counter2
Compiling module xil_defaultlib.IRTransmitterSM2
Compiling module xil_defaultlib.New_Top_Wrapper
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Top_Wrapper
Compiling module xil_defaultlib.Top_Wrapper_TB
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Top_Wrapper_TB_behav

****** Webtalk v2015.2.1 (64-bit)
  **** SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/xsim.dir/Top_Wrapper_TB_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 487946677 -regid "212552497_0_0_864" -xml C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/xsim.dir/Top_..."
    (file "C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/xsim.dir/Top_Wrapper_TB_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 19 02:33:25 2024...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Wrapper_TB_behav -key {Behavioral:sim_1:Functional:Top_Wrapper_TB} -tclbatch {Top_Wrapper_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Top_Wrapper_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/DSL4/Micrprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Complete_Demo_ROM.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Wrapper_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 906.500 ; gain = 0.000
run 6 s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command failed: Simulator command interrupted.

Simulation engine not responding
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
run: Time (s): cpu = 00:00:52 ; elapsed = 00:17:54 . Memory (MB): peak = 935.773 ; gain = 0.527
INFO: [Common 17-344] 'run' was cancelled
close_sim
