{
    "example": "Loop Reorder for better Performance",
    "overview": [
        "This is a simple example of matrix multiplication (Row x Col) to demonstrate how to achieve better pipeline II factor by loop reordering."
    ],
    "key_concepts": [ "Kernel Optimization", "Loop reorder to improve II"],
    "keywords": ["xcl_pipeline_loop", "xcl_array_partition(complete, 2)"],
    "board": ["Alpha Data ADM-PCIE-7V3", "Alpha Data ADM-PCIE-KU3","Xilinx KU115"],
    "em_cmd": "./host",
    "hw_cmd": "../../../utility/nimbix/nimbix-run.py -- ./host",
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "DEC2016",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        }
    ]
}
