INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_2/Basic/Lab2_Majority/Lab2_Majority.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-311] analyzing module Not
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_2/Basic/Lab2_Majority/Majority_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Majority_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_2/Basic/Lab2_Majority/Lab2_Majority.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
