<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>






<register_page>
  <registers>
    <register is_register="True" is_internal="False" is_banked="False" is_optional="False" is_stub_entry="False">
      <reg_short_name>PMDEVARCH</reg_short_name>
      <reg_long_name>Performance Monitors Device Architecture register</reg_long_name>
      
  <reg_address
      external_access="True"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>PMU</reg_component>
    <reg_offset><hexnumber>0xFBC</hexnumber></reg_offset>
    <reg_instance>PMDEVARCH</reg_instance>
    <reg_access>
        
        <reg_access_state>
            <reg_access_level>When ARMv8.3-DoPD is not implemented or IsCorePowered()</reg_access_level>
            <reg_access_type>RO</reg_access_type>
        </reg_access_state>
        
        <reg_access_state>
            <reg_access_type>ERROR</reg_access_type>
        </reg_access_state>
    </reg_access>
</reg_address>

          <reg_reset_value></reg_reset_value>
      <reg_mappings>
      </reg_mappings>
      <reg_purpose>
        
    
      <purpose_text>
        <para>Identifies the programmers' model architecture of the Performance Monitor component.</para>
      </purpose_text>

      </reg_purpose>
      <reg_groups>
          <reg_group>Performance Monitors registers</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>If ARMv8.3-DoPD is implemented, this register is in the Core power domain. If ARMv8.3-DoPD is not implemented, this register is in the Debug power domain.</para>
      </configuration_text>

      </reg_configuration>
      <reg_attributes>
          <attributes_text>
            <para>PMDEVARCH is a 32-bit register.</para>
          </attributes_text>
      </reg_attributes>
      <reg_fieldsets>
        





  <fields length="32">
    <text_before_fields>
      
  

    </text_before_fields>
    
        <field
           id="ARCHITECT_31_21"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>ARCHITECT</field_name>
          <field_msb>31</field_msb>
          <field_lsb>21</field_lsb>
          <field_description order="before">
          
  <para>Defines the architecture of the component. For Performance Monitors, this is Arm Limited.</para>
<para>Bits [31:28] are the JEP106 continuation code, <hexnumber>0x4</hexnumber>.</para>
<para>Bits [27:21] are the JEP106 ID code, <hexnumber>0x3B</hexnumber>.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="PRESENT_20_20"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>PRESENT</field_name>
          <field_msb>20</field_msb>
          <field_lsb>20</field_lsb>
          <field_description order="before">
          
  <para>When set to 1, indicates that the DEVARCH is present.</para>
<para>This field is 1 in Armv8.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="REVISION_19_16"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>REVISION</field_name>
          <field_msb>19</field_msb>
          <field_lsb>16</field_lsb>
          <field_description order="before">
          
  <para>Defines the architecture revision. For architectures defined by Arm this is the minor revision.</para>
<para>For Performance Monitors, the revision defined by Armv8 is <hexnumber>0x0</hexnumber>.</para>
<para>All other values are reserved.</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
        <field
           id="ARCHID_15_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>ARCHID</field_name>
          <field_msb>15</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
          
  <para>Defines this part to be an Armv8 debug component. For architectures defined by Arm this is further subdivided.</para>
<para>For Performance Monitors:</para>
<list type="unordered">
<listitem><content>Bits [15:12] are the architecture version, <hexnumber>0x2</hexnumber>.</content>
</listitem><listitem><content>Bits [11:0] are the architecture part number, <hexnumber>0xA16</hexnumber>.</content>
</listitem></list>
<para>This corresponds to Performance Monitors architecture version PMUv3.</para>
<note><para>The PMUv3 memory-mapped programmers' model can be used by devices other than Armv8 processors. Software must determine whether the PMU is attached to an Armv8 processor by using the <register_link state="ext" id="ext-pmdevaff0.xml">PMDEVAFF0</register_link> and <register_link state="ext" id="ext-pmdevaff1.xml">PMDEVAFF1</register_link> registers to discover the <xref browsertext="affinity" filename="D_the_performance_monitors_Extension.fm" linkend="BABIJFGF"></xref> of the PMU to any Armv8 processors.</para></note>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  

          </field_description>
          <field_resets>
  
  
</field_resets>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <reg_fieldset length="32">
      
        <fieldat id="ARCHITECT_31_21" msb="31" lsb="21"/>
        <fieldat id="PRESENT_20_20" msb="20" lsb="20"/>
        <fieldat id="REVISION_19_16" msb="19" lsb="16"/>
        <fieldat id="ARCHID_15_0" msb="15" lsb="0"/>
    </reg_fieldset>

      </reg_fieldsets>
      


<access_mechanisms>
  


</access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</timestamp>
</register_page>