Three-stage pipelined logic circuit