
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.47

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.48 source latency first_write_done$_DFFE_PN0P_/CLK ^
  -0.50 target latency tx_data[14]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.02 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.13    0.92    1.12 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net170 (net)
                  0.13    0.00    1.12 ^ input101/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.17    0.32    0.27    1.39 ^ input101/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net102 (net)
                  0.32    0.00    1.39 ^ state[0]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  1.39   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.43    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16    0.35 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00    0.35 ^ clkbuf_3_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.11    0.07    0.13    0.48 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00    0.48 ^ state[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.48   clock reconvergence pessimism
                          0.04    0.52   library removal time
                                  0.52   data required time
-----------------------------------------------------------------------------
                                  0.52   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  0.87   slack (MET)


Startpoint: router_out_data[8] (input port clocked by core_clock)
Endpoint: mem_rdata[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v router_out_data[8] (in)
                                         router_out_data[8] (net)
                  0.00    0.00    0.20 v input98/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.21    0.41 v input98/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net99 (net)
                  0.21    0.00    0.41 v _331_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.23    0.64 v _331_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _049_ (net)
                  0.07    0.00    0.64 v mem_rdata[8]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.43    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.16    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.09    0.00    0.35 ^ clkbuf_3_6__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.19    0.09    0.15    0.50 ^ clkbuf_3_6__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6__leaf_clk (net)
                  0.09    0.00    0.50 ^ mem_rdata[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.50   clock reconvergence pessimism
                          0.05    0.56   library hold time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_data[20]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.13    0.92    1.12 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net170 (net)
                  0.13    0.00    1.12 ^ input101/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.17    0.32    0.27    1.39 ^ input101/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net102 (net)
                  0.32    0.00    1.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    72    1.32    0.48    0.37    1.76 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.49    0.03    1.79 ^ tx_data[20]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.79   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.18    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.43    0.17    0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00   10.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16   10.35 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00   10.35 ^ clkbuf_3_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.11    0.07    0.13   10.48 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.48 ^ tx_data[20]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                         -0.02   10.47   library recovery time
                                 10.47   data required time
-----------------------------------------------------------------------------
                                 10.47   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  8.68   slack (MET)


Startpoint: tx_valid$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[18]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.43    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16    0.35 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00    0.35 ^ clkbuf_3_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.11    0.07    0.13    0.48 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00    0.48 ^ tx_valid$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     6    0.15    0.31    0.67    1.15 ^ tx_valid$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net168 (net)
                  0.31    0.00    1.15 ^ _222_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.05    0.19    0.25    1.40 ^ _222_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _082_ (net)
                  0.19    0.00    1.40 ^ _234_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     3    0.05    0.18    0.14    1.54 v _234_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _093_ (net)
                  0.18    0.00    1.54 v _236_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     5    0.28    1.40    0.86    2.40 ^ _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _095_ (net)
                  1.40    0.00    2.40 ^ _373_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.38    0.26    0.24    2.64 ^ _373_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _176_ (net)
                  0.26    0.01    2.65 ^ _378_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    2.88 v _378_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _061_ (net)
                  0.08    0.00    2.88 v tx_data[18]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.88   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.18    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.43    0.17    0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00   10.19 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16   10.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.09    0.00   10.35 ^ clkbuf_3_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.07    0.06    0.12   10.47 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2__leaf_clk (net)
                  0.06    0.00   10.48 ^ tx_data[18]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.48   clock reconvergence pessimism
                         -0.12   10.36   library setup time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.47   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_data[20]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.13    0.92    1.12 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net170 (net)
                  0.13    0.00    1.12 ^ input101/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.17    0.32    0.27    1.39 ^ input101/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net102 (net)
                  0.32    0.00    1.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    72    1.32    0.48    0.37    1.76 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.49    0.03    1.79 ^ tx_data[20]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.79   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.18    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.43    0.17    0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00   10.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16   10.35 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00   10.35 ^ clkbuf_3_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.11    0.07    0.13   10.48 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.48 ^ tx_data[20]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.48   clock reconvergence pessimism
                         -0.02   10.47   library recovery time
                                 10.47   data required time
-----------------------------------------------------------------------------
                                 10.47   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  8.68   slack (MET)


Startpoint: tx_valid$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[18]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.43    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16    0.35 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00    0.35 ^ clkbuf_3_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.11    0.07    0.13    0.48 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00    0.48 ^ tx_valid$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     6    0.15    0.31    0.67    1.15 ^ tx_valid$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net168 (net)
                  0.31    0.00    1.15 ^ _222_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.05    0.19    0.25    1.40 ^ _222_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _082_ (net)
                  0.19    0.00    1.40 ^ _234_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     3    0.05    0.18    0.14    1.54 v _234_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _093_ (net)
                  0.18    0.00    1.54 v _236_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     5    0.28    1.40    0.86    2.40 ^ _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _095_ (net)
                  1.40    0.00    2.40 ^ _373_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.38    0.26    0.24    2.64 ^ _373_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _176_ (net)
                  0.26    0.01    2.65 ^ _378_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    2.88 v _378_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _061_ (net)
                  0.08    0.00    2.88 v tx_data[18]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.88   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.18    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.43    0.17    0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00   10.19 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16   10.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.09    0.00   10.35 ^ clkbuf_3_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.07    0.06    0.12   10.47 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2__leaf_clk (net)
                  0.06    0.00   10.48 ^ tx_data[18]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.48   clock reconvergence pessimism
                         -0.12   10.36   library setup time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.47   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.3976645469665527

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4992

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2615782618522644

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9702

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: tx_valid$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[18]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.35 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.48 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ tx_valid$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.67    1.15 ^ tx_valid$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.25    1.40 ^ _222_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.14    1.54 v _234_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
   0.86    2.40 ^ _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.24    2.64 ^ _373_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.24    2.88 v _378_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.88 v tx_data[18]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.88   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16   10.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13   10.47 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.48 ^ tx_data[18]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.48   clock reconvergence pessimism
  -0.12   10.36   library setup time
          10.36   data required time
---------------------------------------------------------
          10.36   data required time
          -2.88   data arrival time
---------------------------------------------------------
           7.47   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem_rdata[21]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem_rdata[21]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.48 ^ clkbuf_3_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ mem_rdata[21]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.86 v mem_rdata[21]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    1.06 v _313_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.06 v mem_rdata[21]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.06   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.48 ^ clkbuf_3_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ mem_rdata[21]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.48   clock reconvergence pessimism
   0.05    0.53   library hold time
           0.53   data required time
---------------------------------------------------------
           0.53   data required time
          -1.06   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.4815

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.4817

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.8824

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.4727

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
259.252706

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.33e-02   2.13e-03   4.30e-08   1.55e-02  26.8%
Combinational          1.78e-02   8.69e-03   8.69e-08   2.65e-02  45.8%
Clock                  9.79e-03   6.03e-03   2.07e-07   1.58e-02  27.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   1.68e-02   3.37e-07   5.78e-02 100.0%
                          70.8%      29.2%       0.0%
