############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
Please generate the verilog RTL code according to the following description and header information:
problem description:
Given a 100-bit input vector [99:0], reverse its bit ordering.
RTL header:
module top_module (
	input [99:0] in,
	output reg [99:0] out
);

please only reply verilog codes. reply_format:
```verilog
your_code_here...
```


########## assistant ##########
```verilog
module top_module (
    input [99:0] in,
    output reg [99:0] out
);
    integer i;
    always @* begin
        out = 0; // Initialize the output
        for (i = 0; i < 100; i = i + 1) begin
            out[i] = in[99 - i]; // Reverse the bit ordering
        end
    end
endmodule
```

