#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026a1053a0c0 .scope module, "alu_tb" "alu_tb" 2 1;
 .timescale 0 0;
v0000026a105326c0_0 .var "A", 5 0;
v0000026a10533020_0 .var "B", 5 0;
v0000026a10532760_0 .var "OP", 1 0;
v0000026a10532440_0 .net "R", 5 0, L_0000026a105dc3c0;  1 drivers
v0000026a105330c0_0 .net "alu_flag", 0 0, L_0000026a105d9450;  1 drivers
S_0000026a1053a250 .scope module, "uut" "ALU" 2 7, 3 1 0, S_0000026a1053a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /INPUT 6 "B";
    .port_info 2 /INPUT 2 "OP";
    .port_info 3 /OUTPUT 6 "R";
    .port_info 4 /OUTPUT 1 "alu_flag";
L_0000026a105dc3c0 .functor BUFZ 6, v0000026a10532ee0_0, C4<000000>, C4<000000>, C4<000000>;
v0000026a10532a80_0 .net "A", 5 0, v0000026a105326c0_0;  1 drivers
v0000026a10532b20_0 .net "B", 5 0, v0000026a10533020_0;  1 drivers
v0000026a10532bc0_0 .net "CF_ADD", 0 0, L_0000026a10532260;  1 drivers
v0000026a10532c60_0 .net "OP", 1 0, v0000026a10532760_0;  1 drivers
v0000026a10532da0_0 .net "R", 5 0, L_0000026a105dc3c0;  alias, 1 drivers
v0000026a10532e40_0 .net "R_ADD", 5 0, L_0000026a10532300;  1 drivers
v0000026a105323a0_0 .net "XOR", 5 0, L_0000026a105dc430;  1 drivers
L_0000026a105910c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026a10532f80_0 .net/2u *"_ivl_2", 5 0, L_0000026a105910c8;  1 drivers
v0000026a10532620_0 .net "alu_flag", 0 0, L_0000026a105d9450;  alias, 1 drivers
v0000026a10532ee0_0 .var "result", 5 0;
E_0000026a105291e0 .event anyedge, v0000026a10532c60_0, v0000026a10537910_0, v0000026a105329e0_0;
L_0000026a105d9450 .cmp/gt 6, v0000026a10532ee0_0, L_0000026a105910c8;
S_0000026a105376e0 .scope module, "ADD_SUB1" "ALU_ADD_SUB_Nbit" 3 14, 4 1 0, S_0000026a1053a250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /INPUT 6 "B";
    .port_info 2 /OUTPUT 6 "R";
    .port_info 3 /OUTPUT 1 "CF";
v0000026a104e7230_0 .net "A", 5 0, v0000026a105326c0_0;  alias, 1 drivers
v0000026a104e7470_0 .net "B", 5 0, v0000026a10533020_0;  alias, 1 drivers
v0000026a10537870_0 .net "CF", 0 0, L_0000026a10532260;  alias, 1 drivers
v0000026a10537910_0 .net "R", 5 0, L_0000026a10532300;  alias, 1 drivers
L_0000026a10591080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026a104e6e50_0 .net *"_ivl_10", 0 0, L_0000026a10591080;  1 drivers
v0000026a105379b0_0 .net *"_ivl_11", 6 0, L_0000026a105d93b0;  1 drivers
v0000026a10537a50_0 .net *"_ivl_3", 6 0, L_0000026a105324e0;  1 drivers
L_0000026a10591038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026a10529660_0 .net *"_ivl_6", 0 0, L_0000026a10591038;  1 drivers
v0000026a10532d00_0 .net *"_ivl_7", 6 0, L_0000026a10532800;  1 drivers
L_0000026a10532260 .part L_0000026a105d93b0, 6, 1;
L_0000026a10532300 .part L_0000026a105d93b0, 0, 6;
L_0000026a105324e0 .concat [ 6 1 0 0], v0000026a105326c0_0, L_0000026a10591038;
L_0000026a10532800 .concat [ 6 1 0 0], v0000026a10533020_0, L_0000026a10591080;
L_0000026a105d93b0 .arith/sum 7, L_0000026a105324e0, L_0000026a10532800;
S_0000026a10529700 .scope module, "OR_XOR_AND1" "OR_XOR_AND_Nbit" 3 16, 5 1 0, S_0000026a1053a250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /INPUT 6 "B";
    .port_info 2 /OUTPUT 6 "R";
L_0000026a1053c0c0 .functor OR 6, v0000026a105326c0_0, v0000026a10533020_0, C4<000000>, C4<000000>;
L_0000026a1053c210 .functor AND 6, v0000026a105326c0_0, v0000026a10533020_0, C4<111111>, C4<111111>;
L_0000026a105dc430 .functor XOR 6, L_0000026a1053c0c0, L_0000026a1053c210, C4<000000>, C4<000000>;
v0000026a105328a0_0 .net "A", 5 0, v0000026a105326c0_0;  alias, 1 drivers
v0000026a10532940_0 .net "B", 5 0, v0000026a10533020_0;  alias, 1 drivers
v0000026a105329e0_0 .net "R", 5 0, L_0000026a105dc430;  alias, 1 drivers
v0000026a10533160_0 .net *"_ivl_0", 5 0, L_0000026a1053c0c0;  1 drivers
v0000026a10532580_0 .net *"_ivl_2", 5 0, L_0000026a1053c210;  1 drivers
    .scope S_0000026a1053a250;
T_0 ;
    %wait E_0000026a105291e0;
    %load/vec4 v0000026a10532c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000026a10532ee0_0, 0, 6;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v0000026a10532e40_0;
    %store/vec4 v0000026a10532ee0_0, 0, 6;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0000026a105323a0_0;
    %store/vec4 v0000026a10532ee0_0, 0, 6;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026a1053a0c0;
T_1 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000026a105326c0_0, 0, 6;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000026a10533020_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026a10532760_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000026a105326c0_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000026a10533020_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026a10532760_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0000026a105326c0_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000026a10533020_0, 0, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026a10532760_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0000026a105326c0_0, 0, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000026a10533020_0, 0, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026a10532760_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0000026a105326c0_0, 0, 6;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0000026a10533020_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026a10532760_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000026a105326c0_0, 0, 6;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0000026a10533020_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026a10532760_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000026a1053a0c0;
T_2 ;
    %vpi_call 2 41 "$monitor", "Time=%0t A=%b B=%b OP=%b -> R=%b alu_flag=%b", $time, v0000026a105326c0_0, v0000026a10533020_0, v0000026a10532760_0, v0000026a10532440_0, v0000026a105330c0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "add.v";
    "or_xor_and.v";
