# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../reg_universal.srcs/sources_1/new/reg_uni.vhd" \

# Do not sort compile order
nosort
