<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p77" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_77{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_77{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_77{left:656px;bottom:1141px;letter-spacing:-0.14px;}
#t4_77{left:70px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-1.08px;}
#t5_77{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_77{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_77{left:70px;bottom:1030px;letter-spacing:-0.17px;}
#t8_77{left:70px;bottom:1005px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t9_77{left:70px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_77{left:70px;bottom:972px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tb_77{left:70px;bottom:922px;letter-spacing:-0.09px;}
#tc_77{left:156px;bottom:922px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#td_77{left:70px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#te_77{left:70px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_77{left:70px;bottom:864px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_77{left:70px;bottom:847px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_77{left:70px;bottom:823px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_77{left:70px;bottom:806px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#tj_77{left:70px;bottom:789px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tk_77{left:70px;bottom:772px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_77{left:70px;bottom:748px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_77{left:70px;bottom:689px;letter-spacing:0.12px;}
#tn_77{left:152px;bottom:689px;letter-spacing:0.16px;word-spacing:0.01px;}
#to_77{left:70px;bottom:665px;letter-spacing:-0.13px;word-spacing:-0.83px;}
#tp_77{left:70px;bottom:648px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_77{left:70px;bottom:632px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tr_77{left:70px;bottom:615px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_77{left:70px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tt_77{left:70px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#tu_77{left:70px;bottom:549px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tv_77{left:70px;bottom:532px;letter-spacing:-0.24px;word-spacing:-1.05px;}
#tw_77{left:70px;bottom:515px;letter-spacing:-0.16px;word-spacing:-1.17px;}
#tx_77{left:70px;bottom:499px;letter-spacing:-0.27px;word-spacing:-0.35px;}
#ty_77{left:70px;bottom:474px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tz_77{left:70px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t10_77{left:70px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_77{left:70px;bottom:416px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t12_77{left:70px;bottom:399px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_77{left:70px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_77{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_77{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_77{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_77{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_77{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts77" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg77Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg77" style="-webkit-user-select: none;"><object width="935" height="1210" data="77/77.svg" type="image/svg+xml" id="pdf77" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_77" class="t s1_77">Vol. 1 </span><span id="t2_77" class="t s1_77">3-15 </span>
<span id="t3_77" class="t s2_77">BASIC EXECUTION ENVIRONMENT </span>
<span id="t4_77" class="t s3_77">segment. Unlike the CS register, the SS register can be loaded explicitly, which permits application programs to set </span>
<span id="t5_77" class="t s3_77">up multiple stacks and switch among them. </span>
<span id="t6_77" class="t s3_77">See Section 3.3, “Memory Organization,” for an overview of how the segment registers are used in real-address </span>
<span id="t7_77" class="t s3_77">mode. </span>
<span id="t8_77" class="t s3_77">The four segment registers CS, DS, SS, and ES are the same as the segment registers found in the Intel 8086 and </span>
<span id="t9_77" class="t s3_77">Intel 286 processors and the FS and GS registers were introduced into the IA-32 Architecture with the Intel386™ </span>
<span id="ta_77" class="t s3_77">family of processors. </span>
<span id="tb_77" class="t s4_77">3.4.2.1 </span><span id="tc_77" class="t s4_77">Segment Registers in 64-Bit Mode </span>
<span id="td_77" class="t s3_77">In 64-bit mode: CS, DS, ES, SS are treated as if each segment base is 0, regardless of the value of the associated </span>
<span id="te_77" class="t s3_77">segment descriptor base. This creates a flat address space for code, data, and stack. FS and GS are exceptions. </span>
<span id="tf_77" class="t s3_77">Both segment registers may be used as additional base registers in linear address calculations (in the addressing </span>
<span id="tg_77" class="t s3_77">of local data and certain operating system data structures). </span>
<span id="th_77" class="t s3_77">Even though segmentation is generally disabled, segment register loads may cause the processor to perform </span>
<span id="ti_77" class="t s3_77">segment access assists. During these activities, enabled processors will still perform most of the legacy checks on </span>
<span id="tj_77" class="t s3_77">loaded values (even if the checks are not applicable in 64-bit mode). Such checks are needed because a segment </span>
<span id="tk_77" class="t s3_77">register loaded in 64-bit mode may be used by an application running in compatibility mode. </span>
<span id="tl_77" class="t s3_77">Limit checks for CS, DS, ES, SS, FS, and GS are disabled in 64-bit mode. </span>
<span id="tm_77" class="t s5_77">3.4.3 </span><span id="tn_77" class="t s5_77">EFLAGS Register </span>
<span id="to_77" class="t s3_77">The 32-bit EFLAGS register contains a group of status flags, a control flag, and a group of system flags. Figure 3-8 </span>
<span id="tp_77" class="t s3_77">defines the flags within this register. Following initialization of the processor (either by asserting the RESET pin or </span>
<span id="tq_77" class="t s3_77">the INIT pin), the state of the EFLAGS register is 00000002H. Bits 1, 3, 5, 15, and 22 through 31 of this register </span>
<span id="tr_77" class="t s3_77">are reserved. Software should not use or depend on the states of any of these bits. </span>
<span id="ts_77" class="t s3_77">Some of the flags in the EFLAGS register can be modified directly, using special-purpose instructions (described in </span>
<span id="tt_77" class="t s3_77">the following sections). There are no instructions that allow the whole register to be examined or modified directly. </span>
<span id="tu_77" class="t s3_77">The following instructions can be used to move groups of flags to and from the procedure stack or the EAX register: </span>
<span id="tv_77" class="t s3_77">LAHF, SAHF, PUSHF, PUSHFD, POPF, and POPFD. After the contents of the EFLAGS register have been transferred to </span>
<span id="tw_77" class="t s3_77">the procedure stack or EAX register, the flags can be examined and modified using the processor’s bit manipulation </span>
<span id="tx_77" class="t s3_77">instructions (BT, BTS, BTR, and BTC). </span>
<span id="ty_77" class="t s3_77">When suspending a task (using the processor’s multitasking facilities), the processor automatically saves the state </span>
<span id="tz_77" class="t s3_77">of the EFLAGS register in the task state segment (TSS) for the task being suspended. When binding itself to a new </span>
<span id="t10_77" class="t s3_77">task, the processor loads the EFLAGS register with data from the new task’s TSS. </span>
<span id="t11_77" class="t s3_77">When a call is made to an interrupt or exception handler procedure, the processor automatically saves the state of </span>
<span id="t12_77" class="t s3_77">the EFLAGS registers on the procedure stack. When an interrupt or exception is handled with a task switch, the </span>
<span id="t13_77" class="t s3_77">state of the EFLAGS register is saved in the TSS for the task being suspended. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
