[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/MultiIndexBind/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/MultiIndexBind/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<161> s<160> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<PreDecodeStage> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:22>
n<> u<4> t<Port> p<5> l<1:23> el<1:23>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:22> el<1:24>
n<> u<6> t<Module_nonansi_header> p<158> c<2> s<34> l<1:1> el<1:25>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<4:14> el<4:19>
n<3> u<8> t<IntConst> p<9> l<4:21> el<4:22>
n<> u<9> t<Primary_literal> p<10> c<8> l<4:21> el<4:22>
n<> u<10> t<Constant_primary> p<11> c<9> l<4:21> el<4:22>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<4:21> el<4:22>
n<0> u<12> t<IntConst> p<13> l<4:23> el<4:24>
n<> u<13> t<Primary_literal> p<14> c<12> l<4:23> el<4:24>
n<> u<14> t<Constant_primary> p<15> c<13> l<4:23> el<4:24>
n<> u<15> t<Constant_expression> p<16> c<14> l<4:23> el<4:24>
n<> u<16> t<Constant_range> p<17> c<11> l<4:21> el<4:24>
n<> u<17> t<Packed_dimension> p<18> c<16> l<4:20> el<4:25>
n<> u<18> t<Enum_base_type> p<25> c<7> s<24> l<4:14> el<4:25>
n<AC_ADD> u<19> t<StringConst> p<24> s<23> l<6:5> el<6:11>
n<4'b0000> u<20> t<IntConst> p<21> l<6:15> el<6:22>
n<> u<21> t<Primary_literal> p<22> c<20> l<6:15> el<6:22>
n<> u<22> t<Constant_primary> p<23> c<21> l<6:15> el<6:22>
n<> u<23> t<Constant_expression> p<24> c<22> l<6:15> el<6:22>
n<> u<24> t<Enum_name_declaration> p<25> c<19> l<6:5> el<6:22>
n<> u<25> t<Data_type> p<27> c<18> s<26> l<4:9> el<7:2>
n<IntALU_Code> u<26> t<StringConst> p<27> l<7:3> el<7:14>
n<> u<27> t<Type_declaration> p<28> c<25> l<4:1> el<7:15>
n<> u<28> t<Data_declaration> p<29> c<27> l<4:1> el<7:15>
n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<4:1> el<7:15>
n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<4:1> el<7:15>
n<> u<31> t<Module_common_item> p<32> c<30> l<4:1> el<7:15>
n<> u<32> t<Module_or_generate_item> p<33> c<31> l<4:1> el<7:15>
n<> u<33> t<Non_port_module_item> p<34> c<32> l<4:1> el<7:15>
n<> u<34> t<Module_item> p<158> c<33> s<54> l<4:1> el<7:15>
n<> u<35> t<Struct_keyword> p<36> l<9:9> el<9:15>
n<> u<36> t<Struct_union> p<45> c<35> s<37> l<9:9> el<9:15>
n<> u<37> t<Packed_keyword> p<45> s<44> l<9:16> el<9:22>
n<IntALU_Code> u<38> t<StringConst> p<39> l<11:5> el<11:16>
n<> u<39> t<Data_type> p<40> c<38> l<11:5> el<11:16>
n<> u<40> t<Data_type_or_void> p<44> c<39> s<43> l<11:5> el<11:16>
n<aluCode> u<41> t<StringConst> p<42> l<11:17> el<11:24>
n<> u<42> t<Variable_decl_assignment> p<43> c<41> l<11:17> el<11:24>
n<> u<43> t<List_of_variable_decl_assignments> p<44> c<42> l<11:17> el<11:24>
n<> u<44> t<Struct_union_member> p<45> c<40> l<11:5> el<11:25>
n<> u<45> t<Data_type> p<47> c<36> s<46> l<9:9> el<12:2>
n<IntMicroOpOperand> u<46> t<StringConst> p<47> l<12:3> el<12:20>
n<> u<47> t<Type_declaration> p<48> c<45> l<9:1> el<12:21>
n<> u<48> t<Data_declaration> p<49> c<47> l<9:1> el<12:21>
n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<9:1> el<12:21>
n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<9:1> el<12:21>
n<> u<51> t<Module_common_item> p<52> c<50> l<9:1> el<12:21>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<9:1> el<12:21>
n<> u<53> t<Non_port_module_item> p<54> c<52> l<9:1> el<12:21>
n<> u<54> t<Module_item> p<158> c<53> s<74> l<9:1> el<12:21>
n<> u<55> t<Union_keyword> p<56> l<14:9> el<14:14>
n<> u<56> t<Struct_union> p<65> c<55> s<57> l<14:9> el<14:14>
n<> u<57> t<Packed_keyword> p<65> s<64> l<14:15> el<14:21>
n<IntMicroOpOperand> u<58> t<StringConst> p<59> l<16:5> el<16:22>
n<> u<59> t<Data_type> p<60> c<58> l<16:5> el<16:22>
n<> u<60> t<Data_type_or_void> p<64> c<59> s<63> l<16:5> el<16:22>
n<intOp> u<61> t<StringConst> p<62> l<16:27> el<16:32>
n<> u<62> t<Variable_decl_assignment> p<63> c<61> l<16:27> el<16:32>
n<> u<63> t<List_of_variable_decl_assignments> p<64> c<62> l<16:27> el<16:32>
n<> u<64> t<Struct_union_member> p<65> c<60> l<16:5> el<16:33>
n<> u<65> t<Data_type> p<67> c<56> s<66> l<14:9> el<17:2>
n<MicroOpOperand> u<66> t<StringConst> p<67> l<17:3> el<17:17>
n<> u<67> t<Type_declaration> p<68> c<65> l<14:1> el<17:18>
n<> u<68> t<Data_declaration> p<69> c<67> l<14:1> el<17:18>
n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<14:1> el<17:18>
n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<14:1> el<17:18>
n<> u<71> t<Module_common_item> p<72> c<70> l<14:1> el<17:18>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<14:1> el<17:18>
n<> u<73> t<Non_port_module_item> p<74> c<72> l<14:1> el<17:18>
n<> u<74> t<Module_item> p<158> c<73> s<94> l<14:1> el<17:18>
n<> u<75> t<Struct_keyword> p<76> l<19:9> el<19:15>
n<> u<76> t<Struct_union> p<85> c<75> s<77> l<19:9> el<19:15>
n<> u<77> t<Packed_keyword> p<85> s<84> l<19:16> el<19:22>
n<MicroOpOperand> u<78> t<StringConst> p<79> l<21:5> el<21:19>
n<> u<79> t<Data_type> p<80> c<78> l<21:5> el<21:19>
n<> u<80> t<Data_type_or_void> p<84> c<79> s<83> l<21:5> el<21:19>
n<operand> u<81> t<StringConst> p<82> l<21:20> el<21:27>
n<> u<82> t<Variable_decl_assignment> p<83> c<81> l<21:20> el<21:27>
n<> u<83> t<List_of_variable_decl_assignments> p<84> c<82> l<21:20> el<21:27>
n<> u<84> t<Struct_union_member> p<85> c<80> l<21:5> el<21:28>
n<> u<85> t<Data_type> p<87> c<76> s<86> l<19:9> el<22:2>
n<OpInfo> u<86> t<StringConst> p<87> l<22:3> el<22:9>
n<> u<87> t<Type_declaration> p<88> c<85> l<19:1> el<22:10>
n<> u<88> t<Data_declaration> p<89> c<87> l<19:1> el<22:10>
n<> u<89> t<Package_or_generate_item_declaration> p<90> c<88> l<19:1> el<22:10>
n<> u<90> t<Module_or_generate_item_declaration> p<91> c<89> l<19:1> el<22:10>
n<> u<91> t<Module_common_item> p<92> c<90> l<19:1> el<22:10>
n<> u<92> t<Module_or_generate_item> p<93> c<91> l<19:1> el<22:10>
n<> u<93> t<Non_port_module_item> p<94> c<92> l<19:1> el<22:10>
n<> u<94> t<Module_item> p<158> c<93> s<127> l<19:1> el<22:10>
n<OpInfo> u<95> t<StringConst> p<116> s<105> l<26:1> el<26:7>
n<1> u<96> t<IntConst> p<97> l<26:9> el<26:10>
n<> u<97> t<Primary_literal> p<98> c<96> l<26:9> el<26:10>
n<> u<98> t<Constant_primary> p<99> c<97> l<26:9> el<26:10>
n<> u<99> t<Constant_expression> p<104> c<98> s<103> l<26:9> el<26:10>
n<0> u<100> t<IntConst> p<101> l<26:11> el<26:12>
n<> u<101> t<Primary_literal> p<102> c<100> l<26:11> el<26:12>
n<> u<102> t<Constant_primary> p<103> c<101> l<26:11> el<26:12>
n<> u<103> t<Constant_expression> p<104> c<102> l<26:11> el<26:12>
n<> u<104> t<Constant_range> p<105> c<99> l<26:9> el<26:12>
n<> u<105> t<Packed_dimension> p<116> c<104> s<115> l<26:8> el<26:13>
n<1> u<106> t<IntConst> p<107> l<26:14> el<26:15>
n<> u<107> t<Primary_literal> p<108> c<106> l<26:14> el<26:15>
n<> u<108> t<Constant_primary> p<109> c<107> l<26:14> el<26:15>
n<> u<109> t<Constant_expression> p<114> c<108> s<113> l<26:14> el<26:15>
n<0> u<110> t<IntConst> p<111> l<26:16> el<26:17>
n<> u<111> t<Primary_literal> p<112> c<110> l<26:16> el<26:17>
n<> u<112> t<Constant_primary> p<113> c<111> l<26:16> el<26:17>
n<> u<113> t<Constant_expression> p<114> c<112> l<26:16> el<26:17>
n<> u<114> t<Constant_range> p<115> c<109> l<26:14> el<26:17>
n<> u<115> t<Packed_dimension> p<116> c<114> l<26:13> el<26:18>
n<> u<116> t<Data_type> p<120> c<95> s<119> l<26:1> el<26:18>
n<microOps> u<117> t<StringConst> p<118> l<26:19> el<26:27>
n<> u<118> t<Variable_decl_assignment> p<119> c<117> l<26:19> el<26:27>
n<> u<119> t<List_of_variable_decl_assignments> p<120> c<118> l<26:19> el<26:27>
n<> u<120> t<Variable_declaration> p<121> c<116> l<26:1> el<26:28>
n<> u<121> t<Data_declaration> p<122> c<120> l<26:1> el<26:28>
n<> u<122> t<Package_or_generate_item_declaration> p<123> c<121> l<26:1> el<26:28>
n<> u<123> t<Module_or_generate_item_declaration> p<124> c<122> l<26:1> el<26:28>
n<> u<124> t<Module_common_item> p<125> c<123> l<26:1> el<26:28>
n<> u<125> t<Module_or_generate_item> p<126> c<124> l<26:1> el<26:28>
n<> u<126> t<Non_port_module_item> p<127> c<125> l<26:1> el<26:28>
n<> u<127> t<Module_item> p<158> c<126> s<156> l<26:1> el<26:28>
n<o> u<128> t<StringConst> p<129> l<28:8> el<28:9>
n<> u<129> t<Ps_or_hierarchical_identifier> p<132> c<128> s<131> l<28:8> el<28:9>
n<> u<130> t<Constant_bit_select> p<131> l<28:10> el<28:10>
n<> u<131> t<Constant_select> p<132> c<130> l<28:10> el<28:10>
n<> u<132> t<Net_lvalue> p<150> c<129> s<149> l<28:8> el<28:9>
n<microOps> u<133> t<StringConst> p<147> s<137> l<28:12> el<28:20>
n<i> u<134> t<StringConst> p<135> l<28:21> el<28:22>
n<> u<135> t<Primary_literal> p<136> c<134> l<28:21> el<28:22>
n<> u<136> t<Constant_primary> p<137> c<135> l<28:21> el<28:22>
n<> u<137> t<Constant_expression> p<147> c<136> s<141> l<28:21> el<28:22>
n<1> u<138> t<IntConst> p<139> l<28:24> el<28:25>
n<> u<139> t<Primary_literal> p<140> c<138> l<28:24> el<28:25>
n<> u<140> t<Constant_primary> p<141> c<139> l<28:24> el<28:25>
n<> u<141> t<Constant_expression> p<147> c<140> s<142> l<28:24> el<28:25>
n<operand> u<142> t<StringConst> p<147> s<143> l<28:27> el<28:34>
n<intOp> u<143> t<StringConst> p<147> s<144> l<28:35> el<28:40>
n<aluCode> u<144> t<StringConst> p<147> s<146> l<28:41> el<28:48>
n<> u<145> t<Bit_select> p<146> l<28:48> el<28:48>
n<> u<146> t<Select> p<147> c<145> l<28:48> el<28:48>
n<> u<147> t<Complex_func_call> p<148> c<133> l<28:12> el<28:48>
n<> u<148> t<Primary> p<149> c<147> l<28:12> el<28:48>
n<> u<149> t<Expression> p<150> c<148> l<28:12> el<28:48>
n<> u<150> t<Net_assignment> p<151> c<132> l<28:8> el<28:48>
n<> u<151> t<List_of_net_assignments> p<152> c<150> l<28:8> el<28:48>
n<> u<152> t<Continuous_assign> p<153> c<151> l<28:1> el<28:49>
n<> u<153> t<Module_common_item> p<154> c<152> l<28:1> el<28:49>
n<> u<154> t<Module_or_generate_item> p<155> c<153> l<28:1> el<28:49>
n<> u<155> t<Non_port_module_item> p<156> c<154> l<28:1> el<28:49>
n<> u<156> t<Module_item> p<158> c<155> s<157> l<28:1> el<28:49>
n<> u<157> t<ENDMODULE> p<158> l<30:1> el<30:10>
n<> u<158> t<Module_declaration> p<159> c<6> l<1:1> el<30:10>
n<> u<159> t<Description> p<160> c<158> l<1:1> el<30:10>
n<> u<160> t<Source_text> p<161> c<159> l<1:1> el<30:10>
n<> u<161> t<Top_level_rule> c<1> l<1:1> el<31:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/MultiIndexBind/dut.sv:1:1: No timescale set for "PreDecodeStage".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/MultiIndexBind/dut.sv:1:1: Compile module "work@PreDecodeStage".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/MultiIndexBind/dut.sv:1:1: Top level module "work@PreDecodeStage".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_select                                             2
constant                                              17
cont_assign                                            1
design                                                 1
enum_const                                             1
enum_typespec                                          1
hier_path                                              1
logic_net                                              3
logic_typespec                                         1
module_inst                                            5
packed_array_typespec                                  2
packed_array_var                                       1
range                                                  7
ref_obj                                                5
ref_typespec                                           8
struct_typespec                                        2
typespec_member                                        3
union_typespec                                         1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
bit_select                                             4
constant                                              17
cont_assign                                            2
design                                                 1
enum_const                                             1
enum_typespec                                          1
hier_path                                              2
logic_net                                              3
logic_typespec                                         1
module_inst                                            5
packed_array_typespec                                  2
packed_array_var                                       1
range                                                  7
ref_obj                                               10
ref_typespec                                           8
struct_typespec                                        2
typespec_member                                        3
union_typespec                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/MultiIndexBind/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/MultiIndexBind/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/MultiIndexBind/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@PreDecodeStage)
|vpiElaborated:1
|vpiName:work@PreDecodeStage
|uhdmallModules:
\_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
  |vpiParent:
  \_design: (work@PreDecodeStage)
  |vpiFullName:work@PreDecodeStage
  |vpiTypedef:
  \_enum_typespec: (IntALU_Code), line:4:1, endln:7:15
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:IntALU_Code
    |vpiInstance:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiBaseTypespec:
    \_ref_typespec: (work@PreDecodeStage.IntALU_Code)
      |vpiParent:
      \_enum_typespec: (IntALU_Code), line:4:1, endln:7:15
      |vpiFullName:work@PreDecodeStage.IntALU_Code
      |vpiActual:
      \_logic_typespec: , line:4:14, endln:4:25
    |vpiEnumConst:
    \_enum_const: (AC_ADD), line:6:5, endln:6:22
      |vpiParent:
      \_enum_typespec: (IntALU_Code), line:4:1, endln:7:15
      |vpiName:AC_ADD
      |BIN:0000
      |vpiDecompile:4'b0000
      |vpiSize:4
  |vpiTypedef:
  \_struct_typespec: (IntMicroOpOperand), line:9:9, endln:12:2
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:IntMicroOpOperand
    |vpiInstance:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (aluCode), line:11:17, endln:11:24
      |vpiParent:
      \_struct_typespec: (IntMicroOpOperand), line:9:9, endln:12:2
      |vpiName:aluCode
      |vpiTypespec:
      \_ref_typespec: (work@PreDecodeStage.IntMicroOpOperand.aluCode)
        |vpiParent:
        \_typespec_member: (aluCode), line:11:17, endln:11:24
        |vpiFullName:work@PreDecodeStage.IntMicroOpOperand.aluCode
        |vpiActual:
        \_enum_typespec: (IntALU_Code), line:4:1, endln:7:15
      |vpiRefFile:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv
      |vpiRefLineNo:11
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:11
      |vpiRefEndColumnNo:16
  |vpiTypedef:
  \_union_typespec: (MicroOpOperand), line:14:9, endln:17:2
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:MicroOpOperand
    |vpiInstance:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (intOp), line:16:27, endln:16:32
      |vpiParent:
      \_union_typespec: (MicroOpOperand), line:14:9, endln:17:2
      |vpiName:intOp
      |vpiTypespec:
      \_ref_typespec: (work@PreDecodeStage.MicroOpOperand.intOp)
        |vpiParent:
        \_typespec_member: (intOp), line:16:27, endln:16:32
        |vpiFullName:work@PreDecodeStage.MicroOpOperand.intOp
        |vpiActual:
        \_struct_typespec: (IntMicroOpOperand), line:9:9, endln:12:2
      |vpiRefFile:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv
      |vpiRefLineNo:16
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:16
      |vpiRefEndColumnNo:22
  |vpiTypedef:
  \_struct_typespec: (OpInfo), line:19:9, endln:22:2
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:OpInfo
    |vpiInstance:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (operand), line:21:20, endln:21:27
      |vpiParent:
      \_struct_typespec: (OpInfo), line:19:9, endln:22:2
      |vpiName:operand
      |vpiTypespec:
      \_ref_typespec: (work@PreDecodeStage.OpInfo.operand)
        |vpiParent:
        \_typespec_member: (operand), line:21:20, endln:21:27
        |vpiFullName:work@PreDecodeStage.OpInfo.operand
        |vpiActual:
        \_union_typespec: (MicroOpOperand), line:14:9, endln:17:2
      |vpiRefFile:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv
      |vpiRefLineNo:21
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:21
      |vpiRefEndColumnNo:19
  |vpiDefName:work@PreDecodeStage
  |vpiNet:
  \_logic_net: (work@PreDecodeStage.microOps), line:26:19, endln:26:27
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_typespec: (work@PreDecodeStage.microOps)
      |vpiParent:
      \_logic_net: (work@PreDecodeStage.microOps), line:26:19, endln:26:27
      |vpiFullName:work@PreDecodeStage.microOps
      |vpiActual:
      \_packed_array_typespec: , line:26:1, endln:26:13
    |vpiName:microOps
    |vpiFullName:work@PreDecodeStage.microOps
  |vpiNet:
  \_logic_net: (work@PreDecodeStage.o), line:28:8, endln:28:9
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:o
    |vpiFullName:work@PreDecodeStage.o
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@PreDecodeStage.i), line:28:21, endln:28:22
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiName:i
    |vpiFullName:work@PreDecodeStage.i
    |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:28:8, endln:28:48
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiRhs:
    \_hier_path: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
      |vpiParent:
      \_cont_assign: , line:28:8, endln:28:48
      |vpiActual:
      \_bit_select: (microOps[i]), line:28:12, endln:28:20
        |vpiParent:
        \_hier_path: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiName:microOps
        |vpiFullName:microOps[i]
        |vpiIndex:
        \_ref_obj: (work@PreDecodeStage.i), line:28:21, endln:28:22
          |vpiParent:
          \_hier_path: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
          |vpiName:i
          |vpiFullName:work@PreDecodeStage.i
          |vpiActual:
          \_logic_net: (work@PreDecodeStage.i), line:28:21, endln:28:22
      |vpiActual:
      \_bit_select: (microOps[i][1]), line:28:21, endln:28:22
        |vpiParent:
        \_hier_path: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiFullName:microOps[i][1]
        |vpiActual:
        \_packed_array_var: (work@PreDecodeStage.microOps), line:26:19, endln:26:27
        |vpiIndex:
        \_constant: , line:28:24, endln:28:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (operand), line:28:27, endln:28:34
        |vpiParent:
        \_hier_path: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiName:operand
      |vpiActual:
      \_ref_obj: (intOp), line:28:35, endln:28:40
        |vpiParent:
        \_hier_path: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiName:intOp
      |vpiActual:
      \_ref_obj: (work@PreDecodeStage.aluCode), line:28:41, endln:28:48
        |vpiParent:
        \_hier_path: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiName:aluCode
        |vpiFullName:work@PreDecodeStage.aluCode
      |vpiName:microOps[i][1].operand.intOp.aluCode
    |vpiLhs:
    \_ref_obj: (work@PreDecodeStage.o), line:28:8, endln:28:9
      |vpiParent:
      \_cont_assign: , line:28:8, endln:28:48
      |vpiName:o
      |vpiFullName:work@PreDecodeStage.o
      |vpiActual:
      \_logic_net: (work@PreDecodeStage.o), line:28:8, endln:28:9
|uhdmtopModules:
\_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
  |vpiName:work@PreDecodeStage
  |vpiVariables:
  \_packed_array_var: (work@PreDecodeStage.microOps), line:26:19, endln:26:27
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_typespec: (work@PreDecodeStage.microOps)
      |vpiParent:
      \_packed_array_var: (work@PreDecodeStage.microOps), line:26:19, endln:26:27
      |vpiFullName:work@PreDecodeStage.microOps
      |vpiActual:
      \_packed_array_typespec: , line:26:1, endln:26:18
    |vpiName:microOps
    |vpiFullName:work@PreDecodeStage.microOps
    |vpiVisibility:1
  |vpiTypedef:
  \_enum_typespec: (IntALU_Code), line:4:1, endln:7:15
  |vpiTypedef:
  \_struct_typespec: (IntMicroOpOperand), line:9:9, endln:12:2
  |vpiTypedef:
  \_union_typespec: (MicroOpOperand), line:14:9, endln:17:2
  |vpiTypedef:
  \_struct_typespec: (OpInfo), line:19:9, endln:22:2
  |vpiDefName:work@PreDecodeStage
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:28:8, endln:28:48
    |vpiParent:
    \_module_inst: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/MultiIndexBind/dut.sv, line:1:1, endln:30:10
    |vpiRhs:
    \_hier_path: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
      |vpiParent:
      \_cont_assign: , line:28:8, endln:28:48
      |vpiActual:
      \_bit_select: (microOps[i]), line:28:12, endln:28:20
        |vpiParent:
        \_hier_path: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiName:microOps
        |vpiFullName:microOps[i]
        |vpiActual:
        \_packed_array_var: (work@PreDecodeStage.microOps), line:26:19, endln:26:27
        |vpiIndex:
        \_ref_obj: (work@PreDecodeStage.microOps[i][1].operand.intOp.aluCode.i), line:28:21, endln:28:22
          |vpiParent:
          \_bit_select: (microOps[i]), line:28:12, endln:28:20
          |vpiName:i
          |vpiFullName:work@PreDecodeStage.microOps[i][1].operand.intOp.aluCode.i
          |vpiActual:
          \_logic_net: (work@PreDecodeStage.i), line:28:21, endln:28:22
      |vpiActual:
      \_bit_select: (microOps[i][1]), line:28:21, endln:28:22
        |vpiParent:
        \_hier_path: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiFullName:microOps[i][1]
        |vpiIndex:
        \_constant: , line:28:24, endln:28:25
      |vpiActual:
      \_ref_obj: (operand), line:28:27, endln:28:34
        |vpiParent:
        \_hier_path: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiName:operand
        |vpiActual:
        \_typespec_member: (operand), line:21:20, endln:21:27
      |vpiActual:
      \_ref_obj: (intOp), line:28:35, endln:28:40
        |vpiParent:
        \_hier_path: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiName:intOp
        |vpiActual:
        \_typespec_member: (intOp), line:16:27, endln:16:32
      |vpiActual:
      \_ref_obj: (work@PreDecodeStage.aluCode), line:28:41, endln:28:48
        |vpiParent:
        \_hier_path: (microOps[i][1].operand.intOp.aluCode), line:28:12, endln:28:48
        |vpiName:aluCode
        |vpiFullName:work@PreDecodeStage.aluCode
        |vpiActual:
        \_typespec_member: (aluCode), line:11:17, endln:11:24
      |vpiName:microOps[i][1].operand.intOp.aluCode
    |vpiLhs:
    \_ref_obj: (work@PreDecodeStage.o), line:28:8, endln:28:9
      |vpiParent:
      \_cont_assign: , line:28:8, endln:28:48
      |vpiName:o
      |vpiFullName:work@PreDecodeStage.o
      |vpiActual:
      \_logic_net: (work@PreDecodeStage.o), line:28:8, endln:28:9
\_weaklyReferenced:
\_logic_typespec: , line:4:14, endln:4:25
  |vpiRange:
  \_range: , line:4:20, endln:4:25
    |vpiParent:
    \_logic_typespec: , line:4:14, endln:4:25
    |vpiLeftRange:
    \_constant: , line:4:21, endln:4:22
      |vpiParent:
      \_range: , line:4:20, endln:4:25
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:23, endln:4:24
      |vpiParent:
      \_range: , line:4:20, endln:4:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_packed_array_typespec: , line:26:1, endln:26:18
  |vpiParent:
  \_packed_array_var: (work@PreDecodeStage.microOps), line:26:19, endln:26:27
  |vpiRange:
  \_range: , line:26:8, endln:26:13
    |vpiParent:
    \_packed_array_typespec: , line:26:1, endln:26:18
    |vpiLeftRange:
    \_constant: , line:26:9, endln:26:10
      |vpiParent:
      \_range: , line:26:8, endln:26:13
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:26:11, endln:26:12
      |vpiParent:
      \_range: , line:26:8, endln:26:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:26:13, endln:26:18
    |vpiParent:
    \_packed_array_typespec: , line:26:1, endln:26:18
    |vpiLeftRange:
    \_constant: , line:26:14, endln:26:15
      |vpiParent:
      \_range: , line:26:13, endln:26:18
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:26:16, endln:26:17
      |vpiParent:
      \_range: , line:26:13, endln:26:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: (work@PreDecodeStage.microOps)
    |vpiParent:
    \_packed_array_typespec: , line:26:1, endln:26:18
    |vpiFullName:work@PreDecodeStage.microOps
    |vpiActual:
    \_struct_typespec: (OpInfo), line:19:9, endln:22:2
\_packed_array_typespec: , line:26:1, endln:26:13
  |vpiRange:
  \_range: , line:26:8, endln:26:13
    |vpiParent:
    \_packed_array_typespec: , line:26:1, endln:26:13
    |vpiLeftRange:
    \_constant: , line:26:9, endln:26:10
      |vpiParent:
      \_range: , line:26:8, endln:26:13
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:26:11, endln:26:12
      |vpiParent:
      \_range: , line:26:8, endln:26:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:26:13, endln:26:18
    |vpiParent:
    \_packed_array_typespec: , line:26:1, endln:26:13
    |vpiLeftRange:
    \_constant: , line:26:14, endln:26:15
      |vpiParent:
      \_range: , line:26:13, endln:26:18
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:26:16, endln:26:17
      |vpiParent:
      \_range: , line:26:13, endln:26:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_packed_array_typespec: , line:26:1, endln:26:13
    |vpiActual:
    \_struct_typespec: (OpInfo), line:19:9, endln:22:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/MultiIndexBind/dut.sv | ${SURELOG_DIR}/build/regression/MultiIndexBind/roundtrip/dut_000.sv | 10 | 30 |
============================== End RoundTrip Results ==============================
