/*
 * Data version: 200717_093321
 *
 * Copyright (C) 2017-2020 Texas Instruments Incorporated - http://www.ti.com/
 * ALL RIGHTS RESERVED
 */
#ifndef SOC_J7200_CLK_IDS_H
#define SOC_J7200_CLK_IDS_H

#define CLK_J7200_GLUELOGIC_HFOSC0_CLKOUT 1
#define CLK_J7200_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 2
#define CLK_J7200_WKUP_FREF_CLKSEL_OUT0 3
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MCU_0_FOUTVCOP_CLK 4
#define CLK_J7200_HSDIV1_16FFT_MCU_0_HSDIVOUT0_CLK 5
#define CLK_J7200_K3_PLL_CTRL_WRAP_WKUP_0_SYSCLKOUT_CLK 6
#define CLK_J7200_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK 7
#define CLK_J7200_MCU_R5_CORE0_CLKSEL_OUT0 8
#define CLK_J7200_MCU_R5_CORE1_CLKSEL_OUT0 9
#define CLK_J7200_MCU_R5_PHASE0_CLKSEL_OUT0 10
#define CLK_J7200_MCU_R5_PHASE1_CLKSEL_OUT0 11
#define CLK_J7200_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 12
#define CLK_J7200_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 13
#define CLK_J7200_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 14
#define CLK_J7200_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 15
#define CLK_J7200_BOARD_0_HFOSC1_CLK_OUT 16
#define CLK_J7200_BOARD_0_AUDIO_EXT_REFCLK0_OUT 17
#define CLK_J7200_BOARD_0_AUDIO_EXT_REFCLK1_OUT 18
#define CLK_J7200_BOARD_0_CPTS0_RFT_CLK_OUT 19
#define CLK_J7200_BOARD_0_EXT_REFCLK1_OUT 20
#define CLK_J7200_BOARD_0_GPMC0_CLK_OUT 21
#define CLK_J7200_BOARD_0_I2C0_SCL_OUT 22
#define CLK_J7200_BOARD_0_I2C1_SCL_OUT 23
#define CLK_J7200_BOARD_0_I2C2_SCL_OUT 24
#define CLK_J7200_BOARD_0_I2C3_SCL_OUT 25
#define CLK_J7200_BOARD_0_I2C4_SCL_OUT 26
#define CLK_J7200_BOARD_0_I2C5_SCL_OUT 27
#define CLK_J7200_BOARD_0_I2C6_SCL_OUT 28
#define CLK_J7200_BOARD_0_I3C0_SCL_OUT 29
#define CLK_J7200_BOARD_0_LED_CLK_OUT 30
#define CLK_J7200_BOARD_0_MCASP0_ACLKR_OUT 31
#define CLK_J7200_BOARD_0_MCASP0_ACLKX_OUT 32
#define CLK_J7200_BOARD_0_MCASP1_ACLKR_OUT 33
#define CLK_J7200_BOARD_0_MCASP1_ACLKX_OUT 34
#define CLK_J7200_BOARD_0_MCASP2_ACLKR_OUT 35
#define CLK_J7200_BOARD_0_MCASP2_ACLKX_OUT 36
#define CLK_J7200_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 37
#define CLK_J7200_BOARD_0_MCU_EXT_REFCLK0_OUT 38
#define CLK_J7200_BOARD_0_MCU_I2C0_SCL_OUT 39
#define CLK_J7200_BOARD_0_MCU_I2C1_SCL_OUT 40
#define CLK_J7200_BOARD_0_MCU_I3C0_SCL_OUT 41
#define CLK_J7200_BOARD_0_MCU_OSPI0_DQS_OUT 42
#define CLK_J7200_BOARD_0_MCU_RGMII1_RXC_OUT 43
#define CLK_J7200_BOARD_0_MCU_RMII1_REF_CLK_OUT 44
#define CLK_J7200_BOARD_0_RGMII1_RXC_OUT 45
#define CLK_J7200_BOARD_0_RGMII2_RXC_OUT 46
#define CLK_J7200_BOARD_0_RGMII3_RXC_OUT 47
#define CLK_J7200_BOARD_0_RGMII4_RXC_OUT 48
#define CLK_J7200_BOARD_0_RMII_REF_CLK_OUT 49
#define CLK_J7200_BOARD_0_TCK_OUT 50
#define CLK_J7200_BOARD_0_WKUP_I2C0_SCL_OUT 51
#define CLK_J7200_BOARD_0_WKUP_LF_CLKIN_OUT 52
#define CLK_J7200_CPSW_2GUSS_MCU_0_CPTS_GENF0 53
#define CLK_J7200_CPSW_2GUSS_MCU_0_MDIO_MDCLK_O 54
#define CLK_J7200_CPSW_2GUSS_MCU_0_RGMII1_TXC_O 55
#define CLK_J7200_CPSW_5XUSS_MAIN_0_MDIO_MDCLK_O 56
#define CLK_J7200_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK 57
#define CLK_J7200_DMTIMER_DMC1MS_MCU_0_TIMER_PWM 58
#define CLK_J7200_DMTIMER_DMC1MS_MCU_2_TIMER_PWM 59
#define CLK_J7200_DMTIMER_DMC1MS_MCU_4_TIMER_PWM 60
#define CLK_J7200_DMTIMER_DMC1MS_MCU_6_TIMER_PWM 61
#define CLK_J7200_DMTIMER_DMC1MS_MCU_8_TIMER_PWM 62
#define CLK_J7200_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O 63
#define CLK_J7200_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_N 64
#define CLK_J7200_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_P 65
#define CLK_J7200_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK 66
#define CLK_J7200_GPMC_MAIN_0_PO_GPMC_DEV_CLK 67
#define CLK_J7200_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK 68
#define CLK_J7200_I3C_MAIN_0_I3C_SCL_DO 69
#define CLK_J7200_I3C_MCU_0_I3C_SCL_DO 70
#define CLK_J7200_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 71
#define CLK_J7200_J7VCL_CPSW_TX_RGMII_WRAP_MAIN_0_IO__RGMII1_TXC__A 72
#define CLK_J7200_J7VCL_CPSW_TX_RGMII_WRAP_MAIN_0_IO__RGMII2_TXC__A 73
#define CLK_J7200_J7VCL_CPSW_TX_RGMII_WRAP_MAIN_0_IO__RGMII3_TXC__A 74
#define CLK_J7200_J7VCL_CPSW_TX_RGMII_WRAP_MAIN_0_IO__RGMII4_TXC__A 75
#define CLK_J7200_MCASP_MAIN_0_MCASP_ACLKR_POUT 76
#define CLK_J7200_MCASP_MAIN_0_MCASP_ACLKX_POUT 77
#define CLK_J7200_MCASP_MAIN_0_MCASP_AHCLKR_POUT 78
#define CLK_J7200_MCASP_MAIN_0_MCASP_AHCLKX_POUT 79
#define CLK_J7200_MCASP_MAIN_1_MCASP_ACLKR_POUT 80
#define CLK_J7200_MCASP_MAIN_1_MCASP_ACLKX_POUT 81
#define CLK_J7200_MCASP_MAIN_1_MCASP_AHCLKR_POUT 82
#define CLK_J7200_MCASP_MAIN_1_MCASP_AHCLKX_POUT 83
#define CLK_J7200_MCASP_MAIN_2_MCASP_ACLKR_POUT 84
#define CLK_J7200_MCASP_MAIN_2_MCASP_ACLKX_POUT 85
#define CLK_J7200_MCASP_MAIN_2_MCASP_AHCLKR_POUT 86
#define CLK_J7200_MCASP_MAIN_2_MCASP_AHCLKX_POUT 87
#define CLK_J7200_MCU_OSPI0_ICLK_SEL_OUT0 88
#define CLK_J7200_MCU_WWD_CLKSEL_OUT0 89
#define CLK_J7200_MCU_WWD_CLKSEL_OUT1 90
#define CLK_J7200_MSHSI2C_MCU_1_PORSCL 91
#define CLK_J7200_MSHSI2C_WKUP_0_PORSCL 92
#define CLK_J7200_NAVSS256VCL_MAIN_0_CPTS0_GENF3 93
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MCU_1_FOUTVCOP_CLK 94
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MCU_2_FOUTVCOP_CLK 95
#define CLK_J7200_SPI_MAIN_0_IO_CLKSPIO_CLK 96
#define CLK_J7200_SPI_MAIN_1_IO_CLKSPIO_CLK 97
#define CLK_J7200_SPI_MAIN_2_IO_CLKSPIO_CLK 98
#define CLK_J7200_SPI_MAIN_3_IO_CLKSPIO_CLK 99
#define CLK_J7200_SPI_MAIN_5_IO_CLKSPIO_CLK 100
#define CLK_J7200_SPI_MAIN_6_IO_CLKSPIO_CLK 101
#define CLK_J7200_SPI_MAIN_7_IO_CLKSPIO_CLK 102
#define CLK_J7200_SPI_MCU_0_IO_CLKSPIO_CLK 103
#define CLK_J7200_SPI_MCU_1_IO_CLKSPIO_CLK 104
#define CLK_J7200_SPI_MCU_2_IO_CLKSPIO_CLK 105
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN0_TXMCLK 106
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN1_TXMCLK 107
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN2_TXMCLK 108
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN3_TXMCLK 109
#define CLK_J7200_WKUP_GPIO0_CLKSEL_OUT0 110
#define CLK_J7200_MAIN_PLL_HFOSC_SEL_OUT0 111
#define CLK_J7200_MAIN_PLL_HFOSC_SEL_OUT1 112
#define CLK_J7200_MAIN_PLL_HFOSC_SEL_OUT12 113
#define CLK_J7200_MAIN_PLL_HFOSC_SEL_OUT14 114
#define CLK_J7200_MAIN_PLL_HFOSC_SEL_OUT2 115
#define CLK_J7200_MAIN_PLL_HFOSC_SEL_OUT3 116
#define CLK_J7200_MAIN_PLL_HFOSC_SEL_OUT4 117
#define CLK_J7200_MAIN_PLL_HFOSC_SEL_OUT8 118
#define CLK_J7200_MCU_SPI1_CLK_MUX_OUT0 119
#define CLK_J7200_HSDIV4_16FFT_MCU_1_HSDIVOUT0_CLK 120
#define CLK_J7200_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK 121
#define CLK_J7200_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK 122
#define CLK_J7200_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK 123
#define CLK_J7200_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK 124
#define CLK_J7200_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK 125
#define CLK_J7200_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 126
#define CLK_J7200_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 127
#define CLK_J7200_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK 128
#define CLK_J7200_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK 129
#define CLK_J7200_MCU_OSPI_REF_CLK_SEL_OUT0 130
#define CLK_J7200_MCU_MCAN_CLK_SEL_OUT0 131
#define CLK_J7200_MCU_MCAN_CLK_SEL_OUT1 132
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK 133
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK 134
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK 135
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK 136
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MAIN_12_FOUTVCOP_CLK 137
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MAIN_14_FOUTVCOP_CLK 138
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK 139
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MAIN_3_FOUTVCOP_CLK 140
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MAIN_8_FOUTVCOP_CLK 141
#define CLK_J7200_POSTDIV2_16FFT_MAIN_0_HSDIVOUT6_CLK 142
#define CLK_J7200_POSTDIV2_16FFT_MAIN_1_HSDIVOUT5_CLK 143
#define CLK_J7200_WKUP_I2C0_MCUPLL_BYPASS_CLKSEL_OUT0 144
#define CLK_J7200_WKUP_OBSCLK_MUX_OUT0 145
#define CLK_J7200_WKUPUSART_CLK_SEL_OUT0 146
#define CLK_J7200_MAIN_PLL4_XREF_SEL_OUT0 147
#define CLK_J7200_MCU_ADC_CLK_SEL_OUT0 148
#define CLK_J7200_MCU_ADC_CLK_SEL_OUT1 149
#define CLK_J7200_MCU_CLKOUT_MUX_OUT0 150
#define CLK_J7200_MCU_TIMER_CLKSEL_OUT0 151
#define CLK_J7200_MCU_TIMER_CLKSEL_OUT1 152
#define CLK_J7200_MCU_TIMER_CLKSEL_OUT2 153
#define CLK_J7200_MCU_TIMER_CLKSEL_OUT3 154
#define CLK_J7200_MCU_TIMER_CLKSEL_OUT4 155
#define CLK_J7200_MCU_TIMER_CLKSEL_OUT5 156
#define CLK_J7200_MCU_TIMER_CLKSEL_OUT6 157
#define CLK_J7200_MCU_TIMER_CLKSEL_OUT7 158
#define CLK_J7200_MCU_TIMER_CLKSEL_OUT8 159
#define CLK_J7200_MCU_TIMER_CLKSEL_OUT9 160
#define CLK_J7200_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK 161
#define CLK_J7200_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK 162
#define CLK_J7200_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK 163
#define CLK_J7200_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 164
#define CLK_J7200_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 165
#define CLK_J7200_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 166
#define CLK_J7200_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 167
#define CLK_J7200_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK 168
#define CLK_J7200_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK 169
#define CLK_J7200_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 170
#define CLK_J7200_K3_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK 171
#define CLK_J7200_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 172
#define CLK_J7200_MCU_OBSCLK_DIV_OUT0 173
#define CLK_J7200_MCU_OBSCLK_OUTMUX_OUT0 174
#define CLK_J7200_MCUUSART_CLK_SEL_OUT0 175
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MAIN_4_FOUTVCOP_CLK 176
#define CLK_J7200_WKUP_USART_MCUPLL_BYPASS_CLKSEL_OUT0 177
#define CLK_J7200_CLKOUT_MUX_OUT0 178
#define CLK_J7200_CPSW2G_CPTS_RCLK_MUX_OUT0 179
#define CLK_J7200_MCU_TIMER1_CASCADE_OUT0 180
#define CLK_J7200_MCU_TIMER3_CASCADE_OUT0 181
#define CLK_J7200_MCU_TIMER5_CASCADE_OUT0 182
#define CLK_J7200_MCU_TIMER7_CASCADE_OUT0 183
#define CLK_J7200_MCU_TIMER9_CASCADE_OUT0 184
#define CLK_J7200_OBSCLK1_MUX_OUT0 185
#define CLK_J7200_GPMC_FCLK_SEL_OUT0 186
#define CLK_J7200_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 187
#define CLK_J7200_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 188
#define CLK_J7200_AUDIO_REFCLKO_MUX_OUT0 189
#define CLK_J7200_AUDIO_REFCLKO_MUX_OUT1 190
#define CLK_J7200_OBSCLK0_MUX_OUT0 191
#define CLK_J7200_OSBCLK0_DIV_OUT0 192
#define CLK_J7200_CPSW5X_CPTS_RFT_MUX_OUT0 193
#define CLK_J7200_GTC_CLK_MUX_OUT0 194
#define CLK_J7200_MAIN_PLL_HFOSC_SEL_OUT7 195
#define CLK_J7200_MAIN_WWDT_CLKSEL_OUT0 196
#define CLK_J7200_MAIN_WWDT_CLKSEL_OUT1 197
#define CLK_J7200_MAIN_WWDT_CLKSEL_OUT6 198
#define CLK_J7200_MAIN_WWDT_CLKSEL_OUT7 199
#define CLK_J7200_MCASP_AHCLKR_MUX_OUT0 200
#define CLK_J7200_MCASP_AHCLKR_MUX_OUT1 201
#define CLK_J7200_MCASP_AHCLKR_MUX_OUT2 202
#define CLK_J7200_MCASP_AHCLKX_MUX_OUT0 203
#define CLK_J7200_MCASP_AHCLKX_MUX_OUT1 204
#define CLK_J7200_MCASP_AHCLKX_MUX_OUT2 205
#define CLK_J7200_NAVSS_CPTS_RCLK_MUX_OUT0 206
#define CLK_J7200_PCIE1_CPTS_RCLK_MUX_OUT0 207
#define CLK_J7200_SPI3_CLK_MUX_OUT0 208
#define CLK_J7200_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0 209
#define CLK_J7200_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1 210
#define CLK_J7200_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2 211
#define CLK_J7200_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3 212
#define CLK_J7200_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4 213
#define CLK_J7200_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5 214
#define CLK_J7200_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6 215
#define CLK_J7200_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT7 216
#define CLK_J7200_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT8 217
#define CLK_J7200_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT9 218
#define CLK_J7200_USB0_REFCLK_SEL_OUT0 219
#define CLK_J7200_CPSW_5XUSS_MAIN_0_CPTS_GENF0 220
#define CLK_J7200_CPSW_5XUSS_MAIN_0_PRE_RGMII1_TCLK 221
#define CLK_J7200_CPSW_5XUSS_MAIN_0_PRE_RGMII2_TCLK 222
#define CLK_J7200_CPSW_5XUSS_MAIN_0_PRE_RGMII3_TCLK 223
#define CLK_J7200_CPSW_5XUSS_MAIN_0_PRE_RGMII4_TCLK 224
#define CLK_J7200_CPSW_5XUSS_MAIN_0_SERDES1_TXCLK 225
#define CLK_J7200_CPSW_5XUSS_MAIN_0_SERDES2_TXCLK 226
#define CLK_J7200_CPSW_5XUSS_MAIN_0_SERDES3_TXCLK 227
#define CLK_J7200_CPSW_5XUSS_MAIN_0_SERDES4_TXCLK 228
#define CLK_J7200_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM 229
#define CLK_J7200_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM 230
#define CLK_J7200_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM 231
#define CLK_J7200_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM 232
#define CLK_J7200_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM 233
#define CLK_J7200_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM 234
#define CLK_J7200_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM 235
#define CLK_J7200_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM 236
#define CLK_J7200_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM 237
#define CLK_J7200_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM 238
#define CLK_J7200_HSDIV2_16FFT_MAIN_4_HSDIVOUT1_CLK 239
#define CLK_J7200_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 240
#define CLK_J7200_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 241
#define CLK_J7200_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 242
#define CLK_J7200_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 243
#define CLK_J7200_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 244
#define CLK_J7200_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 245
#define CLK_J7200_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 246
#define CLK_J7200_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK 247
#define CLK_J7200_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 248
#define CLK_J7200_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK 249
#define CLK_J7200_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 250
#define CLK_J7200_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK 251
#define CLK_J7200_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV24_CLK_CLK 252
#define CLK_J7200_MSHSI2C_MAIN_0_PORSCL 253
#define CLK_J7200_MSHSI2C_MAIN_1_PORSCL 254
#define CLK_J7200_MSHSI2C_MAIN_2_PORSCL 255
#define CLK_J7200_MSHSI2C_MAIN_3_PORSCL 256
#define CLK_J7200_MSHSI2C_MAIN_4_PORSCL 257
#define CLK_J7200_MSHSI2C_MAIN_5_PORSCL 258
#define CLK_J7200_MSHSI2C_MAIN_6_PORSCL 259
#define CLK_J7200_NAVSS256VCL_MAIN_0_CPTS0_GENF2 260
#define CLK_J7200_NAVSS256VCL_MAIN_0_CPTS0_GENF4 261
#define CLK_J7200_NAVSS256VCL_MAIN_0_CPTS_0_TS_GENF0 262
#define CLK_J7200_NAVSS256VCL_MAIN_0_CPTS_0_TS_GENF1 263
#define CLK_J7200_PCIE_G3X4_128_MAIN_1_PCIE_LANE0_TXCLK 264
#define CLK_J7200_PCIE_G3X4_128_MAIN_1_PCIE_LANE1_TXCLK 265
#define CLK_J7200_PCIE_G3X4_128_MAIN_1_PCIE_LANE2_TXCLK 266
#define CLK_J7200_PCIE_G3X4_128_MAIN_1_PCIE_LANE3_TXCLK 267
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MAIN_2_FOUTPOSTDIV_CLK 268
#define CLK_J7200_PLLFRACF_SSMOD_16FFT_MAIN_7_FOUTVCOP_CLK 269
#define CLK_J7200_POSTDIV2_16FFT_MAIN_0_HSDIVOUT5_CLK 270
#define CLK_J7200_POSTDIV2_16FFT_MAIN_0_HSDIVOUT7_CLK 271
#define CLK_J7200_POSTDIV2_16FFT_MAIN_1_HSDIVOUT7_CLK 272
#define CLK_J7200_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 273
#define CLK_J7200_SPI_MAIN_4_IO_CLKSPIO_CLK 274
#define CLK_J7200_USB3P0SS_16FFC_MAIN_0_PIPE_TXCLK 275
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN0_REFCLK 276
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN0_RXCLK 277
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN0_RXFCLK 278
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN0_TXFCLK 279
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN0_TXMCLK 280
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN1_REFCLK 281
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN1_RXCLK 282
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN1_RXFCLK 283
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN1_TXFCLK 284
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN1_TXMCLK 285
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN2_REFCLK 286
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN2_RXCLK 287
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN2_RXFCLK 288
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN2_TXFCLK 289
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN2_TXMCLK 290
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN3_REFCLK 291
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN3_RXCLK 292
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN3_RXFCLK 293
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN3_TXFCLK 294
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP1_LN3_TXMCLK 295
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN0_REFCLK 296
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN0_RXCLK 297
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN0_RXFCLK 298
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN0_TXFCLK 299
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN1_REFCLK 300
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN1_RXCLK 301
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN1_RXFCLK 302
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN1_TXFCLK 303
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN2_REFCLK 304
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN2_RXCLK 305
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN2_RXFCLK 306
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN2_TXFCLK 307
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN3_REFCLK 308
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN3_RXCLK 309
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN3_RXFCLK 310
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP2_LN3_TXFCLK 311
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP3_LN1_REFCLK 312
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP3_LN1_RXCLK 313
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP3_LN1_RXFCLK 314
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP3_LN1_TXFCLK 315
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP3_LN1_TXMCLK 316
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP3_LN3_REFCLK 317
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP3_LN3_RXCLK 318
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP3_LN3_RXFCLK 319
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP3_LN3_TXFCLK 320
#define CLK_J7200_WIZ16B8M4CT2_MAIN_1_IP3_LN3_TXMCLK 321
#define CLK_J7200_ATL_PCLKMUX_OUT0 322
#define CLK_J7200_EMMCSD_REFCLK_SEL_OUT0 323
#define CLK_J7200_EMMCSD_REFCLK_SEL_OUT1 324
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT0 325
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT1 326
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT10 327
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT11 328
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT12 329
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT13 330
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT14 331
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT15 332
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT16 333
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT17 334
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT18 335
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT19 336
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT2 337
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT3 338
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT4 339
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT5 340
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT6 341
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT7 342
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT8 343
#define CLK_J7200_MAIN_TIMER_CLKSEL_OUT9 344
#define CLK_J7200_MCAN_CLK_MUX_OUT0 345
#define CLK_J7200_MCAN_CLK_MUX_OUT1 346
#define CLK_J7200_MCAN_CLK_MUX_OUT10 347
#define CLK_J7200_MCAN_CLK_MUX_OUT11 348
#define CLK_J7200_MCAN_CLK_MUX_OUT12 349
#define CLK_J7200_MCAN_CLK_MUX_OUT13 350
#define CLK_J7200_MCAN_CLK_MUX_OUT14_0 351
#define CLK_J7200_MCAN_CLK_MUX_OUT15_0 352
#define CLK_J7200_MCAN_CLK_MUX_OUT16_0 353
#define CLK_J7200_MCAN_CLK_MUX_OUT17_0 354
#define CLK_J7200_MCAN_CLK_MUX_OUT2 355
#define CLK_J7200_MCAN_CLK_MUX_OUT3 356
#define CLK_J7200_MCAN_CLK_MUX_OUT4 357
#define CLK_J7200_MCAN_CLK_MUX_OUT5 358
#define CLK_J7200_MCAN_CLK_MUX_OUT6 359
#define CLK_J7200_MCAN_CLK_MUX_OUT7 360
#define CLK_J7200_MCAN_CLK_MUX_OUT8 361
#define CLK_J7200_MCAN_CLK_MUX_OUT9 362
#define CLK_J7200_MCASP_AUXCLK_SEL_OUT0 363
#define CLK_J7200_MCASP_AUXCLK_SEL_OUT1 364
#define CLK_J7200_MCASP_AUXCLK_SEL_OUT2 365
#define CLK_J7200_SERDES0_CORE_REFCLK_OUT0 366
#define CLK_J7200_TIMER11_CASCADE_OUT0 367
#define CLK_J7200_TIMER13_CASCADE_OUT0 368
#define CLK_J7200_TIMER15_CASCADE_OUT0 369
#define CLK_J7200_TIMER17_CASCADE_OUT0 370
#define CLK_J7200_TIMER19_CASCADE_OUT0 371
#define CLK_J7200_TIMER1_CASCADE_OUT0 372
#define CLK_J7200_TIMER3_CASCADE_OUT0 373
#define CLK_J7200_TIMER5_CASCADE_OUT0 374
#define CLK_J7200_TIMER7_CASCADE_OUT0 375
#define CLK_J7200_TIMER9_CASCADE_OUT0 376
#define CLK_J7200_USB0_SERDES_REFCLK_MUX_OUT0 377
#define CLK_J7200_USB0_SERDES_RXCLK_MUX_OUT0 378
#define CLK_J7200_USB0_SERDES_RXFCLK_MUX_OUT0 379
#define CLK_J7200_USB0_SERDES_TXFCLK_MUX_OUT0 380
#define CLK_J7200_USB0_SERDES_TXMCLK_MUX_OUT0 381
#define CLK_J7200_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK 382
#define CLK_J7200_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV24_CLK_CLK 383

#endif /* SOC_J7200_CLK_IDS_H */
