[11/13 14:43:18      0s] 
[11/13 14:43:18      0s] Cadence Innovus(TM) Implementation System.
[11/13 14:43:18      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/13 14:43:18      0s] 
[11/13 14:43:18      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[11/13 14:43:18      0s] Options:	
[11/13 14:43:18      0s] Date:		Fri Nov 13 14:43:18 2020
[11/13 14:43:18      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[11/13 14:43:18      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[11/13 14:43:19      0s] 
[11/13 14:43:19      0s] License:
[11/13 14:43:19      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[11/13 14:43:19      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/13 14:46:55     22s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[11/13 14:46:55     22s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[11/13 14:46:55     22s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[11/13 14:46:55     22s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[11/13 14:46:55     22s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[11/13 14:46:55     22s] @(#)CDS: CPE v17.11-s095
[11/13 14:46:55     22s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[11/13 14:46:55     22s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[11/13 14:46:55     22s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[11/13 14:46:55     22s] @(#)CDS: RCDB 11.10
[11/13 14:46:55     22s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[11/13 14:46:55     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm.

[11/13 14:46:55     22s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[11/13 14:47:07     23s] 
[11/13 14:47:07     23s] **INFO:  MMMC transition support version v31-84 
[11/13 14:47:07     23s] 
[11/13 14:47:07     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/13 14:47:07     23s] <CMD> suppressMessage ENCEXT-2799
[11/13 14:47:11     23s] <CMD> getDrawView
[11/13 14:47:11     23s] <CMD> loadWorkspace -name Physical
[11/13 14:47:12     23s] <CMD> win
[11/13 14:50:09     28s] <CMD> set init_design_netlisttype verilog
[11/13 14:50:09     28s] <CMD> set init_design_settop 1
[11/13 14:50:09     28s] <CMD> set init_top_cell MYFIR_PIPED_UNFOLDED
[11/13 14:50:09     28s] <CMD> set init_verilog ../LastChanceOfSynthesysAndBackannotation/netlist/gating/firUnfoldedPipedNC/myfir.v
[11/13 14:50:09     28s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[11/13 14:50:09     28s] <CMD> set init_gnd_net VSS
[11/13 14:50:09     28s] <CMD> set init_pwr_net VDD
[11/13 14:50:25     29s] <CMD> set init_design_netlisttype verilog
[11/13 14:50:25     29s] <CMD> set init_design_settop 1
[11/13 14:50:25     29s] <CMD> set init_top_cell MYFIR_PIPED_UNFOLDED
[11/13 14:50:25     29s] <CMD> set init_verilog ../LastChanceOfSynthesysAndBackannotation/netlist/gating/firUnfoldedPipedNC/myfir.v
[11/13 14:50:25     29s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[11/13 14:50:25     29s] <CMD> set init_gnd_net VSS
[11/13 14:50:25     29s] <CMD> set init_pwr_net VDD
[11/13 14:50:27     29s] <CMD> init_design
[11/13 14:50:27     29s] #% Begin Load MMMC data ... (date=11/13 14:50:27, mem=412.8M)
[11/13 14:50:28     29s] #% End Load MMMC data ... (date=11/13 14:50:27, total cpu=0:00:00.0, real=0:00:01.0, peak res=412.9M, current mem=412.9M)
[11/13 14:50:28     29s] 
[11/13 14:50:28     29s] Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[11/13 14:50:28     29s] Set DBUPerIGU to M2 pitch 380.
[11/13 14:50:28     29s] 
[11/13 14:50:28     29s] viaInitial starts at Fri Nov 13 14:50:28 2020
viaInitial ends at Fri Nov 13 14:50:28 2020
Loading view definition file from mmm_design.tcl
[11/13 14:50:29     29s] Reading MY_LIBSET timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[11/13 14:50:29     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:29     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:29     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:29     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:29     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:29     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:29     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:29     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:30     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:30     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:30     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:30     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:30     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:30     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:30     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:30     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:30     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:30     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:31     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:31     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[11/13 14:50:32     29s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/13 14:50:50     31s] Read 134 cells in library 'NangateOpenCellLibrary' 
[11/13 14:50:51     31s] *** End library_loading (cpu=0.04min, real=0.38min, mem=18.1M, fe_cpu=0.53min, fe_real=7.55min, fe_mem=521.1M) ***
[11/13 14:50:51     31s] #% Begin Load netlist data ... (date=11/13 14:50:51, mem=431.6M)
[11/13 14:50:51     31s] *** Begin netlist parsing (mem=521.1M) ***
[11/13 14:50:51     31s] Created 134 new cells from 1 timing libraries.
[11/13 14:50:51     31s] Reading netlist ...
[11/13 14:50:51     31s] Backslashed names will retain backslash and a trailing blank character.
[11/13 14:50:51     31s] Reading verilog netlist '../LastChanceOfSynthesysAndBackannotation/netlist/gating/firUnfoldedPipedNC/myfir.v'
[11/13 14:50:52     31s] 
[11/13 14:50:52     31s] *** Memory Usage v#1 (Current mem = 521.105M, initial mem = 179.684M) ***
[11/13 14:50:52     31s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=521.1M) ***
[11/13 14:50:52     31s] #% End Load netlist data ... (date=11/13 14:50:52, total cpu=0:00:00.1, real=0:00:01.0, peak res=436.7M, current mem=436.7M)
[11/13 14:50:52     31s] Set top cell to MYFIR_PIPED_UNFOLDED.
[11/13 14:50:56     32s] Hooked 134 DB cells to tlib cells.
[11/13 14:50:56     32s] Starting recursive module instantiation check.
[11/13 14:50:56     32s] No recursion found.
[11/13 14:50:56     32s] Building hierarchical netlist for Cell MYFIR_PIPED_UNFOLDED ...
[11/13 14:50:56     32s] *** Netlist is unique.
[11/13 14:50:56     32s] ** info: there are 180 modules.
[11/13 14:50:56     32s] ** info: there are 4413 stdCell insts.
[11/13 14:50:56     32s] 
[11/13 14:50:56     32s] *** Memory Usage v#1 (Current mem = 537.770M, initial mem = 179.684M) ***
[11/13 14:50:56     32s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[11/13 14:50:56     32s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[11/13 14:50:56     32s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[11/13 14:50:56     32s] Set Default Net Delay as 1000 ps.
[11/13 14:50:56     32s] Set Default Net Load as 0.5 pF. 
[11/13 14:50:56     32s] Set Default Input Pin Transition as 0.1 ps.
[11/13 14:51:00     32s] Extraction setup Delayed 
[11/13 14:51:00     32s] *Info: initialize multi-corner CTS.
[11/13 14:51:02     32s] Reading timing constraints file '../LastChanceOfSynthesysAndBackannotation/netlist/gating/firUnfoldedPipedNC/myfir.sdc' ...
[11/13 14:51:02     32s] Current (total cpu=0:00:32.7, real=0:07:44, peak res=566.2M, current mem=566.2M)
[11/13 14:51:03     32s] INFO (CTE): Constraints read successfully.
[11/13 14:51:03     32s] WARNING (CTE-25): Line: 8 of File ../LastChanceOfSynthesysAndBackannotation/netlist/gating/firUnfoldedPipedNC/myfir.sdc : Skipped unsupported command: set_units
[11/13 14:51:03     32s] 
[11/13 14:51:03     32s] 
[11/13 14:51:03     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=580.8M, current mem=580.8M)
[11/13 14:51:04     32s] Current (total cpu=0:00:32.9, real=0:07:46, peak res=580.8M, current mem=580.8M)
[11/13 14:51:04     32s] Creating Cell Server ...(0, 1, 1, 1)
[11/13 14:51:04     32s] Summary for sequential cells identification: 
[11/13 14:51:04     32s]   Identified SBFF number: 16
[11/13 14:51:04     32s]   Identified MBFF number: 0
[11/13 14:51:04     32s]   Identified SB Latch number: 0
[11/13 14:51:04     32s]   Identified MB Latch number: 0
[11/13 14:51:04     32s]   Not identified SBFF number: 0
[11/13 14:51:04     32s]   Not identified MBFF number: 0
[11/13 14:51:04     32s]   Not identified SB Latch number: 0
[11/13 14:51:04     32s]   Not identified MB Latch number: 0
[11/13 14:51:04     32s]   Number of sequential cells which are not FFs: 13
[11/13 14:51:04     32s] Total number of combinational cells: 99
[11/13 14:51:04     32s] Total number of sequential cells: 29
[11/13 14:51:04     32s] Total number of tristate cells: 6
[11/13 14:51:04     32s] Total number of level shifter cells: 0
[11/13 14:51:04     32s] Total number of power gating cells: 0
[11/13 14:51:04     32s] Total number of isolation cells: 0
[11/13 14:51:04     32s] Total number of power switch cells: 0
[11/13 14:51:04     32s] Total number of pulse generator cells: 0
[11/13 14:51:04     32s] Total number of always on buffers: 0
[11/13 14:51:04     32s] Total number of retention cells: 0
[11/13 14:51:04     32s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[11/13 14:51:04     32s] Total number of usable buffers: 9
[11/13 14:51:04     32s] List of unusable buffers:
[11/13 14:51:04     32s] Total number of unusable buffers: 0
[11/13 14:51:04     32s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[11/13 14:51:04     32s] Total number of usable inverters: 6
[11/13 14:51:04     32s] List of unusable inverters:
[11/13 14:51:04     32s] Total number of unusable inverters: 0
[11/13 14:51:04     32s] List of identified usable delay cells:
[11/13 14:51:04     32s] Total number of identified usable delay cells: 0
[11/13 14:51:04     32s] List of identified unusable delay cells:
[11/13 14:51:04     32s] Total number of identified unusable delay cells: 0
[11/13 14:51:04     32s] Creating Cell Server, finished. 
[11/13 14:51:04     32s] 
[11/13 14:51:04     32s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[11/13 14:51:04     32s] Deleting Cell Server ...
[11/13 14:51:04     32s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[11/13 14:51:04     32s] Extraction setup Started 
[11/13 14:51:04     32s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/13 14:51:04     32s] Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[11/13 14:51:04     32s] Cap table was created using Encounter 08.10-p004_1.
[11/13 14:51:04     32s] Process name: master_techFreePDK45.
[11/13 14:51:04     32s] Importing multi-corner RC tables ... 
[11/13 14:51:04     32s] Summary of Active RC-Corners : 
[11/13 14:51:04     32s]  
[11/13 14:51:04     32s]  Analysis View: MyAnView
[11/13 14:51:04     32s]     RC-Corner Name        : my_rc
[11/13 14:51:04     32s]     RC-Corner Index       : 0
[11/13 14:51:04     32s]     RC-Corner Temperature : 25 Celsius
[11/13 14:51:04     32s]     RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[11/13 14:51:04     32s]     RC-Corner PreRoute Res Factor         : 1
[11/13 14:51:04     32s]     RC-Corner PreRoute Cap Factor         : 1
[11/13 14:51:04     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/13 14:51:04     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/13 14:51:04     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/13 14:51:04     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/13 14:51:04     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/13 14:51:04     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/13 14:51:04     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/13 14:51:05     32s] 
[11/13 14:51:05     32s] *** Summary of all messages that are not suppressed in this session:
[11/13 14:51:05     32s] Severity  ID               Count  Summary                                  
[11/13 14:51:05     32s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[11/13 14:51:05     32s] *** Message Summary: 20 warning(s), 0 error(s)
[11/13 14:51:05     32s] 
[11/13 15:02:32     51s] <CMD> getIoFlowFlag
[11/13 15:03:51     53s] <CMD> setIoFlowFlag 0
[11/13 15:03:51     53s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.6 5 5 5 5
[11/13 15:03:51     53s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[11/13 15:03:51     53s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[11/13 15:03:51     53s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[11/13 15:03:51     53s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/13 15:03:51     53s] <CMD> uiSetTool select
[11/13 15:03:51     53s] <CMD> getIoFlowFlag
[11/13 15:03:51     53s] <CMD> fit
[11/13 15:05:30     56s] <CMD> set sprCreateIeRingOffset 1.0
[11/13 15:05:30     56s] <CMD> set sprCreateIeRingThreshold 1.0
[11/13 15:05:30     56s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/13 15:05:30     56s] <CMD> set sprCreateIeRingLayers {}
[11/13 15:05:30     56s] <CMD> set sprCreateIeRingOffset 1.0
[11/13 15:05:30     56s] <CMD> set sprCreateIeRingThreshold 1.0
[11/13 15:05:30     56s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/13 15:05:30     56s] <CMD> set sprCreateIeRingLayers {}
[11/13 15:05:30     56s] <CMD> set sprCreateIeStripeWidth 10.0
[11/13 15:05:30     56s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/13 15:05:30     56s] <CMD> set sprCreateIeStripeWidth 10.0
[11/13 15:05:30     56s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/13 15:05:31     56s] <CMD> set sprCreateIeRingOffset 1.0
[11/13 15:05:31     56s] <CMD> set sprCreateIeRingThreshold 1.0
[11/13 15:05:31     56s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/13 15:05:31     56s] <CMD> set sprCreateIeRingLayers {}
[11/13 15:05:32     56s] <CMD> set sprCreateIeStripeWidth 10.0
[11/13 15:05:32     56s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/13 15:07:45     61s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/13 15:07:45     61s] The ring targets are set to core/block ring wires.
[11/13 15:07:45     61s] addRing command will consider rows while creating rings.
[11/13 15:07:45     61s] addRing command will disallow rings to go over rows.
[11/13 15:07:45     61s] addRing command will ignore shorts while creating rings.
[11/13 15:07:45     61s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/13 15:07:45     61s] 
[11/13 15:07:45     61s] Ring generation is complete.
[11/13 15:07:45     61s] vias are now being generated.
[11/13 15:07:45     61s] addRing created 8 wires.
[11/13 15:07:45     61s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/13 15:07:45     61s] +--------+----------------+----------------+
[11/13 15:07:45     61s] |  Layer |     Created    |     Deleted    |
[11/13 15:07:45     61s] +--------+----------------+----------------+
[11/13 15:07:45     61s] | metal1 |        4       |       NA       |
[11/13 15:07:45     61s] |  via1  |        8       |        0       |
[11/13 15:07:45     61s] | metal2 |        4       |       NA       |
[11/13 15:07:45     61s] +--------+----------------+----------------+
[11/13 15:09:41     64s] <CMD> clearGlobalNets
[11/13 15:09:41     64s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
[11/13 15:09:41     64s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
[11/13 15:10:26     66s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/13 15:10:26     66s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[11/13 15:10:26     66s] *** Begin SPECIAL ROUTE on Fri Nov 13 15:10:26 2020 ***
[11/13 15:10:26     66s] SPECIAL ROUTE ran on directory: /home/isa25/Desktop/Laboratori-ISA/Lab1/innovus_UnfPiped
[11/13 15:10:26     66s] SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-957.5.1.el7.x86_64 x86_64 1.99Ghz)
[11/13 15:10:26     66s] 
[11/13 15:10:26     66s] Begin option processing ...
[11/13 15:10:26     66s] srouteConnectPowerBump set to false
[11/13 15:10:26     66s] routeSelectNet set to "VSS"
[11/13 15:10:26     66s] routeSpecial set to true
[11/13 15:10:26     66s] srouteBlockPin set to "useLef"
[11/13 15:10:26     66s] srouteBottomLayerLimit set to 1
[11/13 15:10:26     66s] srouteBottomTargetLayerLimit set to 1
[11/13 15:10:26     66s] srouteConnectConverterPin set to false
[11/13 15:10:26     66s] srouteCrossoverViaBottomLayer set to 1
[11/13 15:10:26     66s] srouteCrossoverViaTopLayer set to 10
[11/13 15:10:26     66s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/13 15:10:26     66s] srouteFollowCorePinEnd set to 3
[11/13 15:10:26     66s] srouteJogControl set to "preferWithChanges differentLayer"
[11/13 15:10:26     66s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/13 15:10:26     66s] sroutePadPinAllPorts set to true
[11/13 15:10:26     66s] sroutePreserveExistingRoutes set to true
[11/13 15:10:26     66s] srouteRoutePowerBarPortOnBothDir set to true
[11/13 15:10:26     66s] srouteStopBlockPin set to "nearestTarget"
[11/13 15:10:26     66s] srouteTopLayerLimit set to 10
[11/13 15:10:26     66s] srouteTopTargetLayerLimit set to 10
[11/13 15:10:26     66s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1595.00 megs.
[11/13 15:10:26     66s] 
[11/13 15:10:26     66s] Reading DB technology information...
[11/13 15:10:27     66s] Finished reading DB technology information.
[11/13 15:10:27     66s] Reading floorplan and netlist information...
[11/13 15:10:27     66s] Finished reading floorplan and netlist information.
[11/13 15:10:27     66s] Read in 20 layers, 10 routing layers, 1 overlap layer
[11/13 15:10:27     66s] Read in 134 macros, 29 used
[11/13 15:10:27     66s] Read in 29 components
[11/13 15:10:27     66s]   29 core components: 29 unplaced, 0 placed, 0 fixed
[11/13 15:10:27     66s] Read in 125 logical pins
[11/13 15:10:27     66s] Read in 125 nets
[11/13 15:10:27     66s] Read in 2 special nets, 2 routed
[11/13 15:10:27     66s] Read in 58 terminals
[11/13 15:10:27     66s] 1 net selected.
[11/13 15:10:27     66s] 
[11/13 15:10:27     66s] Begin power routing ...
[11/13 15:10:27     66s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/13 15:10:27     66s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/13 15:10:27     66s] Type 'man IMPSR-1256' for more detail.
[11/13 15:10:27     66s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/13 15:10:27     66s] CPU time for FollowPin 0 seconds
[11/13 15:10:28     66s]   Number of IO ports routed: 0
[11/13 15:10:28     66s]   Number of Block ports routed: 0
[11/13 15:10:28     66s]   Number of Stripe ports routed: 0
[11/13 15:10:28     66s]   Number of Core ports routed: 90
[11/13 15:10:28     66s]   Number of Pad ports routed: 0
[11/13 15:10:28     66s]   Number of Power Bump ports routed: 0
[11/13 15:10:28     66s]   Number of Followpin connections: 45
[11/13 15:10:28     66s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 1605.00 megs.
[11/13 15:10:28     66s] 
[11/13 15:10:28     66s] 
[11/13 15:10:28     66s] 
[11/13 15:10:28     66s]  Begin updating DB with routing results ...
[11/13 15:10:28     66s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/13 15:10:28     66s] Pin and blockage extraction finished
[11/13 15:10:28     66s] 
[11/13 15:10:28     66s] sroute created 135 wires.
[11/13 15:10:28     66s] ViaGen created 90 vias, deleted 0 via to avoid violation.
[11/13 15:10:28     66s] +--------+----------------+----------------+
[11/13 15:10:28     66s] |  Layer |     Created    |     Deleted    |
[11/13 15:10:28     66s] +--------+----------------+----------------+
[11/13 15:10:28     66s] | metal1 |       135      |       NA       |
[11/13 15:10:28     66s] |  via1  |       90       |        0       |
[11/13 15:10:28     66s] +--------+----------------+----------------+
[11/13 15:11:03     67s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/13 15:11:03     67s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[11/13 15:11:03     67s] *** Begin SPECIAL ROUTE on Fri Nov 13 15:11:03 2020 ***
[11/13 15:11:03     67s] SPECIAL ROUTE ran on directory: /home/isa25/Desktop/Laboratori-ISA/Lab1/innovus_UnfPiped
[11/13 15:11:03     67s] SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-957.5.1.el7.x86_64 x86_64 1.99Ghz)
[11/13 15:11:03     67s] 
[11/13 15:11:03     67s] Begin option processing ...
[11/13 15:11:03     67s] srouteConnectPowerBump set to false
[11/13 15:11:03     67s] routeSelectNet set to "VSS VDD"
[11/13 15:11:03     67s] routeSpecial set to true
[11/13 15:11:03     67s] srouteBlockPin set to "useLef"
[11/13 15:11:03     67s] srouteBottomLayerLimit set to 1
[11/13 15:11:03     67s] srouteBottomTargetLayerLimit set to 1
[11/13 15:11:03     67s] srouteConnectConverterPin set to false
[11/13 15:11:03     67s] srouteCrossoverViaBottomLayer set to 1
[11/13 15:11:03     67s] srouteCrossoverViaTopLayer set to 10
[11/13 15:11:03     67s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/13 15:11:03     67s] srouteFollowCorePinEnd set to 3
[11/13 15:11:03     67s] srouteJogControl set to "preferWithChanges differentLayer"
[11/13 15:11:03     67s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/13 15:11:03     67s] sroutePadPinAllPorts set to true
[11/13 15:11:03     67s] sroutePreserveExistingRoutes set to true
[11/13 15:11:03     67s] srouteRoutePowerBarPortOnBothDir set to true
[11/13 15:11:03     67s] srouteStopBlockPin set to "nearestTarget"
[11/13 15:11:03     67s] srouteTopLayerLimit set to 10
[11/13 15:11:03     67s] srouteTopTargetLayerLimit set to 10
[11/13 15:11:03     67s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1605.00 megs.
[11/13 15:11:03     67s] 
[11/13 15:11:03     67s] Reading DB technology information...
[11/13 15:11:04     67s] Finished reading DB technology information.
[11/13 15:11:04     67s] Reading floorplan and netlist information...
[11/13 15:11:04     67s] Finished reading floorplan and netlist information.
[11/13 15:11:04     67s] Read in 20 layers, 10 routing layers, 1 overlap layer
[11/13 15:11:04     67s] Read in 134 macros, 29 used
[11/13 15:11:04     67s] Read in 29 components
[11/13 15:11:04     67s]   29 core components: 29 unplaced, 0 placed, 0 fixed
[11/13 15:11:04     67s] Read in 125 logical pins
[11/13 15:11:04     67s] Read in 125 nets
[11/13 15:11:04     67s] Read in 2 special nets, 2 routed
[11/13 15:11:04     67s] Read in 58 terminals
[11/13 15:11:04     67s] 2 nets selected.
[11/13 15:11:04     67s] 
[11/13 15:11:04     67s] Begin power routing ...
[11/13 15:11:05     67s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/13 15:11:05     67s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/13 15:11:05     67s] Type 'man IMPSR-1256' for more detail.
[11/13 15:11:05     67s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/13 15:11:05     67s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/13 15:11:05     67s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/13 15:11:05     67s] Type 'man IMPSR-1256' for more detail.
[11/13 15:11:05     67s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/13 15:11:05     67s] CPU time for FollowPin 0 seconds
[11/13 15:11:05     67s] CPU time for FollowPin 0 seconds
[11/13 15:11:05     67s]   Number of IO ports routed: 0
[11/13 15:11:05     67s]   Number of Block ports routed: 0
[11/13 15:11:05     67s]   Number of Stripe ports routed: 0
[11/13 15:11:05     67s]   Number of Core ports routed: 90
[11/13 15:11:05     67s]   Number of Pad ports routed: 0
[11/13 15:11:05     67s]   Number of Power Bump ports routed: 0
[11/13 15:11:05     67s]   Number of Followpin connections: 45
[11/13 15:11:05     67s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 1607.00 megs.
[11/13 15:11:05     67s] 
[11/13 15:11:05     67s] 
[11/13 15:11:05     67s] 
[11/13 15:11:05     67s]  Begin updating DB with routing results ...
[11/13 15:11:05     67s]  Updating DB with 0 via definition ...
[11/13 15:11:05     67s] sroute created 135 wires.
[11/13 15:11:05     67s] ViaGen created 90 vias, deleted 0 via to avoid violation.
[11/13 15:11:05     67s] +--------+----------------+----------------+
[11/13 15:11:05     67s] |  Layer |     Created    |     Deleted    |
[11/13 15:11:05     67s] +--------+----------------+----------------+
[11/13 15:11:05     67s] | metal1 |       135      |       NA       |
[11/13 15:11:05     67s] |  via1  |       90       |        0       |
[11/13 15:11:05     67s] +--------+----------------+----------------+
[11/13 15:11:21     68s] <CMD> gui_select -rect {29.481 91.038 4.938 89.711}
[11/13 15:11:24     68s] <CMD> pan -60.364 -9.287
[11/13 15:11:26     68s] <CMD> pan 8.642 16.419
[11/13 15:11:53     69s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
[11/13 15:12:08     70s] <CMD> setPlaceMode -fp false
[11/13 15:12:08     70s] <CMD> placeDesign
[11/13 15:12:09     70s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 415, percentage of missing scan cell = 0.00% (0 / 415)
[11/13 15:12:10     70s] *** Starting placeDesign default flow ***
[11/13 15:12:10     70s] *** Start deleteBufferTree ***
[11/13 15:12:13     70s] Info: Detect buffers to remove automatically.
[11/13 15:12:13     70s] Analyzing netlist ...
[11/13 15:12:14     70s] Updating netlist
[11/13 15:12:16     70s] AAE DB initialization (MEM=887.973 CPU=0:00:00.2 REAL=0:00:01.0) 
[11/13 15:12:18     71s] siFlow : Timing analysis mode is single, using late cdB files
[11/13 15:12:18     71s] Start AAE Lib Loading. (MEM=887.973)
[11/13 15:12:18     71s] End AAE Lib Loading. (MEM=1089.25 CPU=0:00:00.0 Real=0:00:00.0)
[11/13 15:12:18     71s] 
[11/13 15:12:20     71s] *summary: 207 instances (buffers/inverters) removed
[11/13 15:12:20     71s] *** Finish deleteBufferTree (0:00:01.0) ***
[11/13 15:12:20     71s] **INFO: Enable pre-place timing setting for timing analysis
[11/13 15:12:20     71s] Set Using Default Delay Limit as 101.
[11/13 15:12:20     71s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/13 15:12:20     71s] Set Default Net Delay as 0 ps.
[11/13 15:12:20     71s] Set Default Net Load as 0 pF. 
[11/13 15:12:22     71s] **INFO: Analyzing IO path groups for slack adjustment
[11/13 15:12:26     71s] Effort level <high> specified for reg2reg_tmp.7966 path_group
[11/13 15:12:26     71s] #################################################################################
[11/13 15:12:26     71s] # Design Stage: PreRoute
[11/13 15:12:26     71s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 15:12:26     71s] # Design Mode: 90nm
[11/13 15:12:26     71s] # Analysis Mode: MMMC Non-OCV 
[11/13 15:12:26     71s] # Parasitics Mode: No SPEF/RCDB
[11/13 15:12:26     71s] # Signoff Settings: SI Off 
[11/13 15:12:26     71s] #################################################################################
[11/13 15:12:28     71s] Calculate delays in Single mode...
[11/13 15:12:28     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 1092.3M, InitMEM = 1092.3M)
[11/13 15:12:28     71s] Start delay calculation (fullDC) (1 T). (MEM=1092.27)
[11/13 15:12:31     72s] End AAE Lib Interpolated Model. (MEM=1108.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:12:33     72s] First Iteration Infinite Tw... 
[11/13 15:13:01     75s] Total number of fetched objects 5575
[11/13 15:13:01     75s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:13:01     75s] End delay calculation. (MEM=1180.65 CPU=0:00:02.6 REAL=0:00:27.0)
[11/13 15:13:03     75s] End delay calculation (fullDC). (MEM=1083.28 CPU=0:00:03.3 REAL=0:00:35.0)
[11/13 15:13:03     75s] *** CDM Built up (cpu=0:00:03.4  real=0:00:37.0  mem= 1083.3M) ***
[11/13 15:13:07     75s] **INFO: Disable pre-place timing setting for timing analysis
[11/13 15:13:08     75s] Set Using Default Delay Limit as 1000.
[11/13 15:13:08     75s] Set Default Net Delay as 1000 ps.
[11/13 15:13:08     75s] Set Default Net Load as 0.5 pF. 
[11/13 15:13:08     75s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/13 15:13:08     75s] Deleted 0 physical inst  (cell - / prefix -).
[11/13 15:13:08     75s] *** Starting "NanoPlace(TM) placement v#10 (mem=1069.1M)" ...
[11/13 15:13:08     75s] total jobs 1303
[11/13 15:13:08     75s] multi thread init TemplateIndex for each ta. thread num 1
[11/13 15:13:08     75s] Wait...
[11/13 15:13:17     76s] *** Build Buffered Sizing Timing Model
[11/13 15:13:17     76s] (cpu=0:00:00.8 mem=1069.1M) ***
[11/13 15:13:18     76s] *** Build Virtual Sizing Timing Model
[11/13 15:13:18     76s] (cpu=0:00:00.9 mem=1069.1M) ***
[11/13 15:13:18     76s] No user setting net weight.
[11/13 15:13:18     76s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/13 15:13:18     76s] Scan chains were not defined.
[11/13 15:13:18     76s] #std cell=4261 (0 fixed + 4261 movable) #block=0 (0 floating + 0 preplaced)
[11/13 15:13:18     76s] #ioInst=0 #net=5144 #term=16685 #term/net=3.24, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=95
[11/13 15:13:18     76s] stdCell: 4261 single + 0 double + 0 multi
[11/13 15:13:18     76s] Total standard cell length = 6.6751 (mm), area = 0.0093 (mm^2)
[11/13 15:13:19     76s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/13 15:13:19     76s] Estimated cell power/ground rail width = 0.197 um
[11/13 15:13:19     76s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/13 15:13:19     76s] Apply auto density screen in pre-place stage.
[11/13 15:13:19     76s] Auto density screen increases utilization from 0.594 to 0.594
[11/13 15:13:19     76s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1069.1M
[11/13 15:13:19     76s] Average module density = 0.594.
[11/13 15:13:19     76s] Density for the design = 0.594.
[11/13 15:13:19     76s]        = stdcell_area 35132 sites (9345 um^2) / alloc_area 59185 sites (15743 um^2).
[11/13 15:13:19     76s] Pin Density = 0.2819.
[11/13 15:13:19     76s]             = total # of pins 16685 / total area 59185.
[11/13 15:13:19     76s] Initial padding reaches pin density 0.418 for top
[11/13 15:13:19     76s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 4083.750
[11/13 15:13:19     76s] Initial padding increases density from 0.594 to 0.881 for top
[11/13 15:13:19     76s] === lastAutoLevel = 8 
[11/13 15:13:19     76s] [adp] 0:1:0:1
[11/13 15:13:37     78s] Clock gating cells determined by native netlist tracing.
[11/13 15:13:37     78s] Effort level <high> specified for reg2reg path_group
[11/13 15:13:38     78s] Effort level <high> specified for reg2cgate path_group
[11/13 15:13:44     78s] Iteration  1: Total net bbox = 3.943e-10 (2.82e-10 1.12e-10)
[11/13 15:13:44     78s]               Est.  stn bbox = 4.228e-10 (3.00e-10 1.23e-10)
[11/13 15:13:44     78s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1046.7M
[11/13 15:13:44     78s] Iteration  2: Total net bbox = 3.943e-10 (2.82e-10 1.12e-10)
[11/13 15:13:44     78s]               Est.  stn bbox = 4.228e-10 (3.00e-10 1.23e-10)
[11/13 15:13:44     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1046.7M
[11/13 15:13:44     78s] exp_mt_sequential is set from setPlaceMode option to 1
[11/13 15:13:44     78s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/13 15:13:44     78s] place_exp_mt_interval set to default 32
[11/13 15:13:44     78s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/13 15:13:45     79s] Iteration  3: Total net bbox = 9.108e+01 (3.88e+01 5.23e+01)
[11/13 15:13:45     79s]               Est.  stn bbox = 1.109e+02 (4.75e+01 6.34e+01)
[11/13 15:13:45     79s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1063.7M
[11/13 15:13:45     79s] Total number of setup views is 1.
[11/13 15:13:45     79s] Total number of active setup views is 1.
[11/13 15:13:45     79s] Active setup views:
[11/13 15:13:45     79s]     MyAnView
[11/13 15:14:04     81s] Iteration  4: Total net bbox = 2.978e+04 (1.42e+04 1.56e+04)
[11/13 15:14:04     81s]               Est.  stn bbox = 3.618e+04 (1.73e+04 1.89e+04)
[11/13 15:14:04     81s]               cpu = 0:00:02.4 real = 0:00:19.0 mem = 1063.7M
[11/13 15:14:20     83s] Iteration  5: Total net bbox = 3.224e+04 (1.58e+04 1.65e+04)
[11/13 15:14:20     83s]               Est.  stn bbox = 4.045e+04 (1.97e+04 2.07e+04)
[11/13 15:14:20     83s]               cpu = 0:00:01.8 real = 0:00:16.0 mem = 1063.7M
[11/13 15:14:51     87s] Iteration  6: Total net bbox = 3.834e+04 (1.96e+04 1.88e+04)
[11/13 15:14:51     87s]               Est.  stn bbox = 4.769e+04 (2.42e+04 2.35e+04)
[11/13 15:14:51     87s]               cpu = 0:00:03.7 real = 0:00:30.0 mem = 1064.7M
[11/13 15:14:51     87s] Starting Early Global Route rough congestion estimation: mem = 1064.7M
[11/13 15:14:51     87s] (I)       Reading DB...
[11/13 15:14:52     87s] (I)       before initializing RouteDB syMemory usage = 1067.5 MB
[11/13 15:14:52     87s] (I)       congestionReportName   : 
[11/13 15:14:52     87s] (I)       layerRangeFor2DCongestion : 
[11/13 15:14:52     87s] (I)       buildTerm2TermWires    : 1
[11/13 15:14:52     87s] (I)       doTrackAssignment      : 1
[11/13 15:14:52     87s] (I)       dumpBookshelfFiles     : 0
[11/13 15:14:52     87s] (I)       numThreads             : 1
[11/13 15:14:52     87s] (I)       bufferingAwareRouting  : false
[11/13 15:14:52     87s] [NR-eGR] honorMsvRouteConstraint: false
[11/13 15:14:52     87s] (I)       honorPin               : false
[11/13 15:14:52     87s] (I)       honorPinGuide          : true
[11/13 15:14:52     87s] (I)       honorPartition         : false
[11/13 15:14:52     87s] (I)       allowPartitionCrossover: false
[11/13 15:14:52     87s] (I)       honorSingleEntry       : true
[11/13 15:14:52     87s] (I)       honorSingleEntryStrong : true
[11/13 15:14:52     87s] (I)       handleViaSpacingRule   : false
[11/13 15:14:52     87s] (I)       handleEolSpacingRule   : false
[11/13 15:14:52     87s] (I)       PDConstraint           : none
[11/13 15:14:52     87s] (I)       expBetterNDRHandling   : false
[11/13 15:14:52     87s] [NR-eGR] honorClockSpecNDR      : 0
[11/13 15:14:52     87s] (I)       routingEffortLevel     : 3
[11/13 15:14:52     87s] (I)       effortLevel            : standard
[11/13 15:14:52     87s] [NR-eGR] minRouteLayer          : 2
[11/13 15:14:52     87s] [NR-eGR] maxRouteLayer          : 127
[11/13 15:14:52     87s] (I)       relaxedTopLayerCeiling : 127
[11/13 15:14:52     87s] (I)       relaxedBottomLayerFloor: 2
[11/13 15:14:52     87s] (I)       numRowsPerGCell        : 6
[11/13 15:14:52     87s] (I)       speedUpLargeDesign     : 0
[11/13 15:14:52     87s] (I)       multiThreadingTA       : 1
[11/13 15:14:52     87s] (I)       blkAwareLayerSwitching : 1
[11/13 15:14:52     87s] (I)       optimizationMode       : false
[11/13 15:14:52     87s] (I)       routeSecondPG          : false
[11/13 15:14:52     87s] (I)       scenicRatioForLayerRelax: 0.00
[11/13 15:14:52     87s] (I)       detourLimitForLayerRelax: 0.00
[11/13 15:14:52     87s] (I)       punchThroughDistance   : 500.00
[11/13 15:14:52     87s] (I)       scenicBound            : 1.15
[11/13 15:14:52     87s] (I)       maxScenicToAvoidBlk    : 100.00
[11/13 15:14:52     87s] (I)       source-to-sink ratio   : 0.00
[11/13 15:14:52     87s] (I)       targetCongestionRatioH : 1.00
[11/13 15:14:52     87s] (I)       targetCongestionRatioV : 1.00
[11/13 15:14:52     87s] (I)       layerCongestionRatio   : 0.70
[11/13 15:14:52     87s] (I)       m1CongestionRatio      : 0.10
[11/13 15:14:52     87s] (I)       m2m3CongestionRatio    : 0.70
[11/13 15:14:52     87s] (I)       localRouteEffort       : 1.00
[11/13 15:14:52     87s] (I)       numSitesBlockedByOneVia: 8.00
[11/13 15:14:52     87s] (I)       supplyScaleFactorH     : 1.00
[11/13 15:14:52     87s] (I)       supplyScaleFactorV     : 1.00
[11/13 15:14:52     87s] (I)       highlight3DOverflowFactor: 0.00
[11/13 15:14:52     87s] (I)       doubleCutViaModelingRatio: 0.00
[11/13 15:14:52     87s] (I)       routeVias              : 
[11/13 15:14:52     87s] (I)       readTROption           : true
[11/13 15:14:52     87s] (I)       extraSpacingFactor     : 1.00
[11/13 15:14:52     87s] [NR-eGR] numTracksPerClockWire  : 0
[11/13 15:14:52     87s] (I)       routeSelectedNetsOnly  : false
[11/13 15:14:52     87s] (I)       clkNetUseMaxDemand     : false
[11/13 15:14:52     87s] (I)       extraDemandForClocks   : 0
[11/13 15:14:52     87s] (I)       steinerRemoveLayers    : false
[11/13 15:14:52     87s] (I)       demoteLayerScenicScale : 1.00
[11/13 15:14:52     87s] (I)       nonpreferLayerCostScale : 100.00
[11/13 15:14:52     87s] (I)       similarTopologyRoutingFast : false
[11/13 15:14:52     87s] (I)       spanningTreeRefinement : false
[11/13 15:14:52     87s] (I)       spanningTreeRefinementAlpha : 0.50
[11/13 15:14:52     87s] (I)       starting read tracks
[11/13 15:14:52     87s] (I)       build grid graph
[11/13 15:14:52     87s] (I)       build grid graph start
[11/13 15:14:52     87s] [NR-eGR] Layer1 has no routable track
[11/13 15:14:52     87s] [NR-eGR] Layer2 has single uniform track structure
[11/13 15:14:52     87s] [NR-eGR] Layer3 has single uniform track structure
[11/13 15:14:52     87s] [NR-eGR] Layer4 has single uniform track structure
[11/13 15:14:52     87s] [NR-eGR] Layer5 has single uniform track structure
[11/13 15:14:52     87s] [NR-eGR] Layer6 has single uniform track structure
[11/13 15:14:52     87s] [NR-eGR] Layer7 has single uniform track structure
[11/13 15:14:52     87s] [NR-eGR] Layer8 has single uniform track structure
[11/13 15:14:52     87s] [NR-eGR] Layer9 has single uniform track structure
[11/13 15:14:52     87s] [NR-eGR] Layer10 has single uniform track structure
[11/13 15:14:52     87s] (I)       build grid graph end
[11/13 15:14:52     87s] (I)       numViaLayers=10
[11/13 15:14:52     87s] (I)       Reading via via1_8 for layer: 0 
[11/13 15:14:52     87s] (I)       Reading via via2_8 for layer: 1 
[11/13 15:14:52     87s] (I)       Reading via via3_2 for layer: 2 
[11/13 15:14:52     87s] (I)       Reading via via4_0 for layer: 3 
[11/13 15:14:52     87s] (I)       Reading via via5_0 for layer: 4 
[11/13 15:14:52     87s] (I)       Reading via via6_0 for layer: 5 
[11/13 15:14:52     87s] (I)       Reading via via7_0 for layer: 6 
[11/13 15:14:52     87s] (I)       Reading via via8_0 for layer: 7 
[11/13 15:14:52     87s] (I)       Reading via via9_0 for layer: 8 
[11/13 15:14:52     87s] (I)       end build via table
[11/13 15:14:52     87s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=192 numBumpBlks=0 numBoundaryFakeBlks=0
[11/13 15:14:52     87s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/13 15:14:52     87s] (I)       readDataFromPlaceDB
[11/13 15:14:52     87s] (I)       Read net information..
[11/13 15:14:52     87s] [NR-eGR] Read numTotalNets=5115  numIgnoredNets=0
[11/13 15:14:52     87s] (I)       Read testcase time = 0.000 seconds
[11/13 15:14:52     87s] 
[11/13 15:14:52     87s] (I)       read default dcut vias
[11/13 15:14:52     87s] (I)       Reading via via1_4 for layer: 0 
[11/13 15:14:52     87s] (I)       Reading via via2_8 for layer: 1 
[11/13 15:14:52     87s] (I)       Reading via via3_2 for layer: 2 
[11/13 15:14:52     87s] (I)       Reading via via4_0 for layer: 3 
[11/13 15:14:52     87s] (I)       Reading via via5_0 for layer: 4 
[11/13 15:14:52     87s] (I)       Reading via via6_0 for layer: 5 
[11/13 15:14:52     87s] (I)       Reading via via7_0 for layer: 6 
[11/13 15:14:52     87s] (I)       Reading via via8_0 for layer: 7 
[11/13 15:14:52     87s] (I)       Reading via via9_0 for layer: 8 
[11/13 15:14:52     87s] (I)       build grid graph start
[11/13 15:14:52     87s] (I)       build grid graph end
[11/13 15:14:52     87s] (I)       Model blockage into capacity
[11/13 15:14:52     87s] (I)       Read numBlocks=192  numPreroutedWires=0  numCapScreens=0
[11/13 15:14:52     87s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/13 15:14:52     87s] (I)       blocked area on Layer2 : 3211828800  (4.36%)
[11/13 15:14:52     87s] (I)       blocked area on Layer3 : 0  (0.00%)
[11/13 15:14:52     87s] (I)       blocked area on Layer4 : 0  (0.00%)
[11/13 15:14:52     87s] (I)       blocked area on Layer5 : 0  (0.00%)
[11/13 15:14:52     87s] (I)       blocked area on Layer6 : 0  (0.00%)
[11/13 15:14:52     87s] (I)       blocked area on Layer7 : 0  (0.00%)
[11/13 15:14:52     87s] (I)       blocked area on Layer8 : 0  (0.00%)
[11/13 15:14:52     87s] (I)       blocked area on Layer9 : 0  (0.00%)
[11/13 15:14:52     87s] (I)       blocked area on Layer10 : 0  (0.00%)
[11/13 15:14:52     87s] (I)       Modeling time = 0.000 seconds
[11/13 15:14:52     87s] 
[11/13 15:14:52     87s] (I)       Number of ignored nets = 0
[11/13 15:14:52     87s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/13 15:14:52     87s] (I)       Number of clock nets = 46.  Ignored: No
[11/13 15:14:52     87s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/13 15:14:52     87s] (I)       Number of special nets = 0.  Ignored: Yes
[11/13 15:14:52     87s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/13 15:14:52     87s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/13 15:14:52     87s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/13 15:14:52     87s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/13 15:14:52     87s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/13 15:14:52     87s] [NR-eGR] There are 46 clock nets ( 0 with NDR ).
[11/13 15:14:52     87s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1067.5 MB
[11/13 15:14:52     87s] (I)       Ndr track 0 does not exist
[11/13 15:14:52     87s] (I)       Layer1  viaCost=200.00
[11/13 15:14:52     87s] (I)       Layer2  viaCost=200.00
[11/13 15:14:52     87s] (I)       Layer3  viaCost=100.00
[11/13 15:14:52     87s] (I)       Layer4  viaCost=100.00
[11/13 15:14:52     87s] (I)       Layer5  viaCost=100.00
[11/13 15:14:52     87s] (I)       Layer6  viaCost=100.00
[11/13 15:14:52     87s] (I)       Layer7  viaCost=100.00
[11/13 15:14:52     87s] (I)       Layer8  viaCost=100.00
[11/13 15:14:52     87s] (I)       Layer9  viaCost=100.00
[11/13 15:14:52     87s] (I)       ---------------------Grid Graph Info--------------------
[11/13 15:14:52     87s] (I)       routing area        :  (0, 0) - (273220, 269360)
[11/13 15:14:52     87s] (I)       core area           :  (10260, 10080) - (262960, 259280)
[11/13 15:14:52     87s] (I)       Site Width          :   380  (dbu)
[11/13 15:14:52     87s] (I)       Row Height          :  2800  (dbu)
[11/13 15:14:52     87s] (I)       GCell Width         : 16800  (dbu)
[11/13 15:14:52     87s] (I)       GCell Height        : 16800  (dbu)
[11/13 15:14:52     87s] (I)       grid                :    17    16    10
[11/13 15:14:52     87s] (I)       vertical capacity   :     0 16800     0 16800     0 16800     0 16800     0 16800
[11/13 15:14:52     87s] (I)       horizontal capacity :     0     0 16800     0 16800     0 16800     0 16800     0
[11/13 15:14:52     87s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/13 15:14:52     87s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/13 15:14:52     87s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/13 15:14:52     87s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/13 15:14:52     87s] (I)       Num tracks per GCell: 62.22 44.21 60.00 30.00 30.00 30.00 10.00 10.00  5.25  5.00
[11/13 15:14:52     87s] (I)       Total num of tracks :     0   719   962   487   480   487   160   162    83    80
[11/13 15:14:52     87s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/13 15:14:52     87s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/13 15:14:52     87s] (I)       --------------------------------------------------------
[11/13 15:14:52     87s] 
[11/13 15:14:52     87s] [NR-eGR] ============ Routing rule table ============
[11/13 15:14:52     87s] [NR-eGR] Rule id 0. Nets 5115 
[11/13 15:14:52     87s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/13 15:14:52     87s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/13 15:14:52     87s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 15:14:52     87s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 15:14:52     87s] [NR-eGR] ========================================
[11/13 15:14:52     87s] [NR-eGR] 
[11/13 15:14:52     87s] (I)       After initializing earlyGlobalRoute syMemory usage = 1067.5 MB
[11/13 15:14:52     87s] (I)       Loading and dumping file time : 0.06 seconds
[11/13 15:14:52     87s] (I)       ============= Initialization =============
[11/13 15:14:52     87s] (I)       numLocalWires=15375  numGlobalNetBranches=3723  numLocalNetBranches=4126
[11/13 15:14:52     87s] (I)       totalPins=16561  totalGlobalPin=5860 (35.38%)
[11/13 15:14:52     87s] (I)       total 2D Cap : 59161 = (28645 H, 30516 V)
[11/13 15:14:52     87s] (I)       ============  Phase 1a Route ============
[11/13 15:14:52     87s] (I)       Phase 1a runs 0.00 seconds
[11/13 15:14:52     87s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/13 15:14:52     87s] (I)       Usage: 5331 = (2794 H, 2537 V) = (9.75% H, 8.31% V) = (2.347e+04um H, 2.131e+04um V)
[11/13 15:14:52     87s] (I)       
[11/13 15:14:52     87s] (I)       ============  Phase 1b Route ============
[11/13 15:14:52     87s] (I)       Usage: 5331 = (2794 H, 2537 V) = (9.75% H, 8.31% V) = (2.347e+04um H, 2.131e+04um V)
[11/13 15:14:52     87s] (I)       
[11/13 15:14:52     87s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[11/13 15:14:52     87s] 
[11/13 15:14:52     87s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/13 15:14:52     87s] Finished Early Global Route rough congestion estimation: mem = 1067.5M
[11/13 15:14:52     87s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/13 15:14:52     87s] Congestion driven padding in post-place stage.
[11/13 15:14:53     87s] Congestion driven padding increases utilization from 0.881 to 0.881
[11/13 15:14:53     87s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:01.0 mem = 1067.5M
[11/13 15:14:53     87s] Global placement CDP skipped at cutLevel 7.
[11/13 15:14:54     87s] Iteration  7: Total net bbox = 5.178e+04 (2.73e+04 2.45e+04)
[11/13 15:14:54     87s]               Est.  stn bbox = 6.495e+04 (3.39e+04 3.10e+04)
[11/13 15:14:54     87s]               cpu = 0:00:00.2 real = 0:00:03.0 mem = 1067.5M
[11/13 15:15:11     89s] nrCritNet: 0.00% ( 0 / 5144 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/13 15:15:30     91s] nrCritNet: 0.00% ( 0 / 5144 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/13 15:15:30     91s] Iteration  8: Total net bbox = 5.178e+04 (2.73e+04 2.45e+04)
[11/13 15:15:30     91s]               Est.  stn bbox = 6.495e+04 (3.39e+04 3.10e+04)
[11/13 15:15:30     91s]               cpu = 0:00:03.8 real = 0:00:36.0 mem = 1067.5M
[11/13 15:15:50     93s] Starting Early Global Route rough congestion estimation: mem = 1067.5M
[11/13 15:15:50     93s] (I)       Reading DB...
[11/13 15:15:50     93s] (I)       before initializing RouteDB syMemory usage = 1067.5 MB
[11/13 15:15:50     93s] (I)       congestionReportName   : 
[11/13 15:15:50     93s] (I)       layerRangeFor2DCongestion : 
[11/13 15:15:50     93s] (I)       buildTerm2TermWires    : 1
[11/13 15:15:50     93s] (I)       doTrackAssignment      : 1
[11/13 15:15:50     93s] (I)       dumpBookshelfFiles     : 0
[11/13 15:15:50     93s] (I)       numThreads             : 1
[11/13 15:15:50     93s] (I)       bufferingAwareRouting  : false
[11/13 15:15:50     93s] [NR-eGR] honorMsvRouteConstraint: false
[11/13 15:15:50     93s] (I)       honorPin               : false
[11/13 15:15:50     93s] (I)       honorPinGuide          : true
[11/13 15:15:50     93s] (I)       honorPartition         : false
[11/13 15:15:50     93s] (I)       allowPartitionCrossover: false
[11/13 15:15:50     93s] (I)       honorSingleEntry       : true
[11/13 15:15:50     93s] (I)       honorSingleEntryStrong : true
[11/13 15:15:50     93s] (I)       handleViaSpacingRule   : false
[11/13 15:15:50     93s] (I)       handleEolSpacingRule   : false
[11/13 15:15:50     93s] (I)       PDConstraint           : none
[11/13 15:15:50     93s] (I)       expBetterNDRHandling   : false
[11/13 15:15:50     93s] [NR-eGR] honorClockSpecNDR      : 0
[11/13 15:15:50     93s] (I)       routingEffortLevel     : 3
[11/13 15:15:50     93s] (I)       effortLevel            : standard
[11/13 15:15:50     93s] [NR-eGR] minRouteLayer          : 2
[11/13 15:15:50     93s] [NR-eGR] maxRouteLayer          : 127
[11/13 15:15:50     93s] (I)       relaxedTopLayerCeiling : 127
[11/13 15:15:50     93s] (I)       relaxedBottomLayerFloor: 2
[11/13 15:15:50     93s] (I)       numRowsPerGCell        : 3
[11/13 15:15:50     93s] (I)       speedUpLargeDesign     : 0
[11/13 15:15:50     93s] (I)       multiThreadingTA       : 1
[11/13 15:15:50     93s] (I)       blkAwareLayerSwitching : 1
[11/13 15:15:50     93s] (I)       optimizationMode       : false
[11/13 15:15:50     93s] (I)       routeSecondPG          : false
[11/13 15:15:50     93s] (I)       scenicRatioForLayerRelax: 0.00
[11/13 15:15:50     93s] (I)       detourLimitForLayerRelax: 0.00
[11/13 15:15:50     93s] (I)       punchThroughDistance   : 500.00
[11/13 15:15:50     93s] (I)       scenicBound            : 1.15
[11/13 15:15:50     93s] (I)       maxScenicToAvoidBlk    : 100.00
[11/13 15:15:50     93s] (I)       source-to-sink ratio   : 0.00
[11/13 15:15:50     93s] (I)       targetCongestionRatioH : 1.00
[11/13 15:15:50     93s] (I)       targetCongestionRatioV : 1.00
[11/13 15:15:50     93s] (I)       layerCongestionRatio   : 0.70
[11/13 15:15:50     93s] (I)       m1CongestionRatio      : 0.10
[11/13 15:15:50     93s] (I)       m2m3CongestionRatio    : 0.70
[11/13 15:15:50     93s] (I)       localRouteEffort       : 1.00
[11/13 15:15:50     93s] (I)       numSitesBlockedByOneVia: 8.00
[11/13 15:15:50     93s] (I)       supplyScaleFactorH     : 1.00
[11/13 15:15:50     93s] (I)       supplyScaleFactorV     : 1.00
[11/13 15:15:50     93s] (I)       highlight3DOverflowFactor: 0.00
[11/13 15:15:50     93s] (I)       doubleCutViaModelingRatio: 0.00
[11/13 15:15:50     93s] (I)       routeVias              : 
[11/13 15:15:50     93s] (I)       readTROption           : true
[11/13 15:15:50     93s] (I)       extraSpacingFactor     : 1.00
[11/13 15:15:50     93s] [NR-eGR] numTracksPerClockWire  : 0
[11/13 15:15:50     93s] (I)       routeSelectedNetsOnly  : false
[11/13 15:15:50     93s] (I)       clkNetUseMaxDemand     : false
[11/13 15:15:50     93s] (I)       extraDemandForClocks   : 0
[11/13 15:15:50     93s] (I)       steinerRemoveLayers    : false
[11/13 15:15:50     93s] (I)       demoteLayerScenicScale : 1.00
[11/13 15:15:50     93s] (I)       nonpreferLayerCostScale : 100.00
[11/13 15:15:50     93s] (I)       similarTopologyRoutingFast : false
[11/13 15:15:50     93s] (I)       spanningTreeRefinement : false
[11/13 15:15:50     93s] (I)       spanningTreeRefinementAlpha : 0.50
[11/13 15:15:50     93s] (I)       starting read tracks
[11/13 15:15:50     93s] (I)       build grid graph
[11/13 15:15:50     93s] (I)       build grid graph start
[11/13 15:15:50     93s] [NR-eGR] Layer1 has no routable track
[11/13 15:15:50     93s] [NR-eGR] Layer2 has single uniform track structure
[11/13 15:15:50     93s] [NR-eGR] Layer3 has single uniform track structure
[11/13 15:15:50     93s] [NR-eGR] Layer4 has single uniform track structure
[11/13 15:15:50     93s] [NR-eGR] Layer5 has single uniform track structure
[11/13 15:15:50     93s] [NR-eGR] Layer6 has single uniform track structure
[11/13 15:15:50     93s] [NR-eGR] Layer7 has single uniform track structure
[11/13 15:15:50     93s] [NR-eGR] Layer8 has single uniform track structure
[11/13 15:15:50     93s] [NR-eGR] Layer9 has single uniform track structure
[11/13 15:15:50     93s] [NR-eGR] Layer10 has single uniform track structure
[11/13 15:15:50     93s] (I)       build grid graph end
[11/13 15:15:50     93s] (I)       numViaLayers=10
[11/13 15:15:50     93s] (I)       Reading via via1_8 for layer: 0 
[11/13 15:15:50     93s] (I)       Reading via via2_8 for layer: 1 
[11/13 15:15:50     93s] (I)       Reading via via3_2 for layer: 2 
[11/13 15:15:50     93s] (I)       Reading via via4_0 for layer: 3 
[11/13 15:15:50     93s] (I)       Reading via via5_0 for layer: 4 
[11/13 15:15:50     93s] (I)       Reading via via6_0 for layer: 5 
[11/13 15:15:50     93s] (I)       Reading via via7_0 for layer: 6 
[11/13 15:15:50     93s] (I)       Reading via via8_0 for layer: 7 
[11/13 15:15:50     93s] (I)       Reading via via9_0 for layer: 8 
[11/13 15:15:50     93s] (I)       end build via table
[11/13 15:15:50     93s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=192 numBumpBlks=0 numBoundaryFakeBlks=0
[11/13 15:15:50     93s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/13 15:15:50     93s] (I)       readDataFromPlaceDB
[11/13 15:15:50     93s] (I)       Read net information..
[11/13 15:15:50     93s] [NR-eGR] Read numTotalNets=5115  numIgnoredNets=0
[11/13 15:15:50     93s] (I)       Read testcase time = 0.000 seconds
[11/13 15:15:50     93s] 
[11/13 15:15:50     93s] (I)       read default dcut vias
[11/13 15:15:50     93s] (I)       Reading via via1_4 for layer: 0 
[11/13 15:15:50     93s] (I)       Reading via via2_8 for layer: 1 
[11/13 15:15:50     93s] (I)       Reading via via3_2 for layer: 2 
[11/13 15:15:50     93s] (I)       Reading via via4_0 for layer: 3 
[11/13 15:15:50     93s] (I)       Reading via via5_0 for layer: 4 
[11/13 15:15:50     93s] (I)       Reading via via6_0 for layer: 5 
[11/13 15:15:50     93s] (I)       Reading via via7_0 for layer: 6 
[11/13 15:15:50     93s] (I)       Reading via via8_0 for layer: 7 
[11/13 15:15:50     93s] (I)       Reading via via9_0 for layer: 8 
[11/13 15:15:50     93s] (I)       build grid graph start
[11/13 15:15:50     93s] (I)       build grid graph end
[11/13 15:15:50     93s] (I)       Model blockage into capacity
[11/13 15:15:50     93s] (I)       Read numBlocks=192  numPreroutedWires=0  numCapScreens=0
[11/13 15:15:50     93s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/13 15:15:50     93s] (I)       blocked area on Layer2 : 3211828800  (4.36%)
[11/13 15:15:50     93s] (I)       blocked area on Layer3 : 0  (0.00%)
[11/13 15:15:50     93s] (I)       blocked area on Layer4 : 0  (0.00%)
[11/13 15:15:50     93s] (I)       blocked area on Layer5 : 0  (0.00%)
[11/13 15:15:50     93s] (I)       blocked area on Layer6 : 0  (0.00%)
[11/13 15:15:50     93s] (I)       blocked area on Layer7 : 0  (0.00%)
[11/13 15:15:50     93s] (I)       blocked area on Layer8 : 0  (0.00%)
[11/13 15:15:50     93s] (I)       blocked area on Layer9 : 0  (0.00%)
[11/13 15:15:50     93s] (I)       blocked area on Layer10 : 0  (0.00%)
[11/13 15:15:50     93s] (I)       Modeling time = 0.000 seconds
[11/13 15:15:50     93s] 
[11/13 15:15:50     93s] (I)       Number of ignored nets = 0
[11/13 15:15:50     93s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/13 15:15:50     93s] (I)       Number of clock nets = 46.  Ignored: No
[11/13 15:15:50     93s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/13 15:15:50     93s] (I)       Number of special nets = 0.  Ignored: Yes
[11/13 15:15:50     93s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/13 15:15:50     93s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/13 15:15:50     93s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/13 15:15:50     93s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/13 15:15:50     93s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/13 15:15:50     93s] [NR-eGR] There are 46 clock nets ( 0 with NDR ).
[11/13 15:15:50     93s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1067.5 MB
[11/13 15:15:50     93s] (I)       Ndr track 0 does not exist
[11/13 15:15:50     93s] (I)       Layer1  viaCost=200.00
[11/13 15:15:50     93s] (I)       Layer2  viaCost=200.00
[11/13 15:15:50     93s] (I)       Layer3  viaCost=100.00
[11/13 15:15:50     93s] (I)       Layer4  viaCost=100.00
[11/13 15:15:50     93s] (I)       Layer5  viaCost=100.00
[11/13 15:15:50     93s] (I)       Layer6  viaCost=100.00
[11/13 15:15:50     93s] (I)       Layer7  viaCost=100.00
[11/13 15:15:50     93s] (I)       Layer8  viaCost=100.00
[11/13 15:15:50     93s] (I)       Layer9  viaCost=100.00
[11/13 15:15:50     93s] (I)       ---------------------Grid Graph Info--------------------
[11/13 15:15:50     93s] (I)       routing area        :  (0, 0) - (273220, 269360)
[11/13 15:15:50     93s] (I)       core area           :  (10260, 10080) - (262960, 259280)
[11/13 15:15:50     93s] (I)       Site Width          :   380  (dbu)
[11/13 15:15:50     93s] (I)       Row Height          :  2800  (dbu)
[11/13 15:15:50     93s] (I)       GCell Width         :  8400  (dbu)
[11/13 15:15:50     93s] (I)       GCell Height        :  8400  (dbu)
[11/13 15:15:50     93s] (I)       grid                :    33    32    10
[11/13 15:15:50     93s] (I)       vertical capacity   :     0  8400     0  8400     0  8400     0  8400     0  8400
[11/13 15:15:50     93s] (I)       horizontal capacity :     0     0  8400     0  8400     0  8400     0  8400     0
[11/13 15:15:50     93s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/13 15:15:50     93s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/13 15:15:50     93s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/13 15:15:50     93s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/13 15:15:50     93s] (I)       Num tracks per GCell: 31.11 22.11 30.00 15.00 15.00 15.00  5.00  5.00  2.62  2.50
[11/13 15:15:50     93s] (I)       Total num of tracks :     0   719   962   487   480   487   160   162    83    80
[11/13 15:15:50     93s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/13 15:15:51     93s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/13 15:15:51     93s] (I)       --------------------------------------------------------
[11/13 15:15:51     93s] 
[11/13 15:15:51     93s] [NR-eGR] ============ Routing rule table ============
[11/13 15:15:51     93s] [NR-eGR] Rule id 0. Nets 5115 
[11/13 15:15:51     93s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/13 15:15:51     93s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/13 15:15:51     93s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 15:15:51     93s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 15:15:51     93s] [NR-eGR] ========================================
[11/13 15:15:51     93s] [NR-eGR] 
[11/13 15:15:51     93s] (I)       After initializing earlyGlobalRoute syMemory usage = 1067.5 MB
[11/13 15:15:51     93s] (I)       Loading and dumping file time : 0.05 seconds
[11/13 15:15:51     93s] (I)       ============= Initialization =============
[11/13 15:15:51     93s] (I)       numLocalWires=9575  numGlobalNetBranches=2982  numLocalNetBranches=1966
[11/13 15:15:51     93s] (I)       totalPins=16561  totalGlobalPin=10147 (61.27%)
[11/13 15:15:51     93s] (I)       total 2D Cap : 116645 = (55605 H, 61040 V)
[11/13 15:15:51     93s] (I)       ============  Phase 1a Route ============
[11/13 15:15:51     93s] (I)       Phase 1a runs 0.00 seconds
[11/13 15:15:51     93s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[11/13 15:15:51     93s] (I)       Usage: 12088 = (6144 H, 5944 V) = (11.05% H, 9.74% V) = (2.580e+04um H, 2.496e+04um V)
[11/13 15:15:51     93s] (I)       
[11/13 15:15:51     93s] (I)       ============  Phase 1b Route ============
[11/13 15:15:51     93s] (I)       Usage: 12088 = (6144 H, 5944 V) = (11.05% H, 9.74% V) = (2.580e+04um H, 2.496e+04um V)
[11/13 15:15:51     93s] (I)       
[11/13 15:15:51     93s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[11/13 15:15:51     93s] 
[11/13 15:15:51     93s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/13 15:15:51     93s] Finished Early Global Route rough congestion estimation: mem = 1067.5M
[11/13 15:15:51     93s] earlyGlobalRoute rough estimation gcell size 3 row height
[11/13 15:15:51     93s] Congestion driven padding in post-place stage.
[11/13 15:15:51     93s] Congestion driven padding increases utilization from 0.881 to 0.882
[11/13 15:15:51     93s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1067.5M
[11/13 15:15:52     93s] Global placement CDP skipped at cutLevel 9.
[11/13 15:15:52     93s] Iteration  9: Total net bbox = 5.563e+04 (2.88e+04 2.69e+04)
[11/13 15:15:52     93s]               Est.  stn bbox = 6.915e+04 (3.55e+04 3.37e+04)
[11/13 15:15:52     93s]               cpu = 0:00:02.6 real = 0:00:22.0 mem = 1067.5M
[11/13 15:16:12     95s] nrCritNet: 0.00% ( 0 / 5144 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/13 15:16:32     97s] nrCritNet: 0.00% ( 0 / 5144 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[11/13 15:16:33     97s] Iteration 10: Total net bbox = 5.563e+04 (2.88e+04 2.69e+04)
[11/13 15:16:33     97s]               Est.  stn bbox = 6.915e+04 (3.55e+04 3.37e+04)
[11/13 15:16:33     97s]               cpu = 0:00:03.7 real = 0:00:41.0 mem = 1067.5M
[11/13 15:17:11    102s] Iteration 11: Total net bbox = 5.844e+04 (3.00e+04 2.85e+04)
[11/13 15:17:11    102s]               Est.  stn bbox = 7.198e+04 (3.66e+04 3.54e+04)
[11/13 15:17:11    102s]               cpu = 0:00:05.0 real = 0:00:38.0 mem = 1067.5M
[11/13 15:17:11    102s] Iteration 12: Total net bbox = 5.844e+04 (3.00e+04 2.85e+04)
[11/13 15:17:11    102s]               Est.  stn bbox = 7.198e+04 (3.66e+04 3.54e+04)
[11/13 15:17:11    102s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1067.5M
[11/13 15:17:11    102s] *** cost = 5.844e+04 (3.00e+04 2.85e+04) (cpu for global=0:00:24.1) real=0:03:34***
[11/13 15:17:11    102s] Info: 45 clock gating cells identified, 45 (on average) moved
[11/13 15:17:12    102s] Solver runtime cpu: 0:00:15.1 real: 0:02:02
[11/13 15:17:12    102s] Core Placement runtime cpu: 0:00:15.7 real: 0:02:07
[11/13 15:17:12    102s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/13 15:17:12    102s] Type 'man IMPSP-9025' for more detail.
[11/13 15:17:12    102s] #spOpts: mergeVia=F 
[11/13 15:17:12    102s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/13 15:17:12    102s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/13 15:17:12    102s] *** Starting refinePlace (0:01:42 mem=1067.5M) ***
[11/13 15:17:12    102s] Total net bbox length = 5.844e+04 (2.995e+04 2.849e+04) (ext = 1.156e+04)
[11/13 15:17:12    102s] # spcSbClkGt: 45
[11/13 15:17:12    102s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/13 15:17:12    102s] Starting refinePlace ...
[11/13 15:17:12    102s] default core: bins with density >  0.75 = 11.1 % ( 9 / 81 )
[11/13 15:17:12    102s] Density distribution unevenness ratio = 9.335%
[11/13 15:17:13    102s]   Spread Effort: high, standalone mode, useDDP on.
[11/13 15:17:13    102s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1067.5MB) @(0:01:42 - 0:01:43).
[11/13 15:17:13    102s] Move report: preRPlace moves 4261 insts, mean move: 0.42 um, max move: 2.68 um
[11/13 15:17:13    102s] 	Max move on inst (DATAPATH_pipe1_state0_0_REG_OUT_reg_1_): (88.86, 53.49) --> (89.30, 51.24)
[11/13 15:17:13    102s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[11/13 15:17:13    102s] wireLenOptFixPriorityInst 0 inst fixed
[11/13 15:17:13    102s] Placement tweakage begins.
[11/13 15:17:14    102s] wire length = 5.690e+04
[11/13 15:17:26    103s] wire length = 5.393e+04
[11/13 15:17:26    103s] Placement tweakage ends.
[11/13 15:17:26    103s] Move report: tweak moves 668 insts, mean move: 2.78 um, max move: 27.77 um
[11/13 15:17:26    103s] 	Max move on inst (DATAPATH_output_buffer_REG_OUT_reg_1_): (65.36, 83.44) --> (57.19, 63.84)
[11/13 15:17:26    103s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:13.0, mem=1067.5MB) @(0:01:43 - 0:01:44).
[11/13 15:17:28    103s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/13 15:17:28    103s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:02.0, mem=1067.5MB) @(0:01:44 - 0:01:44).
[11/13 15:17:28    103s] Move report: Detail placement moves 4261 insts, mean move: 0.82 um, max move: 27.30 um
[11/13 15:17:28    103s] 	Max move on inst (DATAPATH_output_buffer_REG_OUT_reg_1_): (65.44, 82.89) --> (57.19, 63.84)
[11/13 15:17:28    103s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:16.0 MEM: 1067.5MB
[11/13 15:17:28    103s] Statistics of distance of Instance movement in refine placement:
[11/13 15:17:28    103s]   maximum (X+Y) =        27.30 um
[11/13 15:17:28    103s]   inst (DATAPATH_output_buffer_REG_OUT_reg_1_) with max move: (65.441, 82.89) -> (57.19, 63.84)
[11/13 15:17:28    103s]   mean    (X+Y) =         0.82 um
[11/13 15:17:28    103s] Total instances flipped for WireLenOpt: 356
[11/13 15:17:28    103s] Summary Report:
[11/13 15:17:28    103s] Instances move: 4261 (out of 4261 movable)
[11/13 15:17:28    103s] Instances flipped: 0
[11/13 15:17:28    103s] Mean displacement: 0.82 um
[11/13 15:17:28    103s] Max displacement: 27.30 um (Instance: DATAPATH_output_buffer_REG_OUT_reg_1_) (65.441, 82.89) -> (57.19, 63.84)
[11/13 15:17:28    103s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[11/13 15:17:28    103s] Total instances moved : 4261
[11/13 15:17:28    103s] Total net bbox length = 5.595e+04 (2.733e+04 2.862e+04) (ext = 1.136e+04)
[11/13 15:17:28    103s] Runtime: CPU: 0:00:01.4 REAL: 0:00:16.0 MEM: 1067.5MB
[11/13 15:17:28    103s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:16.0, mem=1067.5MB) @(0:01:42 - 0:01:44).
[11/13 15:17:28    103s] *** Finished refinePlace (0:01:44 mem=1067.5M) ***
[11/13 15:17:28    103s] *** End of Placement (cpu=0:00:28.2, real=0:04:20, mem=1067.5M) ***
[11/13 15:17:28    103s] #spOpts: mergeVia=F 
[11/13 15:17:28    103s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/13 15:17:28    103s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/13 15:17:28    103s] default core: bins with density >  0.75 = 12.3 % ( 10 / 81 )
[11/13 15:17:28    103s] Density distribution unevenness ratio = 9.244%
[11/13 15:17:28    103s] *** Free Virtual Timing Model ...(mem=1067.5M)
[11/13 15:17:30    104s] Starting congestion repair ...
[11/13 15:17:30    104s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[11/13 15:17:30    104s] Starting Early Global Route congestion estimation: mem = 1053.3M
[11/13 15:17:30    104s] (I)       Reading DB...
[11/13 15:17:30    104s] (I)       before initializing RouteDB syMemory usage = 1053.3 MB
[11/13 15:17:30    104s] (I)       congestionReportName   : 
[11/13 15:17:30    104s] (I)       layerRangeFor2DCongestion : 
[11/13 15:17:30    104s] (I)       buildTerm2TermWires    : 1
[11/13 15:17:30    104s] (I)       doTrackAssignment      : 1
[11/13 15:17:30    104s] (I)       dumpBookshelfFiles     : 0
[11/13 15:17:30    104s] (I)       numThreads             : 1
[11/13 15:17:30    104s] (I)       bufferingAwareRouting  : false
[11/13 15:17:30    104s] [NR-eGR] honorMsvRouteConstraint: false
[11/13 15:17:30    104s] (I)       honorPin               : false
[11/13 15:17:30    104s] (I)       honorPinGuide          : true
[11/13 15:17:30    104s] (I)       honorPartition         : false
[11/13 15:17:30    104s] (I)       allowPartitionCrossover: false
[11/13 15:17:30    104s] (I)       honorSingleEntry       : true
[11/13 15:17:30    104s] (I)       honorSingleEntryStrong : true
[11/13 15:17:30    104s] (I)       handleViaSpacingRule   : false
[11/13 15:17:30    104s] (I)       handleEolSpacingRule   : false
[11/13 15:17:30    104s] (I)       PDConstraint           : none
[11/13 15:17:30    104s] (I)       expBetterNDRHandling   : false
[11/13 15:17:30    104s] [NR-eGR] honorClockSpecNDR      : 0
[11/13 15:17:30    104s] (I)       routingEffortLevel     : 3
[11/13 15:17:30    104s] (I)       effortLevel            : standard
[11/13 15:17:30    104s] [NR-eGR] minRouteLayer          : 2
[11/13 15:17:30    104s] [NR-eGR] maxRouteLayer          : 127
[11/13 15:17:30    104s] (I)       relaxedTopLayerCeiling : 127
[11/13 15:17:30    104s] (I)       relaxedBottomLayerFloor: 2
[11/13 15:17:30    104s] (I)       numRowsPerGCell        : 1
[11/13 15:17:30    104s] (I)       speedUpLargeDesign     : 0
[11/13 15:17:30    104s] (I)       multiThreadingTA       : 1
[11/13 15:17:30    104s] (I)       blkAwareLayerSwitching : 1
[11/13 15:17:30    104s] (I)       optimizationMode       : false
[11/13 15:17:30    104s] (I)       routeSecondPG          : false
[11/13 15:17:30    104s] (I)       scenicRatioForLayerRelax: 0.00
[11/13 15:17:30    104s] (I)       detourLimitForLayerRelax: 0.00
[11/13 15:17:30    104s] (I)       punchThroughDistance   : 500.00
[11/13 15:17:30    104s] (I)       scenicBound            : 1.15
[11/13 15:17:30    104s] (I)       maxScenicToAvoidBlk    : 100.00
[11/13 15:17:30    104s] (I)       source-to-sink ratio   : 0.00
[11/13 15:17:30    104s] (I)       targetCongestionRatioH : 1.00
[11/13 15:17:30    104s] (I)       targetCongestionRatioV : 1.00
[11/13 15:17:30    104s] (I)       layerCongestionRatio   : 0.70
[11/13 15:17:30    104s] (I)       m1CongestionRatio      : 0.10
[11/13 15:17:30    104s] (I)       m2m3CongestionRatio    : 0.70
[11/13 15:17:30    104s] (I)       localRouteEffort       : 1.00
[11/13 15:17:30    104s] (I)       numSitesBlockedByOneVia: 8.00
[11/13 15:17:30    104s] (I)       supplyScaleFactorH     : 1.00
[11/13 15:17:30    104s] (I)       supplyScaleFactorV     : 1.00
[11/13 15:17:30    104s] (I)       highlight3DOverflowFactor: 0.00
[11/13 15:17:30    104s] (I)       doubleCutViaModelingRatio: 0.00
[11/13 15:17:30    104s] (I)       routeVias              : 
[11/13 15:17:30    104s] (I)       readTROption           : true
[11/13 15:17:30    104s] (I)       extraSpacingFactor     : 1.00
[11/13 15:17:30    104s] [NR-eGR] numTracksPerClockWire  : 0
[11/13 15:17:30    104s] (I)       routeSelectedNetsOnly  : false
[11/13 15:17:30    104s] (I)       clkNetUseMaxDemand     : false
[11/13 15:17:30    104s] (I)       extraDemandForClocks   : 0
[11/13 15:17:30    104s] (I)       steinerRemoveLayers    : false
[11/13 15:17:30    104s] (I)       demoteLayerScenicScale : 1.00
[11/13 15:17:30    104s] (I)       nonpreferLayerCostScale : 100.00
[11/13 15:17:30    104s] (I)       similarTopologyRoutingFast : false
[11/13 15:17:30    104s] (I)       spanningTreeRefinement : false
[11/13 15:17:30    104s] (I)       spanningTreeRefinementAlpha : 0.50
[11/13 15:17:30    104s] (I)       starting read tracks
[11/13 15:17:30    104s] (I)       build grid graph
[11/13 15:17:30    104s] (I)       build grid graph start
[11/13 15:17:30    104s] [NR-eGR] Layer1 has no routable track
[11/13 15:17:30    104s] [NR-eGR] Layer2 has single uniform track structure
[11/13 15:17:30    104s] [NR-eGR] Layer3 has single uniform track structure
[11/13 15:17:30    104s] [NR-eGR] Layer4 has single uniform track structure
[11/13 15:17:30    104s] [NR-eGR] Layer5 has single uniform track structure
[11/13 15:17:30    104s] [NR-eGR] Layer6 has single uniform track structure
[11/13 15:17:30    104s] [NR-eGR] Layer7 has single uniform track structure
[11/13 15:17:30    104s] [NR-eGR] Layer8 has single uniform track structure
[11/13 15:17:30    104s] [NR-eGR] Layer9 has single uniform track structure
[11/13 15:17:30    104s] [NR-eGR] Layer10 has single uniform track structure
[11/13 15:17:30    104s] (I)       build grid graph end
[11/13 15:17:30    104s] (I)       numViaLayers=10
[11/13 15:17:30    104s] (I)       Reading via via1_8 for layer: 0 
[11/13 15:17:30    104s] (I)       Reading via via2_8 for layer: 1 
[11/13 15:17:30    104s] (I)       Reading via via3_2 for layer: 2 
[11/13 15:17:30    104s] (I)       Reading via via4_0 for layer: 3 
[11/13 15:17:30    104s] (I)       Reading via via5_0 for layer: 4 
[11/13 15:17:30    104s] (I)       Reading via via6_0 for layer: 5 
[11/13 15:17:30    104s] (I)       Reading via via7_0 for layer: 6 
[11/13 15:17:30    104s] (I)       Reading via via8_0 for layer: 7 
[11/13 15:17:30    104s] (I)       Reading via via9_0 for layer: 8 
[11/13 15:17:30    104s] (I)       end build via table
[11/13 15:17:30    104s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=192 numBumpBlks=0 numBoundaryFakeBlks=0
[11/13 15:17:30    104s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/13 15:17:30    104s] (I)       readDataFromPlaceDB
[11/13 15:17:30    104s] (I)       Read net information..
[11/13 15:17:30    104s] [NR-eGR] Read numTotalNets=5115  numIgnoredNets=0
[11/13 15:17:30    104s] (I)       Read testcase time = 0.000 seconds
[11/13 15:17:30    104s] 
[11/13 15:17:30    104s] (I)       read default dcut vias
[11/13 15:17:30    104s] (I)       Reading via via1_4 for layer: 0 
[11/13 15:17:30    104s] (I)       Reading via via2_8 for layer: 1 
[11/13 15:17:30    104s] (I)       Reading via via3_2 for layer: 2 
[11/13 15:17:30    104s] (I)       Reading via via4_0 for layer: 3 
[11/13 15:17:30    104s] (I)       Reading via via5_0 for layer: 4 
[11/13 15:17:30    104s] (I)       Reading via via6_0 for layer: 5 
[11/13 15:17:30    104s] (I)       Reading via via7_0 for layer: 6 
[11/13 15:17:30    104s] (I)       Reading via via8_0 for layer: 7 
[11/13 15:17:30    104s] (I)       Reading via via9_0 for layer: 8 
[11/13 15:17:30    104s] (I)       build grid graph start
[11/13 15:17:30    104s] (I)       build grid graph end
[11/13 15:17:30    104s] (I)       Model blockage into capacity
[11/13 15:17:30    104s] (I)       Read numBlocks=192  numPreroutedWires=0  numCapScreens=0
[11/13 15:17:30    104s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/13 15:17:30    104s] (I)       blocked area on Layer2 : 3211828800  (4.36%)
[11/13 15:17:30    104s] (I)       blocked area on Layer3 : 0  (0.00%)
[11/13 15:17:30    104s] (I)       blocked area on Layer4 : 0  (0.00%)
[11/13 15:17:30    104s] (I)       blocked area on Layer5 : 0  (0.00%)
[11/13 15:17:30    104s] (I)       blocked area on Layer6 : 0  (0.00%)
[11/13 15:17:30    104s] (I)       blocked area on Layer7 : 0  (0.00%)
[11/13 15:17:30    104s] (I)       blocked area on Layer8 : 0  (0.00%)
[11/13 15:17:30    104s] (I)       blocked area on Layer9 : 0  (0.00%)
[11/13 15:17:30    104s] (I)       blocked area on Layer10 : 0  (0.00%)
[11/13 15:17:30    104s] (I)       Modeling time = 0.000 seconds
[11/13 15:17:30    104s] 
[11/13 15:17:30    104s] (I)       Number of ignored nets = 0
[11/13 15:17:30    104s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/13 15:17:30    104s] (I)       Number of clock nets = 46.  Ignored: No
[11/13 15:17:30    104s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/13 15:17:30    104s] (I)       Number of special nets = 0.  Ignored: Yes
[11/13 15:17:30    104s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/13 15:17:30    104s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/13 15:17:30    104s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/13 15:17:30    104s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/13 15:17:30    104s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/13 15:17:30    104s] [NR-eGR] There are 46 clock nets ( 0 with NDR ).
[11/13 15:17:30    104s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1053.3 MB
[11/13 15:17:30    104s] (I)       Ndr track 0 does not exist
[11/13 15:17:30    104s] (I)       Layer1  viaCost=200.00
[11/13 15:17:30    104s] (I)       Layer2  viaCost=200.00
[11/13 15:17:30    104s] (I)       Layer3  viaCost=100.00
[11/13 15:17:30    104s] (I)       Layer4  viaCost=100.00
[11/13 15:17:30    104s] (I)       Layer5  viaCost=100.00
[11/13 15:17:30    104s] (I)       Layer6  viaCost=100.00
[11/13 15:17:30    104s] (I)       Layer7  viaCost=100.00
[11/13 15:17:30    104s] (I)       Layer8  viaCost=100.00
[11/13 15:17:30    104s] (I)       Layer9  viaCost=100.00
[11/13 15:17:30    104s] (I)       ---------------------Grid Graph Info--------------------
[11/13 15:17:30    104s] (I)       routing area        :  (0, 0) - (273220, 269360)
[11/13 15:17:30    104s] (I)       core area           :  (10260, 10080) - (262960, 259280)
[11/13 15:17:30    104s] (I)       Site Width          :   380  (dbu)
[11/13 15:17:30    104s] (I)       Row Height          :  2800  (dbu)
[11/13 15:17:30    104s] (I)       GCell Width         :  2800  (dbu)
[11/13 15:17:30    104s] (I)       GCell Height        :  2800  (dbu)
[11/13 15:17:30    104s] (I)       grid                :    97    96    10
[11/13 15:17:30    104s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/13 15:17:30    104s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/13 15:17:30    104s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/13 15:17:30    104s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/13 15:17:30    104s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/13 15:17:30    104s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/13 15:17:30    104s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/13 15:17:30    104s] (I)       Total num of tracks :     0   719   962   487   480   487   160   162    83    80
[11/13 15:17:30    104s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/13 15:17:30    104s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/13 15:17:30    104s] (I)       --------------------------------------------------------
[11/13 15:17:30    104s] 
[11/13 15:17:30    104s] [NR-eGR] ============ Routing rule table ============
[11/13 15:17:30    104s] [NR-eGR] Rule id 0. Nets 5115 
[11/13 15:17:30    104s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/13 15:17:30    104s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/13 15:17:30    104s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 15:17:30    104s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 15:17:30    104s] [NR-eGR] ========================================
[11/13 15:17:30    104s] [NR-eGR] 
[11/13 15:17:30    104s] (I)       After initializing earlyGlobalRoute syMemory usage = 1053.3 MB
[11/13 15:17:30    104s] (I)       Loading and dumping file time : 0.05 seconds
[11/13 15:17:30    104s] (I)       ============= Initialization =============
[11/13 15:17:30    104s] (I)       totalPins=16561  totalGlobalPin=16114 (97.30%)
[11/13 15:17:31    104s] (I)       total 2D Cap : 346573 = (163445 H, 183128 V)
[11/13 15:17:31    104s] [NR-eGR] Layer group 1: route 5115 net(s) in layer range [2, 10]
[11/13 15:17:31    104s] (I)       ============  Phase 1a Route ============
[11/13 15:17:31    104s] (I)       Phase 1a runs 0.01 seconds
[11/13 15:17:31    104s] (I)       Usage: 37135 = (18078 H, 19057 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.668e+04um V)
[11/13 15:17:31    104s] (I)       
[11/13 15:17:31    104s] (I)       ============  Phase 1b Route ============
[11/13 15:17:31    104s] (I)       Usage: 37135 = (18078 H, 19057 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.668e+04um V)
[11/13 15:17:31    104s] (I)       
[11/13 15:17:31    104s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.198900e+04um
[11/13 15:17:31    104s] (I)       ============  Phase 1c Route ============
[11/13 15:17:31    104s] (I)       Usage: 37135 = (18078 H, 19057 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.668e+04um V)
[11/13 15:17:31    104s] (I)       
[11/13 15:17:31    104s] (I)       ============  Phase 1d Route ============
[11/13 15:17:31    104s] (I)       Usage: 37135 = (18078 H, 19057 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.668e+04um V)
[11/13 15:17:31    104s] (I)       
[11/13 15:17:31    104s] (I)       ============  Phase 1e Route ============
[11/13 15:17:31    104s] (I)       Phase 1e runs 0.00 seconds
[11/13 15:17:31    104s] (I)       Usage: 37135 = (18078 H, 19057 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.668e+04um V)
[11/13 15:17:31    104s] (I)       
[11/13 15:17:31    104s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.198900e+04um
[11/13 15:17:31    104s] [NR-eGR] 
[11/13 15:17:31    104s] (I)       ============  Phase 1l Route ============
[11/13 15:17:32    104s] (I)       Phase 1l runs 0.04 seconds
[11/13 15:17:32    104s] (I)       
[11/13 15:17:32    104s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[11/13 15:17:32    104s] [NR-eGR]                OverCon            
[11/13 15:17:32    104s] [NR-eGR]                 #Gcell     %Gcell
[11/13 15:17:32    104s] [NR-eGR] Layer              (0)    OverCon 
[11/13 15:17:32    104s] [NR-eGR] ------------------------------------
[11/13 15:17:32    104s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[11/13 15:17:32    104s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[11/13 15:17:32    104s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[11/13 15:17:32    104s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[11/13 15:17:32    104s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[11/13 15:17:32    104s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[11/13 15:17:32    104s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[11/13 15:17:32    104s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[11/13 15:17:32    104s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[11/13 15:17:32    104s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[11/13 15:17:32    104s] [NR-eGR] ------------------------------------
[11/13 15:17:32    104s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[11/13 15:17:32    104s] [NR-eGR] 
[11/13 15:17:32    104s] (I)       Total Global Routing Runtime: 0.08 seconds
[11/13 15:17:32    104s] (I)       total 2D Cap : 346575 = (163445 H, 183130 V)
[11/13 15:17:32    104s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/13 15:17:32    104s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/13 15:17:32    104s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1053.3M
[11/13 15:17:32    104s] [hotspot] +------------+---------------+---------------+
[11/13 15:17:32    104s] [hotspot] |            |   max hotspot | total hotspot |
[11/13 15:17:32    104s] [hotspot] +------------+---------------+---------------+
[11/13 15:17:32    104s] [hotspot] | normalized |          0.00 |          0.00 |
[11/13 15:17:32    104s] [hotspot] +------------+---------------+---------------+
[11/13 15:17:32    104s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/13 15:17:32    104s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/13 15:17:32    104s] Skipped repairing congestion.
[11/13 15:17:32    104s] Starting Early Global Route wiring: mem = 1053.3M
[11/13 15:17:32    104s] (I)       ============= track Assignment ============
[11/13 15:17:32    104s] (I)       extract Global 3D Wires
[11/13 15:17:32    104s] (I)       Extract Global WL : time=0.00
[11/13 15:17:32    104s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[11/13 15:17:32    104s] (I)       Initialization real time=0.00 seconds
[11/13 15:17:32    104s] (I)       Run Multi-thread track assignment
[11/13 15:17:33    104s] (I)       merging nets...
[11/13 15:17:33    104s] (I)       merging nets done
[11/13 15:17:33    104s] (I)       Kernel real time=1.14 seconds
[11/13 15:17:33    104s] (I)       End Greedy Track Assignment
[11/13 15:17:34    104s] [NR-eGR] --------------------------------------------------------------------------
[11/13 15:17:34    104s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 16561
[11/13 15:17:34    104s] [NR-eGR] Layer2(metal2)(V) length: 1.444332e+04um, number of vias: 20628
[11/13 15:17:34    104s] [NR-eGR] Layer3(metal3)(H) length: 2.461927e+04um, number of vias: 7006
[11/13 15:17:34    104s] [NR-eGR] Layer4(metal4)(V) length: 1.171416e+04um, number of vias: 349
[11/13 15:17:34    104s] [NR-eGR] Layer5(metal5)(H) length: 1.453678e+03um, number of vias: 313
[11/13 15:17:34    104s] [NR-eGR] Layer6(metal6)(V) length: 2.950972e+03um, number of vias: 2
[11/13 15:17:34    104s] [NR-eGR] Layer7(metal7)(H) length: 1.489000e+01um, number of vias: 2
[11/13 15:17:34    104s] [NR-eGR] Layer8(metal8)(V) length: 1.848000e+01um, number of vias: 0
[11/13 15:17:34    104s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[11/13 15:17:34    104s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[11/13 15:17:34    104s] [NR-eGR] Total length: 5.521477e+04um, number of vias: 44861
[11/13 15:17:34    104s] [NR-eGR] --------------------------------------------------------------------------
[11/13 15:17:34    104s] [NR-eGR] Total clock nets wire length: 1.679650e+03um 
[11/13 15:17:34    104s] [NR-eGR] --------------------------------------------------------------------------
[11/13 15:17:34    104s] Early Global Route wiring runtime: 0.17 seconds, mem = 1034.9M
[11/13 15:17:34    104s] End of congRepair (cpu=0:00:00.3, real=0:00:04.0)
[11/13 15:17:35    104s] *** Finishing placeDesign default flow ***
[11/13 15:17:35    104s] **placeDesign ... cpu = 0: 0:34, real = 0: 5:26, mem = 1034.9M **
[11/13 15:17:36    104s] 
[11/13 15:17:36    104s] *** Summary of all messages that are not suppressed in this session:
[11/13 15:17:36    104s] Severity  ID               Count  Summary                                  
[11/13 15:17:36    104s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/13 15:17:36    104s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/13 15:17:37    104s] *** Message Summary: 2 warning(s), 0 error(s)
[11/13 15:17:37    104s] 
[11/13 15:18:03    105s] <CMD> fit
[11/13 15:19:50    108s] <CMD> pan -2.033 11.691
[11/13 15:20:47    110s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/13 15:20:47    110s] <CMD> optDesign -postCTS
[11/13 15:20:47    110s] **WARN: (IMPOPT-576):	95 nets have unplaced terms. 
[11/13 15:20:47    110s] Type 'man IMPOPT-576' for more detail.
[11/13 15:20:47    110s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/13 15:20:47    110s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/13 15:20:47    110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/13 15:20:50    110s] #spOpts: mergeVia=F 
[11/13 15:20:51    111s] GigaOpt running with 1 threads.
[11/13 15:20:51    111s] Info: 1 threads available for lower-level modules during optimization.
[11/13 15:20:51    111s] #spOpts: mergeVia=F 
[11/13 15:20:51    111s] Updating RC grid for preRoute extraction ...
[11/13 15:20:51    111s] Initializing multi-corner capacitance tables ... 
[11/13 15:20:51    111s] Initializing multi-corner resistance tables ...
[11/13 15:20:51    111s] 
[11/13 15:20:51    111s] Creating Lib Analyzer ...
[11/13 15:20:51    111s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/13 15:20:51    111s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/13 15:20:51    111s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/13 15:20:51    111s] 
[11/13 15:20:57    111s] Creating Lib Analyzer, finished. 
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	DIN[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	DIN[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	DIN[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	DIN[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	DIN[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	DIN[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	DIN[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	DIN[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	H0[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	H0[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	H0[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	H0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	H0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	H0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	H0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	H0[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	H1[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	H1[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	H1[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (IMPOPT-665):	H1[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:20:57    111s] Type 'man IMPOPT-665' for more detail.
[11/13 15:20:57    111s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/13 15:20:57    111s] To increase the message display limit, refer to the product command reference manual.
[11/13 15:20:57    111s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/13 15:20:57    111s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/13 15:20:58    111s] Effort level <high> specified for reg2reg path_group
[11/13 15:21:01    112s] Effort level <high> specified for reg2cgate path_group
[11/13 15:21:01    112s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 809.6M, totSessionCpu=0:01:52 **
[11/13 15:21:01    112s] Added -handlePreroute to trialRouteMode
[11/13 15:21:01    112s] *** optDesign -postCTS ***
[11/13 15:21:01    112s] DRC Margin: user margin 0.0; extra margin 0.2
[11/13 15:21:01    112s] Hold Target Slack: user slack 0
[11/13 15:21:01    112s] Setup Target Slack: user slack 0; extra slack 0.1
[11/13 15:21:01    112s] setUsefulSkewMode -ecoRoute false
[11/13 15:21:01    112s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/13 15:21:02    112s] Multi-VT timing optimization disabled based on library information.
[11/13 15:21:02    112s] Deleting Cell Server ...
[11/13 15:21:02    112s] Deleting Lib Analyzer.
[11/13 15:21:02    112s] Creating Cell Server ...(0, 0, 0, 0)
[11/13 15:21:02    112s] Summary for sequential cells identification: 
[11/13 15:21:02    112s]   Identified SBFF number: 16
[11/13 15:21:02    112s]   Identified MBFF number: 0
[11/13 15:21:02    112s]   Identified SB Latch number: 0
[11/13 15:21:02    112s]   Identified MB Latch number: 0
[11/13 15:21:02    112s]   Not identified SBFF number: 0
[11/13 15:21:02    112s]   Not identified MBFF number: 0
[11/13 15:21:02    112s]   Not identified SB Latch number: 0
[11/13 15:21:02    112s]   Not identified MB Latch number: 0
[11/13 15:21:02    112s]   Number of sequential cells which are not FFs: 13
[11/13 15:21:02    112s] Creating Cell Server, finished. 
[11/13 15:21:02    112s] 
[11/13 15:21:02    112s] 
[11/13 15:21:02    112s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[11/13 15:21:02    112s]   
[11/13 15:21:02    112s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[11/13 15:21:02    112s]   Deleting Cell Server ...
[11/13 15:21:02    112s] Start to check current routing status for nets...
[11/13 15:21:03    112s] All nets are already routed correctly.
[11/13 15:21:03    112s] End to check current routing status for nets (mem=1049.0M)
[11/13 15:21:03    112s] Extraction called for design 'MYFIR_PIPED_UNFOLDED' of instances=4261 and nets=5223 using extraction engine 'preRoute' .
[11/13 15:21:03    112s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/13 15:21:03    112s] Type 'man IMPEXT-3530' for more detail.
[11/13 15:21:03    112s] PreRoute RC Extraction called for design MYFIR_PIPED_UNFOLDED.
[11/13 15:21:03    112s] RC Extraction called in multi-corner(1) mode.
[11/13 15:21:03    112s] RCMode: PreRoute
[11/13 15:21:03    112s]       RC Corner Indexes            0   
[11/13 15:21:03    112s] Capacitance Scaling Factor   : 1.00000 
[11/13 15:21:03    112s] Resistance Scaling Factor    : 1.00000 
[11/13 15:21:03    112s] Clock Cap. Scaling Factor    : 1.00000 
[11/13 15:21:03    112s] Clock Res. Scaling Factor    : 1.00000 
[11/13 15:21:03    112s] Shrink Factor                : 1.00000
[11/13 15:21:03    112s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/13 15:21:03    112s] Using capacitance table file ...
[11/13 15:21:03    112s] Updating RC grid for preRoute extraction ...
[11/13 15:21:03    112s] Initializing multi-corner capacitance tables ... 
[11/13 15:21:03    112s] Initializing multi-corner resistance tables ...
[11/13 15:21:04    112s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1042.938M)
[11/13 15:21:04    112s] 
[11/13 15:21:04    112s] Footprint cell infomation for calculating maxBufDist
[11/13 15:21:04    112s] Creating Cell Server ...(0, 0, 0, 0)
[11/13 15:21:04    112s] Summary for sequential cells identification: 
[11/13 15:21:04    112s]   Identified SBFF number: 16
[11/13 15:21:04    112s]   Identified MBFF number: 0
[11/13 15:21:04    112s]   Identified SB Latch number: 0
[11/13 15:21:04    112s]   Identified MB Latch number: 0
[11/13 15:21:04    112s]   Not identified SBFF number: 0
[11/13 15:21:04    112s]   Not identified MBFF number: 0
[11/13 15:21:04    112s]   Not identified SB Latch number: 0
[11/13 15:21:04    112s]   Not identified MB Latch number: 0
[11/13 15:21:04    112s]   Number of sequential cells which are not FFs: 13
[11/13 15:21:04    112s] Creating Cell Server, finished. 
[11/13 15:21:04    112s] 
[11/13 15:21:04    112s] *info: There are 9 candidate Buffer cells
[11/13 15:21:04    112s] *info: There are 6 candidate Inverter cells
[11/13 15:21:04    112s] 
[11/13 15:21:17    113s] Compute RC Scale Done ...
[11/13 15:21:17    113s] #################################################################################
[11/13 15:21:17    113s] # Design Stage: PreRoute
[11/13 15:21:17    113s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 15:21:17    113s] # Design Mode: 90nm
[11/13 15:21:17    113s] # Analysis Mode: MMMC Non-OCV 
[11/13 15:21:17    113s] # Parasitics Mode: No SPEF/RCDB
[11/13 15:21:17    113s] # Signoff Settings: SI Off 
[11/13 15:21:17    113s] #################################################################################
[11/13 15:21:19    113s] Calculate delays in Single mode...
[11/13 15:21:19    113s] Topological Sorting (REAL = 0:00:00.0, MEM = 1193.9M, InitMEM = 1193.9M)
[11/13 15:21:19    113s] Start delay calculation (fullDC) (1 T). (MEM=1193.92)
[11/13 15:21:22    114s] End AAE Lib Interpolated Model. (MEM=1210.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:21:52    117s] Total number of fetched objects 5575
[11/13 15:21:53    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[11/13 15:21:53    117s] End delay calculation. (MEM=1226.12 CPU=0:00:03.2 REAL=0:00:31.0)
[11/13 15:21:53    117s] End delay calculation (fullDC). (MEM=1226.12 CPU=0:00:03.5 REAL=0:00:34.0)
[11/13 15:21:53    117s] *** CDM Built up (cpu=0:00:03.7  real=0:00:36.0  mem= 1226.1M) ***
[11/13 15:21:56    117s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:39.0 totSessionCpu=0:01:58 mem=1226.1M)
[11/13 15:21:59    117s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.024  |  7.366  |  8.258  |  7.024  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   787   |   359   |   44    |   607   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.016   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.360%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:58, mem = 907.6M, totSessionCpu=0:01:58 **
[11/13 15:21:59    117s] ** INFO : this run is activating low effort ccoptDesign flow
[11/13 15:21:59    117s] PhyDesignGrid: maxLocalDensity 0.98
[11/13 15:21:59    117s] ### Creating PhyDesignMc. totSessionCpu=0:01:58 mem=1152.2M
[11/13 15:21:59    117s] #spOpts: mergeVia=F 
[11/13 15:21:59    118s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:58 mem=1153.2M
[11/13 15:22:03    118s] *** Starting optimizing excluded clock nets MEM= 1154.2M) ***
[11/13 15:22:03    118s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1154.2M) ***
[11/13 15:22:03    118s] *** Starting optimizing excluded clock nets MEM= 1154.2M) ***
[11/13 15:22:03    118s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1154.2M) ***
[11/13 15:22:06    118s] Begin: GigaOpt DRV Optimization
[11/13 15:22:06    118s] Info: 46 clock nets excluded from IPO operation.
[11/13 15:22:06    118s] PhyDesignGrid: maxLocalDensity 0.98
[11/13 15:22:06    118s] ### Creating PhyDesignMc. totSessionCpu=0:01:59 mem=1162.2M
[11/13 15:22:07    118s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:59 mem=1162.2M
[11/13 15:22:07    118s] 
[11/13 15:22:07    118s] Creating Lib Analyzer ...
[11/13 15:22:07    118s] 
[11/13 15:22:07    118s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[11/13 15:22:07    118s]   
[11/13 15:22:07    118s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[11/13 15:22:07    118s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/13 15:22:07    118s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/13 15:22:07    118s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/13 15:22:07    118s] 
[11/13 15:22:13    119s] Creating Lib Analyzer, finished. 
[11/13 15:22:13    119s] 
[11/13 15:22:13    119s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/13 15:22:13    119s] ### Creating LA Mngr. totSessionCpu=0:01:59 mem=1162.2M
[11/13 15:22:13    119s] ### Creating LA Mngr, finished. totSessionCpu=0:01:59 mem=1162.2M
[11/13 15:22:32    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/13 15:22:32    121s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/13 15:22:32    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/13 15:22:32    121s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/13 15:22:32    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/13 15:22:33    121s] Info: violation cost 14.380481 (cap = 5.911967, tran = 5.468513, len = 0.000000, fanout load = 0.000000, fanout count = 3.000000, glitch 0.000000)
[11/13 15:22:33    121s] |     2|    35|    -0.03|    62|    62|    -0.03|     0|     0|     0|     0|     7.02|     0.00|       0|       0|       0|  59.36|          |         |
[11/13 15:23:18    126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/13 15:23:18    126s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.03|     0.00|      45|       0|      24|  59.65| 0:00:45.0|  1318.5M|
[11/13 15:23:18    126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/13 15:23:18    126s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.03|     0.00|       0|       0|       0|  59.65| 0:00:00.0|  1318.5M|
[11/13 15:23:18    126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/13 15:23:18    126s] **** Begin NDR-Layer Usage Statistics ****
[11/13 15:23:18    126s] Layer 4 has 1 constrained nets 
[11/13 15:23:18    126s] **** End NDR-Layer Usage Statistics ****
[11/13 15:23:18    126s] 
[11/13 15:23:18    126s] *** Finish DRV Fixing (cpu=0:00:04.9 real=0:00:47.0 mem=1318.5M) ***
[11/13 15:23:18    126s] 
[11/13 15:23:19    126s] *** Starting refinePlace (0:02:06 mem=1334.5M) ***
[11/13 15:23:19    126s] Total net bbox length = 5.685e+04 (2.786e+04 2.898e+04) (ext = 1.136e+04)
[11/13 15:23:19    126s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/13 15:23:19    126s] default core: bins with density >  0.75 = 12.3 % ( 10 / 81 )
[11/13 15:23:19    126s] Density distribution unevenness ratio = 9.208%
[11/13 15:23:19    126s] RPlace IncrNP Skipped
[11/13 15:23:19    126s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1334.5MB) @(0:02:06 - 0:02:06).
[11/13 15:23:19    126s] Starting refinePlace ...
[11/13 15:23:20    126s] default core: bins with density >  0.75 = 12.3 % ( 10 / 81 )
[11/13 15:23:20    126s] Density distribution unevenness ratio = 9.208%
[11/13 15:23:20    126s]   Spread Effort: high, pre-route mode, useDDP on.
[11/13 15:23:20    126s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1334.5MB) @(0:02:06 - 0:02:06).
[11/13 15:23:20    126s] Move report: preRPlace moves 98 insts, mean move: 0.42 um, max move: 2.54 um
[11/13 15:23:20    126s] 	Max move on inst (FE_OFC41_RST_N): (102.41, 93.24) --> (103.55, 91.84)
[11/13 15:23:20    126s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[11/13 15:23:21    126s] wireLenOptFixPriorityInst 0 inst fixed
[11/13 15:23:21    126s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/13 15:23:21    126s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1334.5MB) @(0:02:06 - 0:02:06).
[11/13 15:23:21    126s] Move report: Detail placement moves 98 insts, mean move: 0.42 um, max move: 2.54 um
[11/13 15:23:21    126s] 	Max move on inst (FE_OFC41_RST_N): (102.41, 93.24) --> (103.55, 91.84)
[11/13 15:23:21    126s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1334.5MB
[11/13 15:23:21    126s] Statistics of distance of Instance movement in refine placement:
[11/13 15:23:21    126s]   maximum (X+Y) =         2.54 um
[11/13 15:23:21    126s]   inst (FE_OFC41_RST_N) with max move: (102.41, 93.24) -> (103.55, 91.84)
[11/13 15:23:21    126s]   mean    (X+Y) =         0.42 um
[11/13 15:23:21    126s] Summary Report:
[11/13 15:23:21    126s] Instances move: 98 (out of 4306 movable)
[11/13 15:23:21    126s] Instances flipped: 0
[11/13 15:23:21    126s] Mean displacement: 0.42 um
[11/13 15:23:21    126s] Max displacement: 2.54 um (Instance: FE_OFC41_RST_N) (102.41, 93.24) -> (103.55, 91.84)
[11/13 15:23:21    126s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[11/13 15:23:21    126s] Total instances moved : 98
[11/13 15:23:21    126s] Total net bbox length = 5.686e+04 (2.788e+04 2.898e+04) (ext = 1.136e+04)
[11/13 15:23:21    126s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1334.5MB
[11/13 15:23:21    126s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1334.5MB) @(0:02:06 - 0:02:06).
[11/13 15:23:21    126s] *** Finished refinePlace (0:02:06 mem=1334.5M) ***
[11/13 15:23:22    126s] *** maximum move = 2.54 um ***
[11/13 15:23:22    126s] *** Finished re-routing un-routed nets (1334.5M) ***
[11/13 15:23:23    126s] 
[11/13 15:23:23    126s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:05.0 mem=1334.5M) ***
[11/13 15:23:23    126s] End: GigaOpt DRV Optimization
[11/13 15:23:23    126s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/13 15:23:27    126s] 
------------------------------------------------------------
     Summary (cpu=0.13min real=1.28min mem=1180.1M)                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.029  |  7.407  |  8.355  |  7.029  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   787   |   359   |   44    |   607   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.647%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:02:26, mem = 925.9M, totSessionCpu=0:02:07 **
[11/13 15:23:27    126s] 
[11/13 15:23:27    126s] Active setup views:
[11/13 15:23:27    126s]  MyAnView
[11/13 15:23:27    126s]   Dominating endpoints: 0
[11/13 15:23:27    126s]   Dominating TNS: -0.000
[11/13 15:23:27    126s] 
[11/13 15:23:27    126s] *** Timing Is met
[11/13 15:23:27    126s] *** Check timing (0:00:00.0)
[11/13 15:23:29    127s] Deleting Lib Analyzer.
[11/13 15:23:29    127s] **INFO: Flow update: Design timing is met.
[11/13 15:23:29    127s] **INFO: Flow update: Design timing is met.
[11/13 15:23:29    127s] Info: 46 clock nets excluded from IPO operation.
[11/13 15:23:29    127s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=1176.1M
[11/13 15:23:29    127s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=1176.1M
[11/13 15:23:30    127s] Begin: Area Reclaim Optimization
[11/13 15:23:30    127s] 
[11/13 15:23:30    127s] Creating Lib Analyzer ...
[11/13 15:23:30    127s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/13 15:23:30    127s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/13 15:23:30    127s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/13 15:23:30    127s] 
[11/13 15:23:36    127s] Creating Lib Analyzer, finished. 
[11/13 15:23:36    127s] PhyDesignGrid: maxLocalDensity 0.98
[11/13 15:23:36    127s] ### Creating PhyDesignMc. totSessionCpu=0:02:08 mem=1329.7M
[11/13 15:23:36    127s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:08 mem=1329.7M
[11/13 15:23:37    127s] 
[11/13 15:23:37    127s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.5393} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/13 15:23:37    127s] ### Creating LA Mngr. totSessionCpu=0:02:08 mem=1329.7M
[11/13 15:23:37    127s] ### Creating LA Mngr, finished. totSessionCpu=0:02:08 mem=1329.7M
[11/13 15:23:38    127s] Usable buffer cells for single buffer setup transform:
[11/13 15:23:38    127s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[11/13 15:23:38    127s] Number of usable buffer cells above: 9
[11/13 15:23:40    128s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 59.65
[11/13 15:23:40    128s] +----------+---------+--------+--------+------------+--------+
[11/13 15:23:40    128s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/13 15:23:40    128s] +----------+---------+--------+--------+------------+--------+
[11/13 15:23:41    128s] |    59.65%|        -|   0.020|   0.000|   0:00:00.0| 1329.7M|
[11/13 15:24:28    133s] |    59.50%|       83|   0.020|   0.000|   0:00:48.0| 1331.4M|
[11/13 15:24:33    133s] |    59.49%|        6|   0.020|   0.000|   0:00:05.0| 1331.4M|
[11/13 15:24:35    133s] |    59.49%|        2|   0.020|   0.000|   0:00:02.0| 1331.4M|
[11/13 15:24:35    133s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[11/13 15:24:35    133s] |    59.49%|        1|   0.020|   0.000|   0:00:00.0| 1331.4M|
[11/13 15:24:43    134s] |    59.47%|        4|   0.020|   0.000|   0:00:08.0| 1331.4M|
[11/13 15:24:43    134s] |    59.47%|        0|   0.020|   0.000|   0:00:00.0| 1331.4M|
[11/13 15:24:44    134s] |    59.47%|        0|   0.020|   0.000|   0:00:01.0| 1331.4M|
[11/13 15:24:44    134s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[11/13 15:24:45    134s] |    59.47%|        0|   0.020|   0.000|   0:00:01.0| 1331.4M|
[11/13 15:24:45    134s] +----------+---------+--------+--------+------------+--------+
[11/13 15:24:45    134s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 59.47
[11/13 15:24:45    134s] 
[11/13 15:24:45    134s] ** Summary: Restruct = 91 Buffer Deletion = 4 Declone = 0 Resize = 0 **
[11/13 15:24:45    134s] --------------------------------------------------------------
[11/13 15:24:45    134s] |                                   | Total     | Sequential |
[11/13 15:24:45    134s] --------------------------------------------------------------
[11/13 15:24:45    134s] | Num insts resized                 |       0  |       0    |
[11/13 15:24:45    134s] | Num insts undone                  |       0  |       0    |
[11/13 15:24:45    134s] | Num insts Downsized               |       0  |       0    |
[11/13 15:24:45    134s] | Num insts Samesized               |       0  |       0    |
[11/13 15:24:45    134s] | Num insts Upsized                 |       0  |       0    |
[11/13 15:24:45    134s] | Num multiple commits+uncommits    |       0  |       -    |
[11/13 15:24:45    134s] --------------------------------------------------------------
[11/13 15:24:45    134s] **** Begin NDR-Layer Usage Statistics ****
[11/13 15:24:45    134s] 0 Ndr or Layer constraints added by optimization 
[11/13 15:24:45    134s] **** End NDR-Layer Usage Statistics ****
[11/13 15:24:45    134s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.8) (real = 0:01:15) **
[11/13 15:24:46    135s] *** Starting refinePlace (0:02:15 mem=1331.4M) ***
[11/13 15:24:46    135s] Total net bbox length = 5.680e+04 (2.785e+04 2.895e+04) (ext = 1.136e+04)
[11/13 15:24:46    135s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/13 15:24:46    135s] Starting refinePlace ...
[11/13 15:24:47    135s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/13 15:24:47    135s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1331.4MB) @(0:02:15 - 0:02:15).
[11/13 15:24:47    135s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/13 15:24:47    135s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1331.4MB
[11/13 15:24:47    135s] Statistics of distance of Instance movement in refine placement:
[11/13 15:24:47    135s]   maximum (X+Y) =         0.00 um
[11/13 15:24:47    135s]   mean    (X+Y) =         0.00 um
[11/13 15:24:47    135s] Total instances flipped for legalization: 53
[11/13 15:24:47    135s] Summary Report:
[11/13 15:24:47    135s] Instances move: 0 (out of 4300 movable)
[11/13 15:24:47    135s] Instances flipped: 53
[11/13 15:24:47    135s] Mean displacement: 0.00 um
[11/13 15:24:47    135s] Max displacement: 0.00 um 
[11/13 15:24:47    135s] Total instances moved : 0
[11/13 15:24:47    135s] Total net bbox length = 5.680e+04 (2.785e+04 2.896e+04) (ext = 1.136e+04)
[11/13 15:24:47    135s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1331.4MB
[11/13 15:24:47    135s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1331.4MB) @(0:02:15 - 0:02:15).
[11/13 15:24:47    135s] *** Finished refinePlace (0:02:15 mem=1331.4M) ***
[11/13 15:24:48    135s] *** maximum move = 0.00 um ***
[11/13 15:24:48    135s] *** Finished re-routing un-routed nets (1331.4M) ***
[11/13 15:24:49    135s] 
[11/13 15:24:49    135s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:04.0 mem=1331.4M) ***
[11/13 15:24:49    135s] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:01:19, mem=1181.89M, totSessionCpu=0:02:15).
[11/13 15:24:51    135s] ### Creating LA Mngr. totSessionCpu=0:02:16 mem=1181.9M
[11/13 15:24:51    135s] ### Creating LA Mngr, finished. totSessionCpu=0:02:16 mem=1181.9M
[11/13 15:24:51    135s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[11/13 15:24:51    135s] [PSP]     Started earlyGlobalRoute kernel
[11/13 15:24:51    135s] [PSP]     Initial Peak syMemory usage = 1181.9 MB
[11/13 15:24:51    135s] (I)       Reading DB...
[11/13 15:24:52    135s] (I)       before initializing RouteDB syMemory usage = 1181.9 MB
[11/13 15:24:52    135s] (I)       congestionReportName   : 
[11/13 15:24:52    135s] (I)       layerRangeFor2DCongestion : 
[11/13 15:24:52    135s] (I)       buildTerm2TermWires    : 1
[11/13 15:24:52    135s] (I)       doTrackAssignment      : 1
[11/13 15:24:52    135s] (I)       dumpBookshelfFiles     : 0
[11/13 15:24:52    135s] (I)       numThreads             : 1
[11/13 15:24:52    135s] (I)       bufferingAwareRouting  : false
[11/13 15:24:52    135s] [NR-eGR] honorMsvRouteConstraint: false
[11/13 15:24:52    135s] (I)       honorPin               : false
[11/13 15:24:52    135s] (I)       honorPinGuide          : true
[11/13 15:24:52    135s] (I)       honorPartition         : false
[11/13 15:24:52    135s] (I)       allowPartitionCrossover: false
[11/13 15:24:52    135s] (I)       honorSingleEntry       : true
[11/13 15:24:52    135s] (I)       honorSingleEntryStrong : true
[11/13 15:24:52    135s] (I)       handleViaSpacingRule   : false
[11/13 15:24:52    135s] (I)       handleEolSpacingRule   : false
[11/13 15:24:52    135s] (I)       PDConstraint           : none
[11/13 15:24:52    135s] (I)       expBetterNDRHandling   : false
[11/13 15:24:52    135s] [NR-eGR] honorClockSpecNDR      : 0
[11/13 15:24:52    135s] (I)       routingEffortLevel     : 3
[11/13 15:24:52    135s] (I)       effortLevel            : standard
[11/13 15:24:52    135s] [NR-eGR] minRouteLayer          : 2
[11/13 15:24:52    135s] [NR-eGR] maxRouteLayer          : 127
[11/13 15:24:52    135s] (I)       relaxedTopLayerCeiling : 127
[11/13 15:24:52    135s] (I)       relaxedBottomLayerFloor: 2
[11/13 15:24:52    135s] (I)       numRowsPerGCell        : 1
[11/13 15:24:52    135s] (I)       speedUpLargeDesign     : 0
[11/13 15:24:52    135s] (I)       multiThreadingTA       : 1
[11/13 15:24:52    135s] (I)       blkAwareLayerSwitching : 1
[11/13 15:24:52    135s] (I)       optimizationMode       : false
[11/13 15:24:52    135s] (I)       routeSecondPG          : false
[11/13 15:24:52    135s] (I)       scenicRatioForLayerRelax: 0.00
[11/13 15:24:52    135s] (I)       detourLimitForLayerRelax: 0.00
[11/13 15:24:52    135s] (I)       punchThroughDistance   : 500.00
[11/13 15:24:52    135s] (I)       scenicBound            : 1.15
[11/13 15:24:52    135s] (I)       maxScenicToAvoidBlk    : 100.00
[11/13 15:24:52    135s] (I)       source-to-sink ratio   : 0.00
[11/13 15:24:52    135s] (I)       targetCongestionRatioH : 1.00
[11/13 15:24:52    135s] (I)       targetCongestionRatioV : 1.00
[11/13 15:24:52    135s] (I)       layerCongestionRatio   : 0.70
[11/13 15:24:52    135s] (I)       m1CongestionRatio      : 0.10
[11/13 15:24:52    135s] (I)       m2m3CongestionRatio    : 0.70
[11/13 15:24:52    135s] (I)       localRouteEffort       : 1.00
[11/13 15:24:52    135s] (I)       numSitesBlockedByOneVia: 8.00
[11/13 15:24:52    135s] (I)       supplyScaleFactorH     : 1.00
[11/13 15:24:52    135s] (I)       supplyScaleFactorV     : 1.00
[11/13 15:24:52    135s] (I)       highlight3DOverflowFactor: 0.00
[11/13 15:24:52    135s] (I)       doubleCutViaModelingRatio: 0.00
[11/13 15:24:52    135s] (I)       routeVias              : 
[11/13 15:24:52    135s] (I)       readTROption           : true
[11/13 15:24:52    135s] (I)       extraSpacingFactor     : 1.00
[11/13 15:24:52    135s] [NR-eGR] numTracksPerClockWire  : 0
[11/13 15:24:52    135s] (I)       routeSelectedNetsOnly  : false
[11/13 15:24:52    135s] (I)       clkNetUseMaxDemand     : false
[11/13 15:24:52    135s] (I)       extraDemandForClocks   : 0
[11/13 15:24:52    135s] (I)       steinerRemoveLayers    : false
[11/13 15:24:52    135s] (I)       demoteLayerScenicScale : 1.00
[11/13 15:24:52    135s] (I)       nonpreferLayerCostScale : 100.00
[11/13 15:24:52    135s] (I)       similarTopologyRoutingFast : false
[11/13 15:24:52    135s] (I)       spanningTreeRefinement : false
[11/13 15:24:52    135s] (I)       spanningTreeRefinementAlpha : 0.50
[11/13 15:24:52    135s] (I)       starting read tracks
[11/13 15:24:52    135s] (I)       build grid graph
[11/13 15:24:52    135s] (I)       build grid graph start
[11/13 15:24:52    135s] [NR-eGR] Layer1 has no routable track
[11/13 15:24:52    135s] [NR-eGR] Layer2 has single uniform track structure
[11/13 15:24:52    135s] [NR-eGR] Layer3 has single uniform track structure
[11/13 15:24:52    135s] [NR-eGR] Layer4 has single uniform track structure
[11/13 15:24:52    135s] [NR-eGR] Layer5 has single uniform track structure
[11/13 15:24:52    135s] [NR-eGR] Layer6 has single uniform track structure
[11/13 15:24:52    135s] [NR-eGR] Layer7 has single uniform track structure
[11/13 15:24:52    135s] [NR-eGR] Layer8 has single uniform track structure
[11/13 15:24:52    135s] [NR-eGR] Layer9 has single uniform track structure
[11/13 15:24:52    135s] [NR-eGR] Layer10 has single uniform track structure
[11/13 15:24:52    135s] (I)       build grid graph end
[11/13 15:24:52    135s] (I)       numViaLayers=10
[11/13 15:24:52    135s] (I)       Reading via via1_8 for layer: 0 
[11/13 15:24:52    135s] (I)       Reading via via2_8 for layer: 1 
[11/13 15:24:52    135s] (I)       Reading via via3_2 for layer: 2 
[11/13 15:24:52    135s] (I)       Reading via via4_0 for layer: 3 
[11/13 15:24:52    135s] (I)       Reading via via5_0 for layer: 4 
[11/13 15:24:52    135s] (I)       Reading via via6_0 for layer: 5 
[11/13 15:24:52    135s] (I)       Reading via via7_0 for layer: 6 
[11/13 15:24:52    135s] (I)       Reading via via8_0 for layer: 7 
[11/13 15:24:52    135s] (I)       Reading via via9_0 for layer: 8 
[11/13 15:24:52    135s] (I)       end build via table
[11/13 15:24:52    135s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=192 numBumpBlks=0 numBoundaryFakeBlks=0
[11/13 15:24:52    135s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/13 15:24:52    135s] (I)       readDataFromPlaceDB
[11/13 15:24:52    135s] (I)       Read net information..
[11/13 15:24:52    135s] [NR-eGR] Read numTotalNets=5152  numIgnoredNets=0
[11/13 15:24:52    135s] (I)       Read testcase time = 0.000 seconds
[11/13 15:24:52    135s] 
[11/13 15:24:52    135s] (I)       read default dcut vias
[11/13 15:24:52    135s] (I)       Reading via via1_8 for layer: 0 
[11/13 15:24:52    135s] (I)       Reading via via2_8 for layer: 1 
[11/13 15:24:52    135s] (I)       Reading via via3_2 for layer: 2 
[11/13 15:24:52    135s] (I)       Reading via via4_0 for layer: 3 
[11/13 15:24:52    135s] (I)       Reading via via5_0 for layer: 4 
[11/13 15:24:52    135s] (I)       Reading via via6_0 for layer: 5 
[11/13 15:24:52    135s] (I)       Reading via via7_0 for layer: 6 
[11/13 15:24:52    135s] (I)       Reading via via8_0 for layer: 7 
[11/13 15:24:52    135s] (I)       Reading via via9_0 for layer: 8 
[11/13 15:24:52    135s] (I)       build grid graph start
[11/13 15:24:52    135s] (I)       build grid graph end
[11/13 15:24:52    135s] (I)       Model blockage into capacity
[11/13 15:24:52    135s] (I)       Read numBlocks=192  numPreroutedWires=0  numCapScreens=0
[11/13 15:24:52    135s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/13 15:24:52    135s] (I)       blocked area on Layer2 : 3211828800  (4.36%)
[11/13 15:24:52    135s] (I)       blocked area on Layer3 : 0  (0.00%)
[11/13 15:24:52    135s] (I)       blocked area on Layer4 : 0  (0.00%)
[11/13 15:24:52    135s] (I)       blocked area on Layer5 : 0  (0.00%)
[11/13 15:24:52    135s] (I)       blocked area on Layer6 : 0  (0.00%)
[11/13 15:24:52    135s] (I)       blocked area on Layer7 : 0  (0.00%)
[11/13 15:24:52    135s] (I)       blocked area on Layer8 : 0  (0.00%)
[11/13 15:24:52    135s] (I)       blocked area on Layer9 : 0  (0.00%)
[11/13 15:24:52    135s] (I)       blocked area on Layer10 : 0  (0.00%)
[11/13 15:24:52    135s] (I)       Modeling time = 0.000 seconds
[11/13 15:24:52    135s] 
[11/13 15:24:52    135s] (I)       Number of ignored nets = 0
[11/13 15:24:52    135s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/13 15:24:52    135s] (I)       Number of clock nets = 46.  Ignored: No
[11/13 15:24:52    135s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/13 15:24:52    135s] (I)       Number of special nets = 0.  Ignored: Yes
[11/13 15:24:52    135s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/13 15:24:52    135s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/13 15:24:52    135s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/13 15:24:52    135s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/13 15:24:52    135s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/13 15:24:52    135s] [NR-eGR] There are 46 clock nets ( 0 with NDR ).
[11/13 15:24:52    135s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1181.9 MB
[11/13 15:24:52    135s] (I)       Ndr track 0 does not exist
[11/13 15:24:52    135s] (I)       Layer1  viaCost=200.00
[11/13 15:24:52    135s] (I)       Layer2  viaCost=200.00
[11/13 15:24:52    135s] (I)       Layer3  viaCost=100.00
[11/13 15:24:52    135s] (I)       Layer4  viaCost=100.00
[11/13 15:24:52    135s] (I)       Layer5  viaCost=100.00
[11/13 15:24:52    135s] (I)       Layer6  viaCost=100.00
[11/13 15:24:52    135s] (I)       Layer7  viaCost=100.00
[11/13 15:24:52    135s] (I)       Layer8  viaCost=100.00
[11/13 15:24:52    135s] (I)       Layer9  viaCost=100.00
[11/13 15:24:52    135s] (I)       ---------------------Grid Graph Info--------------------
[11/13 15:24:52    135s] (I)       routing area        :  (0, 0) - (273220, 269360)
[11/13 15:24:52    135s] (I)       core area           :  (10260, 10080) - (262960, 259280)
[11/13 15:24:52    135s] (I)       Site Width          :   380  (dbu)
[11/13 15:24:52    135s] (I)       Row Height          :  2800  (dbu)
[11/13 15:24:52    135s] (I)       GCell Width         :  2800  (dbu)
[11/13 15:24:52    135s] (I)       GCell Height        :  2800  (dbu)
[11/13 15:24:52    135s] (I)       grid                :    97    96    10
[11/13 15:24:52    135s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/13 15:24:52    135s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/13 15:24:52    135s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/13 15:24:52    135s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/13 15:24:52    135s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/13 15:24:52    135s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/13 15:24:52    135s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/13 15:24:52    135s] (I)       Total num of tracks :     0   719   962   487   480   487   160   162    83    80
[11/13 15:24:52    135s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/13 15:24:52    135s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/13 15:24:52    135s] (I)       --------------------------------------------------------
[11/13 15:24:52    135s] 
[11/13 15:24:52    135s] [NR-eGR] ============ Routing rule table ============
[11/13 15:24:52    135s] [NR-eGR] Rule id 0. Nets 5152 
[11/13 15:24:52    135s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/13 15:24:52    135s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/13 15:24:52    135s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 15:24:52    135s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 15:24:52    135s] [NR-eGR] ========================================
[11/13 15:24:52    135s] [NR-eGR] 
[11/13 15:24:52    135s] (I)       After initializing earlyGlobalRoute syMemory usage = 1181.9 MB
[11/13 15:24:52    135s] (I)       Loading and dumping file time : 0.07 seconds
[11/13 15:24:52    135s] (I)       ============= Initialization =============
[11/13 15:24:52    135s] (I)       totalPins=16548  totalGlobalPin=16123 (97.43%)
[11/13 15:24:52    135s] (I)       total 2D Cap : 346573 = (163445 H, 183128 V)
[11/13 15:24:52    135s] [NR-eGR] Layer group 1: route 5152 net(s) in layer range [2, 10]
[11/13 15:24:52    135s] (I)       ============  Phase 1a Route ============
[11/13 15:24:52    135s] (I)       Phase 1a runs 0.01 seconds
[11/13 15:24:52    135s] (I)       Usage: 37141 = (18080 H, 19061 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:24:52    135s] (I)       
[11/13 15:24:52    135s] (I)       ============  Phase 1b Route ============
[11/13 15:24:52    135s] (I)       Usage: 37141 = (18080 H, 19061 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:24:52    135s] (I)       
[11/13 15:24:52    135s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.199740e+04um
[11/13 15:24:52    135s] (I)       ============  Phase 1c Route ============
[11/13 15:24:52    135s] (I)       Usage: 37141 = (18080 H, 19061 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:24:52    135s] (I)       
[11/13 15:24:52    135s] (I)       ============  Phase 1d Route ============
[11/13 15:24:52    135s] (I)       Usage: 37141 = (18080 H, 19061 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:24:52    135s] (I)       
[11/13 15:24:52    135s] (I)       ============  Phase 1e Route ============
[11/13 15:24:52    135s] (I)       Phase 1e runs 0.00 seconds
[11/13 15:24:52    135s] (I)       Usage: 37141 = (18080 H, 19061 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:24:52    135s] (I)       
[11/13 15:24:52    135s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.199740e+04um
[11/13 15:24:52    135s] [NR-eGR] 
[11/13 15:24:52    135s] (I)       ============  Phase 1l Route ============
[11/13 15:24:53    135s] (I)       Phase 1l runs 0.03 seconds
[11/13 15:24:53    135s] (I)       
[11/13 15:24:53    135s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[11/13 15:24:53    135s] [NR-eGR]                OverCon            
[11/13 15:24:53    135s] [NR-eGR]                 #Gcell     %Gcell
[11/13 15:24:53    135s] [NR-eGR] Layer              (0)    OverCon 
[11/13 15:24:53    135s] [NR-eGR] ------------------------------------
[11/13 15:24:53    135s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[11/13 15:24:53    135s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[11/13 15:24:53    135s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[11/13 15:24:53    135s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[11/13 15:24:53    135s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[11/13 15:24:53    135s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[11/13 15:24:53    135s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[11/13 15:24:53    135s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[11/13 15:24:53    135s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[11/13 15:24:53    135s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[11/13 15:24:53    135s] [NR-eGR] ------------------------------------
[11/13 15:24:53    135s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[11/13 15:24:53    135s] [NR-eGR] 
[11/13 15:24:53    135s] (I)       Total Global Routing Runtime: 0.08 seconds
[11/13 15:24:53    135s] (I)       total 2D Cap : 346575 = (163445 H, 183130 V)
[11/13 15:24:53    135s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/13 15:24:53    135s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/13 15:24:53    135s] (I)       ============= track Assignment ============
[11/13 15:24:53    135s] (I)       extract Global 3D Wires
[11/13 15:24:53    135s] (I)       Extract Global WL : time=0.00
[11/13 15:24:53    135s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[11/13 15:24:53    135s] (I)       Initialization real time=0.00 seconds
[11/13 15:24:53    135s] (I)       Run Multi-thread track assignment
[11/13 15:24:54    135s] (I)       merging nets...
[11/13 15:24:54    135s] (I)       merging nets done
[11/13 15:24:54    135s] (I)       Kernel real time=1.06 seconds
[11/13 15:24:54    135s] (I)       End Greedy Track Assignment
[11/13 15:24:55    135s] [NR-eGR] --------------------------------------------------------------------------
[11/13 15:24:55    135s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 16548
[11/13 15:24:55    135s] [NR-eGR] Layer2(metal2)(V) length: 1.443162e+04um, number of vias: 20635
[11/13 15:24:55    135s] [NR-eGR] Layer3(metal3)(H) length: 2.451948e+04um, number of vias: 7014
[11/13 15:24:55    135s] [NR-eGR] Layer4(metal4)(V) length: 1.160422e+04um, number of vias: 378
[11/13 15:24:55    135s] [NR-eGR] Layer5(metal5)(H) length: 1.573598e+03um, number of vias: 337
[11/13 15:24:55    135s] [NR-eGR] Layer6(metal6)(V) length: 3.100148e+03um, number of vias: 0
[11/13 15:24:55    135s] [NR-eGR] Layer7(metal7)(H) length: 0.000000e+00um, number of vias: 0
[11/13 15:24:55    135s] [NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 0
[11/13 15:24:55    135s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[11/13 15:24:55    135s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[11/13 15:24:55    135s] [NR-eGR] Total length: 5.522906e+04um, number of vias: 44912
[11/13 15:24:55    135s] [NR-eGR] --------------------------------------------------------------------------
[11/13 15:24:55    135s] [NR-eGR] Total clock nets wire length: 1.683685e+03um 
[11/13 15:24:55    135s] [NR-eGR] --------------------------------------------------------------------------
[11/13 15:24:56    135s] [NR-eGR] End Peak syMemory usage = 1162.1 MB
[11/13 15:24:56    135s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.40 seconds
[11/13 15:24:56    135s] Extraction called for design 'MYFIR_PIPED_UNFOLDED' of instances=4300 and nets=5262 using extraction engine 'preRoute' .
[11/13 15:24:56    135s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/13 15:24:56    135s] Type 'man IMPEXT-3530' for more detail.
[11/13 15:24:56    135s] PreRoute RC Extraction called for design MYFIR_PIPED_UNFOLDED.
[11/13 15:24:56    135s] RC Extraction called in multi-corner(1) mode.
[11/13 15:24:56    135s] RCMode: PreRoute
[11/13 15:24:56    135s]       RC Corner Indexes            0   
[11/13 15:24:56    135s] Capacitance Scaling Factor   : 1.00000 
[11/13 15:24:56    135s] Resistance Scaling Factor    : 1.00000 
[11/13 15:24:56    135s] Clock Cap. Scaling Factor    : 1.00000 
[11/13 15:24:56    135s] Clock Res. Scaling Factor    : 1.00000 
[11/13 15:24:56    135s] Shrink Factor                : 1.00000
[11/13 15:24:56    135s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/13 15:24:56    135s] Using capacitance table file ...
[11/13 15:24:56    135s] Updating RC grid for preRoute extraction ...
[11/13 15:24:56    135s] Initializing multi-corner capacitance tables ... 
[11/13 15:24:56    136s] Initializing multi-corner resistance tables ...
[11/13 15:24:57    136s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1162.148M)
[11/13 15:25:00    136s] Compute RC Scale Done ...
[11/13 15:25:00    136s] [hotspot] +------------+---------------+---------------+
[11/13 15:25:00    136s] [hotspot] |            |   max hotspot | total hotspot |
[11/13 15:25:00    136s] [hotspot] +------------+---------------+---------------+
[11/13 15:25:00    136s] [hotspot] | normalized |          0.00 |          0.00 |
[11/13 15:25:00    136s] [hotspot] +------------+---------------+---------------+
[11/13 15:25:00    136s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/13 15:25:00    136s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/13 15:25:00    136s] #################################################################################
[11/13 15:25:00    136s] # Design Stage: PreRoute
[11/13 15:25:00    136s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 15:25:00    136s] # Design Mode: 90nm
[11/13 15:25:00    136s] # Analysis Mode: MMMC Non-OCV 
[11/13 15:25:00    136s] # Parasitics Mode: No SPEF/RCDB
[11/13 15:25:00    136s] # Signoff Settings: SI Off 
[11/13 15:25:00    136s] #################################################################################
[11/13 15:25:05    136s] AAE_INFO: 1 threads acquired from CTE.
[11/13 15:25:05    136s] Calculate delays in Single mode...
[11/13 15:25:05    136s] Topological Sorting (REAL = 0:00:00.0, MEM = 1215.4M, InitMEM = 1215.4M)
[11/13 15:25:05    136s] Start delay calculation (fullDC) (1 T). (MEM=1215.38)
[11/13 15:25:07    137s] End AAE Lib Interpolated Model. (MEM=1231.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:25:41    140s] Total number of fetched objects 5614
[11/13 15:25:42    140s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[11/13 15:25:42    140s] End delay calculation. (MEM=1250.66 CPU=0:00:03.2 REAL=0:00:34.0)
[11/13 15:25:42    140s] End delay calculation (fullDC). (MEM=1250.66 CPU=0:00:03.5 REAL=0:00:37.0)
[11/13 15:25:42    140s] *** CDM Built up (cpu=0:00:03.9  real=0:00:42.0  mem= 1250.7M) ***
[11/13 15:25:44    140s] Begin: GigaOpt postEco DRV Optimization
[11/13 15:25:44    140s] Info: 46 clock nets excluded from IPO operation.
[11/13 15:25:44    140s] PhyDesignGrid: maxLocalDensity 0.98
[11/13 15:25:44    140s] ### Creating PhyDesignMc. totSessionCpu=0:02:21 mem=1250.7M
[11/13 15:25:45    140s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/13 15:25:45    140s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/13 15:25:45    140s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:21 mem=1250.7M
[11/13 15:25:45    140s] 
[11/13 15:25:45    140s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/13 15:25:45    140s] ### Creating LA Mngr. totSessionCpu=0:02:21 mem=1250.7M
[11/13 15:25:45    140s] ### Creating LA Mngr, finished. totSessionCpu=0:02:21 mem=1250.7M
[11/13 15:26:00    142s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/13 15:26:00    142s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/13 15:26:00    142s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/13 15:26:00    142s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/13 15:26:00    142s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/13 15:26:02    142s] Info: violation cost 0.023705 (cap = 0.023705, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/13 15:26:02    142s] |     0|     0|     0.00|     3|     3|    -0.00|     0|     0|     0|     0|     7.03|     0.00|       0|       0|       0|  59.47|          |         |
[11/13 15:26:04    142s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/13 15:26:04    142s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.03|     0.00|       3|       0|       0|  59.48| 0:00:02.0|  1327.0M|
[11/13 15:26:04    142s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/13 15:26:04    142s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.03|     0.00|       0|       0|       0|  59.48| 0:00:00.0|  1327.0M|
[11/13 15:26:04    142s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/13 15:26:04    142s] **** Begin NDR-Layer Usage Statistics ****
[11/13 15:26:04    142s] 0 Ndr or Layer constraints added by optimization 
[11/13 15:26:04    142s] **** End NDR-Layer Usage Statistics ****
[11/13 15:26:04    142s] 
[11/13 15:26:04    142s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:07.0 mem=1327.0M) ***
[11/13 15:26:04    142s] 
[11/13 15:26:04    142s] *** Starting refinePlace (0:02:23 mem=1343.0M) ***
[11/13 15:26:04    142s] Total net bbox length = 5.685e+04 (2.788e+04 2.897e+04) (ext = 1.136e+04)
[11/13 15:26:05    142s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/13 15:26:05    142s] Starting refinePlace ...
[11/13 15:26:05    142s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/13 15:26:05    142s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1343.0MB) @(0:02:23 - 0:02:23).
[11/13 15:26:05    142s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/13 15:26:05    142s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1343.0MB
[11/13 15:26:05    142s] Statistics of distance of Instance movement in refine placement:
[11/13 15:26:05    142s]   maximum (X+Y) =         0.00 um
[11/13 15:26:05    142s]   mean    (X+Y) =         0.00 um
[11/13 15:26:05    142s] Summary Report:
[11/13 15:26:05    142s] Instances move: 0 (out of 4303 movable)
[11/13 15:26:05    142s] Instances flipped: 0
[11/13 15:26:05    142s] Mean displacement: 0.00 um
[11/13 15:26:05    142s] Max displacement: 0.00 um 
[11/13 15:26:05    142s] Total instances moved : 0
[11/13 15:26:05    142s] Total net bbox length = 5.685e+04 (2.788e+04 2.897e+04) (ext = 1.136e+04)
[11/13 15:26:05    142s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1343.0MB
[11/13 15:26:05    142s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1343.0MB) @(0:02:23 - 0:02:23).
[11/13 15:26:05    142s] *** Finished refinePlace (0:02:23 mem=1343.0M) ***
[11/13 15:26:06    143s] *** maximum move = 0.00 um ***
[11/13 15:26:06    143s] *** Finished re-routing un-routed nets (1343.0M) ***
[11/13 15:26:07    143s] 
[11/13 15:26:07    143s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:03.0 mem=1343.0M) ***
[11/13 15:26:07    143s] End: GigaOpt postEco DRV Optimization
[11/13 15:26:07    143s] **INFO: Flow update: Design timing is met.
[11/13 15:26:07    143s] **INFO: Flow update: Design timing is met.
[11/13 15:26:07    143s] **INFO: Flow update: Design timing is met.
[11/13 15:26:07    143s] *** Steiner Routed Nets: 0.675%; Threshold: 100; Threshold for Hold: 100
[11/13 15:26:07    143s] ### Creating LA Mngr. totSessionCpu=0:02:23 mem=1307.9M
[11/13 15:26:07    143s] ### Creating LA Mngr, finished. totSessionCpu=0:02:23 mem=1307.9M
[11/13 15:26:07    143s] Re-routed 29 nets
[11/13 15:26:07    143s] Extraction called for design 'MYFIR_PIPED_UNFOLDED' of instances=4303 and nets=5265 using extraction engine 'preRoute' .
[11/13 15:26:07    143s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/13 15:26:07    143s] Type 'man IMPEXT-3530' for more detail.
[11/13 15:26:07    143s] PreRoute RC Extraction called for design MYFIR_PIPED_UNFOLDED.
[11/13 15:26:07    143s] RC Extraction called in multi-corner(1) mode.
[11/13 15:26:07    143s] RCMode: PreRoute
[11/13 15:26:07    143s]       RC Corner Indexes            0   
[11/13 15:26:07    143s] Capacitance Scaling Factor   : 1.00000 
[11/13 15:26:07    143s] Resistance Scaling Factor    : 1.00000 
[11/13 15:26:07    143s] Clock Cap. Scaling Factor    : 1.00000 
[11/13 15:26:07    143s] Clock Res. Scaling Factor    : 1.00000 
[11/13 15:26:07    143s] Shrink Factor                : 1.00000
[11/13 15:26:07    143s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/13 15:26:07    143s] Using capacitance table file ...
[11/13 15:26:07    143s] Initializing multi-corner capacitance tables ... 
[11/13 15:26:07    143s] Initializing multi-corner resistance tables ...
[11/13 15:26:08    143s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1178.355M)
[11/13 15:26:09    143s] #################################################################################
[11/13 15:26:09    143s] # Design Stage: PreRoute
[11/13 15:26:09    143s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 15:26:09    143s] # Design Mode: 90nm
[11/13 15:26:09    143s] # Analysis Mode: MMMC Non-OCV 
[11/13 15:26:09    143s] # Parasitics Mode: No SPEF/RCDB
[11/13 15:26:09    143s] # Signoff Settings: SI Off 
[11/13 15:26:09    143s] #################################################################################
[11/13 15:26:12    143s] AAE_INFO: 1 threads acquired from CTE.
[11/13 15:26:12    143s] Calculate delays in Single mode...
[11/13 15:26:12    143s] Topological Sorting (REAL = 0:00:00.0, MEM = 1162.2M, InitMEM = 1162.2M)
[11/13 15:26:12    143s] Start delay calculation (fullDC) (1 T). (MEM=1162.16)
[11/13 15:26:14    143s] End AAE Lib Interpolated Model. (MEM=1178.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:26:45    147s] Total number of fetched objects 5617
[11/13 15:26:45    147s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:26:45    147s] End delay calculation. (MEM=1235.59 CPU=0:00:03.2 REAL=0:00:31.0)
[11/13 15:26:45    147s] End delay calculation (fullDC). (MEM=1235.59 CPU=0:00:03.4 REAL=0:00:33.0)
[11/13 15:26:45    147s] *** CDM Built up (cpu=0:00:03.9  real=0:00:36.0  mem= 1235.6M) ***
[11/13 15:26:49    147s] 
[11/13 15:26:49    147s] Active setup views:
[11/13 15:26:49    147s]  MyAnView
[11/13 15:26:49    147s]   Dominating endpoints: 0
[11/13 15:26:49    147s]   Dominating TNS: -0.000
[11/13 15:26:49    147s] 
[11/13 15:26:50    147s] Extraction called for design 'MYFIR_PIPED_UNFOLDED' of instances=4303 and nets=5265 using extraction engine 'preRoute' .
[11/13 15:26:50    147s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/13 15:26:50    147s] Type 'man IMPEXT-3530' for more detail.
[11/13 15:26:50    147s] PreRoute RC Extraction called for design MYFIR_PIPED_UNFOLDED.
[11/13 15:26:50    147s] RC Extraction called in multi-corner(1) mode.
[11/13 15:26:50    147s] RCMode: PreRoute
[11/13 15:26:50    147s]       RC Corner Indexes            0   
[11/13 15:26:50    147s] Capacitance Scaling Factor   : 1.00000 
[11/13 15:26:50    147s] Resistance Scaling Factor    : 1.00000 
[11/13 15:26:50    147s] Clock Cap. Scaling Factor    : 1.00000 
[11/13 15:26:50    147s] Clock Res. Scaling Factor    : 1.00000 
[11/13 15:26:50    147s] Shrink Factor                : 1.00000
[11/13 15:26:50    147s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/13 15:26:50    147s] Using capacitance table file ...
[11/13 15:26:50    147s] Initializing multi-corner capacitance tables ... 
[11/13 15:26:50    147s] Initializing multi-corner resistance tables ...
[11/13 15:26:51    147s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1162.148M)
[11/13 15:26:51    147s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[11/13 15:26:51    147s] [PSP]     Started earlyGlobalRoute kernel
[11/13 15:26:51    147s] [PSP]     Initial Peak syMemory usage = 1162.1 MB
[11/13 15:26:51    147s] (I)       Reading DB...
[11/13 15:26:52    147s] (I)       before initializing RouteDB syMemory usage = 1162.1 MB
[11/13 15:26:52    147s] (I)       congestionReportName   : 
[11/13 15:26:52    147s] (I)       layerRangeFor2DCongestion : 
[11/13 15:26:52    147s] (I)       buildTerm2TermWires    : 0
[11/13 15:26:52    147s] (I)       doTrackAssignment      : 1
[11/13 15:26:52    147s] (I)       dumpBookshelfFiles     : 0
[11/13 15:26:52    147s] (I)       numThreads             : 1
[11/13 15:26:52    147s] (I)       bufferingAwareRouting  : false
[11/13 15:26:52    147s] [NR-eGR] honorMsvRouteConstraint: false
[11/13 15:26:52    147s] (I)       honorPin               : false
[11/13 15:26:52    147s] (I)       honorPinGuide          : true
[11/13 15:26:52    147s] (I)       honorPartition         : false
[11/13 15:26:52    147s] (I)       allowPartitionCrossover: false
[11/13 15:26:52    147s] (I)       honorSingleEntry       : true
[11/13 15:26:52    147s] (I)       honorSingleEntryStrong : true
[11/13 15:26:52    147s] (I)       handleViaSpacingRule   : false
[11/13 15:26:52    147s] (I)       handleEolSpacingRule   : false
[11/13 15:26:52    147s] (I)       PDConstraint           : none
[11/13 15:26:52    147s] (I)       expBetterNDRHandling   : false
[11/13 15:26:52    147s] [NR-eGR] honorClockSpecNDR      : 0
[11/13 15:26:52    147s] (I)       routingEffortLevel     : 3
[11/13 15:26:52    147s] (I)       effortLevel            : standard
[11/13 15:26:52    147s] [NR-eGR] minRouteLayer          : 2
[11/13 15:26:52    147s] [NR-eGR] maxRouteLayer          : 127
[11/13 15:26:52    147s] (I)       relaxedTopLayerCeiling : 127
[11/13 15:26:52    147s] (I)       relaxedBottomLayerFloor: 2
[11/13 15:26:52    147s] (I)       numRowsPerGCell        : 1
[11/13 15:26:52    147s] (I)       speedUpLargeDesign     : 0
[11/13 15:26:52    147s] (I)       multiThreadingTA       : 1
[11/13 15:26:52    147s] (I)       blkAwareLayerSwitching : 1
[11/13 15:26:52    147s] (I)       optimizationMode       : false
[11/13 15:26:52    147s] (I)       routeSecondPG          : false
[11/13 15:26:52    147s] (I)       scenicRatioForLayerRelax: 0.00
[11/13 15:26:52    147s] (I)       detourLimitForLayerRelax: 0.00
[11/13 15:26:52    147s] (I)       punchThroughDistance   : 500.00
[11/13 15:26:52    147s] (I)       scenicBound            : 1.15
[11/13 15:26:52    147s] (I)       maxScenicToAvoidBlk    : 100.00
[11/13 15:26:52    147s] (I)       source-to-sink ratio   : 0.00
[11/13 15:26:52    147s] (I)       targetCongestionRatioH : 1.00
[11/13 15:26:52    147s] (I)       targetCongestionRatioV : 1.00
[11/13 15:26:52    147s] (I)       layerCongestionRatio   : 0.70
[11/13 15:26:52    147s] (I)       m1CongestionRatio      : 0.10
[11/13 15:26:52    147s] (I)       m2m3CongestionRatio    : 0.70
[11/13 15:26:52    147s] (I)       localRouteEffort       : 1.00
[11/13 15:26:52    147s] (I)       numSitesBlockedByOneVia: 8.00
[11/13 15:26:52    147s] (I)       supplyScaleFactorH     : 1.00
[11/13 15:26:52    147s] (I)       supplyScaleFactorV     : 1.00
[11/13 15:26:52    147s] (I)       highlight3DOverflowFactor: 0.00
[11/13 15:26:52    147s] (I)       doubleCutViaModelingRatio: 0.00
[11/13 15:26:52    147s] (I)       routeVias              : 
[11/13 15:26:52    147s] (I)       readTROption           : true
[11/13 15:26:52    147s] (I)       extraSpacingFactor     : 1.00
[11/13 15:26:52    147s] [NR-eGR] numTracksPerClockWire  : 0
[11/13 15:26:52    147s] (I)       routeSelectedNetsOnly  : false
[11/13 15:26:52    147s] (I)       clkNetUseMaxDemand     : false
[11/13 15:26:52    147s] (I)       extraDemandForClocks   : 0
[11/13 15:26:52    147s] (I)       steinerRemoveLayers    : false
[11/13 15:26:52    147s] (I)       demoteLayerScenicScale : 1.00
[11/13 15:26:52    147s] (I)       nonpreferLayerCostScale : 100.00
[11/13 15:26:52    147s] (I)       similarTopologyRoutingFast : false
[11/13 15:26:52    147s] (I)       spanningTreeRefinement : false
[11/13 15:26:52    147s] (I)       spanningTreeRefinementAlpha : 0.50
[11/13 15:26:52    147s] (I)       starting read tracks
[11/13 15:26:52    147s] (I)       build grid graph
[11/13 15:26:52    147s] (I)       build grid graph start
[11/13 15:26:52    147s] [NR-eGR] Layer1 has no routable track
[11/13 15:26:52    147s] [NR-eGR] Layer2 has single uniform track structure
[11/13 15:26:52    147s] [NR-eGR] Layer3 has single uniform track structure
[11/13 15:26:52    147s] [NR-eGR] Layer4 has single uniform track structure
[11/13 15:26:52    147s] [NR-eGR] Layer5 has single uniform track structure
[11/13 15:26:52    147s] [NR-eGR] Layer6 has single uniform track structure
[11/13 15:26:52    147s] [NR-eGR] Layer7 has single uniform track structure
[11/13 15:26:52    147s] [NR-eGR] Layer8 has single uniform track structure
[11/13 15:26:52    147s] [NR-eGR] Layer9 has single uniform track structure
[11/13 15:26:52    147s] [NR-eGR] Layer10 has single uniform track structure
[11/13 15:26:52    147s] (I)       build grid graph end
[11/13 15:26:52    147s] (I)       numViaLayers=10
[11/13 15:26:52    147s] (I)       Reading via via1_8 for layer: 0 
[11/13 15:26:52    147s] (I)       Reading via via2_8 for layer: 1 
[11/13 15:26:52    147s] (I)       Reading via via3_2 for layer: 2 
[11/13 15:26:52    147s] (I)       Reading via via4_0 for layer: 3 
[11/13 15:26:52    147s] (I)       Reading via via5_0 for layer: 4 
[11/13 15:26:52    147s] (I)       Reading via via6_0 for layer: 5 
[11/13 15:26:52    147s] (I)       Reading via via7_0 for layer: 6 
[11/13 15:26:52    147s] (I)       Reading via via8_0 for layer: 7 
[11/13 15:26:52    147s] (I)       Reading via via9_0 for layer: 8 
[11/13 15:26:52    147s] (I)       end build via table
[11/13 15:26:52    147s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=192 numBumpBlks=0 numBoundaryFakeBlks=0
[11/13 15:26:52    147s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/13 15:26:52    147s] (I)       readDataFromPlaceDB
[11/13 15:26:52    147s] (I)       Read net information..
[11/13 15:26:52    147s] [NR-eGR] Read numTotalNets=5155  numIgnoredNets=0
[11/13 15:26:52    147s] (I)       Read testcase time = 0.000 seconds
[11/13 15:26:52    147s] 
[11/13 15:26:52    147s] (I)       read default dcut vias
[11/13 15:26:52    147s] (I)       Reading via via1_8 for layer: 0 
[11/13 15:26:52    147s] (I)       Reading via via2_8 for layer: 1 
[11/13 15:26:52    147s] (I)       Reading via via3_2 for layer: 2 
[11/13 15:26:52    147s] (I)       Reading via via4_0 for layer: 3 
[11/13 15:26:52    147s] (I)       Reading via via5_0 for layer: 4 
[11/13 15:26:52    147s] (I)       Reading via via6_0 for layer: 5 
[11/13 15:26:52    147s] (I)       Reading via via7_0 for layer: 6 
[11/13 15:26:52    147s] (I)       Reading via via8_0 for layer: 7 
[11/13 15:26:52    147s] (I)       Reading via via9_0 for layer: 8 
[11/13 15:26:52    147s] (I)       build grid graph start
[11/13 15:26:52    147s] (I)       build grid graph end
[11/13 15:26:52    147s] (I)       Model blockage into capacity
[11/13 15:26:52    147s] (I)       Read numBlocks=192  numPreroutedWires=0  numCapScreens=0
[11/13 15:26:52    147s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/13 15:26:52    147s] (I)       blocked area on Layer2 : 3211828800  (4.36%)
[11/13 15:26:52    147s] (I)       blocked area on Layer3 : 0  (0.00%)
[11/13 15:26:52    147s] (I)       blocked area on Layer4 : 0  (0.00%)
[11/13 15:26:52    147s] (I)       blocked area on Layer5 : 0  (0.00%)
[11/13 15:26:52    147s] (I)       blocked area on Layer6 : 0  (0.00%)
[11/13 15:26:52    147s] (I)       blocked area on Layer7 : 0  (0.00%)
[11/13 15:26:52    147s] (I)       blocked area on Layer8 : 0  (0.00%)
[11/13 15:26:52    147s] (I)       blocked area on Layer9 : 0  (0.00%)
[11/13 15:26:52    147s] (I)       blocked area on Layer10 : 0  (0.00%)
[11/13 15:26:52    147s] (I)       Modeling time = 0.000 seconds
[11/13 15:26:52    147s] 
[11/13 15:26:52    147s] (I)       Number of ignored nets = 0
[11/13 15:26:52    147s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/13 15:26:52    147s] (I)       Number of clock nets = 46.  Ignored: No
[11/13 15:26:52    147s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/13 15:26:52    147s] (I)       Number of special nets = 0.  Ignored: Yes
[11/13 15:26:52    147s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/13 15:26:52    147s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/13 15:26:52    147s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/13 15:26:52    147s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/13 15:26:52    147s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/13 15:26:52    147s] [NR-eGR] There are 46 clock nets ( 0 with NDR ).
[11/13 15:26:52    147s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1162.1 MB
[11/13 15:26:52    147s] (I)       Ndr track 0 does not exist
[11/13 15:26:52    147s] (I)       Layer1  viaCost=200.00
[11/13 15:26:52    147s] (I)       Layer2  viaCost=200.00
[11/13 15:26:52    147s] (I)       Layer3  viaCost=100.00
[11/13 15:26:52    147s] (I)       Layer4  viaCost=100.00
[11/13 15:26:52    147s] (I)       Layer5  viaCost=100.00
[11/13 15:26:52    147s] (I)       Layer6  viaCost=100.00
[11/13 15:26:52    147s] (I)       Layer7  viaCost=100.00
[11/13 15:26:52    147s] (I)       Layer8  viaCost=100.00
[11/13 15:26:52    147s] (I)       Layer9  viaCost=100.00
[11/13 15:26:52    147s] (I)       ---------------------Grid Graph Info--------------------
[11/13 15:26:52    147s] (I)       routing area        :  (0, 0) - (273220, 269360)
[11/13 15:26:52    147s] (I)       core area           :  (10260, 10080) - (262960, 259280)
[11/13 15:26:52    147s] (I)       Site Width          :   380  (dbu)
[11/13 15:26:52    147s] (I)       Row Height          :  2800  (dbu)
[11/13 15:26:52    147s] (I)       GCell Width         :  2800  (dbu)
[11/13 15:26:52    147s] (I)       GCell Height        :  2800  (dbu)
[11/13 15:26:52    147s] (I)       grid                :    97    96    10
[11/13 15:26:52    147s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/13 15:26:52    147s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/13 15:26:52    147s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/13 15:26:52    147s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/13 15:26:52    147s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/13 15:26:52    147s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/13 15:26:52    147s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/13 15:26:52    147s] (I)       Total num of tracks :     0   719   962   487   480   487   160   162    83    80
[11/13 15:26:52    147s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/13 15:26:53    147s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/13 15:26:53    147s] (I)       --------------------------------------------------------
[11/13 15:26:53    147s] 
[11/13 15:26:53    147s] [NR-eGR] ============ Routing rule table ============
[11/13 15:26:53    147s] [NR-eGR] Rule id 0. Nets 5155 
[11/13 15:26:53    147s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/13 15:26:53    147s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/13 15:26:53    147s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 15:26:53    147s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 15:26:53    147s] [NR-eGR] ========================================
[11/13 15:26:53    147s] [NR-eGR] 
[11/13 15:26:53    147s] (I)       After initializing earlyGlobalRoute syMemory usage = 1162.1 MB
[11/13 15:26:53    147s] (I)       Loading and dumping file time : 0.08 seconds
[11/13 15:26:53    147s] (I)       ============= Initialization =============
[11/13 15:26:53    147s] (I)       totalPins=16554  totalGlobalPin=16125 (97.41%)
[11/13 15:26:53    147s] (I)       total 2D Cap : 346573 = (163445 H, 183128 V)
[11/13 15:26:53    147s] [NR-eGR] Layer group 1: route 5155 net(s) in layer range [2, 10]
[11/13 15:26:53    147s] (I)       ============  Phase 1a Route ============
[11/13 15:26:53    147s] (I)       Phase 1a runs 0.02 seconds
[11/13 15:26:53    147s] (I)       Usage: 37141 = (18079 H, 19062 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:26:53    147s] (I)       
[11/13 15:26:53    147s] (I)       ============  Phase 1b Route ============
[11/13 15:26:53    147s] (I)       Usage: 37141 = (18079 H, 19062 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:26:53    147s] (I)       
[11/13 15:26:53    147s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.199740e+04um
[11/13 15:26:53    147s] (I)       ============  Phase 1c Route ============
[11/13 15:26:53    147s] (I)       Usage: 37141 = (18079 H, 19062 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:26:53    147s] (I)       
[11/13 15:26:53    147s] (I)       ============  Phase 1d Route ============
[11/13 15:26:53    147s] (I)       Usage: 37141 = (18079 H, 19062 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:26:53    147s] (I)       
[11/13 15:26:53    147s] (I)       ============  Phase 1e Route ============
[11/13 15:26:53    147s] (I)       Phase 1e runs 0.00 seconds
[11/13 15:26:53    147s] (I)       Usage: 37141 = (18079 H, 19062 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:26:53    147s] (I)       
[11/13 15:26:53    147s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.199740e+04um
[11/13 15:26:53    147s] [NR-eGR] 
[11/13 15:26:53    147s] (I)       ============  Phase 1l Route ============
[11/13 15:26:53    147s] (I)       Phase 1l runs 0.04 seconds
[11/13 15:26:54    147s] (I)       
[11/13 15:26:54    147s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[11/13 15:26:54    147s] [NR-eGR]                OverCon            
[11/13 15:26:54    147s] [NR-eGR]                 #Gcell     %Gcell
[11/13 15:26:54    147s] [NR-eGR] Layer              (0)    OverCon 
[11/13 15:26:54    147s] [NR-eGR] ------------------------------------
[11/13 15:26:54    147s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[11/13 15:26:54    147s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[11/13 15:26:54    147s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[11/13 15:26:54    147s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[11/13 15:26:54    147s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[11/13 15:26:54    147s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[11/13 15:26:54    147s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[11/13 15:26:54    147s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[11/13 15:26:54    147s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[11/13 15:26:54    147s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[11/13 15:26:54    147s] [NR-eGR] ------------------------------------
[11/13 15:26:54    147s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[11/13 15:26:54    147s] [NR-eGR] 
[11/13 15:26:54    147s] (I)       Total Global Routing Runtime: 0.09 seconds
[11/13 15:26:54    147s] (I)       total 2D Cap : 346575 = (163445 H, 183130 V)
[11/13 15:26:54    147s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/13 15:26:54    147s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/13 15:26:54    147s] [NR-eGR] End Peak syMemory usage = 1162.1 MB
[11/13 15:26:54    147s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
[11/13 15:26:54    147s] [hotspot] +------------+---------------+---------------+
[11/13 15:26:54    147s] [hotspot] |            |   max hotspot | total hotspot |
[11/13 15:26:54    147s] [hotspot] +------------+---------------+---------------+
[11/13 15:26:54    147s] [hotspot] | normalized |          0.00 |          0.00 |
[11/13 15:26:54    147s] [hotspot] +------------+---------------+---------------+
[11/13 15:26:54    147s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/13 15:26:54    147s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/13 15:26:54    147s] #################################################################################
[11/13 15:26:54    147s] # Design Stage: PreRoute
[11/13 15:26:54    147s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 15:26:54    147s] # Design Mode: 90nm
[11/13 15:26:54    147s] # Analysis Mode: MMMC Non-OCV 
[11/13 15:26:54    147s] # Parasitics Mode: No SPEF/RCDB
[11/13 15:26:54    147s] # Signoff Settings: SI Off 
[11/13 15:26:54    147s] #################################################################################
[11/13 15:26:58    148s] AAE_INFO: 1 threads acquired from CTE.
[11/13 15:26:58    148s] Calculate delays in Single mode...
[11/13 15:26:59    148s] Topological Sorting (REAL = 0:00:01.0, MEM = 1160.1M, InitMEM = 1160.1M)
[11/13 15:26:59    148s] Start delay calculation (fullDC) (1 T). (MEM=1160.15)
[11/13 15:27:01    148s] End AAE Lib Interpolated Model. (MEM=1176.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:27:36    151s] Total number of fetched objects 5617
[11/13 15:27:36    151s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:27:36    151s] End delay calculation. (MEM=1235.58 CPU=0:00:03.2 REAL=0:00:34.0)
[11/13 15:27:36    151s] End delay calculation (fullDC). (MEM=1235.58 CPU=0:00:03.4 REAL=0:00:37.0)
[11/13 15:27:36    151s] *** CDM Built up (cpu=0:00:03.9  real=0:00:42.0  mem= 1235.6M) ***
[11/13 15:27:39    152s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:45.0 totSessionCpu=0:02:32 mem=1235.6M)
[11/13 15:27:39    152s] Reported timing to dir ./timingReports
[11/13 15:27:39    152s] **optDesign ... cpu = 0:00:40, real = 0:06:38, mem = 928.7M, totSessionCpu=0:02:32 **
[11/13 15:27:53    153s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.029  |  7.408  |  8.366  |  7.029  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   787   |   359   |   44    |   607   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.481%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:06:52, mem = 930.2M, totSessionCpu=0:02:33 **
[11/13 15:27:53    153s] *** Finished optDesign ***
[11/13 15:27:54    153s] 
[11/13 15:27:54    153s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:57.6 real=  0:09:35)
[11/13 15:27:54    153s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:08.2 real=  0:01:20)
[11/13 15:27:54    153s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:11.1 real=  0:01:48)
[11/13 15:27:54    153s] Info: pop threads available for lower-level modules during optimization.
[11/13 15:27:54    153s] Deleting Lib Analyzer.
[11/13 15:27:55    153s] Info: Destroy the CCOpt slew target map.
[11/13 15:27:55    153s] <CMD> optDesign -postCTS -hold
[11/13 15:27:55    153s] **WARN: (IMPOPT-576):	95 nets have unplaced terms. 
[11/13 15:27:55    153s] Type 'man IMPOPT-576' for more detail.
[11/13 15:27:55    153s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/13 15:27:55    153s] GigaOpt running with 1 threads.
[11/13 15:27:55    153s] Info: 1 threads available for lower-level modules during optimization.
[11/13 15:27:55    153s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/13 15:27:56    153s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/13 15:27:56    153s] #spOpts: mergeVia=F 
[11/13 15:27:57    153s] #spOpts: mergeVia=F 
[11/13 15:27:57    153s] 
[11/13 15:27:57    153s] Creating Lib Analyzer ...
[11/13 15:27:58    153s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/13 15:27:58    153s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/13 15:27:58    153s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/13 15:27:58    153s] 
[11/13 15:28:05    154s] Creating Lib Analyzer, finished. 
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	DIN[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	DIN[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	DIN[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	DIN[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	DIN[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	DIN[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	DIN[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	DIN[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	H0[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	H0[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	H0[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	H0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	H0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	H0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	H0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	H0[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	H1[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	H1[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	H1[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (IMPOPT-665):	H1[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 15:28:05    154s] Type 'man IMPOPT-665' for more detail.
[11/13 15:28:05    154s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/13 15:28:05    154s] To increase the message display limit, refer to the product command reference manual.
[11/13 15:28:06    154s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 849.1M, totSessionCpu=0:02:34 **
[11/13 15:28:06    154s] *** optDesign -postCTS ***
[11/13 15:28:06    154s] DRC Margin: user margin 0.0
[11/13 15:28:06    154s] Hold Target Slack: user slack 0
[11/13 15:28:06    154s] Setup Target Slack: user slack 0;
[11/13 15:28:06    154s] setUsefulSkewMode -ecoRoute false
[11/13 15:28:06    154s] Deleting Cell Server ...
[11/13 15:28:06    154s] Deleting Lib Analyzer.
[11/13 15:28:06    154s] Creating Cell Server ...(0, 0, 0, 0)
[11/13 15:28:06    154s] Summary for sequential cells identification: 
[11/13 15:28:06    154s]   Identified SBFF number: 16
[11/13 15:28:06    154s]   Identified MBFF number: 0
[11/13 15:28:06    154s]   Identified SB Latch number: 0
[11/13 15:28:06    154s]   Identified MB Latch number: 0
[11/13 15:28:06    154s]   Not identified SBFF number: 0
[11/13 15:28:06    154s]   Not identified MBFF number: 0
[11/13 15:28:06    154s]   Not identified SB Latch number: 0
[11/13 15:28:06    154s]   Not identified MB Latch number: 0
[11/13 15:28:06    154s]   Number of sequential cells which are not FFs: 13
[11/13 15:28:06    154s] Creating Cell Server, finished. 
[11/13 15:28:06    154s] 
[11/13 15:28:06    154s] Deleting Cell Server ...
[11/13 15:28:06    154s] Start to check current routing status for nets...
[11/13 15:28:07    154s] All nets are already routed correctly.
[11/13 15:28:07    154s] End to check current routing status for nets (mem=1100.2M)
[11/13 15:28:07    154s] *info: All cells identified as Buffer and Delay cells:
[11/13 15:28:07    154s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[11/13 15:28:07    154s] *info: ------------------------------------------------------------------
[11/13 15:28:07    154s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[11/13 15:28:07    154s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[11/13 15:28:07    154s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[11/13 15:28:07    154s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[11/13 15:28:07    154s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[11/13 15:28:07    154s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[11/13 15:28:07    154s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[11/13 15:28:07    154s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[11/13 15:28:07    154s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[11/13 15:28:07    154s] PhyDesignGrid: maxLocalDensity 0.98
[11/13 15:28:07    154s] ### Creating PhyDesignMc. totSessionCpu=0:02:34 mem=1100.2M
[11/13 15:28:07    154s] #spOpts: mergeVia=F 
[11/13 15:28:07    154s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/13 15:28:07    154s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/13 15:28:07    154s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:34 mem=1100.2M
[11/13 15:28:07    154s] GigaOpt Hold Optimizer is used
[11/13 15:28:10    154s] End AAE Lib Interpolated Model. (MEM=1100.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:28:10    154s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:34 mem=1100.2M ***
[11/13 15:28:12    154s] ### Creating LA Mngr. totSessionCpu=0:02:35 mem=1100.2M
[11/13 15:28:17    155s] ### Creating LA Mngr, finished. totSessionCpu=0:02:35 mem=1100.2M
[11/13 15:28:21    155s] ### Creating LA Mngr. totSessionCpu=0:02:36 mem=1259.6M
[11/13 15:28:21    155s] ### Creating LA Mngr, finished. totSessionCpu=0:02:36 mem=1259.6M
[11/13 15:28:21    155s] 
[11/13 15:28:21    155s] Creating Lib Analyzer ...
[11/13 15:28:21    155s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/13 15:28:21    155s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/13 15:28:21    155s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/13 15:28:21    155s] 
[11/13 15:28:26    156s] Creating Lib Analyzer, finished. 
[11/13 15:28:26    156s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[11/13 15:28:26    156s] *info: Run optDesign holdfix with 1 thread.
[11/13 15:28:26    156s] Effort level <high> specified for reg2reg path_group
[11/13 15:28:27    156s] Effort level <high> specified for reg2cgate path_group
[11/13 15:28:31    156s] End AAE Lib Interpolated Model. (MEM=1335.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:28:31    156s] **INFO: Starting Blocking QThread with 1 CPU
[11/13 15:28:31    156s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/13 15:28:31    156s] #################################################################################
[11/13 15:28:31    156s] # Design Stage: PreRoute
[11/13 15:28:31    156s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 15:28:31    156s] # Design Mode: 90nm
[11/13 15:28:31    156s] # Analysis Mode: MMMC Non-OCV 
[11/13 15:28:31    156s] # Parasitics Mode: No SPEF/RCDB
[11/13 15:28:31    156s] # Signoff Settings: SI Off 
[11/13 15:28:31    156s] #################################################################################
[11/13 15:28:31    156s] AAE_INFO: 1 threads acquired from CTE.
[11/13 15:28:31    156s] Calculate delays in Single mode...
[11/13 15:28:31    156s] Topological Sorting (REAL = 0:00:01.0, MEM = 0.0M, InitMEM = 0.0M)
[11/13 15:28:31    156s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/13 15:28:31    156s] End AAE Lib Interpolated Model. (MEM=0.910156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:28:31    156s] Total number of fetched objects 5617
[11/13 15:28:31    156s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:28:31    156s] End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:27.0)
[11/13 15:28:31    156s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.1 REAL=0:00:27.0)
[11/13 15:28:31    156s] *** CDM Built up (cpu=0:00:03.2  real=0:00:28.0  mem= 0.0M) ***
[11/13 15:28:31    156s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:30.0 totSessionCpu=0:00:03.9 mem=0.0M)
[11/13 15:28:31    156s] 
[11/13 15:28:31    156s] Active hold views:
[11/13 15:28:31    156s]  MyAnView
[11/13 15:28:31    156s]   Dominating endpoints: 0
[11/13 15:28:31    156s]   Dominating TNS: -0.000
[11/13 15:28:31    156s] 
[11/13 15:28:31    156s] Done building cte hold timing graph (fixHold) cpu=0:00:03.9 real=0:00:35.0 totSessionCpu=0:00:03.9 mem=0.0M ***
[11/13 15:28:31    156s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.3 real=0:00:40.0 totSessionCpu=0:00:04.3 mem=0.0M ***
[11/13 15:29:11    156s] **WARN: (PRL-280):	The elapsed time (39 sec) of the threaded job 1 is more than twice the CPU time (4 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
[11/13 15:29:11    160s]  
_______________________________________________________________________
[11/13 15:29:14    161s] Done building cte setup timing graph (fixHold) cpu=0:00:06.7 real=0:01:04 totSessionCpu=0:02:41 mem=1335.9M ***
[11/13 15:29:19    161s] *info: category slack lower bound [L 0.0] default
[11/13 15:29:19    161s] *info: category slack lower bound [H 0.0] reg2cgate 
[11/13 15:29:19    161s] *info: category slack lower bound [H 0.0] reg2reg 
[11/13 15:29:19    161s] --------------------------------------------------- 
[11/13 15:29:19    161s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/13 15:29:19    161s] --------------------------------------------------- 
[11/13 15:29:19    161s]          WNS    reg2regWNS
[11/13 15:29:19    161s]     7.029 ns      7.408 ns
[11/13 15:29:19    161s] --------------------------------------------------- 
[11/13 15:29:20    161s] Restoring autoHoldViews:  MyAnView
[11/13 15:29:23    161s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.029  |  7.408  |  8.366  |  7.029  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   787   |   359   |   44    |   607   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.011  |  0.049  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   403   |   359   |   44    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.481%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[11/13 15:29:23    162s] Deleting Lib Analyzer.
[11/13 15:29:24    162s] Creating Cell Server ...(0, 0, 0, 0)
[11/13 15:29:24    162s] Summary for sequential cells identification: 
[11/13 15:29:24    162s]   Identified SBFF number: 16
[11/13 15:29:24    162s]   Identified MBFF number: 0
[11/13 15:29:24    162s]   Identified SB Latch number: 0
[11/13 15:29:24    162s]   Identified MB Latch number: 0
[11/13 15:29:24    162s]   Not identified SBFF number: 0
[11/13 15:29:24    162s]   Not identified MBFF number: 0
[11/13 15:29:24    162s]   Not identified SB Latch number: 0
[11/13 15:29:24    162s]   Not identified MB Latch number: 0
[11/13 15:29:24    162s]   Number of sequential cells which are not FFs: 13
[11/13 15:29:24    162s] Creating Cell Server, finished. 
[11/13 15:29:24    162s] 
[11/13 15:29:24    162s] Deleting Cell Server ...
[11/13 15:29:24    162s] 
[11/13 15:29:24    162s] Creating Lib Analyzer ...
[11/13 15:29:24    162s] Creating Cell Server ...(0, 0, 0, 0)
[11/13 15:29:24    162s] Summary for sequential cells identification: 
[11/13 15:29:24    162s]   Identified SBFF number: 16
[11/13 15:29:24    162s]   Identified MBFF number: 0
[11/13 15:29:24    162s]   Identified SB Latch number: 0
[11/13 15:29:24    162s]   Identified MB Latch number: 0
[11/13 15:29:24    162s]   Not identified SBFF number: 0
[11/13 15:29:24    162s]   Not identified MBFF number: 0
[11/13 15:29:24    162s]   Not identified SB Latch number: 0
[11/13 15:29:24    162s]   Not identified MB Latch number: 0
[11/13 15:29:24    162s]   Number of sequential cells which are not FFs: 13
[11/13 15:29:24    162s] Creating Cell Server, finished. 
[11/13 15:29:24    162s] 
[11/13 15:29:24    162s] 
[11/13 15:29:24    162s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[11/13 15:29:24    162s]   
[11/13 15:29:24    162s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[11/13 15:29:24    162s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/13 15:29:24    162s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/13 15:29:24    162s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/13 15:29:24    162s] 
[11/13 15:29:30    162s] Creating Lib Analyzer, finished. 
[11/13 15:29:30    162s] 
[11/13 15:29:30    162s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[11/13 15:29:30    162s] *Info: worst delay setup view: MyAnView
[11/13 15:29:30    162s] Footprint list for hold buffering (delay unit: ps)
[11/13 15:29:30    162s] =================================================================
[11/13 15:29:30    162s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/13 15:29:30    162s] ------------------------------------------------------------------
[11/13 15:29:30    162s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[11/13 15:29:30    162s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[11/13 15:29:30    162s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[11/13 15:29:30    162s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[11/13 15:29:30    162s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[11/13 15:29:30    162s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[11/13 15:29:30    162s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[11/13 15:29:30    162s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[11/13 15:29:30    162s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[11/13 15:29:30    162s] =================================================================
[11/13 15:29:30    162s] **optDesign ... cpu = 0:00:09, real = 0:01:25, mem = 929.0M, totSessionCpu=0:02:43 **
[11/13 15:29:30    162s] Info: 46 clock nets excluded from IPO operation.
[11/13 15:29:30    162s] --------------------------------------------------- 
[11/13 15:29:30    162s]    Hold Timing Summary  - Initial 
[11/13 15:29:30    162s] --------------------------------------------------- 
[11/13 15:29:30    162s]  Target slack: 0.000 ns
[11/13 15:29:30    162s] View: MyAnView 
[11/13 15:29:30    162s] 	WNS: 0.011 
[11/13 15:29:30    162s] 	TNS: 0.000 
[11/13 15:29:30    162s] 	VP: 0 
[11/13 15:29:30    162s] 	Worst hold path end point: DATAPATH_input_buffer2_REG_OUT_reg_3_/D 
[11/13 15:29:30    162s] --------------------------------------------------- 
[11/13 15:29:30    162s]    Setup Timing Summary  - Initial 
[11/13 15:29:30    162s] --------------------------------------------------- 
[11/13 15:29:30    162s]  Target slack: 0.000 ns
[11/13 15:29:30    162s] View: MyAnView 
[11/13 15:29:30    162s] 	WNS: 7.029 
[11/13 15:29:30    162s] 	TNS: 0.000 
[11/13 15:29:30    162s] 	VP: 0 
[11/13 15:29:30    162s] 	Worst setup path end point:DATAPATH_pipe1_state0_0_REG_OUT_reg_7_/D 
[11/13 15:29:30    162s] --------------------------------------------------- 
[11/13 15:29:30    162s] *** Hold timing is met. Hold fixing is not needed 
[11/13 15:29:30    162s] 
[11/13 15:29:30    162s] Active setup views:
[11/13 15:29:30    162s]  MyAnView
[11/13 15:29:30    162s]   Dominating endpoints: 0
[11/13 15:29:30    162s]   Dominating TNS: -0.000
[11/13 15:29:30    162s] 
[11/13 15:29:30    162s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[11/13 15:29:31    162s] [NR-eGR] Started earlyGlobalRoute kernel
[11/13 15:29:31    162s] [NR-eGR] Initial Peak syMemory usage = 1177.7 MB
[11/13 15:29:31    162s] (I)       Reading DB...
[11/13 15:29:31    162s] (I)       before initializing RouteDB syMemory usage = 1179.2 MB
[11/13 15:29:31    162s] (I)       congestionReportName   : 
[11/13 15:29:31    162s] (I)       layerRangeFor2DCongestion : 
[11/13 15:29:31    162s] (I)       buildTerm2TermWires    : 0
[11/13 15:29:31    162s] (I)       doTrackAssignment      : 1
[11/13 15:29:31    162s] (I)       dumpBookshelfFiles     : 0
[11/13 15:29:31    162s] (I)       numThreads             : 1
[11/13 15:29:31    162s] (I)       bufferingAwareRouting  : false
[11/13 15:29:31    162s] [NR-eGR] honorMsvRouteConstraint: false
[11/13 15:29:31    162s] (I)       honorPin               : false
[11/13 15:29:31    162s] (I)       honorPinGuide          : true
[11/13 15:29:31    162s] (I)       honorPartition         : false
[11/13 15:29:31    162s] (I)       allowPartitionCrossover: false
[11/13 15:29:31    162s] (I)       honorSingleEntry       : true
[11/13 15:29:31    162s] (I)       honorSingleEntryStrong : true
[11/13 15:29:31    162s] (I)       handleViaSpacingRule   : false
[11/13 15:29:31    162s] (I)       handleEolSpacingRule   : false
[11/13 15:29:31    162s] (I)       PDConstraint           : none
[11/13 15:29:31    162s] (I)       expBetterNDRHandling   : false
[11/13 15:29:31    162s] [NR-eGR] honorClockSpecNDR      : 0
[11/13 15:29:31    162s] (I)       routingEffortLevel     : 3
[11/13 15:29:31    162s] (I)       effortLevel            : standard
[11/13 15:29:31    162s] [NR-eGR] minRouteLayer          : 2
[11/13 15:29:31    162s] [NR-eGR] maxRouteLayer          : 127
[11/13 15:29:31    162s] (I)       relaxedTopLayerCeiling : 127
[11/13 15:29:31    162s] (I)       relaxedBottomLayerFloor: 2
[11/13 15:29:31    162s] (I)       numRowsPerGCell        : 1
[11/13 15:29:31    162s] (I)       speedUpLargeDesign     : 0
[11/13 15:29:31    162s] (I)       multiThreadingTA       : 1
[11/13 15:29:31    162s] (I)       blkAwareLayerSwitching : 1
[11/13 15:29:31    162s] (I)       optimizationMode       : false
[11/13 15:29:31    162s] (I)       routeSecondPG          : false
[11/13 15:29:31    162s] (I)       scenicRatioForLayerRelax: 0.00
[11/13 15:29:31    162s] (I)       detourLimitForLayerRelax: 0.00
[11/13 15:29:31    162s] (I)       punchThroughDistance   : 500.00
[11/13 15:29:31    162s] (I)       scenicBound            : 1.15
[11/13 15:29:31    162s] (I)       maxScenicToAvoidBlk    : 100.00
[11/13 15:29:31    162s] (I)       source-to-sink ratio   : 0.00
[11/13 15:29:31    162s] (I)       targetCongestionRatioH : 1.00
[11/13 15:29:31    162s] (I)       targetCongestionRatioV : 1.00
[11/13 15:29:31    162s] (I)       layerCongestionRatio   : 0.70
[11/13 15:29:31    162s] (I)       m1CongestionRatio      : 0.10
[11/13 15:29:31    162s] (I)       m2m3CongestionRatio    : 0.70
[11/13 15:29:31    162s] (I)       localRouteEffort       : 1.00
[11/13 15:29:31    162s] (I)       numSitesBlockedByOneVia: 8.00
[11/13 15:29:31    162s] (I)       supplyScaleFactorH     : 1.00
[11/13 15:29:31    162s] (I)       supplyScaleFactorV     : 1.00
[11/13 15:29:31    162s] (I)       highlight3DOverflowFactor: 0.00
[11/13 15:29:31    162s] (I)       doubleCutViaModelingRatio: 0.00
[11/13 15:29:31    162s] (I)       routeVias              : 
[11/13 15:29:31    162s] (I)       readTROption           : true
[11/13 15:29:31    162s] (I)       extraSpacingFactor     : 1.00
[11/13 15:29:31    162s] [NR-eGR] numTracksPerClockWire  : 0
[11/13 15:29:31    162s] (I)       routeSelectedNetsOnly  : false
[11/13 15:29:31    162s] (I)       clkNetUseMaxDemand     : false
[11/13 15:29:31    162s] (I)       extraDemandForClocks   : 0
[11/13 15:29:31    162s] (I)       steinerRemoveLayers    : false
[11/13 15:29:31    162s] (I)       demoteLayerScenicScale : 1.00
[11/13 15:29:31    162s] (I)       nonpreferLayerCostScale : 100.00
[11/13 15:29:31    162s] (I)       similarTopologyRoutingFast : false
[11/13 15:29:31    162s] (I)       spanningTreeRefinement : false
[11/13 15:29:31    162s] (I)       spanningTreeRefinementAlpha : 0.50
[11/13 15:29:31    162s] (I)       starting read tracks
[11/13 15:29:31    162s] (I)       build grid graph
[11/13 15:29:31    162s] (I)       build grid graph start
[11/13 15:29:31    162s] [NR-eGR] Layer1 has no routable track
[11/13 15:29:31    162s] [NR-eGR] Layer2 has single uniform track structure
[11/13 15:29:31    162s] [NR-eGR] Layer3 has single uniform track structure
[11/13 15:29:31    162s] [NR-eGR] Layer4 has single uniform track structure
[11/13 15:29:31    162s] [NR-eGR] Layer5 has single uniform track structure
[11/13 15:29:31    162s] [NR-eGR] Layer6 has single uniform track structure
[11/13 15:29:31    162s] [NR-eGR] Layer7 has single uniform track structure
[11/13 15:29:31    162s] [NR-eGR] Layer8 has single uniform track structure
[11/13 15:29:31    162s] [NR-eGR] Layer9 has single uniform track structure
[11/13 15:29:31    162s] [NR-eGR] Layer10 has single uniform track structure
[11/13 15:29:31    162s] (I)       build grid graph end
[11/13 15:29:31    162s] (I)       numViaLayers=10
[11/13 15:29:31    162s] (I)       Reading via via1_8 for layer: 0 
[11/13 15:29:31    162s] (I)       Reading via via2_8 for layer: 1 
[11/13 15:29:31    162s] (I)       Reading via via3_2 for layer: 2 
[11/13 15:29:31    162s] (I)       Reading via via4_0 for layer: 3 
[11/13 15:29:31    162s] (I)       Reading via via5_0 for layer: 4 
[11/13 15:29:31    162s] (I)       Reading via via6_0 for layer: 5 
[11/13 15:29:31    162s] (I)       Reading via via7_0 for layer: 6 
[11/13 15:29:31    162s] (I)       Reading via via8_0 for layer: 7 
[11/13 15:29:31    162s] (I)       Reading via via9_0 for layer: 8 
[11/13 15:29:31    162s] (I)       end build via table
[11/13 15:29:31    162s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=192 numBumpBlks=0 numBoundaryFakeBlks=0
[11/13 15:29:31    162s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/13 15:29:31    162s] (I)       readDataFromPlaceDB
[11/13 15:29:31    162s] (I)       Read net information..
[11/13 15:29:31    162s] [NR-eGR] Read numTotalNets=5155  numIgnoredNets=0
[11/13 15:29:31    162s] (I)       Read testcase time = 0.000 seconds
[11/13 15:29:31    162s] 
[11/13 15:29:31    162s] (I)       read default dcut vias
[11/13 15:29:31    162s] (I)       Reading via via1_8 for layer: 0 
[11/13 15:29:31    162s] (I)       Reading via via2_8 for layer: 1 
[11/13 15:29:31    162s] (I)       Reading via via3_2 for layer: 2 
[11/13 15:29:31    162s] (I)       Reading via via4_0 for layer: 3 
[11/13 15:29:31    162s] (I)       Reading via via5_0 for layer: 4 
[11/13 15:29:31    162s] (I)       Reading via via6_0 for layer: 5 
[11/13 15:29:31    162s] (I)       Reading via via7_0 for layer: 6 
[11/13 15:29:31    162s] (I)       Reading via via8_0 for layer: 7 
[11/13 15:29:31    162s] (I)       Reading via via9_0 for layer: 8 
[11/13 15:29:31    162s] (I)       build grid graph start
[11/13 15:29:31    162s] (I)       build grid graph end
[11/13 15:29:31    162s] (I)       Model blockage into capacity
[11/13 15:29:31    162s] (I)       Read numBlocks=192  numPreroutedWires=0  numCapScreens=0
[11/13 15:29:31    162s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/13 15:29:31    162s] (I)       blocked area on Layer2 : 3211828800  (4.36%)
[11/13 15:29:31    162s] (I)       blocked area on Layer3 : 0  (0.00%)
[11/13 15:29:31    162s] (I)       blocked area on Layer4 : 0  (0.00%)
[11/13 15:29:31    162s] (I)       blocked area on Layer5 : 0  (0.00%)
[11/13 15:29:31    162s] (I)       blocked area on Layer6 : 0  (0.00%)
[11/13 15:29:31    162s] (I)       blocked area on Layer7 : 0  (0.00%)
[11/13 15:29:31    162s] (I)       blocked area on Layer8 : 0  (0.00%)
[11/13 15:29:31    162s] (I)       blocked area on Layer9 : 0  (0.00%)
[11/13 15:29:31    162s] (I)       blocked area on Layer10 : 0  (0.00%)
[11/13 15:29:31    162s] (I)       Modeling time = 0.010 seconds
[11/13 15:29:31    162s] 
[11/13 15:29:31    162s] (I)       Number of ignored nets = 0
[11/13 15:29:31    162s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/13 15:29:31    162s] (I)       Number of clock nets = 46.  Ignored: No
[11/13 15:29:31    162s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/13 15:29:31    162s] (I)       Number of special nets = 0.  Ignored: Yes
[11/13 15:29:31    162s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/13 15:29:31    162s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/13 15:29:31    162s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/13 15:29:31    162s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/13 15:29:31    162s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/13 15:29:31    162s] [NR-eGR] There are 46 clock nets ( 0 with NDR ).
[11/13 15:29:31    162s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1180.2 MB
[11/13 15:29:31    162s] (I)       Ndr track 0 does not exist
[11/13 15:29:31    162s] (I)       Layer1  viaCost=200.00
[11/13 15:29:31    162s] (I)       Layer2  viaCost=200.00
[11/13 15:29:31    162s] (I)       Layer3  viaCost=100.00
[11/13 15:29:31    162s] (I)       Layer4  viaCost=100.00
[11/13 15:29:31    162s] (I)       Layer5  viaCost=100.00
[11/13 15:29:31    162s] (I)       Layer6  viaCost=100.00
[11/13 15:29:31    162s] (I)       Layer7  viaCost=100.00
[11/13 15:29:31    162s] (I)       Layer8  viaCost=100.00
[11/13 15:29:31    162s] (I)       Layer9  viaCost=100.00
[11/13 15:29:31    162s] (I)       ---------------------Grid Graph Info--------------------
[11/13 15:29:31    162s] (I)       routing area        :  (0, 0) - (273220, 269360)
[11/13 15:29:31    162s] (I)       core area           :  (10260, 10080) - (262960, 259280)
[11/13 15:29:31    162s] (I)       Site Width          :   380  (dbu)
[11/13 15:29:31    162s] (I)       Row Height          :  2800  (dbu)
[11/13 15:29:31    162s] (I)       GCell Width         :  2800  (dbu)
[11/13 15:29:31    162s] (I)       GCell Height        :  2800  (dbu)
[11/13 15:29:31    162s] (I)       grid                :    97    96    10
[11/13 15:29:31    162s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/13 15:29:31    162s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/13 15:29:31    162s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/13 15:29:31    162s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/13 15:29:31    162s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/13 15:29:31    162s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/13 15:29:31    162s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/13 15:29:31    162s] (I)       Total num of tracks :     0   719   962   487   480   487   160   162    83    80
[11/13 15:29:31    162s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/13 15:29:31    162s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/13 15:29:31    162s] (I)       --------------------------------------------------------
[11/13 15:29:31    162s] 
[11/13 15:29:31    162s] [NR-eGR] ============ Routing rule table ============
[11/13 15:29:31    162s] [NR-eGR] Rule id 0. Nets 5155 
[11/13 15:29:31    162s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/13 15:29:31    162s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/13 15:29:31    162s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 15:29:31    162s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 15:29:31    162s] [NR-eGR] ========================================
[11/13 15:29:31    162s] [NR-eGR] 
[11/13 15:29:31    162s] (I)       After initializing earlyGlobalRoute syMemory usage = 1180.2 MB
[11/13 15:29:31    162s] (I)       Loading and dumping file time : 0.07 seconds
[11/13 15:29:31    162s] (I)       ============= Initialization =============
[11/13 15:29:31    162s] (I)       totalPins=16554  totalGlobalPin=16125 (97.41%)
[11/13 15:29:32    162s] (I)       total 2D Cap : 346573 = (163445 H, 183128 V)
[11/13 15:29:32    162s] [NR-eGR] Layer group 1: route 5155 net(s) in layer range [2, 10]
[11/13 15:29:32    162s] (I)       ============  Phase 1a Route ============
[11/13 15:29:32    162s] (I)       Phase 1a runs 0.02 seconds
[11/13 15:29:32    162s] (I)       Usage: 37141 = (18079 H, 19062 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:29:32    162s] (I)       
[11/13 15:29:32    162s] (I)       ============  Phase 1b Route ============
[11/13 15:29:32    162s] (I)       Usage: 37141 = (18079 H, 19062 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:29:32    162s] (I)       
[11/13 15:29:32    162s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.199740e+04um
[11/13 15:29:32    162s] (I)       ============  Phase 1c Route ============
[11/13 15:29:32    162s] (I)       Usage: 37141 = (18079 H, 19062 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:29:32    162s] (I)       
[11/13 15:29:32    162s] (I)       ============  Phase 1d Route ============
[11/13 15:29:32    162s] (I)       Usage: 37141 = (18079 H, 19062 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:29:32    162s] (I)       
[11/13 15:29:32    162s] (I)       ============  Phase 1e Route ============
[11/13 15:29:32    162s] (I)       Phase 1e runs 0.00 seconds
[11/13 15:29:32    162s] (I)       Usage: 37141 = (18079 H, 19062 V) = (11.06% H, 10.41% V) = (2.531e+04um H, 2.669e+04um V)
[11/13 15:29:32    162s] (I)       
[11/13 15:29:32    162s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.199740e+04um
[11/13 15:29:32    162s] [NR-eGR] 
[11/13 15:29:32    162s] (I)       ============  Phase 1l Route ============
[11/13 15:29:32    162s] (I)       Phase 1l runs 0.03 seconds
[11/13 15:29:32    162s] (I)       
[11/13 15:29:32    162s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[11/13 15:29:32    162s] [NR-eGR]                OverCon            
[11/13 15:29:32    162s] [NR-eGR]                 #Gcell     %Gcell
[11/13 15:29:32    162s] [NR-eGR] Layer              (0)    OverCon 
[11/13 15:29:32    162s] [NR-eGR] ------------------------------------
[11/13 15:29:32    162s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[11/13 15:29:32    162s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[11/13 15:29:32    162s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[11/13 15:29:32    162s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[11/13 15:29:32    162s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[11/13 15:29:32    162s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[11/13 15:29:32    162s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[11/13 15:29:32    162s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[11/13 15:29:32    162s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[11/13 15:29:32    162s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[11/13 15:29:32    162s] [NR-eGR] ------------------------------------
[11/13 15:29:32    162s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[11/13 15:29:32    162s] [NR-eGR] 
[11/13 15:29:32    162s] (I)       Total Global Routing Runtime: 0.09 seconds
[11/13 15:29:32    162s] (I)       total 2D Cap : 346575 = (163445 H, 183130 V)
[11/13 15:29:32    162s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/13 15:29:32    162s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/13 15:29:32    162s] [NR-eGR] End Peak syMemory usage = 1180.2 MB
[11/13 15:29:32    162s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
[11/13 15:29:32    162s] [hotspot] +------------+---------------+---------------+
[11/13 15:29:32    162s] [hotspot] |            |   max hotspot | total hotspot |
[11/13 15:29:32    162s] [hotspot] +------------+---------------+---------------+
[11/13 15:29:33    162s] [hotspot] | normalized |          0.00 |          0.00 |
[11/13 15:29:33    162s] [hotspot] +------------+---------------+---------------+
[11/13 15:29:33    162s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/13 15:29:33    162s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/13 15:29:33    162s] Reported timing to dir ./timingReports
[11/13 15:29:33    162s] **optDesign ... cpu = 0:00:09, real = 0:01:28, mem = 929.9M, totSessionCpu=0:02:43 **
[11/13 15:29:33    162s] End AAE Lib Interpolated Model. (MEM=1177.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:29:33    162s] **INFO: Starting Blocking QThread with 1 CPU
[11/13 15:29:33    162s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/13 15:29:33    162s] #################################################################################
[11/13 15:29:33    162s] # Design Stage: PreRoute
[11/13 15:29:33    162s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 15:29:33    162s] # Design Mode: 90nm
[11/13 15:29:33    162s] # Analysis Mode: MMMC Non-OCV 
[11/13 15:29:33    162s] # Parasitics Mode: No SPEF/RCDB
[11/13 15:29:33    162s] # Signoff Settings: SI Off 
[11/13 15:29:33    162s] #################################################################################
[11/13 15:29:33    162s] AAE_INFO: 1 threads acquired from CTE.
[11/13 15:29:33    162s] Calculate delays in Single mode...
[11/13 15:29:33    162s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/13 15:29:33    162s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/13 15:29:33    162s] End AAE Lib Interpolated Model. (MEM=0.683594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:29:33    162s] Total number of fetched objects 5617
[11/13 15:29:33    162s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 15:29:33    162s] End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:32.0)
[11/13 15:29:33    162s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.2 REAL=0:00:33.0)
[11/13 15:29:33    162s] *** CDM Built up (cpu=0:00:03.3  real=0:00:34.0  mem= 0.0M) ***
[11/13 15:29:33    162s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:36.0 totSessionCpu=0:00:08.0 mem=0.0M)
[11/13 15:30:17    163s] **WARN: (PRL-280):	The elapsed time (43 sec) of the threaded job 1 is more than twice the CPU time (4 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
[11/13 15:30:17    167s]  
_______________________________________________________________________
[11/13 15:30:28    168s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  7.029  |  7.408  |  8.366  |  7.029  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   787   |   359   |   44    |   607   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.011  |  0.049  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   403   |   359   |   44    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.481%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:05.3, REAL=0:00:55.0, MEM=1179.7M
[11/13 15:30:28    168s] **optDesign ... cpu = 0:00:14, real = 0:02:23, mem = 929.9M, totSessionCpu=0:02:48 **
[11/13 15:30:28    168s] *** Finished optDesign ***
[11/13 15:30:28    168s] 
[11/13 15:30:28    168s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:14.7 real=  0:02:31)
[11/13 15:30:28    168s] Info: pop threads available for lower-level modules during optimization.
[11/13 15:30:28    168s] Deleting Lib Analyzer.
[11/13 15:30:30    168s] Info: Destroy the CCOpt slew target map.
[11/13 15:30:51    168s] <CMD> fit
[11/13 15:31:17    169s] <CMD> getFillerMode -quiet
[11/13 15:31:44    170s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[11/13 15:31:44    170s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/13 15:31:44    170s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/13 15:31:45    170s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[11/13 15:31:49    171s] *INFO: Adding fillers to top-module.
[11/13 15:31:49    171s] *INFO:   Added 39 filler insts (cell FILLCELL_X32 / prefix FILLER).
[11/13 15:31:49    171s] *INFO:   Added 167 filler insts (cell FILLCELL_X16 / prefix FILLER).
[11/13 15:31:49    171s] *INFO:   Added 823 filler insts (cell FILLCELL_X8 / prefix FILLER).
[11/13 15:31:49    171s] *INFO:   Added 1881 filler insts (cell FILLCELL_X4 / prefix FILLER).
[11/13 15:31:49    171s] *INFO:   Added 5953 filler insts (cell FILLCELL_X1 / prefix FILLER).
[11/13 15:31:49    171s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[11/13 15:31:49    171s] *INFO: Total 8863 filler insts added - prefix FILLER (CPU: 0:00:00.6).
[11/13 15:31:49    171s] For 8863 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[11/13 15:32:18    172s] <CMD> fit
[11/13 15:32:38    173s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/13 15:32:41    173s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/13 15:32:41    173s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[11/13 15:32:41    173s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/13 15:32:41    173s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[11/13 15:32:41    173s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/13 15:32:41    173s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[11/13 15:32:41    173s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[11/13 15:32:41    173s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/13 15:32:41    173s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/13 15:32:41    173s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[11/13 15:32:41    173s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/13 15:32:41    173s] Running Native NanoRoute ...
[11/13 15:32:41    173s] <CMD> routeDesign -globalDetail
[11/13 15:32:41    173s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.38 (MB), peak = 952.71 (MB)
[11/13 15:32:41    173s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/13 15:32:41    173s] #**INFO: setDesignMode -flowEffort standard
[11/13 15:32:41    173s] #**INFO: mulit-cut via swapping is disabled by user.
[11/13 15:32:41    173s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/13 15:32:41    173s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[11/13 15:32:41    173s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[11/13 15:32:42    173s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/13 15:32:42    173s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/13 15:32:42    173s] Begin checking placement ... (start mem=1177.7M, init mem=1177.7M)
[11/13 15:32:43    173s] *info: Placed = 13166         
[11/13 15:32:43    173s] *info: Unplaced = 0           
[11/13 15:32:43    173s] Placement Density:100.00%(15743/15743)
[11/13 15:32:43    173s] Placement Density (including fixed std cells):100.00%(15743/15743)
[11/13 15:32:43    173s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1177.7M)
[11/13 15:32:43    173s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[11/13 15:32:43    173s] #**INFO: honoring user setting for routeWithSiDriven set to false
[11/13 15:32:43    173s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[11/13 15:32:43    173s] 
[11/13 15:32:43    173s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/13 15:32:43    173s] *** Changed status on (0) nets in Clock.
[11/13 15:32:43    173s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1177.7M) ***
[11/13 15:32:43    173s] 
[11/13 15:32:43    173s] globalDetailRoute
[11/13 15:32:43    173s] 
[11/13 15:32:43    173s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[11/13 15:32:43    173s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[11/13 15:32:43    173s] #setNanoRouteMode -routeWithSiDriven false
[11/13 15:32:43    173s] #setNanoRouteMode -routeWithTimingDriven false
[11/13 15:32:43    173s] #Start globalDetailRoute on Fri Nov 13 15:32:43 2020
[11/13 15:32:43    173s] #
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[10] of net DIN[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[9] of net DIN[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[8] of net DIN[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[7] of net DIN[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[6] of net DIN[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[5] of net DIN[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[4] of net DIN[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[3] of net DIN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[2] of net DIN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[1] of net DIN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[0] of net DIN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[10] of net H0[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[9] of net H0[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[8] of net H0[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[7] of net H0[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[6] of net H0[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[5] of net H0[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[4] of net H0[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[3] of net H0[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[2] of net H0[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 15:32:45    173s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/13 15:32:45    173s] #To increase the message display limit, refer to the product command reference manual.
[11/13 15:32:46    173s] ### Net info: total nets: 5265
[11/13 15:32:46    173s] ### Net info: dirty nets: 8
[11/13 15:32:46    173s] ### Net info: marked as disconnected nets: 0
[11/13 15:32:46    173s] ### Net info: fully routed nets: 0
[11/13 15:32:46    173s] ### Net info: trivial (single pin) nets: 0
[11/13 15:32:46    173s] ### Net info: unrouted nets: 5265
[11/13 15:32:46    173s] ### Net info: re-extraction nets: 0
[11/13 15:32:46    173s] ### Net info: ignored nets: 0
[11/13 15:32:46    173s] ### Net info: skip routing nets: 0
[11/13 15:32:46    173s] ### import route signature (0) = 1374849211
[11/13 15:32:46    173s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[11/13 15:32:46    173s] #RTESIG:78da8dcecd0e8230100460cf3ec5a670a889e02eb4945e4dbcaa31ea9560527e1202495b
[11/13 15:32:46    173s] #       de5f8c5714f63a5f6627089fa71b30523151e430c782e07c23852aa12821290fa48a297a
[11/13 15:32:46    173s] #       1cd936082fd77b4a0808bcedbda98dddc3e88c0567bc6ffb7af7255996425576ce007f0d
[11/13 15:32:46    173s] #       43376bb4144018137e0e78d50da59f8584942cb611a102d6b475c3803b6fa764dea55a80
[11/13 15:32:46    173s] #       b7e3df2e91ebe58742d31ab462ba4c24b09fb3376fe95c7b05
[11/13 15:32:46    173s] #
[11/13 15:32:46    173s] #RTESIG:78da8dcecd0e8230100460cf3ec5a670a889e02eb4945e4dbcaa31ea9560527e1202495b
[11/13 15:32:46    173s] #       de5f8c5714f63a5f6627089fa71b30523151e430c782e07c23852aa12821290fa48a297a
[11/13 15:32:46    173s] #       1cd936082fd77b4a0808bcedbda98dddc3e88c0567bc6ffb7af7255996425576ce007f0d
[11/13 15:32:46    173s] #       43376bb4144018137e0e78d50da59f8584942cb611a102d6b475c3803b6fa764dea55a80
[11/13 15:32:46    173s] #       b7e3df2e91ebe58742d31ab462ba4c24b09fb3376fe95c7b05
[11/13 15:32:46    173s] #
[11/13 15:32:46    173s] #Start routing data preparation on Fri Nov 13 15:32:46 2020
[11/13 15:32:46    173s] #
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[11/13 15:32:47    173s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[11/13 15:32:47    173s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[11/13 15:32:47    173s] #Minimum voltage of a net in the design = 0.000.
[11/13 15:32:47    173s] #Maximum voltage of a net in the design = 1.100.
[11/13 15:32:47    173s] #Voltage range [0.000 - 0.000] has 46 nets.
[11/13 15:32:47    173s] #Voltage range [1.100 - 1.100] has 2 nets.
[11/13 15:32:47    173s] #Voltage range [0.000 - 1.100] has 5217 nets.
[11/13 15:32:53    174s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[11/13 15:32:53    174s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[11/13 15:32:53    174s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[11/13 15:32:53    174s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[11/13 15:32:53    174s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[11/13 15:32:53    174s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[11/13 15:32:53    174s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[11/13 15:32:53    174s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[11/13 15:32:53    174s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[11/13 15:32:53    174s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[11/13 15:32:54    174s] #Regenerating Ggrids automatically.
[11/13 15:32:54    174s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[11/13 15:32:54    174s] #Using automatically generated G-grids.
[11/13 15:32:54    174s] #Done routing data preparation.
[11/13 15:32:54    174s] #cpu time = 00:00:01, elapsed time = 00:00:08, memory = 881.16 (MB), peak = 952.71 (MB)
[11/13 15:32:54    174s] #Merging special wires...
[11/13 15:32:55    174s] #
[11/13 15:32:55    174s] #Finished routing data preparation on Fri Nov 13 15:32:55 2020
[11/13 15:32:55    174s] #
[11/13 15:32:55    174s] #Cpu time = 00:00:01
[11/13 15:32:55    174s] #Elapsed time = 00:00:08
[11/13 15:32:55    174s] #Increased memory = 8.98 (MB)
[11/13 15:32:55    174s] #Total memory = 881.45 (MB)
[11/13 15:32:55    174s] #Peak memory = 952.71 (MB)
[11/13 15:32:55    174s] #
[11/13 15:32:55    174s] #
[11/13 15:32:55    174s] #Start global routing on Fri Nov 13 15:32:55 2020
[11/13 15:32:55    174s] #
[11/13 15:32:55    174s] #Number of eco nets is 0
[11/13 15:32:55    174s] #
[11/13 15:32:55    174s] #Start global routing data preparation on Fri Nov 13 15:32:55 2020
[11/13 15:32:55    174s] #
[11/13 15:32:55    174s] #Start routing resource analysis on Fri Nov 13 15:32:55 2020
[11/13 15:32:55    174s] #
[11/13 15:32:56    174s] #Routing resource analysis is done on Fri Nov 13 15:32:56 2020
[11/13 15:32:56    174s] #
[11/13 15:32:56    174s] #  Resource Analysis:
[11/13 15:32:56    174s] #
[11/13 15:32:56    174s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/13 15:32:56    174s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/13 15:32:56    174s] #  --------------------------------------------------------------
[11/13 15:32:56    174s] #  metal1         H         934          28        4160    66.32%
[11/13 15:32:56    174s] #  metal2         V         681          38        4160     2.98%
[11/13 15:32:56    174s] #  metal3         H         962           0        4160     0.00%
[11/13 15:32:56    174s] #  metal4         V         488           0        4160     0.00%
[11/13 15:32:56    174s] #  metal5         H         480           0        4160     0.00%
[11/13 15:32:56    174s] #  metal6         V         488           0        4160     0.00%
[11/13 15:32:56    174s] #  metal7         H         160           0        4160     0.00%
[11/13 15:32:56    174s] #  metal8         V         162           0        4160     0.00%
[11/13 15:32:56    174s] #  metal9         H          64           0        4160     0.00%
[11/13 15:32:56    174s] #  metal10        V          65           0        4160     0.00%
[11/13 15:32:56    174s] #  --------------------------------------------------------------
[11/13 15:32:56    174s] #  Total                   4484       0.81%       41600     6.93%
[11/13 15:32:56    174s] #
[11/13 15:32:56    174s] #
[11/13 15:32:56    174s] #
[11/13 15:32:56    174s] #
[11/13 15:32:56    174s] #Global routing data preparation is done on Fri Nov 13 15:32:56 2020
[11/13 15:32:56    174s] #
[11/13 15:32:56    174s] #cpu time = 00:00:00, elapsed time = 00:00:02, memory = 882.29 (MB), peak = 952.71 (MB)
[11/13 15:32:56    174s] #
[11/13 15:32:56    174s] #cpu time = 00:00:00, elapsed time = 00:00:02, memory = 882.32 (MB), peak = 952.71 (MB)
[11/13 15:32:56    174s] #
[11/13 15:32:56    174s] #start global routing iteration 1...
[11/13 15:33:10    176s] #cpu time = 00:00:01, elapsed time = 00:00:14, memory = 902.57 (MB), peak = 952.71 (MB)
[11/13 15:33:10    176s] #
[11/13 15:33:10    176s] #start global routing iteration 2...
[11/13 15:33:14    176s] #cpu time = 00:00:00, elapsed time = 00:00:03, memory = 904.14 (MB), peak = 952.71 (MB)
[11/13 15:33:14    176s] #
[11/13 15:33:14    176s] #
[11/13 15:33:14    176s] #Total number of trivial nets (e.g. < 2 pins) = 110 (skipped).
[11/13 15:33:14    176s] #Total number of routable nets = 5155.
[11/13 15:33:14    176s] #Total number of nets in the design = 5265.
[11/13 15:33:14    176s] #
[11/13 15:33:14    176s] #5155 routable nets have only global wires.
[11/13 15:33:14    176s] #
[11/13 15:33:14    176s] #Routed nets constraints summary:
[11/13 15:33:14    176s] #-----------------------------
[11/13 15:33:14    176s] #        Rules   Unconstrained  
[11/13 15:33:14    176s] #-----------------------------
[11/13 15:33:14    176s] #      Default            5155  
[11/13 15:33:14    176s] #-----------------------------
[11/13 15:33:14    176s] #        Total            5155  
[11/13 15:33:14    176s] #-----------------------------
[11/13 15:33:14    176s] #
[11/13 15:33:14    176s] #Routing constraints summary of the whole design:
[11/13 15:33:14    176s] #-----------------------------
[11/13 15:33:14    176s] #        Rules   Unconstrained  
[11/13 15:33:14    176s] #-----------------------------
[11/13 15:33:14    176s] #      Default            5155  
[11/13 15:33:14    176s] #-----------------------------
[11/13 15:33:14    176s] #        Total            5155  
[11/13 15:33:14    176s] #-----------------------------
[11/13 15:33:14    176s] #
[11/13 15:33:14    176s] #
[11/13 15:33:14    176s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/13 15:33:14    176s] #
[11/13 15:33:14    176s] #                 OverCon          
[11/13 15:33:14    176s] #                  #Gcell    %Gcell
[11/13 15:33:14    176s] #     Layer           (1)   OverCon
[11/13 15:33:14    176s] #  --------------------------------
[11/13 15:33:14    176s] #  metal1        0(0.00%)   (0.00%)
[11/13 15:33:14    176s] #  metal2        0(0.00%)   (0.00%)
[11/13 15:33:14    176s] #  metal3        0(0.00%)   (0.00%)
[11/13 15:33:14    176s] #  metal4        0(0.00%)   (0.00%)
[11/13 15:33:14    176s] #  metal5        0(0.00%)   (0.00%)
[11/13 15:33:14    176s] #  metal6        0(0.00%)   (0.00%)
[11/13 15:33:14    176s] #  metal7        0(0.00%)   (0.00%)
[11/13 15:33:14    176s] #  metal8        0(0.00%)   (0.00%)
[11/13 15:33:14    176s] #  metal9        0(0.00%)   (0.00%)
[11/13 15:33:14    176s] #  metal10       0(0.00%)   (0.00%)
[11/13 15:33:14    176s] #  --------------------------------
[11/13 15:33:14    176s] #     Total      0(0.00%)   (0.00%)
[11/13 15:33:14    176s] #
[11/13 15:33:14    176s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/13 15:33:14    176s] #  Overflow after GR: 0.00% H + 0.00% V
[11/13 15:33:14    176s] #
[11/13 15:33:14    176s] [hotspot] +------------+---------------+---------------+
[11/13 15:33:14    176s] [hotspot] |            |   max hotspot | total hotspot |
[11/13 15:33:14    176s] [hotspot] +------------+---------------+---------------+
[11/13 15:33:14    176s] [hotspot] | normalized |          0.00 |          0.00 |
[11/13 15:33:14    176s] [hotspot] +------------+---------------+---------------+
[11/13 15:33:14    176s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/13 15:33:14    176s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/13 15:33:15    176s] #Complete Global Routing.
[11/13 15:33:15    176s] #Total wire length = 49734 um.
[11/13 15:33:15    176s] #Total half perimeter of net bounding box = 51574 um.
[11/13 15:33:15    176s] #Total wire length on LAYER metal1 = 13 um.
[11/13 15:33:15    176s] #Total wire length on LAYER metal2 = 19398 um.
[11/13 15:33:15    176s] #Total wire length on LAYER metal3 = 23948 um.
[11/13 15:33:15    176s] #Total wire length on LAYER metal4 = 6376 um.
[11/13 15:33:15    176s] #Total wire length on LAYER metal5 = 0 um.
[11/13 15:33:15    176s] #Total wire length on LAYER metal6 = 0 um.
[11/13 15:33:15    176s] #Total wire length on LAYER metal7 = 0 um.
[11/13 15:33:15    176s] #Total wire length on LAYER metal8 = 0 um.
[11/13 15:33:15    176s] #Total wire length on LAYER metal9 = 0 um.
[11/13 15:33:15    176s] #Total wire length on LAYER metal10 = 0 um.
[11/13 15:33:15    176s] #Total number of vias = 26254
[11/13 15:33:15    176s] #Up-Via Summary (total 26254):
[11/13 15:33:15    176s] #           
[11/13 15:33:15    176s] #-----------------------
[11/13 15:33:15    176s] # metal1          15903
[11/13 15:33:15    176s] # metal2           9662
[11/13 15:33:15    176s] # metal3            689
[11/13 15:33:15    176s] #-----------------------
[11/13 15:33:15    176s] #                 26254 
[11/13 15:33:15    176s] #
[11/13 15:33:15    176s] #Max overcon = 0 track.
[11/13 15:33:15    176s] #Total overcon = 0.00%.
[11/13 15:33:15    176s] #Worst layer Gcell overcon rate = 0.00%.
[11/13 15:33:15    176s] #
[11/13 15:33:15    176s] #Global routing statistics:
[11/13 15:33:15    176s] #Cpu time = 00:00:02
[11/13 15:33:15    176s] #Elapsed time = 00:00:20
[11/13 15:33:15    176s] #Increased memory = 23.29 (MB)
[11/13 15:33:15    176s] #Total memory = 904.79 (MB)
[11/13 15:33:15    176s] #Peak memory = 952.71 (MB)
[11/13 15:33:15    176s] #
[11/13 15:33:15    176s] #Finished global routing on Fri Nov 13 15:33:15 2020
[11/13 15:33:15    176s] #
[11/13 15:33:15    176s] #
[11/13 15:33:15    176s] ### route signature (4) =  166603421
[11/13 15:33:15    176s] ### violation signature (2) = 1905142130
[11/13 15:33:15    176s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 894.45 (MB), peak = 952.71 (MB)
[11/13 15:33:15    176s] #Start Track Assignment.
[11/13 15:33:24    177s] #Done with 6553 horizontal wires in 1 hboxes and 7293 vertical wires in 1 hboxes.
[11/13 15:33:32    178s] #Done with 1405 horizontal wires in 1 hboxes and 1907 vertical wires in 1 hboxes.
[11/13 15:33:35    178s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/13 15:33:35    178s] #
[11/13 15:33:35    178s] #Track assignment summary:
[11/13 15:33:35    178s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/13 15:33:35    178s] #------------------------------------------------------------------------
[11/13 15:33:35    178s] # metal1        13.91 	100.00%  	  0.00% 	100.00%
[11/13 15:33:35    178s] # metal2     19144.23 	  0.08%  	  0.00% 	  0.00%
[11/13 15:33:35    178s] # metal3     23645.77 	  0.03%  	  0.00% 	  0.00%
[11/13 15:33:35    178s] # metal4      6445.88 	  0.00%  	  0.00% 	  0.00%
[11/13 15:33:35    178s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[11/13 15:33:35    178s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[11/13 15:33:35    178s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/13 15:33:35    178s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/13 15:33:35    178s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/13 15:33:35    178s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[11/13 15:33:35    178s] #------------------------------------------------------------------------
[11/13 15:33:35    178s] # All       49249.79  	  0.07% 	  0.00% 	  0.00%
[11/13 15:33:35    178s] #Complete Track Assignment.
[11/13 15:33:35    178s] #Total wire length = 52896 um.
[11/13 15:33:35    178s] #Total half perimeter of net bounding box = 51574 um.
[11/13 15:33:35    178s] #Total wire length on LAYER metal1 = 2546 um.
[11/13 15:33:35    178s] #Total wire length on LAYER metal2 = 19031 um.
[11/13 15:33:35    178s] #Total wire length on LAYER metal3 = 24857 um.
[11/13 15:33:35    178s] #Total wire length on LAYER metal4 = 6461 um.
[11/13 15:33:35    178s] #Total wire length on LAYER metal5 = 0 um.
[11/13 15:33:35    178s] #Total wire length on LAYER metal6 = 0 um.
[11/13 15:33:35    178s] #Total wire length on LAYER metal7 = 0 um.
[11/13 15:33:35    178s] #Total wire length on LAYER metal8 = 0 um.
[11/13 15:33:35    178s] #Total wire length on LAYER metal9 = 0 um.
[11/13 15:33:35    178s] #Total wire length on LAYER metal10 = 0 um.
[11/13 15:33:35    178s] #Total number of vias = 26254
[11/13 15:33:35    178s] #Up-Via Summary (total 26254):
[11/13 15:33:35    178s] #           
[11/13 15:33:35    178s] #-----------------------
[11/13 15:33:35    178s] # metal1          15903
[11/13 15:33:35    178s] # metal2           9662
[11/13 15:33:35    178s] # metal3            689
[11/13 15:33:35    178s] #-----------------------
[11/13 15:33:35    178s] #                 26254 
[11/13 15:33:35    178s] #
[11/13 15:33:35    178s] ### route signature (8) =  543928880
[11/13 15:33:35    178s] ### violation signature (6) = 1905142130
[11/13 15:33:35    178s] #cpu time = 00:00:02, elapsed time = 00:00:20, memory = 899.11 (MB), peak = 952.71 (MB)
[11/13 15:33:35    178s] #
[11/13 15:33:35    178s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/13 15:33:35    178s] #Cpu time = 00:00:05
[11/13 15:33:35    178s] #Elapsed time = 00:00:49
[11/13 15:33:35    178s] #Increased memory = 27.11 (MB)
[11/13 15:33:35    178s] #Total memory = 899.34 (MB)
[11/13 15:33:35    178s] #Peak memory = 952.71 (MB)
[11/13 15:33:36    178s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[11/13 15:33:38    178s] #
[11/13 15:33:38    178s] #Start Detail Routing..
[11/13 15:33:38    178s] #start initial detail routing ...
[11/13 15:39:25    211s] #   number of violations = 2
[11/13 15:39:25    211s] #
[11/13 15:39:25    211s] #    By Layer and Type :
[11/13 15:39:25    211s] #	          Short   Totals
[11/13 15:39:25    211s] #	metal1        0        0
[11/13 15:39:25    211s] #	metal2        2        2
[11/13 15:39:25    211s] #	Totals        2        2
[11/13 15:39:25    211s] #cpu time = 00:00:33, elapsed time = 00:05:47, memory = 922.81 (MB), peak = 952.71 (MB)
[11/13 15:39:25    211s] #start 1st optimization iteration ...
[11/13 15:39:26    211s] #   number of violations = 0
[11/13 15:39:26    211s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 923.08 (MB), peak = 952.71 (MB)
[11/13 15:39:26    211s] #Complete Detail Routing.
[11/13 15:39:27    211s] #Total wire length = 53619 um.
[11/13 15:39:27    211s] #Total half perimeter of net bounding box = 51574 um.
[11/13 15:39:27    211s] #Total wire length on LAYER metal1 = 2614 um.
[11/13 15:39:27    211s] #Total wire length on LAYER metal2 = 21739 um.
[11/13 15:39:27    211s] #Total wire length on LAYER metal3 = 22658 um.
[11/13 15:39:27    211s] #Total wire length on LAYER metal4 = 6608 um.
[11/13 15:39:27    211s] #Total wire length on LAYER metal5 = 0 um.
[11/13 15:39:27    211s] #Total wire length on LAYER metal6 = 0 um.
[11/13 15:39:27    211s] #Total wire length on LAYER metal7 = 0 um.
[11/13 15:39:27    211s] #Total wire length on LAYER metal8 = 0 um.
[11/13 15:39:27    211s] #Total wire length on LAYER metal9 = 0 um.
[11/13 15:39:27    211s] #Total wire length on LAYER metal10 = 0 um.
[11/13 15:39:27    211s] #Total number of vias = 27883
[11/13 15:39:27    211s] #Up-Via Summary (total 27883):
[11/13 15:39:27    211s] #           
[11/13 15:39:27    211s] #-----------------------
[11/13 15:39:27    211s] # metal1          16746
[11/13 15:39:27    211s] # metal2          10276
[11/13 15:39:27    211s] # metal3            861
[11/13 15:39:27    211s] #-----------------------
[11/13 15:39:27    211s] #                 27883 
[11/13 15:39:27    211s] #
[11/13 15:39:27    211s] #Total number of DRC violations = 0
[11/13 15:39:27    211s] ### route signature (15) =  728350731
[11/13 15:39:27    211s] ### violation signature (13) = 1905142130
[11/13 15:39:27    211s] #Cpu time = 00:00:33
[11/13 15:39:27    211s] #Elapsed time = 00:05:52
[11/13 15:39:27    211s] #Increased memory = -3.11 (MB)
[11/13 15:39:27    211s] #Total memory = 896.24 (MB)
[11/13 15:39:27    211s] #Peak memory = 952.71 (MB)
[11/13 15:39:27    211s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[11/13 15:39:29    212s] #
[11/13 15:39:29    212s] #Start Post Route wire spreading..
[11/13 15:39:30    212s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[11/13 15:39:30    212s] #
[11/13 15:39:30    212s] #Start DRC checking..
[11/13 15:40:13    216s] #   number of violations = 0
[11/13 15:40:13    216s] #cpu time = 00:00:04, elapsed time = 00:00:43, memory = 923.34 (MB), peak = 952.71 (MB)
[11/13 15:40:13    216s] #CELL_VIEW MYFIR_PIPED_UNFOLDED,init has no DRC violation.
[11/13 15:40:13    216s] #Total number of DRC violations = 0
[11/13 15:40:14    216s] ### route signature (21) = 1614906723
[11/13 15:40:14    216s] ### violation signature (19) = 1905142130
[11/13 15:40:14    216s] #
[11/13 15:40:14    216s] #Start data preparation for wire spreading...
[11/13 15:40:14    216s] #
[11/13 15:40:14    216s] #Data preparation is done on Fri Nov 13 15:40:14 2020
[11/13 15:40:14    216s] #
[11/13 15:40:14    216s] #
[11/13 15:40:14    216s] #Start Post Route Wire Spread.
[11/13 15:40:23    216s] #Done with 2527 horizontal wires in 2 hboxes and 1765 vertical wires in 2 hboxes.
[11/13 15:40:23    216s] #Complete Post Route Wire Spread.
[11/13 15:40:23    216s] #
[11/13 15:40:23    216s] #Total wire length = 54934 um.
[11/13 15:40:23    216s] #Total half perimeter of net bounding box = 51574 um.
[11/13 15:40:23    216s] #Total wire length on LAYER metal1 = 2614 um.
[11/13 15:40:23    216s] #Total wire length on LAYER metal2 = 22196 um.
[11/13 15:40:23    216s] #Total wire length on LAYER metal3 = 23410 um.
[11/13 15:40:23    216s] #Total wire length on LAYER metal4 = 6713 um.
[11/13 15:40:23    216s] #Total wire length on LAYER metal5 = 0 um.
[11/13 15:40:23    216s] #Total wire length on LAYER metal6 = 0 um.
[11/13 15:40:23    216s] #Total wire length on LAYER metal7 = 0 um.
[11/13 15:40:23    216s] #Total wire length on LAYER metal8 = 0 um.
[11/13 15:40:23    216s] #Total wire length on LAYER metal9 = 0 um.
[11/13 15:40:23    216s] #Total wire length on LAYER metal10 = 0 um.
[11/13 15:40:23    216s] #Total number of vias = 27883
[11/13 15:40:23    216s] #Up-Via Summary (total 27883):
[11/13 15:40:23    216s] #           
[11/13 15:40:23    216s] #-----------------------
[11/13 15:40:23    216s] # metal1          16746
[11/13 15:40:23    216s] # metal2          10276
[11/13 15:40:23    216s] # metal3            861
[11/13 15:40:23    216s] #-----------------------
[11/13 15:40:23    216s] #                 27883 
[11/13 15:40:23    216s] #
[11/13 15:40:24    217s] ### route signature (24) =  859052397
[11/13 15:40:24    217s] ### violation signature (22) = 1905142130
[11/13 15:40:25    217s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[11/13 15:40:25    217s] #
[11/13 15:40:25    217s] #Start DRC checking..
[11/13 15:41:11    221s] #   number of violations = 0
[11/13 15:41:11    221s] #cpu time = 00:00:04, elapsed time = 00:00:46, memory = 921.54 (MB), peak = 952.71 (MB)
[11/13 15:41:11    221s] #CELL_VIEW MYFIR_PIPED_UNFOLDED,init has no DRC violation.
[11/13 15:41:11    221s] #Total number of DRC violations = 0
[11/13 15:41:11    221s] ### route signature (29) =  279821254
[11/13 15:41:11    221s] ### violation signature (27) = 1905142130
[11/13 15:41:12    221s] #   number of violations = 0
[11/13 15:41:12    221s] #cpu time = 00:00:05, elapsed time = 00:00:58, memory = 897.96 (MB), peak = 952.71 (MB)
[11/13 15:41:12    221s] #CELL_VIEW MYFIR_PIPED_UNFOLDED,init has no DRC violation.
[11/13 15:41:12    221s] #Total number of DRC violations = 0
[11/13 15:41:12    221s] #Post Route wire spread is done.
[11/13 15:41:12    221s] #Total wire length = 54934 um.
[11/13 15:41:12    221s] #Total half perimeter of net bounding box = 51574 um.
[11/13 15:41:12    221s] #Total wire length on LAYER metal1 = 2614 um.
[11/13 15:41:12    221s] #Total wire length on LAYER metal2 = 22196 um.
[11/13 15:41:12    221s] #Total wire length on LAYER metal3 = 23410 um.
[11/13 15:41:12    221s] #Total wire length on LAYER metal4 = 6713 um.
[11/13 15:41:12    221s] #Total wire length on LAYER metal5 = 0 um.
[11/13 15:41:12    221s] #Total wire length on LAYER metal6 = 0 um.
[11/13 15:41:12    221s] #Total wire length on LAYER metal7 = 0 um.
[11/13 15:41:12    221s] #Total wire length on LAYER metal8 = 0 um.
[11/13 15:41:12    221s] #Total wire length on LAYER metal9 = 0 um.
[11/13 15:41:12    221s] #Total wire length on LAYER metal10 = 0 um.
[11/13 15:41:12    221s] #Total number of vias = 27883
[11/13 15:41:12    221s] #Up-Via Summary (total 27883):
[11/13 15:41:12    221s] #           
[11/13 15:41:12    221s] #-----------------------
[11/13 15:41:12    221s] # metal1          16746
[11/13 15:41:12    221s] # metal2          10276
[11/13 15:41:12    221s] # metal3            861
[11/13 15:41:12    221s] #-----------------------
[11/13 15:41:12    221s] #                 27883 
[11/13 15:41:12    221s] #
[11/13 15:41:12    221s] ### route signature (31) =  279821254
[11/13 15:41:12    221s] ### violation signature (29) = 1905142130
[11/13 15:41:12    221s] #detailRoute Statistics:
[11/13 15:41:12    221s] #Cpu time = 00:00:43
[11/13 15:41:12    221s] #Elapsed time = 00:07:37
[11/13 15:41:12    221s] #Increased memory = -3.51 (MB)
[11/13 15:41:12    221s] #Total memory = 895.84 (MB)
[11/13 15:41:12    221s] #Peak memory = 952.71 (MB)
[11/13 15:41:13    221s] ### export route signature (32) =  279821254
[11/13 15:41:15    221s] ### export violation signature (30) = 1905142130
[11/13 15:41:16    221s] #
[11/13 15:41:16    221s] #globalDetailRoute statistics:
[11/13 15:41:16    221s] #Cpu time = 00:00:49
[11/13 15:41:16    221s] #Elapsed time = 00:08:33
[11/13 15:41:16    221s] #Increased memory = -57.53 (MB)
[11/13 15:41:16    221s] #Total memory = 881.31 (MB)
[11/13 15:41:16    221s] #Peak memory = 952.71 (MB)
[11/13 15:41:16    221s] #Number of warnings = 57
[11/13 15:41:16    221s] #Total number of warnings = 58
[11/13 15:41:16    221s] #Number of fails = 0
[11/13 15:41:16    221s] #Total number of fails = 0
[11/13 15:41:16    221s] #Complete globalDetailRoute on Fri Nov 13 15:41:16 2020
[11/13 15:41:16    221s] #
[11/13 15:41:16    221s] #routeDesign: cpu time = 00:00:49, elapsed time = 00:08:35, memory = 869.51 (MB), peak = 952.71 (MB)
[11/13 15:41:16    221s] 
[11/13 15:41:16    221s] *** Summary of all messages that are not suppressed in this session:
[11/13 15:41:16    221s] Severity  ID               Count  Summary                                  
[11/13 15:41:16    221s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[11/13 15:41:16    221s] *** Message Summary: 1 warning(s), 0 error(s)
[11/13 15:41:16    221s] 
[11/13 15:41:16    221s] ### 
[11/13 15:41:16    221s] ###   Scalability Statistics
[11/13 15:41:16    221s] ### 
[11/13 15:41:16    221s] ### ------------------------+----------------+----------------+----------------+
[11/13 15:41:16    221s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[11/13 15:41:16    221s] ### ------------------------+----------------+----------------+----------------+
[11/13 15:41:16    221s] ###   Data Preparation      |        00:00:01|        00:00:08|             0.1|
[11/13 15:41:16    221s] ###   Global Routing        |        00:00:02|        00:00:20|             0.1|
[11/13 15:41:16    221s] ###   Track Assignment      |        00:00:02|        00:00:20|             0.1|
[11/13 15:41:16    221s] ###   Detail Routing        |        00:00:33|        00:05:51|             0.1|
[11/13 15:41:16    221s] ###   Total                 |        00:00:49|        00:08:35|             0.1|
[11/13 15:41:16    221s] ### ------------------------+----------------+----------------+----------------+
[11/13 15:41:16    221s] ### 
[11/13 16:04:21    264s] <CMD> fit
[11/13 16:07:02    269s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/13 16:07:02    269s] <CMD> optDesign -postRoute
[11/13 16:07:02    269s] **WARN: (IMPOPT-576):	95 nets have unplaced terms. 
[11/13 16:07:02    269s] Type 'man IMPOPT-576' for more detail.
[11/13 16:07:02    269s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/13 16:07:02    269s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/13 16:07:02    269s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/13 16:07:02    269s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/13 16:07:06    270s] #spOpts: mergeVia=F 
[11/13 16:07:07    270s] Switching SI Aware to true by default in postroute mode   
[11/13 16:07:07    270s] GigaOpt running with 1 threads.
[11/13 16:07:07    270s] Info: 1 threads available for lower-level modules during optimization.
[11/13 16:07:07    270s] #spOpts: mergeVia=F 
[11/13 16:07:08    270s] Updating RC grid for preRoute extraction ...
[11/13 16:07:08    270s] Initializing multi-corner capacitance tables ... 
[11/13 16:07:08    270s] Initializing multi-corner resistance tables ...
[11/13 16:07:08    270s] 
[11/13 16:07:08    270s] Creating Lib Analyzer ...
[11/13 16:07:09    270s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/13 16:07:09    270s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/13 16:07:09    270s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/13 16:07:09    270s] 
[11/13 16:07:15    270s] Creating Lib Analyzer, finished. 
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	DIN[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	DIN[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	DIN[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	DIN[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	DIN[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	DIN[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	DIN[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	DIN[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	H0[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	H0[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	H0[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	H0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	H0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	H0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	H0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	H0[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	H1[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	H1[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	H1[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (IMPOPT-665):	H1[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:07:15    270s] Type 'man IMPOPT-665' for more detail.
[11/13 16:07:15    270s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/13 16:07:15    270s] To increase the message display limit, refer to the product command reference manual.
[11/13 16:07:15    270s] Effort level <high> specified for reg2reg path_group
[11/13 16:07:16    270s] Effort level <high> specified for reg2cgate path_group
[11/13 16:07:17    270s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 883.7M, totSessionCpu=0:04:31 **
[11/13 16:07:17    270s] #Created 135 library cell signatures
[11/13 16:07:17    270s] #Created 5265 NETS and 0 SPECIALNETS signatures
[11/13 16:07:17    271s] #Created 13166 instance signatures
[11/13 16:07:17    271s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.09 (MB), peak = 952.71 (MB)
[11/13 16:07:17    271s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:01, memory = 884.09 (MB), peak = 952.71 (MB)
[11/13 16:07:18    271s] Begin checking placement ... (start mem=1165.4M, init mem=1165.4M)
[11/13 16:07:19    271s] *info: Placed = 13166         
[11/13 16:07:19    271s] *info: Unplaced = 0           
[11/13 16:07:19    271s] Placement Density:100.00%(15743/15743)
[11/13 16:07:19    271s] Placement Density (including fixed std cells):100.00%(15743/15743)
[11/13 16:07:19    271s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1165.4M)
[11/13 16:07:19    271s] 
[11/13 16:07:19    271s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[11/13 16:07:19    271s] 
[11/13 16:07:19    271s] 
[11/13 16:07:19    271s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:01.1 real=0:00:11.6)
[11/13 16:07:19    271s] Info: pop threads available for lower-level modules during optimization.
[11/13 16:07:19    271s] Deleting Lib Analyzer.
[11/13 16:07:21    271s] Info: Destroy the CCOpt slew target map.
[11/13 16:08:49    274s] <CMD> saveDesign MYFIR_PIPED_UNFOLDED.enc
[11/13 16:08:50    274s] #% Begin save design ... (date=11/13 16:08:50, mem=884.7M)
[11/13 16:08:51    274s] % Begin Save netlist data ... (date=11/13 16:08:50, mem=885.4M)
[11/13 16:08:51    274s] Writing Binary DB to MYFIR_PIPED_UNFOLDED.enc.dat/MYFIR_PIPED_UNFOLDED.v.bin in single-threaded mode...
[11/13 16:08:51    274s] % End Save netlist data ... (date=11/13 16:08:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=886.3M, current mem=886.3M)
[11/13 16:08:52    274s] % Begin Save AAE data ... (date=11/13 16:08:51, mem=886.3M)
[11/13 16:08:52    274s] Saving AAE Data ...
[11/13 16:08:52    274s] % End Save AAE data ... (date=11/13 16:08:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.3M, current mem=886.3M)
[11/13 16:08:52    274s] % Begin Save clock tree data ... (date=11/13 16:08:52, mem=886.5M)
[11/13 16:08:53    274s] % End Save clock tree data ... (date=11/13 16:08:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=886.5M, current mem=886.5M)
[11/13 16:08:53    274s] Saving preference file MYFIR_PIPED_UNFOLDED.enc.dat/gui.pref.tcl ...
[11/13 16:08:53    274s] Saving mode setting ...
[11/13 16:08:53    274s] Saving global file ...
[11/13 16:08:54    274s] % Begin Save floorplan data ... (date=11/13 16:08:54, mem=887.4M)
[11/13 16:08:55    274s] Saving floorplan file ...
[11/13 16:08:56    274s] % End Save floorplan data ... (date=11/13 16:08:55, total cpu=0:00:00.1, real=0:00:02.0, peak res=887.4M, current mem=887.4M)
[11/13 16:08:56    274s] Saving Drc markers ...
[11/13 16:08:56    274s] ... No Drc file written since there is no markers found.
[11/13 16:08:56    274s] % Begin Save placement data ... (date=11/13 16:08:56, mem=887.4M)
[11/13 16:08:56    274s] ** Saving stdCellPlacement_binary (version# 1) ...
[11/13 16:08:56    274s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1171.4M) ***
[11/13 16:08:57    274s] % End Save placement data ... (date=11/13 16:08:56, total cpu=0:00:00.0, real=0:00:01.0, peak res=887.8M, current mem=887.8M)
[11/13 16:08:57    274s] % Begin Save routing data ... (date=11/13 16:08:57, mem=887.8M)
[11/13 16:08:57    274s] Saving route file ...
[11/13 16:09:01    274s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:04.0 mem=1171.4M) ***
[11/13 16:09:01    275s] % End Save routing data ... (date=11/13 16:09:01, total cpu=0:00:00.2, real=0:00:04.0, peak res=888.8M, current mem=888.8M)
[11/13 16:09:01    275s] Saving property file MYFIR_PIPED_UNFOLDED.enc.dat/MYFIR_PIPED_UNFOLDED.prop
[11/13 16:09:01    275s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1171.4M) ***
[11/13 16:09:01    275s] #Saving pin access info...
[11/13 16:09:02    275s] #
[11/13 16:09:02    275s] % Begin Save power constraints data ... (date=11/13 16:09:02, mem=889.2M)
[11/13 16:09:02    275s] % End Save power constraints data ... (date=11/13 16:09:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.2M, current mem=889.2M)
[11/13 16:09:06    275s] Generated self-contained design MYFIR_PIPED_UNFOLDED.enc.dat
[11/13 16:09:07    275s] #% End save design ... (date=11/13 16:09:06, total cpu=0:00:01.1, real=0:00:17.0, peak res=889.2M, current mem=885.8M)
[11/13 16:09:07    275s] *** Message Summary: 0 warning(s), 0 error(s)
[11/13 16:09:07    275s] 
[11/13 16:12:17    281s] Starting snapshot creation...
[11/13 16:12:17    281s] <CMD> getDrawView
[11/13 16:12:17    281s] <CMD> setDrawView fplan
[11/13 16:12:17    281s] <CMD> win
[11/13 16:12:23    281s] <CMD> dumpToGIF ./ss_FirUnfPipedDie.fplan.gif
[11/13 16:12:27    281s] <CMD> getDrawView
[11/13 16:12:27    281s] <CMD> setDrawView amoeba
[11/13 16:12:27    281s] <CMD> win
[11/13 16:12:28    281s] <CMD> dumpToGIF ./ss_FirUnfPipedDie.amoeba.gif
[11/13 16:12:29    281s] <CMD> getDrawView
[11/13 16:12:29    281s] <CMD> setDrawView place
[11/13 16:12:29    281s] <CMD> win
[11/13 16:12:33    282s] <CMD> dumpToGIF ./ss_FirUnfPipedDie.place.gif
[11/13 16:12:36    282s] Completed snapshot creation (cpu = 0:0:1, real = 0:0:19, mem = 1187.59M, memory increment = 1.01M)
[11/13 16:12:36    282s] Saving snapshot for fplan view to ss_FirUnfPipedDie.fplan.gif
[11/13 16:12:36    282s] Saving snapshot for amoeba view to ss_FirUnfPipedDie.amoeba.gif
[11/13 16:12:36    282s] Saving snapshot for place view to ss_FirUnfPipedDie.place.gif
[11/13 16:16:06    289s] <CMD> setLayerPreference allM0 -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM1 -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM2Cont -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM2 -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM3Cont -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM3 -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM4Cont -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM4 -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM5Cont -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM5 -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM6Cont -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM6 -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM7Cont -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM7 -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM8Cont -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM8 -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM9Cont -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM9 -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM10Cont -isSelectable 0
[11/13 16:16:06    289s] <CMD> setLayerPreference allM10 -isSelectable 0
[11/13 16:16:15    289s] <CMD> setLayerPreference allM0 -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM1 -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM2Cont -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM2 -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM3Cont -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM3 -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM4Cont -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM4 -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM5Cont -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM5 -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM6Cont -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM6 -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM7Cont -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM7 -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM8Cont -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM8 -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM9Cont -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM9 -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM10Cont -isSelectable 1
[11/13 16:16:15    289s] <CMD> setLayerPreference allM10 -isSelectable 1
[11/13 16:16:19    289s] <CMD> setLayerPreference allM0 -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM1 -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM2 -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM3 -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM4Cont -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM4 -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM5Cont -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM5 -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM6Cont -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM6 -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM7Cont -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM7 -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM8Cont -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM8 -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM9Cont -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM9 -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM10Cont -isVisible 0
[11/13 16:16:19    289s] <CMD> setLayerPreference allM10 -isVisible 0
[11/13 16:16:22    289s] <CMD> setLayerPreference allM1 -isVisible 1
[11/13 16:16:27    290s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/13 16:16:30    290s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/13 16:16:31    290s] <CMD> setLayerPreference allM2 -isVisible 1
[11/13 16:16:37    290s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/13 16:16:42    290s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/13 16:16:44    290s] <CMD> setLayerPreference allM3 -isVisible 1
[11/13 16:16:49    290s] <CMD> setLayerPreference allM4Cont -isVisible 1
[11/13 16:16:53    291s] <CMD> setLayerPreference allM4Cont -isVisible 0
[11/13 16:16:57    291s] <CMD> setLayerPreference allM4 -isVisible 1
[11/13 16:17:05    291s] <CMD> setLayerPreference allM8 -isVisible 1
[11/13 16:17:11    291s] <CMD> setLayerPreference allM7 -isVisible 1
[11/13 16:17:17    291s] <CMD> setLayerPreference allM6 -isVisible 1
[11/13 16:17:20    291s] <CMD> setLayerPreference allM5 -isVisible 1
[11/13 16:17:24    292s] <CMD> setLayerPreference allM0 -isVisible 1
[11/13 16:17:24    292s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/13 16:17:24    292s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/13 16:17:24    292s] <CMD> setLayerPreference allM4Cont -isVisible 1
[11/13 16:17:24    292s] <CMD> setLayerPreference allM5Cont -isVisible 1
[11/13 16:17:24    292s] <CMD> setLayerPreference allM6Cont -isVisible 1
[11/13 16:17:24    292s] <CMD> setLayerPreference allM7Cont -isVisible 1
[11/13 16:17:24    292s] <CMD> setLayerPreference allM8Cont -isVisible 1
[11/13 16:17:24    292s] <CMD> setLayerPreference allM9Cont -isVisible 1
[11/13 16:17:24    292s] <CMD> setLayerPreference allM9 -isVisible 1
[11/13 16:17:24    292s] <CMD> setLayerPreference allM10Cont -isVisible 1
[11/13 16:17:24    292s] <CMD> setLayerPreference allM10 -isVisible 1
[11/13 16:17:45    292s] <CMD> setLayerPreference densityMap -isVisible 1
[11/13 16:17:45    292s] <CMD> setLayerPreference pinDensityMap -isVisible 1
[11/13 16:17:46    292s] <CMD> setLayerPreference timingMap -isVisible 1
[11/13 16:17:46    292s] <CMD> setLayerPreference metalDensityMap -isVisible 1
[11/13 16:17:46    292s] <CMD> setLayerPreference powerDensity -isVisible 1
[11/13 16:17:47    292s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[11/13 16:17:55    293s] <CMD> ::fit main.layout.win
[11/13 16:18:13    294s] <CMD> setLayerPreference congestObj -isVisible 0
[11/13 16:18:20    294s] <CMD> setLayerPreference congestObj -isVisible 1
[11/13 16:19:03    295s] <CMD> setLayerPreference pinDensityMap -isVisible 0
[11/13 16:19:07    296s] <CMD> setLayerPreference densityMap -isVisible 0
[11/13 16:19:10    296s] <CMD> setLayerPreference metalDensityMap -isVisible 0
[11/13 16:19:15    296s] <CMD> setLayerPreference timingMap -isVisible 0
[11/13 16:19:19    296s] <CMD> setLayerPreference metalDensityMap -isVisible 1
[11/13 16:19:41    297s] <CMD> pan 5.845 19.312
[11/13 16:19:47    297s] <CMD> pan -2.287 -24.141
[11/13 16:19:53    298s] <CMD> setLayerPreference densityMap -isVisible 1
[11/13 16:19:53    298s] <CMD> setLayerPreference pinDensityMap -isVisible 1
[11/13 16:19:53    298s] <CMD> setLayerPreference timingMap -isVisible 1
[11/13 16:20:22    299s] <CMD> setLayerPreference densityMap -isVisible 0
[11/13 16:20:22    299s] <CMD> setLayerPreference pinDensityMap -isVisible 0
[11/13 16:20:22    299s] <CMD> setLayerPreference timingMap -isVisible 0
[11/13 16:20:22    299s] <CMD> setLayerPreference metalDensityMap -isVisible 0
[11/13 16:20:22    299s] <CMD> setLayerPreference powerDensity -isVisible 0
[11/13 16:20:22    299s] <CMD> setLayerPreference groupmain_Congestion -isVisible 0
[11/13 16:20:27    299s] <CMD> setLayerPreference trackObj -isVisible 1
[11/13 16:20:27    299s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 1
[11/13 16:20:33    299s] <CMD> setLayerPreference trackObj -isVisible 0
[11/13 16:20:33    299s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0
[11/13 16:20:51    300s] <CMD> setLayerPreference mGrid -isVisible 1
[11/13 16:20:51    300s] <CMD> setLayerPreference pGrid -isVisible 1
[11/13 16:20:51    300s] <CMD> setLayerPreference userGrid -isVisible 1
[11/13 16:20:51    300s] <CMD> setLayerPreference iGrid -isVisible 1
[11/13 16:20:51    300s] <CMD> setLayerPreference fmGrid -isVisible 1
[11/13 16:20:51    300s] <CMD> setLayerPreference fiGrid -isVisible 1
[11/13 16:20:51    300s] <CMD> setLayerPreference fpGrid -isVisible 1
[11/13 16:20:51    300s] <CMD> setLayerPreference gcell -isVisible 1
[11/13 16:20:51    300s] <CMD> setLayerPreference trimGridObj -isVisible 1
[11/13 16:20:51    300s] <CMD> setLayerPreference pgViaGridObj -isVisible 1
[11/13 16:20:56    300s] <CMD> setLayerPreference mGrid -isVisible 0
[11/13 16:20:56    300s] <CMD> setLayerPreference pGrid -isVisible 0
[11/13 16:20:56    300s] <CMD> setLayerPreference userGrid -isVisible 0
[11/13 16:20:56    300s] <CMD> setLayerPreference iGrid -isVisible 0
[11/13 16:20:56    300s] <CMD> setLayerPreference fmGrid -isVisible 0
[11/13 16:20:56    300s] <CMD> setLayerPreference fiGrid -isVisible 0
[11/13 16:20:56    300s] <CMD> setLayerPreference fpGrid -isVisible 0
[11/13 16:20:56    300s] <CMD> setLayerPreference gcell -isVisible 0
[11/13 16:20:56    300s] <CMD> setLayerPreference trimGridObj -isVisible 0
[11/13 16:20:56    300s] <CMD> setLayerPreference pgViaGridObj -isVisible 0
[11/13 16:21:08    300s] <CMD> setDrawView fplan
[11/13 16:21:10    300s] <CMD> setDrawView ameba
[11/13 16:21:11    300s] <CMD> setDrawView place
[11/13 16:22:25    303s] <CMD> create_ccopt_clock_tree_spec -immediate
[11/13 16:22:25    303s] Creating clock tree spec for modes (timing configs): SDC_layout
[11/13 16:22:25    303s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/13 16:22:28    303s] Reset timing graph...
[11/13 16:22:28    303s] Ignoring AAE DB Resetting ...
[11/13 16:22:28    303s] Reset timing graph done.
[11/13 16:22:28    303s] Ignoring AAE DB Resetting ...
[11/13 16:22:28    303s] Analyzing clock structure...
[11/13 16:22:32    303s] Analyzing clock structure done.
[11/13 16:22:33    303s] Reset timing graph...
[11/13 16:22:33    303s] Ignoring AAE DB Resetting ...
[11/13 16:22:33    303s] Reset timing graph done.
[11/13 16:22:34    304s] Extracting original clock gating for MY_CLK...
[11/13 16:22:34    304s]   clock_tree MY_CLK contains 57 sinks and 0 clock gates.
[11/13 16:22:34    304s]   Extraction for MY_CLK complete.
[11/13 16:22:34    304s] Extracting original clock gating for MY_CLK done.
[11/13 16:22:34    304s] Checking clock tree convergence...
[11/13 16:22:34    304s] Checking clock tree convergence done.
[11/13 16:22:34    304s] <CMD> ctd_win -id ctd_window
[11/13 16:22:34    304s] Ccopt calling extractRC to access parasitic RC data.
[11/13 16:22:34    304s] Leaving CCOpt scope - extractRC...
[11/13 16:22:35    304s] Updating RC parasitics by calling: "extractRC"...
[11/13 16:22:35    304s] Extraction called for design 'MYFIR_PIPED_UNFOLDED' of instances=13166 and nets=5265 using extraction engine 'postRoute' at effort level 'low' .
[11/13 16:22:35    304s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/13 16:22:35    304s] Type 'man IMPEXT-3530' for more detail.
[11/13 16:22:35    304s] PostRoute (effortLevel low) RC Extraction called for design MYFIR_PIPED_UNFOLDED.
[11/13 16:22:35    304s] RC Extraction called in multi-corner(1) mode.
[11/13 16:22:35    304s] Process corner(s) are loaded.
[11/13 16:22:35    304s]  Corner: my_rc
[11/13 16:22:35    304s] extractDetailRC Option : -outfile /tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_wrXBVX.rcdb.d  -extended
[11/13 16:22:35    304s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/13 16:22:35    304s]       RC Corner Indexes            0   
[11/13 16:22:35    304s] Capacitance Scaling Factor   : 1.00000 
[11/13 16:22:35    304s] Coupling Cap. Scaling Factor : 1.00000 
[11/13 16:22:35    304s] Resistance Scaling Factor    : 1.00000 
[11/13 16:22:35    304s] Clock Cap. Scaling Factor    : 1.00000 
[11/13 16:22:35    304s] Clock Res. Scaling Factor    : 1.00000 
[11/13 16:22:35    304s] Shrink Factor                : 1.00000
[11/13 16:22:36    304s] Initializing multi-corner capacitance tables ... 
[11/13 16:22:36    304s] Initializing multi-corner resistance tables ...
[11/13 16:22:37    304s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1192.2M)
[11/13 16:22:38    304s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_wrXBVX.rcdb.d' for storing RC.
[11/13 16:22:39    304s] Extracted 10.0039% (CPU Time= 0:00:00.2  MEM= 1256.2M)
[11/13 16:22:40    304s] Extracted 20.0037% (CPU Time= 0:00:00.3  MEM= 1256.2M)
[11/13 16:22:40    304s] Extracted 30.0035% (CPU Time= 0:00:00.3  MEM= 1256.2M)
[11/13 16:22:40    304s] Extracted 40.0033% (CPU Time= 0:00:00.4  MEM= 1256.2M)
[11/13 16:22:41    304s] Extracted 50.0031% (CPU Time= 0:00:00.4  MEM= 1256.2M)
[11/13 16:22:42    304s] Extracted 60.0029% (CPU Time= 0:00:00.5  MEM= 1256.2M)
[11/13 16:22:43    304s] Extracted 70.0027% (CPU Time= 0:00:00.6  MEM= 1256.2M)
[11/13 16:22:44    304s] Extracted 80.0025% (CPU Time= 0:00:00.6  MEM= 1256.2M)
[11/13 16:22:45    304s] Extracted 90.0023% (CPU Time= 0:00:00.8  MEM= 1256.2M)
[11/13 16:22:48    305s] Extracted 100% (CPU Time= 0:00:01.0  MEM= 1256.2M)
[11/13 16:22:49    305s] Number of Extracted Resistors     : 76509
[11/13 16:22:49    305s] Number of Extracted Ground Cap.   : 81547
[11/13 16:22:49    305s] Number of Extracted Coupling Cap. : 116056
[11/13 16:22:49    305s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_wrXBVX.rcdb.d' for reading.
[11/13 16:22:49    305s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/13 16:22:49    305s]  Corner: my_rc
[11/13 16:22:50    305s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1232.2M)
[11/13 16:22:50    305s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_wrXBVX.rcdb_Filter.rcdb.d' for storing RC.
[11/13 16:22:51    305s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_wrXBVX.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:22:53    305s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1232.180M)
[11/13 16:22:53    305s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_wrXBVX.rcdb.d' for reading.
[11/13 16:22:53    305s] processing rcdb (/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_wrXBVX.rcdb.d) for hinst (top) of cell (MYFIR_PIPED_UNFOLDED);
[11/13 16:22:54    305s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1232.180M)
[11/13 16:22:54    305s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:19.0  MEM: 1232.180M)
[11/13 16:22:54    305s] Updating RC parasitics by calling: "extractRC" done.
[11/13 16:22:54    305s] Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.8 real=0:00:19.8)
[11/13 16:22:54    305s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_wrXBVX.rcdb.d' for reading.
[11/13 16:22:54    305s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1232.2M)
[11/13 16:22:55    305s] Initializing multi-corner capacitance tables ... 
[11/13 16:22:55    305s] Initializing multi-corner resistance tables ...
[11/13 16:22:55    305s] End AAE Lib Interpolated Model. (MEM=1232.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:24:05    308s] <CMD> selectInst DATAPATH_pipe1_state2_0_clk_gate_REG_OUT_reg/latch
[11/13 16:24:05    308s] <CMD> zoomSelected
[11/13 16:24:06    308s] Set RLRP Inst: DATAPATH_pipe1_state2_0_clk_gate_REG_OUT_reg/latch
[11/13 16:24:19    309s] <CMD> deselectInst DATAPATH_pipe1_state2_0_clk_gate_REG_OUT_reg/latch
[11/13 16:24:19    309s] <CMD> selectObject IO_Pin CLK
[11/13 16:24:19    309s] <CMD> zoomSelected
[11/13 16:24:24    309s] <CMD> selectInst DATAPATH_state_2_1_clk_gate_REG_OUT_reg/latch
[11/13 16:24:24    309s] <CMD> zoomSelected
[11/13 16:24:28    309s] Set RLRP Inst: DATAPATH_state_2_1_clk_gate_REG_OUT_reg/latch
[11/13 16:29:17    318s] invalid command name "^C"
[11/13 16:29:20    319s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[11/13 16:29:30    319s] <CMD> deselectInst DATAPATH_state_2_1_clk_gate_REG_OUT_reg/latch
[11/13 16:29:36    319s] <CMD> deselectAll
[11/13 16:29:42    319s] <CMD> fit
[11/13 16:30:13    320s] <CMD> reset_parasitics
[11/13 16:30:13    320s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_wrXBVX.rcdb.d'. 1 times net's RC data read were performed.
[11/13 16:30:13    320s] Performing RC Extraction ...
[11/13 16:30:13    320s] <CMD> extractRC
[11/13 16:30:13    320s] Extraction called for design 'MYFIR_PIPED_UNFOLDED' of instances=13166 and nets=5265 using extraction engine 'postRoute' at effort level 'low' .
[11/13 16:30:13    320s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/13 16:30:13    320s] Type 'man IMPEXT-3530' for more detail.
[11/13 16:30:13    320s] PostRoute (effortLevel low) RC Extraction called for design MYFIR_PIPED_UNFOLDED.
[11/13 16:30:13    320s] RC Extraction called in multi-corner(1) mode.
[11/13 16:30:14    320s] Process corner(s) are loaded.
[11/13 16:30:14    320s]  Corner: my_rc
[11/13 16:30:14    320s] extractDetailRC Option : -outfile /tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d -maxResLength 200  -extended
[11/13 16:30:14    320s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/13 16:30:14    320s]       RC Corner Indexes            0   
[11/13 16:30:14    320s] Capacitance Scaling Factor   : 1.00000 
[11/13 16:30:14    320s] Coupling Cap. Scaling Factor : 1.00000 
[11/13 16:30:14    320s] Resistance Scaling Factor    : 1.00000 
[11/13 16:30:14    320s] Clock Cap. Scaling Factor    : 1.00000 
[11/13 16:30:14    320s] Clock Res. Scaling Factor    : 1.00000 
[11/13 16:30:14    320s] Shrink Factor                : 1.00000
[11/13 16:30:15    321s] Initializing multi-corner capacitance tables ... 
[11/13 16:30:15    321s] Initializing multi-corner resistance tables ...
[11/13 16:30:16    321s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1271.0M)
[11/13 16:30:17    321s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for storing RC.
[11/13 16:30:18    321s] Extracted 10.0039% (CPU Time= 0:00:00.2  MEM= 1319.0M)
[11/13 16:30:19    321s] Extracted 20.0037% (CPU Time= 0:00:00.3  MEM= 1319.0M)
[11/13 16:30:19    321s] Extracted 30.0035% (CPU Time= 0:00:00.3  MEM= 1319.0M)
[11/13 16:30:19    321s] Extracted 40.0033% (CPU Time= 0:00:00.4  MEM= 1319.0M)
[11/13 16:30:20    321s] Extracted 50.0031% (CPU Time= 0:00:00.4  MEM= 1319.0M)
[11/13 16:30:21    321s] Extracted 60.0029% (CPU Time= 0:00:00.5  MEM= 1319.0M)
[11/13 16:30:21    321s] Extracted 70.0027% (CPU Time= 0:00:00.6  MEM= 1319.0M)
[11/13 16:30:22    321s] Extracted 80.0025% (CPU Time= 0:00:00.7  MEM= 1319.0M)
[11/13 16:30:24    321s] Extracted 90.0023% (CPU Time= 0:00:00.8  MEM= 1319.0M)
[11/13 16:30:26    322s] Extracted 100% (CPU Time= 0:00:01.0  MEM= 1319.0M)
[11/13 16:30:27    322s] Number of Extracted Resistors     : 76509
[11/13 16:30:27    322s] Number of Extracted Ground Cap.   : 81547
[11/13 16:30:27    322s] Number of Extracted Coupling Cap. : 116056
[11/13 16:30:27    322s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:30:27    322s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/13 16:30:27    322s]  Corner: my_rc
[11/13 16:30:27    322s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1303.0M)
[11/13 16:30:28    322s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb_Filter.rcdb.d' for storing RC.
[11/13 16:30:29    322s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:30:31    322s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1302.953M)
[11/13 16:30:31    322s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:30:31    322s] processing rcdb (/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d) for hinst (top) of cell (MYFIR_PIPED_UNFOLDED);
[11/13 16:30:31    322s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1302.953M)
[11/13 16:30:31    322s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:18.0  MEM: 1302.953M)
[11/13 16:30:31    322s] <CMD> rcOut -setload MYFIR_PIPED_UNFOLDED.setload -rc_corner my_rc
[11/13 16:30:31    322s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:30:32    322s] RC Out has the following PVT Info:
[11/13 16:30:32    322s]    RC:my_rc, Operating temperature 25 C
[11/13 16:30:32    322s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1303.0M)
[11/13 16:30:32    322s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:30:32    322s] <CMD> rcOut -setres MYFIR_PIPED_UNFOLDED.setres -rc_corner my_rc
[11/13 16:30:32    322s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:30:32    322s] RC Out has the following PVT Info:
[11/13 16:30:32    322s]    RC:my_rc, Operating temperature 25 C
[11/13 16:30:32    322s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1303.0M)
[11/13 16:30:32    322s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:30:32    322s] <CMD> rcOut -spf MYFIR_PIPED_UNFOLDED.spf -rc_corner my_rc
[11/13 16:30:32    322s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:30:32    322s] RC Out has the following PVT Info:
[11/13 16:30:32    322s]    RC:my_rc, Operating temperature 25 C
[11/13 16:30:32    322s] Printing *|NET...
[11/13 16:30:41    323s] RC Out from RCDB Completed (CPU Time= 0:00:00.9  MEM= 1303.0M)
[11/13 16:30:41    323s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:30:41    323s] <CMD> rcOut -spef MYFIR_PIPED_UNFOLDED.spef -rc_corner my_rc
[11/13 16:30:41    323s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:30:42    323s] RC Out has the following PVT Info:
[11/13 16:30:42    323s]    RC:my_rc, Operating temperature 25 C
[11/13 16:30:42    323s] Dumping Spef file.....
[11/13 16:30:42    323s] Printing D_NET...
[11/13 16:30:45    323s] RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 1303.0M)
[11/13 16:30:45    323s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:31:44    325s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/13 16:31:44    325s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix MYFIR_PIPED_UNFOLDED_postRoute -outDir timingReports
[11/13 16:31:44    325s] 
[11/13 16:31:44    325s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[11/13 16:31:44    325s] 
[11/13 16:32:33    327s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/13 16:32:33    327s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix MYFIR_PIPED_UNFOLDED_postRoute -outDir timingReports
[11/13 16:32:33    327s] 
[11/13 16:32:33    327s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[11/13 16:32:33    327s] 
[11/13 16:33:42    329s] <CMD> setAnalysisMode -analysisType onChipVariation
[11/13 16:34:03    330s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/13 16:34:03    330s] <CMD> optDesign -postRoute
[11/13 16:34:03    330s] **WARN: (IMPOPT-576):	95 nets have unplaced terms. 
[11/13 16:34:03    330s] Type 'man IMPOPT-576' for more detail.
[11/13 16:34:03    330s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/13 16:34:03    330s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/13 16:34:04    330s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/13 16:34:04    330s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/13 16:34:07    330s] #spOpts: mergeVia=F 
[11/13 16:34:08    330s] GigaOpt running with 1 threads.
[11/13 16:34:08    330s] Info: 1 threads available for lower-level modules during optimization.
[11/13 16:34:08    330s] #spOpts: mergeVia=F 
[11/13 16:34:09    330s] Initializing multi-corner capacitance tables ... 
[11/13 16:34:09    330s] Initializing multi-corner resistance tables ...
[11/13 16:34:09    330s] 
[11/13 16:34:09    330s] Creating Lib Analyzer ...
[11/13 16:34:09    330s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/13 16:34:09    330s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/13 16:34:09    330s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/13 16:34:09    330s] 
[11/13 16:34:15    331s] Creating Lib Analyzer, finished. 
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	DIN[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	DIN[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	DIN[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	DIN[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	DIN[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	DIN[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	DIN[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	DIN[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	H0[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	H0[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	H0[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	H0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	H0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	H0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	H0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	H0[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	H1[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	H1[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	H1[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (IMPOPT-665):	H1[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:34:15    331s] Type 'man IMPOPT-665' for more detail.
[11/13 16:34:15    331s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/13 16:34:15    331s] To increase the message display limit, refer to the product command reference manual.
[11/13 16:34:15    331s] Effort level <high> specified for reg2reg path_group
[11/13 16:34:16    331s] Effort level <high> specified for reg2cgate path_group
[11/13 16:34:16    331s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 928.5M, totSessionCpu=0:05:32 **
[11/13 16:34:17    331s] Begin checking placement ... (start mem=1289.6M, init mem=1289.6M)
[11/13 16:34:18    331s] *info: Placed = 13166         
[11/13 16:34:18    331s] *info: Unplaced = 0           
[11/13 16:34:18    331s] Placement Density:100.00%(15743/15743)
[11/13 16:34:18    331s] Placement Density (including fixed std cells):100.00%(15743/15743)
[11/13 16:34:18    331s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1289.6M)
[11/13 16:34:18    331s]  Initial DC engine is -> aae
[11/13 16:34:18    331s]  
[11/13 16:34:18    331s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/13 16:34:18    331s]  
[11/13 16:34:18    331s]  
[11/13 16:34:18    331s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/13 16:34:18    331s]  
[11/13 16:34:18    331s] Reset EOS DB
[11/13 16:34:18    331s] Ignoring AAE DB Resetting ...
[11/13 16:34:18    331s]  Set Options for AAE Based Opt flow 
[11/13 16:34:18    331s] *** optDesign -postRoute ***
[11/13 16:34:18    331s] DRC Margin: user margin 0.0; extra margin 0
[11/13 16:34:18    331s] Setup Target Slack: user slack 0
[11/13 16:34:18    331s] Hold Target Slack: user slack 0
[11/13 16:34:18    331s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:34:18    331s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1291.6M)
[11/13 16:34:18    331s] Multi-VT timing optimization disabled based on library information.
[11/13 16:34:18    331s] Deleting Cell Server ...
[11/13 16:34:18    331s] Deleting Lib Analyzer.
[11/13 16:34:19    331s] Creating Cell Server ...(0, 0, 0, 0)
[11/13 16:34:19    331s] Summary for sequential cells identification: 
[11/13 16:34:19    331s]   Identified SBFF number: 16
[11/13 16:34:19    331s]   Identified MBFF number: 0
[11/13 16:34:19    331s]   Identified SB Latch number: 0
[11/13 16:34:19    331s]   Identified MB Latch number: 0
[11/13 16:34:19    331s]   Not identified SBFF number: 0
[11/13 16:34:19    331s]   Not identified MBFF number: 0
[11/13 16:34:19    331s]   Not identified SB Latch number: 0
[11/13 16:34:19    331s]   Not identified MB Latch number: 0
[11/13 16:34:19    331s]   Number of sequential cells which are not FFs: 13
[11/13 16:34:19    331s] Creating Cell Server, finished. 
[11/13 16:34:19    331s] 
[11/13 16:34:19    331s] 
[11/13 16:34:19    331s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[11/13 16:34:19    331s]   
[11/13 16:34:19    331s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[11/13 16:34:19    331s]   Deleting Cell Server ...
[11/13 16:34:19    331s] ** INFO : this run is activating 'postRoute' automaton
[11/13 16:34:19    331s] Extraction called for design 'MYFIR_PIPED_UNFOLDED' of instances=13166 and nets=5265 using extraction engine 'postRoute' at effort level 'low' .
[11/13 16:34:19    331s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/13 16:34:19    331s] Type 'man IMPEXT-3530' for more detail.
[11/13 16:34:19    331s] PostRoute (effortLevel low) RC Extraction called for design MYFIR_PIPED_UNFOLDED.
[11/13 16:34:19    331s] RC Extraction called in multi-corner(1) mode.
[11/13 16:34:19    331s] Process corner(s) are loaded.
[11/13 16:34:19    331s]  Corner: my_rc
[11/13 16:34:19    331s] extractDetailRC Option : -outfile /tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d -maxResLength 200  -extended
[11/13 16:34:19    331s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/13 16:34:19    331s]       RC Corner Indexes            0   
[11/13 16:34:19    331s] Capacitance Scaling Factor   : 1.00000 
[11/13 16:34:19    331s] Coupling Cap. Scaling Factor : 1.00000 
[11/13 16:34:19    331s] Resistance Scaling Factor    : 1.00000 
[11/13 16:34:19    331s] Clock Cap. Scaling Factor    : 1.00000 
[11/13 16:34:19    331s] Clock Res. Scaling Factor    : 1.00000 
[11/13 16:34:19    331s] Shrink Factor                : 1.00000
[11/13 16:34:21    332s] Initializing multi-corner capacitance tables ... 
[11/13 16:34:21    332s] Initializing multi-corner resistance tables ...
[11/13 16:34:22    332s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1283.6M)
[11/13 16:34:23    332s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for storing RC.
[11/13 16:34:24    332s] Extracted 10.0039% (CPU Time= 0:00:00.3  MEM= 1339.6M)
[11/13 16:34:24    332s] Extracted 20.0037% (CPU Time= 0:00:00.3  MEM= 1339.6M)
[11/13 16:34:25    332s] Extracted 30.0035% (CPU Time= 0:00:00.4  MEM= 1339.6M)
[11/13 16:34:25    332s] Extracted 40.0033% (CPU Time= 0:00:00.4  MEM= 1339.6M)
[11/13 16:34:26    332s] Extracted 50.0031% (CPU Time= 0:00:00.5  MEM= 1339.6M)
[11/13 16:34:27    332s] Extracted 60.0029% (CPU Time= 0:00:00.6  MEM= 1339.6M)
[11/13 16:34:27    332s] Extracted 70.0027% (CPU Time= 0:00:00.6  MEM= 1339.6M)
[11/13 16:34:29    332s] Extracted 80.0025% (CPU Time= 0:00:00.7  MEM= 1339.6M)
[11/13 16:34:30    333s] Extracted 90.0023% (CPU Time= 0:00:00.9  MEM= 1339.6M)
[11/13 16:34:32    333s] Extracted 100% (CPU Time= 0:00:01.1  MEM= 1339.6M)
[11/13 16:34:33    333s] Number of Extracted Resistors     : 76509
[11/13 16:34:33    333s] Number of Extracted Ground Cap.   : 81547
[11/13 16:34:33    333s] Number of Extracted Coupling Cap. : 116056
[11/13 16:34:33    333s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:34:33    333s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/13 16:34:33    333s]  Corner: my_rc
[11/13 16:34:34    333s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1315.6M)
[11/13 16:34:34    333s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb_Filter.rcdb.d' for storing RC.
[11/13 16:34:35    333s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:34:37    333s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1315.602M)
[11/13 16:34:37    333s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:34:37    333s] processing rcdb (/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d) for hinst (top) of cell (MYFIR_PIPED_UNFOLDED);
[11/13 16:34:38    333s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1315.602M)
[11/13 16:34:38    333s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:19.0  MEM: 1315.602M)
[11/13 16:34:38    333s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:34:38    333s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1315.6M)
[11/13 16:34:38    333s] Initializing multi-corner capacitance tables ... 
[11/13 16:34:38    333s] Initializing multi-corner resistance tables ...
[11/13 16:34:38    333s] Unfixed 0 ViaPillar Nets
[11/13 16:34:39    333s] End AAE Lib Interpolated Model. (MEM=1315.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:34:39    333s] **INFO: Starting Blocking QThread with 1 CPU
[11/13 16:34:39    333s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/13 16:34:39    333s] #################################################################################
[11/13 16:34:39    333s] # Design Stage: PostRoute
[11/13 16:34:39    333s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 16:34:39    333s] # Design Mode: 90nm
[11/13 16:34:39    333s] # Analysis Mode: MMMC OCV 
[11/13 16:34:39    333s] # Parasitics Mode: SPEF/RCDB
[11/13 16:34:39    333s] # Signoff Settings: SI Off 
[11/13 16:34:39    333s] #################################################################################
[11/13 16:34:39    333s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:34:39    333s] Calculate late delays in OCV mode...
[11/13 16:34:39    333s] Calculate early delays in OCV mode...
[11/13 16:34:39    333s] Topological Sorting (REAL = 0:00:01.0, MEM = 0.0M, InitMEM = 0.0M)
[11/13 16:34:39    333s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/13 16:34:39    333s] End AAE Lib Interpolated Model. (MEM=22.8711 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:34:39    333s] Total number of fetched objects 5617
[11/13 16:34:39    333s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:34:39    333s] End delay calculation. (MEM=0 CPU=0:00:03.0 REAL=0:00:29.0)
[11/13 16:34:39    333s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.1 REAL=0:00:29.0)
[11/13 16:34:39    333s] *** CDM Built up (cpu=0:00:03.1  real=0:00:30.0  mem= 0.0M) ***
[11/13 16:34:39    333s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:32.0 totSessionCpu=0:00:11.8 mem=0.0M)
[11/13 16:34:39    333s] Done building cte hold timing graph (HoldAware) cpu=0:00:03.8 real=0:00:37.0 totSessionCpu=0:00:11.8 mem=0.0M ***
[11/13 16:35:19    333s] **WARN: (PRL-280):	The elapsed time (39 sec) of the threaded job 1 is more than twice the CPU time (4 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
[11/13 16:35:19    336s]  
_______________________________________________________________________
[11/13 16:35:20    337s] Starting SI iteration 1 using Infinite Timing Windows
[11/13 16:35:20    337s] Begin IPO call back ...
[11/13 16:35:23    337s] End IPO call back ...
[11/13 16:35:24    337s] #################################################################################
[11/13 16:35:24    337s] # Design Stage: PostRoute
[11/13 16:35:24    337s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 16:35:24    337s] # Design Mode: 90nm
[11/13 16:35:24    337s] # Analysis Mode: MMMC OCV 
[11/13 16:35:24    337s] # Parasitics Mode: SPEF/RCDB
[11/13 16:35:24    337s] # Signoff Settings: SI On 
[11/13 16:35:24    337s] #################################################################################
[11/13 16:35:25    337s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:35:25    337s] Setting infinite Tws ...
[11/13 16:35:25    337s] First Iteration Infinite Tw... 
[11/13 16:35:26    337s] Calculate early delays in OCV mode...
[11/13 16:35:26    337s] Calculate late delays in OCV mode...
[11/13 16:35:26    337s] Topological Sorting (REAL = 0:00:00.0, MEM = 1313.6M, InitMEM = 1313.6M)
[11/13 16:35:26    337s] Start delay calculation (fullDC) (1 T). (MEM=1313.6)
[11/13 16:35:27    337s] End AAE Lib Interpolated Model. (MEM=1329.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:36:16    342s] Total number of fetched objects 5617
[11/13 16:36:16    342s] AAE_INFO-618: Total number of nets in the design is 5265,  100.0 percent of the nets selected for SI analysis
[11/13 16:36:16    342s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:36:16    342s] End delay calculation. (MEM=1387.05 CPU=0:00:04.8 REAL=0:00:47.0)
[11/13 16:36:16    342s] End delay calculation (fullDC). (MEM=1387.05 CPU=0:00:05.2 REAL=0:00:50.0)
[11/13 16:36:16    342s] *** CDM Built up (cpu=0:00:05.3  real=0:00:52.0  mem= 1387.0M) ***
[11/13 16:36:22    343s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1387.0M)
[11/13 16:36:22    343s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/13 16:36:22    343s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1387.0M)
[11/13 16:36:22    343s] 
[11/13 16:36:22    343s] Executing IPO callback for view pruning ..
[11/13 16:36:22    343s] Starting SI iteration 2
[11/13 16:36:23    343s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:36:23    343s] Calculate early delays in OCV mode...
[11/13 16:36:23    343s] Calculate late delays in OCV mode...
[11/13 16:36:23    343s] Start delay calculation (fullDC) (1 T). (MEM=1395.09)
[11/13 16:36:23    343s] End AAE Lib Interpolated Model. (MEM=1395.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:36:25    343s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/13 16:36:25    343s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 5617. 
[11/13 16:36:25    343s] Total number of fetched objects 5617
[11/13 16:36:25    343s] AAE_INFO-618: Total number of nets in the design is 5265,  0.0 percent of the nets selected for SI analysis
[11/13 16:36:25    343s] End delay calculation. (MEM=1363.09 CPU=0:00:00.1 REAL=0:00:01.0)
[11/13 16:36:25    343s] End delay calculation (fullDC). (MEM=1363.09 CPU=0:00:00.2 REAL=0:00:02.0)
[11/13 16:36:25    343s] *** CDM Built up (cpu=0:00:00.2  real=0:00:02.0  mem= 1363.1M) ***
[11/13 16:36:28    344s] *** Done Building Timing Graph (cpu=0:00:07.1 real=0:01:08 totSessionCpu=0:05:44 mem=1363.1M)
[11/13 16:36:29    344s] End AAE Lib Interpolated Model. (MEM=1363.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:36:31    344s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.998  |  7.436  |  8.379  |  6.998  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   787   |   359   |   44    |   607   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.481%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:02:15, mem = 958.9M, totSessionCpu=0:05:44 **
[11/13 16:36:31    344s] Setting latch borrow mode to budget during optimization.
[11/13 16:36:36    344s] Info: Done creating the CCOpt slew target map.
[11/13 16:36:36    344s] Glitch fixing enabled
[11/13 16:36:36    344s] Running CCOpt-PRO on entire clock network
[11/13 16:36:36    344s] Net route status summary:
[11/13 16:36:36    344s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[11/13 16:36:36    344s]   Non-clock:  5264 (unrouted=110, trialRouted=0, noStatus=0, routed=5154, fixed=0, [crossesIlmBoundary=0, tooFewTerms=81, (crossesIlmBounday AND tooFewTerms=0)])
[11/13 16:36:36    344s] PRO...
[11/13 16:36:36    344s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[11/13 16:36:36    344s] Initializing clock structures...
[11/13 16:36:36    344s]   Creating own balancer
[11/13 16:36:36    344s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[11/13 16:36:36    344s]   Initializing legalizer
[11/13 16:36:36    344s]   Using cell based legalization.
[11/13 16:36:37    345s]   Validating CTS configuration...
[11/13 16:36:37    345s]   Non-default CCOpt properties:
[11/13 16:36:37    345s]   adjacent_rows_legal: 1 (default: false)
[11/13 16:36:37    345s]   allow_non_fterm_identical_swaps: 0 (default: true)
[11/13 16:36:37    345s]   cell_density is set for at least one key
[11/13 16:36:37    345s]   fast_path_multiple: 1 (default: false)
[11/13 16:36:37    345s]   Route type trimming info:
[11/13 16:36:37    345s]     No route type modifications were made.
[11/13 16:36:37    345s]   Clock tree balancer configuration for clock_tree MY_CLK:
[11/13 16:36:37    345s]   Non-default CCOpt properties for clock tree MY_CLK:
[11/13 16:36:37    345s]     cell_density: 1 (default: 0.75)
[11/13 16:36:37    345s]   Library Trimming...
[11/13 16:36:37    345s] (I)       Initializing Steiner engine. 
[11/13 16:36:37    345s] (I)       Reading DB...
[11/13 16:36:37    345s] (I)       Number of ignored instance 0
[11/13 16:36:37    345s] (I)       numMoveCells=13166, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[11/13 16:36:37    345s] (I)       Identified Clock instances: Flop 370, Clock buffer/inverter 0, Gate 45
[11/13 16:36:37    345s] (I)       before initializing RouteDB syMemory usage = 1277.0 MB
[11/13 16:36:37    345s] (I)       congestionReportName   : 
[11/13 16:36:37    345s] (I)       layerRangeFor2DCongestion : 
[11/13 16:36:37    345s] (I)       buildTerm2TermWires    : 1
[11/13 16:36:37    345s] (I)       doTrackAssignment      : 0
[11/13 16:36:37    345s] (I)       dumpBookshelfFiles     : 0
[11/13 16:36:37    345s] (I)       numThreads             : 1
[11/13 16:36:37    345s] (I)       bufferingAwareRouting  : true
[11/13 16:36:37    345s] [NR-eGR] honorMsvRouteConstraint: false
[11/13 16:36:37    345s] (I)       honorPin               : false
[11/13 16:36:37    345s] (I)       honorPinGuide          : true
[11/13 16:36:37    345s] (I)       honorPartition         : false
[11/13 16:36:37    345s] (I)       allowPartitionCrossover: false
[11/13 16:36:37    345s] (I)       honorSingleEntry       : true
[11/13 16:36:37    345s] (I)       honorSingleEntryStrong : true
[11/13 16:36:37    345s] (I)       handleViaSpacingRule   : false
[11/13 16:36:37    345s] (I)       handleEolSpacingRule   : true
[11/13 16:36:37    345s] (I)       PDConstraint           : none
[11/13 16:36:37    345s] (I)       expBetterNDRHandling   : true
[11/13 16:36:37    345s] [NR-eGR] honorClockSpecNDR      : 0
[11/13 16:36:37    345s] (I)       routingEffortLevel     : 3
[11/13 16:36:37    345s] (I)       effortLevel            : standard
[11/13 16:36:37    345s] [NR-eGR] minRouteLayer          : 2
[11/13 16:36:37    345s] [NR-eGR] maxRouteLayer          : 127
[11/13 16:36:37    345s] (I)       relaxedTopLayerCeiling : 127
[11/13 16:36:37    345s] (I)       relaxedBottomLayerFloor: 2
[11/13 16:36:37    345s] (I)       numRowsPerGCell        : 1
[11/13 16:36:37    345s] (I)       speedUpLargeDesign     : 0
[11/13 16:36:37    345s] (I)       multiThreadingTA       : 1
[11/13 16:36:37    345s] (I)       blkAwareLayerSwitching : 1
[11/13 16:36:37    345s] (I)       optimizationMode       : false
[11/13 16:36:37    345s] (I)       routeSecondPG          : false
[11/13 16:36:37    345s] (I)       scenicRatioForLayerRelax: 0.00
[11/13 16:36:37    345s] (I)       detourLimitForLayerRelax: 0.00
[11/13 16:36:37    345s] (I)       punchThroughDistance   : 2147483647.00
[11/13 16:36:37    345s] (I)       scenicBound            : 1.15
[11/13 16:36:37    345s] (I)       maxScenicToAvoidBlk    : 100.00
[11/13 16:36:37    345s] (I)       source-to-sink ratio   : 0.30
[11/13 16:36:37    345s] (I)       targetCongestionRatioH : 1.00
[11/13 16:36:37    345s] (I)       targetCongestionRatioV : 1.00
[11/13 16:36:37    345s] (I)       layerCongestionRatio   : 1.00
[11/13 16:36:37    345s] (I)       m1CongestionRatio      : 0.10
[11/13 16:36:37    345s] (I)       m2m3CongestionRatio    : 0.70
[11/13 16:36:37    345s] (I)       localRouteEffort       : 1.00
[11/13 16:36:37    345s] (I)       numSitesBlockedByOneVia: 8.00
[11/13 16:36:37    345s] (I)       supplyScaleFactorH     : 1.00
[11/13 16:36:37    345s] (I)       supplyScaleFactorV     : 1.00
[11/13 16:36:37    345s] (I)       highlight3DOverflowFactor: 0.00
[11/13 16:36:37    345s] (I)       doubleCutViaModelingRatio: 0.00
[11/13 16:36:37    345s] (I)       routeVias              : 
[11/13 16:36:37    345s] (I)       readTROption           : true
[11/13 16:36:37    345s] (I)       extraSpacingFactor     : 1.00
[11/13 16:36:37    345s] [NR-eGR] numTracksPerClockWire  : 0
[11/13 16:36:37    345s] (I)       routeSelectedNetsOnly  : false
[11/13 16:36:37    345s] (I)       clkNetUseMaxDemand     : false
[11/13 16:36:37    345s] (I)       extraDemandForClocks   : 0
[11/13 16:36:37    345s] (I)       steinerRemoveLayers    : false
[11/13 16:36:37    345s] (I)       demoteLayerScenicScale : 1.00
[11/13 16:36:37    345s] (I)       nonpreferLayerCostScale : 100.00
[11/13 16:36:37    345s] (I)       similarTopologyRoutingFast : true
[11/13 16:36:37    345s] (I)       spanningTreeRefinement : false
[11/13 16:36:37    345s] (I)       spanningTreeRefinementAlpha : 0.50
[11/13 16:36:37    345s] (I)       starting read tracks
[11/13 16:36:37    345s] (I)       build grid graph
[11/13 16:36:37    345s] (I)       build grid graph start
[11/13 16:36:37    345s] [NR-eGR] Layer1 has no routable track
[11/13 16:36:37    345s] [NR-eGR] Layer2 has single uniform track structure
[11/13 16:36:37    345s] [NR-eGR] Layer3 has single uniform track structure
[11/13 16:36:37    345s] [NR-eGR] Layer4 has single uniform track structure
[11/13 16:36:37    345s] [NR-eGR] Layer5 has single uniform track structure
[11/13 16:36:37    345s] [NR-eGR] Layer6 has single uniform track structure
[11/13 16:36:37    345s] [NR-eGR] Layer7 has single uniform track structure
[11/13 16:36:37    345s] [NR-eGR] Layer8 has single uniform track structure
[11/13 16:36:37    345s] [NR-eGR] Layer9 has single uniform track structure
[11/13 16:36:37    345s] [NR-eGR] Layer10 has single uniform track structure
[11/13 16:36:37    345s] (I)       build grid graph end
[11/13 16:36:37    345s] (I)       numViaLayers=10
[11/13 16:36:37    345s] (I)       Reading via via1_8 for layer: 0 
[11/13 16:36:37    345s] (I)       Reading via via2_8 for layer: 1 
[11/13 16:36:37    345s] (I)       Reading via via3_2 for layer: 2 
[11/13 16:36:37    345s] (I)       Reading via via4_0 for layer: 3 
[11/13 16:36:37    345s] (I)       Reading via via5_0 for layer: 4 
[11/13 16:36:37    345s] (I)       Reading via via6_0 for layer: 5 
[11/13 16:36:37    345s] (I)       Reading via via7_0 for layer: 6 
[11/13 16:36:37    345s] (I)       Reading via via8_0 for layer: 7 
[11/13 16:36:37    345s] (I)       Reading via via9_0 for layer: 8 
[11/13 16:36:37    345s] (I)       end build via table
[11/13 16:36:38    345s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=192 numBumpBlks=0 numBoundaryFakeBlks=0
[11/13 16:36:38    345s] (I)       readDataFromPlaceDB
[11/13 16:36:38    345s] (I)       Read net information..
[11/13 16:36:38    345s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[11/13 16:36:38    345s] (I)       Read testcase time = 0.000 seconds
[11/13 16:36:38    345s] 
[11/13 16:36:38    345s] (I)       read default dcut vias
[11/13 16:36:38    345s] (I)       Reading via via1_7 for layer: 0 
[11/13 16:36:38    345s] (I)       Reading via via2_5 for layer: 1 
[11/13 16:36:38    345s] (I)       Reading via via3_2 for layer: 2 
[11/13 16:36:38    345s] (I)       Reading via via4_0 for layer: 3 
[11/13 16:36:38    345s] (I)       Reading via via5_0 for layer: 4 
[11/13 16:36:38    345s] (I)       Reading via via6_0 for layer: 5 
[11/13 16:36:38    345s] (I)       Reading via via7_0 for layer: 6 
[11/13 16:36:38    345s] (I)       Reading via via8_0 for layer: 7 
[11/13 16:36:38    345s] (I)       Reading via via9_0 for layer: 8 
[11/13 16:36:38    345s] (I)       build grid graph start
[11/13 16:36:38    345s] (I)       build grid graph end
[11/13 16:36:38    345s] (I)       Model blockage into capacity
[11/13 16:36:38    345s] (I)       Read numBlocks=192  numPreroutedWires=0  numCapScreens=0
[11/13 16:36:38    345s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/13 16:36:38    345s] (I)       blocked area on Layer2 : 3211828800  (4.36%)
[11/13 16:36:38    345s] (I)       blocked area on Layer3 : 0  (0.00%)
[11/13 16:36:38    345s] (I)       blocked area on Layer4 : 0  (0.00%)
[11/13 16:36:38    345s] (I)       blocked area on Layer5 : 0  (0.00%)
[11/13 16:36:38    345s] (I)       blocked area on Layer6 : 0  (0.00%)
[11/13 16:36:38    345s] (I)       blocked area on Layer7 : 0  (0.00%)
[11/13 16:36:38    345s] (I)       blocked area on Layer8 : 0  (0.00%)
[11/13 16:36:38    345s] (I)       blocked area on Layer9 : 0  (0.00%)
[11/13 16:36:38    345s] (I)       blocked area on Layer10 : 0  (0.00%)
[11/13 16:36:38    345s] (I)       Modeling time = 0.000 seconds
[11/13 16:36:38    345s] 
[11/13 16:36:38    345s] (I)       Moved 0 terms for better access 
[11/13 16:36:38    345s] (I)       Number of ignored nets = 0
[11/13 16:36:38    345s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/13 16:36:38    345s] (I)       Number of clock nets = 0.  Ignored: No
[11/13 16:36:38    345s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/13 16:36:38    345s] (I)       Number of special nets = 0.  Ignored: Yes
[11/13 16:36:38    345s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/13 16:36:38    345s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/13 16:36:38    345s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/13 16:36:38    345s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/13 16:36:38    345s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/13 16:36:38    345s] (I)       Constructing bin map
[11/13 16:36:38    345s] (I)       Initialize bin information with width=5600 height=5600
[11/13 16:36:38    345s] (I)       Done constructing bin map
[11/13 16:36:38    345s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1277.0 MB
[11/13 16:36:38    345s] (I)       Ndr track 0 does not exist
[11/13 16:36:38    345s] (I)       Layer1  viaCost=200.00
[11/13 16:36:38    345s] (I)       Layer2  viaCost=200.00
[11/13 16:36:38    345s] (I)       Layer3  viaCost=100.00
[11/13 16:36:38    345s] (I)       Layer4  viaCost=100.00
[11/13 16:36:38    345s] (I)       Layer5  viaCost=100.00
[11/13 16:36:38    345s] (I)       Layer6  viaCost=100.00
[11/13 16:36:38    345s] (I)       Layer7  viaCost=100.00
[11/13 16:36:38    345s] (I)       Layer8  viaCost=100.00
[11/13 16:36:38    345s] (I)       Layer9  viaCost=100.00
[11/13 16:36:38    345s] (I)       ---------------------Grid Graph Info--------------------
[11/13 16:36:38    345s] (I)       routing area        :  (0, 0) - (273220, 269360)
[11/13 16:36:38    345s] (I)       core area           :  (10260, 10080) - (262960, 259280)
[11/13 16:36:38    345s] (I)       Site Width          :   380  (dbu)
[11/13 16:36:38    345s] (I)       Row Height          :  2800  (dbu)
[11/13 16:36:38    345s] (I)       GCell Width         :  2800  (dbu)
[11/13 16:36:38    345s] (I)       GCell Height        :  2800  (dbu)
[11/13 16:36:38    345s] (I)       grid                :    97    96    10
[11/13 16:36:38    345s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/13 16:36:38    345s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/13 16:36:38    345s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/13 16:36:38    345s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/13 16:36:38    345s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[11/13 16:36:38    345s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[11/13 16:36:38    345s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/13 16:36:38    345s] (I)       Total num of tracks :     0   719   962   487   480   487   160   162    83    80
[11/13 16:36:38    345s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/13 16:36:38    345s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/13 16:36:38    345s] (I)       --------------------------------------------------------
[11/13 16:36:38    345s] 
[11/13 16:36:38    345s] [NR-eGR] ============ Routing rule table ============
[11/13 16:36:38    345s] [NR-eGR] Rule id 0. Nets 0 
[11/13 16:36:38    345s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/13 16:36:38    345s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[11/13 16:36:38    345s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 16:36:38    345s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/13 16:36:38    345s] [NR-eGR] ========================================
[11/13 16:36:38    345s] [NR-eGR] 
[11/13 16:36:38    345s] (I)       After initializing earlyGlobalRoute syMemory usage = 1277.0 MB
[11/13 16:36:38    345s] (I)       Loading and dumping file time : 0.06 seconds
[11/13 16:36:38    345s] (I)       total 2D Cap : 346573 = (163445 H, 183128 V)
[11/13 16:36:38    345s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[11/13 16:36:38    345s] End AAE Lib Interpolated Model. (MEM=1277.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:36:38    345s]     Library trimming buffers in power domain auto-default and half-corner my_delay:setup.late removed 0 of 3 cells
[11/13 16:36:38    345s] Original list had 3 cells:
[11/13 16:36:38    345s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[11/13 16:36:38    345s] Library trimming was not able to trim any cells:
[11/13 16:36:38    345s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[11/13 16:36:38    345s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree MY_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[11/13 16:36:38    345s]     For power domain auto-default:
[11/13 16:36:38    345s]       Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[11/13 16:36:38    345s]       Inverters:   
[11/13 16:36:38    345s]       Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[11/13 16:36:38    345s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 18398.635um^2
[11/13 16:36:38    345s]     Top/Trunk/Leaf Routing info:
[11/13 16:36:38    345s]       Top/bottom preferred layer name: metal4/metal3; 
[11/13 16:36:38    345s]       Unshielded; Mask Constraint: 0; Source: route_type.
[11/13 16:36:38    345s]     For timing_corner my_delay:setup, late:
[11/13 16:36:38    345s]       Slew time target (leaf):    0.037ns
[11/13 16:36:38    345s]       Slew time target (trunk):   0.037ns
[11/13 16:36:38    345s]       Slew time target (top):     0.037ns (Note: no nets are considered top nets in this clock tree)
[11/13 16:36:38    345s]       Buffer unit delay for power domain auto-default:   0.039ns
[11/13 16:36:38    345s]       Buffer max distance for power domain auto-default: 223.226um
[11/13 16:36:38    345s]     Fastest wire driving cells and distances for power domain auto-default:
[11/13 16:36:39    345s]       Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=my_delay:setup.late, optimalDrivingDistance=223.226um, saturatedSlew=0.028ns, speed=3062.085um per ns, cellArea=5.958um^2 per 1000um}
[11/13 16:36:44    345s]       Clock gate: {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=my_delay:setup.late, optimalDrivingDistance=373.878um, saturatedSlew=0.029ns, speed=5032.006um per ns, cellArea=20.632um^2 per 1000um}
[11/13 16:36:44    345s]   Library Trimming done.
[11/13 16:36:44    345s]   
[11/13 16:36:44    345s]   Logic Sizing Table:
[11/13 16:36:44    345s]   
[11/13 16:36:44    345s]   ----------------------------------------------------------
[11/13 16:36:44    345s]   Cell    Instance count    Source    Eligible library cells
[11/13 16:36:44    345s]   ----------------------------------------------------------
[11/13 16:36:44    345s]     (empty table)
[11/13 16:36:44    345s]   ----------------------------------------------------------
[11/13 16:36:44    345s]   
[11/13 16:36:44    345s]   
[11/13 16:36:44    345s]   Clock tree balancer configuration for skew_group MY_CLK/SDC_layout:
[11/13 16:36:44    345s]     Sources:                     pin CLK
[11/13 16:36:44    345s]     Total number of sinks:       57
[11/13 16:36:44    345s]     Delay constrained sinks:     0
[11/13 16:36:44    345s]     Non-leaf sinks:              0
[11/13 16:36:44    345s]     Ignore pins:                 0
[11/13 16:36:44    345s]    Timing corner my_delay:setup.late:
[11/13 16:36:44    345s]     Skew target:                 0.039ns
[11/13 16:36:44    345s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/13 16:36:44    345s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/13 16:36:44    345s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/13 16:36:44    345s]   
[11/13 16:36:44    345s]   Via Selection for Estimated Routes (rule default):
[11/13 16:36:44    345s]   
[11/13 16:36:44    345s]   -------------------------------------------------------------
[11/13 16:36:44    345s]   Layer     Via Cell    Res.     Cap.     RC       Top of Stack
[11/13 16:36:44    345s]   Range                 (Ohm)    (fF)     (fs)     Only
[11/13 16:36:44    345s]   -------------------------------------------------------------
[11/13 16:36:44    345s]   M1-M2     via1_7      5.000    0.008    0.040    false
[11/13 16:36:44    345s]   M2-M3     via2_5      5.000    0.008    0.038    false
[11/13 16:36:44    345s]   M3-M4     via3_2      5.000    0.008    0.041    false
[11/13 16:36:44    345s]   M4-M5     via4_0      3.000    0.008    0.024    false
[11/13 16:36:44    345s]   M5-M6     via5_0      3.000    0.007    0.021    false
[11/13 16:36:44    345s]   M6-M7     via6_0      3.000    0.017    0.051    false
[11/13 16:36:44    345s]   M7-M8     via7_0      1.000    0.023    0.023    false
[11/13 16:36:44    345s]   M8-M9     via8_0      1.000    0.035    0.035    false
[11/13 16:36:44    345s]   M9-M10    via9_0      0.500    0.041    0.020    false
[11/13 16:36:44    345s]   -------------------------------------------------------------
[11/13 16:36:44    345s]   
[11/13 16:36:44    345s]   No ideal or dont_touch nets found in the clock tree
[11/13 16:36:44    345s]   Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:07.4)
[11/13 16:36:44    345s]   Reconstructing clock tree datastructures...
[11/13 16:36:44    345s]     Validating CTS configuration...
[11/13 16:36:44    345s]     Non-default CCOpt properties:
[11/13 16:36:44    345s]     adjacent_rows_legal: 1 (default: false)
[11/13 16:36:44    345s]     allow_non_fterm_identical_swaps: 0 (default: true)
[11/13 16:36:44    345s]     cell_density is set for at least one key
[11/13 16:36:44    345s]     fast_path_multiple: 1 (default: false)
[11/13 16:36:44    345s]     Route type trimming info:
[11/13 16:36:44    345s]       No route type modifications were made.
[11/13 16:36:44    345s]     Clock tree balancer configuration for clock_tree MY_CLK:
[11/13 16:36:44    345s]     Non-default CCOpt properties for clock tree MY_CLK:
[11/13 16:36:44    345s]       cell_density: 1 (default: 0.75)
[11/13 16:36:44    345s]     
[11/13 16:36:44    345s]     Logic Sizing Table:
[11/13 16:36:44    345s]     
[11/13 16:36:44    345s]     ----------------------------------------------------------
[11/13 16:36:44    345s]     Cell    Instance count    Source    Eligible library cells
[11/13 16:36:44    345s]     ----------------------------------------------------------
[11/13 16:36:44    345s]       (empty table)
[11/13 16:36:44    345s]     ----------------------------------------------------------
[11/13 16:36:44    345s]     
[11/13 16:36:44    345s]     
[11/13 16:36:44    345s]     Clock tree balancer configuration for skew_group MY_CLK/SDC_layout:
[11/13 16:36:44    345s]       Sources:                     pin CLK
[11/13 16:36:44    345s]       Total number of sinks:       57
[11/13 16:36:44    345s]       Delay constrained sinks:     0
[11/13 16:36:44    345s]       Non-leaf sinks:              0
[11/13 16:36:44    345s]       Ignore pins:                 0
[11/13 16:36:44    345s]      Timing corner my_delay:setup.late:
[11/13 16:36:44    345s]       Skew target:                 0.039ns
[11/13 16:36:44    345s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/13 16:36:44    345s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/13 16:36:44    345s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[11/13 16:36:44    345s]     
[11/13 16:36:44    345s]     Via Selection for Estimated Routes (rule default):
[11/13 16:36:44    345s]     
[11/13 16:36:44    345s]     -------------------------------------------------------------
[11/13 16:36:44    345s]     Layer     Via Cell    Res.     Cap.     RC       Top of Stack
[11/13 16:36:44    345s]     Range                 (Ohm)    (fF)     (fs)     Only
[11/13 16:36:44    345s]     -------------------------------------------------------------
[11/13 16:36:44    345s]     M1-M2     via1_7      5.000    0.008    0.040    false
[11/13 16:36:44    345s]     M2-M3     via2_5      5.000    0.008    0.038    false
[11/13 16:36:44    345s]     M3-M4     via3_2      5.000    0.008    0.041    false
[11/13 16:36:44    345s]     M4-M5     via4_0      3.000    0.008    0.024    false
[11/13 16:36:44    345s]     M5-M6     via5_0      3.000    0.007    0.021    false
[11/13 16:36:44    345s]     M6-M7     via6_0      3.000    0.017    0.051    false
[11/13 16:36:44    345s]     M7-M8     via7_0      1.000    0.023    0.023    false
[11/13 16:36:44    345s]     M8-M9     via8_0      1.000    0.035    0.035    false
[11/13 16:36:44    345s]     M9-M10    via9_0      0.500    0.041    0.020    false
[11/13 16:36:44    345s]     -------------------------------------------------------------
[11/13 16:36:44    345s]     
[11/13 16:36:44    345s]     No ideal or dont_touch nets found in the clock tree
[11/13 16:36:44    345s]     Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/13 16:36:44    345s]     CCOpt has not previously been run
[11/13 16:36:44    345s]   Reconstructing clock tree datastructures done.
[11/13 16:36:44    345s] Initializing clock structures done.
[11/13 16:36:45    345s] PRO...
[11/13 16:36:45    345s]   PRO active optimizations:
[11/13 16:36:45    345s]    - DRV fixing with cell sizing
[11/13 16:36:45    345s]   
[11/13 16:36:45    345s] **WARN: (IMPCCOPT-2226):	Cannot find clock skew data from any previous calls to 'ccopt_design' or 'ccopt_design -cts'.
[11/13 16:36:45    345s]   Clock DAG stats PRO initial state:
[11/13 16:36:45    345s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/13 16:36:45    345s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/13 16:36:45    345s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/13 16:36:45    345s]     sink capacitance : count=57, total=93.187fF, avg=1.635fF, sd=0.346fF, min=0.950fF, max=1.812fF
[11/13 16:36:45    345s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=50.232fF, total=50.232fF
[11/13 16:36:45    345s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=629.660um, total=629.660um
[11/13 16:36:45    345s]   Clock DAG net violations PRO initial state:
[11/13 16:36:45    345s]     Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
[11/13 16:36:45    345s]   Clock DAG primary half-corner transition distribution PRO initial state:
[11/13 16:36:45    345s]     Leaf : target=0.037ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 > 0.037ns}
[11/13 16:36:45    345s]   Skew group summary PRO initial state:
[11/13 16:36:45    345s]     skew_group MY_CLK/SDC_layout: unconstrained
[11/13 16:36:45    345s]   Clock network insertion delays are now [infns, -infns] average infns std.dev infns
[11/13 16:36:45    345s]   Fixing DRVs...
[11/13 16:36:45    345s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/13 16:36:45    345s]   CCOpt-PRO: considered: 1, tested: 1, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[11/13 16:36:45    345s]   
[11/13 16:36:45    345s]   PRO Statistics: Fix DRVs (cell sizing):
[11/13 16:36:45    345s]   =======================================
[11/13 16:36:45    345s]   
[11/13 16:36:45    345s]   Cell changes by Net Type:
[11/13 16:36:45    345s]   
[11/13 16:36:45    345s]   ---------------------------------------------------------------------------------------------------------
[11/13 16:36:45    345s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/13 16:36:45    345s]   ---------------------------------------------------------------------------------------------------------
[11/13 16:36:45    345s]   top                0            0           0            0                    0                  0
[11/13 16:36:45    345s]   trunk              0            0           0            0                    0                  0
[11/13 16:36:45    345s]   leaf               0            0           0            0                    0                  0
[11/13 16:36:45    345s]   ---------------------------------------------------------------------------------------------------------
[11/13 16:36:45    345s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[11/13 16:36:45    345s]   ---------------------------------------------------------------------------------------------------------
[11/13 16:36:45    345s]   
[11/13 16:36:45    345s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/13 16:36:45    345s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/13 16:36:45    345s]   
[11/13 16:36:45    345s]   Clock DAG stats PRO after DRV fixing:
[11/13 16:36:45    345s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/13 16:36:45    345s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/13 16:36:45    345s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/13 16:36:45    345s]     sink capacitance : count=57, total=93.187fF, avg=1.635fF, sd=0.346fF, min=0.950fF, max=1.812fF
[11/13 16:36:45    345s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=50.232fF, total=50.232fF
[11/13 16:36:45    345s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=629.660um, total=629.660um
[11/13 16:36:45    345s]   Clock DAG net violations PRO after DRV fixing:
[11/13 16:36:45    345s]     Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
[11/13 16:36:45    345s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[11/13 16:36:45    345s]     Leaf : target=0.037ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 > 0.037ns}
[11/13 16:36:45    345s]   Skew group summary PRO after DRV fixing:
[11/13 16:36:45    345s]     skew_group MY_CLK/SDC_layout: unconstrained
[11/13 16:36:45    345s]   Clock network insertion delays are now [infns, -infns] average infns std.dev infns
[11/13 16:36:45    345s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/13 16:36:45    345s] 
[11/13 16:36:45    345s] Slew Diagnostics: After DRV fixing
[11/13 16:36:45    345s] ==================================
[11/13 16:36:45    345s] 
[11/13 16:36:45    345s] Global Causes:
[11/13 16:36:45    345s] 
[11/13 16:36:45    345s] -------------------------------------
[11/13 16:36:45    345s] Cause
[11/13 16:36:45    345s] -------------------------------------
[11/13 16:36:45    345s] DRV fixing with buffering is disabled
[11/13 16:36:45    345s] -------------------------------------
[11/13 16:36:45    345s] 
[11/13 16:36:45    345s] Top 5 overslews:
[11/13 16:36:45    345s] 
[11/13 16:36:45    345s] -----------------------------------------------
[11/13 16:36:45    345s] Overslew    Causes                  Driving Pin
[11/13 16:36:45    345s] -----------------------------------------------
[11/13 16:36:45    345s] 0.042ns     Sizing not permitted    CLK
[11/13 16:36:45    345s] -----------------------------------------------
[11/13 16:36:45    345s] 
[11/13 16:36:45    345s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/13 16:36:45    345s] 
[11/13 16:36:45    345s] ----------------------------------
[11/13 16:36:45    345s] Cause                   Occurences
[11/13 16:36:45    345s] ----------------------------------
[11/13 16:36:45    345s] Sizing not permitted        1
[11/13 16:36:45    345s] ----------------------------------
[11/13 16:36:45    345s] 
[11/13 16:36:45    345s] Violation diagnostics counts from the 1 nodes that have violations:
[11/13 16:36:45    345s] 
[11/13 16:36:45    345s] ----------------------------------
[11/13 16:36:45    345s] Cause                   Occurences
[11/13 16:36:45    345s] ----------------------------------
[11/13 16:36:45    345s] Sizing not permitted        1
[11/13 16:36:45    345s] ----------------------------------
[11/13 16:36:45    345s] 
[11/13 16:36:45    345s]   Reconnecting optimized routes...
[11/13 16:36:45    345s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/13 16:36:45    345s]   Set dirty flag on 0 insts, 0 nets
[11/13 16:36:45    345s] End AAE Lib Interpolated Model. (MEM=1337.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:36:45    345s]   Clock DAG stats PRO final:
[11/13 16:36:45    345s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[11/13 16:36:45    345s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/13 16:36:45    345s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=0.000fF
[11/13 16:36:45    345s]     sink capacitance : count=57, total=93.187fF, avg=1.635fF, sd=0.346fF, min=0.950fF, max=1.812fF
[11/13 16:36:45    345s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=50.232fF, total=50.232fF
[11/13 16:36:45    345s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=629.660um, total=629.660um
[11/13 16:36:45    345s]   Clock DAG net violations PRO final:
[11/13 16:36:45    345s]     Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
[11/13 16:36:45    345s]   Clock DAG primary half-corner transition distribution PRO final:
[11/13 16:36:45    345s]     Leaf : target=0.037ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 > 0.037ns}
[11/13 16:36:45    345s]   Skew group summary PRO final:
[11/13 16:36:45    345s]     skew_group MY_CLK/SDC_layout: unconstrained
[11/13 16:36:45    345s]   Clock network insertion delays are now [infns, -infns] average infns std.dev infns
[11/13 16:36:45    345s] PRO done.
[11/13 16:36:45    345s] Net route status summary:
[11/13 16:36:45    345s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[11/13 16:36:45    345s]   Non-clock:  5264 (unrouted=110, trialRouted=0, noStatus=0, routed=5154, fixed=0, [crossesIlmBoundary=0, tooFewTerms=81, (crossesIlmBounday AND tooFewTerms=0)])
[11/13 16:36:45    345s] Updating delays...
[11/13 16:36:49    346s] Updating delays done.
[11/13 16:36:49    346s] PRO done. (took cpu=0:00:01.4 real=0:00:12.6)
[11/13 16:36:50    346s] **INFO: Start fixing DRV (Mem = 1356.57M) ...
[11/13 16:36:50    346s] Begin: GigaOpt DRV Optimization
[11/13 16:36:50    346s] Glitch fixing enabled
[11/13 16:36:51    346s] Info: 46 clock nets excluded from IPO operation.
[11/13 16:36:51    346s] End AAE Lib Interpolated Model. (MEM=1356.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:36:51    346s] PhyDesignGrid: maxLocalDensity 0.96
[11/13 16:36:51    346s] ### Creating PhyDesignMc. totSessionCpu=0:05:47 mem=1356.6M
[11/13 16:36:52    346s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:47 mem=1356.6M
[11/13 16:36:52    346s] ### Creating LA Mngr. totSessionCpu=0:05:47 mem=1356.6M
[11/13 16:36:58    347s] ### Creating LA Mngr, finished. totSessionCpu=0:05:47 mem=1378.6M
[11/13 16:37:01    347s] ### Creating LA Mngr. totSessionCpu=0:05:48 mem=1539.5M
[11/13 16:37:01    347s] ### Creating LA Mngr, finished. totSessionCpu=0:05:48 mem=1539.5M
[11/13 16:37:01    347s] 
[11/13 16:37:01    347s] Creating Lib Analyzer ...
[11/13 16:37:01    347s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/13 16:37:01    347s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/13 16:37:01    347s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/13 16:37:01    347s] 
[11/13 16:37:06    348s] Creating Lib Analyzer, finished. 
[11/13 16:37:18    349s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[11/13 16:37:20    349s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/13 16:37:20    349s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[11/13 16:37:20    349s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/13 16:37:20    349s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/13 16:37:20    349s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/13 16:37:21    349s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/13 16:37:22    349s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     7.00|     0.00|       0|       0|       0| 100.00|          |         |
[11/13 16:37:22    349s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/13 16:37:22    350s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     7.00|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1598.8M|
[11/13 16:37:22    350s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/13 16:37:22    350s] **** Begin NDR-Layer Usage Statistics ****
[11/13 16:37:22    350s] 0 Ndr or Layer constraints added by optimization 
[11/13 16:37:22    350s] **** End NDR-Layer Usage Statistics ****
[11/13 16:37:22    350s] 
[11/13 16:37:22    350s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:04.0 mem=1598.8M) ***
[11/13 16:37:22    350s] 
[11/13 16:37:22    350s] Begin: glitch net info
[11/13 16:37:22    350s] glitch slack range: number of glitch nets
[11/13 16:37:22    350s] glitch slack < -0.32 : 0
[11/13 16:37:22    350s] -0.32 < glitch slack < -0.28 : 0
[11/13 16:37:22    350s] -0.28 < glitch slack < -0.24 : 0
[11/13 16:37:22    350s] -0.24 < glitch slack < -0.2 : 0
[11/13 16:37:22    350s] -0.2 < glitch slack < -0.16 : 0
[11/13 16:37:22    350s] -0.16 < glitch slack < -0.12 : 0
[11/13 16:37:22    350s] -0.12 < glitch slack < -0.08 : 0
[11/13 16:37:22    350s] -0.08 < glitch slack < -0.04 : 0
[11/13 16:37:22    350s] -0.04 < glitch slack : 0
[11/13 16:37:22    350s] End: glitch net info
[11/13 16:37:23    350s] drv optimizer changes nothing and skips refinePlace
[11/13 16:37:23    350s] End: GigaOpt DRV Optimization
[11/13 16:37:23    350s] **optDesign ... cpu = 0:00:18, real = 0:03:07, mem = 1058.3M, totSessionCpu=0:05:50 **
[11/13 16:37:23    350s] *info:
[11/13 16:37:23    350s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1465.21M).
[11/13 16:37:25    350s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.06min real=0.55min mem=1465.2M)                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.998  |  7.436  |  8.379  |  6.998  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   787   |   359   |   44    |   607   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.481%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:03:10, mem = 1057.3M, totSessionCpu=0:05:50 **
[11/13 16:37:27    350s]   DRV Snapshot: (REF)
[11/13 16:37:27    350s]          Tran DRV: 0
[11/13 16:37:27    350s]           Cap DRV: 0
[11/13 16:37:27    350s]        Fanout DRV: 0
[11/13 16:37:27    350s]            Glitch: 0
[11/13 16:37:27    350s] *** Timing Is met
[11/13 16:37:27    350s] *** Check timing (0:00:00.0)
[11/13 16:37:27    350s] *** Setup timing is met (target slack 0ns)
[11/13 16:37:28    350s]   Timing Snapshot: (REF)
[11/13 16:37:28    350s]      Weighted WNS: 0.000
[11/13 16:37:28    350s]       All  PG WNS: 0.000
[11/13 16:37:28    350s]       High PG WNS: 0.000
[11/13 16:37:28    350s]       All  PG TNS: 0.000
[11/13 16:37:28    350s]       High PG TNS: 0.000
[11/13 16:37:28    350s]    Category Slack: { [L, 6.998] [H, 7.436] [H, 7.436] }
[11/13 16:37:28    350s] 
[11/13 16:37:28    350s] Running postRoute recovery in preEcoRoute mode
[11/13 16:37:28    350s] **optDesign ... cpu = 0:00:19, real = 0:03:12, mem = 1053.9M, totSessionCpu=0:05:51 **
[11/13 16:37:29    350s]   DRV Snapshot: (TGT)
[11/13 16:37:29    350s]          Tran DRV: 0
[11/13 16:37:29    350s]           Cap DRV: 0
[11/13 16:37:29    350s]        Fanout DRV: 0
[11/13 16:37:29    350s]            Glitch: 0
[11/13 16:37:29    350s] Checking DRV degradation...
[11/13 16:37:29    350s] 
[11/13 16:37:29    350s] Recovery Manager:
[11/13 16:37:29    350s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/13 16:37:29    350s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/13 16:37:29    350s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/13 16:37:29    350s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[11/13 16:37:29    350s] 
[11/13 16:37:29    350s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/13 16:37:29    350s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1400.46M, totSessionCpu=0:05:51).
[11/13 16:37:29    350s] **optDesign ... cpu = 0:00:19, real = 0:03:13, mem = 1053.9M, totSessionCpu=0:05:51 **
[11/13 16:37:29    350s] 
[11/13 16:37:31    350s]   Timing/DRV Snapshot: (REF)
[11/13 16:37:31    350s]      Weighted WNS: 0.000
[11/13 16:37:31    350s]       All  PG WNS: 0.000
[11/13 16:37:31    350s]       High PG WNS: 0.000
[11/13 16:37:31    350s]       All  PG TNS: 0.000
[11/13 16:37:31    350s]       High PG TNS: 0.000
[11/13 16:37:31    350s]          Tran DRV: 0
[11/13 16:37:31    350s]           Cap DRV: 0
[11/13 16:37:31    350s]        Fanout DRV: 0
[11/13 16:37:31    350s]            Glitch: 0
[11/13 16:37:31    350s]    Category Slack: { [L, 6.998] [H, 7.436] [H, 7.436] }
[11/13 16:37:31    350s] 
[11/13 16:37:31    351s] ### Creating LA Mngr. totSessionCpu=0:05:51 mem=1400.5M
[11/13 16:37:31    351s] ### Creating LA Mngr, finished. totSessionCpu=0:05:51 mem=1400.5M
[11/13 16:37:31    351s] Default Rule : ""
[11/13 16:37:31    351s] Non Default Rules :
[11/13 16:37:32    351s] Worst Slack : 7.436 ns
[11/13 16:37:32    351s] Total 0 nets layer assigned (0.1).
[11/13 16:37:32    351s] GigaOpt: setting up router preferences
[11/13 16:37:32    351s] GigaOpt: 0 nets assigned router directives
[11/13 16:37:32    351s] 
[11/13 16:37:32    351s] Start Assign Priority Nets ...
[11/13 16:37:32    351s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/13 16:37:32    351s] Existing Priority Nets 0 (0.0%)
[11/13 16:37:32    351s] Assigned Priority Nets 0 (0.0%)
[11/13 16:37:33    351s] ### Creating LA Mngr. totSessionCpu=0:05:51 mem=1457.7M
[11/13 16:37:33    351s] ### Creating LA Mngr, finished. totSessionCpu=0:05:51 mem=1457.7M
[11/13 16:37:33    351s] ### Creating LA Mngr. totSessionCpu=0:05:51 mem=1457.7M
[11/13 16:37:33    351s] ### Creating LA Mngr, finished. totSessionCpu=0:05:51 mem=1457.7M
[11/13 16:37:35    351s] Default Rule : ""
[11/13 16:37:35    351s] Non Default Rules :
[11/13 16:37:35    351s] Worst Slack : 6.998 ns
[11/13 16:37:35    351s] Total 0 nets layer assigned (0.3).
[11/13 16:37:35    351s] GigaOpt: setting up router preferences
[11/13 16:37:35    351s] GigaOpt: 0 nets assigned router directives
[11/13 16:37:35    351s] 
[11/13 16:37:35    351s] Start Assign Priority Nets ...
[11/13 16:37:35    351s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/13 16:37:36    351s] Existing Priority Nets 0 (0.0%)
[11/13 16:37:36    351s] Assigned Priority Nets 0 (0.0%)
[11/13 16:37:39    351s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.998  |  7.436  |  8.379  |  6.998  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   787   |   359   |   44    |   607   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.481%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:03:23, mem = 975.9M, totSessionCpu=0:05:52 **
[11/13 16:37:39    351s] *** Starting refinePlace (0:05:52 mem=1327.0M) ***
[11/13 16:37:39    351s] Total net bbox length = 5.685e+04 (2.788e+04 2.897e+04) (ext = 1.136e+04)
[11/13 16:37:39    351s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[11/13 16:37:40    351s] Total net bbox length = 5.685e+04 (2.788e+04 2.897e+04) (ext = 1.136e+04)
[11/13 16:37:40    351s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1327.0MB
[11/13 16:37:40    351s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1327.0MB) @(0:05:52 - 0:05:52).
[11/13 16:37:40    351s] *** Finished refinePlace (0:05:52 mem=1327.0M) ***
[11/13 16:37:40    352s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
[11/13 16:37:41    352s] -routeWithEco true                        # bool, default=false, user setting
[11/13 16:37:41    352s] -routeSelectedNetOnly false               # bool, default=false
[11/13 16:37:41    352s] -routeWithTimingDriven false              # bool, default=false, user setting
[11/13 16:37:41    352s] -routeWithSiDriven false                  # bool, default=false, user setting
[11/13 16:37:41    352s] 
[11/13 16:37:41    352s] globalDetailRoute
[11/13 16:37:41    352s] 
[11/13 16:37:41    352s] #setNanoRouteMode -routeWithEco true
[11/13 16:37:41    352s] #setNanoRouteMode -routeWithSiDriven false
[11/13 16:37:41    352s] #setNanoRouteMode -routeWithTimingDriven false
[11/13 16:37:41    352s] #Start globalDetailRoute on Fri Nov 13 16:37:41 2020
[11/13 16:37:41    352s] #
[11/13 16:37:41    352s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[10] of net DIN[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[9] of net DIN[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[8] of net DIN[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[7] of net DIN[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[6] of net DIN[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[5] of net DIN[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[4] of net DIN[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[3] of net DIN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[2] of net DIN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[1] of net DIN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[0] of net DIN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[10] of net H0[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[9] of net H0[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[8] of net H0[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[7] of net H0[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[6] of net H0[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[5] of net H0[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[4] of net H0[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[3] of net H0[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/H0[2] of net H0[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[11/13 16:37:42    352s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[11/13 16:37:42    352s] #To increase the message display limit, refer to the product command reference manual.
[11/13 16:37:42    352s] ### Net info: total nets: 5265
[11/13 16:37:42    352s] ### Net info: dirty nets: 0
[11/13 16:37:42    352s] ### Net info: marked as disconnected nets: 0
[11/13 16:37:44    352s] ### Net info: fully routed nets: 5155
[11/13 16:37:44    352s] ### Net info: trivial (single pin) nets: 0
[11/13 16:37:44    352s] ### Net info: unrouted nets: 110
[11/13 16:37:44    352s] ### Net info: re-extraction nets: 0
[11/13 16:37:44    352s] ### Net info: ignored nets: 0
[11/13 16:37:44    352s] ### Net info: skip routing nets: 0
[11/13 16:37:44    352s] ### import route signature (33) = 1410592457
[11/13 16:37:45    352s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[11/13 16:37:45    352s] #RTESIG:78da8dcfc10b823014c7f1cefd158fe9c1206dbfb9b9ed1a74ad90ea2a0a1a8124b8f9ff
[11/13 16:37:45    352s] #       67748b68bee37b5f3ef0a2f8762889416740eab8e115e85842732d900a28b583aee6d375
[11/13 16:37:45    352s] #       cfd6517c3a5f8a22a7aeee5d4b49330cfd9626d78ee45aef1fcffbe6d35825093c037f0f
[11/13 16:37:45    352s] #       255d3fd4fe67080e11d4208c243f4e7f9b1c2a0c49c38390347601641186ec82d79450c4
[11/13 16:37:45    352s] #       1825ce8ff3f6bb59bd00c1217a7c
[11/13 16:37:45    352s] #
[11/13 16:37:45    352s] #RTESIG:78da8dcfc10b823014c7f1cefd158fe9c1206dbfb9b9ed1a74ad90ea2a0a1a8124b8f9ff
[11/13 16:37:45    352s] #       67748b68bee37b5f3ef0a2f8762889416740eab8e115e85842732d900a28b583aee6d375
[11/13 16:37:45    352s] #       cfd6517c3a5f8a22a7aeee5d4b49330cfd9626d78ee45aef1fcffbe6d35825093c037f0f
[11/13 16:37:45    352s] #       255d3fd4fe67080e11d4208c243f4e7f9b1c2a0c49c38390347601641186ec82d79450c4
[11/13 16:37:45    352s] #       1825ce8ff3f6bb59bd00c1217a7c
[11/13 16:37:45    352s] #
[11/13 16:37:45    352s] #Start routing data preparation on Fri Nov 13 16:37:45 2020
[11/13 16:37:45    352s] #
[11/13 16:37:46    352s] #Minimum voltage of a net in the design = 0.000.
[11/13 16:37:46    352s] #Maximum voltage of a net in the design = 1.100.
[11/13 16:37:46    352s] #Voltage range [0.000 - 0.000] has 46 nets.
[11/13 16:37:46    352s] #Voltage range [1.100 - 1.100] has 2 nets.
[11/13 16:37:46    352s] #Voltage range [0.000 - 1.100] has 5217 nets.
[11/13 16:37:47    352s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[11/13 16:37:47    352s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[11/13 16:37:47    352s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[11/13 16:37:47    352s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[11/13 16:37:47    352s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[11/13 16:37:47    352s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[11/13 16:37:47    352s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[11/13 16:37:47    352s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[11/13 16:37:47    352s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[11/13 16:37:47    352s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[11/13 16:37:48    352s] #Regenerating Ggrids automatically.
[11/13 16:37:48    352s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[11/13 16:37:48    352s] #Using automatically generated G-grids.
[11/13 16:37:48    352s] #Done routing data preparation.
[11/13 16:37:48    352s] #cpu time = 00:00:00, elapsed time = 00:00:03, memory = 974.81 (MB), peak = 1060.77 (MB)
[11/13 16:37:48    352s] #Merging special wires...
[11/13 16:37:49    352s] #Found 0 nets for post-route si or timing fixing.
[11/13 16:37:49    352s] #
[11/13 16:37:49    352s] #Finished routing data preparation on Fri Nov 13 16:37:49 2020
[11/13 16:37:49    352s] #
[11/13 16:37:49    352s] #Cpu time = 00:00:00
[11/13 16:37:49    352s] #Elapsed time = 00:00:04
[11/13 16:37:49    352s] #Increased memory = 3.94 (MB)
[11/13 16:37:49    352s] #Total memory = 974.81 (MB)
[11/13 16:37:49    352s] #Peak memory = 1060.77 (MB)
[11/13 16:37:49    352s] #
[11/13 16:37:49    352s] #
[11/13 16:37:49    352s] #Start global routing on Fri Nov 13 16:37:49 2020
[11/13 16:37:49    352s] #
[11/13 16:37:49    352s] #WARNING (NRGR-22) Design is already detail routed.
[11/13 16:37:49    353s] ### route signature (36) = 1272340919
[11/13 16:37:49    353s] ### violation signature (33) = 1905142130
[11/13 16:37:50    353s] ### route signature (39) = 1165987681
[11/13 16:37:50    353s] ### violation signature (36) = 1905142130
[11/13 16:37:50    353s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/13 16:37:50    353s] #Cpu time = 00:00:01
[11/13 16:37:50    353s] #Elapsed time = 00:00:05
[11/13 16:37:50    353s] #Increased memory = 4.02 (MB)
[11/13 16:37:50    353s] #Total memory = 974.82 (MB)
[11/13 16:37:50    353s] #Peak memory = 1060.77 (MB)
[11/13 16:37:51    353s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[11/13 16:37:53    353s] #
[11/13 16:37:53    353s] #Start Detail Routing..
[11/13 16:37:53    353s] #start initial detail routing ...
[11/13 16:37:53    353s] #   number of violations = 0
[11/13 16:37:53    353s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 976.95 (MB), peak = 1060.77 (MB)
[11/13 16:37:53    353s] #start 1st optimization iteration ...
[11/13 16:37:54    353s] #   number of violations = 0
[11/13 16:37:54    353s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 976.95 (MB), peak = 1060.77 (MB)
[11/13 16:37:54    353s] #Complete Detail Routing.
[11/13 16:37:54    353s] #Total wire length = 54934 um.
[11/13 16:37:54    353s] #Total half perimeter of net bounding box = 51574 um.
[11/13 16:37:54    353s] #Total wire length on LAYER metal1 = 2614 um.
[11/13 16:37:54    353s] #Total wire length on LAYER metal2 = 22196 um.
[11/13 16:37:54    353s] #Total wire length on LAYER metal3 = 23410 um.
[11/13 16:37:54    353s] #Total wire length on LAYER metal4 = 6713 um.
[11/13 16:37:54    353s] #Total wire length on LAYER metal5 = 0 um.
[11/13 16:37:54    353s] #Total wire length on LAYER metal6 = 0 um.
[11/13 16:37:54    353s] #Total wire length on LAYER metal7 = 0 um.
[11/13 16:37:54    353s] #Total wire length on LAYER metal8 = 0 um.
[11/13 16:37:54    353s] #Total wire length on LAYER metal9 = 0 um.
[11/13 16:37:54    353s] #Total wire length on LAYER metal10 = 0 um.
[11/13 16:37:54    353s] #Total number of vias = 27883
[11/13 16:37:54    353s] #Up-Via Summary (total 27883):
[11/13 16:37:54    353s] #           
[11/13 16:37:54    353s] #-----------------------
[11/13 16:37:54    353s] # metal1          16746
[11/13 16:37:54    353s] # metal2          10276
[11/13 16:37:54    353s] # metal3            861
[11/13 16:37:54    353s] #-----------------------
[11/13 16:37:54    353s] #                 27883 
[11/13 16:37:54    353s] #
[11/13 16:37:54    353s] #Total number of DRC violations = 0
[11/13 16:37:54    353s] ### route signature (44) = 1165987681
[11/13 16:37:54    353s] ### violation signature (41) = 1905142130
[11/13 16:37:54    353s] #Cpu time = 00:00:00
[11/13 16:37:54    353s] #Elapsed time = 00:00:04
[11/13 16:37:54    353s] #Increased memory = 0.04 (MB)
[11/13 16:37:54    353s] #Total memory = 974.86 (MB)
[11/13 16:37:54    353s] #Peak memory = 1060.77 (MB)
[11/13 16:37:55    353s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[11/13 16:37:56    353s] #
[11/13 16:37:56    353s] #Start Post Route wire spreading..
[11/13 16:37:57    353s] #
[11/13 16:37:57    353s] #Start data preparation for wire spreading...
[11/13 16:37:57    353s] #
[11/13 16:37:57    353s] #Data preparation is done on Fri Nov 13 16:37:57 2020
[11/13 16:37:57    353s] #
[11/13 16:37:57    353s] #
[11/13 16:37:57    353s] #Start Post Route Wire Spread.
[11/13 16:38:03    354s] #Done with 702 horizontal wires in 2 hboxes and 319 vertical wires in 2 hboxes.
[11/13 16:38:03    354s] #Complete Post Route Wire Spread.
[11/13 16:38:03    354s] #
[11/13 16:38:03    354s] #Total wire length = 55171 um.
[11/13 16:38:03    354s] #Total half perimeter of net bounding box = 51574 um.
[11/13 16:38:03    354s] #Total wire length on LAYER metal1 = 2614 um.
[11/13 16:38:03    354s] #Total wire length on LAYER metal2 = 22282 um.
[11/13 16:38:03    354s] #Total wire length on LAYER metal3 = 23545 um.
[11/13 16:38:03    354s] #Total wire length on LAYER metal4 = 6730 um.
[11/13 16:38:03    354s] #Total wire length on LAYER metal5 = 0 um.
[11/13 16:38:03    354s] #Total wire length on LAYER metal6 = 0 um.
[11/13 16:38:03    354s] #Total wire length on LAYER metal7 = 0 um.
[11/13 16:38:03    354s] #Total wire length on LAYER metal8 = 0 um.
[11/13 16:38:03    354s] #Total wire length on LAYER metal9 = 0 um.
[11/13 16:38:03    354s] #Total wire length on LAYER metal10 = 0 um.
[11/13 16:38:03    354s] #Total number of vias = 27883
[11/13 16:38:03    354s] #Up-Via Summary (total 27883):
[11/13 16:38:03    354s] #           
[11/13 16:38:03    354s] #-----------------------
[11/13 16:38:03    354s] # metal1          16746
[11/13 16:38:03    354s] # metal2          10276
[11/13 16:38:03    354s] # metal3            861
[11/13 16:38:03    354s] #-----------------------
[11/13 16:38:03    354s] #                 27883 
[11/13 16:38:03    354s] #
[11/13 16:38:04    354s] ### route signature (48) =   28395996
[11/13 16:38:04    354s] ### violation signature (45) = 1905142130
[11/13 16:38:04    354s] #   number of violations = 0
[11/13 16:38:04    354s] #cpu time = 00:00:01, elapsed time = 00:00:07, memory = 993.42 (MB), peak = 1060.77 (MB)
[11/13 16:38:04    354s] #CELL_VIEW MYFIR_PIPED_UNFOLDED,init has no DRC violation.
[11/13 16:38:04    354s] #Total number of DRC violations = 0
[11/13 16:38:04    354s] #Post Route wire spread is done.
[11/13 16:38:04    354s] #Total wire length = 55171 um.
[11/13 16:38:04    354s] #Total half perimeter of net bounding box = 51574 um.
[11/13 16:38:04    354s] #Total wire length on LAYER metal1 = 2614 um.
[11/13 16:38:04    354s] #Total wire length on LAYER metal2 = 22282 um.
[11/13 16:38:04    354s] #Total wire length on LAYER metal3 = 23545 um.
[11/13 16:38:04    354s] #Total wire length on LAYER metal4 = 6730 um.
[11/13 16:38:04    354s] #Total wire length on LAYER metal5 = 0 um.
[11/13 16:38:04    354s] #Total wire length on LAYER metal6 = 0 um.
[11/13 16:38:04    354s] #Total wire length on LAYER metal7 = 0 um.
[11/13 16:38:04    354s] #Total wire length on LAYER metal8 = 0 um.
[11/13 16:38:04    354s] #Total wire length on LAYER metal9 = 0 um.
[11/13 16:38:04    354s] #Total wire length on LAYER metal10 = 0 um.
[11/13 16:38:04    354s] #Total number of vias = 27883
[11/13 16:38:04    354s] #Up-Via Summary (total 27883):
[11/13 16:38:04    354s] #           
[11/13 16:38:04    354s] #-----------------------
[11/13 16:38:04    354s] # metal1          16746
[11/13 16:38:04    354s] # metal2          10276
[11/13 16:38:04    354s] # metal3            861
[11/13 16:38:04    354s] #-----------------------
[11/13 16:38:04    354s] #                 27883 
[11/13 16:38:04    354s] #
[11/13 16:38:04    354s] ### route signature (50) =   28395996
[11/13 16:38:04    354s] ### violation signature (47) = 1905142130
[11/13 16:38:05    354s] #detailRoute Statistics:
[11/13 16:38:05    354s] #Cpu time = 00:00:02
[11/13 16:38:05    354s] #Elapsed time = 00:00:14
[11/13 16:38:05    354s] #Increased memory = 0.45 (MB)
[11/13 16:38:05    354s] #Total memory = 975.27 (MB)
[11/13 16:38:05    354s] #Peak memory = 1060.77 (MB)
[11/13 16:38:06    354s] ### export route signature (51) =   28395996
[11/13 16:38:07    355s] #
[11/13 16:38:07    355s] #globalDetailRoute statistics:
[11/13 16:38:07    355s] #Cpu time = 00:00:03
[11/13 16:38:07    355s] #Elapsed time = 00:00:27
[11/13 16:38:07    355s] #Increased memory = -4.60 (MB)
[11/13 16:38:07    355s] #Total memory = 971.75 (MB)
[11/13 16:38:07    355s] #Peak memory = 1060.77 (MB)
[11/13 16:38:07    355s] #Number of warnings = 22
[11/13 16:38:07    355s] #Total number of warnings = 80
[11/13 16:38:07    355s] #Number of fails = 0
[11/13 16:38:07    355s] #Total number of fails = 0
[11/13 16:38:07    355s] #Complete globalDetailRoute on Fri Nov 13 16:38:07 2020
[11/13 16:38:07    355s] #
[11/13 16:38:07    355s] ### 
[11/13 16:38:07    355s] ###   Scalability Statistics
[11/13 16:38:07    355s] ### 
[11/13 16:38:07    355s] ### ------------------------+----------------+----------------+----------------+
[11/13 16:38:07    355s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[11/13 16:38:07    355s] ### ------------------------+----------------+----------------+----------------+
[11/13 16:38:07    355s] ###   Data Preparation      |        00:00:00|        00:00:03|             0.1|
[11/13 16:38:07    355s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[11/13 16:38:07    355s] ###   Detail Routing        |        00:00:00|        00:00:04|             0.1|
[11/13 16:38:07    355s] ###   Total                 |        00:00:03|        00:00:27|             0.1|
[11/13 16:38:07    355s] ### ------------------------+----------------+----------------+----------------+
[11/13 16:38:07    355s] ### 
[11/13 16:38:07    355s] **optDesign ... cpu = 0:00:23, real = 0:03:51, mem = 970.0M, totSessionCpu=0:05:55 **
[11/13 16:38:07    355s] -routeWithEco false                       # bool, default=false
[11/13 16:38:07    355s] -routeSelectedNetOnly false               # bool, default=false
[11/13 16:38:07    355s] -routeWithTimingDriven false              # bool, default=false, user setting
[11/13 16:38:07    355s] -routeWithSiDriven false                  # bool, default=false, user setting
[11/13 16:38:07    355s] Extraction called for design 'MYFIR_PIPED_UNFOLDED' of instances=13166 and nets=5265 using extraction engine 'postRoute' at effort level 'low' .
[11/13 16:38:08    355s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/13 16:38:08    355s] Type 'man IMPEXT-3530' for more detail.
[11/13 16:38:08    355s] PostRoute (effortLevel low) RC Extraction called for design MYFIR_PIPED_UNFOLDED.
[11/13 16:38:08    355s] RC Extraction called in multi-corner(1) mode.
[11/13 16:38:08    355s] Process corner(s) are loaded.
[11/13 16:38:08    355s]  Corner: my_rc
[11/13 16:38:08    355s] extractDetailRC Option : -outfile /tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d -maxResLength 200  -extended
[11/13 16:38:08    355s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/13 16:38:08    355s]       RC Corner Indexes            0   
[11/13 16:38:08    355s] Capacitance Scaling Factor   : 1.00000 
[11/13 16:38:08    355s] Coupling Cap. Scaling Factor : 1.00000 
[11/13 16:38:08    355s] Resistance Scaling Factor    : 1.00000 
[11/13 16:38:08    355s] Clock Cap. Scaling Factor    : 1.00000 
[11/13 16:38:08    355s] Clock Res. Scaling Factor    : 1.00000 
[11/13 16:38:08    355s] Shrink Factor                : 1.00000
[11/13 16:38:09    355s] Initializing multi-corner capacitance tables ... 
[11/13 16:38:09    355s] Initializing multi-corner resistance tables ...
[11/13 16:38:10    355s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1331.6M)
[11/13 16:38:11    355s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for storing RC.
[11/13 16:38:12    355s] Extracted 10.0036% (CPU Time= 0:00:00.3  MEM= 1395.7M)
[11/13 16:38:12    355s] Extracted 20.0032% (CPU Time= 0:00:00.3  MEM= 1395.7M)
[11/13 16:38:13    355s] Extracted 30.0028% (CPU Time= 0:00:00.4  MEM= 1395.7M)
[11/13 16:38:13    355s] Extracted 40.0024% (CPU Time= 0:00:00.4  MEM= 1395.7M)
[11/13 16:38:14    355s] Extracted 50.004% (CPU Time= 0:00:00.5  MEM= 1395.7M)
[11/13 16:38:15    355s] Extracted 60.0036% (CPU Time= 0:00:00.5  MEM= 1395.7M)
[11/13 16:38:15    355s] Extracted 70.0032% (CPU Time= 0:00:00.6  MEM= 1395.7M)
[11/13 16:38:16    356s] Extracted 80.0028% (CPU Time= 0:00:00.7  MEM= 1395.7M)
[11/13 16:38:18    356s] Extracted 90.0024% (CPU Time= 0:00:00.8  MEM= 1395.7M)
[11/13 16:38:19    356s] Extracted 100% (CPU Time= 0:00:01.1  MEM= 1395.7M)
[11/13 16:38:20    356s] Number of Extracted Resistors     : 78550
[11/13 16:38:20    356s] Number of Extracted Ground Cap.   : 83588
[11/13 16:38:20    356s] Number of Extracted Coupling Cap. : 119184
[11/13 16:38:20    356s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:38:20    356s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/13 16:38:20    356s]  Corner: my_rc
[11/13 16:38:21    356s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1364.4M)
[11/13 16:38:21    356s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb_Filter.rcdb.d' for storing RC.
[11/13 16:38:22    356s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:38:24    356s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1364.375M)
[11/13 16:38:24    356s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:38:24    356s] processing rcdb (/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d) for hinst (top) of cell (MYFIR_PIPED_UNFOLDED);
[11/13 16:38:24    356s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1364.375M)
[11/13 16:38:24    356s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:17.0  MEM: 1364.375M)
[11/13 16:38:25    356s] **optDesign ... cpu = 0:00:25, real = 0:04:09, mem = 934.8M, totSessionCpu=0:05:57 **
[11/13 16:38:26    356s] Starting SI iteration 1 using Infinite Timing Windows
[11/13 16:38:26    356s] Begin IPO call back ...
[11/13 16:38:29    357s] End IPO call back ...
[11/13 16:38:31    357s] #################################################################################
[11/13 16:38:31    357s] # Design Stage: PostRoute
[11/13 16:38:31    357s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 16:38:31    357s] # Design Mode: 90nm
[11/13 16:38:31    357s] # Analysis Mode: MMMC OCV 
[11/13 16:38:31    357s] # Parasitics Mode: SPEF/RCDB
[11/13 16:38:31    357s] # Signoff Settings: SI On 
[11/13 16:38:31    357s] #################################################################################
[11/13 16:38:34    357s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:38:34    357s] Setting infinite Tws ...
[11/13 16:38:34    357s] First Iteration Infinite Tw... 
[11/13 16:38:34    357s] Calculate early delays in OCV mode...
[11/13 16:38:34    357s] Calculate late delays in OCV mode...
[11/13 16:38:35    357s] Topological Sorting (REAL = 0:00:01.0, MEM = 1305.1M, InitMEM = 1305.1M)
[11/13 16:38:35    357s] Start delay calculation (fullDC) (1 T). (MEM=1305.08)
[11/13 16:38:35    357s] Initializing multi-corner capacitance tables ... 
[11/13 16:38:35    357s] Initializing multi-corner resistance tables ...
[11/13 16:38:38    358s] End AAE Lib Interpolated Model. (MEM=1321.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:38:38    358s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:38:38    358s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1323.3M)
[11/13 16:38:38    358s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:39:18    363s] Total number of fetched objects 5617
[11/13 16:39:18    363s] AAE_INFO-618: Total number of nets in the design is 5265,  100.0 percent of the nets selected for SI analysis
[11/13 16:39:19    363s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[11/13 16:39:19    363s] End delay calculation. (MEM=1390.07 CPU=0:00:04.8 REAL=0:00:39.0)
[11/13 16:39:19    363s] End delay calculation (fullDC). (MEM=1390.07 CPU=0:00:05.2 REAL=0:00:44.0)
[11/13 16:39:19    363s] *** CDM Built up (cpu=0:00:05.7  real=0:00:48.0  mem= 1390.1M) ***
[11/13 16:39:23    363s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1390.1M)
[11/13 16:39:23    363s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/13 16:39:23    363s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1390.1M)
[11/13 16:39:23    363s] Starting SI iteration 2
[11/13 16:39:24    363s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:39:24    363s] Calculate early delays in OCV mode...
[11/13 16:39:24    363s] Calculate late delays in OCV mode...
[11/13 16:39:24    363s] Start delay calculation (fullDC) (1 T). (MEM=1398.11)
[11/13 16:39:25    363s] End AAE Lib Interpolated Model. (MEM=1398.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:39:26    364s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/13 16:39:26    364s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 5617. 
[11/13 16:39:26    364s] Total number of fetched objects 5617
[11/13 16:39:26    364s] AAE_INFO-618: Total number of nets in the design is 5265,  0.0 percent of the nets selected for SI analysis
[11/13 16:39:26    364s] End delay calculation. (MEM=1366.11 CPU=0:00:00.1 REAL=0:00:01.0)
[11/13 16:39:26    364s] End delay calculation (fullDC). (MEM=1366.11 CPU=0:00:00.2 REAL=0:00:02.0)
[11/13 16:39:26    364s] *** CDM Built up (cpu=0:00:00.2  real=0:00:02.0  mem= 1366.1M) ***
[11/13 16:39:32    364s] *** Done Building Timing Graph (cpu=0:00:07.8 real=0:01:07 totSessionCpu=0:06:05 mem=1366.1M)
[11/13 16:39:32    364s] **optDesign ... cpu = 0:00:33, real = 0:05:16, mem = 973.7M, totSessionCpu=0:06:05 **
[11/13 16:39:32    364s] Executing marking Critical Nets1
[11/13 16:39:32    364s] Footprint XOR2_X1 has at least 2 pins...
[11/13 16:39:32    364s] Footprint XNOR2_X1 has at least 3 pins...
[11/13 16:39:32    364s] Footprint TLAT_X1 has at least 4 pins...
[11/13 16:39:32    364s] Footprint SDFF_X1 has at least 5 pins...
[11/13 16:39:32    364s] *** Number of Vt Cells Partition = 1
[11/13 16:39:32    364s] Running postRoute recovery in postEcoRoute mode
[11/13 16:39:32    364s] **optDesign ... cpu = 0:00:33, real = 0:05:16, mem = 973.7M, totSessionCpu=0:06:05 **
[11/13 16:39:35    365s]   Timing/DRV Snapshot: (TGT)
[11/13 16:39:35    365s]      Weighted WNS: 0.000
[11/13 16:39:35    365s]       All  PG WNS: 0.000
[11/13 16:39:35    365s]       High PG WNS: 0.000
[11/13 16:39:35    365s]       All  PG TNS: 0.000
[11/13 16:39:35    365s]       High PG TNS: 0.000
[11/13 16:39:35    365s]          Tran DRV: 0
[11/13 16:39:35    365s]           Cap DRV: 0
[11/13 16:39:35    365s]        Fanout DRV: 0
[11/13 16:39:35    365s]            Glitch: 0
[11/13 16:39:35    365s]    Category Slack: { [L, 6.998] [H, 7.436] [H, 7.436] }
[11/13 16:39:35    365s] 
[11/13 16:39:35    365s] Checking setup slack degradation ...
[11/13 16:39:35    365s] 
[11/13 16:39:35    365s] Recovery Manager:
[11/13 16:39:35    365s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.101) - Skip
[11/13 16:39:35    365s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.051) - Skip
[11/13 16:39:35    365s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[11/13 16:39:35    365s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[11/13 16:39:35    365s] 
[11/13 16:39:35    365s] Checking DRV degradation...
[11/13 16:39:35    365s] 
[11/13 16:39:35    365s] Recovery Manager:
[11/13 16:39:35    365s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/13 16:39:35    365s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/13 16:39:35    365s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/13 16:39:35    365s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/13 16:39:35    365s] 
[11/13 16:39:35    365s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/13 16:39:35    365s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:03, mem=1301.34M, totSessionCpu=0:06:05).
[11/13 16:39:35    365s] **optDesign ... cpu = 0:00:33, real = 0:05:19, mem = 973.8M, totSessionCpu=0:06:05 **
[11/13 16:39:35    365s] 
[11/13 16:39:35    365s] Latch borrow mode reset to max_borrow
[11/13 16:39:38    365s] Reported timing to dir ./timingReports
[11/13 16:39:38    365s] **optDesign ... cpu = 0:00:34, real = 0:05:22, mem = 973.8M, totSessionCpu=0:06:05 **
[11/13 16:39:38    365s] End AAE Lib Interpolated Model. (MEM=1301.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:39:38    365s] Begin: glitch net info
[11/13 16:39:38    365s] glitch slack range: number of glitch nets
[11/13 16:39:38    365s] glitch slack < -0.32 : 0
[11/13 16:39:38    365s] -0.32 < glitch slack < -0.28 : 0
[11/13 16:39:38    365s] -0.28 < glitch slack < -0.24 : 0
[11/13 16:39:38    365s] -0.24 < glitch slack < -0.2 : 0
[11/13 16:39:38    365s] -0.2 < glitch slack < -0.16 : 0
[11/13 16:39:38    365s] -0.16 < glitch slack < -0.12 : 0
[11/13 16:39:38    365s] -0.12 < glitch slack < -0.08 : 0
[11/13 16:39:38    365s] -0.08 < glitch slack < -0.04 : 0
[11/13 16:39:38    365s] -0.04 < glitch slack : 0
[11/13 16:39:38    365s] End: glitch net info
[11/13 16:39:48    366s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.998  |  7.436  |  8.379  |  6.998  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   787   |   359   |   44    |   607   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.481%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:05:33, mem = 973.8M, totSessionCpu=0:06:06 **
[11/13 16:39:49    366s]  ReSet Options after AAE Based Opt flow 
[11/13 16:39:49    366s] *** Finished optDesign ***
[11/13 16:39:49    366s] 
[11/13 16:39:49    366s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:35.9 real=  0:05:45)
[11/13 16:39:49    366s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/13 16:39:49    366s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.5 real=0:00:37.4)
[11/13 16:39:49    366s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:11.2 real=  0:01:58)
[11/13 16:39:49    366s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.1)
[11/13 16:39:49    366s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.6 real=0:00:14.3)
[11/13 16:39:49    366s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:04.0 real=0:00:36.6)
[11/13 16:39:49    366s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.4 real=0:00:03.8)
[11/13 16:39:49    366s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.9 real=0:00:08.1)
[11/13 16:39:49    366s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:03.3 real=0:00:28.5)
[11/13 16:39:49    366s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:07.8 real=  0:01:07)
[11/13 16:39:49    366s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/13 16:39:49    366s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.6 real=0:00:05.6)
[11/13 16:39:49    366s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/13 16:39:49    366s] Info: pop threads available for lower-level modules during optimization.
[11/13 16:39:49    366s] Deleting Lib Analyzer.
[11/13 16:39:49    366s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:39:49    366s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:39:49    366s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1307.8M)
[11/13 16:39:50    366s] Info: Destroy the CCOpt slew target map.
[11/13 16:39:50    366s] <CMD> optDesign -postRoute -hold
[11/13 16:39:50    366s] **WARN: (IMPOPT-576):	95 nets have unplaced terms. 
[11/13 16:39:50    366s] Type 'man IMPOPT-576' for more detail.
[11/13 16:39:50    366s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/13 16:39:50    366s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/13 16:39:50    366s] GigaOpt running with 1 threads.
[11/13 16:39:50    366s] Info: 1 threads available for lower-level modules during optimization.
[11/13 16:39:50    366s] #spOpts: mergeVia=F 
[11/13 16:39:50    366s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/13 16:39:51    366s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/13 16:39:51    366s] #spOpts: mergeVia=F 
[11/13 16:39:52    366s] #spOpts: mergeVia=F 
[11/13 16:39:53    366s] 
[11/13 16:39:53    366s] Creating Lib Analyzer ...
[11/13 16:39:53    366s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/13 16:39:53    366s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/13 16:39:53    366s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/13 16:39:53    366s] 
[11/13 16:39:57    367s] Creating Lib Analyzer, finished. 
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	DIN[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	DIN[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	DIN[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	DIN[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	DIN[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	DIN[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	DIN[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	DIN[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	H0[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	H0[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	H0[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	H0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	H0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	H0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	H0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	H0[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	H1[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	H1[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	H1[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (IMPOPT-665):	H1[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/13 16:39:57    367s] Type 'man IMPOPT-665' for more detail.
[11/13 16:39:57    367s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/13 16:39:57    367s] To increase the message display limit, refer to the product command reference manual.
[11/13 16:39:58    367s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 969.2M, totSessionCpu=0:06:07 **
[11/13 16:39:58    367s] Begin checking placement ... (start mem=1266.6M, init mem=1266.6M)
[11/13 16:39:59    367s] *info: Placed = 13166         
[11/13 16:39:59    367s] *info: Unplaced = 0           
[11/13 16:39:59    367s] Placement Density:100.00%(15743/15743)
[11/13 16:39:59    367s] Placement Density (including fixed std cells):100.00%(15743/15743)
[11/13 16:39:59    367s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1266.6M)
[11/13 16:40:00    367s]  Initial DC engine is -> aae
[11/13 16:40:00    367s]  
[11/13 16:40:00    367s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/13 16:40:00    367s]  
[11/13 16:40:00    367s]  
[11/13 16:40:00    367s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/13 16:40:00    367s]  
[11/13 16:40:00    367s] Reset EOS DB
[11/13 16:40:00    367s] Ignoring AAE DB Resetting ...
[11/13 16:40:00    367s]  Set Options for AAE Based Opt flow 
[11/13 16:40:00    367s] *** optDesign -postRoute ***
[11/13 16:40:00    367s] DRC Margin: user margin 0.0; extra margin 0
[11/13 16:40:00    367s] Setup Target Slack: user slack 0
[11/13 16:40:00    367s] Hold Target Slack: user slack 0
[11/13 16:40:00    367s] Deleting Cell Server ...
[11/13 16:40:00    367s] Deleting Lib Analyzer.
[11/13 16:40:00    367s] Creating Cell Server ...(0, 0, 0, 0)
[11/13 16:40:00    367s] Summary for sequential cells identification: 
[11/13 16:40:00    367s]   Identified SBFF number: 16
[11/13 16:40:00    367s]   Identified MBFF number: 0
[11/13 16:40:00    367s]   Identified SB Latch number: 0
[11/13 16:40:00    367s]   Identified MB Latch number: 0
[11/13 16:40:00    367s]   Not identified SBFF number: 0
[11/13 16:40:00    367s]   Not identified MBFF number: 0
[11/13 16:40:00    367s]   Not identified SB Latch number: 0
[11/13 16:40:00    367s]   Not identified MB Latch number: 0
[11/13 16:40:00    367s]   Number of sequential cells which are not FFs: 13
[11/13 16:40:00    367s] Creating Cell Server, finished. 
[11/13 16:40:00    367s] 
[11/13 16:40:00    367s] Deleting Cell Server ...
[11/13 16:40:00    367s] ** INFO : this run is activating 'postRoute' automaton
[11/13 16:40:00    367s] Extraction called for design 'MYFIR_PIPED_UNFOLDED' of instances=13166 and nets=5265 using extraction engine 'postRoute' at effort level 'low' .
[11/13 16:40:00    367s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/13 16:40:00    367s] Type 'man IMPEXT-3530' for more detail.
[11/13 16:40:00    367s] PostRoute (effortLevel low) RC Extraction called for design MYFIR_PIPED_UNFOLDED.
[11/13 16:40:00    367s] RC Extraction called in multi-corner(1) mode.
[11/13 16:40:00    367s] Process corner(s) are loaded.
[11/13 16:40:00    367s]  Corner: my_rc
[11/13 16:40:00    367s] extractDetailRC Option : -outfile /tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d -maxResLength 200  -extended
[11/13 16:40:00    367s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/13 16:40:00    367s]       RC Corner Indexes            0   
[11/13 16:40:00    367s] Capacitance Scaling Factor   : 1.00000 
[11/13 16:40:00    367s] Coupling Cap. Scaling Factor : 1.00000 
[11/13 16:40:00    367s] Resistance Scaling Factor    : 1.00000 
[11/13 16:40:00    367s] Clock Cap. Scaling Factor    : 1.00000 
[11/13 16:40:00    367s] Clock Res. Scaling Factor    : 1.00000 
[11/13 16:40:00    367s] Shrink Factor                : 1.00000
[11/13 16:40:02    367s] Initializing multi-corner capacitance tables ... 
[11/13 16:40:02    367s] Initializing multi-corner resistance tables ...
[11/13 16:40:03    367s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1258.6M)
[11/13 16:40:04    367s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for storing RC.
[11/13 16:40:06    368s] Extracted 10.0036% (CPU Time= 0:00:00.3  MEM= 1314.6M)
[11/13 16:40:06    368s] Extracted 20.0032% (CPU Time= 0:00:00.4  MEM= 1314.6M)
[11/13 16:40:06    368s] Extracted 30.0028% (CPU Time= 0:00:00.4  MEM= 1314.6M)
[11/13 16:40:07    368s] Extracted 40.0024% (CPU Time= 0:00:00.5  MEM= 1314.6M)
[11/13 16:40:08    368s] Extracted 50.004% (CPU Time= 0:00:00.5  MEM= 1314.6M)
[11/13 16:40:08    368s] Extracted 60.0036% (CPU Time= 0:00:00.6  MEM= 1314.6M)
[11/13 16:40:09    368s] Extracted 70.0032% (CPU Time= 0:00:00.7  MEM= 1314.6M)
[11/13 16:40:10    368s] Extracted 80.0028% (CPU Time= 0:00:00.8  MEM= 1314.6M)
[11/13 16:40:11    368s] Extracted 90.0024% (CPU Time= 0:00:00.9  MEM= 1314.6M)
[11/13 16:40:13    368s] Extracted 100% (CPU Time= 0:00:01.1  MEM= 1314.6M)
[11/13 16:40:14    368s] Number of Extracted Resistors     : 78550
[11/13 16:40:14    368s] Number of Extracted Ground Cap.   : 83588
[11/13 16:40:14    368s] Number of Extracted Coupling Cap. : 119184
[11/13 16:40:14    368s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:40:14    368s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/13 16:40:14    368s]  Corner: my_rc
[11/13 16:40:15    369s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1290.6M)
[11/13 16:40:15    369s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb_Filter.rcdb.d' for storing RC.
[11/13 16:40:16    369s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:40:17    369s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1290.555M)
[11/13 16:40:17    369s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:40:17    369s] processing rcdb (/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d) for hinst (top) of cell (MYFIR_PIPED_UNFOLDED);
[11/13 16:40:18    369s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1290.555M)
[11/13 16:40:18    369s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:18.0  MEM: 1290.555M)
[11/13 16:40:19    369s] Unfixed 0 ViaPillar Nets
[11/13 16:40:20    369s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[11/13 16:40:20    369s] *info: All cells identified as Buffer and Delay cells:
[11/13 16:40:20    369s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[11/13 16:40:20    369s] *info: ------------------------------------------------------------------
[11/13 16:40:20    369s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[11/13 16:40:20    369s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[11/13 16:40:20    369s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[11/13 16:40:20    369s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[11/13 16:40:20    369s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[11/13 16:40:20    369s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[11/13 16:40:20    369s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[11/13 16:40:20    369s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[11/13 16:40:20    369s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[11/13 16:40:20    369s] Unfixed 0 ViaPillar Nets
[11/13 16:40:20    369s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[11/13 16:40:20    369s] GigaOpt Hold Optimizer is used
[11/13 16:40:20    369s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:40:20    369s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1268.3M)
[11/13 16:40:21    369s] Initializing multi-corner capacitance tables ... 
[11/13 16:40:21    369s] Initializing multi-corner resistance tables ...
[11/13 16:40:21    369s] End AAE Lib Interpolated Model. (MEM=1268.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:40:21    369s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:10 mem=1268.3M ***
[11/13 16:40:26    370s] ### Creating LA Mngr. totSessionCpu=0:06:10 mem=1268.3M
[11/13 16:40:31    370s] ### Creating LA Mngr, finished. totSessionCpu=0:06:11 mem=1268.3M
[11/13 16:40:34    370s] ### Creating LA Mngr. totSessionCpu=0:06:11 mem=1408.9M
[11/13 16:40:34    370s] ### Creating LA Mngr, finished. totSessionCpu=0:06:11 mem=1408.9M
[11/13 16:40:34    370s] 
[11/13 16:40:34    370s] Creating Lib Analyzer ...
[11/13 16:40:35    370s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/13 16:40:35    370s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/13 16:40:35    370s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/13 16:40:35    370s] 
[11/13 16:40:40    371s] Creating Lib Analyzer, finished. 
[11/13 16:40:40    371s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[11/13 16:40:40    371s] *info: Run optDesign holdfix with 1 thread.
[11/13 16:40:40    371s] Effort level <high> specified for reg2reg path_group
[11/13 16:40:41    371s] Effort level <high> specified for reg2cgate path_group
[11/13 16:40:41    371s] End AAE Lib Interpolated Model. (MEM=1466.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:40:41    371s] **INFO: Starting Blocking QThread with 1 CPU
[11/13 16:40:41    371s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/13 16:40:41    371s] Starting SI iteration 1 using Infinite Timing Windows
[11/13 16:40:41    371s] Begin IPO call back ...
[11/13 16:40:41    371s] End IPO call back ...
[11/13 16:40:41    371s] #################################################################################
[11/13 16:40:41    371s] # Design Stage: PostRoute
[11/13 16:40:41    371s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 16:40:41    371s] # Design Mode: 90nm
[11/13 16:40:41    371s] # Analysis Mode: MMMC OCV 
[11/13 16:40:41    371s] # Parasitics Mode: SPEF/RCDB
[11/13 16:40:41    371s] # Signoff Settings: SI On 
[11/13 16:40:41    371s] #################################################################################
[11/13 16:40:41    371s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:40:41    371s] Setting infinite Tws ...
[11/13 16:40:41    371s] First Iteration Infinite Tw... 
[11/13 16:40:41    371s] Calculate late delays in OCV mode...
[11/13 16:40:41    371s] Calculate early delays in OCV mode...
[11/13 16:40:41    371s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/13 16:40:41    371s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/13 16:40:41    371s] End AAE Lib Interpolated Model. (MEM=14.3633 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:40:41    371s] Total number of fetched objects 5617
[11/13 16:40:41    371s] AAE_INFO-618: Total number of nets in the design is 5265,  100.0 percent of the nets selected for SI analysis
[11/13 16:40:41    371s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:40:41    371s] End delay calculation. (MEM=0 CPU=0:00:04.7 REAL=0:00:43.0)
[11/13 16:40:41    371s] End delay calculation (fullDC). (MEM=0 CPU=0:00:05.1 REAL=0:00:47.0)
[11/13 16:40:41    371s] *** CDM Built up (cpu=0:00:05.2  real=0:00:48.0  mem= 0.0M) ***
[11/13 16:40:41    371s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[11/13 16:40:41    371s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/13 16:40:41    371s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[11/13 16:40:41    371s] 
[11/13 16:40:41    371s] Executing IPO callback for view pruning ..
[11/13 16:40:41    371s] Starting SI iteration 2
[11/13 16:40:41    371s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:40:41    371s] Calculate late delays in OCV mode...
[11/13 16:40:41    371s] Calculate early delays in OCV mode...
[11/13 16:40:41    371s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/13 16:40:41    371s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:40:41    371s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/13 16:40:41    371s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 12. 
[11/13 16:40:41    371s] Total number of fetched objects 5617
[11/13 16:40:41    371s] AAE_INFO-618: Total number of nets in the design is 5265,  0.0 percent of the nets selected for SI analysis
[11/13 16:40:41    371s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:01.0)
[11/13 16:40:41    371s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:01.0)
[11/13 16:40:41    371s] *** CDM Built up (cpu=0:00:00.2  real=0:00:02.0  mem= 0.0M) ***
[11/13 16:40:41    371s] *** Done Building Timing Graph (cpu=0:00:06.8 real=0:01:04 totSessionCpu=0:00:18.3 mem=0.0M)
[11/13 16:40:41    371s] Done building cte hold timing graph (fixHold) cpu=0:00:07.3 real=0:01:08 totSessionCpu=0:00:18.3 mem=0.0M ***
[11/13 16:40:41    371s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.7 real=0:01:12 totSessionCpu=0:00:18.7 mem=0.0M ***
[11/13 16:40:41    371s] Timing Data dump into file /tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/coe_eosdata_Hrcksa/MyAnView.twf, for view: MyAnView 
[11/13 16:40:41    371s] 	 Dumping view 0 MyAnView 
[11/13 16:41:54    371s] **WARN: (PRL-280):	The elapsed time (72 sec) of the threaded job 1 is more than twice the CPU time (8 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
[11/13 16:41:54    378s]  
_______________________________________________________________________
[11/13 16:41:56    379s] Starting SI iteration 1 using Infinite Timing Windows
[11/13 16:41:56    379s] Begin IPO call back ...
[11/13 16:41:59    379s] End IPO call back ...
[11/13 16:42:01    379s] #################################################################################
[11/13 16:42:01    379s] # Design Stage: PostRoute
[11/13 16:42:01    379s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 16:42:01    379s] # Design Mode: 90nm
[11/13 16:42:01    379s] # Analysis Mode: MMMC OCV 
[11/13 16:42:01    379s] # Parasitics Mode: SPEF/RCDB
[11/13 16:42:01    379s] # Signoff Settings: SI On 
[11/13 16:42:01    379s] #################################################################################
[11/13 16:42:02    379s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:42:02    379s] Setting infinite Tws ...
[11/13 16:42:02    379s] First Iteration Infinite Tw... 
[11/13 16:42:02    379s] Calculate early delays in OCV mode...
[11/13 16:42:02    379s] Calculate late delays in OCV mode...
[11/13 16:42:02    379s] Topological Sorting (REAL = 0:00:00.0, MEM = 1464.1M, InitMEM = 1464.1M)
[11/13 16:42:02    379s] Start delay calculation (fullDC) (1 T). (MEM=1464.14)
[11/13 16:42:05    380s] End AAE Lib Interpolated Model. (MEM=1480.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:42:50    384s] Total number of fetched objects 5617
[11/13 16:42:50    384s] AAE_INFO-618: Total number of nets in the design is 5265,  100.0 percent of the nets selected for SI analysis
[11/13 16:42:50    384s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:42:50    384s] End delay calculation. (MEM=1563.13 CPU=0:00:04.8 REAL=0:00:44.0)
[11/13 16:42:50    385s] End delay calculation (fullDC). (MEM=1563.13 CPU=0:00:05.2 REAL=0:00:48.0)
[11/13 16:42:50    385s] *** CDM Built up (cpu=0:00:05.4  real=0:00:49.0  mem= 1563.1M) ***
[11/13 16:42:55    385s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1563.1M)
[11/13 16:42:55    385s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/13 16:42:56    385s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1563.1M)
[11/13 16:42:56    385s] 
[11/13 16:42:56    385s] Executing IPO callback for view pruning ..
[11/13 16:42:56    385s] Starting SI iteration 2
[11/13 16:42:57    385s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:42:57    385s] Calculate early delays in OCV mode...
[11/13 16:42:57    385s] Calculate late delays in OCV mode...
[11/13 16:42:57    385s] Start delay calculation (fullDC) (1 T). (MEM=1571.18)
[11/13 16:42:57    385s] End AAE Lib Interpolated Model. (MEM=1571.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:42:58    385s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/13 16:42:58    385s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 5617. 
[11/13 16:42:58    385s] Total number of fetched objects 5617
[11/13 16:42:58    385s] AAE_INFO-618: Total number of nets in the design is 5265,  0.0 percent of the nets selected for SI analysis
[11/13 16:42:58    385s] End delay calculation. (MEM=1539.18 CPU=0:00:00.1 REAL=0:00:01.0)
[11/13 16:42:58    385s] End delay calculation (fullDC). (MEM=1539.18 CPU=0:00:00.2 REAL=0:00:01.0)
[11/13 16:42:58    385s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1539.2M) ***
[11/13 16:43:01    386s] *** Done Building Timing Graph (cpu=0:00:07.2 real=0:01:06 totSessionCpu=0:06:26 mem=1539.2M)
[11/13 16:43:02    386s] Done building cte setup timing graph (fixHold) cpu=0:00:16.8 real=0:02:41 totSessionCpu=0:06:26 mem=1539.2M ***
[11/13 16:43:03    386s] Setting latch borrow mode to budget during optimization.
[11/13 16:43:08    386s] *info: category slack lower bound [L 0.0] default
[11/13 16:43:08    386s] *info: category slack lower bound [H 0.0] reg2cgate 
[11/13 16:43:08    386s] *info: category slack lower bound [H 0.0] reg2reg 
[11/13 16:43:08    386s] --------------------------------------------------- 
[11/13 16:43:08    386s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/13 16:43:08    386s] --------------------------------------------------- 
[11/13 16:43:08    386s]          WNS    reg2regWNS
[11/13 16:43:08    386s]     6.998 ns      7.436 ns
[11/13 16:43:08    386s] --------------------------------------------------- 
[11/13 16:43:09    387s]   Timing Snapshot: (REF)
[11/13 16:43:09    387s]      Weighted WNS: 0.000
[11/13 16:43:09    387s]       All  PG WNS: 0.000
[11/13 16:43:09    387s]       High PG WNS: 0.000
[11/13 16:43:09    387s]       All  PG TNS: 0.000
[11/13 16:43:09    387s]       High PG TNS: 0.000
[11/13 16:43:09    387s]    Category Slack: { [L, 6.998] [H, 7.436] [H, 7.436] }
[11/13 16:43:09    387s] 
[11/13 16:43:09    387s] Loading timing data from /tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/coe_eosdata_Hrcksa/MyAnView.twf 
[11/13 16:43:09    387s] 	 Loading view 0 MyAnView 
[11/13 16:43:12    387s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.998  |  7.436  |  8.379  |  6.998  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   787   |   359   |   44    |   607   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.011  |  0.048  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   403   |   359   |   44    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.481%
       (100.000% with Fillers)
------------------------------------------------------------
Deleting Cell Server ...
[11/13 16:43:12    387s] Deleting Lib Analyzer.
[11/13 16:43:12    387s] Creating Cell Server ...(0, 0, 0, 0)
[11/13 16:43:12    387s] Summary for sequential cells identification: 
[11/13 16:43:12    387s]   Identified SBFF number: 16
[11/13 16:43:12    387s]   Identified MBFF number: 0
[11/13 16:43:12    387s]   Identified SB Latch number: 0
[11/13 16:43:12    387s]   Identified MB Latch number: 0
[11/13 16:43:12    387s]   Not identified SBFF number: 0
[11/13 16:43:12    387s]   Not identified MBFF number: 0
[11/13 16:43:12    387s]   Not identified SB Latch number: 0
[11/13 16:43:12    387s]   Not identified MB Latch number: 0
[11/13 16:43:12    387s]   Number of sequential cells which are not FFs: 13
[11/13 16:43:12    387s] Creating Cell Server, finished. 
[11/13 16:43:12    387s] 
[11/13 16:43:12    387s] Deleting Cell Server ...
[11/13 16:43:12    387s] 
[11/13 16:43:12    387s] Creating Lib Analyzer ...
[11/13 16:43:12    387s] Creating Cell Server ...(0, 0, 0, 0)
[11/13 16:43:12    387s] Summary for sequential cells identification: 
[11/13 16:43:12    387s]   Identified SBFF number: 16
[11/13 16:43:12    387s]   Identified MBFF number: 0
[11/13 16:43:12    387s]   Identified SB Latch number: 0
[11/13 16:43:12    387s]   Identified MB Latch number: 0
[11/13 16:43:12    387s]   Not identified SBFF number: 0
[11/13 16:43:12    387s]   Not identified MBFF number: 0
[11/13 16:43:12    387s]   Not identified SB Latch number: 0
[11/13 16:43:12    387s]   Not identified MB Latch number: 0
[11/13 16:43:12    387s]   Number of sequential cells which are not FFs: 13
[11/13 16:43:12    387s] Creating Cell Server, finished. 
[11/13 16:43:12    387s] 
[11/13 16:43:12    387s] 
[11/13 16:43:12    387s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[11/13 16:43:12    387s]   
[11/13 16:43:12    387s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[11/13 16:43:12    387s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/13 16:43:12    387s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/13 16:43:12    387s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/13 16:43:12    387s] 
[11/13 16:43:18    387s] Creating Lib Analyzer, finished. 
[11/13 16:43:18    387s] 
[11/13 16:43:18    387s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[11/13 16:43:18    387s] *Info: worst delay setup view: MyAnView
[11/13 16:43:18    387s] Footprint list for hold buffering (delay unit: ps)
[11/13 16:43:18    387s] =================================================================
[11/13 16:43:18    387s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/13 16:43:18    387s] ------------------------------------------------------------------
[11/13 16:43:18    387s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[11/13 16:43:18    387s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[11/13 16:43:18    387s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[11/13 16:43:18    387s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[11/13 16:43:18    387s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[11/13 16:43:18    387s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[11/13 16:43:18    387s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[11/13 16:43:18    387s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[11/13 16:43:18    387s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[11/13 16:43:18    387s] =================================================================
[11/13 16:43:18    387s] **optDesign ... cpu = 0:00:21, real = 0:03:20, mem = 1058.9M, totSessionCpu=0:06:28 **
[11/13 16:43:18    387s] Info: 46 clock nets excluded from IPO operation.
[11/13 16:43:19    387s] --------------------------------------------------- 
[11/13 16:43:19    387s]    Hold Timing Summary  - Initial 
[11/13 16:43:19    387s] --------------------------------------------------- 
[11/13 16:43:19    387s]  Target slack: 0.000 ns
[11/13 16:43:19    387s] View: MyAnView 
[11/13 16:43:19    387s] 	WNS: 0.011 
[11/13 16:43:19    387s] 	TNS: 0.000 
[11/13 16:43:19    387s] 	VP: 0 
[11/13 16:43:19    387s] 	Worst hold path end point: DATAPATH_input_buffer2_REG_OUT_reg_3_/D 
[11/13 16:43:19    387s] --------------------------------------------------- 
[11/13 16:43:19    387s]    Setup Timing Summary  - Initial 
[11/13 16:43:19    387s] --------------------------------------------------- 
[11/13 16:43:19    387s]  Target slack: 0.000 ns
[11/13 16:43:19    387s] View: MyAnView 
[11/13 16:43:19    387s] 	WNS: 6.998 
[11/13 16:43:19    387s] 	TNS: 0.000 
[11/13 16:43:19    387s] 	VP: 0 
[11/13 16:43:19    387s] 	Worst setup path end point:DATAPATH_pipe1_state1_1_REG_OUT_reg_7_/D 
[11/13 16:43:19    387s] --------------------------------------------------- 
[11/13 16:43:19    387s] *** Hold timing is met. Hold fixing is not needed 
[11/13 16:43:19    387s] Latch borrow mode reset to max_borrow
[11/13 16:43:21    388s] Reported timing to dir ./timingReports
[11/13 16:43:21    388s] **optDesign ... cpu = 0:00:21, real = 0:03:23, mem = 1058.9M, totSessionCpu=0:06:28 **
[11/13 16:43:21    388s] End AAE Lib Interpolated Model. (MEM=1349.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:43:21    388s] Begin: glitch net info
[11/13 16:43:22    388s] glitch slack range: number of glitch nets
[11/13 16:43:22    388s] glitch slack < -0.32 : 0
[11/13 16:43:22    388s] -0.32 < glitch slack < -0.28 : 0
[11/13 16:43:22    388s] -0.28 < glitch slack < -0.24 : 0
[11/13 16:43:22    388s] -0.24 < glitch slack < -0.2 : 0
[11/13 16:43:22    388s] -0.2 < glitch slack < -0.16 : 0
[11/13 16:43:22    388s] -0.16 < glitch slack < -0.12 : 0
[11/13 16:43:22    388s] -0.12 < glitch slack < -0.08 : 0
[11/13 16:43:22    388s] -0.08 < glitch slack < -0.04 : 0
[11/13 16:43:22    388s] -0.04 < glitch slack : 0
[11/13 16:43:22    388s] End: glitch net info
[11/13 16:43:22    388s] End AAE Lib Interpolated Model. (MEM=1406.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:43:22    388s] **INFO: Starting Blocking QThread with 1 CPU
[11/13 16:43:22    388s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/13 16:43:22    388s] Starting SI iteration 1 using Infinite Timing Windows
[11/13 16:43:22    388s] Begin IPO call back ...
[11/13 16:43:22    388s] End IPO call back ...
[11/13 16:43:22    388s] #################################################################################
[11/13 16:43:22    388s] # Design Stage: PostRoute
[11/13 16:43:22    388s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 16:43:22    388s] # Design Mode: 90nm
[11/13 16:43:22    388s] # Analysis Mode: MMMC OCV 
[11/13 16:43:22    388s] # Parasitics Mode: SPEF/RCDB
[11/13 16:43:22    388s] # Signoff Settings: SI On 
[11/13 16:43:22    388s] #################################################################################
[11/13 16:43:22    388s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:43:22    388s] Setting infinite Tws ...
[11/13 16:43:22    388s] First Iteration Infinite Tw... 
[11/13 16:43:22    388s] Calculate late delays in OCV mode...
[11/13 16:43:22    388s] Calculate early delays in OCV mode...
[11/13 16:43:22    388s] Topological Sorting (REAL = 0:00:01.0, MEM = 0.0M, InitMEM = 0.0M)
[11/13 16:43:22    388s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/13 16:43:22    388s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:43:22    388s] Total number of fetched objects 5617
[11/13 16:43:22    388s] AAE_INFO-618: Total number of nets in the design is 5265,  100.0 percent of the nets selected for SI analysis
[11/13 16:43:22    388s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:43:22    388s] End delay calculation. (MEM=0 CPU=0:00:04.7 REAL=0:00:41.0)
[11/13 16:43:22    388s] End delay calculation (fullDC). (MEM=0 CPU=0:00:05.1 REAL=0:00:45.0)
[11/13 16:43:22    388s] *** CDM Built up (cpu=0:00:05.2  real=0:00:46.0  mem= 0.0M) ***
[11/13 16:43:22    388s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[11/13 16:43:22    388s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/13 16:43:22    388s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[11/13 16:43:22    388s] Starting SI iteration 2
[11/13 16:43:22    388s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:43:22    388s] Calculate late delays in OCV mode...
[11/13 16:43:22    388s] Calculate early delays in OCV mode...
[11/13 16:43:22    388s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/13 16:43:22    388s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:43:22    388s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/13 16:43:22    388s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 12. 
[11/13 16:43:22    388s] Total number of fetched objects 5617
[11/13 16:43:22    388s] AAE_INFO-618: Total number of nets in the design is 5265,  0.0 percent of the nets selected for SI analysis
[11/13 16:43:22    388s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:01.0)
[11/13 16:43:22    388s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:02.0)
[11/13 16:43:22    388s] *** CDM Built up (cpu=0:00:00.2  real=0:00:02.0  mem= 0.0M) ***
[11/13 16:43:22    388s] *** Done Building Timing Graph (cpu=0:00:07.0 real=0:01:03 totSessionCpu=0:00:25.5 mem=0.0M)
[11/13 16:44:33    388s] **WARN: (PRL-280):	The elapsed time (70 sec) of the threaded job 1 is more than twice the CPU time (8 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
[11/13 16:44:33    395s]  
_______________________________________________________________________
[11/13 16:44:44    396s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.998  |  7.436  |  8.379  |  6.998  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   787   |   359   |   44    |   607   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.011  |  0.048  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   403   |   359   |   44    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.481%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:08.4, REAL=0:01:22, MEM=1351.3M
[11/13 16:44:44    396s] **optDesign ... cpu = 0:00:29, real = 0:04:46, mem = 1058.9M, totSessionCpu=0:06:37 **
[11/13 16:44:44    396s]  ReSet Options after AAE Based Opt flow 
[11/13 16:44:44    396s] *** Finished optDesign ***
[11/13 16:44:44    396s] 
[11/13 16:44:44    396s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:30.3 real=  0:04:55)
[11/13 16:44:45    396s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/13 16:44:45    396s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:01.8 real=0:00:19.3)
[11/13 16:44:45    396s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/13 16:44:45    396s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:18.8 real=  0:03:01)
[11/13 16:44:45    396s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/13 16:44:45    396s] Info: pop threads available for lower-level modules during optimization.
[11/13 16:44:45    396s] Deleting Lib Analyzer.
[11/13 16:44:45    396s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d' for reading.
[11/13 16:44:45    396s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_CoAFGz.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:44:45    396s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1349.2M)
[11/13 16:44:46    396s] Info: Destroy the CCOpt slew target map.
[11/13 16:45:07    397s] <CMD> saveDesign MYFIR_PIPED_UNFOLDED.enc
[11/13 16:45:07    397s] The in-memory database contained RC information but was not saved. To save 
[11/13 16:45:07    397s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[11/13 16:45:07    397s] so it should only be saved when it is really desired.
[11/13 16:45:07    397s] #% Begin save design ... (date=11/13 16:45:07, mem=1057.2M)
[11/13 16:45:09    397s] % Begin Save netlist data ... (date=11/13 16:45:08, mem=1058.0M)
[11/13 16:45:09    397s] Writing Binary DB to MYFIR_PIPED_UNFOLDED.enc.dat.tmp/MYFIR_PIPED_UNFOLDED.v.bin in single-threaded mode...
[11/13 16:45:09    397s] % End Save netlist data ... (date=11/13 16:45:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1058.1M, current mem=1058.1M)
[11/13 16:45:10    397s] % Begin Save AAE data ... (date=11/13 16:45:09, mem=1058.1M)
[11/13 16:45:10    397s] Saving AAE Data ...
[11/13 16:45:10    397s] % End Save AAE data ... (date=11/13 16:45:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1058.1M, current mem=1058.1M)
[11/13 16:45:11    397s] % Begin Save clock tree data ... (date=11/13 16:45:11, mem=1058.2M)
[11/13 16:45:12    397s] % End Save clock tree data ... (date=11/13 16:45:11, total cpu=0:00:00.0, real=0:00:01.0, peak res=1058.2M, current mem=1058.2M)
[11/13 16:45:12    397s] Saving preference file MYFIR_PIPED_UNFOLDED.enc.dat.tmp/gui.pref.tcl ...
[11/13 16:45:12    397s] Saving mode setting ...
[11/13 16:45:12    397s] Saving global file ...
[11/13 16:45:13    398s] % Begin Save floorplan data ... (date=11/13 16:45:13, mem=1058.5M)
[11/13 16:45:13    398s] Saving floorplan file ...
[11/13 16:45:14    398s] % End Save floorplan data ... (date=11/13 16:45:14, total cpu=0:00:00.1, real=0:00:01.0, peak res=1058.5M, current mem=1058.5M)
[11/13 16:45:14    398s] Saving Drc markers ...
[11/13 16:45:14    398s] ... No Drc file written since there is no markers found.
[11/13 16:45:15    398s] % Begin Save placement data ... (date=11/13 16:45:14, mem=1058.5M)
[11/13 16:45:15    398s] ** Saving stdCellPlacement_binary (version# 1) ...
[11/13 16:45:15    398s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1349.3M) ***
[11/13 16:45:16    398s] % End Save placement data ... (date=11/13 16:45:15, total cpu=0:00:00.1, real=0:00:01.0, peak res=1058.6M, current mem=1058.6M)
[11/13 16:45:16    398s] % Begin Save routing data ... (date=11/13 16:45:16, mem=1058.6M)
[11/13 16:45:16    398s] Saving route file ...
[11/13 16:45:19    398s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:03.0 mem=1349.3M) ***
[11/13 16:45:19    398s] % End Save routing data ... (date=11/13 16:45:19, total cpu=0:00:00.2, real=0:00:03.0, peak res=1059.6M, current mem=1059.6M)
[11/13 16:45:19    398s] Saving property file MYFIR_PIPED_UNFOLDED.enc.dat.tmp/MYFIR_PIPED_UNFOLDED.prop
[11/13 16:45:20    398s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1349.3M) ***
[11/13 16:45:20    398s] #Saving pin access info...
[11/13 16:45:20    398s] #
[11/13 16:45:20    398s] % Begin Save power constraints data ... (date=11/13 16:45:20, mem=1059.6M)
[11/13 16:45:21    398s] % End Save power constraints data ... (date=11/13 16:45:20, total cpu=0:00:00.1, real=0:00:01.0, peak res=1059.6M, current mem=1059.6M)
[11/13 16:45:25    398s] Generated self-contained design MYFIR_PIPED_UNFOLDED.enc.dat.tmp
[11/13 16:45:25    398s] #% End save design ... (date=11/13 16:45:25, total cpu=0:00:01.4, real=0:00:18.0, peak res=1059.6M, current mem=972.3M)
[11/13 16:45:25    398s] *** Message Summary: 0 warning(s), 0 error(s)
[11/13 16:45:25    398s] 
[11/13 16:46:42    401s] <CMD> reset_parasitics
[11/13 16:46:43    401s] Performing RC Extraction ...
[11/13 16:46:43    401s] <CMD> extractRC
[11/13 16:46:43    401s] Extraction called for design 'MYFIR_PIPED_UNFOLDED' of instances=13166 and nets=5265 using extraction engine 'postRoute' at effort level 'low' .
[11/13 16:46:43    401s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/13 16:46:43    401s] Type 'man IMPEXT-3530' for more detail.
[11/13 16:46:43    401s] PostRoute (effortLevel low) RC Extraction called for design MYFIR_PIPED_UNFOLDED.
[11/13 16:46:43    401s] RC Extraction called in multi-corner(1) mode.
[11/13 16:46:43    401s] Process corner(s) are loaded.
[11/13 16:46:43    401s]  Corner: my_rc
[11/13 16:46:43    401s] extractDetailRC Option : -outfile /tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d -maxResLength 200  -extended
[11/13 16:46:43    401s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/13 16:46:43    401s]       RC Corner Indexes            0   
[11/13 16:46:43    401s] Capacitance Scaling Factor   : 1.00000 
[11/13 16:46:43    401s] Coupling Cap. Scaling Factor : 1.00000 
[11/13 16:46:43    401s] Resistance Scaling Factor    : 1.00000 
[11/13 16:46:43    401s] Clock Cap. Scaling Factor    : 1.00000 
[11/13 16:46:43    401s] Clock Res. Scaling Factor    : 1.00000 
[11/13 16:46:43    401s] Shrink Factor                : 1.00000
[11/13 16:46:44    401s] Initializing multi-corner capacitance tables ... 
[11/13 16:46:44    401s] Initializing multi-corner resistance tables ...
[11/13 16:46:45    401s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1268.2M)
[11/13 16:46:45    401s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d' for storing RC.
[11/13 16:46:46    401s] Extracted 10.0036% (CPU Time= 0:00:00.2  MEM= 1332.3M)
[11/13 16:46:47    401s] Extracted 20.0032% (CPU Time= 0:00:00.3  MEM= 1332.3M)
[11/13 16:46:47    401s] Extracted 30.0028% (CPU Time= 0:00:00.3  MEM= 1332.3M)
[11/13 16:46:47    401s] Extracted 40.0024% (CPU Time= 0:00:00.4  MEM= 1332.3M)
[11/13 16:46:48    401s] Extracted 50.004% (CPU Time= 0:00:00.4  MEM= 1332.3M)
[11/13 16:46:49    401s] Extracted 60.0036% (CPU Time= 0:00:00.5  MEM= 1332.3M)
[11/13 16:46:49    401s] Extracted 70.0032% (CPU Time= 0:00:00.6  MEM= 1332.3M)
[11/13 16:46:50    402s] Extracted 80.0028% (CPU Time= 0:00:00.7  MEM= 1332.3M)
[11/13 16:46:52    402s] Extracted 90.0024% (CPU Time= 0:00:00.8  MEM= 1332.3M)
[11/13 16:46:53    402s] Extracted 100% (CPU Time= 0:00:01.0  MEM= 1332.3M)
[11/13 16:46:55    402s] Number of Extracted Resistors     : 78550
[11/13 16:46:55    402s] Number of Extracted Ground Cap.   : 83588
[11/13 16:46:55    402s] Number of Extracted Coupling Cap. : 119184
[11/13 16:46:55    402s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d' for reading.
[11/13 16:46:55    402s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/13 16:46:55    402s]  Corner: my_rc
[11/13 16:46:55    402s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1300.2M)
[11/13 16:46:55    402s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb_Filter.rcdb.d' for storing RC.
[11/13 16:46:56    402s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:46:58    402s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1300.250M)
[11/13 16:46:58    402s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d' for reading.
[11/13 16:46:58    402s] processing rcdb (/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d) for hinst (top) of cell (MYFIR_PIPED_UNFOLDED);
[11/13 16:46:58    402s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1300.250M)
[11/13 16:46:58    402s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:15.0  MEM: 1300.250M)
[11/13 16:46:59    402s] <CMD> rcOut -setload MYFIR_PIPED_UNFOLDED.setload -rc_corner my_rc
[11/13 16:46:59    402s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d' for reading.
[11/13 16:46:59    402s] RC Out has the following PVT Info:
[11/13 16:46:59    402s]    RC:my_rc, Operating temperature 25 C
[11/13 16:46:59    402s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1278.0M)
[11/13 16:46:59    402s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:46:59    402s] <CMD> rcOut -setres MYFIR_PIPED_UNFOLDED.setres -rc_corner my_rc
[11/13 16:46:59    402s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d' for reading.
[11/13 16:46:59    402s] RC Out has the following PVT Info:
[11/13 16:46:59    402s]    RC:my_rc, Operating temperature 25 C
[11/13 16:46:59    402s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1278.0M)
[11/13 16:46:59    402s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:46:59    402s] <CMD> rcOut -spf MYFIR_PIPED_UNFOLDED.spf -rc_corner my_rc
[11/13 16:47:00    402s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d' for reading.
[11/13 16:47:00    402s] RC Out has the following PVT Info:
[11/13 16:47:00    402s]    RC:my_rc, Operating temperature 25 C
[11/13 16:47:00    402s] Printing *|NET...
[11/13 16:47:08    403s] RC Out from RCDB Completed (CPU Time= 0:00:00.9  MEM= 1278.0M)
[11/13 16:47:08    403s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:47:08    403s] <CMD> rcOut -spef MYFIR_PIPED_UNFOLDED.spef -rc_corner my_rc
[11/13 16:47:08    403s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d' for reading.
[11/13 16:47:08    403s] RC Out has the following PVT Info:
[11/13 16:47:08    403s]    RC:my_rc, Operating temperature 25 C
[11/13 16:47:08    403s] Dumping Spef file.....
[11/13 16:47:08    403s] Printing D_NET...
[11/13 16:47:12    404s] RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 1278.0M)
[11/13 16:47:12    404s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:47:35    404s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/13 16:47:35    404s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix MYFIR_PIPED_UNFOLDED_postRoute -outDir timingReports
[11/13 16:47:36    404s]  Reset EOS DB
[11/13 16:47:36    404s] Ignoring AAE DB Resetting ...
[11/13 16:47:36    404s] Extraction called for design 'MYFIR_PIPED_UNFOLDED' of instances=13166 and nets=5265 using extraction engine 'postRoute' at effort level 'low' .
[11/13 16:47:36    404s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/13 16:47:36    404s] Type 'man IMPEXT-3530' for more detail.
[11/13 16:47:36    404s] PostRoute (effortLevel low) RC Extraction called for design MYFIR_PIPED_UNFOLDED.
[11/13 16:47:36    404s] RC Extraction called in multi-corner(1) mode.
[11/13 16:47:36    405s] Process corner(s) are loaded.
[11/13 16:47:36    405s]  Corner: my_rc
[11/13 16:47:36    405s] extractDetailRC Option : -outfile /tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d -maxResLength 200  -extended
[11/13 16:47:36    405s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/13 16:47:36    405s]       RC Corner Indexes            0   
[11/13 16:47:36    405s] Capacitance Scaling Factor   : 1.00000 
[11/13 16:47:36    405s] Coupling Cap. Scaling Factor : 1.00000 
[11/13 16:47:36    405s] Resistance Scaling Factor    : 1.00000 
[11/13 16:47:36    405s] Clock Cap. Scaling Factor    : 1.00000 
[11/13 16:47:36    405s] Clock Res. Scaling Factor    : 1.00000 
[11/13 16:47:36    405s] Shrink Factor                : 1.00000
[11/13 16:47:38    405s] Initializing multi-corner capacitance tables ... 
[11/13 16:47:38    405s] Initializing multi-corner resistance tables ...
[11/13 16:47:38    405s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1239.5M)
[11/13 16:47:40    405s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d' for storing RC.
[11/13 16:47:41    405s] Extracted 10.0036% (CPU Time= 0:00:00.3  MEM= 1287.5M)
[11/13 16:47:41    405s] Extracted 20.0032% (CPU Time= 0:00:00.4  MEM= 1287.5M)
[11/13 16:47:42    405s] Extracted 30.0028% (CPU Time= 0:00:00.4  MEM= 1287.5M)
[11/13 16:47:42    405s] Extracted 40.0024% (CPU Time= 0:00:00.5  MEM= 1287.5M)
[11/13 16:47:43    405s] Extracted 50.004% (CPU Time= 0:00:00.5  MEM= 1287.5M)
[11/13 16:47:44    405s] Extracted 60.0036% (CPU Time= 0:00:00.6  MEM= 1287.5M)
[11/13 16:47:44    405s] Extracted 70.0032% (CPU Time= 0:00:00.7  MEM= 1287.5M)
[11/13 16:47:45    405s] Extracted 80.0028% (CPU Time= 0:00:00.8  MEM= 1287.5M)
[11/13 16:47:46    406s] Extracted 90.0024% (CPU Time= 0:00:00.9  MEM= 1287.5M)
[11/13 16:47:48    406s] Extracted 100% (CPU Time= 0:00:01.1  MEM= 1287.5M)
[11/13 16:47:49    406s] Number of Extracted Resistors     : 78550
[11/13 16:47:49    406s] Number of Extracted Ground Cap.   : 83588
[11/13 16:47:49    406s] Number of Extracted Coupling Cap. : 119184
[11/13 16:47:49    406s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d' for reading.
[11/13 16:47:49    406s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/13 16:47:49    406s]  Corner: my_rc
[11/13 16:47:50    406s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1271.5M)
[11/13 16:47:50    406s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb_Filter.rcdb.d' for storing RC.
[11/13 16:47:51    406s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 16:47:52    406s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1271.457M)
[11/13 16:47:52    406s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d' for reading.
[11/13 16:47:52    406s] processing rcdb (/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d) for hinst (top) of cell (MYFIR_PIPED_UNFOLDED);
[11/13 16:47:52    406s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1271.457M)
[11/13 16:47:52    406s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:16.0  MEM: 1271.457M)
[11/13 16:47:53    406s] Starting SI iteration 1 using Infinite Timing Windows
[11/13 16:47:53    406s] Begin IPO call back ...
[11/13 16:47:56    407s] End IPO call back ...
[11/13 16:47:57    407s] #################################################################################
[11/13 16:47:57    407s] # Design Stage: PostRoute
[11/13 16:47:57    407s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 16:47:57    407s] # Design Mode: 90nm
[11/13 16:47:57    407s] # Analysis Mode: MMMC OCV 
[11/13 16:47:57    407s] # Parasitics Mode: SPEF/RCDB
[11/13 16:47:57    407s] # Signoff Settings: SI On 
[11/13 16:47:57    407s] #################################################################################
[11/13 16:48:00    407s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:48:00    407s] Setting infinite Tws ...
[11/13 16:48:00    407s] First Iteration Infinite Tw... 
[11/13 16:48:00    407s] Calculate early delays in OCV mode...
[11/13 16:48:00    407s] Calculate late delays in OCV mode...
[11/13 16:48:00    407s] Topological Sorting (REAL = 0:00:00.0, MEM = 1269.5M, InitMEM = 1269.5M)
[11/13 16:48:00    407s] Start delay calculation (fullDC) (1 T). (MEM=1269.46)
[11/13 16:48:00    407s] Initializing multi-corner capacitance tables ... 
[11/13 16:48:00    407s] Initializing multi-corner resistance tables ...
[11/13 16:48:02    407s] End AAE Lib Interpolated Model. (MEM=1285.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:48:02    407s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d' for reading.
[11/13 16:48:02    407s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1285.7M)
[11/13 16:48:02    407s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:48:47    412s] Total number of fetched objects 5617
[11/13 16:48:47    412s] AAE_INFO-618: Total number of nets in the design is 5265,  100.0 percent of the nets selected for SI analysis
[11/13 16:48:47    412s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:48:47    412s] End delay calculation. (MEM=1352.44 CPU=0:00:04.7 REAL=0:00:43.0)
[11/13 16:48:47    412s] End delay calculation (fullDC). (MEM=1352.44 CPU=0:00:05.2 REAL=0:00:47.0)
[11/13 16:48:47    412s] *** CDM Built up (cpu=0:00:05.5  real=0:00:50.0  mem= 1352.4M) ***
[11/13 16:48:52    413s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1352.4M)
[11/13 16:48:52    413s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/13 16:48:52    413s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1352.4M)
[11/13 16:48:52    413s] Starting SI iteration 2
[11/13 16:48:54    413s] AAE_INFO: 1 threads acquired from CTE.
[11/13 16:48:54    413s] Calculate early delays in OCV mode...
[11/13 16:48:54    413s] Calculate late delays in OCV mode...
[11/13 16:48:54    413s] Start delay calculation (fullDC) (1 T). (MEM=1360.49)
[11/13 16:48:54    413s] End AAE Lib Interpolated Model. (MEM=1360.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:48:55    413s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/13 16:48:55    413s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 5617. 
[11/13 16:48:55    413s] Total number of fetched objects 5617
[11/13 16:48:55    413s] AAE_INFO-618: Total number of nets in the design is 5265,  0.0 percent of the nets selected for SI analysis
[11/13 16:48:55    413s] End delay calculation. (MEM=1328.48 CPU=0:00:00.1 REAL=0:00:01.0)
[11/13 16:48:55    413s] End delay calculation (fullDC). (MEM=1328.48 CPU=0:00:00.2 REAL=0:00:01.0)
[11/13 16:48:55    413s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1328.5M) ***
[11/13 16:48:57    413s] Effort level <high> specified for reg2reg path_group
[11/13 16:48:58    413s] Effort level <high> specified for reg2cgate path_group
[11/13 16:48:59    413s] End AAE Lib Interpolated Model. (MEM=1238.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 16:48:59    414s] Begin: glitch net info
[11/13 16:48:59    414s] glitch slack range: number of glitch nets
[11/13 16:48:59    414s] glitch slack < -0.32 : 0
[11/13 16:48:59    414s] -0.32 < glitch slack < -0.28 : 0
[11/13 16:48:59    414s] -0.28 < glitch slack < -0.24 : 0
[11/13 16:48:59    414s] -0.24 < glitch slack < -0.2 : 0
[11/13 16:48:59    414s] -0.2 < glitch slack < -0.16 : 0
[11/13 16:48:59    414s] -0.16 < glitch slack < -0.12 : 0
[11/13 16:48:59    414s] -0.12 < glitch slack < -0.08 : 0
[11/13 16:48:59    414s] -0.08 < glitch slack < -0.04 : 0
[11/13 16:48:59    414s] -0.04 < glitch slack : 0
[11/13 16:48:59    414s] End: glitch net info
[11/13 16:49:11    415s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.998  |  7.436  |  8.379  |  6.998  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   787   |   359   |   44    |   607   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.481%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[11/13 16:49:12    415s] Total CPU time: 10.41 sec
[11/13 16:49:12    415s] Total Real time: 97.0 sec
[11/13 16:49:12    415s] Total Memory Usage: 1236.382812 Mbytes
[11/13 16:49:12    415s] Reset AAE Options
[11/13 17:00:20    434s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/13 17:00:20    434s] VERIFY_CONNECTIVITY use new engine.
[11/13 17:00:20    434s] 
[11/13 17:00:20    434s] ******** Start: VERIFY CONNECTIVITY ********
[11/13 17:00:20    434s] Start Time: Fri Nov 13 17:00:20 2020
[11/13 17:00:20    434s] 
[11/13 17:00:20    434s] Design Name: MYFIR_PIPED_UNFOLDED
[11/13 17:00:20    434s] Database Units: 2000
[11/13 17:00:20    434s] Design Boundary: (0.0000, 0.0000) (136.6100, 134.6800)
[11/13 17:00:20    434s] Error Limit = 1000; Warning Limit = 50
[11/13 17:00:20    434s] Check all nets
[11/13 17:00:24    435s] **** 17:00:24 **** Processed 5000 nets.
[11/13 17:00:30    435s] 
[11/13 17:00:30    435s] Begin Summary 
[11/13 17:00:30    435s]   Found no problems or warnings.
[11/13 17:00:30    435s] End Summary
[11/13 17:00:30    435s] 
[11/13 17:00:30    435s] End Time: Fri Nov 13 17:00:30 2020
[11/13 17:00:30    435s] Time Elapsed: 0:00:10.0
[11/13 17:00:30    435s] 
[11/13 17:00:30    435s] ******** End: VERIFY CONNECTIVITY ********
[11/13 17:00:30    435s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/13 17:00:30    435s]   (CPU Time: 0:00:01.0  MEM: 0.000M)
[11/13 17:00:30    435s] 
[11/13 17:00:50    436s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[11/13 17:00:50    436s] <CMD> verifyGeometry
[11/13 17:00:50    436s]  *** Starting Verify Geometry (MEM: 1236.4) ***
[11/13 17:00:50    436s] 
[11/13 17:00:50    436s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[11/13 17:00:50    436s]   VERIFY GEOMETRY ...... Starting Verification
[11/13 17:00:50    436s]   VERIFY GEOMETRY ...... Initializing
[11/13 17:00:50    436s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/13 17:00:50    436s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/13 17:00:50    436s]                   ...... bin size: 2160
[11/13 17:00:50    436s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[11/13 17:01:24    439s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/13 17:01:24    439s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/13 17:01:24    439s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/13 17:01:24    439s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/13 17:01:25    439s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[11/13 17:01:25    439s] VG: elapsed time: 35.00
[11/13 17:01:25    439s] Begin Summary ...
[11/13 17:01:25    439s]   Cells       : 0
[11/13 17:01:25    439s]   SameNet     : 0
[11/13 17:01:25    439s]   Wiring      : 0
[11/13 17:01:25    439s]   Antenna     : 0
[11/13 17:01:25    439s]   Short       : 0
[11/13 17:01:25    439s]   Overlap     : 0
[11/13 17:01:25    439s] End Summary
[11/13 17:01:25    439s] 
[11/13 17:01:25    439s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/13 17:01:25    439s] 
[11/13 17:01:25    439s] **********End: VERIFY GEOMETRY**********
[11/13 17:01:25    439s]  *** verify geometry (CPU: 0:00:03.3  MEM: 179.6M)
[11/13 17:01:25    439s] 
[11/13 17:01:25    439s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[11/13 17:01:46    440s] <CMD> reportGateCount -level 5 -limit 100 -outfile MYFIR_PIPED_UNFOLDED.gateCount
[11/13 17:01:46    440s] Gate area 0.7980 um^2
[11/13 17:01:46    440s] [0] MYFIR_PIPED_UNFOLDED Gates=11734 Cells=4303 Area=9364.3 um^2
[11/13 17:02:27    441s] <CMD> saveNetlist MYFIR_PIPED_UNFOLDED.v
[11/13 17:02:27    441s] Writing Netlist "MYFIR_PIPED_UNFOLDED.v" ...
[11/13 17:02:42    442s] <CMD> all_hold_analysis_views 
[11/13 17:02:42    442s] <CMD> all_setup_analysis_views 
[11/13 17:02:50    442s] <CMD> write_sdf  -ideal_clock_network MYFIR_PIPED_UNFOLDED.sdf
[11/13 17:02:51    442s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[11/13 17:02:51    442s] Starting SI iteration 1 using Infinite Timing Windows
[11/13 17:02:53    442s] #################################################################################
[11/13 17:02:53    442s] # Design Stage: PostRoute
[11/13 17:02:53    442s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 17:02:53    442s] # Design Mode: 90nm
[11/13 17:02:53    442s] # Analysis Mode: MMMC OCV 
[11/13 17:02:53    442s] # Parasitics Mode: SPEF/RCDB
[11/13 17:02:53    442s] # Signoff Settings: SI On 
[11/13 17:02:53    442s] #################################################################################
[11/13 17:02:56    443s] AAE_INFO: 1 threads acquired from CTE.
[11/13 17:02:56    443s] Setting infinite Tws ...
[11/13 17:02:56    443s] First Iteration Infinite Tw... 
[11/13 17:02:56    443s] Topological Sorting (REAL = 0:00:00.0, MEM = 1391.7M, InitMEM = 1391.7M)
[11/13 17:02:57    443s] Start delay calculation (fullDC) (1 T). (MEM=1391.68)
[11/13 17:02:59    443s] End AAE Lib Interpolated Model. (MEM=1399.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 17:03:47    448s] Total number of fetched objects 5617
[11/13 17:03:47    448s] AAE_INFO-618: Total number of nets in the design is 5265,  100.0 percent of the nets selected for SI analysis
[11/13 17:03:47    448s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/13 17:03:47    448s] End delay calculation. (MEM=1450.84 CPU=0:00:04.8 REAL=0:00:46.0)
[11/13 17:03:47    448s] End delay calculation (fullDC). (MEM=1450.84 CPU=0:00:05.2 REAL=0:00:50.0)
[11/13 17:03:47    448s] *** CDM Built up (cpu=0:00:05.6  real=0:00:54.0  mem= 1450.8M) ***
[11/13 17:03:53    448s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1450.8M)
[11/13 17:03:53    448s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/13 17:03:54    448s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1450.8M)
[11/13 17:03:54    448s] Starting SI iteration 2
[11/13 17:03:54    448s] AAE_INFO: 1 threads acquired from CTE.
[11/13 17:03:54    448s] Start delay calculation (fullDC) (1 T). (MEM=1450.84)
[11/13 17:03:55    449s] End AAE Lib Interpolated Model. (MEM=1450.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 17:03:56    449s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/13 17:03:56    449s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 5617. 
[11/13 17:03:56    449s] Total number of fetched objects 5617
[11/13 17:03:56    449s] AAE_INFO-618: Total number of nets in the design is 5265,  0.0 percent of the nets selected for SI analysis
[11/13 17:03:56    449s] End delay calculation. (MEM=1418.83 CPU=0:00:00.1 REAL=0:00:01.0)
[11/13 17:03:56    449s] End delay calculation (fullDC). (MEM=1418.83 CPU=0:00:00.2 REAL=0:00:02.0)
[11/13 17:03:56    449s] *** CDM Built up (cpu=0:00:00.3  real=0:00:02.0  mem= 1418.8M) ***
[11/13 17:45:20    519s] <CMD> selectWire 50.0300 50.4350 53.5200 50.5050 3 DATAPATH_mult_225_I5_n39
[11/13 17:45:20    519s] <CMD> deselectAll
[11/13 17:45:20    519s] <CMD> selectInst DATAPATH_state_2_3_REG_OUT_reg_1_
[11/13 17:45:20    519s] Set RLRP Inst: DATAPATH_state_2_3_REG_OUT_reg_1_
[11/13 17:45:21    519s] Set RLRP Inst: DATAPATH_state_2_3_REG_OUT_reg_1_
[11/13 17:45:21    519s] Set RLRP Inst: DATAPATH_state_2_3_REG_OUT_reg_1_
[11/13 17:45:23    520s] <CMD> deselectAll
[11/13 17:45:23    520s] <CMD> selectInst DATAPATH_mult_225_I2_U17
[11/13 17:45:23    520s] Set RLRP Inst: DATAPATH_mult_225_I2_U17
[11/13 17:45:23    520s] Set RLRP Inst: DATAPATH_mult_225_I2_U17
[11/13 17:45:23    520s] Set RLRP Inst: DATAPATH_mult_225_I2_U17
[11/13 17:45:24    520s] <CMD> deselectAll
[11/13 17:45:24    520s] <CMD> selectInst DATAPATH_mult_221_I2_U21
[11/13 17:45:24    520s] Set RLRP Inst: DATAPATH_mult_221_I2_U21
[11/13 17:45:24    520s] Set RLRP Inst: DATAPATH_mult_221_I2_U21
[11/13 17:45:24    520s] Set RLRP Inst: DATAPATH_mult_221_I2_U21
[11/13 17:45:25    520s] <CMD> deselectAll
[11/13 17:45:25    520s] <CMD> selectInst DATAPATH_pipe1_state1_0_REG_OUT_reg_4_
[11/13 17:45:25    520s] Set RLRP Inst: DATAPATH_pipe1_state1_0_REG_OUT_reg_4_
[11/13 17:45:25    520s] Set RLRP Inst: DATAPATH_pipe1_state1_0_REG_OUT_reg_4_
[11/13 17:45:25    520s] Set RLRP Inst: DATAPATH_pipe1_state1_0_REG_OUT_reg_4_
[11/13 17:45:27    520s] <CMD> deselectAll
[11/13 17:45:27    520s] <CMD> selectInst FILLER_809
[11/13 17:45:27    520s] Set RLRP Inst: FILLER_809
[11/13 17:45:27    520s] Set RLRP Inst: FILLER_809
[11/13 17:45:27    520s] Set RLRP Inst: FILLER_809
[11/13 17:45:28    520s] <CMD> deselectAll
[11/13 17:45:28    520s] <CMD> selectInst FILLER_809
[11/13 17:45:28    520s] Set RLRP Inst: FILLER_809
[11/13 17:45:28    520s] Set RLRP Inst: FILLER_809
[11/13 17:45:28    520s] Set RLRP Inst: FILLER_809
[11/13 17:45:29    520s] <CMD> deselectAll
[11/13 17:45:29    520s] <CMD> selectWire 5.1300 14.7550 131.4800 14.9250 1 VSS
[11/13 17:45:30    520s] <CMD> deselectAll
[11/13 17:45:30    520s] <CMD> selectInst DATAPATH_mult_225_I4_U260
[11/13 17:45:30    520s] Set RLRP Inst: DATAPATH_mult_225_I4_U260
[11/13 17:45:30    520s] Set RLRP Inst: DATAPATH_mult_225_I4_U260
[11/13 17:45:30    520s] Set RLRP Inst: DATAPATH_mult_225_I4_U260
[11/13 17:45:50    520s] Set RLRP Inst: DATAPATH_mult_225_I4_U260
[11/13 17:45:58    520s] Set RLRP Inst: DATAPATH_mult_225_I4_U260
[11/13 18:30:35    603s] <CMD> deselectAll
[11/13 18:30:55    603s] <CMD> reset_parasitics
[11/13 18:30:55    603s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_zQKifR.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 18:30:56    603s] Performing RC Extraction ...
[11/13 18:30:56    603s] <CMD> extractRC
[11/13 18:30:56    603s] Extraction called for design 'MYFIR_PIPED_UNFOLDED' of instances=13166 and nets=5265 using extraction engine 'postRoute' at effort level 'low' .
[11/13 18:30:56    603s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/13 18:30:56    603s] Type 'man IMPEXT-3530' for more detail.
[11/13 18:30:56    603s] PostRoute (effortLevel low) RC Extraction called for design MYFIR_PIPED_UNFOLDED.
[11/13 18:30:56    603s] RC Extraction called in multi-corner(1) mode.
[11/13 18:30:56    603s] Process corner(s) are loaded.
[11/13 18:30:56    603s]  Corner: my_rc
[11/13 18:30:56    603s] extractDetailRC Option : -outfile /tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d -maxResLength 200  -extended
[11/13 18:30:56    603s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[11/13 18:30:56    603s]       RC Corner Indexes            0   
[11/13 18:30:56    603s] Capacitance Scaling Factor   : 1.00000 
[11/13 18:30:56    603s] Coupling Cap. Scaling Factor : 1.00000 
[11/13 18:30:56    603s] Resistance Scaling Factor    : 1.00000 
[11/13 18:30:56    603s] Clock Cap. Scaling Factor    : 1.00000 
[11/13 18:30:56    603s] Clock Res. Scaling Factor    : 1.00000 
[11/13 18:30:56    603s] Shrink Factor                : 1.00000
[11/13 18:30:58    604s] Initializing multi-corner capacitance tables ... 
[11/13 18:30:58    604s] Initializing multi-corner resistance tables ...
[11/13 18:30:59    604s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1254.0M)
[11/13 18:31:00    604s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d' for storing RC.
[11/13 18:31:01    604s] Extracted 10.0036% (CPU Time= 0:00:00.3  MEM= 1326.0M)
[11/13 18:31:02    604s] Extracted 20.0032% (CPU Time= 0:00:00.3  MEM= 1326.0M)
[11/13 18:31:02    604s] Extracted 30.0028% (CPU Time= 0:00:00.4  MEM= 1326.0M)
[11/13 18:31:03    604s] Extracted 40.0024% (CPU Time= 0:00:00.4  MEM= 1326.0M)
[11/13 18:31:03    604s] Extracted 50.004% (CPU Time= 0:00:00.5  MEM= 1326.0M)
[11/13 18:31:04    604s] Extracted 60.0036% (CPU Time= 0:00:00.5  MEM= 1326.0M)
[11/13 18:31:05    604s] Extracted 70.0032% (CPU Time= 0:00:00.6  MEM= 1326.0M)
[11/13 18:31:06    604s] Extracted 80.0028% (CPU Time= 0:00:00.7  MEM= 1326.0M)
[11/13 18:31:07    604s] Extracted 90.0024% (CPU Time= 0:00:00.9  MEM= 1326.0M)
[11/13 18:31:09    605s] Extracted 100% (CPU Time= 0:00:01.1  MEM= 1326.0M)
[11/13 18:31:11    605s] Number of Extracted Resistors     : 78550
[11/13 18:31:11    605s] Number of Extracted Ground Cap.   : 83588
[11/13 18:31:11    605s] Number of Extracted Coupling Cap. : 119184
[11/13 18:31:11    605s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d' for reading.
[11/13 18:31:11    605s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/13 18:31:11    605s]  Corner: my_rc
[11/13 18:31:11    605s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1310.0M)
[11/13 18:31:11    605s] Creating parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb_Filter.rcdb.d' for storing RC.
[11/13 18:31:12    605s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 18:31:14    605s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1310.012M)
[11/13 18:31:14    605s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d' for reading.
[11/13 18:31:14    605s] processing rcdb (/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d) for hinst (top) of cell (MYFIR_PIPED_UNFOLDED);
[11/13 18:31:14    605s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1310.012M)
[11/13 18:31:14    605s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:18.0  MEM: 1310.012M)
[11/13 18:31:14    605s] <CMD> rcOut -setload MYFIR_PIPED_UNFOLDED.setload -rc_corner my_rc
[11/13 18:31:14    605s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d' for reading.
[11/13 18:31:15    605s] RC Out has the following PVT Info:
[11/13 18:31:15    605s]    RC:my_rc, Operating temperature 25 C
[11/13 18:31:15    605s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1310.0M)
[11/13 18:31:15    605s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 18:31:15    605s] <CMD> rcOut -setres MYFIR_PIPED_UNFOLDED.setres -rc_corner my_rc
[11/13 18:31:15    605s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d' for reading.
[11/13 18:31:15    605s] RC Out has the following PVT Info:
[11/13 18:31:15    605s]    RC:my_rc, Operating temperature 25 C
[11/13 18:31:15    605s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1310.0M)
[11/13 18:31:15    605s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 18:31:15    605s] <CMD> rcOut -spf MYFIR_PIPED_UNFOLDED.spf -rc_corner my_rc
[11/13 18:31:15    605s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d' for reading.
[11/13 18:31:15    605s] RC Out has the following PVT Info:
[11/13 18:31:15    605s]    RC:my_rc, Operating temperature 25 C
[11/13 18:31:15    605s] Printing *|NET...
[11/13 18:31:23    606s] RC Out from RCDB Completed (CPU Time= 0:00:00.9  MEM= 1310.0M)
[11/13 18:31:23    606s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 18:31:23    606s] <CMD> rcOut -spef MYFIR_PIPED_UNFOLDED.spef -rc_corner my_rc
[11/13 18:31:23    606s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d' for reading.
[11/13 18:31:24    606s] RC Out has the following PVT Info:
[11/13 18:31:24    606s]    RC:my_rc, Operating temperature 25 C
[11/13 18:31:24    606s] Dumping Spef file.....
[11/13 18:31:24    606s] Printing D_NET...
[11/13 18:31:28    606s] RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 1310.0M)
[11/13 18:31:28    606s] Closing parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d'. 5184 times net's RC data read were performed.
[11/13 18:33:11    610s] <CMD> set_power_analysis_mode -reset
[11/13 18:33:11    610s] <CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[11/13 18:34:37    613s] <CMD> set_power_output_dir -reset
[11/13 18:34:37    613s] <CMD> set_power_output_dir ./
[11/13 18:34:37    613s] <CMD> set_default_switching_activity -reset
[11/13 18:34:37    613s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[11/13 18:34:37    613s] <CMD> read_activity_file -reset
[11/13 18:34:37    613s] <CMD> read_activity_file -format VCD -scope /tb_fir/UUT -start {} -end {} -block {} ../vcd/myfir_UnfPiped.vcd
[11/13 18:34:37    613s] <CMD> set_power -reset
[11/13 18:34:37    613s] <CMD> set_powerup_analysis -reset
[11/13 18:34:37    613s] <CMD> set_dynamic_power_simulation -reset
[11/13 18:34:37    613s] <CMD> report_power -rail_analysis_format VS -outfile .//MYFIR_PIPED_UNFOLDED.rpt
[11/13 18:34:37    613s] 
[11/13 18:34:37    613s] Power Net Detected:
[11/13 18:34:37    613s]     Voltage	    Name
[11/13 18:34:37    613s]     0.00V	    VSS
[11/13 18:34:37    613s]     1.10V	    VDD
[11/13 18:34:38    613s] Starting SI iteration 1 using Infinite Timing Windows
[11/13 18:34:40    613s] #################################################################################
[11/13 18:34:40    613s] # Design Stage: PostRoute
[11/13 18:34:40    613s] # Design Name: MYFIR_PIPED_UNFOLDED
[11/13 18:34:40    613s] # Design Mode: 90nm
[11/13 18:34:40    613s] # Analysis Mode: MMMC OCV 
[11/13 18:34:40    613s] # Parasitics Mode: SPEF/RCDB
[11/13 18:34:40    613s] # Signoff Settings: SI On 
[11/13 18:34:40    613s] #################################################################################
[11/13 18:34:44    613s] AAE_INFO: 1 threads acquired from CTE.
[11/13 18:34:44    613s] Setting infinite Tws ...
[11/13 18:34:44    613s] First Iteration Infinite Tw... 
[11/13 18:34:44    613s] Calculate early delays in OCV mode...
[11/13 18:34:44    613s] Calculate late delays in OCV mode...
[11/13 18:34:44    613s] Topological Sorting (REAL = 0:00:00.0, MEM = 1310.0M, InitMEM = 1310.0M)
[11/13 18:34:44    613s] Start delay calculation (fullDC) (1 T). (MEM=1310.01)
[11/13 18:34:45    613s] Initializing multi-corner capacitance tables ... 
[11/13 18:34:45    613s] Initializing multi-corner resistance tables ...
[11/13 18:34:47    614s] End AAE Lib Interpolated Model. (MEM=1326.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 18:34:47    614s] Opening parasitic data file '/tmp/innovus_temp_7966_localhost.localdomain_isa25_nAjkAm/MYFIR_PIPED_UNFOLDED_7966_DCtTZD.rcdb.d' for reading.
[11/13 18:34:47    614s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1326.2M)
[11/13 18:34:47    614s] AAE_INFO: 1 threads acquired from CTE.
[11/13 18:35:32    619s] Total number of fetched objects 5617
[11/13 18:35:32    619s] AAE_INFO-618: Total number of nets in the design is 5265,  100.0 percent of the nets selected for SI analysis
[11/13 18:35:33    619s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[11/13 18:35:33    619s] End delay calculation. (MEM=1383.46 CPU=0:00:04.9 REAL=0:00:45.0)
[11/13 18:35:33    619s] End delay calculation (fullDC). (MEM=1383.46 CPU=0:00:05.3 REAL=0:00:49.0)
[11/13 18:35:33    619s] *** CDM Built up (cpu=0:00:05.7  real=0:00:53.0  mem= 1383.5M) ***
[11/13 18:35:38    619s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1383.5M)
[11/13 18:35:38    619s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/13 18:35:38    619s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1383.5M)
[11/13 18:35:38    619s] Starting SI iteration 2
[11/13 18:35:39    619s] AAE_INFO: 1 threads acquired from CTE.
[11/13 18:35:39    619s] Calculate early delays in OCV mode...
[11/13 18:35:39    619s] Calculate late delays in OCV mode...
[11/13 18:35:39    619s] Start delay calculation (fullDC) (1 T). (MEM=1391.5)
[11/13 18:35:40    619s] End AAE Lib Interpolated Model. (MEM=1391.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/13 18:35:41    620s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[11/13 18:35:41    620s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 5617. 
[11/13 18:35:41    620s] Total number of fetched objects 5617
[11/13 18:35:41    620s] AAE_INFO-618: Total number of nets in the design is 5265,  0.0 percent of the nets selected for SI analysis
[11/13 18:35:41    620s] End delay calculation. (MEM=1359.5 CPU=0:00:00.1 REAL=0:00:01.0)
[11/13 18:35:41    620s] End delay calculation (fullDC). (MEM=1359.5 CPU=0:00:00.2 REAL=0:00:02.0)
[11/13 18:35:41    620s] *** CDM Built up (cpu=0:00:00.2  real=0:00:02.0  mem= 1359.5M) ***
[11/13 18:35:44    620s] 
[11/13 18:35:44    620s] Begin Power Analysis
[11/13 18:35:44    620s] 
[11/13 18:35:44    620s]     0.00V	    VSS
[11/13 18:35:44    620s]     1.10V	    VDD
[11/13 18:35:44    620s] Begin Processing Timing Library for Power Calculation
[11/13 18:35:44    620s] 
[11/13 18:35:44    620s] Begin Processing Timing Library for Power Calculation
[11/13 18:35:45    620s] 
[11/13 18:35:45    620s] 
[11/13 18:35:45    620s] 
[11/13 18:35:45    620s] Begin Processing Power Net/Grid for Power Calculation
[11/13 18:35:45    620s] 
[11/13 18:35:45    620s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.80MB/996.80MB)
[11/13 18:35:45    620s] 
[11/13 18:35:45    620s] Begin Processing Timing Window Data for Power Calculation
[11/13 18:35:45    620s] 
[11/13 18:35:45    620s] MY_CLK(112.761MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=997.16MB/997.16MB)
[11/13 18:35:46    620s] 
[11/13 18:35:46    620s] **ERROR: (VOLTUS-1007):	** ERROR: (VOLTUS_POWR-1210): CPE was unable to complete
[11/13 18:35:46    620s] during the processing of VCD.
[11/13 18:35:46    620s] The Error was: 
[11/13 18:35:46    620s] ** ERROR: (VOLTUS_POWR-1735):  [../vcd/myfir_UnfPiped.vcd line 221170, col 1] syntax error
[11/13 18:35:46    620s] 
[11/13 18:35:46    620s] .
[11/13 18:59:35    756s] <CMD> set_power_output_dir -reset
[11/13 18:59:35    756s] <CMD> set_power_output_dir ./
[11/13 18:59:35    756s] <CMD> set_default_switching_activity -reset
[11/13 18:59:35    756s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[11/13 18:59:35    756s] <CMD> read_activity_file -reset
[11/13 18:59:35    756s] <CMD> read_activity_file -format VCD -scope /tb_fir/UUT -start {} -end {} -block {} ../vcd/myfir_UnfPiped.vcd
[11/13 18:59:35    756s] <CMD> set_power -reset
[11/13 18:59:35    756s] <CMD> set_powerup_analysis -reset
[11/13 18:59:35    756s] <CMD> set_dynamic_power_simulation -reset
[11/13 18:59:35    756s] <CMD> report_power -rail_analysis_format VS -outfile .//MYFIR_PIPED_UNFOLDED.rpt
[11/13 18:59:35    756s] 
[11/13 18:59:35    756s] Begin Power Analysis
[11/13 18:59:35    756s] 
[11/13 18:59:35    756s]     0.00V	    VSS
[11/13 18:59:35    756s]     1.10V	    VDD
[11/13 18:59:35    756s] Begin Processing Timing Library for Power Calculation
[11/13 18:59:35    756s] 
[11/13 18:59:35    756s] Begin Processing Timing Library for Power Calculation
[11/13 18:59:35    756s] 
[11/13 18:59:35    756s] 
[11/13 18:59:35    756s] 
[11/13 18:59:35    756s] Begin Processing Power Net/Grid for Power Calculation
[11/13 18:59:35    756s] 
[11/13 18:59:35    756s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1006.89MB/1006.89MB)
[11/13 18:59:35    756s] 
[11/13 18:59:35    756s] Begin Processing Timing Window Data for Power Calculation
[11/13 18:59:35    756s] 
[11/13 18:59:36    756s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1006.89MB/1006.89MB)
[11/13 18:59:36    756s] 
[11/13 18:59:36    756s] **ERROR: (VOLTUS-1007):	** ERROR: (VOLTUS_POWR-1210): CPE was unable to complete
[11/13 18:59:36    756s] during the processing of VCD.
[11/13 18:59:36    756s] The Error was: 
[11/13 18:59:36    756s] ** ERROR: (VOLTUS_POWR-1735):  [../vcd/myfir_UnfPiped.vcd line 221170, col 1] syntax error
[11/13 18:59:36    756s] 
[11/13 18:59:36    756s] .
[11/13 19:02:17    768s] <CMD> set_power_output_dir -reset
[11/13 19:02:17    768s] <CMD> set_power_output_dir ./
[11/13 19:02:17    768s] <CMD> set_default_switching_activity -reset
[11/13 19:02:17    768s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[11/13 19:02:17    768s] <CMD> read_activity_file -reset
[11/13 19:02:17    768s] <CMD> read_activity_file -format VCD -scope /tb_fir/UUT -start {} -end {} -block {} ../vcd/myfir_UnfPiped.vcd
[11/13 19:02:17    768s] <CMD> set_power -reset
[11/13 19:02:17    768s] <CMD> set_powerup_analysis -reset
[11/13 19:02:17    768s] <CMD> set_dynamic_power_simulation -reset
[11/13 19:02:17    768s] <CMD> report_power -rail_analysis_format VS -outfile .//MYFIR_PIPED_UNFOLDED.rpt
[11/13 19:02:17    768s] 
[11/13 19:02:17    768s] Begin Power Analysis
[11/13 19:02:17    768s] 
[11/13 19:02:17    768s]     0.00V	    VSS
[11/13 19:02:17    768s]     1.10V	    VDD
[11/13 19:02:17    768s] Begin Processing Timing Library for Power Calculation
[11/13 19:02:17    768s] 
[11/13 19:02:17    768s] Begin Processing Timing Library for Power Calculation
[11/13 19:02:17    768s] 
[11/13 19:02:17    768s] 
[11/13 19:02:17    768s] 
[11/13 19:02:17    768s] Begin Processing Power Net/Grid for Power Calculation
[11/13 19:02:17    768s] 
[11/13 19:02:17    768s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1010.52MB/1010.52MB)
[11/13 19:02:17    768s] 
[11/13 19:02:17    768s] Begin Processing Timing Window Data for Power Calculation
[11/13 19:02:17    768s] 
[11/13 19:02:18    768s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1010.52MB/1010.52MB)
[11/13 19:02:18    768s] 
[11/13 19:02:18    768s] **ERROR: (VOLTUS-1007):	** ERROR: (VOLTUS_POWR-1210): CPE was unable to complete
[11/13 19:02:18    768s] during the processing of VCD.
[11/13 19:02:18    768s] The Error was: 
[11/13 19:02:18    768s] ** ERROR: (VOLTUS_POWR-1735):  [../vcd/myfir_UnfPiped.vcd line 221170, col 1] syntax error
[11/13 19:02:18    768s] 
[11/13 19:02:18    768s] .
[11/13 19:06:57    782s] <CMD> set_power_analysis_mode -reset
[11/13 19:06:57    782s] <CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[11/13 19:07:48    785s] <CMD> set_power_output_dir -reset
[11/13 19:07:48    785s] <CMD> set_power_output_dir ./
[11/13 19:07:48    785s] <CMD> set_default_switching_activity -reset
[11/13 19:07:48    785s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[11/13 19:07:48    785s] <CMD> read_activity_file -reset
[11/13 19:07:48    785s] <CMD> read_activity_file -format VCD -scope /tb_fir/UUT -start {} -end {} -block {} ../vcd/design_UnfPiped.vcd
[11/13 19:07:48    785s] <CMD> set_power -reset
[11/13 19:07:48    785s] <CMD> set_powerup_analysis -reset
[11/13 19:07:48    785s] <CMD> set_dynamic_power_simulation -reset
[11/13 19:07:48    785s] <CMD> report_power -rail_analysis_format VS -outfile .//MYFIR_PIPED_UNFOLDED.rpt
[11/13 19:07:48    785s] 
[11/13 19:07:48    785s] Begin Power Analysis
[11/13 19:07:48    785s] 
[11/13 19:07:48    785s]     0.00V	    VSS
[11/13 19:07:48    785s]     1.10V	    VDD
[11/13 19:07:48    785s] Begin Processing Timing Library for Power Calculation
[11/13 19:07:48    785s] 
[11/13 19:07:48    785s] Begin Processing Timing Library for Power Calculation
[11/13 19:07:48    785s] 
[11/13 19:07:48    785s] 
[11/13 19:07:48    785s] 
[11/13 19:07:48    785s] Begin Processing Power Net/Grid for Power Calculation
[11/13 19:07:48    785s] 
[11/13 19:07:48    785s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1014.01MB/1014.01MB)
[11/13 19:07:48    785s] 
[11/13 19:07:48    785s] Begin Processing Timing Window Data for Power Calculation
[11/13 19:07:48    785s] 
[11/13 19:07:48    785s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1014.01MB/1014.01MB)
[11/13 19:07:48    785s] 
[11/13 19:07:49    785s] **ERROR: (VOLTUS-1007):	** ERROR: (VOLTUS_POWR-1210): CPE was unable to complete
[11/13 19:07:49    785s] during the processing of VCD.
[11/13 19:07:49    785s] The Error was: 
[11/13 19:07:49    785s] ** ERROR: (VOLTUS_POWR-1735):  [../vcd/design_UnfPiped.vcd line 221170, col 1] syntax error
[11/13 19:07:49    785s] 
[11/13 19:07:49    785s] .
[11/13 19:12:11    805s] <CMD> set_power_output_dir -reset
[11/13 19:12:11    805s] <CMD> set_power_output_dir ./
[11/13 19:12:11    805s] <CMD> set_default_switching_activity -reset
[11/13 19:12:11    805s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[11/13 19:12:11    805s] <CMD> read_activity_file -reset
[11/13 19:12:11    805s] <CMD> read_activity_file -format VCD -scope /tb_fir/UUT -start {} -end {} -block {} ../vcd/design_UnfPiped.vcd
[11/13 19:12:11    805s] <CMD> set_power -reset
[11/13 19:12:11    805s] <CMD> set_powerup_analysis -reset
[11/13 19:12:11    805s] <CMD> set_dynamic_power_simulation -reset
[11/13 19:12:11    805s] <CMD> report_power -rail_analysis_format VS -outfile .//MYFIR_PIPED_UNFOLDED.rpt
[11/13 19:12:11    805s] 
[11/13 19:12:11    805s] Begin Power Analysis
[11/13 19:12:11    805s] 
[11/13 19:12:11    805s]     0.00V	    VSS
[11/13 19:12:11    805s]     1.10V	    VDD
[11/13 19:12:11    805s] Begin Processing Timing Library for Power Calculation
[11/13 19:12:11    805s] 
[11/13 19:12:11    805s] Begin Processing Timing Library for Power Calculation
[11/13 19:12:11    805s] 
[11/13 19:12:11    805s] 
[11/13 19:12:11    805s] 
[11/13 19:12:11    805s] Begin Processing Power Net/Grid for Power Calculation
[11/13 19:12:11    805s] 
[11/13 19:12:11    805s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1017.74MB/1017.74MB)
[11/13 19:12:11    805s] 
[11/13 19:12:11    805s] Begin Processing Timing Window Data for Power Calculation
[11/13 19:12:11    805s] 
[11/13 19:12:12    805s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1017.74MB/1017.74MB)
[11/13 19:12:12    805s] 
[11/13 19:12:13    806s] **ERROR: (VOLTUS-1007):	** ERROR: (VOLTUS_POWR-1210): CPE was unable to complete
[11/13 19:12:13    806s] during the processing of VCD.
[11/13 19:12:13    806s] The Error was: 
[11/13 19:12:13    806s] ** ERROR: (VOLTUS_POWR-1735):  [../vcd/design_UnfPiped.vcd line 221170, col 1] syntax error
[11/13 19:12:13    806s] 
[11/13 19:12:13    806s] .
[11/13 19:21:52    831s] <CMD> encMessage warning 0
[11/13 19:21:52    831s] Suppress "**WARN ..." messages.
[11/13 19:21:52    831s] <CMD> encMessage debug 0
[11/13 19:21:52    831s] <CMD> encMessage info 0
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_state_0_0_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_67) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_state_0_1_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_66) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_state_0_2_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_65) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_state_1_0_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_64) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_state_1_1_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_63) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_state_1_2_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_62) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_state_1_3_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_61) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_state_2_0_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_60) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_state_2_1_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_59) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_state_2_2_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_58) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_state_2_3_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_57) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_input_buffer1_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_56) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_input_buffer2_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_55) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_cnt_in_clk_gate_cnt_reg (SNPS_CLOCK_GATE_HIGH_CNT_MOD_N2_MODULE3) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_output_buffer_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N11) and all their descendants.
[11/13 19:21:53    831s] Reset to color id 0 for DATAPATH_pipe1_state0_0_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_54) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state0_1_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_53) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state0_2_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_52) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state0_3_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_51) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state0_4_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_50) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state0_5_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_49) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state0_6_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_48) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state0_7_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_47) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state0_8_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_46) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state1_0_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_45) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state1_1_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_44) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state1_2_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_43) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state1_3_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_42) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state1_4_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_41) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state1_5_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_40) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state1_6_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_39) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state1_7_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_38) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state1_8_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_37) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state2_0_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_36) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state2_1_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_35) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state2_2_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_34) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state2_3_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_33) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state2_4_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_32) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state2_5_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_31) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state2_6_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_30) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state2_7_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_29) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_pipe1_state2_8_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_28) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_result_reg_0_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_27) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_result_reg_1_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_26) and all their descendants.
[11/13 19:21:54    831s] Reset to color id 0 for DATAPATH_result_reg_2_clk_gate_REG_OUT_reg (SNPS_CLOCK_GATE_HIGH_REG_N8_0_25) and all their descendants.
[11/13 19:21:54    831s] Free PSO.
[11/13 19:22:04    832s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[11/13 19:22:12    832s] 
[11/13 19:22:12    832s] 
[11/13 19:22:12    832s] Info (SM2C): Status of key globals:
[11/13 19:22:12    832s] 	 MMMC-by-default flow     : 1
[11/13 19:22:12    832s] 	 Default MMMC objs envvar : 0
[11/13 19:22:12    832s] 	 Data portability         : 0
[11/13 19:22:12    832s] 	 MMMC PV Emulation        : 0
[11/13 19:22:12    832s] 	 MMMC debug               : 0
[11/13 19:22:12    832s] 	 Init_Design flow         : 1
[11/13 19:22:12    832s] 
[11/13 19:22:12    832s] 
[11/13 19:22:12    832s] 	 CTE SM2C global          : false
[11/13 19:22:12    832s] 	 Reporting view filter    : false
[11/13 19:22:16    833s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[11/13 19:22:19    833s] Loading view definition file from /home/isa25/Desktop/Laboratori-ISA/Lab1/innovus_UnfPiped/MYFIR_PIPED_UNFOLDED.enc.dat/viewDefinition.tcl
[11/13 19:22:43    835s] *** End library_loading (cpu=0.04min, real=0.40min, mem=-5.0M, fe_cpu=13.93min, fe_real=279.42min, fe_mem=1081.9M) ***
[11/13 19:22:45    835s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/include/dbInline.h:2278:getNrSel]: Assert "getTopCellData()!=NULL"
