<stg><name>FFT0.1_Pipeline_FFT_label1</name>


<trans_list>

<trans id="112" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %butterfly_span = alloca i32 1

]]></Node>
<StgValue><ssdm name="butterfly_span"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %butterfly_pass = alloca i32 1

]]></Node>
<StgValue><ssdm name="butterfly_pass"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %zext_ln26_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %sub_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub_cast

]]></Node>
<StgValue><ssdm name="sub_cast_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %FFT_stage_offset_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %FFT_stage_offset_cast

]]></Node>
<StgValue><ssdm name="FFT_stage_offset_cast_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:6 %pass_shift_offset_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %pass_shift_offset_cast

]]></Node>
<StgValue><ssdm name="pass_shift_offset_cast_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:7 %index_shift_offset_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %index_shift_offset_cast

]]></Node>
<StgValue><ssdm name="index_shift_offset_cast_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
newFuncRoot:8 %zext_ln26_cast = zext i4 %zext_ln26_read

]]></Node>
<StgValue><ssdm name="zext_ln26_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="4">
<![CDATA[
newFuncRoot:9 %sub_cast_cast = zext i4 %sub_cast_read

]]></Node>
<StgValue><ssdm name="sub_cast_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="4">
<![CDATA[
newFuncRoot:10 %FFT_stage_offset_cast_cast = zext i4 %FFT_stage_offset_cast_read

]]></Node>
<StgValue><ssdm name="FFT_stage_offset_cast_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="3">
<![CDATA[
newFuncRoot:11 %pass_shift_offset_cast_cast = zext i3 %pass_shift_offset_cast_read

]]></Node>
<StgValue><ssdm name="pass_shift_offset_cast_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="3">
<![CDATA[
newFuncRoot:12 %index_shift_offset_cast_cast = zext i3 %index_shift_offset_cast_read

]]></Node>
<StgValue><ssdm name="index_shift_offset_cast_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 0, i32 %butterfly_pass

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i32 0, i32 %butterfly_span

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %i_5 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %icmp_ln26 = icmp_eq  i5 %i_5, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %i_6 = add i5 %i_5, i5 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5 %br_ln26 = br i1 %icmp_ln26, void %_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:0 %butterfly_span_load = load i32 %butterfly_span

]]></Node>
<StgValue><ssdm name="butterfly_span_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:3 %empty_20 = trunc i32 %butterfly_span_load

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:5 %index = shl i5 %empty_20, i5 %index_shift_offset_cast_cast

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:9 %zext_ln30 = zext i5 %index

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:10 %p_x_M_real_V = getelementptr i10 %W_M_real_V, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="p_x_M_real_V"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:13 %r_V = load i4 %p_x_M_real_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:48 %icmp_ln33 = icmp_slt  i32 %butterfly_span_load, i32 %sub_cast_cast

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:49 %butterfly_span_3 = add i32 %butterfly_span_load, i32 1

]]></Node>
<StgValue><ssdm name="butterfly_span_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:53 %butterfly_span_4 = select i1 %icmp_ln33, i32 %butterfly_span_3, i32 0

]]></Node>
<StgValue><ssdm name="butterfly_span_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:55 %store_ln26 = store i5 %i_6, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:57 %store_ln33 = store i32 %butterfly_span_4, i32 %butterfly_span

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:1 %butterfly_pass_load = load i32 %butterfly_pass

]]></Node>
<StgValue><ssdm name="butterfly_pass_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:2 %empty_19 = trunc i32 %butterfly_pass_load

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:6 %shl_ln28 = shl i5 %empty_19, i5 %pass_shift_offset_cast_cast

]]></Node>
<StgValue><ssdm name="shl_ln28"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:7 %Ulimit = add i5 %empty_20, i5 %shl_ln28

]]></Node>
<StgValue><ssdm name="Ulimit"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:8 %Llimit = add i5 %Ulimit, i5 %FFT_stage_offset_cast_cast

]]></Node>
<StgValue><ssdm name="Llimit"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:12 %zext_ln30_1 = zext i5 %Llimit

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:13 %r_V = load i4 %p_x_M_real_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:15 %data_IN_M_real_0_0_0_addr = getelementptr i16 %data_IN_M_real_0_0_0, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="data_IN_M_real_0_0_0_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:16 %data_IN_M_real_0_0_0_load = load i5 %data_IN_M_real_0_0_0_addr

]]></Node>
<StgValue><ssdm name="data_IN_M_real_0_0_0_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:19 %data_IN_M_imag_0_0_0_addr = getelementptr i16 %data_IN_M_imag_0_0_0, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="data_IN_M_imag_0_0_0_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:20 %data_IN_M_imag_0_0_0_load = load i5 %data_IN_M_imag_0_0_0_addr

]]></Node>
<StgValue><ssdm name="data_IN_M_imag_0_0_0_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:50 %icmp_ln35 = icmp_slt  i32 %butterfly_pass_load, i32 %zext_ln26_cast

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:51 %butterfly_pass_1 = add i32 %butterfly_pass_load, i32 1

]]></Node>
<StgValue><ssdm name="butterfly_pass_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:52 %butterfly_pass_2 = select i1 %icmp_ln35, i32 %butterfly_pass_1, i32 0

]]></Node>
<StgValue><ssdm name="butterfly_pass_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:54 %butterfly_pass_3 = select i1 %icmp_ln33, i32 %butterfly_pass_load, i32 %butterfly_pass_2

]]></Node>
<StgValue><ssdm name="butterfly_pass_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:56 %store_ln33 = store i32 %butterfly_pass_3, i32 %butterfly_pass

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:11 %p_x_M_imag_V = getelementptr i9 %W_M_imag_V, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="p_x_M_imag_V"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:14 %r_V_2 = load i4 %p_x_M_imag_V

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:16 %data_IN_M_real_0_0_0_load = load i5 %data_IN_M_real_0_0_0_addr

]]></Node>
<StgValue><ssdm name="data_IN_M_real_0_0_0_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:17 %sext_ln1171 = sext i16 %data_IN_M_real_0_0_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:18 %sext_ln1171_1 = sext i10 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1171_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:20 %data_IN_M_imag_0_0_0_load = load i5 %data_IN_M_imag_0_0_0_addr

]]></Node>
<StgValue><ssdm name="data_IN_M_imag_0_0_0_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:21 %sext_ln1171_2 = sext i16 %data_IN_M_imag_0_0_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:23 %mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:27 %mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln712_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:14 %r_V_2 = load i4 %p_x_M_imag_V

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:22 %sext_ln1171_3 = sext i9 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_3"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:23 %mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:24 %mul_ln1246 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:27 %mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln712_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:28 %mul_ln1245 = mul i24 %sext_ln1171, i24 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:23 %mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:24 %mul_ln1246 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:27 %mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln712_1"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:28 %mul_ln1245 = mul i24 %sext_ln1171, i24 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:23 %mul_ln712 = mul i24 %sext_ln1171, i24 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:24 %mul_ln1246 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:25 %ret_V = sub i24 %mul_ln712, i24 %mul_ln1246

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:27 %mul_ln712_1 = mul i24 %sext_ln1171_2, i24 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln712_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:28 %mul_ln1245 = mul i24 %sext_ln1171, i24 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:29 %ret_V_2 = add i24 %mul_ln712_1, i24 %mul_ln1245

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:31 %zext_ln31 = zext i5 %Ulimit

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:32 %data_IN_M_real_0_0_0_addr_1 = getelementptr i16 %data_IN_M_real_0_0_0, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="data_IN_M_real_0_0_0_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:33 %p_r_M_real_V = load i5 %data_IN_M_real_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_r_M_real_V"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:34 %data_IN_M_imag_0_0_0_addr_1 = getelementptr i16 %data_IN_M_imag_0_0_0, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="data_IN_M_imag_0_0_0_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:35 %p_r_M_imag_V = load i5 %data_IN_M_imag_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_V"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:25 %ret_V = sub i24 %mul_ln712, i24 %mul_ln1246

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:26 %p_r_V = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="p_r_V"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:29 %ret_V_2 = add i24 %mul_ln712_1, i24 %mul_ln1245

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:30 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:33 %p_r_M_real_V = load i5 %data_IN_M_real_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_r_M_real_V"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:35 %p_r_M_imag_V = load i5 %data_IN_M_imag_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_r_M_imag_V"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:36 %p_r_M_real_V_3 = sub i16 %p_r_M_real_V, i16 %p_r_V

]]></Node>
<StgValue><ssdm name="p_r_M_real_V_3"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:37 %p_r_M_imag_V_3 = sub i16 %p_r_M_imag_V, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="p_r_M_imag_V_3"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:38 %data_OUT_M_real_0_0_0_addr = getelementptr i16 %data_OUT_M_real_0_0_0, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="data_OUT_M_real_0_0_0_addr"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:39 %store_ln31 = store i16 %p_r_M_real_V_3, i5 %data_OUT_M_real_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:40 %data_OUT_M_imag_0_0_0_addr = getelementptr i16 %data_OUT_M_imag_0_0_0, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="data_OUT_M_imag_0_0_0_addr"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:41 %store_ln31 = store i16 %p_r_M_imag_V_3, i5 %data_OUT_M_imag_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:42 %p_r_M_real_V_4 = add i16 %p_r_M_real_V, i16 %p_r_V

]]></Node>
<StgValue><ssdm name="p_r_M_real_V_4"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:43 %p_r_M_imag_V_4 = add i16 %p_r_M_imag_V, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="p_r_M_imag_V_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:4 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:44 %data_OUT_M_real_0_0_0_addr_1 = getelementptr i16 %data_OUT_M_real_0_0_0, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="data_OUT_M_real_0_0_0_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:45 %store_ln32 = store i16 %p_r_M_real_V_4, i5 %data_OUT_M_real_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:46 %data_OUT_M_imag_0_0_0_addr_1 = getelementptr i16 %data_OUT_M_imag_0_0_0, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="data_OUT_M_imag_0_0_0_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:47 %store_ln32 = store i16 %p_r_M_imag_V_4, i5 %data_OUT_M_imag_0_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:58 %br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmIILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="134" name="index_shift_offset_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="index_shift_offset_cast"/></StgValue>
</port>
<port id="135" name="pass_shift_offset_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="pass_shift_offset_cast"/></StgValue>
</port>
<port id="136" name="FFT_stage_offset_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="FFT_stage_offset_cast"/></StgValue>
</port>
<port id="137" name="data_IN_M_real_0_0_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_IN_M_real_0_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="data_IN_M_imag_0_0_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_IN_M_imag_0_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="data_OUT_M_real_0_0_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_OUT_M_real_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="data_OUT_M_imag_0_0_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_OUT_M_imag_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="sub_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sub_cast"/></StgValue>
</port>
<port id="142" name="zext_ln26" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln26"/></StgValue>
</port>
<port id="143" name="W_M_real_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="W_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="W_M_imag_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="W_M_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="146" from="StgValue_145" to="butterfly_span" fromId="145" toId="11">
</dataflow>
<dataflow id="147" from="StgValue_145" to="butterfly_pass" fromId="145" toId="12">
</dataflow>
<dataflow id="148" from="StgValue_145" to="i" fromId="145" toId="13">
</dataflow>
<dataflow id="150" from="_ssdm_op_Read.ap_auto.i4" to="zext_ln26_read" fromId="149" toId="14">
</dataflow>
<dataflow id="151" from="zext_ln26" to="zext_ln26_read" fromId="142" toId="14">
</dataflow>
<dataflow id="152" from="_ssdm_op_Read.ap_auto.i4" to="sub_cast_read" fromId="149" toId="15">
</dataflow>
<dataflow id="153" from="sub_cast" to="sub_cast_read" fromId="141" toId="15">
</dataflow>
<dataflow id="154" from="_ssdm_op_Read.ap_auto.i4" to="FFT_stage_offset_cast_read" fromId="149" toId="16">
</dataflow>
<dataflow id="155" from="FFT_stage_offset_cast" to="FFT_stage_offset_cast_read" fromId="136" toId="16">
</dataflow>
<dataflow id="157" from="_ssdm_op_Read.ap_auto.i3" to="pass_shift_offset_cast_read" fromId="156" toId="17">
</dataflow>
<dataflow id="158" from="pass_shift_offset_cast" to="pass_shift_offset_cast_read" fromId="135" toId="17">
</dataflow>
<dataflow id="159" from="_ssdm_op_Read.ap_auto.i3" to="index_shift_offset_cast_read" fromId="156" toId="18">
</dataflow>
<dataflow id="160" from="index_shift_offset_cast" to="index_shift_offset_cast_read" fromId="134" toId="18">
</dataflow>
<dataflow id="161" from="zext_ln26_read" to="zext_ln26_cast" fromId="14" toId="19">
</dataflow>
<dataflow id="162" from="sub_cast_read" to="sub_cast_cast" fromId="15" toId="20">
</dataflow>
<dataflow id="163" from="FFT_stage_offset_cast_read" to="FFT_stage_offset_cast_cast" fromId="16" toId="21">
</dataflow>
<dataflow id="164" from="pass_shift_offset_cast_read" to="pass_shift_offset_cast_cast" fromId="17" toId="22">
</dataflow>
<dataflow id="165" from="index_shift_offset_cast_read" to="index_shift_offset_cast_cast" fromId="18" toId="23">
</dataflow>
<dataflow id="167" from="StgValue_166" to="store_ln0" fromId="166" toId="24">
</dataflow>
<dataflow id="168" from="i" to="store_ln0" fromId="13" toId="24">
</dataflow>
<dataflow id="170" from="StgValue_169" to="store_ln0" fromId="169" toId="25">
</dataflow>
<dataflow id="171" from="butterfly_pass" to="store_ln0" fromId="12" toId="25">
</dataflow>
<dataflow id="172" from="StgValue_169" to="store_ln0" fromId="169" toId="26">
</dataflow>
<dataflow id="173" from="butterfly_span" to="store_ln0" fromId="11" toId="26">
</dataflow>
<dataflow id="174" from="i" to="i_5" fromId="13" toId="28">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="175" toId="29">
</dataflow>
<dataflow id="178" from="StgValue_177" to="specpipeline_ln0" fromId="177" toId="29">
</dataflow>
<dataflow id="179" from="StgValue_169" to="specpipeline_ln0" fromId="169" toId="29">
</dataflow>
<dataflow id="180" from="StgValue_145" to="specpipeline_ln0" fromId="145" toId="29">
</dataflow>
<dataflow id="181" from="StgValue_169" to="specpipeline_ln0" fromId="169" toId="29">
</dataflow>
<dataflow id="183" from="p_str" to="specpipeline_ln0" fromId="182" toId="29">
</dataflow>
<dataflow id="184" from="i_5" to="icmp_ln26" fromId="28" toId="30">
</dataflow>
<dataflow id="186" from="StgValue_185" to="icmp_ln26" fromId="185" toId="30">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="187" toId="31">
</dataflow>
<dataflow id="190" from="StgValue_189" to="empty" fromId="189" toId="31">
</dataflow>
<dataflow id="191" from="StgValue_189" to="empty" fromId="189" toId="31">
</dataflow>
<dataflow id="192" from="StgValue_189" to="empty" fromId="189" toId="31">
</dataflow>
<dataflow id="193" from="i_5" to="i_6" fromId="28" toId="32">
</dataflow>
<dataflow id="195" from="StgValue_194" to="i_6" fromId="194" toId="32">
</dataflow>
<dataflow id="196" from="icmp_ln26" to="br_ln26" fromId="30" toId="33">
</dataflow>
<dataflow id="197" from="butterfly_span" to="butterfly_span_load" fromId="11" toId="34">
</dataflow>
<dataflow id="198" from="butterfly_span_load" to="empty_20" fromId="34" toId="35">
</dataflow>
<dataflow id="199" from="empty_20" to="index" fromId="35" toId="36">
</dataflow>
<dataflow id="200" from="index_shift_offset_cast_cast" to="index" fromId="23" toId="36">
</dataflow>
<dataflow id="201" from="index" to="zext_ln30" fromId="36" toId="37">
</dataflow>
<dataflow id="202" from="W_M_real_V" to="p_x_M_real_V" fromId="143" toId="38">
</dataflow>
<dataflow id="204" from="StgValue_203" to="p_x_M_real_V" fromId="203" toId="38">
</dataflow>
<dataflow id="205" from="zext_ln30" to="p_x_M_real_V" fromId="37" toId="38">
</dataflow>
<dataflow id="206" from="p_x_M_real_V" to="r_V" fromId="38" toId="39">
</dataflow>
<dataflow id="207" from="butterfly_span_load" to="icmp_ln33" fromId="34" toId="40">
</dataflow>
<dataflow id="208" from="sub_cast_cast" to="icmp_ln33" fromId="20" toId="40">
</dataflow>
<dataflow id="209" from="butterfly_span_load" to="butterfly_span_3" fromId="34" toId="41">
</dataflow>
<dataflow id="210" from="StgValue_145" to="butterfly_span_3" fromId="145" toId="41">
</dataflow>
<dataflow id="211" from="icmp_ln33" to="butterfly_span_4" fromId="40" toId="42">
</dataflow>
<dataflow id="212" from="butterfly_span_3" to="butterfly_span_4" fromId="41" toId="42">
</dataflow>
<dataflow id="213" from="StgValue_169" to="butterfly_span_4" fromId="169" toId="42">
</dataflow>
<dataflow id="214" from="i_6" to="store_ln26" fromId="32" toId="43">
</dataflow>
<dataflow id="215" from="i" to="store_ln26" fromId="13" toId="43">
</dataflow>
<dataflow id="216" from="butterfly_span_4" to="store_ln33" fromId="42" toId="44">
</dataflow>
<dataflow id="217" from="butterfly_span" to="store_ln33" fromId="11" toId="44">
</dataflow>
<dataflow id="218" from="butterfly_pass" to="butterfly_pass_load" fromId="12" toId="45">
</dataflow>
<dataflow id="219" from="butterfly_pass_load" to="empty_19" fromId="45" toId="46">
</dataflow>
<dataflow id="220" from="empty_19" to="shl_ln28" fromId="46" toId="47">
</dataflow>
<dataflow id="221" from="pass_shift_offset_cast_cast" to="shl_ln28" fromId="22" toId="47">
</dataflow>
<dataflow id="222" from="empty_20" to="Ulimit" fromId="35" toId="48">
</dataflow>
<dataflow id="223" from="shl_ln28" to="Ulimit" fromId="47" toId="48">
</dataflow>
<dataflow id="224" from="Ulimit" to="Llimit" fromId="48" toId="49">
</dataflow>
<dataflow id="225" from="FFT_stage_offset_cast_cast" to="Llimit" fromId="21" toId="49">
</dataflow>
<dataflow id="226" from="Llimit" to="zext_ln30_1" fromId="49" toId="50">
</dataflow>
<dataflow id="227" from="p_x_M_real_V" to="r_V" fromId="38" toId="51">
</dataflow>
<dataflow id="228" from="data_IN_M_real_0_0_0" to="data_IN_M_real_0_0_0_addr" fromId="137" toId="52">
</dataflow>
<dataflow id="229" from="StgValue_203" to="data_IN_M_real_0_0_0_addr" fromId="203" toId="52">
</dataflow>
<dataflow id="230" from="zext_ln30_1" to="data_IN_M_real_0_0_0_addr" fromId="50" toId="52">
</dataflow>
<dataflow id="231" from="data_IN_M_real_0_0_0_addr" to="data_IN_M_real_0_0_0_load" fromId="52" toId="53">
</dataflow>
<dataflow id="232" from="data_IN_M_imag_0_0_0" to="data_IN_M_imag_0_0_0_addr" fromId="138" toId="54">
</dataflow>
<dataflow id="233" from="StgValue_203" to="data_IN_M_imag_0_0_0_addr" fromId="203" toId="54">
</dataflow>
<dataflow id="234" from="zext_ln30_1" to="data_IN_M_imag_0_0_0_addr" fromId="50" toId="54">
</dataflow>
<dataflow id="235" from="data_IN_M_imag_0_0_0_addr" to="data_IN_M_imag_0_0_0_load" fromId="54" toId="55">
</dataflow>
<dataflow id="236" from="butterfly_pass_load" to="icmp_ln35" fromId="45" toId="56">
</dataflow>
<dataflow id="237" from="zext_ln26_cast" to="icmp_ln35" fromId="19" toId="56">
</dataflow>
<dataflow id="238" from="butterfly_pass_load" to="butterfly_pass_1" fromId="45" toId="57">
</dataflow>
<dataflow id="239" from="StgValue_145" to="butterfly_pass_1" fromId="145" toId="57">
</dataflow>
<dataflow id="240" from="icmp_ln35" to="butterfly_pass_2" fromId="56" toId="58">
</dataflow>
<dataflow id="241" from="butterfly_pass_1" to="butterfly_pass_2" fromId="57" toId="58">
</dataflow>
<dataflow id="242" from="StgValue_169" to="butterfly_pass_2" fromId="169" toId="58">
</dataflow>
<dataflow id="243" from="icmp_ln33" to="butterfly_pass_3" fromId="40" toId="59">
</dataflow>
<dataflow id="244" from="butterfly_pass_load" to="butterfly_pass_3" fromId="45" toId="59">
</dataflow>
<dataflow id="245" from="butterfly_pass_2" to="butterfly_pass_3" fromId="58" toId="59">
</dataflow>
<dataflow id="246" from="butterfly_pass_3" to="store_ln33" fromId="59" toId="60">
</dataflow>
<dataflow id="247" from="butterfly_pass" to="store_ln33" fromId="12" toId="60">
</dataflow>
<dataflow id="248" from="W_M_imag_V" to="p_x_M_imag_V" fromId="144" toId="61">
</dataflow>
<dataflow id="249" from="StgValue_203" to="p_x_M_imag_V" fromId="203" toId="61">
</dataflow>
<dataflow id="250" from="zext_ln30" to="p_x_M_imag_V" fromId="37" toId="61">
</dataflow>
<dataflow id="251" from="p_x_M_imag_V" to="r_V_2" fromId="61" toId="62">
</dataflow>
<dataflow id="252" from="data_IN_M_real_0_0_0_addr" to="data_IN_M_real_0_0_0_load" fromId="52" toId="63">
</dataflow>
<dataflow id="253" from="data_IN_M_real_0_0_0_load" to="sext_ln1171" fromId="63" toId="64">
</dataflow>
<dataflow id="254" from="r_V" to="sext_ln1171_1" fromId="51" toId="65">
</dataflow>
<dataflow id="255" from="data_IN_M_imag_0_0_0_addr" to="data_IN_M_imag_0_0_0_load" fromId="54" toId="66">
</dataflow>
<dataflow id="256" from="data_IN_M_imag_0_0_0_load" to="sext_ln1171_2" fromId="66" toId="67">
</dataflow>
<dataflow id="257" from="sext_ln1171" to="mul_ln712" fromId="64" toId="68">
</dataflow>
<dataflow id="258" from="sext_ln1171_1" to="mul_ln712" fromId="65" toId="68">
</dataflow>
<dataflow id="259" from="sext_ln1171_2" to="mul_ln712_1" fromId="67" toId="69">
</dataflow>
<dataflow id="260" from="sext_ln1171_1" to="mul_ln712_1" fromId="65" toId="69">
</dataflow>
<dataflow id="261" from="p_x_M_imag_V" to="r_V_2" fromId="61" toId="70">
</dataflow>
<dataflow id="262" from="r_V_2" to="sext_ln1171_3" fromId="70" toId="71">
</dataflow>
<dataflow id="263" from="sext_ln1171" to="mul_ln712" fromId="64" toId="72">
</dataflow>
<dataflow id="264" from="sext_ln1171_1" to="mul_ln712" fromId="65" toId="72">
</dataflow>
<dataflow id="265" from="sext_ln1171_2" to="mul_ln1246" fromId="67" toId="73">
</dataflow>
<dataflow id="266" from="sext_ln1171_3" to="mul_ln1246" fromId="71" toId="73">
</dataflow>
<dataflow id="267" from="sext_ln1171_2" to="mul_ln712_1" fromId="67" toId="74">
</dataflow>
<dataflow id="268" from="sext_ln1171_1" to="mul_ln712_1" fromId="65" toId="74">
</dataflow>
<dataflow id="269" from="sext_ln1171" to="mul_ln1245" fromId="64" toId="75">
</dataflow>
<dataflow id="270" from="sext_ln1171_3" to="mul_ln1245" fromId="71" toId="75">
</dataflow>
<dataflow id="271" from="sext_ln1171" to="mul_ln712" fromId="64" toId="76">
</dataflow>
<dataflow id="272" from="sext_ln1171_1" to="mul_ln712" fromId="65" toId="76">
</dataflow>
<dataflow id="273" from="sext_ln1171_2" to="mul_ln1246" fromId="67" toId="77">
</dataflow>
<dataflow id="274" from="sext_ln1171_3" to="mul_ln1246" fromId="71" toId="77">
</dataflow>
<dataflow id="275" from="sext_ln1171_2" to="mul_ln712_1" fromId="67" toId="78">
</dataflow>
<dataflow id="276" from="sext_ln1171_1" to="mul_ln712_1" fromId="65" toId="78">
</dataflow>
<dataflow id="277" from="sext_ln1171" to="mul_ln1245" fromId="64" toId="79">
</dataflow>
<dataflow id="278" from="sext_ln1171_3" to="mul_ln1245" fromId="71" toId="79">
</dataflow>
<dataflow id="279" from="sext_ln1171" to="mul_ln712" fromId="64" toId="80">
</dataflow>
<dataflow id="280" from="sext_ln1171_1" to="mul_ln712" fromId="65" toId="80">
</dataflow>
<dataflow id="281" from="sext_ln1171_2" to="mul_ln1246" fromId="67" toId="81">
</dataflow>
<dataflow id="282" from="sext_ln1171_3" to="mul_ln1246" fromId="71" toId="81">
</dataflow>
<dataflow id="283" from="mul_ln712" to="ret_V" fromId="80" toId="82">
</dataflow>
<dataflow id="284" from="mul_ln1246" to="ret_V" fromId="81" toId="82">
</dataflow>
<dataflow id="285" from="sext_ln1171_2" to="mul_ln712_1" fromId="67" toId="83">
</dataflow>
<dataflow id="286" from="sext_ln1171_1" to="mul_ln712_1" fromId="65" toId="83">
</dataflow>
<dataflow id="287" from="sext_ln1171" to="mul_ln1245" fromId="64" toId="84">
</dataflow>
<dataflow id="288" from="sext_ln1171_3" to="mul_ln1245" fromId="71" toId="84">
</dataflow>
<dataflow id="289" from="mul_ln712_1" to="ret_V_2" fromId="83" toId="85">
</dataflow>
<dataflow id="290" from="mul_ln1245" to="ret_V_2" fromId="84" toId="85">
</dataflow>
<dataflow id="291" from="Ulimit" to="zext_ln31" fromId="48" toId="86">
</dataflow>
<dataflow id="292" from="data_IN_M_real_0_0_0" to="data_IN_M_real_0_0_0_addr_1" fromId="137" toId="87">
</dataflow>
<dataflow id="293" from="StgValue_203" to="data_IN_M_real_0_0_0_addr_1" fromId="203" toId="87">
</dataflow>
<dataflow id="294" from="zext_ln31" to="data_IN_M_real_0_0_0_addr_1" fromId="86" toId="87">
</dataflow>
<dataflow id="295" from="data_IN_M_real_0_0_0_addr_1" to="p_r_M_real_V" fromId="87" toId="88">
</dataflow>
<dataflow id="296" from="data_IN_M_imag_0_0_0" to="data_IN_M_imag_0_0_0_addr_1" fromId="138" toId="89">
</dataflow>
<dataflow id="297" from="StgValue_203" to="data_IN_M_imag_0_0_0_addr_1" fromId="203" toId="89">
</dataflow>
<dataflow id="298" from="zext_ln31" to="data_IN_M_imag_0_0_0_addr_1" fromId="86" toId="89">
</dataflow>
<dataflow id="299" from="data_IN_M_imag_0_0_0_addr_1" to="p_r_M_imag_V" fromId="89" toId="90">
</dataflow>
<dataflow id="300" from="mul_ln712" to="ret_V" fromId="80" toId="91">
</dataflow>
<dataflow id="301" from="mul_ln1246" to="ret_V" fromId="81" toId="91">
</dataflow>
<dataflow id="303" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="p_r_V" fromId="302" toId="92">
</dataflow>
<dataflow id="304" from="ret_V" to="p_r_V" fromId="91" toId="92">
</dataflow>
<dataflow id="306" from="StgValue_305" to="p_r_V" fromId="305" toId="92">
</dataflow>
<dataflow id="308" from="StgValue_307" to="p_r_V" fromId="307" toId="92">
</dataflow>
<dataflow id="309" from="mul_ln712_1" to="ret_V_2" fromId="83" toId="93">
</dataflow>
<dataflow id="310" from="mul_ln1245" to="ret_V_2" fromId="84" toId="93">
</dataflow>
<dataflow id="311" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="trunc_ln" fromId="302" toId="94">
</dataflow>
<dataflow id="312" from="ret_V_2" to="trunc_ln" fromId="93" toId="94">
</dataflow>
<dataflow id="313" from="StgValue_305" to="trunc_ln" fromId="305" toId="94">
</dataflow>
<dataflow id="314" from="StgValue_307" to="trunc_ln" fromId="307" toId="94">
</dataflow>
<dataflow id="315" from="data_IN_M_real_0_0_0_addr_1" to="p_r_M_real_V" fromId="87" toId="95">
</dataflow>
<dataflow id="316" from="data_IN_M_imag_0_0_0_addr_1" to="p_r_M_imag_V" fromId="89" toId="96">
</dataflow>
<dataflow id="317" from="p_r_M_real_V" to="p_r_M_real_V_3" fromId="95" toId="97">
</dataflow>
<dataflow id="318" from="p_r_V" to="p_r_M_real_V_3" fromId="92" toId="97">
</dataflow>
<dataflow id="319" from="p_r_M_imag_V" to="p_r_M_imag_V_3" fromId="96" toId="98">
</dataflow>
<dataflow id="320" from="trunc_ln" to="p_r_M_imag_V_3" fromId="94" toId="98">
</dataflow>
<dataflow id="321" from="data_OUT_M_real_0_0_0" to="data_OUT_M_real_0_0_0_addr" fromId="139" toId="99">
</dataflow>
<dataflow id="322" from="StgValue_203" to="data_OUT_M_real_0_0_0_addr" fromId="203" toId="99">
</dataflow>
<dataflow id="323" from="zext_ln30_1" to="data_OUT_M_real_0_0_0_addr" fromId="50" toId="99">
</dataflow>
<dataflow id="324" from="p_r_M_real_V_3" to="store_ln31" fromId="97" toId="100">
</dataflow>
<dataflow id="325" from="data_OUT_M_real_0_0_0_addr" to="store_ln31" fromId="99" toId="100">
</dataflow>
<dataflow id="326" from="data_OUT_M_imag_0_0_0" to="data_OUT_M_imag_0_0_0_addr" fromId="140" toId="101">
</dataflow>
<dataflow id="327" from="StgValue_203" to="data_OUT_M_imag_0_0_0_addr" fromId="203" toId="101">
</dataflow>
<dataflow id="328" from="zext_ln30_1" to="data_OUT_M_imag_0_0_0_addr" fromId="50" toId="101">
</dataflow>
<dataflow id="329" from="p_r_M_imag_V_3" to="store_ln31" fromId="98" toId="102">
</dataflow>
<dataflow id="330" from="data_OUT_M_imag_0_0_0_addr" to="store_ln31" fromId="101" toId="102">
</dataflow>
<dataflow id="331" from="p_r_M_real_V" to="p_r_M_real_V_4" fromId="95" toId="103">
</dataflow>
<dataflow id="332" from="p_r_V" to="p_r_M_real_V_4" fromId="92" toId="103">
</dataflow>
<dataflow id="333" from="p_r_M_imag_V" to="p_r_M_imag_V_4" fromId="96" toId="104">
</dataflow>
<dataflow id="334" from="trunc_ln" to="p_r_M_imag_V_4" fromId="94" toId="104">
</dataflow>
<dataflow id="336" from="_ssdm_op_SpecLoopName" to="specloopname_ln25" fromId="335" toId="105">
</dataflow>
<dataflow id="338" from="empty_6" to="specloopname_ln25" fromId="337" toId="105">
</dataflow>
<dataflow id="339" from="data_OUT_M_real_0_0_0" to="data_OUT_M_real_0_0_0_addr_1" fromId="139" toId="106">
</dataflow>
<dataflow id="340" from="StgValue_203" to="data_OUT_M_real_0_0_0_addr_1" fromId="203" toId="106">
</dataflow>
<dataflow id="341" from="zext_ln31" to="data_OUT_M_real_0_0_0_addr_1" fromId="86" toId="106">
</dataflow>
<dataflow id="342" from="p_r_M_real_V_4" to="store_ln32" fromId="103" toId="107">
</dataflow>
<dataflow id="343" from="data_OUT_M_real_0_0_0_addr_1" to="store_ln32" fromId="106" toId="107">
</dataflow>
<dataflow id="344" from="data_OUT_M_imag_0_0_0" to="data_OUT_M_imag_0_0_0_addr_1" fromId="140" toId="108">
</dataflow>
<dataflow id="345" from="StgValue_203" to="data_OUT_M_imag_0_0_0_addr_1" fromId="203" toId="108">
</dataflow>
<dataflow id="346" from="zext_ln31" to="data_OUT_M_imag_0_0_0_addr_1" fromId="86" toId="108">
</dataflow>
<dataflow id="347" from="p_r_M_imag_V_4" to="store_ln32" fromId="104" toId="109">
</dataflow>
<dataflow id="348" from="data_OUT_M_imag_0_0_0_addr_1" to="store_ln32" fromId="108" toId="109">
</dataflow>
<dataflow id="349" from="icmp_ln26" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="350" from="icmp_ln26" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="351" from="icmp_ln33" to="StgValue_3" fromId="40" toId="3">
</dataflow>
<dataflow id="352" from="icmp_ln26" to="StgValue_7" fromId="30" toId="7">
</dataflow>
</dataflows>


</stg>
