<?xml version="1.0" encoding="UTF-8"?>
<module id="Pbist" HW_revision="" XML_version="1" description="ProgRammable Built-In Self Test">

<!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
<!-- Filename: Hercules_PBIST_ug_spnu452a.xml                -->
<!-- Version: 1.0                                          -->

  <register id="VarAddr0" acronym="VarAddr0" offset="0x100" width="32" description="Variable Address Register 0"></register>
  <register id="VarAddr1" acronym="VarAddr1" offset="0x104" width="32" description="Variable Address Register 1"></register>
  <register id="VarAddr2" acronym="VarAddr2" offset="0x108" width="32" description="Variable Address Register 2"></register>
  <register id="VarAddr3" acronym="VarAddr3" offset="0x10C" width="32" description="Variable Address Register 3"></register>
  <register id="VarLpCnt0" acronym="VarLpCnt0" offset="0x110" width="32" description="Variable Loop Count Register 0"></register>
  <register id="VarLpCnt1" acronym="VarLpCnt1" offset="0x114" width="32" description="Variable Loop Count Register 1"></register>
  <register id="VarLpCnt2" acronym="VarLpCnt2" offset="0x118" width="32" description="Variable Loop Count Register 0"></register>
  <register id="VarLpCnt3" acronym="VarLpCnt3" offset="0x11C" width="32" description="Variable Loop Count Register 1"></register>
  <register id="DD0" acronym="DD0" offset="0x120" width="32" description="DD0 Data Register"></register>
  <register id="DE0" acronym="DE0" offset="0x124" width="32" description="DE0 Data Register"></register>
  <register id="ConstAddr0" acronym="ConstAddr0" offset="0x130" width="32" description="Constant Address Register 0"></register>
  <register id="ConstAddr1" acronym="ConstAddr1" offset="0x134" width="32" description="Constant Address Register 1"></register>
  <register id="ConstAddr2" acronym="ConstAddr2" offset="0x138" width="32" description="Constant Address Register 2"></register>
  <register id="ConstAddr3" acronym="ConstAddr3" offset="0x13C" width="32" description="Constant Address Register 3"></register>
  <register id="ConstLpCnt0" acronym="ConstLpCnt0" offset="0x140" width="32" description="Constant Loop Count Register 0"></register>
  <register id="ConstLpCnt1" acronym="ConstLpCnt1" offset="0x144" width="32" description="Constant Loop Count Register 1"></register>
  <register id="ConstLpCnt2" acronym="ConstLpCnt2" offset="0x148" width="32" description="Constant Loop Count Register 2"></register>
  <register id="ConstLpCnt3" acronym="ConstLpCnt3" offset="0x14C" width="32" description="Constant Loop Count Register 3"></register>
  <register id="ConstInc0" acronym="ConstInc0" offset="0x150" width="32" description="Constant Increment Register 0"></register>
  <register id="ConstInc1" acronym="ConstInc1" offset="0x154" width="32" description="Constant Increment Register 1"></register>
  <register id="ConstInc2" acronym="ConstInc2" offset="0x158" width="32" description="Constant Increment Register 2"></register>
  <register id="ConstInc3" acronym="ConstInc3" offset="0x15C" width="32" description="Constant Increment Register 3"></register>
  <register id="RamT" acronym="RamT" offset="0x160" width="32" description="Ram Configuration"></register>
  <register id="Dlr" acronym="Dlr" offset="0x164" width="32" description="Datalogger"></register>
  <register id="Cms" acronym="Cms" offset="0x168" width="32" description="ConstLpCntock Mux Select"></register>
  <register id="Str" acronym="Str" offset="0x16C" width="32" description="ProgRam Control"></register>
  <register id="Csr" acronym="Csr" offset="0x178" width="32" description="Chip Select"></register>
  <register id="FDly" acronym="FDly" offset="0x17C" width="32" description="Fail Delay"></register>
  <register id="PAct" acronym="PAct" offset="0x180" width="32" description="PBIST Activate ROM Clock Enable"></register>
  <register id="IdR" acronym="IdR" offset="0x184" width="32" description="PBIST ID"></register>
  <register id="Over" acronym="Over" offset="0x188" width="32" description="PBIST Override"></register>
  <register id="Fsfr0" acronym="Fsfr0" offset="0x190" width="32" description="Fail Status Fail - Port 0"></register>
  <register id="Fsfr1" acronym="Fsfr1" offset="0x194" width="32" description="Fail Status Fail - Port 1"></register>
  <register id="Fsrc0" acronym="Fsrc0" offset="0x198" width="32" description="Fail Status Count - Port 0"></register>
  <register id="Fsrc1" acronym="Fsrc1" offset="0x19C" width="32" description="Fail Status Count - Port 1"></register>
  <register id="Fsra0" acronym="Fsra0" offset="0x1A0" width="32" description="Fail Status Address - Port 0"></register>
  <register id="Fsra1" acronym="Fsra1" offset="0x1A4" width="32" description="Fail Status Address - Port 1"></register>
  <register id="Fsrdl0" acronym="Fsrdl0" offset="0x1A8" width="32" description="Fail Status Data - Port 0"></register>
  <register id="Fsrdl1" acronym="Fsrdl1" offset="0x1B0" width="32" description="Fail Status Data - Port 1"></register>
  <register id="Rom" acronym="Rom" offset="0x1C0" width="32" description="ROM Mask"></register>
  <register id="Algo" acronym="Algo" offset="0x1C4" width="32" description="ROM Algorithm Mask"></register>
  <register id="RInfoL" acronym="RInfoL" offset="0x1C8" width="32" description="Ram Info Mask Lower"></register>
  <register id="RInfoU" acronym="RInfoU" offset="0x1CC" width="32" description="Ram Info Mask Upper"></register>
</module>
