Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr 25 16:09:30 2020
| Host         : DESKTOP-6IO763U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clkdiv/counter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: div/tff1/Q_reg/Q (HIGH)

 There are 2334 register/latch pins with no clock driven by root clock pin: div/tff2/Q_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: enable_snes_clk_output_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 708 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.011        0.000                      0                   57        0.263        0.000                      0                   57        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.011        0.000                      0                   57        0.263        0.000                      0                   57        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.890ns (26.083%)  route 2.522ns (73.917%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.551     5.072    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.677     6.268    clkdiv/counter_reg[3]
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.392 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.794    clkdiv/counter[0]_i_6_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.640     7.557    clkdiv/counter[0]_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.803     8.484    clkdiv/clear
    SLICE_X34Y35         FDRE                                         r  clkdiv/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439    14.780    clkdiv/sys_clk
    SLICE_X34Y35         FDRE                                         r  clkdiv/counter_reg[24]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y35         FDRE (Setup_fdre_C_R)       -0.524    14.496    clkdiv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.890ns (26.083%)  route 2.522ns (73.917%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.551     5.072    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.677     6.268    clkdiv/counter_reg[3]
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.392 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.794    clkdiv/counter[0]_i_6_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.640     7.557    clkdiv/counter[0]_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.803     8.484    clkdiv/clear
    SLICE_X34Y35         FDRE                                         r  clkdiv/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439    14.780    clkdiv/sys_clk
    SLICE_X34Y35         FDRE                                         r  clkdiv/counter_reg[25]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y35         FDRE (Setup_fdre_C_R)       -0.524    14.496    clkdiv/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.890ns (26.083%)  route 2.522ns (73.917%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.551     5.072    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.677     6.268    clkdiv/counter_reg[3]
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.392 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.794    clkdiv/counter[0]_i_6_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.640     7.557    clkdiv/counter[0]_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.803     8.484    clkdiv/clear
    SLICE_X34Y35         FDRE                                         r  clkdiv/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439    14.780    clkdiv/sys_clk
    SLICE_X34Y35         FDRE                                         r  clkdiv/counter_reg[26]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y35         FDRE (Setup_fdre_C_R)       -0.524    14.496    clkdiv/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.890ns (26.083%)  route 2.522ns (73.917%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.551     5.072    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.677     6.268    clkdiv/counter_reg[3]
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.392 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.794    clkdiv/counter[0]_i_6_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.640     7.557    clkdiv/counter[0]_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.803     8.484    clkdiv/clear
    SLICE_X34Y35         FDRE                                         r  clkdiv/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439    14.780    clkdiv/sys_clk
    SLICE_X34Y35         FDRE                                         r  clkdiv/counter_reg[27]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y35         FDRE (Setup_fdre_C_R)       -0.524    14.496    clkdiv/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.890ns (27.214%)  route 2.380ns (72.786%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.551     5.072    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.677     6.268    clkdiv/counter_reg[3]
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.392 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.794    clkdiv/counter[0]_i_6_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.640     7.557    clkdiv/counter[0]_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.661     8.343    clkdiv/clear
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.438    14.779    clkdiv/sys_clk
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[20]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X34Y34         FDRE (Setup_fdre_C_R)       -0.524    14.495    clkdiv/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.890ns (27.214%)  route 2.380ns (72.786%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.551     5.072    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.677     6.268    clkdiv/counter_reg[3]
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.392 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.794    clkdiv/counter[0]_i_6_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.640     7.557    clkdiv/counter[0]_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.661     8.343    clkdiv/clear
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.438    14.779    clkdiv/sys_clk
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[21]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X34Y34         FDRE (Setup_fdre_C_R)       -0.524    14.495    clkdiv/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.890ns (27.214%)  route 2.380ns (72.786%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.551     5.072    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.677     6.268    clkdiv/counter_reg[3]
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.392 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.794    clkdiv/counter[0]_i_6_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.640     7.557    clkdiv/counter[0]_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.661     8.343    clkdiv/clear
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.438    14.779    clkdiv/sys_clk
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[22]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X34Y34         FDRE (Setup_fdre_C_R)       -0.524    14.495    clkdiv/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.890ns (27.214%)  route 2.380ns (72.786%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.551     5.072    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.677     6.268    clkdiv/counter_reg[3]
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.392 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.794    clkdiv/counter[0]_i_6_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.640     7.557    clkdiv/counter[0]_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.661     8.343    clkdiv/clear
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.438    14.779    clkdiv/sys_clk
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[23]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X34Y34         FDRE (Setup_fdre_C_R)       -0.524    14.495    clkdiv/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.890ns (27.192%)  route 2.383ns (72.808%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.551     5.072    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.677     6.268    clkdiv/counter_reg[3]
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.392 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.794    clkdiv/counter[0]_i_6_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.640     7.557    clkdiv/counter[0]_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.664     8.345    clkdiv/clear
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.433    14.774    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[0]/C
                         clock pessimism              0.298    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X34Y29         FDRE (Setup_fdre_C_R)       -0.524    14.513    clkdiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 clkdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.890ns (27.192%)  route 2.383ns (72.808%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.551     5.072    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  clkdiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.677     6.268    clkdiv/counter_reg[3]
    SLICE_X35Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.392 r  clkdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.402     6.794    clkdiv/counter[0]_i_6_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.918 r  clkdiv/counter[0]_i_3/O
                         net (fo=1, routed)           0.640     7.557    clkdiv/counter[0]_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  clkdiv/counter[0]_i_1/O
                         net (fo=28, routed)          0.664     8.345    clkdiv/clear
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.433    14.774    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[1]/C
                         clock pessimism              0.298    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X34Y29         FDRE (Setup_fdre_C_R)       -0.524    14.513    clkdiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  6.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 div/tff1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/tff1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    div/tff1/sys_clk
    SLICE_X35Y47         FDRE                                         r  div/tff1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  div/tff1/Q_reg/Q
                         net (fo=2, routed)           0.168     1.755    div/tff1/Q
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  div/tff1/Q_i_1__2/O
                         net (fo=1, routed)           0.000     1.800    div/tff1/Q_i_1__2_n_0
    SLICE_X35Y47         FDRE                                         r  div/tff1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.832     1.959    div/tff1/sys_clk
    SLICE_X35Y47         FDRE                                         r  div/tff1/Q_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.091     1.537    div/tff1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.553     1.436    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  clkdiv/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.726    clkdiv/counter_reg[2]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  clkdiv/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.836    clkdiv/counter_reg[0]_i_2_n_5
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.820     1.947    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[2]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.134     1.570    clkdiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.557     1.440    clkdiv/sys_clk
    SLICE_X34Y33         FDRE                                         r  clkdiv/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  clkdiv/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.731    clkdiv/counter_reg[18]
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  clkdiv/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    clkdiv/counter_reg[16]_i_1_n_5
    SLICE_X34Y33         FDRE                                         r  clkdiv/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.824     1.951    clkdiv/sys_clk
    SLICE_X34Y33         FDRE                                         r  clkdiv/counter_reg[18]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.134     1.574    clkdiv/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.558     1.441    clkdiv/sys_clk
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  clkdiv/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.732    clkdiv/counter_reg[22]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  clkdiv/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    clkdiv/counter_reg[20]_i_1_n_5
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.825     1.952    clkdiv/sys_clk
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[22]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.134     1.575    clkdiv/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.555     1.438    clkdiv/sys_clk
    SLICE_X34Y31         FDRE                                         r  clkdiv/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clkdiv/counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.729    clkdiv/counter_reg[10]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  clkdiv/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    clkdiv/counter_reg[8]_i_1_n_5
    SLICE_X34Y31         FDRE                                         r  clkdiv/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.822     1.949    clkdiv/sys_clk
    SLICE_X34Y31         FDRE                                         r  clkdiv/counter_reg[10]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.134     1.572    clkdiv/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.558     1.441    clkdiv/sys_clk
    SLICE_X34Y35         FDRE                                         r  clkdiv/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  clkdiv/counter_reg[26]/Q
                         net (fo=2, routed)           0.127     1.732    clkdiv/counter_reg[26]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  clkdiv/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    clkdiv/counter_reg[24]_i_1_n_5
    SLICE_X34Y35         FDRE                                         r  clkdiv/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.826     1.953    clkdiv/sys_clk
    SLICE_X34Y35         FDRE                                         r  clkdiv/counter_reg[26]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.134     1.575    clkdiv/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.554     1.437    clkdiv/sys_clk
    SLICE_X34Y30         FDRE                                         r  clkdiv/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  clkdiv/counter_reg[6]/Q
                         net (fo=3, routed)           0.137     1.738    clkdiv/counter_reg[6]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  clkdiv/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    clkdiv/counter_reg[4]_i_1_n_5
    SLICE_X34Y30         FDRE                                         r  clkdiv/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.821     1.948    clkdiv/sys_clk
    SLICE_X34Y30         FDRE                                         r  clkdiv/counter_reg[6]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X34Y30         FDRE (Hold_fdre_C_D)         0.134     1.571    clkdiv/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.553     1.436    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  clkdiv/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.726    clkdiv/counter_reg[2]
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.872 r  clkdiv/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.872    clkdiv/counter_reg[0]_i_2_n_4
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.820     1.947    clkdiv/sys_clk
    SLICE_X34Y29         FDRE                                         r  clkdiv/counter_reg[3]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.134     1.570    clkdiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.557     1.440    clkdiv/sys_clk
    SLICE_X34Y33         FDRE                                         r  clkdiv/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  clkdiv/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.731    clkdiv/counter_reg[18]
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.877 r  clkdiv/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    clkdiv/counter_reg[16]_i_1_n_4
    SLICE_X34Y33         FDRE                                         r  clkdiv/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.824     1.951    clkdiv/sys_clk
    SLICE_X34Y33         FDRE                                         r  clkdiv/counter_reg[19]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.134     1.574    clkdiv/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clkdiv/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.558     1.441    clkdiv/sys_clk
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  clkdiv/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.732    clkdiv/counter_reg[22]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.878 r  clkdiv/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    clkdiv/counter_reg[20]_i_1_n_4
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.825     1.952    clkdiv/sys_clk
    SLICE_X34Y34         FDRE                                         r  clkdiv/counter_reg[23]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.134     1.575    clkdiv/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y29   clkdiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y31   clkdiv/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y31   clkdiv/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y32   clkdiv/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y32   clkdiv/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y32   clkdiv/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y32   clkdiv/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y33   clkdiv/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y33   clkdiv/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29   clkdiv/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29   clkdiv/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29   clkdiv/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29   clkdiv/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   div/tff1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   div/tff1/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29   clkdiv/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   clkdiv/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   clkdiv/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   clkdiv/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   clkdiv/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   clkdiv/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   clkdiv/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   clkdiv/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   clkdiv/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   clkdiv/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   clkdiv/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   clkdiv/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   clkdiv/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y35   clkdiv/counter_reg[25]/C



