Oh no...

Cycle: 2
RARS instruction number: 3	Instruction: sll x6,x5,x7
Expected:	Register Write to Reg: 0x06 Val: 0x00000000
Got     :	Register Write to Reg: 0x06 Val: 0x00000004
Incorrect write

Cycle: 6
RARS instruction number: 7	Instruction: sll x6,x5,x7
Expected:	Register Write to Reg: 0x06 Val: 0x00000010
Got     :	Register Write to Reg: 0x06 Val: 0x00000005
Incorrect write

Cycle: 11
RARS instruction number: 12	Instruction: sll x6,x5,x7
Expected:	Register Write to Reg: 0x06 Val: 0x00000000
Got     :	Register Write to Reg: 0x06 Val: 0x80000004
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


