{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv " "Source file: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1645387576606 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1645387576606 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv " "Source file: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1645387576633 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1645387576633 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv " "Source file: C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1645387576660 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1645387576660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645387577012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645387577013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 15:06:16 2022 " "Processing started: Sun Feb 20 15:06:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645387577013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387577013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flicker -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off flicker -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387577013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645387577215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645387577215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "SDRAM/synthesis/SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/SDRAM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SDRAM/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_SDRAM_input_efifo_module " "Found entity 1: SDRAM_SDRAM_input_efifo_module" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582211 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDRAM_SDRAM " "Found entity 2: SDRAM_SDRAM" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videofifo.v 1 1 " "Found 1 design units, including 1 entities, in source file videofifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VideoFifo " "Found entity 1: VideoFifo" {  } { { "VideoFifo.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/VideoFifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "pll/synthesis/Pll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/Pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_altpll_0_dffpipe_l2c " "Found entity 1: Pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582214 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pll_altpll_0_stdsync_sv6 " "Found entity 2: Pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582214 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pll_altpll_0_altpll_rrh2 " "Found entity 3: Pll_altpll_0_altpll_rrh2" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582214 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pll_altpll_0 " "Found entity 4: Pll_altpll_0" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data TLC5955.sv(5) " "Verilog HDL Declaration information at TLC5955.sv(5): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "TLC5955.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TLC5955.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645387582216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc5955.sv 1 1 " "Found 1 design units, including 1 entities, in source file tlc5955.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLC5955 " "Found entity 1: TLC5955" {  } { { "TLC5955.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TLC5955.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.sv 1 1 " "Found 1 design units, including 1 entities, in source file led.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initled.sv 1 1 " "Found 1 design units, including 1 entities, in source file initled.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InitLed " "Found entity 1: InitLed" {  } { { "InitLed.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ledctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LedCtrl " "Found entity 1: LedCtrl" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turntimer.sv 1 1 " "Found 1 design units, including 1 entities, in source file turntimer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TurnTimer " "Found entity 1: TurnTimer" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reset " "Found entity 1: Reset" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledshift.v 1 1 " "Found 1 design units, including 1 entities, in source file ledshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LedShift " "Found entity 1: LedShift" {  } { { "LedShift.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedShift.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowbuf.v 1 1 " "Found 1 design units, including 1 entities, in source file rowbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RowBuf " "Found entity 1: RowBuf" {  } { { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dvi.sv 1 1 " "Found 1 design units, including 1 entities, in source file dvi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DVI " "Found entity 1: DVI" {  } { { "DVI.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582224 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(318) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1645387582225 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(328) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1645387582225 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(338) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1645387582225 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(682) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1645387582226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645387582262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(169) " "Verilog HDL assignment warning at top.sv(169): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582263 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.sv(170) " "Verilog HDL assignment warning at top.sv(170): truncated value with size 32 to match size of target (24)" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582264 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(192) " "Verilog HDL assignment warning at top.sv(192): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582264 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top.sv(196) " "Verilog HDL assignment warning at top.sv(196): truncated value with size 32 to match size of target (3)" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582264 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:led " "Elaborating entity \"LED\" for hierarchy \"LED:led\"" {  } { { "top.sv" "led" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 LED.sv(185) " "Verilog HDL assignment warning at LED.sv(185): truncated value with size 32 to match size of target (24)" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582279 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LED.sv(188) " "Verilog HDL assignment warning at LED.sv(188): truncated value with size 32 to match size of target (16)" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582279 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 LED.sv(189) " "Verilog HDL assignment warning at LED.sv(189): truncated value with size 32 to match size of target (7)" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582279 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED.sv(193) " "Verilog HDL assignment warning at LED.sv(193): truncated value with size 32 to match size of target (3)" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582279 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LED.sv(207) " "Verilog HDL assignment warning at LED.sv(207): truncated value with size 32 to match size of target (16)" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582279 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 LED.sv(208) " "Verilog HDL assignment warning at LED.sv(208): truncated value with size 32 to match size of target (7)" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582280 "|top|LED:led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InitLed LED:led\|InitLed:initLed " "Elaborating entity \"InitLed\" for hierarchy \"LED:led\|InitLed:initLed\"" {  } { { "LED.sv" "initLed" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 InitLed.sv(121) " "Verilog HDL assignment warning at InitLed.sv(121): truncated value with size 32 to match size of target (1)" {  } { { "InitLed.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582299 "|top|LED:led|InitLed:initLed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC5955 LED:led\|InitLed:initLed\|TLC5955:tlc5955 " "Elaborating entity \"TLC5955\" for hierarchy \"LED:led\|InitLed:initLed\|TLC5955:tlc5955\"" {  } { { "InitLed.sv" "tlc5955" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RowBuf LED:led\|RowBuf:rowBufAll " "Elaborating entity \"RowBuf\" for hierarchy \"LED:led\|RowBuf:rowBufAll\"" {  } { { "LED.sv" "rowBufAll" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\"" {  } { { "RowBuf.v" "altsyncram_component" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\"" {  } { { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component " "Instantiated megafunction \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582324 ""}  } { { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645387582324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rfj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rfj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rfj1 " "Found entity 1: altsyncram_rfj1" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rfj1 LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated " "Elaborating entity \"altsyncram_rfj1\" for hierarchy \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedCtrl LED:led\|LedCtrl:ledCtrl " "Elaborating entity \"LedCtrl\" for hierarchy \"LED:led\|LedCtrl:ledCtrl\"" {  } { { "LED.sv" "ledCtrl" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LedCtrl.sv(125) " "Verilog HDL assignment warning at LedCtrl.sv(125): truncated value with size 32 to match size of target (2)" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582355 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LedCtrl.sv(148) " "Verilog HDL assignment warning at LedCtrl.sv(148): truncated value with size 32 to match size of target (6)" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582355 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LedCtrl.sv(157) " "Verilog HDL assignment warning at LedCtrl.sv(157): truncated value with size 32 to match size of target (5)" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582355 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedShift LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\] " "Elaborating entity \"LedShift\" for hierarchy \"LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\"" {  } { { "LedCtrl.sv" "ledShiftAll\[0\]" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "LedShift.v" "LPM_SHIFTREG_component" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedShift.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "LedShift.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedShift.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftAll\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582367 ""}  } { { "LedShift.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedShift.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645387582367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TurnTimer LED:led\|TurnTimer:turnTimer " "Elaborating entity \"TurnTimer\" for hierarchy \"LED:led\|TurnTimer:turnTimer\"" {  } { { "LED.sv" "turnTimer" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error TurnTimer.sv(21) " "Verilog HDL or VHDL warning at TurnTimer.sv(21): object \"error\" assigned a value but never read" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645387582383 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TurnTimer.sv(51) " "Verilog HDL assignment warning at TurnTimer.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582383 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TurnTimer.sv(92) " "Verilog HDL assignment warning at TurnTimer.sv(92): truncated value with size 32 to match size of target (10)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582383 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TurnTimer.sv(95) " "Verilog HDL assignment warning at TurnTimer.sv(95): truncated value with size 32 to match size of target (10)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582383 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "46 34 TurnTimer.sv(142) " "Verilog HDL assignment warning at TurnTimer.sv(142): truncated value with size 46 to match size of target (34)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582383 "|top|LED:led|TurnTimer:turnTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:pll " "Elaborating entity \"Pll\" for hierarchy \"Pll:pll\"" {  } { { "top.sv" "pll" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0 Pll:pll\|Pll_altpll_0:altpll_0 " "Elaborating entity \"Pll_altpll_0\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\"" {  } { { "pll/synthesis/Pll.v" "altpll_0" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/Pll.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0_stdsync_sv6 Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"Pll_altpll_0_stdsync_sv6\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "stdsync2" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0_dffpipe_l2c Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2\|Pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Pll_altpll_0_dffpipe_l2c\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2\|Pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "dffpipe3" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0_altpll_rrh2 Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1 " "Elaborating entity \"Pll_altpll_0_altpll_rrh2\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "sd1" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset Reset:reset " "Elaborating entity \"Reset\" for hierarchy \"Reset:reset\"" {  } { { "top.sv" "reset" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVI DVI:dvi " "Elaborating entity \"DVI\" for hierarchy \"DVI:dvi\"" {  } { { "top.sv" "dvi" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DVI.sv(79) " "Verilog HDL assignment warning at DVI.sv(79): truncated value with size 32 to match size of target (2)" {  } { { "DVI.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582388 "|top|DVI:dvi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DVI.sv(85) " "Verilog HDL assignment warning at DVI.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "DVI.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582388 "|top|DVI:dvi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DVI.sv(87) " "Verilog HDL assignment warning at DVI.sv(87): truncated value with size 32 to match size of target (11)" {  } { { "DVI.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645387582388 "|top|DVI:dvi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoFifo DVI:dvi\|VideoFifo:videoFifo " "Elaborating entity \"VideoFifo\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\"" {  } { { "DVI.sv" "videoFifo" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\"" {  } { { "VideoFifo.v" "dcfifo_component" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/VideoFifo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\"" {  } { { "VideoFifo.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/VideoFifo.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387582562 ""}  } { { "VideoFifo.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/VideoFifo.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645387582562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_oei1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_oei1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_oei1 " "Found entity 1: dcfifo_oei1" {  } { { "db/dcfifo_oei1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_oei1 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated " "Elaborating entity \"dcfifo_oei1\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_oei1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rn6 " "Found entity 1: a_graycounter_rn6" {  } { { "db/a_graycounter_rn6.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/a_graycounter_rn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rn6 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_graycounter_rn6:rdptr_g1p " "Elaborating entity \"a_graycounter_rn6\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_graycounter_rn6:rdptr_g1p\"" {  } { { "db/dcfifo_oei1.tdf" "rdptr_g1p" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/a_graycounter_n5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_oei1.tdf" "wrptr_g1p" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p421 " "Found entity 1: altsyncram_p421" {  } { { "db/altsyncram_p421.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_p421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p421 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|altsyncram_p421:fifo_ram " "Elaborating entity \"altsyncram_p421\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|altsyncram_p421:fifo_ram\"" {  } { { "db/dcfifo_oei1.tdf" "fifo_ram" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pu8 " "Found entity 1: dffpipe_pu8" {  } { { "db/dffpipe_pu8.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_pu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pu8 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|dffpipe_pu8:rdfull_reg " "Elaborating entity \"dffpipe_pu8\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|dffpipe_pu8:rdfull_reg\"" {  } { { "db/dcfifo_oei1.tdf" "rdfull_reg" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|dffpipe_1v8:rs_brp " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|dffpipe_1v8:rs_brp\"" {  } { { "db/dcfifo_oei1.tdf" "rs_brp" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\"" {  } { { "db/dcfifo_oei1.tdf" "rs_dgwp" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe14 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe14\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe14" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\"" {  } { { "db/dcfifo_oei1.tdf" "ws_dgrp" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe17 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe17\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe17" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387582734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387582734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_oei1.tdf" "rdempty_eq_comp" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM SDRAM:sdram " "Elaborating entity \"SDRAM\" for hierarchy \"SDRAM:sdram\"" {  } { { "top.sv" "sdram" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_SDRAM SDRAM:sdram\|SDRAM_SDRAM:sdram " "Elaborating entity \"SDRAM_SDRAM\" for hierarchy \"SDRAM:sdram\|SDRAM_SDRAM:sdram\"" {  } { { "SDRAM/synthesis/SDRAM.v" "sdram" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/SDRAM.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_SDRAM_input_efifo_module SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module " "Elaborating entity \"SDRAM_SDRAM_input_efifo_module\" for hierarchy \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "the_SDRAM_SDRAM_input_efifo_module" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SDRAM:sdram\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SDRAM:sdram\|altera_reset_controller:rst_controller\"" {  } { { "SDRAM/synthesis/SDRAM.v" "rst_controller" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/SDRAM.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SDRAM/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SDRAM/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387582742 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[0\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[1\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[2\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[3\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[4\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[5\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[6\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[7\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[8\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[9\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[10\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[11\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[12\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[13\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[14\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[15\] " "Synthesized away node \"LED:led\|RowBuf:rowBufAll\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/altsyncram_rfj1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RowBuf.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/RowBuf.v" 91 0 0 } } { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 89 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387582857 "|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1645387582857 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1645387582857 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "LED:led\|TurnTimer:turnTimer\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LED:led\|TurnTimer:turnTimer\|Mult0\"" {  } { { "TurnTimer.sv" "Mult0" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387583271 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645387583271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED:led\|TurnTimer:turnTimer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LED:led\|TurnTimer:turnTimer\|lpm_mult:Mult0\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387583290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED:led\|TurnTimer:turnTimer\|lpm_mult:Mult0 " "Instantiated megafunction \"LED:led\|TurnTimer:turnTimer\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 44 " "Parameter \"LPM_WIDTHA\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387583290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387583290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 54 " "Parameter \"LPM_WIDTHP\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387583290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 54 " "Parameter \"LPM_WIDTHR\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387583290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387583290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387583290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387583290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387583290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387583290 ""}  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645387583290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pgt " "Found entity 1: mult_pgt" {  } { { "db/mult_pgt.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/mult_pgt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645387583315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387583315 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645387583448 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "44 " "Ignored 44 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1645387583460 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1645387583460 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 442 -1 0 } } { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 356 -1 0 } } { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1645387583465 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1645387583465 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CKE VCC " "Pin \"CKE\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645387583645 "|top|CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQM\[0\] GND " "Pin \"DQM\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645387583645 "|top|DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQM\[1\] GND " "Pin \"DQM\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645387583645 "|top|DQM[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645387583645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645387583711 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645387584213 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387584300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645387584472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645387584472 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAG2 " "No output dependent on input pin \"MAG2\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387584563 "|top|MAG2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[0\] " "No output dependent on input pin \"QE\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387584563 "|top|QE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[1\] " "No output dependent on input pin \"QE\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387584563 "|top|QE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[2\] " "No output dependent on input pin \"QE\[2\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387584563 "|top|QE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[8\] " "No output dependent on input pin \"QE\[8\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387584563 "|top|QE[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[9\] " "No output dependent on input pin \"QE\[9\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387584563 "|top|QE[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[16\] " "No output dependent on input pin \"QE\[16\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387584563 "|top|QE[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[17\] " "No output dependent on input pin \"QE\[17\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387584563 "|top|QE[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[18\] " "No output dependent on input pin \"QE\[18\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645387584563 "|top|QE[18]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645387584563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1234 " "Implemented 1234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645387584563 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645387584563 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1645387584563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1131 " "Implemented 1131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645387584563 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645387584563 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1645387584563 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1645387584563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645387584563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645387584589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 15:06:24 2022 " "Processing ended: Sun Feb 20 15:06:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645387584589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645387584589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645387584589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645387584589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1645387585604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645387585605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 15:06:25 2022 " "Processing started: Sun Feb 20 15:06:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645387585605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1645387585605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off flicker -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off flicker -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1645387585605 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1645387585641 ""}
{ "Info" "0" "" "Project  = flicker" {  } {  } 0 0 "Project  = flicker" 0 0 "Fitter" 0 0 1645387585641 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1645387585641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1645387585704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1645387585704 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645387585745 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645387585745 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\] 9 1 0 0 " "Implementing clock multiplication of 9, clock division of 1, and phase shift of 0 degrees (0 ps) for Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\] port" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1645387585773 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\] port" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1645387585773 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[2\] 54 17 0 0 " "Implementing clock multiplication of 54, clock division of 17, and phase shift of 0 degrees (0 ps) for Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[2\] port" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1645387585773 ""}  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1645387585773 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1645387585847 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1645387585850 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645387585925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645387585925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645387585925 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1645387585925 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[0\] " "Can't reserve pin A\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "A\[0\] " "Reserve pin assignment ignored because of existing pin with name \"A\[0\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { A[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[10\] " "Can't reserve pin A\[10\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "A\[10\] " "Reserve pin assignment ignored because of existing pin with name \"A\[10\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { A[10] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[11\] " "Can't reserve pin A\[11\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "A\[11\] " "Reserve pin assignment ignored because of existing pin with name \"A\[11\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { A[11] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[12\] " "Can't reserve pin A\[12\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "A\[12\] " "Reserve pin assignment ignored because of existing pin with name \"A\[12\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { A[12] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[1\] " "Can't reserve pin A\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "A\[1\] " "Reserve pin assignment ignored because of existing pin with name \"A\[1\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { A[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[2\] " "Can't reserve pin A\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "A\[2\] " "Reserve pin assignment ignored because of existing pin with name \"A\[2\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { A[2] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[3\] " "Can't reserve pin A\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "A\[3\] " "Reserve pin assignment ignored because of existing pin with name \"A\[3\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { A[3] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[4\] " "Can't reserve pin A\[4\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "A\[4\] " "Reserve pin assignment ignored because of existing pin with name \"A\[4\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { A[4] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[5\] " "Can't reserve pin A\[5\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "A\[5\] " "Reserve pin assignment ignored because of existing pin with name \"A\[5\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { A[5] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[6\] " "Can't reserve pin A\[6\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "A\[6\] " "Reserve pin assignment ignored because of existing pin with name \"A\[6\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { A[6] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[7\] " "Can't reserve pin A\[7\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "A\[7\] " "Reserve pin assignment ignored because of existing pin with name \"A\[7\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { A[7] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[8\] " "Can't reserve pin A\[8\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "A\[8\] " "Reserve pin assignment ignored because of existing pin with name \"A\[8\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { A[8] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "A\[9\] " "Can't reserve pin A\[9\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "A\[9\] " "Reserve pin assignment ignored because of existing pin with name \"A\[9\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { A[9] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "BA\[0\] " "Can't reserve pin BA\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "BA\[0\] " "Reserve pin assignment ignored because of existing pin with name \"BA\[0\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { BA[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BA\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585938 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "BA\[1\] " "Can't reserve pin BA\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "BA\[1\] " "Reserve pin assignment ignored because of existing pin with name \"BA\[1\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { BA[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BA\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "CKE " "Can't reserve pin CKE -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "CKE " "Reserve pin assignment ignored because of existing pin with name \"CKE\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { CKE } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CKE" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "CLK_10M " "Can't reserve pin CLK_10M -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "CLK_10M " "Reserve pin assignment ignored because of existing pin with name \"CLK_10M\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { CLK_10M } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_10M" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DE " "Can't reserve pin DE -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DE " "Reserve pin assignment ignored because of existing pin with name \"DE\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DE } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQM\[0\] " "Can't reserve pin DQM\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQM\[0\] " "Reserve pin assignment ignored because of existing pin with name \"DQM\[0\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQM[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQM\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQM\[1\] " "Can't reserve pin DQM\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQM\[1\] " "Reserve pin assignment ignored because of existing pin with name \"DQM\[1\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQM[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQM\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[0\] " "Can't reserve pin DQ\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[0\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[0\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[10\] " "Can't reserve pin DQ\[10\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[10\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[10\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[10] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[11\] " "Can't reserve pin DQ\[11\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[11\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[11\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[11] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[12\] " "Can't reserve pin DQ\[12\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[12\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[12\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[12] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[13\] " "Can't reserve pin DQ\[13\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[13\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[13\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[13] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[14\] " "Can't reserve pin DQ\[14\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[14\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[14\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[14] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[15\] " "Can't reserve pin DQ\[15\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[15\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[15\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[15] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[1\] " "Can't reserve pin DQ\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[1\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[1\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[2\] " "Can't reserve pin DQ\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[2\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[2\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[2] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[3\] " "Can't reserve pin DQ\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[3\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[3\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[3] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[4\] " "Can't reserve pin DQ\[4\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[4\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[4\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[4] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[5\] " "Can't reserve pin DQ\[5\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[5\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[5\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[5] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[6\] " "Can't reserve pin DQ\[6\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585939 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[6\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[6\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[6] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[7\] " "Can't reserve pin DQ\[7\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[7\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[7\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[7] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[8\] " "Can't reserve pin DQ\[8\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[8\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[8\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[8] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "DQ\[9\] " "Can't reserve pin DQ\[9\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "DQ\[9\] " "Reserve pin assignment ignored because of existing pin with name \"DQ\[9\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[9] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "GSCLK " "Can't reserve pin GSCLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "GSCLK " "Reserve pin assignment ignored because of existing pin with name \"GSCLK\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { GSCLK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSCLK" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "HSYNC " "Can't reserve pin HSYNC -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LAT " "Can't reserve pin LAT -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "LAT " "Reserve pin assignment ignored because of existing pin with name \"LAT\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { LAT } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LAT" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "MAG1 " "Can't reserve pin MAG1 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "PIXCLK " "Can't reserve pin PIXCLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "PIXCLK " "Reserve pin assignment ignored because of existing pin with name \"PIXCLK\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { PIXCLK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIXCLK" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[0\] " "Can't reserve pin QE\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[0\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[0\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[10\] " "Can't reserve pin QE\[10\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[10\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[10\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[10] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[10\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[11\] " "Can't reserve pin QE\[11\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[11\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[11\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[11] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[11\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[12\] " "Can't reserve pin QE\[12\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[12\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[12\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[12] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[12\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[13\] " "Can't reserve pin QE\[13\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[13\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[13\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[13] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[13\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[14\] " "Can't reserve pin QE\[14\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[14\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[14\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[14] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[14\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[15\] " "Can't reserve pin QE\[15\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[15\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[15\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[15] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[15\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[16\] " "Can't reserve pin QE\[16\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[16\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[16\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[16] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[16\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[17\] " "Can't reserve pin QE\[17\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[17\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[17\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[17] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[17\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[18\] " "Can't reserve pin QE\[18\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[18\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[18\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[18] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[18\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[19\] " "Can't reserve pin QE\[19\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[19\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[19\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[19] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[19\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[1\] " "Can't reserve pin QE\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[1\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[1\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[20\] " "Can't reserve pin QE\[20\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[20\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[20\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[20] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[20\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585940 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[21\] " "Can't reserve pin QE\[21\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[21\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[21\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[21] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[21\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[22\] " "Can't reserve pin QE\[22\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[22\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[22\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[22] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[22\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[23\] " "Can't reserve pin QE\[23\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[23\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[23\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[23] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[23\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[2\] " "Can't reserve pin QE\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[2\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[2\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[2] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[3\] " "Can't reserve pin QE\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[3\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[3\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[3] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[4\] " "Can't reserve pin QE\[4\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[4\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[4\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[4] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[4\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[5\] " "Can't reserve pin QE\[5\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[5\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[5\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[5] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[5\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[6\] " "Can't reserve pin QE\[6\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[6\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[6\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[6] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[6\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[7\] " "Can't reserve pin QE\[7\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[7\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[7\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[7] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[7\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[8\] " "Can't reserve pin QE\[8\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[8\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[8\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[8] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[8\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "QE\[9\] " "Can't reserve pin QE\[9\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "QE\[9\] " "Reserve pin assignment ignored because of existing pin with name \"QE\[9\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[9] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[9\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SCLK " "Can't reserve pin SCLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SCLK " "Reserve pin assignment ignored because of existing pin with name \"SCLK\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { SCLK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[0\] " "Can't reserve pin SDO\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[0\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[0\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { SDO[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[1\] " "Can't reserve pin SDO\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[1\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[1\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { SDO[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[2\] " "Can't reserve pin SDO\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[2\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[2\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { SDO[2] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[3\] " "Can't reserve pin SDO\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[3\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[3\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { SDO[3] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[4\] " "Can't reserve pin SDO\[4\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[4\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[4\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { SDO[4] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[4\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[5\] " "Can't reserve pin SDO\[5\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[5\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[5\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { SDO[5] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[5\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[6\] " "Can't reserve pin SDO\[6\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[6\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[6\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { SDO[6] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[6\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585941 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[7\] " "Can't reserve pin SDO\[7\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[7\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[7\]\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { SDO[7] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[7\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDRAM_CLK " "Can't reserve pin SDRAM_CLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDRAM_CLK " "Reserve pin assignment ignored because of existing pin with name \"SDRAM_CLK\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { SDRAM_CLK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "VSYNC " "Can't reserve pin VSYNC -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "VSYNC " "Reserve pin assignment ignored because of existing pin with name \"VSYNC\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { VSYNC } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "nCAS " "Can't reserve pin nCAS -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "nCAS " "Reserve pin assignment ignored because of existing pin with name \"nCAS\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { nCAS } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCAS" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "nCS " "Can't reserve pin nCS -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "nCS " "Reserve pin assignment ignored because of existing pin with name \"nCS\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { nCS } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCS" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "nRAS " "Can't reserve pin nRAS -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "nRAS " "Reserve pin assignment ignored because of existing pin with name \"nRAS\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { nRAS } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nRAS" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "nWE " "Can't reserve pin nWE -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "nWE " "Reserve pin assignment ignored because of existing pin with name \"nWE\"" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { nWE } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nWE" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1645387585942 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 3025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645387585944 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 3027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645387585944 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 3029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645387585944 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1645387585944 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1645387585944 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1645387585945 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1645387585983 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_oei1 " "Entity dcfifo_oei1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645387586411 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645387586411 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1645387586411 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1645387586411 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAM/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAM/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1645387586413 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1645387586415 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1645387586417 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1645387586425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1645387586426 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1645387586426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_10M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK_10M~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645387586489 ""}  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645387586489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645387586489 ""}  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645387586489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645387586489 ""}  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645387586489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645387586489 ""}  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645387586489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset:reset\|nReset  " "Automatically promoted node Reset:reset\|nReset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645387586489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:led\|LedCtrl:ledCtrl\|LAT " "Destination node LED:led\|LedCtrl:ledCtrl\|LAT" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645387586489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:led\|InitLed:initLed\|LAT " "Destination node LED:led\|InitLed:initLed\|LAT" {  } { { "InitLed.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645387586489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:led\|InitLed:initLed\|initDone " "Destination node LED:led\|InitLed:initLed\|initDone" {  } { { "InitLed.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645387586489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:led\|LedCtrl:ledCtrl\|SCLK " "Destination node LED:led\|LedCtrl:ledCtrl\|SCLK" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645387586489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:led\|InitLed:initLed\|TLC5955:tlc5955\|DONE " "Destination node LED:led\|InitLed:initLed\|TLC5955:tlc5955\|DONE" {  } { { "TLC5955.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TLC5955.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645387586489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:led\|InitLed:initLed\|cntTLC5955\[0\] " "Destination node LED:led\|InitLed:initLed\|cntTLC5955\[0\]" {  } { { "InitLed.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645387586489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:led\|InitLed:initLed\|controlSentOnce " "Destination node LED:led\|InitLed:initLed\|controlSentOnce" {  } { { "InitLed.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/InitLed.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645387586489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:led\|readReq " "Destination node LED:led\|readReq" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645387586489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:led\|TurnTimer:turnTimer\|rowChange " "Destination node LED:led\|TurnTimer:turnTimer\|rowChange" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645387586489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED:led\|LedCtrl:ledCtrl\|busy " "Destination node LED:led\|LedCtrl:ledCtrl\|busy" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645387586489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1645387586489 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645387586489 ""}  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645387586489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1645387586686 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645387586687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645387586687 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645387586689 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1645387586697 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1645387586697 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1645387586697 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645387586697 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1645387586700 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1645387586883 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "44 Embedded multiplier block " "Packed 44 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1645387586885 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 I/O Output Buffer " "Packed 51 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1645387586885 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "79 " "Created 79 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1645387586885 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1645387586885 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|pll7 clk\[0\] SDRAM_CLK~output " "PLL \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|pll7\" output port clk\[0\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 295 0 0 } } { "pll/synthesis/Pll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/Pll.v" 37 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 109 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1645387586925 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|pll7 clk\[2\] GSCLK~output " "PLL \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|pll7\" output port clk\[2\] feeds output pin \"GSCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 295 0 0 } } { "pll/synthesis/Pll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/Pll.v" 37 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 109 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 8 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1645387586925 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ASDO " "Node \"ASDO\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645387586962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AS_DATA0 " "Node \"AS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645387586962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AS_DCLK " "Node \"AS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645387586962 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AS_NCS " "Node \"AS_NCS\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AS_NCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645387586962 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1645387586962 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645387586962 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1645387586967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1645387587409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645387587597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1645387587614 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1645387588911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645387588911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1645387589167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X10_Y0 X20_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10" {  } { { "loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10"} { { 12 { 0 ""} 10 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1645387590009 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1645387590009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1645387590614 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1645387590614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645387590616 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.71 " "Total time spent on timing analysis during the Fitter is 0.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1645387590710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645387590720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645387590875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645387590875 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645387591010 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645387591344 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1645387591529 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "47 Cyclone IV E " "47 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAG2 3.3-V LVTTL B8 " "Pin MAG2 uses I/O standard 3.3-V LVTTL at B8" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { MAG2 } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAG2" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[0\] 3.3-V LVTTL A14 " "Pin QE\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[1\] 3.3-V LVTTL B16 " "Pin QE\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[2\] 3.3-V LVTTL C14 " "Pin QE\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[2] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[8\] 3.3-V LVTTL E6 " "Pin QE\[8\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[8] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[8\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[9\] 3.3-V LVTTL C6 " "Pin QE\[9\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[9] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[9\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[16\] 3.3-V LVTTL B12 " "Pin QE\[16\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[16] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[16\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[17\] 3.3-V LVTTL D11 " "Pin QE\[17\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[17] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[17\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[18\] 3.3-V LVTTL B11 " "Pin QE\[18\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[18] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[18\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[0\] 3.3-V LVTTL G2 " "Pin DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[1\] 3.3-V LVTTL G1 " "Pin DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[2\] 3.3-V LVTTL L8 " "Pin DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[2] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[3\] 3.3-V LVTTL K5 " "Pin DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[3] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[4\] 3.3-V LVTTL K2 " "Pin DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[4] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[5\] 3.3-V LVTTL J2 " "Pin DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[5] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[6\] 3.3-V LVTTL J1 " "Pin DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[6] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[7\] 3.3-V LVTTL R7 " "Pin DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[7] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[8\] 3.3-V LVTTL T4 " "Pin DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[8] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[9\] 3.3-V LVTTL T2 " "Pin DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[9] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[10\] 3.3-V LVTTL T3 " "Pin DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[10] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[11\] 3.3-V LVTTL R3 " "Pin DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[11] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[12\] 3.3-V LVTTL R5 " "Pin DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[12] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[13\] 3.3-V LVTTL P3 " "Pin DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[13] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[14\] 3.3-V LVTTL N3 " "Pin DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[14] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ\[15\] 3.3-V LVTTL K1 " "Pin DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DQ[15] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_10M 3.3-V LVTTL R8 " "Pin CLK_10M uses I/O standard 3.3-V LVTTL at R8" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { CLK_10M } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_10M" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VSYNC 3.3-V LVTTL G16 " "Pin VSYNC uses I/O standard 3.3-V LVTTL at G16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { VSYNC } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DE 3.3-V LVTTL G15 " "Pin DE uses I/O standard 3.3-V LVTTL at G15" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { DE } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIXCLK 3.3-V LVTTL F15 " "Pin PIXCLK uses I/O standard 3.3-V LVTTL at F15" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { PIXCLK } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIXCLK" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[3\] 3.3-V LVTTL C16 " "Pin QE\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[3] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[4\] 3.3-V LVTTL C15 " "Pin QE\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[4] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[4\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[5\] 3.3-V LVTTL D16 " "Pin QE\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[5] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[5\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[6\] 3.3-V LVTTL D15 " "Pin QE\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[6] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[6\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[7\] 3.3-V LVTTL D14 " "Pin QE\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[7] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[7\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[10\] 3.3-V LVTTL D6 " "Pin QE\[10\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[10] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[10\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[11\] 3.3-V LVTTL A6 " "Pin QE\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[11] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[11\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[12\] 3.3-V LVTTL D5 " "Pin QE\[12\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[12] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[12\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[13\] 3.3-V LVTTL E15 " "Pin QE\[13\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[13] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[13\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[14\] 3.3-V LVTTL E16 " "Pin QE\[14\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[14] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[14\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[15\] 3.3-V LVTTL M16 " "Pin QE\[15\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[15] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[15\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[19\] 3.3-V LVTTL E10 " "Pin QE\[19\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[19] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[19\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[20\] 3.3-V LVTTL D9 " "Pin QE\[20\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[20] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[20\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[21\] 3.3-V LVTTL E9 " "Pin QE\[21\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[21] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[21\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[22\] 3.3-V LVTTL F8 " "Pin QE\[22\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[22] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[22\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "QE\[23\] 3.3-V LVTTL D8 " "Pin QE\[23\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { QE[23] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QE\[23\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSYNC 3.3-V LVTTL F14 " "Pin HSYNC uses I/O standard 3.3-V LVTTL at F14" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { HSYNC } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSYNC" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAG1 3.3-V LVTTL A8 " "Pin MAG1 uses I/O standard 3.3-V LVTTL at A8" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { MAG1 } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAG1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1645387591540 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1645387591540 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1645387591617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 172 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5552 " "Peak virtual memory: 5552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645387591882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 15:06:31 2022 " "Processing ended: Sun Feb 20 15:06:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645387591882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645387591882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645387591882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1645387591882 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1645387592791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645387592792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 15:06:32 2022 " "Processing started: Sun Feb 20 15:06:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645387592792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1645387592792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off flicker -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off flicker -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1645387592792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1645387592942 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1645387593288 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1645387593308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645387593427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 15:06:33 2022 " "Processing ended: Sun Feb 20 15:06:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645387593427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645387593427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645387593427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1645387593427 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1645387594023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1645387594357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645387594358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 15:06:34 2022 " "Processing started: Sun Feb 20 15:06:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645387594358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1645387594358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta flicker -c top " "Command: quartus_sta flicker -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1645387594358 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1645387594397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1645387594489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1645387594489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387594516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387594516 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_oei1 " "Entity dcfifo_oei1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645387594674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645387594674 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1645387594674 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1645387594674 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAM/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAM/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1645387594677 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387594680 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 100.000 -waveform \{0.000 50.000\} -name CLK_10M CLK_10M " "create_clock -period 100.000 -waveform \{0.000 50.000\} -name CLK_10M CLK_10M" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645387594681 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 9 -duty_cycle 50.00 -name \{pll\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 9 -duty_cycle 50.00 -name \{pll\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645387594681 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645387594681 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 17 -multiply_by 54 -duty_cycle 50.00 -name \{pll\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{pll\|altpll_0\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 17 -multiply_by 54 -duty_cycle 50.00 -name \{pll\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{pll\|altpll_0\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645387594681 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645387594681 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387594681 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PIXCLK PIXCLK " "create_clock -period 1.000 -name PIXCLK PIXCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645387594682 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645387594682 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1645387594689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645387594689 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" 0 0 "Timing Analyzer" 0 0 1645387594689 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645387594696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645387594735 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645387594735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.752 " "Worst-case setup slack is -3.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.752            -135.461 PIXCLK  " "   -3.752            -135.461 PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.009               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.782               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    1.782               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.792               0.000 CLK_10M  " "   96.792               0.000 CLK_10M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387594737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.315 " "Worst-case hold slack is 0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 PIXCLK  " "    0.315               0.000 PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.343               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.357               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 CLK_10M  " "    0.358               0.000 CLK_10M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387594743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.123 " "Worst-case recovery slack is 7.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.123               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    7.123               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387594747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.888 " "Worst-case removal slack is 0.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.888               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387594750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -86.522 PIXCLK  " "   -3.000             -86.522 PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.249               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    5.249               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.246               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   12.246               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.597               0.000 CLK_10M  " "   49.597               0.000 CLK_10M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387594755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387594755 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645387594831 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645387594831 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645387594835 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645387594847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645387595118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645387595170 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645387595185 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645387595185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.247 " "Worst-case setup slack is -3.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.247            -115.341 PIXCLK  " "   -3.247            -115.341 PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.203               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.203               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.894               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    1.894               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.153               0.000 CLK_10M  " "   97.153               0.000 CLK_10M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387595188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.265 " "Worst-case hold slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 PIXCLK  " "    0.265               0.000 PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.299               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLK_10M  " "    0.312               0.000 CLK_10M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.312               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387595197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.519 " "Worst-case recovery slack is 7.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.519               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    7.519               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387595202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.800 " "Worst-case removal slack is 0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.800               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387595207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -86.522 PIXCLK  " "   -3.000             -86.522 PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.272               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    5.272               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.243               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   12.243               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.597               0.000 CLK_10M  " "   49.597               0.000 CLK_10M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387595212 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645387595294 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645387595294 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645387595299 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645387595358 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645387595362 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645387595362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.810 " "Worst-case setup slack is -1.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.810             -54.889 PIXCLK  " "   -1.810             -54.889 PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.761               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.761               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.211               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.211               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.068               0.000 CLK_10M  " "   98.068               0.000 CLK_10M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387595366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 PIXCLK  " "    0.150               0.000 PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.179               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.186               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLK_10M  " "    0.187               0.000 CLK_10M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387595374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.692 " "Worst-case recovery slack is 8.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.692               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    8.692               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387595379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.486 " "Worst-case removal slack is 0.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.486               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387595385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -117.842 PIXCLK  " "   -3.000            -117.842 PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.309               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    5.309               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.282               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   12.282               0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.274               0.000 CLK_10M  " "   49.274               0.000 CLK_10M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645387595389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645387595389 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645387595478 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645387595478 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645387595744 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645387595744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645387595826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 15:06:35 2022 " "Processing ended: Sun Feb 20 15:06:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645387595826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645387595826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645387595826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1645387595826 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1645387596732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645387596733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 15:06:36 2022 " "Processing started: Sun Feb 20 15:06:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645387596733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1645387596733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc flicker -c top " "Command: quartus_drc flicker -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1645387596733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1645387596923 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_oei1 " "Entity dcfifo_oei1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645387596976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645387596976 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1645387596976 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1645387596976 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAM/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAM/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1645387596979 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1645387596982 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1645387596982 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1645387596990 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1645387596990 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 1 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "25 " "The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." {  } {  } 0 308076 "The following clocks all contain more than %1!d! fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." 0 0 "Design Software" 0 -1 1645387597170 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " PIXCLK " "Node  \"PIXCLK\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597170 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1645387597170 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 3 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 3 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597171 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LED:led\|LedCtrl:ledCtrl\|busy " "Node  \"LED:led\|LedCtrl:ledCtrl\|busy\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LedCtrl.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597171 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LED:led\|mag " "Node  \"LED:led\|mag\"" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597171 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1645387597171 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 1 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597171 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1645387597171 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PIXCLK " "Node  \"PIXCLK\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1645387597172 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 1 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1645387597172 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 17 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 17 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\]~clkctrl " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\]~clkctrl\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 3100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\]~clkctrl\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 3102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|state\[0\] " "Node  \"LED:led\|state\[0\]\"" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|refresh_request " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|refresh_request\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|rd_address " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|rd_address\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_0\[42\]~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_0\[42\]~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " m_state\[0\] " "Node  \"m_state\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " m_state\[1\] " "Node  \"m_state\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|cnt\[1\]~49 " "Node  \"LED:led\|TurnTimer:turnTimer\|cnt\[1\]~49\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|cnt\[1\]~48 " "Node  \"LED:led\|TurnTimer:turnTimer\|cnt\[1\]~48\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|step\[33\]~78 " "Node  \"LED:led\|TurnTimer:turnTimer\|step\[33\]~78\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|row\[1\]~2 " "Node  \"LED:led\|TurnTimer:turnTimer\|row\[1\]~2\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_1\[42\]~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_1\[42\]~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|active_rnw~2 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|active_rnw~2\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000010000 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000010000\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597172 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1645387597172 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\]~clkctrl\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 3102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\]~clkctrl " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\]~clkctrl\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 3100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|cnt\[1\]~49 " "Node  \"LED:led\|TurnTimer:turnTimer\|cnt\[1\]~49\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " m_state\[0\] " "Node  \"m_state\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|cnt\[1\]~48 " "Node  \"LED:led\|TurnTimer:turnTimer\|cnt\[1\]~48\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|row\[1\]~2 " "Node  \"LED:led\|TurnTimer:turnTimer\|row\[1\]~2\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000010000 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000010000\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|rd_address " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|rd_address\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_1\[42\]~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_1\[42\]~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|active_rnw~2 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|active_rnw~2\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_0\[42\]~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_0\[42\]~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|state\[0\] " "Node  \"LED:led\|state\[0\]\"" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " m_state\[1\] " "Node  \"m_state\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|step\[33\]~78 " "Node  \"LED:led\|TurnTimer:turnTimer\|step\[33\]~78\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TurnTimer.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|refresh_request " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|refresh_request\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000000010 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000000010\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " DVI:dvi\|vsyncFound " "Node  \"DVI:dvi\|vsyncFound\"" {  } { { "DVI.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/DVI.sv" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|InitLed:initLed\|TLC5955:tlc5955\|DONE " "Node  \"LED:led\|InitLed:initLed\|TLC5955:tlc5955\|DONE\"" {  } { { "TLC5955.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/TLC5955.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|valid_rdreq~0 " "Node  \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|valid_rdreq~0\"" {  } { { "db/dcfifo_oei1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000000001 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000000001\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|addressAll\[22\]~45 " "Node  \"LED:led\|addressAll\[22\]~45\"" {  } { { "LED.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/LED.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " writeWordAddress\[22\]~44 " "Node  \"writeWordAddress\[22\]~44\"" {  } { { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/top.sv" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|init_done " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|init_done\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 242 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|valid_wrreq~4 " "Node  \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|valid_wrreq~4\"" {  } { { "db/dcfifo_oei1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 85 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|WideOr9~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|WideOr9~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 444 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.001000000 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.001000000\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|valid_rdreq~1 " "Node  \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|valid_rdreq~1\"" {  } { { "db/dcfifo_oei1.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/db/dcfifo_oei1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 2174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|always5~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|always5~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/" { { 0 { 0 ""} 0 1523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1645387597174 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1645387597174 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1645387597174 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "67 7 " "Design Assistant information: finished post-fitting analysis of current design -- generated 67 information messages and 7 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1645387597175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 13 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645387597204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 15:06:37 2022 " "Processing ended: Sun Feb 20 15:06:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645387597204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645387597204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645387597204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1645387597204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Assistant" 0 -1 1645387598041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645387598042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 15:06:37 2022 " "Processing started: Sun Feb 20 15:06:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645387598042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1645387598042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off flicker -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off flicker -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1645387598042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1645387598252 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.svo C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/simulation/modelsim/ simulation " "Generated file top.svo in folder \"C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1645387598357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645387598389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 15:06:38 2022 " "Processing ended: Sun Feb 20 15:06:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645387598389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645387598389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645387598389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1645387598389 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "EDA Netlist Writer" 0 -1 1645387599030 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 251 s " "Quartus Prime Full Compilation was successful. 0 errors, 251 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1645387599030 ""}
