Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/dts/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 271ace59593d49afa0217ac23dbb01f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot BaI12_behav xil_defaultlib.BaI12 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <3> is out of range [2:0] of array <q_inv> [C:/Users/admin/Downloads/TH_DTS-master/TH_DTS-master/project_adder.srcs/sources_1/new/BaI12.vhd:51]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit bai12 in library work failed.
