/**
 *
 * @file DEVICE_RegisterDefines_GROUP1.h
 * @copyright
 * @verbatim InDeviceMex 2021 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 13 jul. 2022 @endverbatim
 *
 * @author
 * @verbatim InDeviceMex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 13 jul. 2022     InDeviceMex    1.0         initial Version@endverbatim
 */

#ifndef DRIVERLIB_DEVICE_PERIPHERAL_REGISTERDEFINES_XHEADER_DEVICE_REGISTERDEFINES_GROUP1_H_
#define DRIVERLIB_DEVICE_PERIPHERAL_REGISTERDEFINES_XHEADER_DEVICE_REGISTERDEFINES_GROUP1_H_

#include "DriverLib/MCU/xHeader/MCU_Variables.h"

/******************************************************************************************
 ************************************ 1 DEVICEIER *********************************************
 ******************************************************************************************/
/*-----------*/
#define DEVICE_GROUP1_IER_R_ADC1_BIT ((uint16_t) 0U)

#define DEVICE_GROUP1_IER_ADC1_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IER_ADC1_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IER_ADC1_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IER_R_ADC1_MASK (DEVICE_GROUP1_IER_ADC1_MASK<< DEVICE_GROUP1_IER_R_ADC1_BIT)
#define DEVICE_GROUP1_IER_R_ADC1_DIS (DEVICE_GROUP1_IER_ADC1_DIS << DEVICE_GROUP1_IER_R_ADC1_BIT)
#define DEVICE_GROUP1_IER_R_ADC1_ENA (DEVICE_GROUP1_IER_ADC1_ENA << DEVICE_GROUP1_IER_R_ADC1_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IER_R_ADC2_BIT ((uint16_t) 1U)

#define DEVICE_GROUP1_IER_ADC2_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IER_ADC2_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IER_ADC2_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IER_R_ADC2_MASK (DEVICE_GROUP1_IER_ADC2_MASK<< DEVICE_GROUP1_IER_R_ADC2_BIT)
#define DEVICE_GROUP1_IER_R_ADC2_DIS (DEVICE_GROUP1_IER_ADC2_DIS << DEVICE_GROUP1_IER_R_ADC2_BIT)
#define DEVICE_GROUP1_IER_R_ADC2_ENA (DEVICE_GROUP1_IER_ADC2_ENA << DEVICE_GROUP1_IER_R_ADC2_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IER_R_RESERVED1_BIT ((uint16_t) 2U)

#define DEVICE_GROUP1_IER_RESERVED1_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IER_RESERVED1_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IER_RESERVED1_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IER_R_RESERVED1_MASK (DEVICE_GROUP1_IER_RESERVED1_MASK<< DEVICE_GROUP1_IER_R_RESERVED1_BIT)
#define DEVICE_GROUP1_IER_R_RESERVED1_DIS (DEVICE_GROUP1_IER_RESERVED1_DIS << DEVICE_GROUP1_IER_R_RESERVED1_BIT)
#define DEVICE_GROUP1_IER_R_RESERVED1_ENA (DEVICE_GROUP1_IER_RESERVED1_ENA << DEVICE_GROUP1_IER_R_RESERVED1_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IER_R_X1_BIT ((uint16_t) 3U)

#define DEVICE_GROUP1_IER_X1_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IER_X1_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IER_X1_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IER_R_X1_MASK (DEVICE_GROUP1_IER_X1_MASK<< DEVICE_GROUP1_IER_R_X1_BIT)
#define DEVICE_GROUP1_IER_R_X1_DIS (DEVICE_GROUP1_IER_X1_DIS << DEVICE_GROUP1_IER_R_X1_BIT)
#define DEVICE_GROUP1_IER_R_X1_ENA (DEVICE_GROUP1_IER_X1_ENA << DEVICE_GROUP1_IER_R_X1_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IER_R_X2_BIT ((uint16_t) 4U)

#define DEVICE_GROUP1_IER_X2_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IER_X2_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IER_X2_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IER_R_X2_MASK (DEVICE_GROUP1_IER_X2_MASK<< DEVICE_GROUP1_IER_R_X2_BIT)
#define DEVICE_GROUP1_IER_R_X2_DIS (DEVICE_GROUP1_IER_X2_DIS << DEVICE_GROUP1_IER_R_X2_BIT)
#define DEVICE_GROUP1_IER_R_X2_ENA (DEVICE_GROUP1_IER_X2_ENA << DEVICE_GROUP1_IER_R_X2_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IER_R_ADC9_BIT ((uint16_t) 5U)

#define DEVICE_GROUP1_IER_ADC9_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IER_ADC9_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IER_ADC9_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IER_R_ADC9_MASK (DEVICE_GROUP1_IER_ADC9_MASK<< DEVICE_GROUP1_IER_R_ADC9_BIT)
#define DEVICE_GROUP1_IER_R_ADC9_DIS (DEVICE_GROUP1_IER_ADC9_DIS << DEVICE_GROUP1_IER_R_ADC9_BIT)
#define DEVICE_GROUP1_IER_R_ADC9_ENA (DEVICE_GROUP1_IER_ADC9_ENA << DEVICE_GROUP1_IER_R_ADC9_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IER_R_T0_BIT ((uint16_t) 6U)

#define DEVICE_GROUP1_IER_T0_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IER_T0_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IER_T0_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IER_R_T0_MASK (DEVICE_GROUP1_IER_T0_MASK<< DEVICE_GROUP1_IER_R_T0_BIT)
#define DEVICE_GROUP1_IER_R_T0_DIS (DEVICE_GROUP1_IER_T0_DIS << DEVICE_GROUP1_IER_R_T0_BIT)
#define DEVICE_GROUP1_IER_R_T0_ENA (DEVICE_GROUP1_IER_T0_ENA << DEVICE_GROUP1_IER_R_T0_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IER_R_WAKE_BIT ((uint16_t) 7U)

#define DEVICE_GROUP1_IER_WAKE_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IER_WAKE_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IER_WAKE_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IER_R_WAKE_MASK (DEVICE_GROUP1_IER_WAKE_MASK<< DEVICE_GROUP1_IER_R_WAKE_BIT)
#define DEVICE_GROUP1_IER_R_WAKE_DIS (DEVICE_GROUP1_IER_WAKE_DIS << DEVICE_GROUP1_IER_R_WAKE_BIT)
#define DEVICE_GROUP1_IER_R_WAKE_ENA (DEVICE_GROUP1_IER_WAKE_ENA << DEVICE_GROUP1_IER_R_WAKE_BIT)
/*-----------*/

/******************************************************************************************
 ************************************ 1 DEVICEIFR *********************************************
 ******************************************************************************************/
/*-----------*/
#define DEVICE_GROUP1_IFR_R_ADC1_BIT ((uint16_t) 0U)

#define DEVICE_GROUP1_IFR_ADC1_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IFR_ADC1_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IFR_ADC1_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IFR_R_ADC1_MASK (DEVICE_GROUP1_IFR_ADC1_MASK<< DEVICE_GROUP1_IFR_R_ADC1_BIT)
#define DEVICE_GROUP1_IFR_R_ADC1_DIS (DEVICE_GROUP1_IFR_ADC1_DIS << DEVICE_GROUP1_IFR_R_ADC1_BIT)
#define DEVICE_GROUP1_IFR_R_ADC1_ENA (DEVICE_GROUP1_IFR_ADC1_ENA << DEVICE_GROUP1_IFR_R_ADC1_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IFR_R_ADC2_BIT ((uint16_t) 1U)

#define DEVICE_GROUP1_IFR_ADC2_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IFR_ADC2_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IFR_ADC2_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IFR_R_ADC2_MASK (DEVICE_GROUP1_IFR_ADC2_MASK<< DEVICE_GROUP1_IFR_R_ADC2_BIT)
#define DEVICE_GROUP1_IFR_R_ADC2_DIS (DEVICE_GROUP1_IFR_ADC2_DIS << DEVICE_GROUP1_IFR_R_ADC2_BIT)
#define DEVICE_GROUP1_IFR_R_ADC2_ENA (DEVICE_GROUP1_IFR_ADC2_ENA << DEVICE_GROUP1_IFR_R_ADC2_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IFR_R_RESERVED1_BIT ((uint16_t) 2U)

#define DEVICE_GROUP1_IFR_RESERVED1_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IFR_RESERVED1_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IFR_RESERVED1_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IFR_R_RESERVED1_MASK (DEVICE_GROUP1_IFR_RESERVED1_MASK<< DEVICE_GROUP1_IFR_R_RESERVED1_BIT)
#define DEVICE_GROUP1_IFR_R_RESERVED1_DIS (DEVICE_GROUP1_IFR_RESERVED1_DIS << DEVICE_GROUP1_IFR_R_RESERVED1_BIT)
#define DEVICE_GROUP1_IFR_R_RESERVED1_ENA (DEVICE_GROUP1_IFR_RESERVED1_ENA << DEVICE_GROUP1_IFR_R_RESERVED1_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IFR_R_X1_BIT ((uint16_t) 3U)

#define DEVICE_GROUP1_IFR_X1_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IFR_X1_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IFR_X1_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IFR_R_X1_MASK (DEVICE_GROUP1_IFR_X1_MASK<< DEVICE_GROUP1_IFR_R_X1_BIT)
#define DEVICE_GROUP1_IFR_R_X1_DIS (DEVICE_GROUP1_IFR_X1_DIS << DEVICE_GROUP1_IFR_R_X1_BIT)
#define DEVICE_GROUP1_IFR_R_X1_ENA (DEVICE_GROUP1_IFR_X1_ENA << DEVICE_GROUP1_IFR_R_X1_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IFR_R_X2_BIT ((uint16_t) 4U)

#define DEVICE_GROUP1_IFR_X2_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IFR_X2_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IFR_X2_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IFR_R_X2_MASK (DEVICE_GROUP1_IFR_X2_MASK<< DEVICE_GROUP1_IFR_R_X2_BIT)
#define DEVICE_GROUP1_IFR_R_X2_DIS (DEVICE_GROUP1_IFR_X2_DIS << DEVICE_GROUP1_IFR_R_X2_BIT)
#define DEVICE_GROUP1_IFR_R_X2_ENA (DEVICE_GROUP1_IFR_X2_ENA << DEVICE_GROUP1_IFR_R_X2_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IFR_R_ADC9_BIT ((uint16_t) 5U)

#define DEVICE_GROUP1_IFR_ADC9_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IFR_ADC9_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IFR_ADC9_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IFR_R_ADC9_MASK (DEVICE_GROUP1_IFR_ADC9_MASK<< DEVICE_GROUP1_IFR_R_ADC9_BIT)
#define DEVICE_GROUP1_IFR_R_ADC9_DIS (DEVICE_GROUP1_IFR_ADC9_DIS << DEVICE_GROUP1_IFR_R_ADC9_BIT)
#define DEVICE_GROUP1_IFR_R_ADC9_ENA (DEVICE_GROUP1_IFR_ADC9_ENA << DEVICE_GROUP1_IFR_R_ADC9_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IFR_R_T0_BIT ((uint16_t) 6U)

#define DEVICE_GROUP1_IFR_T0_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IFR_T0_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IFR_T0_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IFR_R_T0_MASK (DEVICE_GROUP1_IFR_T0_MASK<< DEVICE_GROUP1_IFR_R_T0_BIT)
#define DEVICE_GROUP1_IFR_R_T0_DIS (DEVICE_GROUP1_IFR_T0_DIS << DEVICE_GROUP1_IFR_R_T0_BIT)
#define DEVICE_GROUP1_IFR_R_T0_ENA (DEVICE_GROUP1_IFR_T0_ENA << DEVICE_GROUP1_IFR_R_T0_BIT)
/*-----------*/

/*-----------*/
#define DEVICE_GROUP1_IFR_R_WAKE_BIT ((uint16_t) 7U)

#define DEVICE_GROUP1_IFR_WAKE_MASK ((uint16_t) 0x01U)
#define DEVICE_GROUP1_IFR_WAKE_DIS ((uint16_t) 0x00U)
#define DEVICE_GROUP1_IFR_WAKE_ENA ((uint16_t) 0x01U)

#define DEVICE_GROUP1_IFR_R_WAKE_MASK (DEVICE_GROUP1_IFR_WAKE_MASK<< DEVICE_GROUP1_IFR_R_WAKE_BIT)
#define DEVICE_GROUP1_IFR_R_WAKE_DIS (DEVICE_GROUP1_IFR_WAKE_DIS << DEVICE_GROUP1_IFR_R_WAKE_BIT)
#define DEVICE_GROUP1_IFR_R_WAKE_ENA (DEVICE_GROUP1_IFR_WAKE_ENA << DEVICE_GROUP1_IFR_R_WAKE_BIT)
/*-----------*/

#endif /* DRIVERLIB_DEVICE_PERIPHERAL_REGISTERDEFINES_XHEADER_DEVICE_REGISTERDEFINES_GROUP1_H_ */
