--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml memory_top.twx memory_top.ncd -o memory_top.twr
memory_top.pcf

Design file:              memory_top.ncd
Physical constraint file: memory_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    6.142(R)|    1.445(R)|clk_BUFGP         |   0.000|
btn<1>      |    4.847(R)|    1.405(R)|clk_BUFGP         |   0.000|
btn<2>      |    4.882(R)|    0.076(R)|clk_BUFGP         |   0.000|
btn<3>      |    5.092(R)|   -0.225(R)|clk_BUFGP         |   0.000|
sw<0>       |    1.551(R)|    0.462(R)|clk_BUFGP         |   0.000|
sw<1>       |    0.911(R)|    0.509(R)|clk_BUFGP         |   0.000|
sw<2>       |    0.940(R)|    0.721(R)|clk_BUFGP         |   0.000|
sw<3>       |    1.079(R)|    0.564(R)|clk_BUFGP         |   0.000|
sw<4>       |    0.273(R)|    1.050(R)|clk_BUFGP         |   0.000|
sw<5>       |    0.963(R)|    1.293(R)|clk_BUFGP         |   0.000|
sw<6>       |    2.329(R)|    0.696(R)|clk_BUFGP         |   0.000|
sw<7>       |    1.015(R)|    1.180(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MemAdr<1>   |    6.151(R)|clk_BUFGP         |   0.000|
MemAdr<2>   |    6.170(R)|clk_BUFGP         |   0.000|
MemAdr<3>   |    6.151(R)|clk_BUFGP         |   0.000|
MemAdr<4>   |    6.152(R)|clk_BUFGP         |   0.000|
MemAdr<5>   |    6.164(R)|clk_BUFGP         |   0.000|
MemAdr<6>   |    6.150(R)|clk_BUFGP         |   0.000|
MemAdr<7>   |    6.152(R)|clk_BUFGP         |   0.000|
MemAdr<8>   |    6.161(R)|clk_BUFGP         |   0.000|
MemDB<0>    |   10.147(R)|clk_BUFGP         |   0.000|
MemDB<1>    |   10.417(R)|clk_BUFGP         |   0.000|
MemDB<2>    |   10.386(R)|clk_BUFGP         |   0.000|
MemDB<3>    |   10.644(R)|clk_BUFGP         |   0.000|
MemDB<4>    |   11.961(R)|clk_BUFGP         |   0.000|
MemDB<5>    |   10.922(R)|clk_BUFGP         |   0.000|
MemDB<6>    |   10.902(R)|clk_BUFGP         |   0.000|
MemDB<7>    |   10.647(R)|clk_BUFGP         |   0.000|
MemDB<8>    |   10.395(R)|clk_BUFGP         |   0.000|
MemDB<9>    |   10.128(R)|clk_BUFGP         |   0.000|
MemDB<10>   |   11.422(R)|clk_BUFGP         |   0.000|
MemDB<11>   |   11.179(R)|clk_BUFGP         |   0.000|
MemDB<12>   |   11.433(R)|clk_BUFGP         |   0.000|
MemDB<13>   |   11.430(R)|clk_BUFGP         |   0.000|
MemDB<14>   |   11.177(R)|clk_BUFGP         |   0.000|
MemDB<15>   |   11.425(R)|clk_BUFGP         |   0.000|
MemOE       |   12.132(R)|clk_BUFGP         |   0.000|
MemWR       |   13.168(R)|clk_BUFGP         |   0.000|
RamCS       |   10.641(R)|clk_BUFGP         |   0.000|
an<0>       |    9.137(R)|clk_BUFGP         |   0.000|
an<1>       |    8.866(R)|clk_BUFGP         |   0.000|
an<2>       |    9.212(R)|clk_BUFGP         |   0.000|
an<3>       |    9.395(R)|clk_BUFGP         |   0.000|
led<0>      |    7.823(R)|clk_BUFGP         |   0.000|
led<1>      |    7.730(R)|clk_BUFGP         |   0.000|
led<2>      |    8.327(R)|clk_BUFGP         |   0.000|
led<3>      |    7.499(R)|clk_BUFGP         |   0.000|
led<4>      |    7.890(R)|clk_BUFGP         |   0.000|
led<5>      |    9.153(R)|clk_BUFGP         |   0.000|
led<6>      |    8.676(R)|clk_BUFGP         |   0.000|
led<7>      |    8.846(R)|clk_BUFGP         |   0.000|
seg<0>      |   11.805(R)|clk_BUFGP         |   0.000|
seg<1>      |   12.148(R)|clk_BUFGP         |   0.000|
seg<2>      |   12.186(R)|clk_BUFGP         |   0.000|
seg<3>      |   12.798(R)|clk_BUFGP         |   0.000|
seg<4>      |   12.719(R)|clk_BUFGP         |   0.000|
seg<5>      |   12.681(R)|clk_BUFGP         |   0.000|
seg<6>      |   12.719(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.549|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 23 19:00:43 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



