#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Oct  2 20:15:34 2019
# Process ID: 11160
# Current directory: C:/Users/adam/Desktop/FPGA_Projects/kalman_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7772 C:\Users\adam\Desktop\FPGA_Projects\kalman_sim\kalman_sim.xpr
# Log file: C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/vivado.log
# Journal file: C:/Users/adam/Desktop/FPGA_Projects/kalman_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
close_sim
launch_simulation
source kalman_tb.tcl
set_property -dict [list CONFIG.Multiplier_Construction {Use_Mults}] [get_ips multiplier]
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
update_compile_order -fileset sources_1
remove_files  -fileset multiplier C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/multiplier
remove_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
file delete -force c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAWidth {32} CONFIG.PortBWidth {32} CONFIG.ClockEnable {true} CONFIG.OutputWidthHigh {63}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
remove_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
file delete -force c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/mult_gen_0 C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/mult_gen_0
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name multiplier -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAWidth {32} CONFIG.PortBWidth {32} CONFIG.OutputWidthHigh {63}] [get_ips multiplier]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
update_compile_order -fileset sources_1
remove_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
file delete -force c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAWidth {32} CONFIG.PortBWidth {32} CONFIG.OutputWidthHigh {63}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
update_compile_order -fileset sources_1
remove_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
file delete -force c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
set_property -dict [list CONFIG.PortAWidth {15} CONFIG.ClockEnable {true} CONFIG.OutputWidthHigh {46}] [get_ips multiplier]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
remove_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/divider2 C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/divider2
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_0 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {32} CONFIG.latency_configuration {Manual} CONFIG.latency {20} CONFIG.fractional_width {32}] [get_ips div_gen_0]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
remove_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
file delete -force c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/div_gen_0
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/div_gen_0 C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/div_gen_0
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name divider2 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {32} CONFIG.latency_configuration {Manual} CONFIG.latency {20} CONFIG.fractional_width {32}] [get_ips divider2]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
set_property -dict [list CONFIG.operand_sign {Unsigned} CONFIG.latency {20}] [get_ips divider2]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
set_property -dict [list CONFIG.operand_sign {Signed} CONFIG.ACLKEN {true} CONFIG.latency {20}] [get_ips divider2]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
close_sim
launch_simulation
source kalman_tb.tcl
set_property -name {xsim.simulate.runtime} -value {3000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
set_property -dict [list CONFIG.latency_configuration {Manual} CONFIG.latency {10}] [get_ips divider]
generate_target all [get_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/divider.xci]
export_ip_user_files -of_objects [get_files C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/divider.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.latency {10}] [get_ips divider2]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source kalman_tb.tcl
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name subtractor2 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Width {14} CONFIG.B_Width {14} CONFIG.Add_Mode {Subtract} CONFIG.Out_Width {14} CONFIG.Latency {1} CONFIG.B_Value {00000000000000}] [get_ips subtractor2]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Out_Width {15} CONFIG.Latency {1}] [get_ips subtractor2]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name multiplier2 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAWidth {32} CONFIG.PortBWidth {15} CONFIG.ClockEnable {true} CONFIG.OutputWidthHigh {46}] [get_ips multiplier2]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/multiplier2.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/multiplier2.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/multiplier2.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/multiplier2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/multiplier2.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name divider3 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {32} CONFIG.ACLKEN {true} CONFIG.fractional_width {32} CONFIG.latency {36}] [get_ips divider3]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/divider3.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/divider3.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/divider3.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/divider3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/divider3.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name adder3 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Width {14} CONFIG.B_Width {32} CONFIG.Out_Width {32} CONFIG.Latency {1} CONFIG.B_Value {00000000000000000000000000000000}] [get_ips adder3]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/adder3.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/adder3.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/adder3.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/adder3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/adder3.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
close_sim
