Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto ddec35fec9fe41e1a48c9e18b763765f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal btnl [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula2_22Feb2016/ToElearningProjects/CountProcSeq/CountProcSeq.srcs/sources_1/new/Top.vhd:19]
WARNING: [VRFC 10-1625] value in initialization depends on signal btnc [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula2_22Feb2016/ToElearningProjects/CountProcSeq/CountProcSeq.srcs/sources_1/new/Top.vhd:20]
WARNING: [VRFC 10-1625] value in initialization depends on signal btnr [K:/MostFrequentlyNeeded___2014/Education2011/2015_2016/SecondSemester/CR/AulasTeoricas/Aula2_22Feb2016/ToElearningProjects/CountProcSeq/CountProcSeq.srcs/sources_1/new/Top.vhd:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.TestSeqProc [testseqproc_default]
Compiling architecture behavior of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
