

================================================================
== Vivado HLS Report for 'Conv2d3'
================================================================
* Date:           Wed Oct 26 23:36:18 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|   576|    no    |
        | + Conv2d3_label2_L  |    ?|    ?|        10|          4|          1|     ?|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      6|       0|   1469|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     355|    352|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    233|    -|
|Register         |        0|      -|    1036|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     11|    1391|   2086|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      3|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fadd_32bkb_U15  |forw_back_fadd_32bkb  |        0|      2|  227|  214|    0|
    |forw_back_fmul_32cud_U16  |forw_back_fmul_32cud  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  355|  352|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln54_fu_538_p2        |     *    |      4|  0|  20|          32|          32|
    |mul_ln56_fu_598_p2        |     *    |      2|  0|  20|           5|          32|
    |add_ln5232_fu_389_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln52_2_fu_299_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln52_3_fu_305_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln52_4_fu_311_p2      |     +    |      0|  0|  39|          32|           2|
    |add_ln52_5_fu_369_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln52_fu_287_p2        |     +    |      0|  0|  17|          10|           1|
    |add_ln53_2_fu_666_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln53_3_fu_671_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln53_4_fu_676_p2      |     +    |      0|  0|  39|          32|           2|
    |add_ln53_fu_491_p2        |     +    |      0|  0|  39|          32|          32|
    |add_ln54_fu_505_p2        |     +    |      0|  0|  18|          11|          11|
    |add_ln55_fu_566_p2        |     +    |      0|  0|  71|           1|          64|
    |add_ln56_fu_520_p2        |     +    |      0|  0|  15|           5|           2|
    |add_ln57_1_fu_645_p2      |     +    |      0|  0|  23|          32|          32|
    |add_ln57_fu_634_p2        |     +    |      0|  0|  39|          32|          32|
    |col_3_fu_656_p2           |     +    |      0|  0|  39|           1|          32|
    |i_fu_293_p2               |     +    |      0|  0|  15|           5|           1|
    |j_fu_661_p2               |     +    |      0|  0|  15|           5|           1|
    |row_8_fu_572_p2           |     +    |      0|  0|  39|           1|          32|
    |sub_ln54_1_fu_439_p2      |     -    |      0|  0|  18|          11|          11|
    |sub_ln54_fu_275_p2        |     -    |      0|  0|  18|          11|          11|
    |sub_ln56_fu_629_p2        |     -    |      0|  0|  23|          32|          32|
    |sub_ln57_1_fu_555_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln57_2_fu_604_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln57_3_fu_615_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln57_fu_544_p2        |     -    |      0|  0|  39|          32|          32|
    |icmp_ln52_1_fu_355_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln52_2_fu_375_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln52_fu_281_p2       |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln53_1_fu_477_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln53_fu_317_p2       |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln55_fu_561_p2       |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln56_fu_578_p2       |   icmp   |      0|  0|  20|          32|          32|
    |select_ln5233_fu_381_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln52_10_fu_469_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln52_1_fu_331_p3   |  select  |      0|  0|  32|           1|           1|
    |select_ln52_2_fu_339_p3   |  select  |      0|  0|  32|           1|           2|
    |select_ln52_3_fu_347_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln52_4_fu_361_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln52_5_fu_395_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln52_6_fu_403_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln52_7_fu_445_p3   |  select  |      0|  0|  11|           1|          11|
    |select_ln52_8_fu_453_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln52_9_fu_461_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln52_fu_323_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln53_fu_483_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln56_1_fu_590_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln56_2_fu_621_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln56_fu_583_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      6|  0|1469|         834|        1108|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_236_p4           |   9|          2|   32|         64|
    |ap_phi_mux_empty_phi_fu_225_p4           |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_205_p4  |   9|          2|   64|        128|
    |ap_phi_mux_row_0_phi_fu_215_p4           |   9|          2|   32|         64|
    |col_0_reg_233                            |   9|          2|   32|         64|
    |col_reg_190                              |   9|          2|    5|         10|
    |empty_reg_221                            |   9|          2|   32|         64|
    |indvar_flatten42_reg_102                 |   9|          2|   10|         20|
    |indvar_flatten_reg_201                   |   9|          2|   64|        128|
    |indvars_iv12_reg_135                     |   9|          2|   32|         64|
    |indvars_iv19_reg_179                     |   9|          2|   32|         64|
    |out_matrix_address0                      |  15|          3|   10|         30|
    |out_matrix_d0                            |  15|          3|   32|         96|
    |phi_ln52_1_reg_124                       |   9|          2|   32|         64|
    |phi_ln52_reg_113                         |   9|          2|   32|         64|
    |phi_ln53_1_reg_168                       |   9|          2|   32|         64|
    |phi_ln53_reg_157                         |   9|          2|   32|         64|
    |row_0_reg_212                            |   9|          2|   32|         64|
    |row_reg_146                              |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 233|         50|  576|       1200|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln52_reg_685           |  10|   0|   10|          0|
    |add_ln55_reg_763           |  64|   0|   64|          0|
    |ap_CS_fsm                  |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |col_0_reg_233              |  32|   0|   32|          0|
    |col_3_reg_798              |  32|   0|   32|          0|
    |col_reg_190                |   5|   0|    5|          0|
    |empty_reg_221              |  32|   0|   32|          0|
    |icmp_ln55_reg_759          |   1|   0|    1|          0|
    |indvar_flatten42_reg_102   |  10|   0|   10|          0|
    |indvar_flatten_reg_201     |  64|   0|   64|          0|
    |indvars_iv12_reg_135       |  32|   0|   32|          0|
    |indvars_iv19_reg_179       |  32|   0|   32|          0|
    |input_matrix_load_reg_788  |  32|   0|   32|          0|
    |kernel_load_reg_793        |  32|   0|   32|          0|
    |mul_ln54_reg_754           |  64|   0|   64|          0|
    |out_matrix_addr_reg_744    |  10|   0|   10|          0|
    |phi_ln52_1_reg_124         |  32|   0|   32|          0|
    |phi_ln52_reg_113           |  32|   0|   32|          0|
    |phi_ln53_1_reg_168         |  32|   0|   32|          0|
    |phi_ln53_reg_157           |  32|   0|   32|          0|
    |row_0_reg_212              |  32|   0|   32|          0|
    |row_reg_146                |   5|   0|    5|          0|
    |select_ln52_10_reg_732     |  32|   0|   32|          0|
    |select_ln52_1_reg_695      |  32|   0|   32|          0|
    |select_ln52_2_reg_700      |  32|   0|   32|          0|
    |select_ln52_3_reg_705      |   5|   0|    5|          0|
    |select_ln52_6_reg_710      |   5|   0|    5|          0|
    |select_ln52_8_reg_722      |  32|   0|   32|          0|
    |select_ln52_9_reg_727      |  32|   0|   32|          0|
    |select_ln52_reg_690        |  32|   0|   32|          0|
    |select_ln56_1_reg_773      |  32|   0|   32|          0|
    |select_ln56_reg_768        |  32|   0|   32|          0|
    |tmp_reg_803                |  32|   0|   32|          0|
    |tmp_s_reg_808              |  32|   0|   32|          0|
    |zext_ln52_reg_715          |   5|   0|   32|         27|
    |zext_ln53_1_reg_737        |   5|   0|   32|         27|
    |zext_ln56_reg_749          |   5|   0|   32|         27|
    |icmp_ln55_reg_759          |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1036|  32| 1054|         81|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    Conv2d3   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    Conv2d3   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    Conv2d3   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    Conv2d3   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    Conv2d3   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    Conv2d3   | return value |
|input_matrix_address0  | out |   10|  ap_memory | input_matrix |     array    |
|input_matrix_ce0       | out |    1|  ap_memory | input_matrix |     array    |
|input_matrix_q0        |  in |   32|  ap_memory | input_matrix |     array    |
|kernel_address0        | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0             | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0              |  in |   32|  ap_memory |    kernel    |     array    |
|out_matrix_address0    | out |   10|  ap_memory |  out_matrix  |     array    |
|out_matrix_ce0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_we0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_d0          | out |   32|  ap_memory |  out_matrix  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

