# lab_3_1
# 2019-09-18 14:31:45Z

dont_use_location p4usbcell -1 -1 0
dont_use_location USB -1 -1 0
dont_use_location usbcell -1 -1 0
set_location "ClockGenBlock" CLK_GEN -1 -1 0
set_io "CY_CPUSS_SWJ_SWCLK_TCLK(0)" iocell 6 7
set_io "CY_CPUSS_SWJ_SWDIO_TMS(0)" iocell 6 6
set_io "LED_Blue_P11_1(0)" iocell 11 1
set_io "SW2_P0_4(0)" iocell 0 4
set_io "LED_Red_P0_3(0)" iocell 0 3
set_io "Port5(1)" iocell 9 7
set_io "Port5(2)" iocell 0 5
set_io "Port5(6)" iocell 6 0
