\hypertarget{union__hw__uart__ma1}{}\section{\+\_\+hw\+\_\+uart\+\_\+ma1 Union Reference}
\label{union__hw__uart__ma1}\index{\+\_\+hw\+\_\+uart\+\_\+ma1@{\+\_\+hw\+\_\+uart\+\_\+ma1}}


H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+M\+A1 -\/ U\+A\+RT Match Address Registers 1 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+uart.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__uart__ma1_1_1__hw__uart__ma1__bitfields}{\+\_\+hw\+\_\+uart\+\_\+ma1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__uart__ma1_a5582f6f672be9cd67d322bffcb56781d}{}\label{union__hw__uart__ma1_a5582f6f672be9cd67d322bffcb56781d}

\item 
struct \hyperlink{struct__hw__uart__ma1_1_1__hw__uart__ma1__bitfields}{\+\_\+hw\+\_\+uart\+\_\+ma1\+::\+\_\+hw\+\_\+uart\+\_\+ma1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__uart__ma1_a80135d335cd67615f0fe31890ae41f81}{}\label{union__hw__uart__ma1_a80135d335cd67615f0fe31890ae41f81}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+M\+A1 -\/ U\+A\+RT Match Address Registers 1 (RW) 

Reset value\+: 0x00U

The M\+A1 and M\+A2 registers are compared to input data addresses when the most significant bit is set and the associated C4\mbox{[}M\+A\+EN\mbox{]} field is set. If a match occurs, the following data is transferred to the data register. If a match fails, the following data is discarded. These registers can be read and written at anytime. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+uart.\+h\end{DoxyCompactItemize}
