xload ../rect_files/_0_0cell_0_0g0n1n2n3naaa_04256aaaox0
box 285 135 322.5 180
paint ndiffusion
box 286 136 286 136
label "#16" right ndiffusion
box 285 232.5 322.5 307.5
paint pdiffusion
box 286 233.5 286 233.5
label "#16" right pdiffusion
box 255 120 285 135
paint polysilicon
box 255 135 285 180
paint ntransistor
box 255 180 285 195
paint polysilicon
box 256 181 256 181
label "out" right polysilicon
box 255 217.5 285 232.5
paint polysilicon
box 256 218.5 256 218.5
label "out" right polysilicon
box 255 232.5 285 307.5
paint ptransistor
box 255 307.5 285 322.5
paint polysilicon
box 217.5 135 255 180
paint ndiffusion
box 218.5 136 218.5 136
label "GND" right ndiffusion
box 247.5 232.5 255 307.5
paint pdiffusion
box 202.5 120 217.5 135
paint polysilicon
box 202.5 135 217.5 180
paint ntransistor
box 202.5 180 217.5 195
paint polysilicon
box 203.5 181 203.5 181
label "in(0)" right polysilicon
box 202.5 217.5 217.5 232.5
paint polysilicon
box 203.5 218.5 203.5 218.5
label "in(0)" right polysilicon
box 217.5 232.5 247.5 457.5
paint pdiffusion
box 218.5 233.5 218.5 233.5
label "Vdd" right pdiffusion
box 202.5 457.5 217.5 472.5
paint polysilicon
box 195 135 202.5 180
paint ndiffusion
box 202.5 232.5 217.5 457.5
paint ptransistor
box 165 30 195 180
paint ndiffusion
box 166 31 166 31
label "out" right ndiffusion
box 165 232.5 202.5 457.5
paint pdiffusion
box 150 15 165 30
paint polysilicon
box 150 30 165 180
paint ntransistor
box 150 180 165 195
paint polysilicon
box 151 181 151 181
label "in(6)" right polysilicon
box 150 217.5 165 232.5
paint polysilicon
box 151 218.5 151 218.5
label "in(1)" right polysilicon
box 150 232.5 165 457.5
paint ptransistor
box 150 457.5 165 472.5
paint polysilicon
box 112.5 30 150 180
paint ndiffusion
box 112.5 232.5 150 457.5
paint pdiffusion
box 113.5 233.5 113.5 233.5
label "#12" right pdiffusion
box 97.5 15 112.5 30
paint polysilicon
box 97.5 30 112.5 180
paint ntransistor
box 97.5 180 112.5 195
paint polysilicon
box 98.5 181 98.5 181
label "in(5)" right polysilicon
box 60 30 97.5 180
paint ndiffusion
box 61 31 61 31
label "#5" right ndiffusion
box 712.5 180 727.5 195
paint polysilicon
box 713.5 181 713.5 181
label "in(4)" right polysilicon
box 600 232.5 637.5 277.5
paint pdiffusion
box 601 233.5 601 233.5
label "Vdd" right pdiffusion
box 727.5 30 765 180
paint ndiffusion
box 728.5 31 728.5 31
label "#6" right ndiffusion
box 660 135 682.5 180
paint ndiffusion
box 661 136 661 136
label "GND" right ndiffusion
box 495 232.5 600 277.5
paint ptransistor
box 495 277.5 600 292.5
paint polysilicon
box 712.5 15 727.5 30
paint polysilicon
box 712.5 30 727.5 180
paint ntransistor
box 495 120 660 135
paint polysilicon
box 495 135 660 180
paint ntransistor
box 495 180 660 195
paint polysilicon
box 496 181 496 181
label "Vdd" right polysilicon
box 495 217.5 600 232.5
paint polysilicon
box 496 218.5 496 218.5
label "GND" right polysilicon
box 472.5 232.5 495 277.5
paint pdiffusion
box 682.5 30 712.5 180
paint ndiffusion
box 472.5 135 495 180
paint ndiffusion
box 457.5 232.5 472.5 277.5
paint ptransistor
box 457.5 277.5 472.5 292.5
paint polysilicon
box 457.5 120 472.5 135
paint polysilicon
box 457.5 135 472.5 180
paint ntransistor
box 457.5 180 472.5 195
paint polysilicon
box 458.5 181 458.5 181
label "#16" right polysilicon
box 457.5 217.5 472.5 232.5
paint polysilicon
box 458.5 218.5 458.5 218.5
label "#16" right polysilicon
box 450 232.5 457.5 277.5
paint pdiffusion
box 420 135 457.5 180
paint ndiffusion
box 421 136 421 136
label "out" right ndiffusion
box 420 232.5 450 457.5
paint pdiffusion
box 421 233.5 421 233.5
label "out" right pdiffusion
box 405 217.5 420 232.5
paint polysilicon
box 406 218.5 406 218.5
label "in(3)" right polysilicon
box 405 232.5 420 457.5
paint ptransistor
box 405 457.5 420 472.5
paint polysilicon
box 367.5 232.5 405 457.5
paint pdiffusion
box 368.5 233.5 368.5 233.5
label "#11" right pdiffusion
box 862.5 30 900 180
paint ndiffusion
box 863.5 31 863.5 31
label "#6" right ndiffusion
box 862.5 232.5 900 457.5
paint pdiffusion
box 863.5 233.5 863.5 233.5
label "#11" right pdiffusion
box 847.5 15 862.5 30
paint polysilicon
box 847.5 30 862.5 180
paint ntransistor
box 847.5 180 862.5 195
paint polysilicon
box 848.5 181 848.5 181
label "in(2)" right polysilicon
box 847.5 217.5 862.5 232.5
paint polysilicon
box 848.5 218.5 848.5 218.5
label "in(2)" right polysilicon
box 847.5 232.5 862.5 457.5
paint ptransistor
box 847.5 457.5 862.5 472.5
paint polysilicon
box 810 30 847.5 180
paint ndiffusion
box 811 31 811 31
label "#5" right ndiffusion
box 810 232.5 847.5 457.5
paint pdiffusion
box 811 233.5 811 233.5
label "#12" right pdiffusion
box 540 480 570 510
paint m1
box 541 481 541 481
label "GND" right m1
port class input
port make
box 480 480 510 510
paint m1
box 481 481 481 481
label "Vdd" right m1
port class input
port make
box 420 480 450 510
paint m1
box 421 481 421 481
label "in(6)" right m1
port class input
port make
box 360 480 390 510
paint m1
box 361 481 361 481
label "in(5)" right m1
port class input
port make
box 300 480 330 510
paint m1
box 301 481 301 481
label "in(4)" right m1
port class input
port make
box 240 480 270 510
paint m1
box 241 481 241 481
label "in(3)" right m1
port class input
port make
box 180 480 210 510
paint m1
box 181 481 181 481
label "in(2)" right m1
port class input
port make
box 120 480 150 510
paint m1
box 121 481 121 481
label "in(1)" right m1
port class input
port make
box 60 30 90 60
paint m1
box 61 31 61 31
label "out" right m1
port class output
port make
box 60 480 90 510
paint m1
box 61 481 61 481
label "in(0)" right m1
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
