<profile>

<section name = "Vivado HLS Report for 'network'" level="0">
<item name = "Date">Tue Nov 19 17:10:27 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.585, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_padding2d_fix16_1_fu_387">padding2d_fix16_1, ?, ?, ?, ?, none</column>
<column name="grp_padding2d_fix16_4_fu_398">padding2d_fix16_4, ?, ?, ?, ?, none</column>
<column name="grp_padding2d_fix16_2_fu_409">padding2d_fix16_2, ?, ?, ?, ?, none</column>
<column name="grp_padding2d_fix16_3_fu_420">padding2d_fix16_3, ?, ?, ?, ?, none</column>
<column name="grp_depthwise_conv2d_fix_1_fu_431">depthwise_conv2d_fix_1, ?, ?, ?, ?, none</column>
<column name="grp_depthwise_conv2d_fix_3_fu_446">depthwise_conv2d_fix_3, ?, ?, ?, ?, none</column>
<column name="grp_depthwise_conv2d_fix_fu_461">depthwise_conv2d_fix, ?, ?, ?, ?, none</column>
<column name="grp_depthwise_conv2d_fix_2_fu_476">depthwise_conv2d_fix_2, ?, ?, ?, ?, none</column>
<column name="grp_depthwise_conv2d_fix_4_fu_491">depthwise_conv2d_fix_4, ?, ?, ?, ?, none</column>
<column name="grp_pointwise_conv2d_fix_4_fu_506">pointwise_conv2d_fix_4, ?, ?, ?, ?, none</column>
<column name="grp_pointwise_conv2d_fix_2_fu_520">pointwise_conv2d_fix_2, ?, ?, ?, ?, none</column>
<column name="grp_pointwise_conv2d_fix_3_fu_534">pointwise_conv2d_fix_3, ?, ?, ?, ?, none</column>
<column name="grp_pointwise_conv2d_fix_fu_548">pointwise_conv2d_fix, ?, ?, ?, ?, none</column>
<column name="grp_max_pooling2d_fix16_1_fu_562">max_pooling2d_fix16_1, ?, ?, ?, ?, none</column>
<column name="grp_max_pooling2d_fix16_fu_575">max_pooling2d_fix16, ?, ?, ?, ?, none</column>
<column name="grp_pointwise_conv2d_fix_1_fu_588">pointwise_conv2d_fix_1, ?, ?, ?, ?, none</column>
<column name="grp_up_sampling2d_fix16_fu_600">up_sampling2d_fix16, ?, ?, ?, ?, none</column>
<column name="grp_up_sampling2d_fix16_1_fu_613">up_sampling2d_fix16_1, ?, ?, ?, ?, none</column>
<column name="grp_padding2d_fix16_fu_626">padding2d_fix16, 1773, 1773, 1773, 1773, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">784, 784, 1, -, -, 784, no</column>
<column name="- Loop 2">0, 281462092005377, 4, 1, 1, 0 ~ 281462092005375, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, 2, 0, 292</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, 74, 10259, 13671</column>
<column name="Memory">96, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 1189</column>
<column name="Register">0, -, 533, 64</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">35, 35, 10, 28</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_depthwise_conv2d_fix_fu_461">depthwise_conv2d_fix, 1, 5, 578, 730</column>
<column name="grp_depthwise_conv2d_fix_1_fu_431">depthwise_conv2d_fix_1, 1, 5, 581, 730</column>
<column name="grp_depthwise_conv2d_fix_2_fu_476">depthwise_conv2d_fix_2, 1, 5, 576, 730</column>
<column name="grp_depthwise_conv2d_fix_3_fu_446">depthwise_conv2d_fix_3, 1, 5, 579, 730</column>
<column name="grp_depthwise_conv2d_fix_4_fu_491">depthwise_conv2d_fix_4, 0, 5, 592, 733</column>
<column name="grp_max_pooling2d_fix16_fu_575">max_pooling2d_fix16, 0, 4, 509, 634</column>
<column name="grp_max_pooling2d_fix16_1_fu_562">max_pooling2d_fix16_1, 0, 4, 512, 634</column>
<column name="network_AXILiteS_s_axi_U">network_AXILiteS_s_axi, 0, 0, 36, 40</column>
<column name="grp_padding2d_fix16_fu_626">padding2d_fix16, 0, 0, 271, 538</column>
<column name="grp_padding2d_fix16_1_fu_387">padding2d_fix16_1, 0, 2, 571, 1012</column>
<column name="grp_padding2d_fix16_2_fu_409">padding2d_fix16_2, 0, 2, 571, 1012</column>
<column name="grp_padding2d_fix16_3_fu_420">padding2d_fix16_3, 0, 2, 571, 1012</column>
<column name="grp_padding2d_fix16_4_fu_398">padding2d_fix16_4, 0, 2, 571, 1012</column>
<column name="grp_pointwise_conv2d_fix_fu_548">pointwise_conv2d_fix, 0, 5, 577, 639</column>
<column name="grp_pointwise_conv2d_fix_1_fu_588">pointwise_conv2d_fix_1, 0, 5, 518, 634</column>
<column name="grp_pointwise_conv2d_fix_2_fu_520">pointwise_conv2d_fix_2, 0, 5, 580, 641</column>
<column name="grp_pointwise_conv2d_fix_3_fu_534">pointwise_conv2d_fix_3, 0, 5, 578, 639</column>
<column name="grp_pointwise_conv2d_fix_4_fu_506">pointwise_conv2d_fix_4, 0, 5, 580, 641</column>
<column name="grp_up_sampling2d_fix16_fu_600">up_sampling2d_fix16, 0, 4, 454, 465</column>
<column name="grp_up_sampling2d_fix16_1_fu_613">up_sampling2d_fix16_1, 0, 4, 454, 465</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_16ns_16ns_32_1_1_U149">network_mul_mul_16ns_16ns_32_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="MaxPooling2D_0_array_U">network_MaxPooling2D_0_array, 4, 0, 0, 3136, 16, 1, 50176</column>
<column name="SeparableConv2D_1_m_s_U">network_MaxPooling2D_0_array, 4, 0, 0, 3136, 16, 1, 50176</column>
<column name="SeparableConv2D_3_ar_U">network_MaxPooling2D_0_array, 4, 0, 0, 3136, 16, 1, 50176</column>
<column name="MaxPooling2D_1_array_U">network_MaxPooling2D_1_array, 1, 0, 0, 392, 16, 1, 6272</column>
<column name="SeparableConv2D_2_m_s_U">network_MaxPooling2D_1_array, 1, 0, 0, 392, 16, 1, 6272</column>
<column name="SeparableConv2D_2_ar_U">network_MaxPooling2D_1_array, 1, 0, 0, 392, 16, 1, 6272</column>
<column name="Padding2D_0_array_U">network_Padding2D_0_array, 1, 0, 0, 900, 16, 1, 14400</column>
<column name="Padding2D_1_array_U">network_Padding2D_1_array, 4, 0, 0, 4096, 16, 1, 65536</column>
<column name="Padding2D_2_array_U">network_Padding2D_2_array, 1, 0, 0, 648, 16, 1, 10368</column>
<column name="Padding2D_3_array_U">network_Padding2D_3_array, 2, 0, 0, 2048, 16, 1, 32768</column>
<column name="Padding2D_4_array_U">network_Padding2D_4_array, 16, 0, 0, 14400, 16, 1, 230400</column>
<column name="SeparableConv2D_0_ar_U">network_SeparableConv2D_0_ar, 16, 0, 0, 12544, 16, 1, 200704</column>
<column name="UpSampling2D_1_array_U">network_SeparableConv2D_0_ar, 16, 0, 0, 12544, 16, 1, 200704</column>
<column name="SeparableConv2D_4_m_s_U">network_SeparableConv2D_0_ar, 16, 0, 0, 12544, 16, 1, 200704</column>
<column name="SeparableConv2D_0_m_s_U">network_SeparableConv2D_0_m_s, 1, 0, 0, 784, 16, 1, 12544</column>
<column name="SeparableConv2D_4_ar_U">network_SeparableConv2D_0_m_s, 1, 0, 0, 784, 16, 1, 12544</column>
<column name="SeparableConv2D_1_ar_U">network_SeparableConv2D_1_ar, 2, 0, 0, 1568, 16, 1, 25088</column>
<column name="UpSampling2D_0_array_U">network_SeparableConv2D_1_ar, 2, 0, 0, 1568, 16, 1, 25088</column>
<column name="SeparableConv2D_3_m_s_U">network_SeparableConv2D_1_ar, 2, 0, 0, 1568, 16, 1, 25088</column>
<column name="input_0_array_U">network_input_0_array, 1, 0, 0, 784, 16, 1, 12544</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="array_length_fu_911_p2">*, 2, 0, 20, 32, 5</column>
<column name="i_3_fu_927_p2">+, 0, 0, 14, 10, 1</column>
<column name="i_4_fu_1048_p2">+, 0, 0, 55, 48, 1</column>
<column name="tmp_s_fu_1038_p2">+, 0, 0, 56, 49, 2</column>
<column name="ap_block_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state43_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state44_io">and, 0, 0, 2, 1, 1</column>
<column name="input_data_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="input_data_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_user_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_user_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond2_fu_921_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="exitcond_fu_1043_p2">icmp, 0, 0, 24, 48, 48</column>
<column name="input_data_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_user_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_last_V_fu_1069_p2">icmp, 0, 0, 24, 49, 49</column>
<column name="tmp_user_V_fu_1063_p2">icmp, 0, 0, 24, 48, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state46">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="MaxPooling2D_0_array_address0">15, 3, 12, 36</column>
<column name="MaxPooling2D_0_array_ce0">15, 3, 1, 3</column>
<column name="MaxPooling2D_0_array_we0">9, 2, 1, 2</column>
<column name="MaxPooling2D_1_array_address0">15, 3, 9, 27</column>
<column name="MaxPooling2D_1_array_ce0">15, 3, 1, 3</column>
<column name="MaxPooling2D_1_array_we0">9, 2, 1, 2</column>
<column name="Padding2D_0_array_address0">15, 3, 10, 30</column>
<column name="Padding2D_0_array_ce0">15, 3, 1, 3</column>
<column name="Padding2D_0_array_we0">9, 2, 1, 2</column>
<column name="Padding2D_1_array_address0">15, 3, 12, 36</column>
<column name="Padding2D_1_array_ce0">15, 3, 1, 3</column>
<column name="Padding2D_1_array_we0">9, 2, 1, 2</column>
<column name="Padding2D_2_array_address0">15, 3, 10, 30</column>
<column name="Padding2D_2_array_ce0">15, 3, 1, 3</column>
<column name="Padding2D_2_array_we0">9, 2, 1, 2</column>
<column name="Padding2D_3_array_address0">15, 3, 11, 33</column>
<column name="Padding2D_3_array_ce0">15, 3, 1, 3</column>
<column name="Padding2D_3_array_we0">9, 2, 1, 2</column>
<column name="Padding2D_4_array_address0">15, 3, 14, 42</column>
<column name="Padding2D_4_array_ce0">15, 3, 1, 3</column>
<column name="Padding2D_4_array_we0">9, 2, 1, 2</column>
<column name="SeparableConv2D_0_ar_address0">15, 3, 14, 42</column>
<column name="SeparableConv2D_0_ar_ce0">15, 3, 1, 3</column>
<column name="SeparableConv2D_0_ar_we0">9, 2, 1, 2</column>
<column name="SeparableConv2D_0_m_s_address0">15, 3, 10, 30</column>
<column name="SeparableConv2D_0_m_s_ce0">15, 3, 1, 3</column>
<column name="SeparableConv2D_0_m_s_we0">9, 2, 1, 2</column>
<column name="SeparableConv2D_1_ar_address0">15, 3, 11, 33</column>
<column name="SeparableConv2D_1_ar_ce0">15, 3, 1, 3</column>
<column name="SeparableConv2D_1_ar_we0">9, 2, 1, 2</column>
<column name="SeparableConv2D_1_m_s_address0">15, 3, 12, 36</column>
<column name="SeparableConv2D_1_m_s_ce0">15, 3, 1, 3</column>
<column name="SeparableConv2D_1_m_s_we0">9, 2, 1, 2</column>
<column name="SeparableConv2D_2_ar_address0">15, 3, 9, 27</column>
<column name="SeparableConv2D_2_ar_ce0">15, 3, 1, 3</column>
<column name="SeparableConv2D_2_ar_we0">9, 2, 1, 2</column>
<column name="SeparableConv2D_2_m_s_address0">15, 3, 9, 27</column>
<column name="SeparableConv2D_2_m_s_ce0">15, 3, 1, 3</column>
<column name="SeparableConv2D_2_m_s_we0">9, 2, 1, 2</column>
<column name="SeparableConv2D_3_ar_address0">15, 3, 12, 36</column>
<column name="SeparableConv2D_3_ar_ce0">15, 3, 1, 3</column>
<column name="SeparableConv2D_3_ar_we0">9, 2, 1, 2</column>
<column name="SeparableConv2D_3_m_s_address0">15, 3, 11, 33</column>
<column name="SeparableConv2D_3_m_s_ce0">15, 3, 1, 3</column>
<column name="SeparableConv2D_3_m_s_we0">9, 2, 1, 2</column>
<column name="SeparableConv2D_4_ar_address0">15, 3, 10, 30</column>
<column name="SeparableConv2D_4_ar_ce0">15, 3, 1, 3</column>
<column name="SeparableConv2D_4_ar_we0">9, 2, 1, 2</column>
<column name="SeparableConv2D_4_m_s_address0">15, 3, 14, 42</column>
<column name="SeparableConv2D_4_m_s_ce0">15, 3, 1, 3</column>
<column name="SeparableConv2D_4_m_s_we0">9, 2, 1, 2</column>
<column name="UpSampling2D_0_array_address0">15, 3, 11, 33</column>
<column name="UpSampling2D_0_array_ce0">15, 3, 1, 3</column>
<column name="UpSampling2D_0_array_we0">9, 2, 1, 2</column>
<column name="UpSampling2D_1_array_address0">15, 3, 14, 42</column>
<column name="UpSampling2D_1_array_ce0">15, 3, 1, 3</column>
<column name="UpSampling2D_1_array_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">193, 44, 1, 44</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="i1_reg_376">9, 2, 48, 96</column>
<column name="i_reg_365">9, 2, 10, 20</column>
<column name="input_0_array_address0">15, 3, 10, 30</column>
<column name="input_0_array_ce0">15, 3, 1, 3</column>
<column name="input_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="input_data_V_data_V_0_data_out">9, 2, 16, 32</column>
<column name="input_data_V_data_V_0_state">15, 3, 2, 6</column>
<column name="input_data_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="output_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="output_data_V_data_V_1_data_out">9, 2, 16, 32</column>
<column name="output_data_V_data_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_id_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="output_data_V_last_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_user_V_1_data_out">9, 2, 1, 2</column>
<column name="output_data_V_user_V_1_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="MaxPooling2D_0_depth">0, 0, 16, 16</column>
<column name="MaxPooling2D_0_heigh">0, 0, 16, 16</column>
<column name="MaxPooling2D_0_width">0, 0, 16, 16</column>
<column name="MaxPooling2D_1_depth">0, 0, 16, 16</column>
<column name="MaxPooling2D_1_heigh">0, 0, 16, 16</column>
<column name="MaxPooling2D_1_width">0, 0, 16, 16</column>
<column name="Padding2D_0_depth">0, 0, 16, 16</column>
<column name="Padding2D_0_height">0, 0, 16, 16</column>
<column name="Padding2D_0_width">0, 0, 16, 16</column>
<column name="Padding2D_1_depth">0, 0, 16, 16</column>
<column name="Padding2D_1_height">0, 0, 16, 16</column>
<column name="Padding2D_1_width">0, 0, 16, 16</column>
<column name="Padding2D_2_depth">0, 0, 16, 16</column>
<column name="Padding2D_2_height">0, 0, 16, 16</column>
<column name="Padding2D_2_width">0, 0, 16, 16</column>
<column name="Padding2D_3_depth">0, 0, 16, 16</column>
<column name="Padding2D_3_height">0, 0, 16, 16</column>
<column name="Padding2D_3_width">0, 0, 16, 16</column>
<column name="Padding2D_4_depth">0, 0, 16, 16</column>
<column name="Padding2D_4_height">0, 0, 16, 16</column>
<column name="Padding2D_4_width">0, 0, 16, 16</column>
<column name="SeparableConv2D_0_de">0, 0, 16, 16</column>
<column name="SeparableConv2D_0_he">0, 0, 16, 16</column>
<column name="SeparableConv2D_0_wi">0, 0, 16, 16</column>
<column name="SeparableConv2D_1_de">0, 0, 16, 16</column>
<column name="SeparableConv2D_1_he">0, 0, 16, 16</column>
<column name="SeparableConv2D_1_wi">0, 0, 16, 16</column>
<column name="SeparableConv2D_2_de">0, 0, 16, 16</column>
<column name="SeparableConv2D_2_he">0, 0, 16, 16</column>
<column name="SeparableConv2D_2_wi">0, 0, 16, 16</column>
<column name="SeparableConv2D_3_de">0, 0, 16, 16</column>
<column name="SeparableConv2D_3_he">0, 0, 16, 16</column>
<column name="SeparableConv2D_3_wi">0, 0, 16, 16</column>
<column name="SeparableConv2D_4_ar_1_reg_1240">10, 0, 10, 0</column>
<column name="SeparableConv2D_4_de">0, 0, 16, 16</column>
<column name="SeparableConv2D_4_he">0, 0, 16, 16</column>
<column name="SeparableConv2D_4_wi">0, 0, 16, 16</column>
<column name="UpSampling2D_0_depth">0, 0, 16, 16</column>
<column name="UpSampling2D_0_heigh">0, 0, 16, 16</column>
<column name="UpSampling2D_0_width">0, 0, 16, 16</column>
<column name="UpSampling2D_1_depth">0, 0, 16, 16</column>
<column name="UpSampling2D_1_heigh">0, 0, 16, 16</column>
<column name="UpSampling2D_1_width">0, 0, 16, 16</column>
<column name="ap_CS_fsm">43, 0, 43, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="array_length_cast_reg_1096">46, 0, 49, 3</column>
<column name="array_length_reg_1091">46, 0, 48, 2</column>
<column name="grp_depthwise_conv2d_fix_1_fu_431_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_depthwise_conv2d_fix_2_fu_476_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_depthwise_conv2d_fix_3_fu_446_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_depthwise_conv2d_fix_4_fu_491_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_depthwise_conv2d_fix_fu_461_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_max_pooling2d_fix16_1_fu_562_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_max_pooling2d_fix16_fu_575_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_padding2d_fix16_1_fu_387_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_padding2d_fix16_2_fu_409_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_padding2d_fix16_3_fu_420_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_padding2d_fix16_4_fu_398_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_padding2d_fix16_fu_626_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_1_fu_588_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_2_fu_520_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_3_fu_534_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_4_fu_506_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_fu_548_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_up_sampling2d_fix16_1_fu_613_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_up_sampling2d_fix16_fu_600_ap_start_reg">1, 0, 1, 0</column>
<column name="i1_reg_376">48, 0, 48, 0</column>
<column name="i_reg_365">10, 0, 10, 0</column>
<column name="input_data_V_data_V_0_payload_A">16, 0, 16, 0</column>
<column name="input_data_V_data_V_0_payload_B">16, 0, 16, 0</column>
<column name="input_data_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="input_data_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="input_data_V_data_V_0_state">2, 0, 2, 0</column>
<column name="input_data_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="out_enable_V_read_reg_1255">0, 0, 1, 1</column>
<column name="out_enable_V_read_reg_1255_pp0_iter2_reg">0, 0, 1, 1</column>
<column name="output_data_V_data_V_1_payload_A">16, 0, 16, 0</column>
<column name="output_data_V_data_V_1_payload_B">16, 0, 16, 0</column>
<column name="output_data_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_data_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_id_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_user_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_state">2, 0, 2, 0</column>
<column name="reg_768">0, 0, 16, 16</column>
<column name="reg_775">0, 0, 16, 16</column>
<column name="reg_782">0, 0, 16, 16</column>
<column name="reg_788">0, 0, 16, 16</column>
<column name="reg_794">0, 0, 16, 16</column>
<column name="reg_800">0, 0, 16, 16</column>
<column name="reg_807">0, 0, 16, 16</column>
<column name="reg_814">0, 0, 16, 16</column>
<column name="reg_820">0, 0, 16, 16</column>
<column name="reg_826">0, 0, 16, 16</column>
<column name="reg_832">0, 0, 16, 16</column>
<column name="reg_839">0, 0, 16, 16</column>
<column name="reg_846">0, 0, 16, 16</column>
<column name="reg_852">0, 0, 16, 16</column>
<column name="reg_858">0, 0, 16, 16</column>
<column name="reg_864">0, 0, 16, 16</column>
<column name="reg_871">0, 0, 16, 16</column>
<column name="reg_878">0, 0, 16, 16</column>
<column name="reg_884">0, 0, 16, 16</column>
<column name="reg_890">0, 0, 16, 16</column>
<column name="tmp1_reg_1086">32, 0, 32, 0</column>
<column name="tmp_last_V_reg_1250">1, 0, 1, 0</column>
<column name="tmp_s_reg_1226">47, 0, 49, 2</column>
<column name="tmp_user_V_reg_1245">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_1250">64, 32, 1, 0</column>
<column name="tmp_user_V_reg_1245">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_AWADDR">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARADDR">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, network, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, network, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, network, return value</column>
<column name="input_data_TDATA">in, 16, axis, input_data_V_data_V, pointer</column>
<column name="input_data_TVALID">in, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TREADY">out, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TDEST">in, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TKEEP">in, 2, axis, input_data_V_keep_V, pointer</column>
<column name="input_data_TSTRB">in, 2, axis, input_data_V_strb_V, pointer</column>
<column name="input_data_TUSER">in, 1, axis, input_data_V_user_V, pointer</column>
<column name="input_data_TLAST">in, 1, axis, input_data_V_last_V, pointer</column>
<column name="input_data_TID">in, 1, axis, input_data_V_id_V, pointer</column>
<column name="output_data_TDATA">out, 16, axis, output_data_V_data_V, pointer</column>
<column name="output_data_TREADY">in, 1, axis, output_data_V_data_V, pointer</column>
<column name="output_data_TVALID">out, 1, axis, output_data_V_dest_V, pointer</column>
<column name="output_data_TDEST">out, 1, axis, output_data_V_dest_V, pointer</column>
<column name="output_data_TKEEP">out, 2, axis, output_data_V_keep_V, pointer</column>
<column name="output_data_TSTRB">out, 2, axis, output_data_V_strb_V, pointer</column>
<column name="output_data_TUSER">out, 1, axis, output_data_V_user_V, pointer</column>
<column name="output_data_TLAST">out, 1, axis, output_data_V_last_V, pointer</column>
<column name="output_data_TID">out, 1, axis, output_data_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
