Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Apr 21 18:57:32 2022
| Host         : DESKTOP-P7L12CR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -rpx project_reti_logiche_timing_summary_routed.rpx
| Design       : project_reti_logiche
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.351        0.000                      0                  219        0.118        0.000                      0                  219       49.600        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk              96.351        0.000                      0                  219        0.118        0.000                      0                  219       49.600        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack       96.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.351ns  (required time - arrival time)
  Source:                 cur_state_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            temp_byte_to_write_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.680ns  (logic 0.618ns (16.794%)  route 3.062ns (83.206%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 154.460 - 150.000 ) 
    Source Clock Delay      (SCD):    4.758ns = ( 54.758 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.653    54.758    i_clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  cur_state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.315    55.073 f  cur_state_reg[4]/Q
                         net (fo=61, routed)          1.932    57.005    cur_state[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.053    57.058 r  temp_byte_to_write[1]_i_2/O
                         net (fo=7, routed)           0.581    57.639    temp_byte_to_write[1]_i_2_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.068    57.707 r  temp_byte_to_write[6]_i_2/O
                         net (fo=1, routed)           0.548    58.256    temp_byte_to_write[6]_i_2_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.182    58.438 r  temp_byte_to_write[6]_i_1/O
                         net (fo=1, routed)           0.000    58.438    temp_byte_to_write[6]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  temp_byte_to_write_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.538   154.460    i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  temp_byte_to_write_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.267   154.727    
                         clock uncertainty           -0.035   154.692    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)        0.097   154.789    temp_byte_to_write_reg[6]
  -------------------------------------------------------------------
                         required time                        154.789    
                         arrival time                         -58.438    
  -------------------------------------------------------------------
                         slack                                 96.351    

Slack (MET) :             96.479ns  (required time - arrival time)
  Source:                 cur_state_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            temp_byte_to_write_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.531ns  (logic 0.474ns (13.423%)  route 3.057ns (86.577%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 154.461 - 150.000 ) 
    Source Clock Delay      (SCD):    4.758ns = ( 54.758 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.653    54.758    i_clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  cur_state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.315    55.073 f  cur_state_reg[4]/Q
                         net (fo=61, routed)          1.932    57.005    cur_state[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.053    57.058 r  temp_byte_to_write[1]_i_2/O
                         net (fo=7, routed)           0.581    57.639    temp_byte_to_write[1]_i_2_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.053    57.692 r  temp_byte_to_write[2]_i_2/O
                         net (fo=1, routed)           0.544    58.236    temp_byte_to_write[2]_i_2_n_0
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.053    58.289 r  temp_byte_to_write[2]_i_1/O
                         net (fo=1, routed)           0.000    58.289    temp_byte_to_write[2]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  temp_byte_to_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.539   154.461    i_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  temp_byte_to_write_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.267   154.728    
                         clock uncertainty           -0.035   154.693    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.076   154.769    temp_byte_to_write_reg[2]
  -------------------------------------------------------------------
                         required time                        154.769    
                         arrival time                         -58.289    
  -------------------------------------------------------------------
                         slack                                 96.479    

Slack (MET) :             96.620ns  (required time - arrival time)
  Source:                 cur_state_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cur_state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.358ns  (logic 0.474ns (14.114%)  route 2.884ns (85.886%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 154.462 - 150.000 ) 
    Source Clock Delay      (SCD):    4.758ns = ( 54.758 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.653    54.758    i_clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  cur_state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.315    55.073 f  cur_state_reg[4]/Q
                         net (fo=61, routed)          1.978    57.051    cur_state[4]
    SLICE_X7Y12          LUT6 (Prop_lut6_I2_O)        0.053    57.104 r  cur_state[1]_i_9/O
                         net (fo=1, routed)           0.359    57.462    cur_state[1]_i_9_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.053    57.515 r  cur_state[1]_i_5/O
                         net (fo=1, routed)           0.548    58.063    cur_state[1]_i_5_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I3_O)        0.053    58.116 r  cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000    58.116    cur_state[1]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.540   154.462    i_clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  cur_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.273   154.735    
                         clock uncertainty           -0.035   154.700    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)        0.037   154.737    cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                        154.737    
                         arrival time                         -58.116    
  -------------------------------------------------------------------
                         slack                                 96.620    

Slack (MET) :             96.808ns  (required time - arrival time)
  Source:                 counter_write_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cur_state_reg[4]/D
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.204ns  (logic 0.937ns (29.247%)  route 2.267ns (70.753%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 154.464 - 150.000 ) 
    Source Clock Delay      (SCD):    4.760ns = ( 54.760 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.655    54.760    i_clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  counter_write_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.272    55.032 r  counter_write_reg[1]/Q
                         net (fo=3, routed)           1.022    56.054    counter_write[1]
    SLICE_X3Y10          LUT6 (Prop_lut6_I4_O)        0.053    56.107 r  counter_bit_read[3]_i_16/O
                         net (fo=1, routed)           0.000    56.107    counter_bit_read[3]_i_16_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    56.420 r  counter_bit_read_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.420    counter_bit_read_reg[3]_i_10_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    56.514 r  counter_bit_read_reg[3]_i_6/CO[1]
                         net (fo=5, routed)           0.596    57.110    counter_bit_read_reg[3]_i_6_n_2
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.152    57.262 r  cur_state[4]_i_6/O
                         net (fo=1, routed)           0.649    57.911    cur_state[4]_i_6_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I5_O)        0.053    57.964 r  cur_state[4]_i_2/O
                         net (fo=1, routed)           0.000    57.964    cur_state[4]_i_2_n_0
    SLICE_X6Y10          FDSE                                         r  cur_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.542   154.464    i_clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  cur_state_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.267   154.731    
                         clock uncertainty           -0.035   154.696    
    SLICE_X6Y10          FDSE (Setup_fdse_C_D)        0.076   154.772    cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                        154.772    
                         arrival time                         -57.964    
  -------------------------------------------------------------------
                         slack                                 96.808    

Slack (MET) :             96.815ns  (required time - arrival time)
  Source:                 cur_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_en_reg/CE
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        2.912ns  (logic 0.378ns (12.981%)  route 2.534ns (87.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 154.465 - 150.000 ) 
    Source Clock Delay      (SCD):    4.756ns = ( 54.756 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.651    54.756    i_clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  cur_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.272    55.028 f  cur_state_reg[3]/Q
                         net (fo=58, routed)          1.650    56.678    cur_state[3]
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.053    56.731 f  o_en_i_4/O
                         net (fo=1, routed)           0.424    57.155    o_en_i_4_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.053    57.208 r  o_en_i_1/O
                         net (fo=1, routed)           0.460    57.668    o_en1_out
    SLICE_X2Y9           FDRE                                         r  o_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.543   154.465    i_clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  o_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.267   154.732    
                         clock uncertainty           -0.035   154.697    
    SLICE_X2Y9           FDRE (Setup_fdre_C_CE)      -0.214   154.483    o_en_reg
  -------------------------------------------------------------------
                         required time                        154.483    
                         arrival time                         -57.668    
  -------------------------------------------------------------------
                         slack                                 96.815    

Slack (MET) :             96.893ns  (required time - arrival time)
  Source:                 cur_state_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            temp_byte_to_write_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.119ns  (logic 0.421ns (13.499%)  route 2.698ns (86.501%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 154.460 - 150.000 ) 
    Source Clock Delay      (SCD):    4.758ns = ( 54.758 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.653    54.758    i_clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  cur_state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.315    55.073 f  cur_state_reg[4]/Q
                         net (fo=61, routed)          1.932    57.005    cur_state[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.053    57.058 r  temp_byte_to_write[1]_i_2/O
                         net (fo=7, routed)           0.765    57.824    temp_byte_to_write[1]_i_2_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.053    57.877 r  temp_byte_to_write[1]_i_1/O
                         net (fo=1, routed)           0.000    57.877    temp_byte_to_write[1]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  temp_byte_to_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.538   154.460    i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  temp_byte_to_write_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.267   154.727    
                         clock uncertainty           -0.035   154.692    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)        0.078   154.770    temp_byte_to_write_reg[1]
  -------------------------------------------------------------------
                         required time                        154.770    
                         arrival time                         -57.877    
  -------------------------------------------------------------------
                         slack                                 96.893    

Slack (MET) :             96.904ns  (required time - arrival time)
  Source:                 cur_state_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            temp_byte_to_write_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.108ns  (logic 0.421ns (13.547%)  route 2.687ns (86.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 154.460 - 150.000 ) 
    Source Clock Delay      (SCD):    4.758ns = ( 54.758 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.653    54.758    i_clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  cur_state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.315    55.073 f  cur_state_reg[4]/Q
                         net (fo=61, routed)          1.932    57.005    cur_state[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.053    57.058 r  temp_byte_to_write[1]_i_2/O
                         net (fo=7, routed)           0.754    57.813    temp_byte_to_write[1]_i_2_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.053    57.866 r  temp_byte_to_write[5]_i_1/O
                         net (fo=1, routed)           0.000    57.866    temp_byte_to_write[5]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  temp_byte_to_write_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.538   154.460    i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  temp_byte_to_write_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.267   154.727    
                         clock uncertainty           -0.035   154.692    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)        0.078   154.770    temp_byte_to_write_reg[5]
  -------------------------------------------------------------------
                         required time                        154.770    
                         arrival time                         -57.866    
  -------------------------------------------------------------------
                         slack                                 96.904    

Slack (MET) :             96.954ns  (required time - arrival time)
  Source:                 counter_write_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cur_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        3.016ns  (logic 0.937ns (31.071%)  route 2.079ns (68.929%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 154.462 - 150.000 ) 
    Source Clock Delay      (SCD):    4.760ns = ( 54.760 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.655    54.760    i_clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  counter_write_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.272    55.032 r  counter_write_reg[1]/Q
                         net (fo=3, routed)           1.022    56.054    counter_write[1]
    SLICE_X3Y10          LUT6 (Prop_lut6_I4_O)        0.053    56.107 r  counter_bit_read[3]_i_16/O
                         net (fo=1, routed)           0.000    56.107    counter_bit_read[3]_i_16_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    56.420 r  counter_bit_read_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.420    counter_bit_read_reg[3]_i_10_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    56.514 r  counter_bit_read_reg[3]_i_6/CO[1]
                         net (fo=5, routed)           0.609    57.122    counter_bit_read_reg[3]_i_6_n_2
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.152    57.274 r  cur_state[0]_i_3/O
                         net (fo=1, routed)           0.448    57.723    cur_state[0]_i_3_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.053    57.776 r  cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000    57.776    cur_state[0]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.540   154.462    i_clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  cur_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.267   154.729    
                         clock uncertainty           -0.035   154.694    
    SLICE_X4Y12          FDRE (Setup_fdre_C_D)        0.036   154.730    cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                        154.730    
                         arrival time                         -57.776    
  -------------------------------------------------------------------
                         slack                                 96.954    

Slack (MET) :             97.021ns  (required time - arrival time)
  Source:                 cur_state_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            temp_byte_to_write_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        2.949ns  (logic 0.421ns (14.274%)  route 2.528ns (85.726%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 154.460 - 150.000 ) 
    Source Clock Delay      (SCD):    4.758ns = ( 54.758 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.653    54.758    i_clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  cur_state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.315    55.073 f  cur_state_reg[4]/Q
                         net (fo=61, routed)          1.932    57.005    cur_state[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.053    57.058 r  temp_byte_to_write[1]_i_2/O
                         net (fo=7, routed)           0.596    57.654    temp_byte_to_write[1]_i_2_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.053    57.707 r  temp_byte_to_write[7]_i_1/O
                         net (fo=1, routed)           0.000    57.707    temp_byte_to_write[7]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  temp_byte_to_write_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.538   154.460    i_clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  temp_byte_to_write_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.267   154.727    
                         clock uncertainty           -0.035   154.692    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.037   154.729    temp_byte_to_write_reg[7]
  -------------------------------------------------------------------
                         required time                        154.729    
                         arrival time                         -57.708    
  -------------------------------------------------------------------
                         slack                                 97.021    

Slack (MET) :             97.026ns  (required time - arrival time)
  Source:                 cur_state_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            temp_byte_to_write_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (i_clk fall@150.000ns - i_clk fall@50.000ns)
  Data Path Delay:        2.944ns  (logic 0.421ns (14.298%)  route 2.523ns (85.702%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 154.460 - 150.000 ) 
    Source Clock Delay      (SCD):    4.758ns = ( 54.758 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845    50.845 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.140    52.985    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    53.105 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.653    54.758    i_clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  cur_state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.315    55.073 f  cur_state_reg[4]/Q
                         net (fo=61, routed)          1.932    57.005    cur_state[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.053    57.058 r  temp_byte_to_write[1]_i_2/O
                         net (fo=7, routed)           0.591    57.649    temp_byte_to_write[1]_i_2_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I1_O)        0.053    57.702 r  temp_byte_to_write[3]_i_1/O
                         net (fo=1, routed)           0.000    57.702    temp_byte_to_write[3]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  temp_byte_to_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)    150.000   150.000 f  
    P23                                               0.000   150.000 f  i_clk (IN)
                         net (fo=0)                   0.000   150.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769   150.769 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.040   152.809    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   152.922 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.538   154.460    i_clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  temp_byte_to_write_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.267   154.727    
                         clock uncertainty           -0.035   154.692    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.037   154.729    temp_byte_to_write_reg[3]
  -------------------------------------------------------------------
                         required time                        154.729    
                         arrival time                         -57.702    
  -------------------------------------------------------------------
                         slack                                 97.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_read_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.198ns  (logic 0.135ns (68.279%)  route 0.063ns (31.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 52.166 - 50.000 ) 
    Source Clock Delay      (SCD):    1.629ns = ( 51.629 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.631    51.629    i_clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_read_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.107    51.736 r  counter_read_reg[2]/Q
                         net (fo=2, routed)           0.063    51.799    counter_read[2]
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.028    51.827 r  o_address[2]_i_1/O
                         net (fo=1, routed)           0.000    51.827    o_address[2]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  o_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.851    52.166    i_clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  o_address_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.526    51.640    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.069    51.709    o_address_reg[2]
  -------------------------------------------------------------------
                         required time                        -51.709    
                         arrival time                          51.827    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 counter_read_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.201ns  (logic 0.135ns (67.231%)  route 0.066ns (32.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 52.165 - 50.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 51.628 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.630    51.628    i_clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  counter_read_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.107    51.735 r  counter_read_reg[11]/Q
                         net (fo=2, routed)           0.066    51.801    counter_read[11]
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.028    51.829 r  o_address[11]_i_1/O
                         net (fo=1, routed)           0.000    51.829    o_address[11]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  o_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.850    52.165    i_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  o_address_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.526    51.639    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.068    51.707    o_address_reg[11]
  -------------------------------------------------------------------
                         required time                        -51.707    
                         arrival time                          51.829    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 counter_read_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.226ns  (logic 0.135ns (59.798%)  route 0.091ns (40.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 52.166 - 50.000 ) 
    Source Clock Delay      (SCD):    1.629ns = ( 51.629 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.631    51.629    i_clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_read_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.107    51.736 r  counter_read_reg[1]/Q
                         net (fo=2, routed)           0.091    51.827    counter_read[1]
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.028    51.855 r  o_address[1]_i_1/O
                         net (fo=1, routed)           0.000    51.855    o_address[1]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  o_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.851    52.166    i_clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  o_address_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.526    51.640    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.068    51.708    o_address_reg[1]
  -------------------------------------------------------------------
                         required time                        -51.708    
                         arrival time                          51.855    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 counter_read_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.227ns  (logic 0.135ns (59.479%)  route 0.092ns (40.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 52.165 - 50.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 51.628 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.630    51.628    i_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  counter_read_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.107    51.735 r  counter_read_reg[5]/Q
                         net (fo=2, routed)           0.092    51.827    counter_read[5]
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.028    51.855 r  o_address[5]_i_1/O
                         net (fo=1, routed)           0.000    51.855    o_address[5]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  o_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.850    52.165    i_clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  o_address_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.526    51.639    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.068    51.707    o_address_reg[5]
  -------------------------------------------------------------------
                         required time                        -51.707    
                         arrival time                          51.855    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 counter_read_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.227ns  (logic 0.135ns (59.479%)  route 0.092ns (40.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 52.164 - 50.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 51.628 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.630    51.628    i_clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  counter_read_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.107    51.735 r  counter_read_reg[13]/Q
                         net (fo=2, routed)           0.092    51.827    counter_read[13]
    SLICE_X1Y15          LUT5 (Prop_lut5_I0_O)        0.028    51.855 r  o_address[13]_i_1/O
                         net (fo=1, routed)           0.000    51.855    o_address[13]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  o_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.849    52.164    i_clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  o_address_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.525    51.639    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.068    51.707    o_address_reg[13]
  -------------------------------------------------------------------
                         required time                        -51.707    
                         arrival time                          51.855    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 temp_byte_to_write_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_data_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.217ns  (logic 0.107ns (49.293%)  route 0.110ns (50.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 52.162 - 50.000 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 51.627 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.629    51.627    i_clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  temp_byte_to_write_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.107    51.734 r  temp_byte_to_write_reg[3]/Q
                         net (fo=2, routed)           0.110    51.844    temp_byte_to_write[3]
    SLICE_X2Y17          FDRE                                         r  o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.847    52.162    i_clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  o_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.524    51.638    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.043    51.681    o_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -51.681    
                         arrival time                          51.844    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 temp_byte_to_write_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_data_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.226ns  (logic 0.107ns (47.316%)  route 0.119ns (52.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 52.162 - 50.000 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 51.627 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.629    51.627    i_clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  temp_byte_to_write_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.107    51.734 r  temp_byte_to_write_reg[7]/Q
                         net (fo=2, routed)           0.119    51.853    temp_byte_to_write[7]
    SLICE_X3Y17          FDRE                                         r  o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.847    52.162    i_clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  o_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.524    51.638    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.048    51.686    o_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -51.686    
                         arrival time                          51.853    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 temp_byte_to_write_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_data_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.235ns  (logic 0.123ns (52.325%)  route 0.112ns (47.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 52.162 - 50.000 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 51.627 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.629    51.627    i_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  temp_byte_to_write_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.123    51.750 r  temp_byte_to_write_reg[5]/Q
                         net (fo=2, routed)           0.112    51.862    temp_byte_to_write[5]
    SLICE_X3Y17          FDRE                                         r  o_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.847    52.162    i_clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  o_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.524    51.638    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.049    51.687    o_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -51.687    
                         arrival time                          51.862    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 counter_read_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.264ns  (logic 0.135ns (51.175%)  route 0.129ns (48.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 52.164 - 50.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 51.628 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.630    51.628    i_clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  counter_read_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.107    51.735 r  counter_read_reg[15]/Q
                         net (fo=2, routed)           0.129    51.864    counter_read[15]
    SLICE_X1Y15          LUT5 (Prop_lut5_I0_O)        0.028    51.892 r  o_address[15]_i_2/O
                         net (fo=1, routed)           0.000    51.892    o_address[15]_i_2_n_0
    SLICE_X1Y15          FDRE                                         r  o_address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.849    52.164    i_clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  o_address_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.525    51.639    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.069    51.708    o_address_reg[15]
  -------------------------------------------------------------------
                         required time                        -51.708    
                         arrival time                          51.892    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 counter_read_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@50.000ns - i_clk fall@50.000ns)
  Data Path Delay:        0.266ns  (logic 0.135ns (50.690%)  route 0.131ns (49.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 52.165 - 50.000 ) 
    Source Clock Delay      (SCD):    1.628ns = ( 51.628 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.863    50.972    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.998 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.630    51.628    i_clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  counter_read_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.107    51.735 r  counter_read_reg[9]/Q
                         net (fo=2, routed)           0.131    51.866    counter_read[9]
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.028    51.894 r  o_address[9]_i_1/O
                         net (fo=1, routed)           0.000    51.894    o_address[9]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  o_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)     50.000    50.000 f  
    P23                                               0.000    50.000 f  i_clk (IN)
                         net (fo=0)                   0.000    50.000    i_clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357    50.357 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.928    51.285    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    51.315 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.850    52.165    i_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  o_address_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.526    51.639    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.069    51.708    o_address_reg[9]
  -------------------------------------------------------------------
                         required time                        -51.708    
                         arrival time                          51.894    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         100.000     98.400     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X3Y13    counter_bit_write_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X4Y13    counter_bit_write_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X4Y9     num_bytes_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X4Y10    num_bytes_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X5Y10    num_bytes_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X4Y10    num_bytes_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X1Y13    o_address_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X1Y13    o_we_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X5Y9     temp_byte_to_read_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X3Y13    counter_bit_write_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X4Y13    counter_bit_write_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X4Y13    counter_bit_write_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X4Y9     num_bytes_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X4Y9     num_bytes_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X4Y10    num_bytes_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X5Y10    num_bytes_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X4Y10    num_bytes_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X1Y13    o_address_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X1Y13    o_we_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X3Y13    counter_bit_write_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X3Y13    counter_bit_write_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X3Y13    counter_bit_write_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X3Y13    counter_bit_write_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X3Y12    counter_read_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X0Y14    counter_read_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X0Y14    counter_read_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X0Y14    counter_read_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X0Y14    counter_read_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X0Y14    counter_read_reg[12]/C



