cocci_test_suite() {
	struct platform_driver cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 876 */;
	const unsigned int cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 86 */[WINDOWS_NR];
	const enum drm_plane_type cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 81 */[WINDOWS_NR];
	struct clk *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 807 */;
	struct resource *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 791 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 762 */;
	irq_handler_t cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 760 */;
	unsigned long int cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 760 */;
	const char *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 759 */;
	const struct of_device_id cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 746 */[];
	const uint32_t cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 74 */[];
	irqreturn_t cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 683 */;
	const struct component_ops cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 660 */;
	unsigned int cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 619 */;
	enum exynos_drm_output_type cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 618 */;
	struct exynos_drm_plane *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 617 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 616 */;
	struct device *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 613 */;
	void *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 613 */;
	int cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 613 */;
	const struct exynos_drm_crtc_ops cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 601 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 586 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 585 */;
	struct decon_context {
		struct device *dev;
		struct drm_device *drm_dev;
		struct exynos_drm_crtc *crtc;
		struct exynos_drm_plane planes[WINDOWS_NR];
		struct exynos_drm_plane_config configs[WINDOWS_NR];
		void __iomem *addr;
		struct regmap *sysreg;
		struct clk *clks[ARRAY_SIZE(decon_clks_name)];
		unsigned int irq;
		unsigned int irq_vsync;
		unsigned int irq_lcd_sys;
		unsigned int te_irq;
		unsigned long out_type;
		int first_win;
		spinlock_t vblank_lock;
		u32 frame_id;
	} cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 55 */;
	unsigned long cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 467 */;
	const char *constcocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 42 */[];
	dma_addr_t cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 408 */;
	struct drm_framebuffer *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 404 */;
	struct exynos_drm_plane_state *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 401 */;
	struct decon_context *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 389 */;
	struct exynos_drm_crtc *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 387 */;
	void cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 387 */;
	struct exynos_drm_plane cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 320 */;
	u32 cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 199 */;
	bool cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 198 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/exynos/exynos5433_drm_decon.c 197 */;
}
