/*
 * SPDX-FileCopyrightText: 2021-2022 Darren <1912544842@qq.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef __PIN_MAP_H__
#define __PIN_MAP_H__

// ESP32C3
#define _C3_U1TX        (0)
#define _C3_U1RX        (1)
#define _C3_SCL0        (5)
#define _C3_SDA0        (4)
#define _C3_SPI2_MISO   (10)
#define _C3_SPI2_MOSI   (3)
#define _C3_SPI2_SCLK   (2)
#define _C3_I2S0_MCLK   (8)
#define _C3_I2S0_SCLK   (0)
#define _C3_I2S0_WS     (1)
#define _C3_I2S0_DO     (18)
#define _C3_I2S0_DI     (19)
#define _C3_TWAI_TX     (18)
#define _C3_TWAI_RX     (19)

// ESP32S3
#define _S3_U1TX        (1)
#define _S3_U1RX        (2)
#define _S3_U2TX        (3)
#define _S3_U2RX        (4)
#define _S3_SDA0        (11)
#define _S3_SCL0        (12)
#define _S3_SDA1        (7)
#define _S3_SCL1        (6)
#define _S3_SPI3_MISO   (8)
#define _S3_SPI3_MOSI   (7)
#define _S3_SPI3_SCLK   (6)
#define _S3_SPI2_MISO   (16)
#define _S3_SPI2_MOSI   (17)
#define _S3_SPI2_SCLK   (18)
#define _S3_TWAI_TX     (14)
#define _S3_TWAI_RX     (15)
#define _S3_I2S0_MCLK   (38)
#define _S3_I2S0_SCLK   (39)
#define _S3_I2S0_WS     (40)
#define _S3_I2S0_DO     (41)
#define _S3_I2S0_DI     (42)

#endif