

================================================================
== Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'
================================================================
* Date:           Sat Apr 12 12:19:08 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.159 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       82|       82|  0.820 us|  0.820 us|   81|   81|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_3  |       80|       80|         2|          2|        100|    40|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    129|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|     26|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     86|    -|
|Register         |        -|    -|      57|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|      57|    241|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |add_42ns_42ns_42_1_1_U465  |add_42ns_42ns_42_1_1  |        0|   1|  0|   0|    0|
    |mul_25s_25s_50_1_1_U464    |mul_25s_25s_50_1_1    |        0|   2|  0|  26|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   3|  0|  26|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln71_1_fu_193_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln71_fu_253_p2       |         +|   0|  0|  13|           6|           6|
    |add_ln79_1_fu_272_p2     |         +|   0|  0|  13|           6|           6|
    |i_fu_205_p2              |         +|   0|  0|  10|           3|           1|
    |k_5_fu_335_p2            |         +|   0|  0|  12|           4|           1|
    |icmp_ln71_fu_187_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln74_4_fu_340_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln74_fu_211_p2      |      icmp|   0|  0|  12|           4|           4|
    |select_ln71_7_fu_225_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln71_8_fu_296_p3  |    select|   0|  0|  24|           1|           1|
    |select_ln71_fu_217_p3    |    select|   0|  0|   4|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 129|          42|          34|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_22_load             |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_k_load                |   9|          2|    4|          8|
    |i_22_fu_98                             |   9|          2|    3|          6|
    |indvar_flatten6_fu_102                 |   9|          2|    6|         12|
    |k_fu_94                                |   9|          2|    4|          8|
    |temp_fu_90                             |   9|          2|   25|         50|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  86|         19|   53|        107|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln71_1_reg_395      |   6|   0|    6|          0|
    |ap_CS_fsm               |   2|   0|    2|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |i_22_fu_98              |   3|   0|    3|          0|
    |icmp_ln74_reg_400       |   1|   0|    1|          0|
    |indvar_flatten6_fu_102  |   6|   0|    6|          0|
    |k_fu_94                 |   4|   0|    4|          0|
    |select_ln71_7_reg_410   |   3|   0|    3|          0|
    |select_ln71_reg_405     |   4|   0|    4|          0|
    |temp_fu_90              |  25|   0|   25|          0|
    |trunc_ln71_reg_415      |   2|   0|    2|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  57|   0|   57|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|agg_result_0          |  out|   25|      ap_vld|                                                 agg_result_0|       pointer|
|agg_result_0_ap_vld   |  out|    1|      ap_vld|                                                 agg_result_0|       pointer|
|w_l_plus1_T_address0  |  out|    6|   ap_memory|                                                  w_l_plus1_T|         array|
|w_l_plus1_T_ce0       |  out|    1|   ap_memory|                                                  w_l_plus1_T|         array|
|w_l_plus1_T_q0        |   in|   25|   ap_memory|                                                  w_l_plus1_T|         array|
|d_l_plus1_0_address0  |  out|    4|   ap_memory|                                                  d_l_plus1_0|         array|
|d_l_plus1_0_ce0       |  out|    1|   ap_memory|                                                  d_l_plus1_0|         array|
|d_l_plus1_0_q0        |   in|   25|   ap_memory|                                                  d_l_plus1_0|         array|
|agg_result_1          |  out|   25|      ap_vld|                                                 agg_result_1|       pointer|
|agg_result_1_ap_vld   |  out|    1|      ap_vld|                                                 agg_result_1|       pointer|
|agg_result_2          |  out|   25|      ap_vld|                                                 agg_result_2|       pointer|
|agg_result_2_ap_vld   |  out|    1|      ap_vld|                                                 agg_result_2|       pointer|
|agg_result_3          |  out|   25|      ap_vld|                                                 agg_result_3|       pointer|
|agg_result_3_ap_vld   |  out|    1|      ap_vld|                                                 agg_result_3|       pointer|
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

