# 32-bit-5-stage-piplined-RISC-processor-implemented-in-verilog