#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 18 11:26:09 2024
# Process ID: 38408
# Current directory: C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_5
# Command line: vivado.exe -log msys_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source msys_wrapper.tcl -notrace
# Log file: C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_5/msys_wrapper.vdi
# Journal file: C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_5\vivado.jou
# Running On: kharp, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 16, Host memory: 16907 MB
#-----------------------------------------------------------
source msys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kharp/Desktop/soundSteering'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/kharp/Desktop/soundSteering' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_5'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Project 1-3968] Successfully associated ELF file C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/sources_1/imports/Desktop/soundSteering/fw/soundSteering_fw_04_16/build/soundSteering_fw_04_16.elf to BD msys and cell microblaze_0.
WARNING: [filemgmt 56-12] File 'C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/sources_1/imports/Desktop/soundSteering/fw/soundSteering_fw_04_16/build/soundSteering_fw_04_16.elf' cannot be added to the project because it already exists in the project, skipping this file
Command: link_design -top msys_wrapper -part xc7a100tcsg324-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_iic_0_0_4/msys_axi_iic_0_0.dcp' for cell 'msys_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0.dcp' for cell 'msys_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0.dcp' for cell 'msys_i/axi_quad_spi_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_timer_0_0_4/msys_axi_timer_0_0.dcp' for cell 'msys_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0.dcp' for cell 'msys_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.dcp' for cell 'msys_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_i2s_receiver_0_0_4/msys_i2s_receiver_0_0.dcp' for cell 'msys_i/i2s_receiver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_mdm_1_0_4/msys_mdm_1_0.dcp' for cell 'msys_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_0_4/msys_microblaze_0_0.dcp' for cell 'msys_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0.dcp' for cell 'msys_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0.dcp' for cell 'msys_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_serial_adc_pwm_top_0_1/msys_serial_adc_pwm_top_0_1.dcp' for cell 'msys_i/serial_adc_pwm_top_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_xbar_0_4/msys_xbar_0.dcp' for cell 'msys_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_dlmb_bram_if_cntlr_0_4/msys_dlmb_bram_if_cntlr_0.dcp' for cell 'msys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_dlmb_v10_0_4/msys_dlmb_v10_0.dcp' for cell 'msys_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_ilmb_bram_if_cntlr_0_4/msys_ilmb_bram_if_cntlr_0.dcp' for cell 'msys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_ilmb_v10_0_4/msys_ilmb_v10_0.dcp' for cell 'msys_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_lmb_bram_0_4/msys_lmb_bram_0.dcp' for cell 'msys_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.507 . Memory (MB): peak = 1146.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_iic_0_0_4/msys_axi_iic_0_0_board.xdc] for cell 'msys_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_iic_0_0_4/msys_axi_iic_0_0_board.xdc] for cell 'msys_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_board.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_board.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_timer_0_0_4/msys_axi_timer_0_0.xdc] for cell 'msys_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_timer_0_0_4/msys_axi_timer_0_0.xdc] for cell 'msys_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0_board.xdc] for cell 'msys_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0_board.xdc] for cell 'msys_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0.xdc] for cell 'msys_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_uartlite_0_0_4/msys_axi_uartlite_0_0.xdc] for cell 'msys_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0_board.xdc] for cell 'msys_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0_board.xdc] for cell 'msys_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.xdc] for cell 'msys_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.656 ; gain = 633.547
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_clk_wiz_0_0_4/msys_clk_wiz_0_0.xdc] for cell 'msys_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_0_4/msys_microblaze_0_0.xdc] for cell 'msys_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_0_4/msys_microblaze_0_0.xdc] for cell 'msys_i/microblaze_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0.xdc] for cell 'msys_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0.xdc] for cell 'msys_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0_board.xdc] for cell 'msys_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0_board.xdc] for cell 'msys_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0.xdc] for cell 'msys_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_rst_clk_wiz_0_100M_0_4/msys_rst_clk_wiz_0_100M_0.xdc] for cell 'msys_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0_board.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0_board.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_i2s_receiver_0_0_4/msys_i2s_receiver_0_0_board.xdc] for cell 'msys_i/i2s_receiver_0/inst'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_i2s_receiver_0_0_4/msys_i2s_receiver_0_0_board.xdc] for cell 'msys_i/i2s_receiver_0/inst'
Parsing XDC File [C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_serial_40meg' completely overrides clock 'clk_out2_msys_clk_wiz_0_0'.
New: create_clock -period 25.000 -name clk_serial_40meg [get_nets msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0], [C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:7]
Previous: [unsaved constraint] create_generated_clock -name clk_out2_msys_clk_wiz_0_0 -source [get_pins msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 7.500 15.000} -add -master_clock [get_clocks sys_clock] [get_pins msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_main_100meg' completely overrides clock 'clk_out1_msys_clk_wiz_0_0'.
New: create_clock -period 10.000 -name clk_main_100meg [get_nets msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0], [C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:12]
Previous: [unsaved constraint] create_generated_clock -name clk_out1_msys_clk_wiz_0_0 -source [get_pins msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1] -multiply_by 1 -add -master_clock [get_clocks sys_clock] [get_pins msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc]
Parsing XDC File [C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/vivado_target.xdc]
Finished Parsing XDC File [C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/vivado_target.xdc]
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_clocks.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_clocks.xdc:50]
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_clocks.xdc:50]
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_0_0_4/msys_axi_quad_spi_0_0_clocks.xdc] for cell 'msys_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_mdm_1_0_4/msys_mdm_1_0.xdc] for cell 'msys_i/mdm_1/U0'
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_mdm_1_0_4/msys_mdm_1_0.xdc:4]
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_mdm_1_0_4/msys_mdm_1_0.xdc:4]
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_mdm_1_0_4/msys_mdm_1_0.xdc] for cell 'msys_i/mdm_1/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0_clocks.xdc] for cell 'msys_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_microblaze_0_axi_intc_0_4/msys_microblaze_0_axi_intc_0_clocks.xdc] for cell 'msys_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0_clocks.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [c:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.gen/sources_1/bd/msys/ip/msys_axi_quad_spi_1_0_4/msys_axi_quad_spi_1_0_clocks.xdc] for cell 'msys_i/axi_quad_spi_1/U0'
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_HBR_MODE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_VALIDITY_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1714] 48 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'msys_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/sources_1/imports/Desktop/soundSteering/fw/soundSteering_fw_04_16/build/soundSteering_fw_04_16.elf 
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1969.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 248 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

35 Infos, 37 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1969.441 ; gain = 1419.176
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.843 . Memory (MB): peak = 1969.441 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1d65363da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2201.266 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d65363da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2201.266 ; gain = 0.000
Phase 1 Initialization | Checksum: 1d65363da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2201.266 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Phase 2.1 Timer Update | Checksum: 1d65363da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2581.508 ; gain = 380.242

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1d65363da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2581.508 ; gain = 380.242
Phase 2 Timer Update And Timing Data Collection | Checksum: 1d65363da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2581.508 ; gain = 380.242

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 27 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b2c3ad82

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2581.508 ; gain = 380.242
Retarget | Checksum: 1b2c3ad82
INFO: [Opt 31-389] Phase Retarget created 231 cells and removed 357 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 23857e0f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2581.508 ; gain = 380.242
Constant propagation | Checksum: 23857e0f9
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 186ff168d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2581.508 ; gain = 380.242
Sweep | Checksum: 186ff168d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2146 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG_inst to drive 192 load(s) on clock net msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG
INFO: [Opt 31-194] Inserted BUFG msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1db85ea0e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2581.508 ; gain = 380.242
BUFG optimization | Checksum: 1db85ea0e
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1db85ea0e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2581.508 ; gain = 380.242
Shift Register Optimization | Checksum: 1db85ea0e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7a100t is unsupported

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Opt 31-74] Optimized 21 modules.
INFO: [Opt 31-75] Optimized module 'msys_axi_iic_0_0_dynamic_master'.
INFO: [Opt 31-75] Optimized module 'msys_axi_iic_0_0_interrupt_control'.
INFO: [Opt 31-75] Optimized module 'msys_axi_iic_0_0_slave_attachment'.
INFO: [Opt 31-75] Optimized module 'msys_axi_quad_spi_0_0_xpm_counter_updn__parameterized2'.
INFO: [Opt 31-75] Optimized module 'msys_axi_quad_spi_0_0_xpm_counter_updn__parameterized2_11'.
INFO: [Opt 31-75] Optimized module 'msys_axi_quad_spi_0_0_xpm_fifo_rst'.
INFO: [Opt 31-75] Optimized module 'msys_axi_quad_spi_0_0_xpm_fifo_rst__xdcDup__1'.
INFO: [Opt 31-75] Optimized module 'msys_axi_quad_spi_1_0_xpm_counter_updn__parameterized2'.
INFO: [Opt 31-75] Optimized module 'msys_axi_quad_spi_1_0_xpm_counter_updn__parameterized2_11'.
INFO: [Opt 31-75] Optimized module 'msys_axi_quad_spi_1_0_xpm_fifo_rst'.
INFO: [Opt 31-75] Optimized module 'msys_axi_quad_spi_1_0_xpm_fifo_rst__xdcDup__1'.
INFO: [Opt 31-75] Optimized module 'msys_axi_timer_0_0_timer_control'.
INFO: [Opt 31-75] Optimized module 'msys_i2s_receiver_0_0_i2s_receiver_v1_0_7_async_fifo'.
INFO: [Opt 31-75] Optimized module 'msys_i2s_receiver_0_0_i2s_receiver_v1_0_7_axi'.
INFO: [Opt 31-75] Optimized module 'msys_i2s_receiver_0_0_i2s_receiver_v1_0_7_ser'.
INFO: [Opt 31-75] Optimized module 'msys_i2s_receiver_0_0_xpm_fifo_rst'.
INFO: [Opt 31-75] Optimized module 'msys_microblaze_0_0_Decode'.
INFO: [Opt 31-75] Optimized module 'msys_serial_adc_pwm_top_0_1_counter_6'.
INFO: [Opt 31-75] Optimized module 'msys_serial_adc_pwm_top_0_1_serial_adc_pwm_datapath'.
INFO: [Opt 31-75] Optimized module 'msys_xbar_0_axi_crossbar_v2_1_30_addr_arbiter_sasd'.
INFO: [Opt 31-75] Optimized module 'msys_xbar_0_axi_register_slice_v2_1_29_axic_register_slice'.
INFO: [Opt 31-1566] Pulled 19 inverters resulting in an inversion of 46 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 159b60951

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 3246.496 ; gain = 1045.230
Resynthesis | Checksum: 159b60951
INFO: [Opt 31-389] Phase Resynthesis created 1670 cells and removed 1720 cells
INFO: [Opt 31-1021] In phase Resynthesis, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 159b60951

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3246.496 ; gain = 1045.230
Post Processing Netlist | Checksum: 159b60951
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 10 Finalization

Phase 10.1 Finalizing Design Cores and Updating Shapes
Phase 10.1 Finalizing Design Cores and Updating Shapes | Checksum: 21b966a21

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3246.496 ; gain = 1045.230

Phase 10.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 3246.496 ; gain = 0.000
Phase 10.2 Verifying Netlist Connectivity | Checksum: 21b966a21

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3246.496 ; gain = 1045.230
Phase 10 Finalization | Checksum: 21b966a21

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3246.496 ; gain = 1045.230
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             231  |             357  |                                              3  |
|  Constant propagation         |               4  |              26  |                                              1  |
|  Sweep                        |               0  |            2146  |                                              2  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Resynthesis                  |            1670  |            1720  |                                             10  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 21b966a21

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3246.496 ; gain = 1045.230
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3246.496 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3246.496 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 21b966a21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 3246.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 141 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 3246.496 ; gain = 1277.055
INFO: [runtcl-4] Executing : report_drc -file msys_wrapper_drc_opted.rpt -pb msys_wrapper_drc_opted.pb -rpx msys_wrapper_drc_opted.rpx
Command: report_drc -file msys_wrapper_drc_opted.rpt -pb msys_wrapper_drc_opted.pb -rpx msys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_5/msys_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3246.496 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.496 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 3246.496 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3246.496 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3246.496 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 3246.496 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 3246.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_5/msys_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3246.496 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3246.496 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 199afdbd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3246.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1453f189f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b6b2d165

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b6b2d165

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3246.496 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b6b2d165

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1737390fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 149a39a9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 149a39a9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2ad2710c0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:54 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 20 LUTNM shape to break, 638 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 20, total 20, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 278 nets or LUTs. Breaked 20 LUTs, combined 258 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net msys_i/rst_clk_wiz_0_100M/U0/peripheral_reset[0]. Replicated 20 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 20 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3246.496 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3246.496 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           20  |            258  |                   278  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           20  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           40  |            258  |                   279  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1a8108fa4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 3246.496 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 297e28bee

Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 3246.496 ; gain = 0.000
Phase 2 Global Placement | Checksum: 297e28bee

Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a1073768

Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a9803f40

Time (s): cpu = 00:00:31 ; elapsed = 00:01:14 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a622fa62

Time (s): cpu = 00:00:31 ; elapsed = 00:01:15 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c632819d

Time (s): cpu = 00:00:31 ; elapsed = 00:01:15 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ff36a003

Time (s): cpu = 00:00:34 ; elapsed = 00:01:22 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 187161ce0

Time (s): cpu = 00:00:37 ; elapsed = 00:01:33 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 128257bb0

Time (s): cpu = 00:00:38 ; elapsed = 00:01:36 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 255e3066c

Time (s): cpu = 00:00:38 ; elapsed = 00:01:36 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 193f2aba3

Time (s): cpu = 00:00:40 ; elapsed = 00:01:46 . Memory (MB): peak = 3246.496 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 193f2aba3

Time (s): cpu = 00:00:41 ; elapsed = 00:01:46 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cbdac3a8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.478 | TNS=-2499.459 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c9a86e17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3246.496 ; gain = 0.000
INFO: [Place 46-33] Processed net msys_i/serial_adc_pwm_top_0/U0/datapath/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c9a86e17

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3246.496 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cbdac3a8

Time (s): cpu = 00:00:46 ; elapsed = 00:01:58 . Memory (MB): peak = 3246.496 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.042. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ec05e45d

Time (s): cpu = 00:00:51 ; elapsed = 00:02:10 . Memory (MB): peak = 3250.648 ; gain = 4.152

Time (s): cpu = 00:00:51 ; elapsed = 00:02:10 . Memory (MB): peak = 3250.648 ; gain = 4.152
Phase 4.1 Post Commit Optimization | Checksum: ec05e45d

Time (s): cpu = 00:00:51 ; elapsed = 00:02:10 . Memory (MB): peak = 3250.648 ; gain = 4.152

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ec05e45d

Time (s): cpu = 00:00:51 ; elapsed = 00:02:11 . Memory (MB): peak = 3250.648 ; gain = 4.152

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|              32x32|                4x4|
|___________|___________________|___________________|
|      South|              32x32|                8x8|
|___________|___________________|___________________|
|       East|              32x32|                8x8|
|___________|___________________|___________________|
|       West|                4x4|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ec05e45d

Time (s): cpu = 00:00:51 ; elapsed = 00:02:11 . Memory (MB): peak = 3250.648 ; gain = 4.152
Phase 4.3 Placer Reporting | Checksum: ec05e45d

Time (s): cpu = 00:00:51 ; elapsed = 00:02:11 . Memory (MB): peak = 3250.648 ; gain = 4.152

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3250.648 ; gain = 0.000

Time (s): cpu = 00:00:51 ; elapsed = 00:02:11 . Memory (MB): peak = 3250.648 ; gain = 4.152
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153e128b8

Time (s): cpu = 00:00:51 ; elapsed = 00:02:11 . Memory (MB): peak = 3250.648 ; gain = 4.152
Ending Placer Task | Checksum: f76331ae

Time (s): cpu = 00:00:51 ; elapsed = 00:02:12 . Memory (MB): peak = 3250.648 ; gain = 4.152
136 Infos, 145 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:02:13 . Memory (MB): peak = 3250.648 ; gain = 4.152
INFO: [runtcl-4] Executing : report_io -file msys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3250.648 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file msys_wrapper_utilization_placed.rpt -pb msys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file msys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3250.648 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 3250.648 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3250.648 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3250.648 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3250.648 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 3250.648 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3250.648 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3250.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_5/msys_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3250.648 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 58e3510f ConstDB: 0 ShapeSum: 9e7fe09f RouteDB: 0
Post Restoration Checksum: NetGraph: cead8136 | NumContArr: d65f84d0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 32a5efb40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3250.648 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 32a5efb40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3250.648 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 32a5efb40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3250.648 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
WARNING: [Route 35-41] Unusually high hold violations were detected on a large number of pins. This may result in high router runtime.
Phase 2.3 Update Timing | Checksum: 226b5831c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 3283.395 ; gain = 32.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.290 | TNS=-2222.440| WHS=-2.653 | THS=-2418.144|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0287679 %
  Global Horizontal Routing Utilization  = 0.0059676 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 27783
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 27779
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 3

Phase 2 Router Initialization | Checksum: 1b7184831

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3527.070 ; gain = 276.422

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b7184831

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3527.070 ; gain = 276.422

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1d4a5f2c9

Time (s): cpu = 00:01:39 ; elapsed = 00:02:00 . Memory (MB): peak = 3527.070 ; gain = 276.422

Phase 3.3 Update Timing
Phase 3.3 Update Timing | Checksum: 2a552c2e7

Time (s): cpu = 00:01:40 ; elapsed = 00:02:02 . Memory (MB): peak = 3527.070 ; gain = 276.422
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 3 Initial Routing | Checksum: 278bb3f07

Time (s): cpu = 00:01:44 ; elapsed = 00:02:09 . Memory (MB): peak = 3596.000 ; gain = 345.352
INFO: [Route 35-580] Design has 627 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================================================+===================+==================================================================================+
| Launch Setup Clock                                  | Launch Hold Clock | Pin                                                                              |
+=====================================================+===================+==================================================================================+
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] | clk_main_100meg   | msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[2213]/D |
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] | clk_main_100meg   | msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[2162]/D |
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1] | clk_main_100meg   | msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[2173]/D |
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] | clk_main_100meg   | msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[2215]/D |
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3] | clk_main_100meg   | msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[2245]/D |
+-----------------------------------------------------+-------------------+----------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 278bb3f07

Time (s): cpu = 00:01:46 ; elapsed = 00:02:12 . Memory (MB): peak = 3596.000 ; gain = 345.352

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 142387
 Number of Nodes with overlaps = 114532
 Number of Nodes with overlaps = 114869
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.499| TNS=-9124.323| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 114869
Phase 4.2 Global Iteration 1 | Checksum: 1b2ebce02

Time (s): cpu = 01:28:13 ; elapsed = 00:59:54 . Memory (MB): peak = 3789.945 ; gain = 539.297

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 115041
 Number of Nodes with overlaps = 92439
 Number of Nodes with overlaps = 86870
Phase 4.3 Global Iteration 2 | Checksum: 26437ec4f

Time (s): cpu = 03:28:36 ; elapsed = 02:06:47 . Memory (MB): peak = 3789.945 ; gain = 539.297
Phase 4 Rip-up And Reroute | Checksum: 26437ec4f

Time (s): cpu = 03:28:36 ; elapsed = 02:06:47 . Memory (MB): peak = 3789.945 ; gain = 539.297

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 33391a913

Time (s): cpu = 03:49:02 ; elapsed = 02:53:46 . Memory (MB): peak = 3789.945 ; gain = 539.297

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 33391a913

Time (s): cpu = 03:49:02 ; elapsed = 02:53:46 . Memory (MB): peak = 3789.945 ; gain = 539.297
Phase 5 Delay and Skew Optimization | Checksum: 33391a913

Time (s): cpu = 03:49:02 ; elapsed = 02:53:46 . Memory (MB): peak = 3789.945 ; gain = 539.297

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 33391a913

Time (s): cpu = 03:49:02 ; elapsed = 02:53:46 . Memory (MB): peak = 3789.945 ; gain = 539.297

Phase 6.2 Non Free Resource Hold Fix Iter
Phase 6.2 Non Free Resource Hold Fix Iter | Checksum: 2de1058a7

Time (s): cpu = 03:49:06 ; elapsed = 02:53:48 . Memory (MB): peak = 3789.945 ; gain = 539.297
WARNING: [Route 35-468] The router encountered 50 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_3/I0
	msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_4/I0
	msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/I0
	msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_1/I2
	msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_12/I0
	msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_6/I0
	msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/I0
	msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/I0
	msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_11/I0
	msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/I2
	.. and 40 more pins.

Phase 6 Post Hold Fix | Checksum: 2de1058a7

Time (s): cpu = 03:49:06 ; elapsed = 02:53:48 . Memory (MB): peak = 3789.945 ; gain = 539.297

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 75.4764 %
  Global Horizontal Routing Utilization  = 74.8947 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 75250


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 32x32 Area, Max Cong = 108.686%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X0Y136 -> INT_R_X31Y167
   INT_L_X32Y136 -> NULL_X143Y174
   INT_L_X0Y104 -> INT_R_X31Y135
   INT_L_X32Y104 -> INT_R_X57Y135
   INT_L_X0Y72 -> INT_R_X31Y103
South Dir 32x32 Area, Max Cong = 108.201%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X0Y104 -> INT_R_X31Y135
   INT_L_X32Y104 -> INT_R_X57Y135
   INT_L_X0Y72 -> INT_R_X31Y103
   INT_L_X32Y72 -> INT_R_X57Y103
   INT_L_X0Y40 -> INT_R_X31Y71
East Dir 32x32 Area, Max Cong = 110.416%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X0Y136 -> INT_R_X31Y167
   INT_L_X0Y104 -> INT_R_X31Y135
   INT_L_X32Y104 -> INT_R_X57Y135
   INT_L_X0Y72 -> INT_R_X31Y103
   INT_L_X32Y72 -> INT_R_X57Y103
West Dir 32x32 Area, Max Cong = 105.801%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y136 -> NULL_X143Y174
   INT_L_X0Y104 -> INT_R_X31Y135
   INT_L_X32Y104 -> INT_R_X57Y135
   INT_L_X0Y72 -> INT_R_X31Y103
   INT_L_X32Y72 -> INT_R_X57Y103

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 5
Effective congestion level: 5 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 5
Effective congestion level: 5 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 5
Effective congestion level: 5 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 5
Effective congestion level: 5 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 2de1058a7

Time (s): cpu = 03:49:07 ; elapsed = 02:53:48 . Memory (MB): peak = 3789.945 ; gain = 539.297

Phase 8 Verifying routed nets
CRITICAL WARNING: [Route 35-162] 5767 signals failed to route due to routing congestion. Please run report_route_status to get a full summary of the design's routing.
Below is a list of the top 10 physical nodes with signal overlaps and up to 5 of the signals that were contending for this node resource:
Resolution: Run report_route_status to get a full summary of the design's routing. To find the areas of the congestion, use the route congestion Metrics in the Device View and check the logfile for the Congestion Report.
1. (57,131,16) PINBOUNCE Hist: 2 Tile Name: INT_L_X22Y74 Node: FAN_ALT7 Overlapping Nets: 3

Nets:
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[612]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[607]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[605]

2. (102,175,17) PINBOUNCE Hist: 1 Tile Name: INT_R_X41Y31 Node: FAN_ALT2 Overlapping Nets: 3

Nets:
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[479]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[649]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[707]

3. (97,179,114) SINGLE Hist: 4 Tile Name: INT_R_X39Y27 Node: NR1BEG3 Overlapping Nets: 3

Nets:
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[472]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[1716]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[1564]

4. (16,111,119) DOUBLE Hist: 3 Tile Name: INT_R_X5Y93 Node: NN2BEG0 Overlapping Nets: 3

Nets:
msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/addra[1]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]
msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]_32

5. (102,175,156) BOUNCEACROSS Hist: 1 Tile Name: INT_R_X41Y31 Node: FAN_BOUNCE2 Overlapping Nets: 3

Nets:
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[479]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[649]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[707]

6. (57,131,161) BOUNCEACROSS Hist: 2 Tile Name: INT_L_X22Y74 Node: FAN_BOUNCE7 Overlapping Nets: 3

Nets:
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[612]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[607]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[605]

7. (122,144,198) DOUBLE Hist: 3 Tile Name: INT_R_X49Y61 Node: SW2BEG1 Overlapping Nets: 3

Nets:
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[477]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[1446]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[1293]

8. (71,58,201) SINGLE Hist: 2 Tile Name: INT_R_X29Y144 Node: SR1BEG1 Overlapping Nets: 3

Nets:
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[35]_i_13_n_7
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[236]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[2244]

9. (15,87,214) SINGLE Hist: 2 Tile Name: INT_L_X4Y116 Node: NL1BEG1 Overlapping Nets: 3

Nets:
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[475]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[740]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[2220]

10. (125,152,216) SINGLE Hist: 4 Tile Name: INT_L_X50Y53 Node: SR1BEG_S0 Overlapping Nets: 3

Nets:
msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/addra[12]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[1097]
msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_next[955]


 Verification failed
Phase 8 Verifying routed nets | Checksum: 2de1058a7

Time (s): cpu = 03:49:07 ; elapsed = 02:53:48 . Memory (MB): peak = 3789.945 ; gain = 539.297
CRITICAL WARNING: [Route 35-2] Design is not legally routed. There are 75250 node overlaps.
Resolution: Run report_design_analysis -congestion and -complexity to find potential sources of congestion in the areas where nets are not fully routed and review UG906 for design closure techniques.

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28dfad5d6

Time (s): cpu = 03:49:09 ; elapsed = 02:53:51 . Memory (MB): peak = 3789.945 ; gain = 539.297
INFO: [Route 35-77] Router completed with failures. Please check the log file for Critical Warnings and run report_route_status for a summary of routing status.

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1fbda0959

Time (s): cpu = 03:49:11 ; elapsed = 02:53:53 . Memory (MB): peak = 3789.945 ; gain = 539.297
Ending Routing Task | Checksum: 1fbda0959

Time (s): cpu = 03:49:11 ; elapsed = 02:53:54 . Memory (MB): peak = 3789.945 ; gain = 539.297

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
151 Infos, 148 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 03:49:13 ; elapsed = 02:53:57 . Memory (MB): peak = 3789.945 ; gain = 539.297
INFO: [runtcl-4] Executing : report_drc -file msys_wrapper_drc_routed.rpt -pb msys_wrapper_drc_routed.pb -rpx msys_wrapper_drc_routed.rpx
Command: report_drc -file msys_wrapper_drc_routed.rpt -pb msys_wrapper_drc_routed.pb -rpx msys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_5/msys_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file msys_wrapper_methodology_drc_routed.rpt -pb msys_wrapper_methodology_drc_routed.pb -rpx msys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file msys_wrapper_methodology_drc_routed.rpt -pb msys_wrapper_methodology_drc_routed.pb -rpx msys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_5/msys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4135.801 ; gain = 345.855
INFO: [runtcl-4] Executing : report_power -file msys_wrapper_power_routed.rpt -pb msys_wrapper_power_summary_routed.pb -rpx msys_wrapper_power_routed.rpx
Command: report_power -file msys_wrapper_power_routed.rpt -pb msys_wrapper_power_summary_routed.pb -rpx msys_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 [See C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.srcs/constrs_2/imports/constraints/_i_bitgen_common.xdc:11] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
162 Infos, 153 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 4203.871 ; gain = 68.070
INFO: [runtcl-4] Executing : report_route_status -file msys_wrapper_route_status.rpt -pb msys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file msys_wrapper_timing_summary_routed.rpt -pb msys_wrapper_timing_summary_routed.pb -rpx msys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file msys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file msys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file msys_wrapper_bus_skew_routed.rpt -pb msys_wrapper_bus_skew_routed.pb -rpx msys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.216 . Memory (MB): peak = 4249.973 ; gain = 25.887
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4254.141 ; gain = 30.055
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4254.141 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.791 . Memory (MB): peak = 4254.141 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 4254.141 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4254.141 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4254.141 ; gain = 30.055
INFO: [Common 17-1381] The checkpoint 'C:/Users/kharp/Desktop/soundSteering_halfLUTs/soundSteering_halfLUTs.runs/impl_5/msys_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4254.141 ; gain = 43.465
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 14:24:43 2024...
