96|246|Public
25|$|Logic Pro {{provides}} software instruments, audio {{effects and}} recording facilities for music synthesis. It also supports Apple Loops– royalty-free professionally recorded instrument loops. Logic Pro and Express share many functions {{and the same}} <b>interface.</b> <b>Logic</b> Express is limited to two-channel stereo mixdown, while Logic Pro can handle multichannel surround sound. Both can handle up to 255 audio tracks, depending on system performance (CPU and hard disk throughput and seek time). Logic Pro can work with MIDI keyboards and control surfaces for input and processing, and for MIDI output. It features real-time scoring in musical notation, supporting guitar tablature, chord abbreviations and drum notation.|$|E
2500|$|In {{addition}} the Selectric mechanism natively used {{a unique}} code {{based on the}} [...] "tilt/rotate" [...] commands to the golf ball. That and the bit-parallel interface and peculiar timing requirements meant the Selectric could not be directly {{hooked up to a}} modem. [...] Indeed, it needed a relatively large amount of logic to reconcile the two devices, and the <b>interface</b> <b>logic</b> often outweighed the printing mechanism in the early years.|$|E
50|$|<b>Interface</b> <b>Logic</b> Model (ILM) is a {{technique}} to model blocks in hierarchal VLSI implementation flow.|$|E
25|$|Logic 5 {{featured}} {{significant improvements}} in user interface, and increased compatibility with more types of computers, operating systems, and {{a wide range of}} audio <b>interfaces.</b> <b>Logic</b> 5.5.1 was the last version to be released for Windows. From Logic 6 onwards, the software would only be available on Mac OS.|$|R
40|$|ADC 0805 are CMOS 8 -bit {{successive}} approximation A�D converters that use a differential potentiometric ladder� {{similar to the}} 256 R products � These converters are designed to allow operation with the NSC 800 and INS 8080 A derivative control bus with TRI-STATE � output latches directly driving the data bus � These A�Ds appear like memory locations or I�O ports to the microprocessor and no <b>interfacing</b> <b>logic</b> is needed� Differential analog voltage inputs allow increasing the common-mode rejection and offsetting the analog zero input voltage value � In addition � the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution� Features Y Compatible with 8080 mP derivatives�no <b>interfacing</b> <b>logic</b> needed- access time- 135 ns Y Easy interface to all microprocessors � or operates ‘‘stand alone’...|$|R
50|$|A pull-up {{resistor}} {{may be used}} when <b>interfacing</b> <b>logic</b> gates to inputs. For example, an input signal may be pulled by a resistor, then a switch or jumper strap {{can be used to}} connect that input to ground. This can be used for configuration information, to select options or for troubleshooting of a device.|$|R
50|$|The picoJava {{specification}} {{does not}} include any memory or I/O <b>interface</b> <b>logic,</b> so that developers can add their own logic to customize memory and an interface.|$|E
50|$|Simantics System Dynamics (as {{any other}} Simantics based product) {{is built on}} top of Eclipse and {{therefore}} the User <b>interface</b> <b>logic</b> follows closely the one introduced in Eclipse.|$|E
50|$|A {{still quite}} {{prevalent}} {{model of the}} 56000 is the third generation 563xx family developed in the 2000s, which features several models with special applications hard- and firmware built-in, like PCI <b>interface</b> <b>logic,</b> CRC processors, or audio companders. Core clock frequencies ranged up to 250 MHz.|$|E
50|$|Voltage level conversion, e.g. when <b>interfacing</b> one <b>logic</b> family (CMOS) {{to another}} (TTL).|$|R
40|$|Initially, IP cores in System-On-Chip (SOC) were {{interconnected}} through custom <b>interface</b> <b>logics.</b> The {{more recent}} use of standard on-chip buses has eased integration and eliminated inefficient glue logic, and hence boosted {{the production of}} IP functional cores. However, once an IP block is designed to target a particular on-chip bus standard, retargeting to a different bus is time consuming and tedious. As new bus standards are introduced and different interconnection methods are proposed, this problem increases. Industry standard Bus Wrappers are intended to ease the interface problem, but performance overheads make them unattractive. A new methodology is presented that can automate the connection of an IP block {{to a wide variety}} of interface architectures with low overhead through the use a special <b>Interface</b> Adaper <b>Logic</b> layer...|$|R
40|$|Planar {{passivated}} sensitive gate four quadrant triac in a SOT 54 (TO- 92) {{plastic package}} {{intended for use}} in applications requiring enhanced noise immunity and direct <b>interfacing</b> to <b>logic</b> ICs and low power gate drivers. 1. 2 Features and benefits � Direct <b>interfacing</b> to <b>logic</b> level ICs � Enhanced current surge capability � Enhanced noise immunity � High blocking voltage capability � Sensitive gate triggering in all four quadrants 1. 3 Applications � General purpose low power motor contro...|$|R
50|$|From 1983 to 1984, Mical was {{software}} engineer at Williams Electronics. He worked on different projects, creating special effects, enemy intelligence, graphics, <b>interface</b> <b>logic,</b> and documentation development. He {{was involved in}} the development of the game Sinistar and notably coordinated the Star Rider project, a racing game on LaserDisc.|$|E
50|$|The {{objective}} is to capture relevant automotive requirements covering technical interface topics related to physical signaling, <b>interface</b> <b>logic,</b> timing, interface speed, EMC, temperature, robustness, interoperability, energy saving and costs. Within the work packages the group analyzes existing xMII standards to identify gaps and incompatibilities in regards to automotive networks.|$|E
5000|$|The {{purpose of}} the RCO IFM cable was to provide an {{electrical}} signal connection between the Ground Command <b>Interface</b> <b>Logic</b> (GCIL) and the flight deck panel switches. With this system, signals could be sent from the Mission Control Center to the unmanned shuttle to control the following systems: ...|$|E
40|$|A {{random access}} memory {{addressing}} system utilizing optical links between memory and the read/write logic circuits comprises addressing circuits including a plurality of light signal sources, a plurality of optical gates including optical detectors associated with the memory cells, and a holographic optical element adapted to reflect and direct the light signals to the desired memory cell locations. More particularly, it is a multi-port, binary computer memory for interfacing with a plurality of computers. There are a plurality of storage cells for containing bits of binary information, the storage cells being disposed at the intersections of a plurality of row conductors and a plurality of column conductors. There is <b>interfacing</b> <b>logic</b> for receiving information from the computers directing access to ones of the storage cells. There are first light sources associated with the <b>interfacing</b> <b>logic</b> for transmitting a first light beam with the access information modulated thereon. First light detectors {{are associated with the}} storage cells for receiving the first light beam, for generating an electrical signal containing the access information, and for conducting the electrical signal to the one of the storage cells to which it is directed. There are holographic optical elements for reflecting the first light beam from the first light sources to the first light detectors...|$|R
25|$|Logic Pro 7 was {{released}} September 29, 2004. Most notably, Apple modified the <b>interface</b> of <b>Logic</b> 7 {{to look more}} like a product that was developed by Apple.|$|R
50|$|Alloy is an Apache-licensed model-view-controller app {{framework}} {{built on}} top of Titanium that provides a simple model for separating the app user <b>interface,</b> business <b>logic</b> and data models.|$|R
5000|$|Transition Networks {{present the}} user <b>interface</b> <b>logic</b> {{as a kind}} of {{intelligent}} flowchart. In an Event Language model, the computer language is designed around the handling of events. This is essentially the approach taken in Microsoft's [...]Net languages C# and Visual Basic.Net with their delegate and event language structures.|$|E
5000|$|Object Oriented Programming. You {{can choose}} to do AWT/Swing style {{programming}} against the ZK API. You {{can choose to}} program one or more custom UI controller classes in Java. This is entirely optional. Alternatively {{you can choose to}} use zscript script tags for user <b>interface</b> <b>logic</b> which is similar to dhtml programming.|$|E
5000|$|In {{addition}} the Selectric mechanism natively used {{a unique}} code {{based on the}} [...] "tilt/rotate" [...] commands to the golf ball. That and the bit-parallel interface and peculiar timing requirements meant the Selectric could not be directly {{hooked up to a}} modem. Indeed, it needed a relatively large amount of logic to reconcile the two devices, and the <b>interface</b> <b>logic</b> often outweighed the printing mechanism in the early years.|$|E
50|$|Logic Pro 7 was {{released}} September 29, 2004. Most notably, Apple modified the <b>interface</b> of <b>Logic</b> 7 {{to look more}} like a product that was developed by Apple.|$|R
5000|$|... #Subtitle level 2: A {{graphical}} <b>interface</b> for first-order <b>logic</b> ...|$|R
5000|$|Code {{template}} generator: [...] To {{speed up}} the process of writing a WMI provider including all COM/DCOM interfaces and related definitions, the WMI team developed the WMI ATL Wizard to generate the code template implementing a provider. The code generated is based on the WMI class model initially designed by the developer. The WMI provider developer will be able to interface the pre-defined COM/DCOM interfaces for the WMI provider with its set of native APIs retrieving the management information to expose. The exercise consists in filling the “gaps” in the provider code to create the desired <b>interfacing</b> <b>logic.</b>|$|R
5000|$|ZK {{processes}} user <b>interface</b> <b>logic</b> on {{the server}} in Java. This increases {{choice in the}} scripting engines and application libraries {{that can be used}} to create logic. Presentation effects can be delegated to the browser using the Client-side Actions feature to reduce server load for dhtml effects. Running the application logic on the server in a single application container reduces the amount of cross browser and browser version testing when compared to extensively programming the DOM at the browser.|$|E
50|$|For {{electronics}} hobbyists {{the parallel}} port is still often {{the easiest way}} to connect to an external circuit board. It is faster than the other common legacy port (serial port), requires no serial-to-parallel converter, and requires far less <b>interface</b> <b>logic</b> and software than a USB target interface. However, Microsoft operating systems later than Windows 95/98 prevent user programs from directly writing to or reading from the LPT without additional software (kernel extensions).Current CNC Milling Machines also often make use of the parallel port to directly control the machine's motors and attachments.|$|E
5000|$|LP devices {{differ from}} the Ultra devices in {{that they do not}} include hard IP cores. Instead, any <b>interface</b> <b>logic</b> must be {{implemented}} in the FPGA fabric. This is generally less preferable, as so-called [...] "soft cores" [...] are less power-efficient than hard cores, and often are unable to operate at the same frequencies. A soft core also reduces the number of logic cells available to the application. LM devices integrate two I²C and two SPI hard cores, as well as two strobe generators. Most LP and LM devices integrate one or two phase-locked loops.|$|E
5000|$|... <b>interface</b> intf; <b>logic</b> a; logic b; modport in (input a, output b); modport out (input b, output a); endinterfacemodule top; intf i (...) u_a m1 (.i1(i)); u_b m2 (.i2(i));endmodulemodule u_a (intf.in i1);endmodulemodule u_b (intf.out i2);endmodule ...|$|R
5000|$|Lazarus {{provides}} a highly visual development {{environment for the}} creation of rich user <b>interfaces,</b> application <b>logic,</b> and other supporting code artifacts, similar to Borland Delphi. Along with project management features, the Lazarus IDE also provides: ...|$|R
50|$|The app's <b>interface</b> and <b>logic</b> can be {{built and}} {{debugged}} in the web browser using an emulation framework. This could lower development costs depending on the tools required to develop native apps for the target platforms.|$|R
50|$|The {{tertiary}} cache, {{known as}} the B-cache, is implemented with external SRAMs. The B-cache was optional and some systems using the Alpha 21164 did not have any. The B-cache could have a capacity of 1 to 64 MB, smaller capacities were not supported as they were rendered useless by the on-die S-cache. It is direct-mapped, uses a write-back write policy and an on-write allocation policy. The B-cache is controlled by on-die external <b>interface</b> <b>logic,</b> unlike the 21064, which required an external cache controller. The B-cache could be built with asynchronous or synchronous SRAMs. The B-cache is accessed via the system bus.|$|E
50|$|The Universal Second Processor Unit was an adapter for BBC Master {{internal}} co-processor boards, {{to allow}} them to be used as external co-processors. It comprised a power supply, <b>interface</b> <b>logic</b> and a connector that matched the internal co-processor connector built into the BBC Master main board. This allowed the BBC B and B+ to use the Turbo board (4 MHz 65C102 with 64 KB of RAM) and the Master 512 board (10 MHz 80186 with 512 kKB of RAM), by fitting them into this expansion unit. It also allowed the BBC Master to have two internal co-processor boards connected, only one of which could be enabled through software.|$|E
50|$|Logic Pro {{provides}} software instruments, audio {{effects and}} recording facilities for music synthesis. It also supports Apple Loops - royalty-free professionally recorded instrument loops. Logic Pro and Express share many functions {{and the same}} <b>interface.</b> <b>Logic</b> Express is limited to two-channel stereo mixdown, while Logic Pro can handle multichannel surround sound. Both can handle up to 255 audio tracks, depending on system performance (CPU and hard disk throughput and seek time). Logic Pro can work with MIDI keyboards and control surfaces for input and processing, and for MIDI output. It features real-time scoring in musical notation, supporting guitar tablature, chord abbreviations and drum notation.|$|E
40|$|By {{investigating}} {{the failure of}} Software IC in object-oriented technology and studying the characteristics of component-based or COTS-based software technologies, this paper revises Software IC and develops a software-slot-oriented strategy {{for the design of}} component-based software systems. This new strategy introduces requirements directly into the design of component-based systems, and allows architects to focus on system frameworks without too much concern about components. This work provides a mechanism to deal with the increasingly complex <b>interface</b> <b>logics</b> of COTS systems, and suggests a possible guidance for component standardization. Effectiveness and availability of the proposed approach are illustrated with a case study that applies the software-slot-oriented design on a practical component-based software system. ...|$|R
40|$|By using a half-flash {{conversion}} technique, the 8 -bit ADC 0820 CMOS A/D {{offers a}} 1. 5 µs conversion time and dissipates only 75 mW of power. The half-flash technique consists of 32 comparators, a most significant 4 -bit ADC and a least significant 4 -bit ADC. The input to the ADC 0820 is tracked and {{held by the}} input sampling circuitry {{eliminating the need for}} an external sample-and-hold for signals moving at less than 100 mV/µs. For ease of interface to microprocessors, the ADC 0820 has been designed to appear as a memory location or I/O port without the need for external <b>interfacing</b> <b>logic...</b>|$|R
5000|$|... #Caption: Typical simple USB KKL Diagnostic <b>Interface</b> without {{protocol}} <b>logic</b> for {{signal level}} adjustment.|$|R
