

================================================================
== Vitis HLS Report for 'triangular'
================================================================
* Date:           Wed Apr  5 23:45:53 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        triangular
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.490 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_triangular_Pipeline_VITIS_LOOP_7_2_fu_82  |triangular_Pipeline_VITIS_LOOP_7_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    374|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|     392|    434|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     58|    -|
|Register         |        -|    -|     419|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     811|    866|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_triangular_Pipeline_VITIS_LOOP_7_2_fu_82  |triangular_Pipeline_VITIS_LOOP_7_2  |        0|   4|  392|  434|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                    |        0|   4|  392|  434|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln5_1_fu_153_p2              |         +|   0|  0|  71|          64|           2|
    |add_ln5_2_fu_191_p2              |         +|   0|  0|  71|          64|           2|
    |add_ln5_fu_114_p2                |         +|   0|  0|  39|          32|           3|
    |ap_return                        |         +|   0|  0|  39|          32|          32|
    |i_fu_98_p2                       |         +|   0|  0|  39|          32|           2|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln5_fu_108_p2               |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln7_fu_159_p2               |      icmp|   0|  0|  29|          64|           1|
    |select_ln7_fu_182_p3             |    select|   0|  0|  64|           1|          64|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 374|         322|         108|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  31|          6|    1|          6|
    |i_0_lcssa_reg_71  |   9|          2|   32|         64|
    |i_1_fu_48         |   9|          2|   64|        128|
    |indvars_iv_fu_44  |   9|          2|   64|        128|
    +------------------+----+-----------+-----+-----------+
    |Total             |  58|         12|  161|        326|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln5_1_reg_251                                          |  64|   0|   64|          0|
    |ap_CS_fsm                                                  |   5|   0|    5|          0|
    |grp_triangular_Pipeline_VITIS_LOOP_7_2_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |i_0_lcssa_reg_71                                           |  32|   0|   32|          0|
    |i_1_fu_48                                                  |  64|   0|   64|          0|
    |icmp_ln7_reg_256                                           |   1|   0|    1|          0|
    |indvars_iv_fu_44                                           |  64|   0|   64|          0|
    |indvars_iv_load_reg_265                                    |  64|   0|   64|          0|
    |select_ln7_reg_275                                         |  64|   0|   64|          0|
    |trunc_ln5_reg_221                                          |  14|   0|   14|          0|
    |trunc_ln7_reg_243                                          |  14|   0|   14|          0|
    |x_load_reg_270                                             |  32|   0|   32|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 419|   0|  419|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    triangular|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    triangular|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    triangular|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    triangular|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    triangular|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    triangular|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|    triangular|  return value|
|x_address0  |  out|    7|   ap_memory|             x|         array|
|x_ce0       |  out|    1|   ap_memory|             x|         array|
|x_q0        |   in|   32|   ap_memory|             x|         array|
|A_address0  |  out|   14|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   32|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|A_address1  |  out|   14|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   32|   ap_memory|             A|         array|
|n           |   in|   32|     ap_none|             n|        scalar|
+------------+-----+-----+------------+--------------+--------------+

