trial	chips_added_at_a_time	execution_time	edges	levels	diameter	ASPL	power	frequency	tempurature	picked_by	overlap
1	cradle	514.36235404	9	2	6	2.55555555556	41.9991	3200.0	45.85	power	0.1
2	cradle	668.65345192	9	3	7	2.88888888889	41.9991	3200.0	44.41	power	0.1
3	cradle	583.987765074	8	4	6	3.0	41.9991	3200.0	46.41	power	0.1
4	cradle	736.712764025	9	2	6	2.55555555556	41.9991	3200.0	48.97	power	0.1
5	cradle	718.500650883	8	3	7	3.16666666667	41.9991	3200.0	46.56	power	0.1
6	cradle	602.11489892	8	4	6	2.83333333333	41.9991	3200.0	46.24	power	0.1
7	cradle	719.764540195	8	4	6	2.83333333333	41.9991	3200.0	46.24	power	0.1
8	cradle	536.374080896	8	2	6	2.66666666667	41.9991	3200.0	45.52	power	0.1
