#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb  6 13:05:58 2020
# Process ID: 8760
# Current directory: E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16780 E:\Exercise\FPGA\v3edu\test07_uart_ddr_hdmi\design\ddr3_hdmi.xpr
# Log file: E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.xpr
update_compile_order -fileset sources_1
add_files -norecurse E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/new/uart_rx.v
update_compile_order -fileset sources_1
close [ open E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/new/bit8to128.v w ]
add_files E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/new/bit8to128.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name asfifo_wr16x1024_rd128x128 -dir e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {asfifo_wr16x1024_rd128x128} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {16} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {128} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Use_Extra_Logic {false} CONFIG.Write_Data_Count {false} CONFIG.Write_Data_Count_Width {10} CONFIG.Read_Data_Count {false} CONFIG.Read_Data_Count_Width {7} CONFIG.Full_Threshold_Assert_Value {1023} CONFIG.Full_Threshold_Negate_Value {1022} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips asfifo_wr16x1024_rd128x128]
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/asfifo_wr16x1024_rd128x128/asfifo_wr16x1024_rd128x128.xci]
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/asfifo_wr16x1024_rd128x128/asfifo_wr16x1024_rd128x128.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/asfifo_wr16x1024_rd128x128/asfifo_wr16x1024_rd128x128.xci]
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/asfifo_wr16x1024_rd128x128/asfifo_wr16x1024_rd128x128.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.srcs/sources_1/ip/asfifo_wr16x1024_rd128x128/asfifo_wr16x1024_rd128x128.xci] -directory E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test07_uart_ddr_hdmi/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
