Active-HDL 13.0.375.8320 2023-07-04 00:52:27

Elaboration top modules:
VHDL Configuration            testbench_for_main


------------------------------------------------------------------------------------------------------------------
Entity      | Architecture    | Library                  | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------------------
main_tb     | TB_ARCHITECTURE | design1_load_sum_sub_jnz |      | 13.0.375.8320 (Windows64) | -O3
Main        | Main            | design1_load_sum_sub_jnz |      | 13.0.375.8320 (Windows64) | -O3
MRegester   | MRegester       | design1_load_sum_sub_jnz |      | 13.0.375.8320 (Windows64) | -O3
PC_Regester | PC_Regester     | design1_load_sum_sub_jnz |      | 13.0.375.8320 (Windows64) | -O3
IR_Regester | IR_Regester     | design1_load_sum_sub_jnz |      | 13.0.375.8320 (Windows64) | -O3
ALU         | ALU             | design1_load_sum_sub_jnz |      | 13.0.375.8320 (Windows64) | -O3
ControlUnit | ControlUnit     | design1_load_sum_sub_jnz |      | 13.0.375.8320 (Windows64) | -O3
Memory      | Memory          | design1_load_sum_sub_jnz |      | 13.0.375.8320 (Windows64) | -O3
MUX4x2      | MUX4x2          | design1_load_sum_sub_jnz |      | 13.0.375.8320 (Windows64) | -O3
MUX2x2      | MUX2x2          | design1_load_sum_sub_jnz |      | 13.0.375.8320 (Windows64) | -O3
------------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
VHDL Configuration            | Library                  | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------------------
testbench_for_main            | design1_load_sum_sub_jnz |      | 13.0.375.8320 (Windows64) | -O3
------------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
VHDL Package                  | Library                  | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------------------
standard                      | std                      |      |                           | <unavailable>
TEXTIO                        | std                      |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164                | ieee                     |      | 13.0.375.8320 (Windows64) |  -2008
NUMERIC_STD                   | ieee                     |      | 13.0.375.8320 (Windows64) |  -2008
std_logic_arith               | ieee                     |      | 13.0.375.8320 (Windows64) | <unavailable>
STD_LOGIC_UNSIGNED            | ieee                     |      | 13.0.375.8320 (Windows64) | <unavailable>
------------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
Library                       | Comment
------------------------------------------------------------------------------------------------------------------
design1_load_sum_sub_jnz      | None
ieee                          | Standard IEEE packages library
std                           | Standard VHDL library
------------------------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_main

