==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 102.680 ; gain = 46.324
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.695 ; gain = 46.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.109 ; gain = 46.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.332 ; gain = 46.977
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col' (conv2d.cpp:11) in function 'conv2d' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Product' (conv2d.cpp:14) in function 'conv2d' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product2' (conv2d.cpp:15) in function 'conv2d' completely.
INFO: [XFORM 203-101] Partitioning array 'b' (conv2d.cpp:5) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d' (conv2d.cpp:4)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 125.277 ; gain = 68.922
INFO: [XFORM 203-541] Flattening a loop nest 'Row' (conv2d.cpp:9:46) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 125.277 ; gain = 68.922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Col'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load', conv2d.cpp:16) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.9 seconds; current allocated memory: 75.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 76.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv2d_mac_muladd_8s_8s_16ns_16_1_1' to 'conv2d_mac_muladdbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv2d_mac_muladd_8s_8s_16s_16_1_1' to 'conv2d_mac_muladdcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv2d_mac_muladdbkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_mac_muladdcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 77.067 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 128.055 ; gain = 71.699
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 8.473 seconds; peak allocated memory: 77.067 MB.
