
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.1 Build EDK_O.40d
# Thu Jul 07 13:04:07 2011
# Target Board:  Avnet Avnet Spartan-6 LX9 MicroBoard Rev B
# Family:    spartan6
# Device:    xc6slx9
# Package:   csg324
# Speed Grade:  -2
# Processor number: 1
# Processor 1: pcp
# System clock frequency: 66.7
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_SPI_FLASH_SCK_pin = fpga_0_SPI_FLASH_SCK_pin, DIR = IO
 PORT fpga_0_SPI_FLASH_MISO_pin = fpga_0_SPI_FLASH_MISO_pin, DIR = IO
 PORT fpga_0_SPI_FLASH_MOSI_pin = fpga_0_SPI_FLASH_MOSI_pin, DIR = IO
 PORT fpga_0_SPI_FLASH_SS_pin = fpga_0_SPI_FLASH_SS_pin, DIR = IO
 PORT fpga_0_SPI_FLASH_SPI_HOLDn_pin = net_vcc, DIR = O
 PORT fpga_0_SPI_FLASH_SPI_Wn_pin = net_vcc, DIR = O
 PORT fpga_0_USB_UART_RX_pin = fpga_0_USB_UART_RX_pin, DIR = I
 PORT fpga_0_USB_UART_TX_pin = fpga_0_USB_UART_TX_pin, DIR = O
 PORT fpga_0_Node_Switches_GPIO_IO_I_pin = fpga_0_Node_Switches_GPIO_IO_I_pin, DIR = I, VEC = [3:0]
 PORT fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin = fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_MCB3_LPDDR_mcbx_dram_ba_pin = fpga_0_MCB3_LPDDR_mcbx_dram_ba_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_MCB3_LPDDR_mcbx_dram_ras_n_pin = fpga_0_MCB3_LPDDR_mcbx_dram_ras_n_pin, DIR = O
 PORT fpga_0_MCB3_LPDDR_mcbx_dram_cas_n_pin = fpga_0_MCB3_LPDDR_mcbx_dram_cas_n_pin, DIR = O
 PORT fpga_0_MCB3_LPDDR_mcbx_dram_we_n_pin = fpga_0_MCB3_LPDDR_mcbx_dram_we_n_pin, DIR = O
 PORT fpga_0_MCB3_LPDDR_mcbx_dram_cke_pin = fpga_0_MCB3_LPDDR_mcbx_dram_cke_pin, DIR = O
 PORT fpga_0_MCB3_LPDDR_mcbx_dram_clk_pin = fpga_0_MCB3_LPDDR_mcbx_dram_clk_pin, DIR = O
 PORT fpga_0_MCB3_LPDDR_mcbx_dram_clk_n_pin = fpga_0_MCB3_LPDDR_mcbx_dram_clk_n_pin, DIR = O
 PORT fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin = fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin, DIR = IO, VEC = [15:0]
 PORT fpga_0_MCB3_LPDDR_mcbx_dram_dqs_pin = fpga_0_MCB3_LPDDR_mcbx_dram_dqs_pin, DIR = IO
 PORT fpga_0_MCB3_LPDDR_mcbx_dram_udqs_pin = fpga_0_MCB3_LPDDR_mcbx_dram_udqs_pin, DIR = IO
 PORT fpga_0_MCB3_LPDDR_mcbx_dram_udm_pin = fpga_0_MCB3_LPDDR_mcbx_dram_udm_pin, DIR = O
 PORT fpga_0_MCB3_LPDDR_mcbx_dram_ldm_pin = fpga_0_MCB3_LPDDR_mcbx_dram_ldm_pin, DIR = O
 PORT fpga_0_MCB3_LPDDR_rzq_pin = fpga_0_MCB3_LPDDR_rzq_pin, DIR = IO
 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 66666667
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT plb_powerlink_0_phyMii0_RxClk_pin = plb_powerlink_0_phyMii0_RxClk, DIR = I
 PORT plb_powerlink_0_phyMii0_RxDat_pin = plb_powerlink_0_phyMii0_RxDat, DIR = I, VEC = [3:0]
 PORT plb_powerlink_0_phyMii0_RxDv_pin = plb_powerlink_0_phyMii0_RxDv, DIR = I
 PORT plb_powerlink_0_phyMii0_RxEr_pin = plb_powerlink_0_phyMii0_RxEr, DIR = I
 PORT plb_powerlink_0_phyMii0_TxClk_pin = plb_powerlink_0_phyMii0_TxClk, DIR = I
 PORT plb_powerlink_0_phyMii0_TxDat_pin = plb_powerlink_0_phyMii0_TxDat, DIR = O, VEC = [3:0]
 PORT plb_powerlink_0_phyMii0_TxEn_pin = plb_powerlink_0_phyMii0_TxEn, DIR = O
 PORT plb_powerlink_0_phyMii0_TxEr_pin = plb_powerlink_0_phyMii0_TxEr, DIR = O
 PORT plb_powerlink_0_phy_SMIDat_pin = plb_powerlink_0_phy_SMIDat, DIR = IO
 PORT plb_powerlink_0_phy_SMIClk_pin = plb_powerlink_0_phy_SMIClk, DIR = O
 PORT plb_powerlink_0_phy_Rst_n_pin = plb_powerlink_0_phy_Rst_n, DIR = O
 PORT plb_powerlink_0_phy0_link_pin = plb_powerlink_0_phy0_link, DIR = I
 PORT plb_powerlink_0_pio_portio_pin = plb_powerlink_0_pio_portio, DIR = IO, VEC = [31:0]


BEGIN xps_intc
 PARAMETER INSTANCE = pcp_intc
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 BUS_INTERFACE SPLB = pcp_plb
 PORT Intr = xps_hwicap_0_IP2INTC_Irpt & fit_timer_0_Interrupt_0 & plb_powerlink_0_mac_irq & plb_powerlink_0_tcp_irq
 PORT Irq = xps_intc_0_Irq
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_50_0000MHzPLL1
 PORT Ext_Reset_In = sys_rst_s
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN plb_powerlink
 PARAMETER INSTANCE = plb_powerlink_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_TX_INT_PKT = TRUE
 PARAMETER C_USE_RMII = FALSE
 PARAMETER C_USE_2ND_PHY = false
 PARAMETER C_RX_INT_PKT = TRUE
 PARAMETER C_PACKET_LOCATION = 0
 PARAMETER C_OBSERVER_ENABLE = true
 PARAMETER C_IP_CORE_MODE = 0
 PARAMETER C_INSTANCE_ODDR2 = false
 PARAMETER C_MAC_CMP_BASEADDR = 0xcb020000
 PARAMETER C_MAC_CMP_HIGHADDR = 0xcb02ffff
 PARAMETER C_MAC_PKT_BASEADDR = 0x20000000
 PARAMETER C_MAC_PKT_HIGHADDR = 0x2000ffff
 PARAMETER C_MAC_REG_BASEADDR = 0xcb000000
 PARAMETER C_MAC_REG_HIGHADDR = 0xcb00ffff
 PARAMETER C_SMP_PCP_BASEADDR = 0xcb040000
 PARAMETER C_SMP_PCP_HIGHADDR = 0xcb04ffff
 BUS_INTERFACE MAC_REG = pcp_plb
 BUS_INTERFACE MAC_PKT = pcp_plb
 BUS_INTERFACE SMP_PCP = pcp_plb
 PORT mac_irq = plb_powerlink_0_mac_irq
 PORT tcp_irq = plb_powerlink_0_tcp_irq
 PORT clk50 = clk_50_0000MHzPLL1
 PORT phyMii0_RxClk = plb_powerlink_0_phyMii0_RxClk
 PORT phyMii0_RxDat = plb_powerlink_0_phyMii0_RxDat
 PORT phyMii0_RxDv = plb_powerlink_0_phyMii0_RxDv
 PORT phyMii0_RxEr = plb_powerlink_0_phyMii0_RxEr
 PORT phyMii0_TxClk = plb_powerlink_0_phyMii0_TxClk
 PORT phyMii0_TxDat = plb_powerlink_0_phyMii0_TxDat
 PORT phyMii0_TxEn = plb_powerlink_0_phyMii0_TxEn
 PORT phyMii0_TxEr = plb_powerlink_0_phyMii0_TxEr
 PORT phy_SMIDat = plb_powerlink_0_phy_SMIDat
 PORT phy_SMIClk = plb_powerlink_0_phy_SMIClk
 PORT phy_Rst_n = plb_powerlink_0_phy_Rst_n
 PORT phy0_link = plb_powerlink_0_phy0_link
 PORT pio_portinlatch = 0b1111
 PORT pio_pconfig = 0b0100
 PORT pio_portio = plb_powerlink_0_pio_portio
END

BEGIN microblaze
 PARAMETER INSTANCE = pcp
 PARAMETER C_USE_BARREL = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER HW_VER = 8.20.a
 PARAMETER C_ICACHE_BASEADDR = 0x10000000
 PARAMETER C_ICACHE_HIGHADDR = 0x13ffffff
 PARAMETER C_DCACHE_BASEADDR = 0x10000000
 PARAMETER C_DCACHE_HIGHADDR = 0x13ffffff
 PARAMETER C_NUMBER_OF_PC_BRK = 0
 PARAMETER C_CACHE_BYTE_SIZE = 2048
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 2048
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_USE_HW_MUL = 0
 PARAMETER C_USE_MSR_INSTR = 0
 PARAMETER C_USE_PCMP_INSTR = 0
 PARAMETER C_AREA_OPTIMIZED = 0
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_NUMBER_OF_WR_ADDR_BRK = 0
 PARAMETER C_NUMBER_OF_RD_ADDR_BRK = 0
 BUS_INTERFACE DPLB = pcp_plb
 BUS_INTERFACE DLMB = pcp_dlmb
 BUS_INTERFACE ILMB = pcp_ilmb
 BUS_INTERFACE IXCL = pcp_IXCL
 BUS_INTERFACE DXCL = pcp_DXCL
 BUS_INTERFACE DEBUG = mdm_0_MBDEBUG_0
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = xps_intc_0_Irq
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = pcp_plb
 BUS_INTERFACE MBDEBUG_0 = mdm_0_MBDEBUG_0
 PORT Debug_SYS_Rst = Debug_SYS_Rst
 PORT Interrupt = mdm_0_Interrupt
END

BEGIN plb_v46
 PARAMETER INSTANCE = pcp_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_100_0000MHzPLL1
 PORT SYS_Rst = sys_bus_reset
END

BEGIN bram_block
 PARAMETER INSTANCE = pcp_lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = pcp_ilmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00004000
 PARAMETER C_HIGHADDR = 0x00005FFF
 BUS_INTERFACE SLMB = pcp_ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN lmb_v10
 PARAMETER INSTANCE = pcp_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_100_0000MHzPLL1
 PORT SYS_Rst = sys_bus_reset
END

BEGIN fit_timer
 PARAMETER INSTANCE = fit_timer_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_NO_CLOCKS = 50000
 PORT Clk = clk_50_0000MHzPLL1
 PORT Rst = sys_bus_reset
 PORT Interrupt = fit_timer_0_Interrupt_0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = pcp_dlmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00004000
 PARAMETER C_HIGHADDR = 0x00005FFF
 BUS_INTERFACE SLMB = pcp_dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_v10
 PARAMETER INSTANCE = pcp_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_100_0000MHzPLL1
 PORT SYS_Rst = sys_bus_reset
END

BEGIN bram_block
 PARAMETER INSTANCE = boot_lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = boot_ilmb_port
 BUS_INTERFACE PORTB = boot_dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = boot_dlmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003FFF
 BUS_INTERFACE SLMB = pcp_dlmb
 BUS_INTERFACE BRAM_PORT = boot_dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = boot_ilmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003FFF
 BUS_INTERFACE SLMB = pcp_ilmb
 BUS_INTERFACE BRAM_PORT = boot_ilmb_port
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 66666667
 PARAMETER C_CLKOUT0_FREQ = 333333333
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 333333333
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 50000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = PLL1
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 100000000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = PLL1
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_CLKOUT4_FREQ = 4000000
 PARAMETER C_CLKOUT4_PHASE = 0
 PARAMETER C_CLKOUT4_GROUP = NONE
 PARAMETER C_CLKOUT4_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 4.02.a
 PORT CLKIN = CLK_S
 PORT CLKOUT0 = clk_333_3333MHzPLL0_nobuf
 PORT CLKOUT1 = clk_333_3333MHz180PLL0_nobuf
 PORT CLKOUT2 = clk_50_0000MHzPLL1
 PORT CLKOUT3 = clk_100_0000MHzPLL1
 PORT CLKOUT4 = clk_4_0000MHz
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN xps_spi
 PARAMETER INSTANCE = SPI_FLASH
 PARAMETER C_FIFO_EXIST = 1
 PARAMETER C_SCK_RATIO = 8
 PARAMETER C_NUM_SS_BITS = 1
 PARAMETER C_NUM_TRANSFER_BITS = 8
 PARAMETER HW_VER = 2.02.a
 PARAMETER C_BASEADDR = 0x83400000
 PARAMETER C_HIGHADDR = 0x8340ffff
 BUS_INTERFACE SPLB = pcp_plb
 PORT SPISEL = net_vcc
 PORT SCK = fpga_0_SPI_FLASH_SCK_pin
 PORT MISO = fpga_0_SPI_FLASH_MISO_pin
 PORT MOSI = fpga_0_SPI_FLASH_MOSI_pin
 PORT SS = fpga_0_SPI_FLASH_SS_pin
END

BEGIN mpmc
 PARAMETER INSTANCE = MCB3_LPDDR
 PARAMETER C_NUM_PORTS = 1
 PARAMETER C_PORT_CONFIG = 1
 PARAMETER C_MCB_LOC = MEMC3
 PARAMETER C_MCB_RZQ_LOC = N4
 PARAMETER C_MEM_TYPE = LPDDR
 PARAMETER C_MEM_PARTNO = MT46H32M16XXXX-5
 PARAMETER C_MEM_DATA_WIDTH = 16
 PARAMETER C_PIM0_BASETYPE = 1
 PARAMETER HW_VER = 6.04.a
 PARAMETER C_PIM1_BASETYPE = 0
 PARAMETER C_XCL0_B_IN_USE = 1
 PARAMETER C_ARB0_ALGO = ROUND_ROBIN
 PARAMETER C_MPMC_BASEADDR = 0x10000000
 PARAMETER C_MPMC_HIGHADDR = 0x13ffffff
 BUS_INTERFACE XCL0 = pcp_IXCL
 BUS_INTERFACE XCL0_B = pcp_DXCL
 PORT MPMC_Clk0 = clk_100_0000MHzPLL1
 PORT MPMC_Rst = sys_periph_reset
 PORT MPMC_Clk_Mem_2x = clk_333_3333MHzPLL0_nobuf
 PORT MPMC_Clk_Mem_2x_180 = clk_333_3333MHz180PLL0_nobuf
 PORT MPMC_PLL_Lock = Dcm_all_locked
 PORT mcbx_dram_addr = fpga_0_MCB3_LPDDR_mcbx_dram_addr_pin
 PORT mcbx_dram_ba = fpga_0_MCB3_LPDDR_mcbx_dram_ba_pin
 PORT mcbx_dram_ras_n = fpga_0_MCB3_LPDDR_mcbx_dram_ras_n_pin
 PORT mcbx_dram_cas_n = fpga_0_MCB3_LPDDR_mcbx_dram_cas_n_pin
 PORT mcbx_dram_we_n = fpga_0_MCB3_LPDDR_mcbx_dram_we_n_pin
 PORT mcbx_dram_cke = fpga_0_MCB3_LPDDR_mcbx_dram_cke_pin
 PORT mcbx_dram_clk = fpga_0_MCB3_LPDDR_mcbx_dram_clk_pin
 PORT mcbx_dram_clk_n = fpga_0_MCB3_LPDDR_mcbx_dram_clk_n_pin
 PORT mcbx_dram_dq = fpga_0_MCB3_LPDDR_mcbx_dram_dq_pin
 PORT mcbx_dram_dqs = fpga_0_MCB3_LPDDR_mcbx_dram_dqs_pin
 PORT mcbx_dram_udqs = fpga_0_MCB3_LPDDR_mcbx_dram_udqs_pin
 PORT mcbx_dram_udm = fpga_0_MCB3_LPDDR_mcbx_dram_udm_pin
 PORT mcbx_dram_ldm = fpga_0_MCB3_LPDDR_mcbx_dram_ldm_pin
 PORT rzq = fpga_0_MCB3_LPDDR_rzq_pin
END

BEGIN xps_hwicap
 PARAMETER INSTANCE = xps_hwicap_0
 PARAMETER HW_VER = 5.01.a
 PARAMETER C_BASEADDR = 0x86800000
 PARAMETER C_HIGHADDR = 0x8680ffff
 BUS_INTERFACE SPLB = pcp_plb
 PORT ICAP_Clk = clk_4_0000MHz
 PORT IP2INTC_Irpt = xps_hwicap_0_IP2INTC_Irpt
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = USB_UART
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x86814000
 PARAMETER C_HIGHADDR = 0x8681400f
 BUS_INTERFACE SPLB = pcp_plb
 PORT RX = fpga_0_USB_UART_RX_pin
 PORT TX = fpga_0_USB_UART_TX_pin
 PORT Interrupt = USB_UART_Interrupt
END

BEGIN xps_gpio
 PARAMETER INSTANCE = Node_Switches
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x86818000
 PARAMETER C_HIGHADDR = 0x868181ff
 BUS_INTERFACE SPLB = pcp_plb
 PORT GPIO_IO_I = fpga_0_Node_Switches_GPIO_IO_I_pin
END

