# Load canceled
# Compile of pack.vhd was successful.
# Compile of mealy_pack.vhd was successful.
# Compile of moore_pack.vhd was successful.
# Compile of mealy.vhd was successful.
# Compile of moore.vhd was successful.
# Compile of Testbench.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 23:08:05 on Jun 06,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mealy_pack
# Loading work.moore_pack
# Loading work.pack
# Loading work.testbench(archtestbench)
# Loading work.mealy(archmealy)
# Loading work.moore(archmoore)
add wave -position insertpoint  \
sim:/testbench/x \
sim:/testbench/clk \
sim:/testbench/set \
sim:/testbench/y_mealy \
sim:/testbench/y_moore \
sim:/testbench/equal
run
# End time: 23:11:31 on Jun 06,2020, Elapsed time: 0:03:26
# Errors: 0, Warnings: 0
