// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "12/03/2024 13:24:32"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module prob3 (
	\3-0 ,
	reset,
	Clock,
	InputA,
	InputB,
	data_in,
	\7-4 ,
	\7-5 ,
	current_stale,
	current_state,
	current_state13);
output 	[0:6] \3-0 ;
input 	reset;
input 	Clock;
input 	[7:0] InputA;
input 	[7:0] InputB;
input 	data_in;
output 	[0:6] \7-4 ;
output 	[0:6] \7-5 ;
output 	[0:6] current_stale;
output 	[0:6] current_state;
output 	[0:6] current_state13;

// Design Ports Information
// 3-0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 3-0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 3-0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 3-0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 3-0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 3-0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 3-0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// InputA[7]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputA[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputA[5]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputA[4]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputA[3]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputA[2]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputA[1]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputA[0]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// 7-4[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 7-4[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 7-4[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 7-4[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 7-4[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 7-4[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 7-4[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 7-5[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 7-5[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 7-5[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 7-5[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 7-5[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 7-5[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// 7-5[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_stale[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_stale[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_stale[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_stale[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_stale[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_stale[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_stale[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state13[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state13[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state13[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state13[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state13[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state13[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// current_state13[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clock	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputB[3]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputB[6]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputB[7]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputB[4]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputB[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputB[2]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputB[1]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InputB[0]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|Selector0~0_combout ;
wire \Clock~combout ;
wire \reset~combout ;
wire \Clock~clk_delay_ctrl_clkout ;
wire \Clock~clkctrl_outclk ;
wire \inst7|Q[4]~feeder_combout ;
wire \reset~clk_delay_ctrl_clkout ;
wire \reset~clkctrl_outclk ;
wire \data_in~combout ;
wire \inst8|yfsm.s2~regout ;
wire \inst8|yfsm.s3~regout ;
wire \inst8|yfsm.s4~regout ;
wire \inst8|yfsm.s5~feeder_combout ;
wire \inst8|yfsm.s5~regout ;
wire \inst8|yfsm.s6~regout ;
wire \inst8|yfsm.s7~regout ;
wire \inst8|yfsm.s0~0_combout ;
wire \inst8|yfsm.s0~regout ;
wire \inst8|yfsm.s1~0_combout ;
wire \inst8|yfsm.s1~regout ;
wire \inst8|WideOr13~combout ;
wire \inst8|WideOr10~combout ;
wire \inst7|Q[2]~feeder_combout ;
wire \inst8|WideOr11~combout ;
wire \inst7|Q[1]~feeder_combout ;
wire \inst|Selector0~2_combout ;
wire \inst|Selector0~3_combout ;
wire \inst|Selector0~1_combout ;
wire \inst|Selector0~4_combout ;
wire \inst8|WideOr12~0_combout ;
wire \inst9|Mux0~2_combout ;
wire \inst9|Mux2~0_combout ;
wire \inst9|Mux5~0_combout ;
wire \inst5|Mux0~2_combout ;
wire \inst5|Mux1~2_combout ;
wire \inst5|Mux2~0_combout ;
wire \inst5|Mux3~2_combout ;
wire \inst5|Mux4~2_combout ;
wire \inst5|Mux5~2_combout ;
wire \inst5|Mux6~2_combout ;
wire \inst12|Mux0~2_combout ;
wire \inst8|WideOr13~0_combout ;
wire \inst8|WideOr11~0_combout ;
wire \inst12|Mux2~2_combout ;
wire \inst12|Mux5~2_combout ;
wire \inst12|Mux6~0_combout ;
wire [7:0] \inst7|Q ;
wire [3:0] \inst8|student_id ;
wire [7:0] \InputB~combout ;


// Location: LCCOMB_X3_Y17_N10
cycloneii_lcell_comb \inst8|student_id[1] (
// Equation(s):
// \inst8|student_id [1] = (\inst8|yfsm.s2~regout ) # (\inst8|yfsm.s7~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|yfsm.s2~regout ),
	.datad(\inst8|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst8|student_id [1]),
	.cout());
// synopsys translate_off
defparam \inst8|student_id[1] .lut_mask = 16'hFFF0;
defparam \inst8|student_id[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y17_N5
cycloneii_lcell_ff \inst7|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst7|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|Q [4]));

// Location: LCFF_X3_Y17_N13
cycloneii_lcell_ff \inst7|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\InputB~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|Q [5]));

// Location: LCCOMB_X3_Y17_N12
cycloneii_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = (\inst8|student_id [1] & (((\inst8|WideOr11~combout  & !\inst7|Q [4])) # (!\inst7|Q [5]))) # (!\inst8|student_id [1] & (\inst8|WideOr11~combout  & (!\inst7|Q [5] & !\inst7|Q [4])))

	.dataa(\inst8|student_id [1]),
	.datab(\inst8|WideOr11~combout ),
	.datac(\inst7|Q [5]),
	.datad(\inst7|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~0 .lut_mask = 16'h0A8E;
defparam \inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputB[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InputB~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputB[4]));
// synopsys translate_off
defparam \InputB[4]~I .input_async_reset = "none";
defparam \InputB[4]~I .input_power_up = "low";
defparam \InputB[4]~I .input_register_mode = "none";
defparam \InputB[4]~I .input_sync_reset = "none";
defparam \InputB[4]~I .oe_async_reset = "none";
defparam \InputB[4]~I .oe_power_up = "low";
defparam \InputB[4]~I .oe_register_mode = "none";
defparam \InputB[4]~I .oe_sync_reset = "none";
defparam \InputB[4]~I .operation_mode = "input";
defparam \InputB[4]~I .output_async_reset = "none";
defparam \InputB[4]~I .output_power_up = "low";
defparam \InputB[4]~I .output_register_mode = "none";
defparam \InputB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputB[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InputB~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputB[5]));
// synopsys translate_off
defparam \InputB[5]~I .input_async_reset = "none";
defparam \InputB[5]~I .input_power_up = "low";
defparam \InputB[5]~I .input_register_mode = "none";
defparam \InputB[5]~I .input_sync_reset = "none";
defparam \InputB[5]~I .oe_async_reset = "none";
defparam \InputB[5]~I .oe_power_up = "low";
defparam \InputB[5]~I .oe_register_mode = "none";
defparam \InputB[5]~I .oe_sync_reset = "none";
defparam \InputB[5]~I .operation_mode = "input";
defparam \InputB[5]~I .output_async_reset = "none";
defparam \InputB[5]~I .output_power_up = "low";
defparam \InputB[5]~I .output_register_mode = "none";
defparam \InputB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKDELAYCTRL_G4
cycloneii_clk_delay_ctrl \Clock~clk_delay_ctrl (
	.clk(\Clock~combout ),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\Clock~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \Clock~clk_delay_ctrl .delay_chain_mode = "none";
defparam \Clock~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N4
cycloneii_lcell_comb \inst7|Q[4]~feeder (
// Equation(s):
// \inst7|Q[4]~feeder_combout  = \InputB~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\InputB~combout [4]),
	.cin(gnd),
	.combout(\inst7|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \inst7|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKDELAYCTRL_G5
cycloneii_clk_delay_ctrl \reset~clk_delay_ctrl (
	.clk(\reset~combout ),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\reset~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \reset~clk_delay_ctrl .delay_chain_mode = "none";
defparam \reset~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in));
// synopsys translate_off
defparam \data_in~I .input_async_reset = "none";
defparam \data_in~I .input_power_up = "low";
defparam \data_in~I .input_register_mode = "none";
defparam \data_in~I .input_sync_reset = "none";
defparam \data_in~I .oe_async_reset = "none";
defparam \data_in~I .oe_power_up = "low";
defparam \data_in~I .oe_register_mode = "none";
defparam \data_in~I .oe_sync_reset = "none";
defparam \data_in~I .operation_mode = "input";
defparam \data_in~I .output_async_reset = "none";
defparam \data_in~I .output_power_up = "low";
defparam \data_in~I .output_register_mode = "none";
defparam \data_in~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y17_N25
cycloneii_lcell_ff \inst8|yfsm.s2 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst8|yfsm.s1~regout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|yfsm.s2~regout ));

// Location: LCFF_X1_Y17_N5
cycloneii_lcell_ff \inst8|yfsm.s3 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst8|yfsm.s2~regout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|yfsm.s3~regout ));

// Location: LCFF_X1_Y17_N29
cycloneii_lcell_ff \inst8|yfsm.s4 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst8|yfsm.s3~regout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|yfsm.s4~regout ));

// Location: LCCOMB_X1_Y17_N20
cycloneii_lcell_comb \inst8|yfsm.s5~feeder (
// Equation(s):
// \inst8|yfsm.s5~feeder_combout  = \inst8|yfsm.s4~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst8|yfsm.s5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|yfsm.s5~feeder .lut_mask = 16'hFF00;
defparam \inst8|yfsm.s5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y17_N21
cycloneii_lcell_ff \inst8|yfsm.s5 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst8|yfsm.s5~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|yfsm.s5~regout ));

// Location: LCFF_X1_Y17_N9
cycloneii_lcell_ff \inst8|yfsm.s6 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst8|yfsm.s5~regout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|yfsm.s6~regout ));

// Location: LCFF_X1_Y17_N31
cycloneii_lcell_ff \inst8|yfsm.s7 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst8|yfsm.s6~regout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|yfsm.s7~regout ));

// Location: LCCOMB_X1_Y17_N2
cycloneii_lcell_comb \inst8|yfsm.s0~0 (
// Equation(s):
// \inst8|yfsm.s0~0_combout  = !\inst8|yfsm.s7~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst8|yfsm.s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|yfsm.s0~0 .lut_mask = 16'h00FF;
defparam \inst8|yfsm.s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y17_N3
cycloneii_lcell_ff \inst8|yfsm.s0 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst8|yfsm.s0~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|yfsm.s0~regout ));

// Location: LCCOMB_X1_Y17_N16
cycloneii_lcell_comb \inst8|yfsm.s1~0 (
// Equation(s):
// \inst8|yfsm.s1~0_combout  = !\inst8|yfsm.s0~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst8|yfsm.s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|yfsm.s1~0 .lut_mask = 16'h00FF;
defparam \inst8|yfsm.s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y17_N17
cycloneii_lcell_ff \inst8|yfsm.s1 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst8|yfsm.s1~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|yfsm.s1~regout ));

// Location: LCCOMB_X1_Y17_N8
cycloneii_lcell_comb \inst8|WideOr13 (
// Equation(s):
// \inst8|WideOr13~combout  = (\inst8|yfsm.s1~regout ) # ((\inst8|yfsm.s6~regout ) # (\inst8|yfsm.s3~regout ))

	.dataa(vcc),
	.datab(\inst8|yfsm.s1~regout ),
	.datac(\inst8|yfsm.s6~regout ),
	.datad(\inst8|yfsm.s3~regout ),
	.cin(gnd),
	.combout(\inst8|WideOr13~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|WideOr13 .lut_mask = 16'hFFFC;
defparam \inst8|WideOr13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N16
cycloneii_lcell_comb \inst8|WideOr10 (
// Equation(s):
// \inst8|WideOr10~combout  = (\inst8|yfsm.s5~regout ) # ((\inst8|yfsm.s3~regout ) # (\inst8|yfsm.s7~regout ))

	.dataa(\inst8|yfsm.s5~regout ),
	.datab(vcc),
	.datac(\inst8|yfsm.s3~regout ),
	.datad(\inst8|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst8|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|WideOr10 .lut_mask = 16'hFFFA;
defparam \inst8|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputB[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InputB~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputB[2]));
// synopsys translate_off
defparam \InputB[2]~I .input_async_reset = "none";
defparam \InputB[2]~I .input_power_up = "low";
defparam \InputB[2]~I .input_register_mode = "none";
defparam \InputB[2]~I .input_sync_reset = "none";
defparam \InputB[2]~I .oe_async_reset = "none";
defparam \InputB[2]~I .oe_power_up = "low";
defparam \InputB[2]~I .oe_register_mode = "none";
defparam \InputB[2]~I .oe_sync_reset = "none";
defparam \InputB[2]~I .operation_mode = "input";
defparam \InputB[2]~I .output_async_reset = "none";
defparam \InputB[2]~I .output_power_up = "low";
defparam \InputB[2]~I .output_register_mode = "none";
defparam \InputB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N14
cycloneii_lcell_comb \inst7|Q[2]~feeder (
// Equation(s):
// \inst7|Q[2]~feeder_combout  = \InputB~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\InputB~combout [2]),
	.cin(gnd),
	.combout(\inst7|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \inst7|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y17_N15
cycloneii_lcell_ff \inst7|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst7|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|Q [2]));

// Location: LCCOMB_X1_Y17_N24
cycloneii_lcell_comb \inst8|WideOr11 (
// Equation(s):
// \inst8|WideOr11~combout  = (!\inst8|yfsm.s4~regout  & (!\inst8|yfsm.s6~regout  & (!\inst8|yfsm.s2~regout  & \inst8|yfsm.s0~regout )))

	.dataa(\inst8|yfsm.s4~regout ),
	.datab(\inst8|yfsm.s6~regout ),
	.datac(\inst8|yfsm.s2~regout ),
	.datad(\inst8|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst8|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|WideOr11 .lut_mask = 16'h0100;
defparam \inst8|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputB[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InputB~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputB[0]));
// synopsys translate_off
defparam \InputB[0]~I .input_async_reset = "none";
defparam \InputB[0]~I .input_power_up = "low";
defparam \InputB[0]~I .input_register_mode = "none";
defparam \InputB[0]~I .input_sync_reset = "none";
defparam \InputB[0]~I .oe_async_reset = "none";
defparam \InputB[0]~I .oe_power_up = "low";
defparam \InputB[0]~I .oe_register_mode = "none";
defparam \InputB[0]~I .oe_sync_reset = "none";
defparam \InputB[0]~I .operation_mode = "input";
defparam \InputB[0]~I .output_async_reset = "none";
defparam \InputB[0]~I .output_power_up = "low";
defparam \InputB[0]~I .output_register_mode = "none";
defparam \InputB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y17_N3
cycloneii_lcell_ff \inst7|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\InputB~combout [0]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|Q [0]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputB[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InputB~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputB[1]));
// synopsys translate_off
defparam \InputB[1]~I .input_async_reset = "none";
defparam \InputB[1]~I .input_power_up = "low";
defparam \InputB[1]~I .input_register_mode = "none";
defparam \InputB[1]~I .input_sync_reset = "none";
defparam \InputB[1]~I .oe_async_reset = "none";
defparam \InputB[1]~I .oe_power_up = "low";
defparam \InputB[1]~I .oe_register_mode = "none";
defparam \InputB[1]~I .oe_sync_reset = "none";
defparam \InputB[1]~I .operation_mode = "input";
defparam \InputB[1]~I .output_async_reset = "none";
defparam \InputB[1]~I .output_power_up = "low";
defparam \InputB[1]~I .output_register_mode = "none";
defparam \InputB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N24
cycloneii_lcell_comb \inst7|Q[1]~feeder (
// Equation(s):
// \inst7|Q[1]~feeder_combout  = \InputB~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\InputB~combout [1]),
	.cin(gnd),
	.combout(\inst7|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \inst7|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y17_N25
cycloneii_lcell_ff \inst7|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst7|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|Q [1]));

// Location: LCCOMB_X3_Y17_N2
cycloneii_lcell_comb \inst|Selector0~2 (
// Equation(s):
// \inst|Selector0~2_combout  = (\inst8|student_id [1] & (((\inst8|WideOr11~combout  & !\inst7|Q [0])) # (!\inst7|Q [1]))) # (!\inst8|student_id [1] & (\inst8|WideOr11~combout  & (!\inst7|Q [0] & !\inst7|Q [1])))

	.dataa(\inst8|student_id [1]),
	.datab(\inst8|WideOr11~combout ),
	.datac(\inst7|Q [0]),
	.datad(\inst7|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~2 .lut_mask = 16'h08AE;
defparam \inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N24
cycloneii_lcell_comb \inst|Selector0~3 (
// Equation(s):
// \inst|Selector0~3_combout  = (\inst8|WideOr10~combout  & ((\inst|Selector0~2_combout ) # (!\inst7|Q [2]))) # (!\inst8|WideOr10~combout  & (!\inst7|Q [2] & \inst|Selector0~2_combout ))

	.dataa(vcc),
	.datab(\inst8|WideOr10~combout ),
	.datac(\inst7|Q [2]),
	.datad(\inst|Selector0~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~3 .lut_mask = 16'hCF0C;
defparam \inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputB[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InputB~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputB[3]));
// synopsys translate_off
defparam \InputB[3]~I .input_async_reset = "none";
defparam \InputB[3]~I .input_power_up = "low";
defparam \InputB[3]~I .input_register_mode = "none";
defparam \InputB[3]~I .input_sync_reset = "none";
defparam \InputB[3]~I .oe_async_reset = "none";
defparam \InputB[3]~I .oe_power_up = "low";
defparam \InputB[3]~I .oe_register_mode = "none";
defparam \InputB[3]~I .oe_sync_reset = "none";
defparam \InputB[3]~I .operation_mode = "input";
defparam \InputB[3]~I .output_async_reset = "none";
defparam \InputB[3]~I .output_power_up = "low";
defparam \InputB[3]~I .output_register_mode = "none";
defparam \InputB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X4_Y17_N17
cycloneii_lcell_ff \inst7|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\InputB~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|Q [3]));

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputB[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InputB~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputB[7]));
// synopsys translate_off
defparam \InputB[7]~I .input_async_reset = "none";
defparam \InputB[7]~I .input_power_up = "low";
defparam \InputB[7]~I .input_register_mode = "none";
defparam \InputB[7]~I .input_sync_reset = "none";
defparam \InputB[7]~I .oe_async_reset = "none";
defparam \InputB[7]~I .oe_power_up = "low";
defparam \InputB[7]~I .oe_register_mode = "none";
defparam \InputB[7]~I .oe_sync_reset = "none";
defparam \InputB[7]~I .operation_mode = "input";
defparam \InputB[7]~I .output_async_reset = "none";
defparam \InputB[7]~I .output_power_up = "low";
defparam \InputB[7]~I .output_register_mode = "none";
defparam \InputB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y17_N17
cycloneii_lcell_ff \inst7|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\InputB~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|Q [7]));

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputB[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InputB~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputB[6]));
// synopsys translate_off
defparam \InputB[6]~I .input_async_reset = "none";
defparam \InputB[6]~I .input_power_up = "low";
defparam \InputB[6]~I .input_register_mode = "none";
defparam \InputB[6]~I .input_sync_reset = "none";
defparam \InputB[6]~I .oe_async_reset = "none";
defparam \InputB[6]~I .oe_power_up = "low";
defparam \InputB[6]~I .oe_register_mode = "none";
defparam \InputB[6]~I .oe_sync_reset = "none";
defparam \InputB[6]~I .operation_mode = "input";
defparam \InputB[6]~I .output_async_reset = "none";
defparam \InputB[6]~I .output_power_up = "low";
defparam \InputB[6]~I .output_register_mode = "none";
defparam \InputB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X4_Y17_N31
cycloneii_lcell_ff \inst7|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\InputB~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|Q [6]));

// Location: LCCOMB_X3_Y17_N16
cycloneii_lcell_comb \inst|Selector0~1 (
// Equation(s):
// \inst|Selector0~1_combout  = (!\inst7|Q [7] & ((\inst|Selector0~0_combout  & ((\inst8|WideOr10~combout ) # (!\inst7|Q [6]))) # (!\inst|Selector0~0_combout  & (\inst8|WideOr10~combout  & !\inst7|Q [6]))))

	.dataa(\inst|Selector0~0_combout ),
	.datab(\inst8|WideOr10~combout ),
	.datac(\inst7|Q [7]),
	.datad(\inst7|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~1 .lut_mask = 16'h080E;
defparam \inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N16
cycloneii_lcell_comb \inst|Selector0~4 (
// Equation(s):
// \inst|Selector0~4_combout  = (\inst|Selector0~1_combout ) # ((\inst|Selector0~3_combout  & !\inst7|Q [3]))

	.dataa(vcc),
	.datab(\inst|Selector0~3_combout ),
	.datac(\inst7|Q [3]),
	.datad(\inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~4 .lut_mask = 16'hFF0C;
defparam \inst|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N6
cycloneii_lcell_comb \inst8|WideOr12~0 (
// Equation(s):
// \inst8|WideOr12~0_combout  = (\inst8|yfsm.s7~regout ) # ((\inst8|yfsm.s5~regout ) # ((\inst8|yfsm.s1~regout ) # (!\inst8|yfsm.s0~regout )))

	.dataa(\inst8|yfsm.s7~regout ),
	.datab(\inst8|yfsm.s5~regout ),
	.datac(\inst8|yfsm.s1~regout ),
	.datad(\inst8|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst8|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|WideOr12~0 .lut_mask = 16'hFEFF;
defparam \inst8|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N12
cycloneii_lcell_comb \inst9|Mux0~2 (
// Equation(s):
// \inst9|Mux0~2_combout  = (\inst8|WideOr12~0_combout  & ((\inst8|yfsm.s6~regout ) # ((\inst8|yfsm.s1~regout ) # (\inst8|yfsm.s3~regout ))))

	.dataa(\inst8|WideOr12~0_combout ),
	.datab(\inst8|yfsm.s6~regout ),
	.datac(\inst8|yfsm.s1~regout ),
	.datad(\inst8|yfsm.s3~regout ),
	.cin(gnd),
	.combout(\inst9|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Mux0~2 .lut_mask = 16'hAAA8;
defparam \inst9|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N28
cycloneii_lcell_comb \inst9|Mux2~0 (
// Equation(s):
// \inst9|Mux2~0_combout  = (!\inst8|WideOr12~0_combout  & (!\inst8|yfsm.s4~regout  & !\inst8|WideOr13~combout ))

	.dataa(vcc),
	.datab(\inst8|WideOr12~0_combout ),
	.datac(\inst8|yfsm.s4~regout ),
	.datad(\inst8|WideOr13~combout ),
	.cin(gnd),
	.combout(\inst9|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Mux2~0 .lut_mask = 16'h0003;
defparam \inst9|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N30
cycloneii_lcell_comb \inst9|Mux5~0 (
// Equation(s):
// \inst9|Mux5~0_combout  = (\inst8|WideOr13~combout ) # ((!\inst8|yfsm.s4~regout  & !\inst8|WideOr12~0_combout ))

	.dataa(\inst8|yfsm.s4~regout ),
	.datab(\inst8|WideOr12~0_combout ),
	.datac(vcc),
	.datad(\inst8|WideOr13~combout ),
	.cin(gnd),
	.combout(\inst9|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Mux5~0 .lut_mask = 16'hFF11;
defparam \inst9|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N18
cycloneii_lcell_comb \inst5|Mux0~2 (
// Equation(s):
// \inst5|Mux0~2_combout  = (!\inst8|yfsm.s7~regout  & (!\inst8|yfsm.s2~regout  & (\inst8|WideOr11~combout  $ (\inst8|WideOr10~combout ))))

	.dataa(\inst8|yfsm.s7~regout ),
	.datab(\inst8|WideOr11~combout ),
	.datac(\inst8|yfsm.s2~regout ),
	.datad(\inst8|WideOr10~combout ),
	.cin(gnd),
	.combout(\inst5|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~2 .lut_mask = 16'h0104;
defparam \inst5|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N28
cycloneii_lcell_comb \inst5|Mux1~2 (
// Equation(s):
// \inst5|Mux1~2_combout  = (\inst8|WideOr10~combout  & (\inst8|WideOr11~combout  $ (((\inst8|yfsm.s7~regout ) # (\inst8|yfsm.s2~regout )))))

	.dataa(\inst8|yfsm.s7~regout ),
	.datab(\inst8|WideOr11~combout ),
	.datac(\inst8|yfsm.s2~regout ),
	.datad(\inst8|WideOr10~combout ),
	.cin(gnd),
	.combout(\inst5|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux1~2 .lut_mask = 16'h3600;
defparam \inst5|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N4
cycloneii_lcell_comb \inst5|Mux2~0 (
// Equation(s):
// \inst5|Mux2~0_combout  = (\inst8|yfsm.s2~regout  & (!\inst8|yfsm.s5~regout  & (!\inst8|yfsm.s3~regout  & !\inst8|yfsm.s7~regout )))

	.dataa(\inst8|yfsm.s2~regout ),
	.datab(\inst8|yfsm.s5~regout ),
	.datac(\inst8|yfsm.s3~regout ),
	.datad(\inst8|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst5|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~0 .lut_mask = 16'h0002;
defparam \inst5|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N22
cycloneii_lcell_comb \inst5|Mux3~2 (
// Equation(s):
// \inst5|Mux3~2_combout  = (\inst8|WideOr11~combout  & (\inst8|WideOr10~combout  $ (((!\inst8|yfsm.s7~regout  & !\inst8|yfsm.s2~regout ))))) # (!\inst8|WideOr11~combout  & (!\inst8|yfsm.s7~regout  & (!\inst8|yfsm.s2~regout  & \inst8|WideOr10~combout )))

	.dataa(\inst8|yfsm.s7~regout ),
	.datab(\inst8|WideOr11~combout ),
	.datac(\inst8|yfsm.s2~regout ),
	.datad(\inst8|WideOr10~combout ),
	.cin(gnd),
	.combout(\inst5|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux3~2 .lut_mask = 16'hC904;
defparam \inst5|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N0
cycloneii_lcell_comb \inst5|Mux4~2 (
// Equation(s):
// \inst5|Mux4~2_combout  = (\inst8|WideOr11~combout ) # ((!\inst8|yfsm.s7~regout  & (!\inst8|yfsm.s2~regout  & \inst8|WideOr10~combout )))

	.dataa(\inst8|yfsm.s7~regout ),
	.datab(\inst8|WideOr11~combout ),
	.datac(\inst8|yfsm.s2~regout ),
	.datad(\inst8|WideOr10~combout ),
	.cin(gnd),
	.combout(\inst5|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux4~2 .lut_mask = 16'hCDCC;
defparam \inst5|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N26
cycloneii_lcell_comb \inst5|Mux5~2 (
// Equation(s):
// \inst5|Mux5~2_combout  = (\inst8|WideOr11~combout  & (\inst8|WideOr10~combout  $ (((!\inst8|yfsm.s7~regout  & !\inst8|yfsm.s2~regout ))))) # (!\inst8|WideOr11~combout  & (!\inst8|WideOr10~combout  & ((\inst8|yfsm.s7~regout ) # (\inst8|yfsm.s2~regout ))))

	.dataa(\inst8|yfsm.s7~regout ),
	.datab(\inst8|WideOr11~combout ),
	.datac(\inst8|yfsm.s2~regout ),
	.datad(\inst8|WideOr10~combout ),
	.cin(gnd),
	.combout(\inst5|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux5~2 .lut_mask = 16'hC836;
defparam \inst5|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N20
cycloneii_lcell_comb \inst5|Mux6~2 (
// Equation(s):
// \inst5|Mux6~2_combout  = (\inst8|WideOr10~combout  & (\inst8|WideOr11~combout  & ((\inst8|yfsm.s7~regout ) # (\inst8|yfsm.s2~regout )))) # (!\inst8|WideOr10~combout  & (!\inst8|yfsm.s7~regout  & ((!\inst8|yfsm.s2~regout ))))

	.dataa(\inst8|yfsm.s7~regout ),
	.datab(\inst8|WideOr11~combout ),
	.datac(\inst8|yfsm.s2~regout ),
	.datad(\inst8|WideOr10~combout ),
	.cin(gnd),
	.combout(\inst5|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux6~2 .lut_mask = 16'hC805;
defparam \inst5|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N18
cycloneii_lcell_comb \inst12|Mux0~2 (
// Equation(s):
// \inst12|Mux0~2_combout  = (\inst8|yfsm.s6~regout ) # ((\inst8|yfsm.s3~regout ) # (!\inst8|WideOr11~combout ))

	.dataa(\inst8|yfsm.s6~regout ),
	.datab(vcc),
	.datac(\inst8|yfsm.s3~regout ),
	.datad(\inst8|WideOr11~combout ),
	.cin(gnd),
	.combout(\inst12|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~2 .lut_mask = 16'hFAFF;
defparam \inst12|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N22
cycloneii_lcell_comb \inst8|WideOr13~0 (
// Equation(s):
// \inst8|WideOr13~0_combout  = (!\inst8|yfsm.s3~regout  & !\inst8|yfsm.s6~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|yfsm.s3~regout ),
	.datad(\inst8|yfsm.s6~regout ),
	.cin(gnd),
	.combout(\inst8|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|WideOr13~0 .lut_mask = 16'h000F;
defparam \inst8|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N14
cycloneii_lcell_comb \inst8|WideOr11~0 (
// Equation(s):
// \inst8|WideOr11~0_combout  = (!\inst8|yfsm.s6~regout  & (!\inst8|yfsm.s2~regout  & !\inst8|yfsm.s4~regout ))

	.dataa(\inst8|yfsm.s6~regout ),
	.datab(vcc),
	.datac(\inst8|yfsm.s2~regout ),
	.datad(\inst8|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst8|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|WideOr11~0 .lut_mask = 16'h0005;
defparam \inst8|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N0
cycloneii_lcell_comb \inst12|Mux2~2 (
// Equation(s):
// \inst12|Mux2~2_combout  = (!\inst8|yfsm.s3~regout  & (!\inst8|WideOr11~combout  & (!\inst8|yfsm.s6~regout  & !\inst8|WideOr11~0_combout )))

	.dataa(\inst8|yfsm.s3~regout ),
	.datab(\inst8|WideOr11~combout ),
	.datac(\inst8|yfsm.s6~regout ),
	.datad(\inst8|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~2 .lut_mask = 16'h0001;
defparam \inst12|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N26
cycloneii_lcell_comb \inst12|Mux5~2 (
// Equation(s):
// \inst12|Mux5~2_combout  = (!\inst8|yfsm.s3~regout  & (!\inst8|yfsm.s6~regout  & (\inst8|WideOr11~combout  $ (!\inst8|WideOr11~0_combout ))))

	.dataa(\inst8|yfsm.s3~regout ),
	.datab(\inst8|WideOr11~combout ),
	.datac(\inst8|yfsm.s6~regout ),
	.datad(\inst8|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~2 .lut_mask = 16'h0401;
defparam \inst12|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N10
cycloneii_lcell_comb \inst12|Mux6~0 (
// Equation(s):
// \inst12|Mux6~0_combout  = (\inst8|yfsm.s2~regout ) # ((\inst8|yfsm.s4~regout ) # ((\inst8|yfsm.s6~regout ) # (\inst8|yfsm.s3~regout )))

	.dataa(\inst8|yfsm.s2~regout ),
	.datab(\inst8|yfsm.s4~regout ),
	.datac(\inst8|yfsm.s6~regout ),
	.datad(\inst8|yfsm.s3~regout ),
	.cin(gnd),
	.combout(\inst12|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~0 .lut_mask = 16'hFFFE;
defparam \inst12|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \3-0[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\3-0 [0]));
// synopsys translate_off
defparam \3-0[0]~I .input_async_reset = "none";
defparam \3-0[0]~I .input_power_up = "low";
defparam \3-0[0]~I .input_register_mode = "none";
defparam \3-0[0]~I .input_sync_reset = "none";
defparam \3-0[0]~I .oe_async_reset = "none";
defparam \3-0[0]~I .oe_power_up = "low";
defparam \3-0[0]~I .oe_register_mode = "none";
defparam \3-0[0]~I .oe_sync_reset = "none";
defparam \3-0[0]~I .operation_mode = "output";
defparam \3-0[0]~I .output_async_reset = "none";
defparam \3-0[0]~I .output_power_up = "low";
defparam \3-0[0]~I .output_register_mode = "none";
defparam \3-0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \3-0[1]~I (
	.datain(!\inst8|WideOr13~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\3-0 [1]));
// synopsys translate_off
defparam \3-0[1]~I .input_async_reset = "none";
defparam \3-0[1]~I .input_power_up = "low";
defparam \3-0[1]~I .input_register_mode = "none";
defparam \3-0[1]~I .input_sync_reset = "none";
defparam \3-0[1]~I .oe_async_reset = "none";
defparam \3-0[1]~I .oe_power_up = "low";
defparam \3-0[1]~I .oe_register_mode = "none";
defparam \3-0[1]~I .oe_sync_reset = "none";
defparam \3-0[1]~I .operation_mode = "output";
defparam \3-0[1]~I .output_async_reset = "none";
defparam \3-0[1]~I .output_power_up = "low";
defparam \3-0[1]~I .output_register_mode = "none";
defparam \3-0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \3-0[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\3-0 [2]));
// synopsys translate_off
defparam \3-0[2]~I .input_async_reset = "none";
defparam \3-0[2]~I .input_power_up = "low";
defparam \3-0[2]~I .input_register_mode = "none";
defparam \3-0[2]~I .input_sync_reset = "none";
defparam \3-0[2]~I .oe_async_reset = "none";
defparam \3-0[2]~I .oe_power_up = "low";
defparam \3-0[2]~I .oe_register_mode = "none";
defparam \3-0[2]~I .oe_sync_reset = "none";
defparam \3-0[2]~I .operation_mode = "output";
defparam \3-0[2]~I .output_async_reset = "none";
defparam \3-0[2]~I .output_power_up = "low";
defparam \3-0[2]~I .output_register_mode = "none";
defparam \3-0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \3-0[3]~I (
	.datain(!\inst8|WideOr13~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\3-0 [3]));
// synopsys translate_off
defparam \3-0[3]~I .input_async_reset = "none";
defparam \3-0[3]~I .input_power_up = "low";
defparam \3-0[3]~I .input_register_mode = "none";
defparam \3-0[3]~I .input_sync_reset = "none";
defparam \3-0[3]~I .oe_async_reset = "none";
defparam \3-0[3]~I .oe_power_up = "low";
defparam \3-0[3]~I .oe_register_mode = "none";
defparam \3-0[3]~I .oe_sync_reset = "none";
defparam \3-0[3]~I .operation_mode = "output";
defparam \3-0[3]~I .output_async_reset = "none";
defparam \3-0[3]~I .output_power_up = "low";
defparam \3-0[3]~I .output_register_mode = "none";
defparam \3-0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \3-0[4]~I (
	.datain(\inst8|WideOr13~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\3-0 [4]));
// synopsys translate_off
defparam \3-0[4]~I .input_async_reset = "none";
defparam \3-0[4]~I .input_power_up = "low";
defparam \3-0[4]~I .input_register_mode = "none";
defparam \3-0[4]~I .input_sync_reset = "none";
defparam \3-0[4]~I .oe_async_reset = "none";
defparam \3-0[4]~I .oe_power_up = "low";
defparam \3-0[4]~I .oe_register_mode = "none";
defparam \3-0[4]~I .oe_sync_reset = "none";
defparam \3-0[4]~I .operation_mode = "output";
defparam \3-0[4]~I .output_async_reset = "none";
defparam \3-0[4]~I .output_power_up = "low";
defparam \3-0[4]~I .output_register_mode = "none";
defparam \3-0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \3-0[5]~I (
	.datain(!\inst8|WideOr13~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\3-0 [5]));
// synopsys translate_off
defparam \3-0[5]~I .input_async_reset = "none";
defparam \3-0[5]~I .input_power_up = "low";
defparam \3-0[5]~I .input_register_mode = "none";
defparam \3-0[5]~I .input_sync_reset = "none";
defparam \3-0[5]~I .oe_async_reset = "none";
defparam \3-0[5]~I .oe_power_up = "low";
defparam \3-0[5]~I .oe_register_mode = "none";
defparam \3-0[5]~I .oe_sync_reset = "none";
defparam \3-0[5]~I .operation_mode = "output";
defparam \3-0[5]~I .output_async_reset = "none";
defparam \3-0[5]~I .output_power_up = "low";
defparam \3-0[5]~I .output_register_mode = "none";
defparam \3-0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \3-0[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\3-0 [6]));
// synopsys translate_off
defparam \3-0[6]~I .input_async_reset = "none";
defparam \3-0[6]~I .input_power_up = "low";
defparam \3-0[6]~I .input_register_mode = "none";
defparam \3-0[6]~I .input_sync_reset = "none";
defparam \3-0[6]~I .oe_async_reset = "none";
defparam \3-0[6]~I .oe_power_up = "low";
defparam \3-0[6]~I .oe_register_mode = "none";
defparam \3-0[6]~I .oe_sync_reset = "none";
defparam \3-0[6]~I .operation_mode = "output";
defparam \3-0[6]~I .output_async_reset = "none";
defparam \3-0[6]~I .output_power_up = "low";
defparam \3-0[6]~I .output_register_mode = "none";
defparam \3-0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputA[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputA[7]));
// synopsys translate_off
defparam \InputA[7]~I .input_async_reset = "none";
defparam \InputA[7]~I .input_power_up = "low";
defparam \InputA[7]~I .input_register_mode = "none";
defparam \InputA[7]~I .input_sync_reset = "none";
defparam \InputA[7]~I .oe_async_reset = "none";
defparam \InputA[7]~I .oe_power_up = "low";
defparam \InputA[7]~I .oe_register_mode = "none";
defparam \InputA[7]~I .oe_sync_reset = "none";
defparam \InputA[7]~I .operation_mode = "input";
defparam \InputA[7]~I .output_async_reset = "none";
defparam \InputA[7]~I .output_power_up = "low";
defparam \InputA[7]~I .output_register_mode = "none";
defparam \InputA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputA[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputA[6]));
// synopsys translate_off
defparam \InputA[6]~I .input_async_reset = "none";
defparam \InputA[6]~I .input_power_up = "low";
defparam \InputA[6]~I .input_register_mode = "none";
defparam \InputA[6]~I .input_sync_reset = "none";
defparam \InputA[6]~I .oe_async_reset = "none";
defparam \InputA[6]~I .oe_power_up = "low";
defparam \InputA[6]~I .oe_register_mode = "none";
defparam \InputA[6]~I .oe_sync_reset = "none";
defparam \InputA[6]~I .operation_mode = "input";
defparam \InputA[6]~I .output_async_reset = "none";
defparam \InputA[6]~I .output_power_up = "low";
defparam \InputA[6]~I .output_register_mode = "none";
defparam \InputA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputA[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputA[5]));
// synopsys translate_off
defparam \InputA[5]~I .input_async_reset = "none";
defparam \InputA[5]~I .input_power_up = "low";
defparam \InputA[5]~I .input_register_mode = "none";
defparam \InputA[5]~I .input_sync_reset = "none";
defparam \InputA[5]~I .oe_async_reset = "none";
defparam \InputA[5]~I .oe_power_up = "low";
defparam \InputA[5]~I .oe_register_mode = "none";
defparam \InputA[5]~I .oe_sync_reset = "none";
defparam \InputA[5]~I .operation_mode = "input";
defparam \InputA[5]~I .output_async_reset = "none";
defparam \InputA[5]~I .output_power_up = "low";
defparam \InputA[5]~I .output_register_mode = "none";
defparam \InputA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputA[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputA[4]));
// synopsys translate_off
defparam \InputA[4]~I .input_async_reset = "none";
defparam \InputA[4]~I .input_power_up = "low";
defparam \InputA[4]~I .input_register_mode = "none";
defparam \InputA[4]~I .input_sync_reset = "none";
defparam \InputA[4]~I .oe_async_reset = "none";
defparam \InputA[4]~I .oe_power_up = "low";
defparam \InputA[4]~I .oe_register_mode = "none";
defparam \InputA[4]~I .oe_sync_reset = "none";
defparam \InputA[4]~I .operation_mode = "input";
defparam \InputA[4]~I .output_async_reset = "none";
defparam \InputA[4]~I .output_power_up = "low";
defparam \InputA[4]~I .output_register_mode = "none";
defparam \InputA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputA[3]));
// synopsys translate_off
defparam \InputA[3]~I .input_async_reset = "none";
defparam \InputA[3]~I .input_power_up = "low";
defparam \InputA[3]~I .input_register_mode = "none";
defparam \InputA[3]~I .input_sync_reset = "none";
defparam \InputA[3]~I .oe_async_reset = "none";
defparam \InputA[3]~I .oe_power_up = "low";
defparam \InputA[3]~I .oe_register_mode = "none";
defparam \InputA[3]~I .oe_sync_reset = "none";
defparam \InputA[3]~I .operation_mode = "input";
defparam \InputA[3]~I .output_async_reset = "none";
defparam \InputA[3]~I .output_power_up = "low";
defparam \InputA[3]~I .output_register_mode = "none";
defparam \InputA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputA[2]));
// synopsys translate_off
defparam \InputA[2]~I .input_async_reset = "none";
defparam \InputA[2]~I .input_power_up = "low";
defparam \InputA[2]~I .input_register_mode = "none";
defparam \InputA[2]~I .input_sync_reset = "none";
defparam \InputA[2]~I .oe_async_reset = "none";
defparam \InputA[2]~I .oe_power_up = "low";
defparam \InputA[2]~I .oe_register_mode = "none";
defparam \InputA[2]~I .oe_sync_reset = "none";
defparam \InputA[2]~I .operation_mode = "input";
defparam \InputA[2]~I .output_async_reset = "none";
defparam \InputA[2]~I .output_power_up = "low";
defparam \InputA[2]~I .output_register_mode = "none";
defparam \InputA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputA[1]));
// synopsys translate_off
defparam \InputA[1]~I .input_async_reset = "none";
defparam \InputA[1]~I .input_power_up = "low";
defparam \InputA[1]~I .input_register_mode = "none";
defparam \InputA[1]~I .input_sync_reset = "none";
defparam \InputA[1]~I .oe_async_reset = "none";
defparam \InputA[1]~I .oe_power_up = "low";
defparam \InputA[1]~I .oe_register_mode = "none";
defparam \InputA[1]~I .oe_sync_reset = "none";
defparam \InputA[1]~I .operation_mode = "input";
defparam \InputA[1]~I .output_async_reset = "none";
defparam \InputA[1]~I .output_power_up = "low";
defparam \InputA[1]~I .output_register_mode = "none";
defparam \InputA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InputA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InputA[0]));
// synopsys translate_off
defparam \InputA[0]~I .input_async_reset = "none";
defparam \InputA[0]~I .input_power_up = "low";
defparam \InputA[0]~I .input_register_mode = "none";
defparam \InputA[0]~I .input_sync_reset = "none";
defparam \InputA[0]~I .oe_async_reset = "none";
defparam \InputA[0]~I .oe_power_up = "low";
defparam \InputA[0]~I .oe_register_mode = "none";
defparam \InputA[0]~I .oe_sync_reset = "none";
defparam \InputA[0]~I .operation_mode = "input";
defparam \InputA[0]~I .output_async_reset = "none";
defparam \InputA[0]~I .output_power_up = "low";
defparam \InputA[0]~I .output_register_mode = "none";
defparam \InputA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-4[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-4 [0]));
// synopsys translate_off
defparam \7-4[0]~I .input_async_reset = "none";
defparam \7-4[0]~I .input_power_up = "low";
defparam \7-4[0]~I .input_register_mode = "none";
defparam \7-4[0]~I .input_sync_reset = "none";
defparam \7-4[0]~I .oe_async_reset = "none";
defparam \7-4[0]~I .oe_power_up = "low";
defparam \7-4[0]~I .oe_register_mode = "none";
defparam \7-4[0]~I .oe_sync_reset = "none";
defparam \7-4[0]~I .operation_mode = "output";
defparam \7-4[0]~I .output_async_reset = "none";
defparam \7-4[0]~I .output_power_up = "low";
defparam \7-4[0]~I .output_register_mode = "none";
defparam \7-4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-4[1]~I (
	.datain(!\inst|Selector0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-4 [1]));
// synopsys translate_off
defparam \7-4[1]~I .input_async_reset = "none";
defparam \7-4[1]~I .input_power_up = "low";
defparam \7-4[1]~I .input_register_mode = "none";
defparam \7-4[1]~I .input_sync_reset = "none";
defparam \7-4[1]~I .oe_async_reset = "none";
defparam \7-4[1]~I .oe_power_up = "low";
defparam \7-4[1]~I .oe_register_mode = "none";
defparam \7-4[1]~I .oe_sync_reset = "none";
defparam \7-4[1]~I .operation_mode = "output";
defparam \7-4[1]~I .output_async_reset = "none";
defparam \7-4[1]~I .output_power_up = "low";
defparam \7-4[1]~I .output_register_mode = "none";
defparam \7-4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-4[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-4 [2]));
// synopsys translate_off
defparam \7-4[2]~I .input_async_reset = "none";
defparam \7-4[2]~I .input_power_up = "low";
defparam \7-4[2]~I .input_register_mode = "none";
defparam \7-4[2]~I .input_sync_reset = "none";
defparam \7-4[2]~I .oe_async_reset = "none";
defparam \7-4[2]~I .oe_power_up = "low";
defparam \7-4[2]~I .oe_register_mode = "none";
defparam \7-4[2]~I .oe_sync_reset = "none";
defparam \7-4[2]~I .operation_mode = "output";
defparam \7-4[2]~I .output_async_reset = "none";
defparam \7-4[2]~I .output_power_up = "low";
defparam \7-4[2]~I .output_register_mode = "none";
defparam \7-4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-4[3]~I (
	.datain(!\inst|Selector0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-4 [3]));
// synopsys translate_off
defparam \7-4[3]~I .input_async_reset = "none";
defparam \7-4[3]~I .input_power_up = "low";
defparam \7-4[3]~I .input_register_mode = "none";
defparam \7-4[3]~I .input_sync_reset = "none";
defparam \7-4[3]~I .oe_async_reset = "none";
defparam \7-4[3]~I .oe_power_up = "low";
defparam \7-4[3]~I .oe_register_mode = "none";
defparam \7-4[3]~I .oe_sync_reset = "none";
defparam \7-4[3]~I .operation_mode = "output";
defparam \7-4[3]~I .output_async_reset = "none";
defparam \7-4[3]~I .output_power_up = "low";
defparam \7-4[3]~I .output_register_mode = "none";
defparam \7-4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-4[4]~I (
	.datain(\inst|Selector0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-4 [4]));
// synopsys translate_off
defparam \7-4[4]~I .input_async_reset = "none";
defparam \7-4[4]~I .input_power_up = "low";
defparam \7-4[4]~I .input_register_mode = "none";
defparam \7-4[4]~I .input_sync_reset = "none";
defparam \7-4[4]~I .oe_async_reset = "none";
defparam \7-4[4]~I .oe_power_up = "low";
defparam \7-4[4]~I .oe_register_mode = "none";
defparam \7-4[4]~I .oe_sync_reset = "none";
defparam \7-4[4]~I .operation_mode = "output";
defparam \7-4[4]~I .output_async_reset = "none";
defparam \7-4[4]~I .output_power_up = "low";
defparam \7-4[4]~I .output_register_mode = "none";
defparam \7-4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-4[5]~I (
	.datain(!\inst|Selector0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-4 [5]));
// synopsys translate_off
defparam \7-4[5]~I .input_async_reset = "none";
defparam \7-4[5]~I .input_power_up = "low";
defparam \7-4[5]~I .input_register_mode = "none";
defparam \7-4[5]~I .input_sync_reset = "none";
defparam \7-4[5]~I .oe_async_reset = "none";
defparam \7-4[5]~I .oe_power_up = "low";
defparam \7-4[5]~I .oe_register_mode = "none";
defparam \7-4[5]~I .oe_sync_reset = "none";
defparam \7-4[5]~I .operation_mode = "output";
defparam \7-4[5]~I .output_async_reset = "none";
defparam \7-4[5]~I .output_power_up = "low";
defparam \7-4[5]~I .output_register_mode = "none";
defparam \7-4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-4[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-4 [6]));
// synopsys translate_off
defparam \7-4[6]~I .input_async_reset = "none";
defparam \7-4[6]~I .input_power_up = "low";
defparam \7-4[6]~I .input_register_mode = "none";
defparam \7-4[6]~I .input_sync_reset = "none";
defparam \7-4[6]~I .oe_async_reset = "none";
defparam \7-4[6]~I .oe_power_up = "low";
defparam \7-4[6]~I .oe_register_mode = "none";
defparam \7-4[6]~I .oe_sync_reset = "none";
defparam \7-4[6]~I .operation_mode = "output";
defparam \7-4[6]~I .output_async_reset = "none";
defparam \7-4[6]~I .output_power_up = "low";
defparam \7-4[6]~I .output_register_mode = "none";
defparam \7-4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-5[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-5 [0]));
// synopsys translate_off
defparam \7-5[0]~I .input_async_reset = "none";
defparam \7-5[0]~I .input_power_up = "low";
defparam \7-5[0]~I .input_register_mode = "none";
defparam \7-5[0]~I .input_sync_reset = "none";
defparam \7-5[0]~I .oe_async_reset = "none";
defparam \7-5[0]~I .oe_power_up = "low";
defparam \7-5[0]~I .oe_register_mode = "none";
defparam \7-5[0]~I .oe_sync_reset = "none";
defparam \7-5[0]~I .operation_mode = "output";
defparam \7-5[0]~I .output_async_reset = "none";
defparam \7-5[0]~I .output_power_up = "low";
defparam \7-5[0]~I .output_register_mode = "none";
defparam \7-5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-5[1]~I (
	.datain(\inst8|WideOr11~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-5 [1]));
// synopsys translate_off
defparam \7-5[1]~I .input_async_reset = "none";
defparam \7-5[1]~I .input_power_up = "low";
defparam \7-5[1]~I .input_register_mode = "none";
defparam \7-5[1]~I .input_sync_reset = "none";
defparam \7-5[1]~I .oe_async_reset = "none";
defparam \7-5[1]~I .oe_power_up = "low";
defparam \7-5[1]~I .oe_register_mode = "none";
defparam \7-5[1]~I .oe_sync_reset = "none";
defparam \7-5[1]~I .operation_mode = "output";
defparam \7-5[1]~I .output_async_reset = "none";
defparam \7-5[1]~I .output_power_up = "low";
defparam \7-5[1]~I .output_register_mode = "none";
defparam \7-5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-5[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-5 [2]));
// synopsys translate_off
defparam \7-5[2]~I .input_async_reset = "none";
defparam \7-5[2]~I .input_power_up = "low";
defparam \7-5[2]~I .input_register_mode = "none";
defparam \7-5[2]~I .input_sync_reset = "none";
defparam \7-5[2]~I .oe_async_reset = "none";
defparam \7-5[2]~I .oe_power_up = "low";
defparam \7-5[2]~I .oe_register_mode = "none";
defparam \7-5[2]~I .oe_sync_reset = "none";
defparam \7-5[2]~I .operation_mode = "output";
defparam \7-5[2]~I .output_async_reset = "none";
defparam \7-5[2]~I .output_power_up = "low";
defparam \7-5[2]~I .output_register_mode = "none";
defparam \7-5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-5[3]~I (
	.datain(\inst8|WideOr11~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-5 [3]));
// synopsys translate_off
defparam \7-5[3]~I .input_async_reset = "none";
defparam \7-5[3]~I .input_power_up = "low";
defparam \7-5[3]~I .input_register_mode = "none";
defparam \7-5[3]~I .input_sync_reset = "none";
defparam \7-5[3]~I .oe_async_reset = "none";
defparam \7-5[3]~I .oe_power_up = "low";
defparam \7-5[3]~I .oe_register_mode = "none";
defparam \7-5[3]~I .oe_sync_reset = "none";
defparam \7-5[3]~I .operation_mode = "output";
defparam \7-5[3]~I .output_async_reset = "none";
defparam \7-5[3]~I .output_power_up = "low";
defparam \7-5[3]~I .output_register_mode = "none";
defparam \7-5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-5[4]~I (
	.datain(!\inst8|WideOr11~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-5 [4]));
// synopsys translate_off
defparam \7-5[4]~I .input_async_reset = "none";
defparam \7-5[4]~I .input_power_up = "low";
defparam \7-5[4]~I .input_register_mode = "none";
defparam \7-5[4]~I .input_sync_reset = "none";
defparam \7-5[4]~I .oe_async_reset = "none";
defparam \7-5[4]~I .oe_power_up = "low";
defparam \7-5[4]~I .oe_register_mode = "none";
defparam \7-5[4]~I .oe_sync_reset = "none";
defparam \7-5[4]~I .operation_mode = "output";
defparam \7-5[4]~I .output_async_reset = "none";
defparam \7-5[4]~I .output_power_up = "low";
defparam \7-5[4]~I .output_register_mode = "none";
defparam \7-5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-5[5]~I (
	.datain(\inst8|WideOr11~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-5 [5]));
// synopsys translate_off
defparam \7-5[5]~I .input_async_reset = "none";
defparam \7-5[5]~I .input_power_up = "low";
defparam \7-5[5]~I .input_register_mode = "none";
defparam \7-5[5]~I .input_sync_reset = "none";
defparam \7-5[5]~I .oe_async_reset = "none";
defparam \7-5[5]~I .oe_power_up = "low";
defparam \7-5[5]~I .oe_register_mode = "none";
defparam \7-5[5]~I .oe_sync_reset = "none";
defparam \7-5[5]~I .operation_mode = "output";
defparam \7-5[5]~I .output_async_reset = "none";
defparam \7-5[5]~I .output_power_up = "low";
defparam \7-5[5]~I .output_register_mode = "none";
defparam \7-5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \7-5[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\7-5 [6]));
// synopsys translate_off
defparam \7-5[6]~I .input_async_reset = "none";
defparam \7-5[6]~I .input_power_up = "low";
defparam \7-5[6]~I .input_register_mode = "none";
defparam \7-5[6]~I .input_sync_reset = "none";
defparam \7-5[6]~I .oe_async_reset = "none";
defparam \7-5[6]~I .oe_power_up = "low";
defparam \7-5[6]~I .oe_register_mode = "none";
defparam \7-5[6]~I .oe_sync_reset = "none";
defparam \7-5[6]~I .operation_mode = "output";
defparam \7-5[6]~I .output_async_reset = "none";
defparam \7-5[6]~I .output_power_up = "low";
defparam \7-5[6]~I .output_register_mode = "none";
defparam \7-5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_stale[0]~I (
	.datain(\inst9|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_stale[0]));
// synopsys translate_off
defparam \current_stale[0]~I .input_async_reset = "none";
defparam \current_stale[0]~I .input_power_up = "low";
defparam \current_stale[0]~I .input_register_mode = "none";
defparam \current_stale[0]~I .input_sync_reset = "none";
defparam \current_stale[0]~I .oe_async_reset = "none";
defparam \current_stale[0]~I .oe_power_up = "low";
defparam \current_stale[0]~I .oe_register_mode = "none";
defparam \current_stale[0]~I .oe_sync_reset = "none";
defparam \current_stale[0]~I .operation_mode = "output";
defparam \current_stale[0]~I .output_async_reset = "none";
defparam \current_stale[0]~I .output_power_up = "low";
defparam \current_stale[0]~I .output_register_mode = "none";
defparam \current_stale[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_stale[1]~I (
	.datain(\inst8|yfsm.s4~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_stale[1]));
// synopsys translate_off
defparam \current_stale[1]~I .input_async_reset = "none";
defparam \current_stale[1]~I .input_power_up = "low";
defparam \current_stale[1]~I .input_register_mode = "none";
defparam \current_stale[1]~I .input_sync_reset = "none";
defparam \current_stale[1]~I .oe_async_reset = "none";
defparam \current_stale[1]~I .oe_power_up = "low";
defparam \current_stale[1]~I .oe_register_mode = "none";
defparam \current_stale[1]~I .oe_sync_reset = "none";
defparam \current_stale[1]~I .operation_mode = "output";
defparam \current_stale[1]~I .output_async_reset = "none";
defparam \current_stale[1]~I .output_power_up = "low";
defparam \current_stale[1]~I .output_register_mode = "none";
defparam \current_stale[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_stale[2]~I (
	.datain(\inst9|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_stale[2]));
// synopsys translate_off
defparam \current_stale[2]~I .input_async_reset = "none";
defparam \current_stale[2]~I .input_power_up = "low";
defparam \current_stale[2]~I .input_register_mode = "none";
defparam \current_stale[2]~I .input_sync_reset = "none";
defparam \current_stale[2]~I .oe_async_reset = "none";
defparam \current_stale[2]~I .oe_power_up = "low";
defparam \current_stale[2]~I .oe_register_mode = "none";
defparam \current_stale[2]~I .oe_sync_reset = "none";
defparam \current_stale[2]~I .operation_mode = "output";
defparam \current_stale[2]~I .output_async_reset = "none";
defparam \current_stale[2]~I .output_power_up = "low";
defparam \current_stale[2]~I .output_register_mode = "none";
defparam \current_stale[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_stale[3]~I (
	.datain(\inst9|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_stale[3]));
// synopsys translate_off
defparam \current_stale[3]~I .input_async_reset = "none";
defparam \current_stale[3]~I .input_power_up = "low";
defparam \current_stale[3]~I .input_register_mode = "none";
defparam \current_stale[3]~I .input_sync_reset = "none";
defparam \current_stale[3]~I .oe_async_reset = "none";
defparam \current_stale[3]~I .oe_power_up = "low";
defparam \current_stale[3]~I .oe_register_mode = "none";
defparam \current_stale[3]~I .oe_sync_reset = "none";
defparam \current_stale[3]~I .operation_mode = "output";
defparam \current_stale[3]~I .output_async_reset = "none";
defparam \current_stale[3]~I .output_power_up = "low";
defparam \current_stale[3]~I .output_register_mode = "none";
defparam \current_stale[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_stale[4]~I (
	.datain(\inst8|WideOr13~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_stale[4]));
// synopsys translate_off
defparam \current_stale[4]~I .input_async_reset = "none";
defparam \current_stale[4]~I .input_power_up = "low";
defparam \current_stale[4]~I .input_register_mode = "none";
defparam \current_stale[4]~I .input_sync_reset = "none";
defparam \current_stale[4]~I .oe_async_reset = "none";
defparam \current_stale[4]~I .oe_power_up = "low";
defparam \current_stale[4]~I .oe_register_mode = "none";
defparam \current_stale[4]~I .oe_sync_reset = "none";
defparam \current_stale[4]~I .operation_mode = "output";
defparam \current_stale[4]~I .output_async_reset = "none";
defparam \current_stale[4]~I .output_power_up = "low";
defparam \current_stale[4]~I .output_register_mode = "none";
defparam \current_stale[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_stale[5]~I (
	.datain(\inst9|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_stale[5]));
// synopsys translate_off
defparam \current_stale[5]~I .input_async_reset = "none";
defparam \current_stale[5]~I .input_power_up = "low";
defparam \current_stale[5]~I .input_register_mode = "none";
defparam \current_stale[5]~I .input_sync_reset = "none";
defparam \current_stale[5]~I .oe_async_reset = "none";
defparam \current_stale[5]~I .oe_power_up = "low";
defparam \current_stale[5]~I .oe_register_mode = "none";
defparam \current_stale[5]~I .oe_sync_reset = "none";
defparam \current_stale[5]~I .operation_mode = "output";
defparam \current_stale[5]~I .output_async_reset = "none";
defparam \current_stale[5]~I .output_power_up = "low";
defparam \current_stale[5]~I .output_register_mode = "none";
defparam \current_stale[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_stale[6]~I (
	.datain(\inst8|WideOr12~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_stale[6]));
// synopsys translate_off
defparam \current_stale[6]~I .input_async_reset = "none";
defparam \current_stale[6]~I .input_power_up = "low";
defparam \current_stale[6]~I .input_register_mode = "none";
defparam \current_stale[6]~I .input_sync_reset = "none";
defparam \current_stale[6]~I .oe_async_reset = "none";
defparam \current_stale[6]~I .oe_power_up = "low";
defparam \current_stale[6]~I .oe_register_mode = "none";
defparam \current_stale[6]~I .oe_sync_reset = "none";
defparam \current_stale[6]~I .operation_mode = "output";
defparam \current_stale[6]~I .output_async_reset = "none";
defparam \current_stale[6]~I .output_power_up = "low";
defparam \current_stale[6]~I .output_register_mode = "none";
defparam \current_stale[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state[0]~I (
	.datain(\inst5|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state[0]));
// synopsys translate_off
defparam \current_state[0]~I .input_async_reset = "none";
defparam \current_state[0]~I .input_power_up = "low";
defparam \current_state[0]~I .input_register_mode = "none";
defparam \current_state[0]~I .input_sync_reset = "none";
defparam \current_state[0]~I .oe_async_reset = "none";
defparam \current_state[0]~I .oe_power_up = "low";
defparam \current_state[0]~I .oe_register_mode = "none";
defparam \current_state[0]~I .oe_sync_reset = "none";
defparam \current_state[0]~I .operation_mode = "output";
defparam \current_state[0]~I .output_async_reset = "none";
defparam \current_state[0]~I .output_power_up = "low";
defparam \current_state[0]~I .output_register_mode = "none";
defparam \current_state[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state[1]~I (
	.datain(\inst5|Mux1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state[1]));
// synopsys translate_off
defparam \current_state[1]~I .input_async_reset = "none";
defparam \current_state[1]~I .input_power_up = "low";
defparam \current_state[1]~I .input_register_mode = "none";
defparam \current_state[1]~I .input_sync_reset = "none";
defparam \current_state[1]~I .oe_async_reset = "none";
defparam \current_state[1]~I .oe_power_up = "low";
defparam \current_state[1]~I .oe_register_mode = "none";
defparam \current_state[1]~I .oe_sync_reset = "none";
defparam \current_state[1]~I .operation_mode = "output";
defparam \current_state[1]~I .output_async_reset = "none";
defparam \current_state[1]~I .output_power_up = "low";
defparam \current_state[1]~I .output_register_mode = "none";
defparam \current_state[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state[2]~I (
	.datain(\inst5|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state[2]));
// synopsys translate_off
defparam \current_state[2]~I .input_async_reset = "none";
defparam \current_state[2]~I .input_power_up = "low";
defparam \current_state[2]~I .input_register_mode = "none";
defparam \current_state[2]~I .input_sync_reset = "none";
defparam \current_state[2]~I .oe_async_reset = "none";
defparam \current_state[2]~I .oe_power_up = "low";
defparam \current_state[2]~I .oe_register_mode = "none";
defparam \current_state[2]~I .oe_sync_reset = "none";
defparam \current_state[2]~I .operation_mode = "output";
defparam \current_state[2]~I .output_async_reset = "none";
defparam \current_state[2]~I .output_power_up = "low";
defparam \current_state[2]~I .output_register_mode = "none";
defparam \current_state[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state[3]~I (
	.datain(\inst5|Mux3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state[3]));
// synopsys translate_off
defparam \current_state[3]~I .input_async_reset = "none";
defparam \current_state[3]~I .input_power_up = "low";
defparam \current_state[3]~I .input_register_mode = "none";
defparam \current_state[3]~I .input_sync_reset = "none";
defparam \current_state[3]~I .oe_async_reset = "none";
defparam \current_state[3]~I .oe_power_up = "low";
defparam \current_state[3]~I .oe_register_mode = "none";
defparam \current_state[3]~I .oe_sync_reset = "none";
defparam \current_state[3]~I .operation_mode = "output";
defparam \current_state[3]~I .output_async_reset = "none";
defparam \current_state[3]~I .output_power_up = "low";
defparam \current_state[3]~I .output_register_mode = "none";
defparam \current_state[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state[4]~I (
	.datain(\inst5|Mux4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state[4]));
// synopsys translate_off
defparam \current_state[4]~I .input_async_reset = "none";
defparam \current_state[4]~I .input_power_up = "low";
defparam \current_state[4]~I .input_register_mode = "none";
defparam \current_state[4]~I .input_sync_reset = "none";
defparam \current_state[4]~I .oe_async_reset = "none";
defparam \current_state[4]~I .oe_power_up = "low";
defparam \current_state[4]~I .oe_register_mode = "none";
defparam \current_state[4]~I .oe_sync_reset = "none";
defparam \current_state[4]~I .operation_mode = "output";
defparam \current_state[4]~I .output_async_reset = "none";
defparam \current_state[4]~I .output_power_up = "low";
defparam \current_state[4]~I .output_register_mode = "none";
defparam \current_state[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state[5]~I (
	.datain(\inst5|Mux5~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state[5]));
// synopsys translate_off
defparam \current_state[5]~I .input_async_reset = "none";
defparam \current_state[5]~I .input_power_up = "low";
defparam \current_state[5]~I .input_register_mode = "none";
defparam \current_state[5]~I .input_sync_reset = "none";
defparam \current_state[5]~I .oe_async_reset = "none";
defparam \current_state[5]~I .oe_power_up = "low";
defparam \current_state[5]~I .oe_register_mode = "none";
defparam \current_state[5]~I .oe_sync_reset = "none";
defparam \current_state[5]~I .operation_mode = "output";
defparam \current_state[5]~I .output_async_reset = "none";
defparam \current_state[5]~I .output_power_up = "low";
defparam \current_state[5]~I .output_register_mode = "none";
defparam \current_state[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state[6]~I (
	.datain(\inst5|Mux6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state[6]));
// synopsys translate_off
defparam \current_state[6]~I .input_async_reset = "none";
defparam \current_state[6]~I .input_power_up = "low";
defparam \current_state[6]~I .input_register_mode = "none";
defparam \current_state[6]~I .input_sync_reset = "none";
defparam \current_state[6]~I .oe_async_reset = "none";
defparam \current_state[6]~I .oe_power_up = "low";
defparam \current_state[6]~I .oe_register_mode = "none";
defparam \current_state[6]~I .oe_sync_reset = "none";
defparam \current_state[6]~I .operation_mode = "output";
defparam \current_state[6]~I .output_async_reset = "none";
defparam \current_state[6]~I .output_power_up = "low";
defparam \current_state[6]~I .output_register_mode = "none";
defparam \current_state[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state13[0]~I (
	.datain(!\inst12|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state13[0]));
// synopsys translate_off
defparam \current_state13[0]~I .input_async_reset = "none";
defparam \current_state13[0]~I .input_power_up = "low";
defparam \current_state13[0]~I .input_register_mode = "none";
defparam \current_state13[0]~I .input_sync_reset = "none";
defparam \current_state13[0]~I .oe_async_reset = "none";
defparam \current_state13[0]~I .oe_power_up = "low";
defparam \current_state13[0]~I .oe_register_mode = "none";
defparam \current_state13[0]~I .oe_sync_reset = "none";
defparam \current_state13[0]~I .operation_mode = "output";
defparam \current_state13[0]~I .output_async_reset = "none";
defparam \current_state13[0]~I .output_power_up = "low";
defparam \current_state13[0]~I .output_register_mode = "none";
defparam \current_state13[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state13[1]~I (
	.datain(!\inst8|WideOr13~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state13[1]));
// synopsys translate_off
defparam \current_state13[1]~I .input_async_reset = "none";
defparam \current_state13[1]~I .input_power_up = "low";
defparam \current_state13[1]~I .input_register_mode = "none";
defparam \current_state13[1]~I .input_sync_reset = "none";
defparam \current_state13[1]~I .oe_async_reset = "none";
defparam \current_state13[1]~I .oe_power_up = "low";
defparam \current_state13[1]~I .oe_register_mode = "none";
defparam \current_state13[1]~I .oe_sync_reset = "none";
defparam \current_state13[1]~I .operation_mode = "output";
defparam \current_state13[1]~I .output_async_reset = "none";
defparam \current_state13[1]~I .output_power_up = "low";
defparam \current_state13[1]~I .output_register_mode = "none";
defparam \current_state13[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state13[2]~I (
	.datain(\inst12|Mux2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state13[2]));
// synopsys translate_off
defparam \current_state13[2]~I .input_async_reset = "none";
defparam \current_state13[2]~I .input_power_up = "low";
defparam \current_state13[2]~I .input_register_mode = "none";
defparam \current_state13[2]~I .input_sync_reset = "none";
defparam \current_state13[2]~I .oe_async_reset = "none";
defparam \current_state13[2]~I .oe_power_up = "low";
defparam \current_state13[2]~I .oe_register_mode = "none";
defparam \current_state13[2]~I .oe_sync_reset = "none";
defparam \current_state13[2]~I .operation_mode = "output";
defparam \current_state13[2]~I .output_async_reset = "none";
defparam \current_state13[2]~I .output_power_up = "low";
defparam \current_state13[2]~I .output_register_mode = "none";
defparam \current_state13[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state13[3]~I (
	.datain(!\inst12|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state13[3]));
// synopsys translate_off
defparam \current_state13[3]~I .input_async_reset = "none";
defparam \current_state13[3]~I .input_power_up = "low";
defparam \current_state13[3]~I .input_register_mode = "none";
defparam \current_state13[3]~I .input_sync_reset = "none";
defparam \current_state13[3]~I .oe_async_reset = "none";
defparam \current_state13[3]~I .oe_power_up = "low";
defparam \current_state13[3]~I .oe_register_mode = "none";
defparam \current_state13[3]~I .oe_sync_reset = "none";
defparam \current_state13[3]~I .operation_mode = "output";
defparam \current_state13[3]~I .output_async_reset = "none";
defparam \current_state13[3]~I .output_power_up = "low";
defparam \current_state13[3]~I .output_register_mode = "none";
defparam \current_state13[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state13[4]~I (
	.datain(\inst8|WideOr11~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state13[4]));
// synopsys translate_off
defparam \current_state13[4]~I .input_async_reset = "none";
defparam \current_state13[4]~I .input_power_up = "low";
defparam \current_state13[4]~I .input_register_mode = "none";
defparam \current_state13[4]~I .input_sync_reset = "none";
defparam \current_state13[4]~I .oe_async_reset = "none";
defparam \current_state13[4]~I .oe_power_up = "low";
defparam \current_state13[4]~I .oe_register_mode = "none";
defparam \current_state13[4]~I .oe_sync_reset = "none";
defparam \current_state13[4]~I .operation_mode = "output";
defparam \current_state13[4]~I .output_async_reset = "none";
defparam \current_state13[4]~I .output_power_up = "low";
defparam \current_state13[4]~I .output_register_mode = "none";
defparam \current_state13[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state13[5]~I (
	.datain(\inst12|Mux5~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state13[5]));
// synopsys translate_off
defparam \current_state13[5]~I .input_async_reset = "none";
defparam \current_state13[5]~I .input_power_up = "low";
defparam \current_state13[5]~I .input_register_mode = "none";
defparam \current_state13[5]~I .input_sync_reset = "none";
defparam \current_state13[5]~I .oe_async_reset = "none";
defparam \current_state13[5]~I .oe_power_up = "low";
defparam \current_state13[5]~I .oe_register_mode = "none";
defparam \current_state13[5]~I .oe_sync_reset = "none";
defparam \current_state13[5]~I .operation_mode = "output";
defparam \current_state13[5]~I .output_async_reset = "none";
defparam \current_state13[5]~I .output_power_up = "low";
defparam \current_state13[5]~I .output_register_mode = "none";
defparam \current_state13[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \current_state13[6]~I (
	.datain(!\inst12|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(current_state13[6]));
// synopsys translate_off
defparam \current_state13[6]~I .input_async_reset = "none";
defparam \current_state13[6]~I .input_power_up = "low";
defparam \current_state13[6]~I .input_register_mode = "none";
defparam \current_state13[6]~I .input_sync_reset = "none";
defparam \current_state13[6]~I .oe_async_reset = "none";
defparam \current_state13[6]~I .oe_power_up = "low";
defparam \current_state13[6]~I .oe_register_mode = "none";
defparam \current_state13[6]~I .oe_sync_reset = "none";
defparam \current_state13[6]~I .operation_mode = "output";
defparam \current_state13[6]~I .output_async_reset = "none";
defparam \current_state13[6]~I .output_power_up = "low";
defparam \current_state13[6]~I .output_register_mode = "none";
defparam \current_state13[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
