{"Source Block": ["oh/elink/hdl/erx_io.v@77:87@HdlIdDef", "\n   //#####################\n   //# Clock Buffers\n   //#####################\n\n   wire          rx_lclk;  // Single-ended clock\n   wire          rx_lclk_s;  // Serial clock after BUFIO\n   \n   IBUFGDS\n     #(.DIFF_TERM  (\"TRUE\"),   // Differential termination\n       .IOSTANDARD (IOSTD_ELINK))\n"], "Clone Blocks": [["oh/elink/hdl/erx_io.v@78:88", "   //#####################\n   //# Clock Buffers\n   //#####################\n\n   wire          rx_lclk;  // Single-ended clock\n   wire          rx_lclk_s;  // Serial clock after BUFIO\n   \n   IBUFGDS\n     #(.DIFF_TERM  (\"TRUE\"),   // Differential termination\n       .IOSTANDARD (IOSTD_ELINK))\n   ibufds_rxlclk\n"]], "Diff Content": {"Delete": [[82, "   wire          rx_lclk;  // Single-ended clock\n"]], "Add": []}}