0.7
2020.1
May 27 2020
20:09:33
C:/Users/ahmed/LR_Lab_12/LR_Lab_12.srcs/sources_1/new/clk_div.v,1731527597,verilog,,C:/Users/ahmed/dldProject/dldProject.srcs/sources_1/new/h_counter.v,,clk_div,,,,,,,,
C:/Users/ahmed/dldProject/dldProject.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/ahmed/dldProject/dldProject.srcs/sim_1/new/vga_syncTB.v,1731528058,verilog,,,,vga_syncTB,,,,,,,,
C:/Users/ahmed/dldProject/dldProject.srcs/sources_1/new/h_counter.v,1731525259,verilog,,C:/Users/ahmed/dldProject/dldProject.srcs/sources_1/new/v_counter.v,,h_counter,,,,,,,,
C:/Users/ahmed/dldProject/dldProject.srcs/sources_1/new/v_counter.v,1731525074,verilog,,C:/Users/ahmed/dldProject/dldProject.srcs/sources_1/new/vga_sync.v,,v_counter,,,,,,,,
C:/Users/ahmed/dldProject/dldProject.srcs/sources_1/new/vga_sync.v,1731524816,verilog,,C:/Users/ahmed/dldProject/dldProject.srcs/sim_1/new/vga_syncTB.v,,vga_sync,,,,,,,,
